-- ==============================================================
-- Generated by Dot2Vhdl ver. 2.0
-- File created: Wed Jun 28 18:01:36 2023

-- ==============================================================
library IEEE; 
use IEEE.std_logic_1164.all; 
use IEEE.numeric_std.all; 
use work.customTypes.all; 
-- ==============================================================
entity getTanh is 
port (
	clk:  in std_logic;
	rst:  in std_logic;
	start_in:  in std_logic_vector (0 downto 0);
	start_valid:  in std_logic;
	start_ready:  out std_logic;
	end_out:  out std_logic_vector (31 downto 0);
	end_valid:  out std_logic;
	end_ready:  in std_logic;
	A_address0 : out std_logic_vector (31 downto 0);
	A_ce0 : out std_logic;
	A_we0 : out std_logic;
	A_dout0 : out std_logic_vector (31 downto 0);
	A_din0 : in std_logic_vector (31 downto 0);
	A_address1 : out std_logic_vector (31 downto 0);
	A_ce1 : out std_logic;
	A_we1 : out std_logic;
	A_dout1 : out std_logic_vector (31 downto 0);
	A_din1 : in std_logic_vector (31 downto 0);
	addr_address0 : out std_logic_vector (31 downto 0);
	addr_ce0 : out std_logic;
	addr_we0 : out std_logic;
	addr_dout0 : out std_logic_vector (31 downto 0);
	addr_din0 : in std_logic_vector (31 downto 0);
	addr_address1 : out std_logic_vector (31 downto 0);
	addr_ce1 : out std_logic;
	addr_we1 : out std_logic;
	addr_dout1 : out std_logic_vector (31 downto 0);
	addr_din1 : in std_logic_vector (31 downto 0));
end;

architecture behavioral of getTanh is 

	signal cst_0_clk : std_logic;
	signal cst_0_rst : std_logic;
	signal cst_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_0_pValidArray_0 : std_logic;
	signal cst_0_readyArray_0 : std_logic;
	signal cst_0_nReadyArray_0 : std_logic;
	signal cst_0_validArray_0 : std_logic;
	signal cst_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal start_0_clk : std_logic;
	signal start_0_rst : std_logic;
	signal start_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal start_0_pValidArray_0 : std_logic;
	signal start_0_readyArray_0 : std_logic;
	signal start_0_nReadyArray_0 : std_logic;
	signal start_0_validArray_0 : std_logic;
	signal start_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_17_clk : std_logic;
	signal cst_17_rst : std_logic;
	signal cst_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_17_pValidArray_0 : std_logic;
	signal cst_17_readyArray_0 : std_logic;
	signal cst_17_nReadyArray_0 : std_logic;
	signal cst_17_validArray_0 : std_logic;
	signal cst_17_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal forkC_12_clk : std_logic;
	signal forkC_12_rst : std_logic;
	signal forkC_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_12_pValidArray_0 : std_logic;
	signal forkC_12_readyArray_0 : std_logic;
	signal forkC_12_nReadyArray_0 : std_logic;
	signal forkC_12_validArray_0 : std_logic;
	signal forkC_12_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_12_nReadyArray_1 : std_logic;
	signal forkC_12_validArray_1 : std_logic;
	signal forkC_12_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_12_nReadyArray_2 : std_logic;
	signal forkC_12_validArray_2 : std_logic;
	signal forkC_12_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_12_nReadyArray_3 : std_logic;
	signal forkC_12_validArray_3 : std_logic;
	signal forkC_12_dataOutArray_3 : std_logic_vector(0 downto 0);

	signal fork_14_clk : std_logic;
	signal fork_14_rst : std_logic;
	signal fork_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_14_pValidArray_0 : std_logic;
	signal fork_14_readyArray_0 : std_logic;
	signal fork_14_nReadyArray_0 : std_logic;
	signal fork_14_validArray_0 : std_logic;
	signal fork_14_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_14_nReadyArray_1 : std_logic;
	signal fork_14_validArray_1 : std_logic;
	signal fork_14_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal phi_1_clk : std_logic;
	signal phi_1_rst : std_logic;
	signal phi_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_1_pValidArray_0 : std_logic;
	signal phi_1_pValidArray_1 : std_logic;
	signal phi_1_pValidArray_2 : std_logic;
	signal phi_1_readyArray_0 : std_logic;
	signal phi_1_readyArray_1 : std_logic;
	signal phi_1_readyArray_2 : std_logic;
	signal phi_1_nReadyArray_0 : std_logic;
	signal phi_1_validArray_0 : std_logic;
	signal phi_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_4_clk : std_logic;
	signal load_4_rst : std_logic;
	signal load_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_4_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_4_pValidArray_0 : std_logic;
	signal load_4_pValidArray_1 : std_logic;
	signal load_4_readyArray_0 : std_logic;
	signal load_4_readyArray_1 : std_logic;
	signal load_4_nReadyArray_0 : std_logic;
	signal load_4_validArray_0 : std_logic;
	signal load_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_4_nReadyArray_1 : std_logic;
	signal load_4_validArray_1 : std_logic;
	signal load_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal load_7_clk : std_logic;
	signal load_7_rst : std_logic;
	signal load_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_7_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_7_pValidArray_0 : std_logic;
	signal load_7_pValidArray_1 : std_logic;
	signal load_7_readyArray_0 : std_logic;
	signal load_7_readyArray_1 : std_logic;
	signal load_7_nReadyArray_0 : std_logic;
	signal load_7_validArray_0 : std_logic;
	signal load_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_7_nReadyArray_1 : std_logic;
	signal load_7_validArray_1 : std_logic;
	signal load_7_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_1_clk : std_logic;
	signal cst_1_rst : std_logic;
	signal cst_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_1_pValidArray_0 : std_logic;
	signal cst_1_readyArray_0 : std_logic;
	signal cst_1_nReadyArray_0 : std_logic;
	signal cst_1_validArray_0 : std_logic;
	signal cst_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_8_clk : std_logic;
	signal icmp_8_rst : std_logic;
	signal icmp_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_8_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_8_pValidArray_0 : std_logic;
	signal icmp_8_pValidArray_1 : std_logic;
	signal icmp_8_readyArray_0 : std_logic;
	signal icmp_8_readyArray_1 : std_logic;
	signal icmp_8_nReadyArray_0 : std_logic;
	signal icmp_8_validArray_0 : std_logic;
	signal icmp_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_2_clk : std_logic;
	signal cst_2_rst : std_logic;
	signal cst_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_2_pValidArray_0 : std_logic;
	signal cst_2_readyArray_0 : std_logic;
	signal cst_2_nReadyArray_0 : std_logic;
	signal cst_2_validArray_0 : std_logic;
	signal cst_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_9_clk : std_logic;
	signal icmp_9_rst : std_logic;
	signal icmp_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_9_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_9_pValidArray_0 : std_logic;
	signal icmp_9_pValidArray_1 : std_logic;
	signal icmp_9_readyArray_0 : std_logic;
	signal icmp_9_readyArray_1 : std_logic;
	signal icmp_9_nReadyArray_0 : std_logic;
	signal icmp_9_validArray_0 : std_logic;
	signal icmp_9_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal cst_3_clk : std_logic;
	signal cst_3_rst : std_logic;
	signal cst_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_3_pValidArray_0 : std_logic;
	signal cst_3_readyArray_0 : std_logic;
	signal cst_3_nReadyArray_0 : std_logic;
	signal cst_3_validArray_0 : std_logic;
	signal cst_3_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_4_clk : std_logic;
	signal cst_4_rst : std_logic;
	signal cst_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_4_pValidArray_0 : std_logic;
	signal cst_4_readyArray_0 : std_logic;
	signal cst_4_nReadyArray_0 : std_logic;
	signal cst_4_validArray_0 : std_logic;
	signal cst_4_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal select_0_clk : std_logic;
	signal select_0_rst : std_logic;
	signal select_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal select_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal select_0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal select_0_pValidArray_0 : std_logic;
	signal select_0_pValidArray_1 : std_logic;
	signal select_0_pValidArray_2 : std_logic;
	signal select_0_readyArray_0 : std_logic;
	signal select_0_readyArray_1 : std_logic;
	signal select_0_readyArray_2 : std_logic;
	signal select_0_nReadyArray_0 : std_logic;
	signal select_0_validArray_0 : std_logic;
	signal select_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_5_clk : std_logic;
	signal cst_5_rst : std_logic;
	signal cst_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_5_pValidArray_0 : std_logic;
	signal cst_5_readyArray_0 : std_logic;
	signal cst_5_nReadyArray_0 : std_logic;
	signal cst_5_validArray_0 : std_logic;
	signal cst_5_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal select_1_clk : std_logic;
	signal select_1_rst : std_logic;
	signal select_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal select_1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal select_1_dataInArray_2 : std_logic_vector(31 downto 0);
	signal select_1_pValidArray_0 : std_logic;
	signal select_1_pValidArray_1 : std_logic;
	signal select_1_pValidArray_2 : std_logic;
	signal select_1_readyArray_0 : std_logic;
	signal select_1_readyArray_1 : std_logic;
	signal select_1_readyArray_2 : std_logic;
	signal select_1_nReadyArray_0 : std_logic;
	signal select_1_validArray_0 : std_logic;
	signal select_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_6_clk : std_logic;
	signal cst_6_rst : std_logic;
	signal cst_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_6_pValidArray_0 : std_logic;
	signal cst_6_readyArray_0 : std_logic;
	signal cst_6_nReadyArray_0 : std_logic;
	signal cst_6_validArray_0 : std_logic;
	signal cst_6_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal shl_10_clk : std_logic;
	signal shl_10_rst : std_logic;
	signal shl_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal shl_10_dataInArray_1 : std_logic_vector(31 downto 0);
	signal shl_10_pValidArray_0 : std_logic;
	signal shl_10_pValidArray_1 : std_logic;
	signal shl_10_readyArray_0 : std_logic;
	signal shl_10_readyArray_1 : std_logic;
	signal shl_10_nReadyArray_0 : std_logic;
	signal shl_10_validArray_0 : std_logic;
	signal shl_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sub_11_clk : std_logic;
	signal sub_11_rst : std_logic;
	signal sub_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sub_11_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sub_11_pValidArray_0 : std_logic;
	signal sub_11_pValidArray_1 : std_logic;
	signal sub_11_readyArray_0 : std_logic;
	signal sub_11_readyArray_1 : std_logic;
	signal sub_11_nReadyArray_0 : std_logic;
	signal sub_11_validArray_0 : std_logic;
	signal sub_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_7_clk : std_logic;
	signal cst_7_rst : std_logic;
	signal cst_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_7_pValidArray_0 : std_logic;
	signal cst_7_readyArray_0 : std_logic;
	signal cst_7_nReadyArray_0 : std_logic;
	signal cst_7_validArray_0 : std_logic;
	signal cst_7_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_8_clk : std_logic;
	signal cst_8_rst : std_logic;
	signal cst_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_8_pValidArray_0 : std_logic;
	signal cst_8_readyArray_0 : std_logic;
	signal cst_8_nReadyArray_0 : std_logic;
	signal cst_8_validArray_0 : std_logic;
	signal cst_8_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_9_clk : std_logic;
	signal cst_9_rst : std_logic;
	signal cst_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_9_pValidArray_0 : std_logic;
	signal cst_9_readyArray_0 : std_logic;
	signal cst_9_nReadyArray_0 : std_logic;
	signal cst_9_validArray_0 : std_logic;
	signal cst_9_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal forkC_0_clk : std_logic;
	signal forkC_0_rst : std_logic;
	signal forkC_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_0_pValidArray_0 : std_logic;
	signal forkC_0_readyArray_0 : std_logic;
	signal forkC_0_nReadyArray_0 : std_logic;
	signal forkC_0_validArray_0 : std_logic;
	signal forkC_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_0_nReadyArray_1 : std_logic;
	signal forkC_0_validArray_1 : std_logic;
	signal forkC_0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal buffer_bx_op_0_clk : std_logic;
	signal buffer_bx_op_0_rst : std_logic;
	signal buffer_bx_op_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer_bx_op_0_pValidArray_0 : std_logic;
	signal buffer_bx_op_0_readyArray_0 : std_logic;
	signal buffer_bx_op_0_nReadyArray_0 : std_logic;
	signal buffer_bx_op_0_validArray_0 : std_logic;
	signal buffer_bx_op_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phiC_0_clk : std_logic;
	signal phiC_0_rst : std_logic;
	signal phiC_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_0_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_0_pValidArray_0 : std_logic;
	signal phiC_0_pValidArray_1 : std_logic;
	signal phiC_0_pValidArray_2 : std_logic;
	signal phiC_0_readyArray_0 : std_logic;
	signal phiC_0_readyArray_1 : std_logic;
	signal phiC_0_readyArray_2 : std_logic;
	signal phiC_0_nReadyArray_0 : std_logic;
	signal phiC_0_validArray_0 : std_logic;
	signal phiC_0_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n1_clk : std_logic;
	signal phi_n1_rst : std_logic;
	signal phi_n1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n1_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n1_pValidArray_0 : std_logic;
	signal phi_n1_pValidArray_1 : std_logic;
	signal phi_n1_readyArray_0 : std_logic;
	signal phi_n1_readyArray_1 : std_logic;
	signal phi_n1_nReadyArray_0 : std_logic;
	signal phi_n1_validArray_0 : std_logic;
	signal phi_n1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phiC_4_clk : std_logic;
	signal phiC_4_rst : std_logic;
	signal phiC_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_4_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_4_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_4_pValidArray_0 : std_logic;
	signal phiC_4_pValidArray_1 : std_logic;
	signal phiC_4_pValidArray_2 : std_logic;
	signal phiC_4_readyArray_0 : std_logic;
	signal phiC_4_readyArray_1 : std_logic;
	signal phiC_4_readyArray_2 : std_logic;
	signal phiC_4_nReadyArray_0 : std_logic;
	signal phiC_4_validArray_0 : std_logic;
	signal phiC_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_12_clk : std_logic;
	signal branchC_12_rst : std_logic;
	signal branchC_12_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_12_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_12_pValidArray_0 : std_logic;
	signal branchC_12_pValidArray_1 : std_logic;
	signal branchC_12_readyArray_0 : std_logic;
	signal branchC_12_readyArray_1 : std_logic;
	signal branchC_12_nReadyArray_0 : std_logic;
	signal branchC_12_validArray_0 : std_logic;
	signal branchC_12_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_12_nReadyArray_1 : std_logic;
	signal branchC_12_validArray_1 : std_logic;
	signal branchC_12_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_0_clk : std_logic;
	signal fork_0_rst : std_logic;
	signal fork_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_pValidArray_0 : std_logic;
	signal fork_0_readyArray_0 : std_logic;
	signal fork_0_nReadyArray_0 : std_logic;
	signal fork_0_validArray_0 : std_logic;
	signal fork_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_1 : std_logic;
	signal fork_0_validArray_1 : std_logic;
	signal fork_0_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_0_nReadyArray_2 : std_logic;
	signal fork_0_validArray_2 : std_logic;
	signal fork_0_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal fork_1_clk : std_logic;
	signal fork_1_rst : std_logic;
	signal fork_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_pValidArray_0 : std_logic;
	signal fork_1_readyArray_0 : std_logic;
	signal fork_1_nReadyArray_0 : std_logic;
	signal fork_1_validArray_0 : std_logic;
	signal fork_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_1 : std_logic;
	signal fork_1_validArray_1 : std_logic;
	signal fork_1_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_2 : std_logic;
	signal fork_1_validArray_2 : std_logic;
	signal fork_1_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_1_nReadyArray_3 : std_logic;
	signal fork_1_validArray_3 : std_logic;
	signal fork_1_dataOutArray_3 : std_logic_vector(31 downto 0);

	signal fork_13_clk : std_logic;
	signal fork_13_rst : std_logic;
	signal fork_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_13_pValidArray_0 : std_logic;
	signal fork_13_readyArray_0 : std_logic;
	signal fork_13_nReadyArray_0 : std_logic;
	signal fork_13_validArray_0 : std_logic;
	signal fork_13_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_13_nReadyArray_1 : std_logic;
	signal fork_13_validArray_1 : std_logic;
	signal fork_13_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_13_nReadyArray_2 : std_logic;
	signal fork_13_validArray_2 : std_logic;
	signal fork_13_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal forkC_16_clk : std_logic;
	signal forkC_16_rst : std_logic;
	signal forkC_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_16_pValidArray_0 : std_logic;
	signal forkC_16_readyArray_0 : std_logic;
	signal forkC_16_nReadyArray_0 : std_logic;
	signal forkC_16_validArray_0 : std_logic;
	signal forkC_16_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_1 : std_logic;
	signal forkC_16_validArray_1 : std_logic;
	signal forkC_16_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_2 : std_logic;
	signal forkC_16_validArray_2 : std_logic;
	signal forkC_16_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_3 : std_logic;
	signal forkC_16_validArray_3 : std_logic;
	signal forkC_16_dataOutArray_3 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_4 : std_logic;
	signal forkC_16_validArray_4 : std_logic;
	signal forkC_16_dataOutArray_4 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_5 : std_logic;
	signal forkC_16_validArray_5 : std_logic;
	signal forkC_16_dataOutArray_5 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_6 : std_logic;
	signal forkC_16_validArray_6 : std_logic;
	signal forkC_16_dataOutArray_6 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_7 : std_logic;
	signal forkC_16_validArray_7 : std_logic;
	signal forkC_16_dataOutArray_7 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_8 : std_logic;
	signal forkC_16_validArray_8 : std_logic;
	signal forkC_16_dataOutArray_8 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_9 : std_logic;
	signal forkC_16_validArray_9 : std_logic;
	signal forkC_16_dataOutArray_9 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_10 : std_logic;
	signal forkC_16_validArray_10 : std_logic;
	signal forkC_16_dataOutArray_10 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_11 : std_logic;
	signal forkC_16_validArray_11 : std_logic;
	signal forkC_16_dataOutArray_11 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_12 : std_logic;
	signal forkC_16_validArray_12 : std_logic;
	signal forkC_16_dataOutArray_12 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_13 : std_logic;
	signal forkC_16_validArray_13 : std_logic;
	signal forkC_16_dataOutArray_13 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_14 : std_logic;
	signal forkC_16_validArray_14 : std_logic;
	signal forkC_16_dataOutArray_14 : std_logic_vector(0 downto 0);
	signal forkC_16_nReadyArray_15 : std_logic;
	signal forkC_16_validArray_15 : std_logic;
	signal forkC_16_dataOutArray_15 : std_logic_vector(0 downto 0);

	signal fork_21_clk : std_logic;
	signal fork_21_rst : std_logic;
	signal fork_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_21_pValidArray_0 : std_logic;
	signal fork_21_readyArray_0 : std_logic;
	signal fork_21_nReadyArray_0 : std_logic;
	signal fork_21_validArray_0 : std_logic;
	signal fork_21_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_21_nReadyArray_1 : std_logic;
	signal fork_21_validArray_1 : std_logic;
	signal fork_21_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_21_nReadyArray_2 : std_logic;
	signal fork_21_validArray_2 : std_logic;
	signal fork_21_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal Buffer_1_clk : std_logic;
	signal Buffer_1_rst : std_logic;
	signal Buffer_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_1_pValidArray_0 : std_logic;
	signal Buffer_1_readyArray_0 : std_logic;
	signal Buffer_1_nReadyArray_0 : std_logic;
	signal Buffer_1_validArray_0 : std_logic;
	signal Buffer_1_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_2_clk : std_logic;
	signal Buffer_2_rst : std_logic;
	signal Buffer_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_2_pValidArray_0 : std_logic;
	signal Buffer_2_readyArray_0 : std_logic;
	signal Buffer_2_nReadyArray_0 : std_logic;
	signal Buffer_2_validArray_0 : std_logic;
	signal Buffer_2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_3_clk : std_logic;
	signal Buffer_3_rst : std_logic;
	signal Buffer_3_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_3_pValidArray_0 : std_logic;
	signal Buffer_3_readyArray_0 : std_logic;
	signal Buffer_3_nReadyArray_0 : std_logic;
	signal Buffer_3_validArray_0 : std_logic;
	signal Buffer_3_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_4_clk : std_logic;
	signal Buffer_4_rst : std_logic;
	signal Buffer_4_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_4_pValidArray_0 : std_logic;
	signal Buffer_4_readyArray_0 : std_logic;
	signal Buffer_4_nReadyArray_0 : std_logic;
	signal Buffer_4_validArray_0 : std_logic;
	signal Buffer_4_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_5_clk : std_logic;
	signal Buffer_5_rst : std_logic;
	signal Buffer_5_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_5_pValidArray_0 : std_logic;
	signal Buffer_5_readyArray_0 : std_logic;
	signal Buffer_5_nReadyArray_0 : std_logic;
	signal Buffer_5_validArray_0 : std_logic;
	signal Buffer_5_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_6_clk : std_logic;
	signal Buffer_6_rst : std_logic;
	signal Buffer_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_6_pValidArray_0 : std_logic;
	signal Buffer_6_readyArray_0 : std_logic;
	signal Buffer_6_nReadyArray_0 : std_logic;
	signal Buffer_6_validArray_0 : std_logic;
	signal Buffer_6_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_7_clk : std_logic;
	signal Buffer_7_rst : std_logic;
	signal Buffer_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_7_pValidArray_0 : std_logic;
	signal Buffer_7_readyArray_0 : std_logic;
	signal Buffer_7_nReadyArray_0 : std_logic;
	signal Buffer_7_validArray_0 : std_logic;
	signal Buffer_7_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_8_clk : std_logic;
	signal Buffer_8_rst : std_logic;
	signal Buffer_8_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_8_pValidArray_0 : std_logic;
	signal Buffer_8_readyArray_0 : std_logic;
	signal Buffer_8_nReadyArray_0 : std_logic;
	signal Buffer_8_validArray_0 : std_logic;
	signal Buffer_8_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_9_clk : std_logic;
	signal Buffer_9_rst : std_logic;
	signal Buffer_9_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_9_pValidArray_0 : std_logic;
	signal Buffer_9_readyArray_0 : std_logic;
	signal Buffer_9_nReadyArray_0 : std_logic;
	signal Buffer_9_validArray_0 : std_logic;
	signal Buffer_9_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_13_clk : std_logic;
	signal phi_13_rst : std_logic;
	signal phi_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_13_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_13_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_13_pValidArray_0 : std_logic;
	signal phi_13_pValidArray_1 : std_logic;
	signal phi_13_pValidArray_2 : std_logic;
	signal phi_13_readyArray_0 : std_logic;
	signal phi_13_readyArray_1 : std_logic;
	signal phi_13_readyArray_2 : std_logic;
	signal phi_13_nReadyArray_0 : std_logic;
	signal phi_13_validArray_0 : std_logic;
	signal phi_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_14_clk : std_logic;
	signal phi_14_rst : std_logic;
	signal phi_14_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_14_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_14_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_14_pValidArray_0 : std_logic;
	signal phi_14_pValidArray_1 : std_logic;
	signal phi_14_pValidArray_2 : std_logic;
	signal phi_14_readyArray_0 : std_logic;
	signal phi_14_readyArray_1 : std_logic;
	signal phi_14_readyArray_2 : std_logic;
	signal phi_14_nReadyArray_0 : std_logic;
	signal phi_14_validArray_0 : std_logic;
	signal phi_14_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_15_clk : std_logic;
	signal phi_15_rst : std_logic;
	signal phi_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_15_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_15_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_15_pValidArray_0 : std_logic;
	signal phi_15_pValidArray_1 : std_logic;
	signal phi_15_pValidArray_2 : std_logic;
	signal phi_15_readyArray_0 : std_logic;
	signal phi_15_readyArray_1 : std_logic;
	signal phi_15_readyArray_2 : std_logic;
	signal phi_15_nReadyArray_0 : std_logic;
	signal phi_15_validArray_0 : std_logic;
	signal phi_15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phi_16_clk : std_logic;
	signal phi_16_rst : std_logic;
	signal phi_16_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_16_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_16_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_16_pValidArray_0 : std_logic;
	signal phi_16_pValidArray_1 : std_logic;
	signal phi_16_pValidArray_2 : std_logic;
	signal phi_16_readyArray_0 : std_logic;
	signal phi_16_readyArray_1 : std_logic;
	signal phi_16_readyArray_2 : std_logic;
	signal phi_16_nReadyArray_0 : std_logic;
	signal phi_16_validArray_0 : std_logic;
	signal phi_16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ashr_17_clk : std_logic;
	signal ashr_17_rst : std_logic;
	signal ashr_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ashr_17_dataInArray_1 : std_logic_vector(31 downto 0);
	signal ashr_17_pValidArray_0 : std_logic;
	signal ashr_17_pValidArray_1 : std_logic;
	signal ashr_17_readyArray_0 : std_logic;
	signal ashr_17_readyArray_1 : std_logic;
	signal ashr_17_nReadyArray_0 : std_logic;
	signal ashr_17_validArray_0 : std_logic;
	signal ashr_17_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sub_18_clk : std_logic;
	signal sub_18_rst : std_logic;
	signal sub_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sub_18_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sub_18_pValidArray_0 : std_logic;
	signal sub_18_pValidArray_1 : std_logic;
	signal sub_18_readyArray_0 : std_logic;
	signal sub_18_readyArray_1 : std_logic;
	signal sub_18_nReadyArray_0 : std_logic;
	signal sub_18_validArray_0 : std_logic;
	signal sub_18_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ashr_19_clk : std_logic;
	signal ashr_19_rst : std_logic;
	signal ashr_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ashr_19_dataInArray_1 : std_logic_vector(31 downto 0);
	signal ashr_19_pValidArray_0 : std_logic;
	signal ashr_19_pValidArray_1 : std_logic;
	signal ashr_19_readyArray_0 : std_logic;
	signal ashr_19_readyArray_1 : std_logic;
	signal ashr_19_nReadyArray_0 : std_logic;
	signal ashr_19_validArray_0 : std_logic;
	signal ashr_19_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sub_20_clk : std_logic;
	signal sub_20_rst : std_logic;
	signal sub_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sub_20_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sub_20_pValidArray_0 : std_logic;
	signal sub_20_pValidArray_1 : std_logic;
	signal sub_20_readyArray_0 : std_logic;
	signal sub_20_readyArray_1 : std_logic;
	signal sub_20_nReadyArray_0 : std_logic;
	signal sub_20_validArray_0 : std_logic;
	signal sub_20_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_21_clk : std_logic;
	signal add_21_rst : std_logic;
	signal add_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_21_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_21_pValidArray_0 : std_logic;
	signal add_21_pValidArray_1 : std_logic;
	signal add_21_readyArray_0 : std_logic;
	signal add_21_readyArray_1 : std_logic;
	signal add_21_nReadyArray_0 : std_logic;
	signal add_21_validArray_0 : std_logic;
	signal add_21_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ashr_22_clk : std_logic;
	signal ashr_22_rst : std_logic;
	signal ashr_22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ashr_22_dataInArray_1 : std_logic_vector(31 downto 0);
	signal ashr_22_pValidArray_0 : std_logic;
	signal ashr_22_pValidArray_1 : std_logic;
	signal ashr_22_readyArray_0 : std_logic;
	signal ashr_22_readyArray_1 : std_logic;
	signal ashr_22_nReadyArray_0 : std_logic;
	signal ashr_22_validArray_0 : std_logic;
	signal ashr_22_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sub_23_clk : std_logic;
	signal sub_23_rst : std_logic;
	signal sub_23_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sub_23_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sub_23_pValidArray_0 : std_logic;
	signal sub_23_pValidArray_1 : std_logic;
	signal sub_23_readyArray_0 : std_logic;
	signal sub_23_readyArray_1 : std_logic;
	signal sub_23_nReadyArray_0 : std_logic;
	signal sub_23_validArray_0 : std_logic;
	signal sub_23_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ashr_24_clk : std_logic;
	signal ashr_24_rst : std_logic;
	signal ashr_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ashr_24_dataInArray_1 : std_logic_vector(31 downto 0);
	signal ashr_24_pValidArray_0 : std_logic;
	signal ashr_24_pValidArray_1 : std_logic;
	signal ashr_24_readyArray_0 : std_logic;
	signal ashr_24_readyArray_1 : std_logic;
	signal ashr_24_nReadyArray_0 : std_logic;
	signal ashr_24_validArray_0 : std_logic;
	signal ashr_24_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal sub_25_clk : std_logic;
	signal sub_25_rst : std_logic;
	signal sub_25_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sub_25_dataInArray_1 : std_logic_vector(31 downto 0);
	signal sub_25_pValidArray_0 : std_logic;
	signal sub_25_pValidArray_1 : std_logic;
	signal sub_25_readyArray_0 : std_logic;
	signal sub_25_readyArray_1 : std_logic;
	signal sub_25_nReadyArray_0 : std_logic;
	signal sub_25_validArray_0 : std_logic;
	signal sub_25_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_26_clk : std_logic;
	signal add_26_rst : std_logic;
	signal add_26_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_26_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_26_pValidArray_0 : std_logic;
	signal add_26_pValidArray_1 : std_logic;
	signal add_26_readyArray_0 : std_logic;
	signal add_26_readyArray_1 : std_logic;
	signal add_26_nReadyArray_0 : std_logic;
	signal add_26_validArray_0 : std_logic;
	signal add_26_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_10_clk : std_logic;
	signal cst_10_rst : std_logic;
	signal cst_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_10_pValidArray_0 : std_logic;
	signal cst_10_readyArray_0 : std_logic;
	signal cst_10_nReadyArray_0 : std_logic;
	signal cst_10_validArray_0 : std_logic;
	signal cst_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_27_clk : std_logic;
	signal add_27_rst : std_logic;
	signal add_27_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_27_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_27_pValidArray_0 : std_logic;
	signal add_27_pValidArray_1 : std_logic;
	signal add_27_readyArray_0 : std_logic;
	signal add_27_readyArray_1 : std_logic;
	signal add_27_nReadyArray_0 : std_logic;
	signal add_27_validArray_0 : std_logic;
	signal add_27_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_11_clk : std_logic;
	signal cst_11_rst : std_logic;
	signal cst_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_11_pValidArray_0 : std_logic;
	signal cst_11_readyArray_0 : std_logic;
	signal cst_11_nReadyArray_0 : std_logic;
	signal cst_11_validArray_0 : std_logic;
	signal cst_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_28_clk : std_logic;
	signal icmp_28_rst : std_logic;
	signal icmp_28_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_28_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_28_pValidArray_0 : std_logic;
	signal icmp_28_pValidArray_1 : std_logic;
	signal icmp_28_readyArray_0 : std_logic;
	signal icmp_28_readyArray_1 : std_logic;
	signal icmp_28_nReadyArray_0 : std_logic;
	signal icmp_28_validArray_0 : std_logic;
	signal icmp_28_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal phi_n2_clk : std_logic;
	signal phi_n2_rst : std_logic;
	signal phi_n2_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phi_n2_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n2_dataInArray_2 : std_logic_vector(31 downto 0);
	signal phi_n2_pValidArray_0 : std_logic;
	signal phi_n2_pValidArray_1 : std_logic;
	signal phi_n2_pValidArray_2 : std_logic;
	signal phi_n2_readyArray_0 : std_logic;
	signal phi_n2_readyArray_1 : std_logic;
	signal phi_n2_readyArray_2 : std_logic;
	signal phi_n2_nReadyArray_0 : std_logic;
	signal phi_n2_validArray_0 : std_logic;
	signal phi_n2_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal phiC_13_clk : std_logic;
	signal phiC_13_rst : std_logic;
	signal phiC_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal phiC_13_dataInArray_1 : std_logic_vector(0 downto 0);
	signal phiC_13_dataInArray_2 : std_logic_vector(0 downto 0);
	signal phiC_13_pValidArray_0 : std_logic;
	signal phiC_13_pValidArray_1 : std_logic;
	signal phiC_13_pValidArray_2 : std_logic;
	signal phiC_13_readyArray_0 : std_logic;
	signal phiC_13_readyArray_1 : std_logic;
	signal phiC_13_readyArray_2 : std_logic;
	signal phiC_13_nReadyArray_0 : std_logic;
	signal phiC_13_validArray_0 : std_logic;
	signal phiC_13_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branch_2_clk : std_logic;
	signal branch_2_rst : std_logic;
	signal branch_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_2_pValidArray_0 : std_logic;
	signal branch_2_pValidArray_1 : std_logic;
	signal branch_2_readyArray_0 : std_logic;
	signal branch_2_readyArray_1 : std_logic;
	signal branch_2_nReadyArray_0 : std_logic;
	signal branch_2_validArray_0 : std_logic;
	signal branch_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_2_nReadyArray_1 : std_logic;
	signal branch_2_validArray_1 : std_logic;
	signal branch_2_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal phi_n22_clk : std_logic;
	signal phi_n22_rst : std_logic;
	signal phi_n22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal phi_n22_dataInArray_1 : std_logic_vector(31 downto 0);
	signal phi_n22_pValidArray_0 : std_logic;
	signal phi_n22_pValidArray_1 : std_logic;
	signal phi_n22_readyArray_0 : std_logic;
	signal phi_n22_readyArray_1 : std_logic;
	signal phi_n22_nReadyArray_0 : std_logic;
	signal phi_n22_validArray_0 : std_logic;
	signal phi_n22_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal branch_3_clk : std_logic;
	signal branch_3_rst : std_logic;
	signal branch_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_3_pValidArray_0 : std_logic;
	signal branch_3_pValidArray_1 : std_logic;
	signal branch_3_readyArray_0 : std_logic;
	signal branch_3_readyArray_1 : std_logic;
	signal branch_3_nReadyArray_0 : std_logic;
	signal branch_3_validArray_0 : std_logic;
	signal branch_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_3_nReadyArray_1 : std_logic;
	signal branch_3_validArray_1 : std_logic;
	signal branch_3_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_4_clk : std_logic;
	signal branch_4_rst : std_logic;
	signal branch_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_4_pValidArray_0 : std_logic;
	signal branch_4_pValidArray_1 : std_logic;
	signal branch_4_readyArray_0 : std_logic;
	signal branch_4_readyArray_1 : std_logic;
	signal branch_4_nReadyArray_0 : std_logic;
	signal branch_4_validArray_0 : std_logic;
	signal branch_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_4_nReadyArray_1 : std_logic;
	signal branch_4_validArray_1 : std_logic;
	signal branch_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_5_clk : std_logic;
	signal branch_5_rst : std_logic;
	signal branch_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_5_pValidArray_0 : std_logic;
	signal branch_5_pValidArray_1 : std_logic;
	signal branch_5_readyArray_0 : std_logic;
	signal branch_5_readyArray_1 : std_logic;
	signal branch_5_nReadyArray_0 : std_logic;
	signal branch_5_validArray_0 : std_logic;
	signal branch_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_5_nReadyArray_1 : std_logic;
	signal branch_5_validArray_1 : std_logic;
	signal branch_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_11_clk : std_logic;
	signal branch_11_rst : std_logic;
	signal branch_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_11_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_11_pValidArray_0 : std_logic;
	signal branch_11_pValidArray_1 : std_logic;
	signal branch_11_readyArray_0 : std_logic;
	signal branch_11_readyArray_1 : std_logic;
	signal branch_11_nReadyArray_0 : std_logic;
	signal branch_11_validArray_0 : std_logic;
	signal branch_11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_11_nReadyArray_1 : std_logic;
	signal branch_11_validArray_1 : std_logic;
	signal branch_11_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branchC_13_clk : std_logic;
	signal branchC_13_rst : std_logic;
	signal branchC_13_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_13_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_13_pValidArray_0 : std_logic;
	signal branchC_13_pValidArray_1 : std_logic;
	signal branchC_13_readyArray_0 : std_logic;
	signal branchC_13_readyArray_1 : std_logic;
	signal branchC_13_nReadyArray_0 : std_logic;
	signal branchC_13_validArray_0 : std_logic;
	signal branchC_13_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_13_nReadyArray_1 : std_logic;
	signal branchC_13_validArray_1 : std_logic;
	signal branchC_13_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal fork_2_clk : std_logic;
	signal fork_2_rst : std_logic;
	signal fork_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_pValidArray_0 : std_logic;
	signal fork_2_readyArray_0 : std_logic;
	signal fork_2_nReadyArray_0 : std_logic;
	signal fork_2_validArray_0 : std_logic;
	signal fork_2_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_1 : std_logic;
	signal fork_2_validArray_1 : std_logic;
	signal fork_2_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_2 : std_logic;
	signal fork_2_validArray_2 : std_logic;
	signal fork_2_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_3 : std_logic;
	signal fork_2_validArray_3 : std_logic;
	signal fork_2_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_2_nReadyArray_4 : std_logic;
	signal fork_2_validArray_4 : std_logic;
	signal fork_2_dataOutArray_4 : std_logic_vector(31 downto 0);

	signal fork_3_clk : std_logic;
	signal fork_3_rst : std_logic;
	signal fork_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_pValidArray_0 : std_logic;
	signal fork_3_readyArray_0 : std_logic;
	signal fork_3_nReadyArray_0 : std_logic;
	signal fork_3_validArray_0 : std_logic;
	signal fork_3_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_3_nReadyArray_1 : std_logic;
	signal fork_3_validArray_1 : std_logic;
	signal fork_3_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_4_clk : std_logic;
	signal fork_4_rst : std_logic;
	signal fork_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_pValidArray_0 : std_logic;
	signal fork_4_readyArray_0 : std_logic;
	signal fork_4_nReadyArray_0 : std_logic;
	signal fork_4_validArray_0 : std_logic;
	signal fork_4_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_4_nReadyArray_1 : std_logic;
	signal fork_4_validArray_1 : std_logic;
	signal fork_4_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_5_clk : std_logic;
	signal fork_5_rst : std_logic;
	signal fork_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_pValidArray_0 : std_logic;
	signal fork_5_readyArray_0 : std_logic;
	signal fork_5_nReadyArray_0 : std_logic;
	signal fork_5_validArray_0 : std_logic;
	signal fork_5_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_5_nReadyArray_1 : std_logic;
	signal fork_5_validArray_1 : std_logic;
	signal fork_5_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_6_clk : std_logic;
	signal fork_6_rst : std_logic;
	signal fork_6_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_pValidArray_0 : std_logic;
	signal fork_6_readyArray_0 : std_logic;
	signal fork_6_nReadyArray_0 : std_logic;
	signal fork_6_validArray_0 : std_logic;
	signal fork_6_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_6_nReadyArray_1 : std_logic;
	signal fork_6_validArray_1 : std_logic;
	signal fork_6_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_7_clk : std_logic;
	signal fork_7_rst : std_logic;
	signal fork_7_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_pValidArray_0 : std_logic;
	signal fork_7_readyArray_0 : std_logic;
	signal fork_7_nReadyArray_0 : std_logic;
	signal fork_7_validArray_0 : std_logic;
	signal fork_7_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_7_nReadyArray_1 : std_logic;
	signal fork_7_validArray_1 : std_logic;
	signal fork_7_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_8_clk : std_logic;
	signal fork_8_rst : std_logic;
	signal fork_8_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_pValidArray_0 : std_logic;
	signal fork_8_readyArray_0 : std_logic;
	signal fork_8_nReadyArray_0 : std_logic;
	signal fork_8_validArray_0 : std_logic;
	signal fork_8_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_1 : std_logic;
	signal fork_8_validArray_1 : std_logic;
	signal fork_8_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_2 : std_logic;
	signal fork_8_validArray_2 : std_logic;
	signal fork_8_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_3 : std_logic;
	signal fork_8_validArray_3 : std_logic;
	signal fork_8_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_4 : std_logic;
	signal fork_8_validArray_4 : std_logic;
	signal fork_8_dataOutArray_4 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_5 : std_logic;
	signal fork_8_validArray_5 : std_logic;
	signal fork_8_dataOutArray_5 : std_logic_vector(31 downto 0);
	signal fork_8_nReadyArray_6 : std_logic;
	signal fork_8_validArray_6 : std_logic;
	signal fork_8_dataOutArray_6 : std_logic_vector(31 downto 0);

	signal fork_15_clk : std_logic;
	signal fork_15_rst : std_logic;
	signal fork_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_15_pValidArray_0 : std_logic;
	signal fork_15_readyArray_0 : std_logic;
	signal fork_15_nReadyArray_0 : std_logic;
	signal fork_15_validArray_0 : std_logic;
	signal fork_15_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_15_nReadyArray_1 : std_logic;
	signal fork_15_validArray_1 : std_logic;
	signal fork_15_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_15_nReadyArray_2 : std_logic;
	signal fork_15_validArray_2 : std_logic;
	signal fork_15_dataOutArray_2 : std_logic_vector(31 downto 0);

	signal forkC_17_clk : std_logic;
	signal forkC_17_rst : std_logic;
	signal forkC_17_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_17_pValidArray_0 : std_logic;
	signal forkC_17_readyArray_0 : std_logic;
	signal forkC_17_nReadyArray_0 : std_logic;
	signal forkC_17_validArray_0 : std_logic;
	signal forkC_17_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_17_nReadyArray_1 : std_logic;
	signal forkC_17_validArray_1 : std_logic;
	signal forkC_17_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal forkC_17_nReadyArray_2 : std_logic;
	signal forkC_17_validArray_2 : std_logic;
	signal forkC_17_dataOutArray_2 : std_logic_vector(0 downto 0);

	signal fork_18_clk : std_logic;
	signal fork_18_rst : std_logic;
	signal fork_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_18_pValidArray_0 : std_logic;
	signal fork_18_readyArray_0 : std_logic;
	signal fork_18_nReadyArray_0 : std_logic;
	signal fork_18_validArray_0 : std_logic;
	signal fork_18_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_18_nReadyArray_1 : std_logic;
	signal fork_18_validArray_1 : std_logic;
	signal fork_18_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_18_nReadyArray_2 : std_logic;
	signal fork_18_validArray_2 : std_logic;
	signal fork_18_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_18_nReadyArray_3 : std_logic;
	signal fork_18_validArray_3 : std_logic;
	signal fork_18_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_18_nReadyArray_4 : std_logic;
	signal fork_18_validArray_4 : std_logic;
	signal fork_18_dataOutArray_4 : std_logic_vector(31 downto 0);
	signal fork_18_nReadyArray_5 : std_logic;
	signal fork_18_validArray_5 : std_logic;
	signal fork_18_dataOutArray_5 : std_logic_vector(31 downto 0);

	signal Buffer_10_clk : std_logic;
	signal Buffer_10_rst : std_logic;
	signal Buffer_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_10_pValidArray_0 : std_logic;
	signal Buffer_10_readyArray_0 : std_logic;
	signal Buffer_10_nReadyArray_0 : std_logic;
	signal Buffer_10_validArray_0 : std_logic;
	signal Buffer_10_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_11_clk : std_logic;
	signal Buffer_11_rst : std_logic;
	signal Buffer_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_11_pValidArray_0 : std_logic;
	signal Buffer_11_readyArray_0 : std_logic;
	signal Buffer_11_nReadyArray_0 : std_logic;
	signal Buffer_11_validArray_0 : std_logic;
	signal Buffer_11_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_12_clk : std_logic;
	signal Buffer_12_rst : std_logic;
	signal Buffer_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_12_pValidArray_0 : std_logic;
	signal Buffer_12_readyArray_0 : std_logic;
	signal Buffer_12_nReadyArray_0 : std_logic;
	signal Buffer_12_validArray_0 : std_logic;
	signal Buffer_12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_13_clk : std_logic;
	signal Buffer_13_rst : std_logic;
	signal Buffer_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_13_pValidArray_0 : std_logic;
	signal Buffer_13_readyArray_0 : std_logic;
	signal Buffer_13_nReadyArray_0 : std_logic;
	signal Buffer_13_validArray_0 : std_logic;
	signal Buffer_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_14_clk : std_logic;
	signal Buffer_14_rst : std_logic;
	signal Buffer_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_14_pValidArray_0 : std_logic;
	signal Buffer_14_readyArray_0 : std_logic;
	signal Buffer_14_nReadyArray_0 : std_logic;
	signal Buffer_14_validArray_0 : std_logic;
	signal Buffer_14_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_15_clk : std_logic;
	signal Buffer_15_rst : std_logic;
	signal Buffer_15_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_15_pValidArray_0 : std_logic;
	signal Buffer_15_readyArray_0 : std_logic;
	signal Buffer_15_nReadyArray_0 : std_logic;
	signal Buffer_15_validArray_0 : std_logic;
	signal Buffer_15_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_16_clk : std_logic;
	signal Buffer_16_rst : std_logic;
	signal Buffer_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_16_pValidArray_0 : std_logic;
	signal Buffer_16_readyArray_0 : std_logic;
	signal Buffer_16_nReadyArray_0 : std_logic;
	signal Buffer_16_validArray_0 : std_logic;
	signal Buffer_16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_17_clk : std_logic;
	signal Buffer_17_rst : std_logic;
	signal Buffer_17_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_17_pValidArray_0 : std_logic;
	signal Buffer_17_readyArray_0 : std_logic;
	signal Buffer_17_nReadyArray_0 : std_logic;
	signal Buffer_17_validArray_0 : std_logic;
	signal Buffer_17_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_18_clk : std_logic;
	signal Buffer_18_rst : std_logic;
	signal Buffer_18_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_18_pValidArray_0 : std_logic;
	signal Buffer_18_readyArray_0 : std_logic;
	signal Buffer_18_nReadyArray_0 : std_logic;
	signal Buffer_18_validArray_0 : std_logic;
	signal Buffer_18_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_19_clk : std_logic;
	signal Buffer_19_rst : std_logic;
	signal Buffer_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_19_pValidArray_0 : std_logic;
	signal Buffer_19_readyArray_0 : std_logic;
	signal Buffer_19_nReadyArray_0 : std_logic;
	signal Buffer_19_validArray_0 : std_logic;
	signal Buffer_19_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_20_clk : std_logic;
	signal Buffer_20_rst : std_logic;
	signal Buffer_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_20_pValidArray_0 : std_logic;
	signal Buffer_20_readyArray_0 : std_logic;
	signal Buffer_20_nReadyArray_0 : std_logic;
	signal Buffer_20_validArray_0 : std_logic;
	signal Buffer_20_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_21_clk : std_logic;
	signal Buffer_21_rst : std_logic;
	signal Buffer_21_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_21_pValidArray_0 : std_logic;
	signal Buffer_21_readyArray_0 : std_logic;
	signal Buffer_21_nReadyArray_0 : std_logic;
	signal Buffer_21_validArray_0 : std_logic;
	signal Buffer_21_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_30_clk : std_logic;
	signal add_30_rst : std_logic;
	signal add_30_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_30_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_30_pValidArray_0 : std_logic;
	signal add_30_pValidArray_1 : std_logic;
	signal add_30_readyArray_0 : std_logic;
	signal add_30_readyArray_1 : std_logic;
	signal add_30_nReadyArray_0 : std_logic;
	signal add_30_validArray_0 : std_logic;
	signal add_30_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mul_31_clk : std_logic;
	signal mul_31_rst : std_logic;
	signal mul_31_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_31_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_31_pValidArray_0 : std_logic;
	signal mul_31_pValidArray_1 : std_logic;
	signal mul_31_readyArray_0 : std_logic;
	signal mul_31_readyArray_1 : std_logic;
	signal mul_31_nReadyArray_0 : std_logic;
	signal mul_31_validArray_0 : std_logic;
	signal mul_31_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_32_clk : std_logic;
	signal add_32_rst : std_logic;
	signal add_32_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_32_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_32_pValidArray_0 : std_logic;
	signal add_32_pValidArray_1 : std_logic;
	signal add_32_readyArray_0 : std_logic;
	signal add_32_readyArray_1 : std_logic;
	signal add_32_nReadyArray_0 : std_logic;
	signal add_32_validArray_0 : std_logic;
	signal add_32_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mul_33_clk : std_logic;
	signal mul_33_rst : std_logic;
	signal mul_33_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_33_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_33_pValidArray_0 : std_logic;
	signal mul_33_pValidArray_1 : std_logic;
	signal mul_33_readyArray_0 : std_logic;
	signal mul_33_readyArray_1 : std_logic;
	signal mul_33_nReadyArray_0 : std_logic;
	signal mul_33_validArray_0 : std_logic;
	signal mul_33_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_12_clk : std_logic;
	signal cst_12_rst : std_logic;
	signal cst_12_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_12_pValidArray_0 : std_logic;
	signal cst_12_readyArray_0 : std_logic;
	signal cst_12_nReadyArray_0 : std_logic;
	signal cst_12_validArray_0 : std_logic;
	signal cst_12_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ashr_34_clk : std_logic;
	signal ashr_34_rst : std_logic;
	signal ashr_34_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ashr_34_dataInArray_1 : std_logic_vector(31 downto 0);
	signal ashr_34_pValidArray_0 : std_logic;
	signal ashr_34_pValidArray_1 : std_logic;
	signal ashr_34_readyArray_0 : std_logic;
	signal ashr_34_readyArray_1 : std_logic;
	signal ashr_34_nReadyArray_0 : std_logic;
	signal ashr_34_validArray_0 : std_logic;
	signal ashr_34_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_13_clk : std_logic;
	signal cst_13_rst : std_logic;
	signal cst_13_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_13_pValidArray_0 : std_logic;
	signal cst_13_readyArray_0 : std_logic;
	signal cst_13_nReadyArray_0 : std_logic;
	signal cst_13_validArray_0 : std_logic;
	signal cst_13_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal or_35_clk : std_logic;
	signal or_35_rst : std_logic;
	signal or_35_dataInArray_0 : std_logic_vector(31 downto 0);
	signal or_35_dataInArray_1 : std_logic_vector(31 downto 0);
	signal or_35_pValidArray_0 : std_logic;
	signal or_35_pValidArray_1 : std_logic;
	signal or_35_readyArray_0 : std_logic;
	signal or_35_readyArray_1 : std_logic;
	signal or_35_nReadyArray_0 : std_logic;
	signal or_35_validArray_0 : std_logic;
	signal or_35_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_14_clk : std_logic;
	signal cst_14_rst : std_logic;
	signal cst_14_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_14_pValidArray_0 : std_logic;
	signal cst_14_readyArray_0 : std_logic;
	signal cst_14_nReadyArray_0 : std_logic;
	signal cst_14_validArray_0 : std_logic;
	signal cst_14_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal or_36_clk : std_logic;
	signal or_36_rst : std_logic;
	signal or_36_dataInArray_0 : std_logic_vector(31 downto 0);
	signal or_36_dataInArray_1 : std_logic_vector(31 downto 0);
	signal or_36_pValidArray_0 : std_logic;
	signal or_36_pValidArray_1 : std_logic;
	signal or_36_readyArray_0 : std_logic;
	signal or_36_readyArray_1 : std_logic;
	signal or_36_nReadyArray_0 : std_logic;
	signal or_36_validArray_0 : std_logic;
	signal or_36_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal mul_37_clk : std_logic;
	signal mul_37_rst : std_logic;
	signal mul_37_dataInArray_0 : std_logic_vector(31 downto 0);
	signal mul_37_dataInArray_1 : std_logic_vector(31 downto 0);
	signal mul_37_pValidArray_0 : std_logic;
	signal mul_37_pValidArray_1 : std_logic;
	signal mul_37_readyArray_0 : std_logic;
	signal mul_37_readyArray_1 : std_logic;
	signal mul_37_nReadyArray_0 : std_logic;
	signal mul_37_validArray_0 : std_logic;
	signal mul_37_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal load_40_clk : std_logic;
	signal load_40_rst : std_logic;
	signal load_40_dataInArray_0 : std_logic_vector(31 downto 0);
	signal load_40_dataInArray_1 : std_logic_vector(31 downto 0);
	signal load_40_pValidArray_0 : std_logic;
	signal load_40_pValidArray_1 : std_logic;
	signal load_40_readyArray_0 : std_logic;
	signal load_40_readyArray_1 : std_logic;
	signal load_40_nReadyArray_0 : std_logic;
	signal load_40_validArray_0 : std_logic;
	signal load_40_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal load_40_nReadyArray_1 : std_logic;
	signal load_40_validArray_1 : std_logic;
	signal load_40_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal store_0_clk : std_logic;
	signal store_0_rst : std_logic;
	signal store_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal store_0_dataInArray_1 : std_logic_vector(31 downto 0);
	signal store_0_pValidArray_0 : std_logic;
	signal store_0_pValidArray_1 : std_logic;
	signal store_0_readyArray_0 : std_logic;
	signal store_0_readyArray_1 : std_logic;
	signal store_0_nReadyArray_0 : std_logic;
	signal store_0_validArray_0 : std_logic;
	signal store_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal store_0_nReadyArray_1 : std_logic;
	signal store_0_validArray_1 : std_logic;
	signal store_0_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal cst_15_clk : std_logic;
	signal cst_15_rst : std_logic;
	signal cst_15_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_15_pValidArray_0 : std_logic;
	signal cst_15_readyArray_0 : std_logic;
	signal cst_15_nReadyArray_0 : std_logic;
	signal cst_15_validArray_0 : std_logic;
	signal cst_15_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal add_43_clk : std_logic;
	signal add_43_rst : std_logic;
	signal add_43_dataInArray_0 : std_logic_vector(31 downto 0);
	signal add_43_dataInArray_1 : std_logic_vector(31 downto 0);
	signal add_43_pValidArray_0 : std_logic;
	signal add_43_pValidArray_1 : std_logic;
	signal add_43_readyArray_0 : std_logic;
	signal add_43_readyArray_1 : std_logic;
	signal add_43_nReadyArray_0 : std_logic;
	signal add_43_validArray_0 : std_logic;
	signal add_43_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal cst_16_clk : std_logic;
	signal cst_16_rst : std_logic;
	signal cst_16_dataInArray_0 : std_logic_vector(31 downto 0);
	signal cst_16_pValidArray_0 : std_logic;
	signal cst_16_readyArray_0 : std_logic;
	signal cst_16_nReadyArray_0 : std_logic;
	signal cst_16_validArray_0 : std_logic;
	signal cst_16_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal icmp_44_clk : std_logic;
	signal icmp_44_rst : std_logic;
	signal icmp_44_dataInArray_0 : std_logic_vector(31 downto 0);
	signal icmp_44_dataInArray_1 : std_logic_vector(31 downto 0);
	signal icmp_44_pValidArray_0 : std_logic;
	signal icmp_44_pValidArray_1 : std_logic;
	signal icmp_44_readyArray_0 : std_logic;
	signal icmp_44_readyArray_1 : std_logic;
	signal icmp_44_nReadyArray_0 : std_logic;
	signal icmp_44_validArray_0 : std_logic;
	signal icmp_44_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal forkC_1_clk : std_logic;
	signal forkC_1_rst : std_logic;
	signal forkC_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal forkC_1_pValidArray_0 : std_logic;
	signal forkC_1_readyArray_0 : std_logic;
	signal forkC_1_nReadyArray_0 : std_logic;
	signal forkC_1_validArray_0 : std_logic;
	signal forkC_1_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal forkC_1_nReadyArray_1 : std_logic;
	signal forkC_1_validArray_1 : std_logic;
	signal forkC_1_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal buffer_bx_op_1_clk : std_logic;
	signal buffer_bx_op_1_rst : std_logic;
	signal buffer_bx_op_1_dataInArray_0 : std_logic_vector(0 downto 0);
	signal buffer_bx_op_1_pValidArray_0 : std_logic;
	signal buffer_bx_op_1_readyArray_0 : std_logic;
	signal buffer_bx_op_1_nReadyArray_0 : std_logic;
	signal buffer_bx_op_1_validArray_0 : std_logic;
	signal buffer_bx_op_1_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal branchC_0_clk : std_logic;
	signal branchC_0_rst : std_logic;
	signal branchC_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal branchC_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branchC_0_pValidArray_0 : std_logic;
	signal branchC_0_pValidArray_1 : std_logic;
	signal branchC_0_readyArray_0 : std_logic;
	signal branchC_0_readyArray_1 : std_logic;
	signal branchC_0_nReadyArray_0 : std_logic;
	signal branchC_0_validArray_0 : std_logic;
	signal branchC_0_dataOutArray_0 : std_logic_vector(0 downto 0);
	signal branchC_0_nReadyArray_1 : std_logic;
	signal branchC_0_validArray_1 : std_logic;
	signal branchC_0_dataOutArray_1 : std_logic_vector(0 downto 0);

	signal branch_1_clk : std_logic;
	signal branch_1_rst : std_logic;
	signal branch_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_1_pValidArray_0 : std_logic;
	signal branch_1_pValidArray_1 : std_logic;
	signal branch_1_readyArray_0 : std_logic;
	signal branch_1_readyArray_1 : std_logic;
	signal branch_1_nReadyArray_0 : std_logic;
	signal branch_1_validArray_0 : std_logic;
	signal branch_1_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_1_nReadyArray_1 : std_logic;
	signal branch_1_validArray_1 : std_logic;
	signal branch_1_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal branch_10_clk : std_logic;
	signal branch_10_rst : std_logic;
	signal branch_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal branch_10_dataInArray_1 : std_logic_vector(0 downto 0);
	signal branch_10_pValidArray_0 : std_logic;
	signal branch_10_pValidArray_1 : std_logic;
	signal branch_10_readyArray_0 : std_logic;
	signal branch_10_readyArray_1 : std_logic;
	signal branch_10_nReadyArray_0 : std_logic;
	signal branch_10_validArray_0 : std_logic;
	signal branch_10_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal branch_10_nReadyArray_1 : std_logic;
	signal branch_10_validArray_1 : std_logic;
	signal branch_10_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_19_clk : std_logic;
	signal fork_19_rst : std_logic;
	signal fork_19_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_19_pValidArray_0 : std_logic;
	signal fork_19_readyArray_0 : std_logic;
	signal fork_19_nReadyArray_0 : std_logic;
	signal fork_19_validArray_0 : std_logic;
	signal fork_19_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_19_nReadyArray_1 : std_logic;
	signal fork_19_validArray_1 : std_logic;
	signal fork_19_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_20_clk : std_logic;
	signal fork_20_rst : std_logic;
	signal fork_20_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_20_pValidArray_0 : std_logic;
	signal fork_20_readyArray_0 : std_logic;
	signal fork_20_nReadyArray_0 : std_logic;
	signal fork_20_validArray_0 : std_logic;
	signal fork_20_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_20_nReadyArray_1 : std_logic;
	signal fork_20_validArray_1 : std_logic;
	signal fork_20_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_9_clk : std_logic;
	signal fork_9_rst : std_logic;
	signal fork_9_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_9_pValidArray_0 : std_logic;
	signal fork_9_readyArray_0 : std_logic;
	signal fork_9_nReadyArray_0 : std_logic;
	signal fork_9_validArray_0 : std_logic;
	signal fork_9_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_9_nReadyArray_1 : std_logic;
	signal fork_9_validArray_1 : std_logic;
	signal fork_9_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_10_clk : std_logic;
	signal fork_10_rst : std_logic;
	signal fork_10_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_10_pValidArray_0 : std_logic;
	signal fork_10_readyArray_0 : std_logic;
	signal fork_10_nReadyArray_0 : std_logic;
	signal fork_10_validArray_0 : std_logic;
	signal fork_10_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_10_nReadyArray_1 : std_logic;
	signal fork_10_validArray_1 : std_logic;
	signal fork_10_dataOutArray_1 : std_logic_vector(31 downto 0);

	signal fork_11_clk : std_logic;
	signal fork_11_rst : std_logic;
	signal fork_11_dataInArray_0 : std_logic_vector(31 downto 0);
	signal fork_11_pValidArray_0 : std_logic;
	signal fork_11_readyArray_0 : std_logic;
	signal fork_11_nReadyArray_0 : std_logic;
	signal fork_11_validArray_0 : std_logic;
	signal fork_11_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal fork_11_nReadyArray_1 : std_logic;
	signal fork_11_validArray_1 : std_logic;
	signal fork_11_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal fork_11_nReadyArray_2 : std_logic;
	signal fork_11_validArray_2 : std_logic;
	signal fork_11_dataOutArray_2 : std_logic_vector(31 downto 0);
	signal fork_11_nReadyArray_3 : std_logic;
	signal fork_11_validArray_3 : std_logic;
	signal fork_11_dataOutArray_3 : std_logic_vector(31 downto 0);
	signal fork_11_nReadyArray_4 : std_logic;
	signal fork_11_validArray_4 : std_logic;
	signal fork_11_dataOutArray_4 : std_logic_vector(31 downto 0);

	signal Buffer_22_clk : std_logic;
	signal Buffer_22_rst : std_logic;
	signal Buffer_22_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_22_pValidArray_0 : std_logic;
	signal Buffer_22_readyArray_0 : std_logic;
	signal Buffer_22_nReadyArray_0 : std_logic;
	signal Buffer_22_validArray_0 : std_logic;
	signal Buffer_22_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal Buffer_23_clk : std_logic;
	signal Buffer_23_rst : std_logic;
	signal Buffer_23_dataInArray_0 : std_logic_vector(0 downto 0);
	signal Buffer_23_pValidArray_0 : std_logic;
	signal Buffer_23_readyArray_0 : std_logic;
	signal Buffer_23_nReadyArray_0 : std_logic;
	signal Buffer_23_validArray_0 : std_logic;
	signal Buffer_23_dataOutArray_0 : std_logic_vector(0 downto 0);

	signal Buffer_24_clk : std_logic;
	signal Buffer_24_rst : std_logic;
	signal Buffer_24_dataInArray_0 : std_logic_vector(31 downto 0);
	signal Buffer_24_pValidArray_0 : std_logic;
	signal Buffer_24_readyArray_0 : std_logic;
	signal Buffer_24_nReadyArray_0 : std_logic;
	signal Buffer_24_validArray_0 : std_logic;
	signal Buffer_24_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal ret_0_clk : std_logic;
	signal ret_0_rst : std_logic;
	signal ret_0_dataInArray_0 : std_logic_vector(31 downto 0);
	signal ret_0_pValidArray_0 : std_logic;
	signal ret_0_readyArray_0 : std_logic;
	signal ret_0_nReadyArray_0 : std_logic;
	signal ret_0_validArray_0 : std_logic;
	signal ret_0_dataOutArray_0 : std_logic_vector(31 downto 0);

	signal LSQ_A_clk : std_logic;
	signal LSQ_A_rst : std_logic;
	signal LSQ_A_dataInArray_0 : std_logic_vector(0 downto 0);
	signal LSQ_A_dataInArray_1 : std_logic_vector(0 downto 0);
	signal LSQ_A_dataInArray_2 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_3 : std_logic_vector(31 downto 0);
	signal LSQ_A_dataInArray_4 : std_logic_vector(31 downto 0);
	signal LSQ_A_pValidArray_0 : std_logic;
	signal LSQ_A_pValidArray_1 : std_logic;
	signal LSQ_A_pValidArray_2 : std_logic;
	signal LSQ_A_pValidArray_3 : std_logic;
	signal LSQ_A_pValidArray_4 : std_logic;
	signal LSQ_A_readyArray_0 : std_logic;
	signal LSQ_A_readyArray_1 : std_logic;
	signal LSQ_A_readyArray_2 : std_logic;
	signal LSQ_A_readyArray_3 : std_logic;
	signal LSQ_A_readyArray_4 : std_logic;
	signal LSQ_A_nReadyArray_0 : std_logic;
	signal LSQ_A_validArray_0 : std_logic;
	signal LSQ_A_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal LSQ_A_nReadyArray_1 : std_logic;
	signal LSQ_A_validArray_1 : std_logic;
	signal LSQ_A_dataOutArray_1 : std_logic_vector(0 downto 0);
	signal LSQ_A_io_queueEmpty : std_logic;
	signal LSQ_A_we0_ce0 : std_logic;
	signal LSQ_A_address0 : std_logic_vector (31 downto 0);
	signal LSQ_A_ce0 : std_logic;
	signal LSQ_A_we0 : std_logic;
	signal LSQ_A_dout0 : std_logic_vector (31 downto 0);
	signal LSQ_A_din0 : std_logic_vector (31 downto 0);
	signal LSQ_A_address1 : std_logic_vector (31 downto 0);
	signal LSQ_A_ce1 : std_logic;
	signal LSQ_A_we1 : std_logic;
	signal LSQ_A_dout1 : std_logic_vector (31 downto 0);
	signal LSQ_A_din1 : std_logic_vector (31 downto 0);
	signal LSQ_A_load_ready : std_logic;
	signal LSQ_A_store_ready : std_logic;

	signal MC_addr_clk : std_logic;
	signal MC_addr_rst : std_logic;
	signal MC_addr_dataInArray_0 : std_logic_vector(31 downto 0);
	signal MC_addr_dataInArray_1 : std_logic_vector(31 downto 0);
	signal MC_addr_dataInArray_2 : std_logic_vector(31 downto 0);
	signal MC_addr_dataInArray_3 : std_logic_vector(31 downto 0);
	signal MC_addr_dataInArray_4 : std_logic_vector(31 downto 0);
	signal MC_addr_pValidArray_0 : std_logic;
	signal MC_addr_pValidArray_1 : std_logic;
	signal MC_addr_pValidArray_2 : std_logic;
	signal MC_addr_pValidArray_3 : std_logic;
	signal MC_addr_pValidArray_4 : std_logic;
	signal MC_addr_readyArray_0 : std_logic;
	signal MC_addr_readyArray_1 : std_logic;
	signal MC_addr_readyArray_2 : std_logic;
	signal MC_addr_readyArray_3 : std_logic;
	signal MC_addr_readyArray_4 : std_logic;
	signal MC_addr_nReadyArray_0 : std_logic;
	signal MC_addr_validArray_0 : std_logic;
	signal MC_addr_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal MC_addr_nReadyArray_1 : std_logic;
	signal MC_addr_validArray_1 : std_logic;
	signal MC_addr_dataOutArray_1 : std_logic_vector(31 downto 0);
	signal MC_addr_nReadyArray_2 : std_logic;
	signal MC_addr_validArray_2 : std_logic;
	signal MC_addr_dataOutArray_2 : std_logic_vector(0 downto 0);
	signal MC_addr_we0_ce0 : std_logic;

	signal sink_0_clk : std_logic;
	signal sink_0_rst : std_logic;
	signal sink_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_0_pValidArray_0 : std_logic;
	signal sink_0_readyArray_0 : std_logic;

	signal sink_1_clk : std_logic;
	signal sink_1_rst : std_logic;
	signal sink_1_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_1_pValidArray_0 : std_logic;
	signal sink_1_readyArray_0 : std_logic;

	signal sink_2_clk : std_logic;
	signal sink_2_rst : std_logic;
	signal sink_2_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_2_pValidArray_0 : std_logic;
	signal sink_2_readyArray_0 : std_logic;

	signal sink_3_clk : std_logic;
	signal sink_3_rst : std_logic;
	signal sink_3_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_3_pValidArray_0 : std_logic;
	signal sink_3_readyArray_0 : std_logic;

	signal sink_4_clk : std_logic;
	signal sink_4_rst : std_logic;
	signal sink_4_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_4_pValidArray_0 : std_logic;
	signal sink_4_readyArray_0 : std_logic;

	signal sink_5_clk : std_logic;
	signal sink_5_rst : std_logic;
	signal sink_5_dataInArray_0 : std_logic_vector(31 downto 0);
	signal sink_5_pValidArray_0 : std_logic;
	signal sink_5_readyArray_0 : std_logic;

	signal sink_6_clk : std_logic;
	signal sink_6_rst : std_logic;
	signal sink_6_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_6_pValidArray_0 : std_logic;
	signal sink_6_readyArray_0 : std_logic;

	signal sink_7_clk : std_logic;
	signal sink_7_rst : std_logic;
	signal sink_7_dataInArray_0 : std_logic_vector(0 downto 0);
	signal sink_7_pValidArray_0 : std_logic;
	signal sink_7_readyArray_0 : std_logic;

	signal end_0_clk : std_logic;
	signal end_0_rst : std_logic;
	signal end_0_dataInArray_0 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_1 : std_logic_vector(0 downto 0);
	signal end_0_dataInArray_2 : std_logic_vector(31 downto 0);
	signal end_0_pValidArray_0 : std_logic;
	signal end_0_pValidArray_1 : std_logic;
	signal end_0_pValidArray_2 : std_logic;
	signal end_0_readyArray_0 : std_logic;
	signal end_0_readyArray_1 : std_logic;
	signal end_0_readyArray_2 : std_logic;
	signal end_0_nReadyArray_0 : std_logic;
	signal end_0_validArray_0 : std_logic;
	signal end_0_dataOutArray_0 : std_logic_vector(31 downto 0);
	signal end_0_validArray_1 :  std_logic;
	signal end_0_dataOutArray_1 :  std_logic_vector (31 downto 0);
	signal end_0_nReadyArray_1 :  std_logic;

component LSQ_A
port(
	clock : in std_logic;
	reset : in std_logic;
	io_memIsReadyForLoads : in std_logic;
	io_memIsReadyForStores : in std_logic;
	io_storeDataOut : out std_logic_vector(31 downto 0);
	io_storeAddrOut : out std_logic_vector(31 downto 0);
	io_storeEnable : out std_logic;
	io_bbpValids_0 : in std_logic;
	io_bbReadyToPrevs_0 : out std_logic;
	io_bbpValids_1 : in std_logic;
	io_bbReadyToPrevs_1 : out std_logic;
	io_rdPortsPrev_0_ready : out std_logic;
	io_rdPortsPrev_0_valid : in std_logic;
	io_rdPortsPrev_0_bits : in std_logic_vector(31 downto 0);
	io_wrAddrPorts_0_valid : in std_logic;
	io_wrAddrPorts_0_ready : out std_logic;
	io_wrAddrPorts_0_bits : in std_logic_vector(31 downto 0);
	io_wrDataPorts_0_valid : in std_logic;
	io_wrDataPorts_0_ready : out std_logic;
	io_wrDataPorts_0_bits : in std_logic_vector(31 downto 0);
	io_rdPortsNext_0_ready : in std_logic;
	io_rdPortsNext_0_valid : out std_logic;
	io_rdPortsNext_0_bits : out std_logic_vector(31 downto 0);
	io_Empty_Valid : out std_logic;
	io_loadDataIn : in std_logic_vector(31  downto 0);
	io_loadAddrOut : out std_logic_vector(31  downto 0);
	io_loadEnable : out std_logic
);
end component;

begin


	cst_0_clk <= clk;
	cst_0_rst <= rst;
	phi_1_pValidArray_2 <= cst_0_validArray_0;
	cst_0_nReadyArray_0 <= phi_1_readyArray_2;
	phi_1_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_0_dataOutArray_0),phi_1_dataInArray_2'length));

	start_0_clk <= clk;
	start_0_rst <= rst;
	start_0_pValidArray_0 <= start_valid;
	start_ready <= start_0_readyArray_0;
	forkC_12_pValidArray_0 <= start_0_validArray_0;
	start_0_nReadyArray_0 <= forkC_12_readyArray_0;
	forkC_12_dataInArray_0 <= std_logic_vector (resize(unsigned(start_0_dataOutArray_0),forkC_12_dataInArray_0'length));

	cst_17_clk <= clk;
	cst_17_rst <= rst;
	fork_14_pValidArray_0 <= cst_17_validArray_0;
	cst_17_nReadyArray_0 <= fork_14_readyArray_0;
	fork_14_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_17_dataOutArray_0),fork_14_dataInArray_0'length));

	forkC_12_clk <= clk;
	forkC_12_rst <= rst;
	cst_0_pValidArray_0 <= forkC_12_validArray_0;
	forkC_12_nReadyArray_0 <= cst_0_readyArray_0;
	cst_0_dataInArray_0 <= "00000000000000000000000000000000";
	phiC_4_pValidArray_2 <= forkC_12_validArray_1;
	forkC_12_nReadyArray_1 <= phiC_4_readyArray_2;
	phiC_4_dataInArray_2 <= std_logic_vector (resize(unsigned(forkC_12_dataOutArray_1),phiC_4_dataInArray_2'length));
	cst_17_pValidArray_0 <= forkC_12_validArray_2;
	forkC_12_nReadyArray_2 <= cst_17_readyArray_0;
	cst_17_dataInArray_0 <= "00000000000000000000000000000001";
	phiC_0_pValidArray_2 <= forkC_12_validArray_3;
	forkC_12_nReadyArray_3 <= phiC_0_readyArray_2;
	phiC_0_dataInArray_2 <= std_logic_vector (resize(unsigned(forkC_12_dataOutArray_3),phiC_0_dataInArray_2'length));

	fork_14_clk <= clk;
	fork_14_rst <= rst;
	phi_n1_pValidArray_0 <= fork_14_validArray_0;
	fork_14_nReadyArray_0 <= phi_n1_readyArray_0;
	phi_n1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_14_dataOutArray_0),phi_n1_dataInArray_0'length));
	phi_n22_pValidArray_0 <= fork_14_validArray_1;
	fork_14_nReadyArray_1 <= phi_n22_readyArray_0;
	phi_n22_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_14_dataOutArray_1),phi_n22_dataInArray_0'length));

	phi_1_clk <= clk;
	phi_1_rst <= rst;
	Buffer_1_pValidArray_0 <= phi_1_validArray_0;
	phi_1_nReadyArray_0 <= Buffer_1_readyArray_0;
	Buffer_1_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_1_dataOutArray_0),Buffer_1_dataInArray_0'length));

	load_4_clk <= clk;
	load_4_rst <= rst;
	load_7_pValidArray_1 <= load_4_validArray_0;
	load_4_nReadyArray_0 <= load_7_readyArray_1;
	load_7_dataInArray_1 <= std_logic_vector (resize(unsigned(load_4_dataOutArray_0),load_7_dataInArray_1'length));
	MC_addr_pValidArray_0 <= load_4_validArray_1;
	load_4_nReadyArray_1 <= MC_addr_readyArray_0;
	MC_addr_dataInArray_0 <= std_logic_vector (resize(unsigned(load_4_dataOutArray_1),MC_addr_dataInArray_0'length));

	load_7_clk <= clk;
	load_7_rst <= rst;
	fork_21_pValidArray_0 <= load_7_validArray_0;
	load_7_nReadyArray_0 <= fork_21_readyArray_0;
	fork_21_dataInArray_0 <= std_logic_vector (resize(unsigned(load_7_dataOutArray_0),fork_21_dataInArray_0'length));
	LSQ_A_pValidArray_2 <= load_7_validArray_1;
	load_7_nReadyArray_1 <= LSQ_A_readyArray_2;
	LSQ_A_dataInArray_2 <= std_logic_vector (resize(unsigned(load_7_dataOutArray_1),LSQ_A_dataInArray_2'length));

	cst_1_clk <= clk;
	cst_1_rst <= rst;
	icmp_8_pValidArray_1 <= cst_1_validArray_0;
	cst_1_nReadyArray_0 <= icmp_8_readyArray_1;
	icmp_8_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_1_dataOutArray_0),icmp_8_dataInArray_1'length));

	icmp_8_clk <= clk;
	icmp_8_rst <= rst;
	select_1_pValidArray_0 <= icmp_8_validArray_0;
	icmp_8_nReadyArray_0 <= select_1_readyArray_0;
	select_1_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_8_dataOutArray_0),select_1_dataInArray_0'length));

	cst_2_clk <= clk;
	cst_2_rst <= rst;
	Buffer_2_pValidArray_0 <= cst_2_validArray_0;
	cst_2_nReadyArray_0 <= Buffer_2_readyArray_0;
	Buffer_2_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_2_dataOutArray_0),Buffer_2_dataInArray_0'length));

	icmp_9_clk <= clk;
	icmp_9_rst <= rst;
	select_0_pValidArray_0 <= icmp_9_validArray_0;
	icmp_9_nReadyArray_0 <= select_0_readyArray_0;
	select_0_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_9_dataOutArray_0),select_0_dataInArray_0'length));

	cst_3_clk <= clk;
	cst_3_rst <= rst;
	select_0_pValidArray_1 <= cst_3_validArray_0;
	cst_3_nReadyArray_0 <= select_0_readyArray_1;
	select_0_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_3_dataOutArray_0),select_0_dataInArray_1'length));

	cst_4_clk <= clk;
	cst_4_rst <= rst;
	select_0_pValidArray_2 <= cst_4_validArray_0;
	cst_4_nReadyArray_0 <= select_0_readyArray_2;
	select_0_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_4_dataOutArray_0),select_0_dataInArray_2'length));

	select_0_clk <= clk;
	select_0_rst <= rst;
	select_1_pValidArray_2 <= select_0_validArray_0;
	select_0_nReadyArray_0 <= select_1_readyArray_2;
	select_1_dataInArray_2 <= std_logic_vector (resize(unsigned(select_0_dataOutArray_0),select_1_dataInArray_2'length));

	cst_5_clk <= clk;
	cst_5_rst <= rst;
	select_1_pValidArray_1 <= cst_5_validArray_0;
	cst_5_nReadyArray_0 <= select_1_readyArray_1;
	select_1_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_5_dataOutArray_0),select_1_dataInArray_1'length));

	select_1_clk <= clk;
	select_1_rst <= rst;
	fork_1_pValidArray_0 <= select_1_validArray_0;
	select_1_nReadyArray_0 <= fork_1_readyArray_0;
	fork_1_dataInArray_0 <= std_logic_vector (resize(unsigned(select_1_dataOutArray_0),fork_1_dataInArray_0'length));

	cst_6_clk <= clk;
	cst_6_rst <= rst;
	shl_10_pValidArray_1 <= cst_6_validArray_0;
	cst_6_nReadyArray_0 <= shl_10_readyArray_1;
	shl_10_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_6_dataOutArray_0),shl_10_dataInArray_1'length));

	shl_10_clk <= clk;
	shl_10_rst <= rst;
	sub_11_pValidArray_1 <= shl_10_validArray_0;
	shl_10_nReadyArray_0 <= sub_11_readyArray_1;
	sub_11_dataInArray_1 <= std_logic_vector (resize(unsigned(shl_10_dataOutArray_0),sub_11_dataInArray_1'length));

	sub_11_clk <= clk;
	sub_11_rst <= rst;
	phi_14_pValidArray_2 <= sub_11_validArray_0;
	sub_11_nReadyArray_0 <= phi_14_readyArray_2;
	phi_14_dataInArray_2 <= std_logic_vector (resize(unsigned(sub_11_dataOutArray_0),phi_14_dataInArray_2'length));

	cst_7_clk <= clk;
	cst_7_rst <= rst;
	phi_13_pValidArray_2 <= cst_7_validArray_0;
	cst_7_nReadyArray_0 <= phi_13_readyArray_2;
	phi_13_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_7_dataOutArray_0),phi_13_dataInArray_2'length));

	cst_8_clk <= clk;
	cst_8_rst <= rst;
	phi_15_pValidArray_2 <= cst_8_validArray_0;
	cst_8_nReadyArray_0 <= phi_15_readyArray_2;
	phi_15_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_8_dataOutArray_0),phi_15_dataInArray_2'length));

	cst_9_clk <= clk;
	cst_9_rst <= rst;
	phi_16_pValidArray_2 <= cst_9_validArray_0;
	cst_9_nReadyArray_0 <= phi_16_readyArray_2;
	phi_16_dataInArray_2 <= std_logic_vector (resize(unsigned(cst_9_dataOutArray_0),phi_16_dataInArray_2'length));

	forkC_0_clk <= clk;
	forkC_0_rst <= rst;
	Buffer_3_pValidArray_0 <= forkC_0_validArray_0;
	forkC_0_nReadyArray_0 <= Buffer_3_readyArray_0;
	Buffer_3_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_0_dataOutArray_0),Buffer_3_dataInArray_0'length));
	LSQ_A_pValidArray_0 <= forkC_0_validArray_1;
	forkC_0_nReadyArray_1 <= LSQ_A_readyArray_0;
	LSQ_A_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_0_dataOutArray_1),LSQ_A_dataInArray_0'length));

	buffer_bx_op_0_clk <= clk;
	buffer_bx_op_0_rst <= rst;
	forkC_1_pValidArray_0 <= buffer_bx_op_0_validArray_0;
	buffer_bx_op_0_nReadyArray_0 <= forkC_1_readyArray_0;
	forkC_1_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer_bx_op_0_dataOutArray_0),forkC_1_dataInArray_0'length));

	phiC_0_clk <= clk;
	phiC_0_rst <= rst;
	forkC_0_pValidArray_0 <= phiC_0_validArray_0;
	phiC_0_nReadyArray_0 <= forkC_0_readyArray_0;
	forkC_0_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_0_dataOutArray_0),forkC_0_dataInArray_0'length));

	phi_n1_clk <= clk;
	phi_n1_rst <= rst;
	fork_13_pValidArray_0 <= phi_n1_validArray_0;
	phi_n1_nReadyArray_0 <= fork_13_readyArray_0;
	fork_13_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n1_dataOutArray_0),fork_13_dataInArray_0'length));

	phiC_4_clk <= clk;
	phiC_4_rst <= rst;
	Buffer_4_pValidArray_0 <= phiC_4_validArray_0;
	phiC_4_nReadyArray_0 <= Buffer_4_readyArray_0;
	Buffer_4_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_4_dataOutArray_0),Buffer_4_dataInArray_0'length));

	branchC_12_clk <= clk;
	branchC_12_rst <= rst;
	sink_6_pValidArray_0 <= branchC_12_validArray_0;
	branchC_12_nReadyArray_0 <= sink_6_readyArray_0;
	sink_6_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_12_dataOutArray_0),sink_6_dataInArray_0'length));
	phiC_4_pValidArray_1 <= branchC_12_validArray_1;
	branchC_12_nReadyArray_1 <= phiC_4_readyArray_1;
	phiC_4_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_12_dataOutArray_1),phiC_4_dataInArray_1'length));

	fork_0_clk <= clk;
	fork_0_rst <= rst;
	add_43_pValidArray_0 <= fork_0_validArray_0;
	fork_0_nReadyArray_0 <= add_43_readyArray_0;
	add_43_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_0),add_43_dataInArray_0'length));
	load_4_pValidArray_1 <= fork_0_validArray_1;
	fork_0_nReadyArray_1 <= load_4_readyArray_1;
	load_4_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_1),load_4_dataInArray_1'length));
	load_40_pValidArray_1 <= fork_0_validArray_2;
	fork_0_nReadyArray_2 <= load_40_readyArray_1;
	load_40_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_0_dataOutArray_2),load_40_dataInArray_1'length));

	fork_1_clk <= clk;
	fork_1_rst <= rst;
	shl_10_pValidArray_0 <= fork_1_validArray_0;
	fork_1_nReadyArray_0 <= shl_10_readyArray_0;
	shl_10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_0),shl_10_dataInArray_0'length));
	phi_n2_pValidArray_2 <= fork_1_validArray_1;
	fork_1_nReadyArray_1 <= phi_n2_readyArray_2;
	phi_n2_dataInArray_2 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_1),phi_n2_dataInArray_2'length));
	mul_31_pValidArray_0 <= fork_1_validArray_2;
	fork_1_nReadyArray_2 <= mul_31_readyArray_0;
	mul_31_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_2),mul_31_dataInArray_0'length));
	mul_33_pValidArray_0 <= fork_1_validArray_3;
	fork_1_nReadyArray_3 <= mul_33_readyArray_0;
	mul_33_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_1_dataOutArray_3),mul_33_dataInArray_0'length));

	fork_13_clk <= clk;
	fork_13_rst <= rst;
	phiC_0_pValidArray_0 <= fork_13_validArray_0;
	fork_13_nReadyArray_0 <= phiC_0_readyArray_0;
	phiC_0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_0),phiC_0_dataInArray_0'length));
	phi_1_pValidArray_0 <= fork_13_validArray_1;
	fork_13_nReadyArray_1 <= phi_1_readyArray_0;
	phi_1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_1),phi_1_dataInArray_0'length));
	phiC_4_pValidArray_0 <= fork_13_validArray_2;
	fork_13_nReadyArray_2 <= phiC_4_readyArray_0;
	phiC_4_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_13_dataOutArray_2),phiC_4_dataInArray_0'length));

	forkC_16_clk <= clk;
	forkC_16_rst <= rst;
	Buffer_5_pValidArray_0 <= forkC_16_validArray_0;
	forkC_16_nReadyArray_0 <= Buffer_5_readyArray_0;
	Buffer_5_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_16_dataOutArray_0),Buffer_5_dataInArray_0'length));
	branchC_12_pValidArray_0 <= forkC_16_validArray_1;
	forkC_16_nReadyArray_1 <= branchC_12_readyArray_0;
	branchC_12_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_16_dataOutArray_1),branchC_12_dataInArray_0'length));
	cst_2_pValidArray_0 <= forkC_16_validArray_2;
	forkC_16_nReadyArray_2 <= cst_2_readyArray_0;
	cst_2_dataInArray_0 <= "00000000000000000000111111111111";
	cst_3_pValidArray_0 <= forkC_16_validArray_3;
	forkC_16_nReadyArray_3 <= cst_3_readyArray_0;
	cst_3_dataInArray_0 <= "00000000000000000000000000000101";
	Buffer_6_pValidArray_0 <= forkC_16_validArray_4;
	forkC_16_nReadyArray_4 <= Buffer_6_readyArray_0;
	Buffer_6_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_16_dataOutArray_4),Buffer_6_dataInArray_0'length));
	cst_5_pValidArray_0 <= forkC_16_validArray_5;
	forkC_16_nReadyArray_5 <= cst_5_readyArray_0;
	cst_5_dataInArray_0 <= "00000000000000000000000000000100";
	Buffer_7_pValidArray_0 <= forkC_16_validArray_6;
	forkC_16_nReadyArray_6 <= Buffer_7_readyArray_0;
	Buffer_7_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_16_dataOutArray_6),Buffer_7_dataInArray_0'length));
	cst_7_pValidArray_0 <= forkC_16_validArray_7;
	forkC_16_nReadyArray_7 <= cst_7_readyArray_0;
	cst_7_dataInArray_0 <= "00000000000000000000000000000001";
	cst_8_pValidArray_0 <= forkC_16_validArray_8;
	forkC_16_nReadyArray_8 <= cst_8_readyArray_0;
	cst_8_dataInArray_0 <= "00000000000000000001001101010001";
	cst_9_pValidArray_0 <= forkC_16_validArray_9;
	forkC_16_nReadyArray_9 <= cst_9_readyArray_0;
	cst_9_dataInArray_0 <= "00000000000000000000000000000001";
	phiC_13_pValidArray_2 <= forkC_16_validArray_10;
	forkC_16_nReadyArray_10 <= phiC_13_readyArray_2;
	phiC_13_dataInArray_2 <= std_logic_vector (resize(unsigned(forkC_16_dataOutArray_10),phiC_13_dataInArray_2'length));
	Buffer_8_pValidArray_0 <= forkC_16_validArray_11;
	forkC_16_nReadyArray_11 <= Buffer_8_readyArray_0;
	Buffer_8_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_16_dataOutArray_11),Buffer_8_dataInArray_0'length));
	Buffer_9_pValidArray_0 <= forkC_16_validArray_12;
	forkC_16_nReadyArray_12 <= Buffer_9_readyArray_0;
	Buffer_9_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_16_dataOutArray_12),Buffer_9_dataInArray_0'length));
	cst_14_pValidArray_0 <= forkC_16_validArray_13;
	forkC_16_nReadyArray_13 <= cst_14_readyArray_0;
	cst_14_dataInArray_0 <= "00000000000000000000000000000001";
	cst_15_pValidArray_0 <= forkC_16_validArray_14;
	forkC_16_nReadyArray_14 <= cst_15_readyArray_0;
	cst_15_dataInArray_0 <= "00000000000000000000000000000001";
	cst_16_pValidArray_0 <= forkC_16_validArray_15;
	forkC_16_nReadyArray_15 <= cst_16_readyArray_0;
	cst_16_dataInArray_0 <= "00000000000000000000001111101000";

	fork_21_clk <= clk;
	fork_21_rst <= rst;
	icmp_8_pValidArray_0 <= fork_21_validArray_0;
	fork_21_nReadyArray_0 <= icmp_8_readyArray_0;
	icmp_8_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_21_dataOutArray_0),icmp_8_dataInArray_0'length));
	icmp_9_pValidArray_0 <= fork_21_validArray_1;
	fork_21_nReadyArray_1 <= icmp_9_readyArray_0;
	icmp_9_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_21_dataOutArray_1),icmp_9_dataInArray_0'length));
	sub_11_pValidArray_0 <= fork_21_validArray_2;
	fork_21_nReadyArray_2 <= sub_11_readyArray_0;
	sub_11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_21_dataOutArray_2),sub_11_dataInArray_0'length));

	Buffer_1_clk <= clk;
	Buffer_1_rst <= rst;
	fork_0_pValidArray_0 <= Buffer_1_validArray_0;
	Buffer_1_nReadyArray_0 <= fork_0_readyArray_0;
	fork_0_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_1_dataOutArray_0),fork_0_dataInArray_0'length));

	Buffer_2_clk <= clk;
	Buffer_2_rst <= rst;
	icmp_9_pValidArray_1 <= Buffer_2_validArray_0;
	Buffer_2_nReadyArray_0 <= icmp_9_readyArray_1;
	icmp_9_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_2_dataOutArray_0),icmp_9_dataInArray_1'length));

	Buffer_3_clk <= clk;
	Buffer_3_rst <= rst;
	buffer_bx_op_0_pValidArray_0 <= Buffer_3_validArray_0;
	Buffer_3_nReadyArray_0 <= buffer_bx_op_0_readyArray_0;
	buffer_bx_op_0_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_3_dataOutArray_0),buffer_bx_op_0_dataInArray_0'length));

	Buffer_4_clk <= clk;
	Buffer_4_rst <= rst;
	forkC_16_pValidArray_0 <= Buffer_4_validArray_0;
	Buffer_4_nReadyArray_0 <= forkC_16_readyArray_0;
	forkC_16_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_4_dataOutArray_0),forkC_16_dataInArray_0'length));

	Buffer_5_clk <= clk;
	Buffer_5_rst <= rst;
	cst_1_pValidArray_0 <= Buffer_5_validArray_0;
	Buffer_5_nReadyArray_0 <= cst_1_readyArray_0;
	cst_1_dataInArray_0 <= "00000000000000000001111111111111";

	Buffer_6_clk <= clk;
	Buffer_6_rst <= rst;
	cst_4_pValidArray_0 <= Buffer_6_validArray_0;
	Buffer_6_nReadyArray_0 <= cst_4_readyArray_0;
	cst_4_dataInArray_0 <= "00000000000000000000000000000110";

	Buffer_7_clk <= clk;
	Buffer_7_rst <= rst;
	cst_6_pValidArray_0 <= Buffer_7_validArray_0;
	Buffer_7_nReadyArray_0 <= cst_6_readyArray_0;
	cst_6_dataInArray_0 <= "00000000000000000000000000001100";

	Buffer_8_clk <= clk;
	Buffer_8_rst <= rst;
	cst_12_pValidArray_0 <= Buffer_8_validArray_0;
	Buffer_8_nReadyArray_0 <= cst_12_readyArray_0;
	cst_12_dataInArray_0 <= "00000000000000000000000000001100";

	Buffer_9_clk <= clk;
	Buffer_9_rst <= rst;
	cst_13_pValidArray_0 <= Buffer_9_validArray_0;
	Buffer_9_nReadyArray_0 <= cst_13_readyArray_0;
	cst_13_dataInArray_0 <= "00000000000000000000000000000001";

	phi_13_clk <= clk;
	phi_13_rst <= rst;
	Buffer_10_pValidArray_0 <= phi_13_validArray_0;
	phi_13_nReadyArray_0 <= Buffer_10_readyArray_0;
	Buffer_10_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_13_dataOutArray_0),Buffer_10_dataInArray_0'length));

	phi_14_clk <= clk;
	phi_14_rst <= rst;
	Buffer_11_pValidArray_0 <= phi_14_validArray_0;
	phi_14_nReadyArray_0 <= Buffer_11_readyArray_0;
	Buffer_11_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_14_dataOutArray_0),Buffer_11_dataInArray_0'length));

	phi_15_clk <= clk;
	phi_15_rst <= rst;
	Buffer_12_pValidArray_0 <= phi_15_validArray_0;
	phi_15_nReadyArray_0 <= Buffer_12_readyArray_0;
	Buffer_12_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_15_dataOutArray_0),Buffer_12_dataInArray_0'length));

	phi_16_clk <= clk;
	phi_16_rst <= rst;
	Buffer_13_pValidArray_0 <= phi_16_validArray_0;
	phi_16_nReadyArray_0 <= Buffer_13_readyArray_0;
	Buffer_13_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_16_dataOutArray_0),Buffer_13_dataInArray_0'length));

	ashr_17_clk <= clk;
	ashr_17_rst <= rst;
	sub_18_pValidArray_1 <= ashr_17_validArray_0;
	ashr_17_nReadyArray_0 <= sub_18_readyArray_1;
	sub_18_dataInArray_1 <= std_logic_vector (resize(unsigned(ashr_17_dataOutArray_0),sub_18_dataInArray_1'length));

	sub_18_clk <= clk;
	sub_18_rst <= rst;
	fork_5_pValidArray_0 <= sub_18_validArray_0;
	sub_18_nReadyArray_0 <= fork_5_readyArray_0;
	fork_5_dataInArray_0 <= std_logic_vector (resize(unsigned(sub_18_dataOutArray_0),fork_5_dataInArray_0'length));

	ashr_19_clk <= clk;
	ashr_19_rst <= rst;
	sub_20_pValidArray_1 <= ashr_19_validArray_0;
	ashr_19_nReadyArray_0 <= sub_20_readyArray_1;
	sub_20_dataInArray_1 <= std_logic_vector (resize(unsigned(ashr_19_dataOutArray_0),sub_20_dataInArray_1'length));

	sub_20_clk <= clk;
	sub_20_rst <= rst;
	fork_6_pValidArray_0 <= sub_20_validArray_0;
	sub_20_nReadyArray_0 <= fork_6_readyArray_0;
	fork_6_dataInArray_0 <= std_logic_vector (resize(unsigned(sub_20_dataOutArray_0),fork_6_dataInArray_0'length));

	add_21_clk <= clk;
	add_21_rst <= rst;
	add_26_pValidArray_0 <= add_21_validArray_0;
	add_21_nReadyArray_0 <= add_26_readyArray_0;
	add_26_dataInArray_0 <= std_logic_vector (resize(unsigned(add_21_dataOutArray_0),add_26_dataInArray_0'length));

	ashr_22_clk <= clk;
	ashr_22_rst <= rst;
	sub_23_pValidArray_1 <= ashr_22_validArray_0;
	ashr_22_nReadyArray_0 <= sub_23_readyArray_1;
	sub_23_dataInArray_1 <= std_logic_vector (resize(unsigned(ashr_22_dataOutArray_0),sub_23_dataInArray_1'length));

	sub_23_clk <= clk;
	sub_23_rst <= rst;
	branch_4_pValidArray_0 <= sub_23_validArray_0;
	sub_23_nReadyArray_0 <= branch_4_readyArray_0;
	branch_4_dataInArray_0 <= std_logic_vector (resize(unsigned(sub_23_dataOutArray_0),branch_4_dataInArray_0'length));

	ashr_24_clk <= clk;
	ashr_24_rst <= rst;
	sub_25_pValidArray_1 <= ashr_24_validArray_0;
	ashr_24_nReadyArray_0 <= sub_25_readyArray_1;
	sub_25_dataInArray_1 <= std_logic_vector (resize(unsigned(ashr_24_dataOutArray_0),sub_25_dataInArray_1'length));

	sub_25_clk <= clk;
	sub_25_rst <= rst;
	branch_5_pValidArray_0 <= sub_25_validArray_0;
	sub_25_nReadyArray_0 <= branch_5_readyArray_0;
	branch_5_dataInArray_0 <= std_logic_vector (resize(unsigned(sub_25_dataOutArray_0),branch_5_dataInArray_0'length));

	add_26_clk <= clk;
	add_26_rst <= rst;
	branch_3_pValidArray_0 <= add_26_validArray_0;
	add_26_nReadyArray_0 <= branch_3_readyArray_0;
	branch_3_dataInArray_0 <= std_logic_vector (resize(unsigned(add_26_dataOutArray_0),branch_3_dataInArray_0'length));

	cst_10_clk <= clk;
	cst_10_rst <= rst;
	add_27_pValidArray_1 <= cst_10_validArray_0;
	cst_10_nReadyArray_0 <= add_27_readyArray_1;
	add_27_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_10_dataOutArray_0),add_27_dataInArray_1'length));

	add_27_clk <= clk;
	add_27_rst <= rst;
	fork_7_pValidArray_0 <= add_27_validArray_0;
	add_27_nReadyArray_0 <= fork_7_readyArray_0;
	fork_7_dataInArray_0 <= std_logic_vector (resize(unsigned(add_27_dataOutArray_0),fork_7_dataInArray_0'length));

	cst_11_clk <= clk;
	cst_11_rst <= rst;
	icmp_28_pValidArray_1 <= cst_11_validArray_0;
	cst_11_nReadyArray_0 <= icmp_28_readyArray_1;
	icmp_28_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_11_dataOutArray_0),icmp_28_dataInArray_1'length));

	icmp_28_clk <= clk;
	icmp_28_rst <= rst;
	fork_8_pValidArray_0 <= icmp_28_validArray_0;
	icmp_28_nReadyArray_0 <= fork_8_readyArray_0;
	fork_8_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_28_dataOutArray_0),fork_8_dataInArray_0'length));

	phi_n2_clk <= clk;
	phi_n2_rst <= rst;
	Buffer_14_pValidArray_0 <= phi_n2_validArray_0;
	phi_n2_nReadyArray_0 <= Buffer_14_readyArray_0;
	Buffer_14_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n2_dataOutArray_0),Buffer_14_dataInArray_0'length));

	phiC_13_clk <= clk;
	phiC_13_rst <= rst;
	Buffer_15_pValidArray_0 <= phiC_13_validArray_0;
	phiC_13_nReadyArray_0 <= Buffer_15_readyArray_0;
	Buffer_15_dataInArray_0 <= std_logic_vector (resize(unsigned(phiC_13_dataOutArray_0),Buffer_15_dataInArray_0'length));

	branch_2_clk <= clk;
	branch_2_rst <= rst;
	sink_2_pValidArray_0 <= branch_2_validArray_0;
	branch_2_nReadyArray_0 <= sink_2_readyArray_0;
	sink_2_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_0),sink_2_dataInArray_0'length));
	phi_13_pValidArray_1 <= branch_2_validArray_1;
	branch_2_nReadyArray_1 <= phi_13_readyArray_1;
	phi_13_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_2_dataOutArray_1),phi_13_dataInArray_1'length));

	phi_n22_clk <= clk;
	phi_n22_rst <= rst;
	fork_18_pValidArray_0 <= phi_n22_validArray_0;
	phi_n22_nReadyArray_0 <= fork_18_readyArray_0;
	fork_18_dataInArray_0 <= std_logic_vector (resize(unsigned(phi_n22_dataOutArray_0),fork_18_dataInArray_0'length));

	branch_3_clk <= clk;
	branch_3_rst <= rst;
	sink_3_pValidArray_0 <= branch_3_validArray_0;
	branch_3_nReadyArray_0 <= sink_3_readyArray_0;
	sink_3_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_0),sink_3_dataInArray_0'length));
	phi_14_pValidArray_1 <= branch_3_validArray_1;
	branch_3_nReadyArray_1 <= phi_14_readyArray_1;
	phi_14_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_3_dataOutArray_1),phi_14_dataInArray_1'length));

	branch_4_clk <= clk;
	branch_4_rst <= rst;
	Buffer_16_pValidArray_0 <= branch_4_validArray_0;
	branch_4_nReadyArray_0 <= Buffer_16_readyArray_0;
	Buffer_16_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_0),Buffer_16_dataInArray_0'length));
	phi_15_pValidArray_1 <= branch_4_validArray_1;
	branch_4_nReadyArray_1 <= phi_15_readyArray_1;
	phi_15_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_4_dataOutArray_1),phi_15_dataInArray_1'length));

	branch_5_clk <= clk;
	branch_5_rst <= rst;
	Buffer_17_pValidArray_0 <= branch_5_validArray_0;
	branch_5_nReadyArray_0 <= Buffer_17_readyArray_0;
	Buffer_17_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_0),Buffer_17_dataInArray_0'length));
	phi_16_pValidArray_1 <= branch_5_validArray_1;
	branch_5_nReadyArray_1 <= phi_16_readyArray_1;
	phi_16_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_5_dataOutArray_1),phi_16_dataInArray_1'length));

	branch_11_clk <= clk;
	branch_11_rst <= rst;
	sink_5_pValidArray_0 <= branch_11_validArray_0;
	branch_11_nReadyArray_0 <= sink_5_readyArray_0;
	sink_5_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_0),sink_5_dataInArray_0'length));
	phi_n2_pValidArray_1 <= branch_11_validArray_1;
	branch_11_nReadyArray_1 <= phi_n2_readyArray_1;
	phi_n2_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_11_dataOutArray_1),phi_n2_dataInArray_1'length));

	branchC_13_clk <= clk;
	branchC_13_rst <= rst;
	sink_7_pValidArray_0 <= branchC_13_validArray_0;
	branchC_13_nReadyArray_0 <= sink_7_readyArray_0;
	sink_7_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_13_dataOutArray_0),sink_7_dataInArray_0'length));
	phiC_13_pValidArray_1 <= branchC_13_validArray_1;
	branchC_13_nReadyArray_1 <= phiC_13_readyArray_1;
	phiC_13_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_13_dataOutArray_1),phiC_13_dataInArray_1'length));

	fork_2_clk <= clk;
	fork_2_rst <= rst;
	ashr_17_pValidArray_1 <= fork_2_validArray_0;
	fork_2_nReadyArray_0 <= ashr_17_readyArray_1;
	ashr_17_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_0),ashr_17_dataInArray_1'length));
	ashr_19_pValidArray_1 <= fork_2_validArray_1;
	fork_2_nReadyArray_1 <= ashr_19_readyArray_1;
	ashr_19_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_1),ashr_19_dataInArray_1'length));
	ashr_22_pValidArray_1 <= fork_2_validArray_2;
	fork_2_nReadyArray_2 <= ashr_22_readyArray_1;
	ashr_22_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_2),ashr_22_dataInArray_1'length));
	ashr_24_pValidArray_1 <= fork_2_validArray_3;
	fork_2_nReadyArray_3 <= ashr_24_readyArray_1;
	ashr_24_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_3),ashr_24_dataInArray_1'length));
	add_27_pValidArray_0 <= fork_2_validArray_4;
	fork_2_nReadyArray_4 <= add_27_readyArray_0;
	add_27_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_2_dataOutArray_4),add_27_dataInArray_0'length));

	fork_3_clk <= clk;
	fork_3_rst <= rst;
	sub_18_pValidArray_0 <= fork_3_validArray_0;
	fork_3_nReadyArray_0 <= sub_18_readyArray_0;
	sub_18_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_0),sub_18_dataInArray_0'length));
	ashr_19_pValidArray_0 <= fork_3_validArray_1;
	fork_3_nReadyArray_1 <= ashr_19_readyArray_0;
	ashr_19_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_3_dataOutArray_1),ashr_19_dataInArray_0'length));

	fork_4_clk <= clk;
	fork_4_rst <= rst;
	ashr_17_pValidArray_0 <= fork_4_validArray_0;
	fork_4_nReadyArray_0 <= ashr_17_readyArray_0;
	ashr_17_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_0),ashr_17_dataInArray_0'length));
	sub_20_pValidArray_0 <= fork_4_validArray_1;
	fork_4_nReadyArray_1 <= sub_20_readyArray_0;
	sub_20_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_4_dataOutArray_1),sub_20_dataInArray_0'length));

	fork_5_clk <= clk;
	fork_5_rst <= rst;
	sub_23_pValidArray_0 <= fork_5_validArray_0;
	fork_5_nReadyArray_0 <= sub_23_readyArray_0;
	sub_23_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_0),sub_23_dataInArray_0'length));
	ashr_24_pValidArray_0 <= fork_5_validArray_1;
	fork_5_nReadyArray_1 <= ashr_24_readyArray_0;
	ashr_24_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_5_dataOutArray_1),ashr_24_dataInArray_0'length));

	fork_6_clk <= clk;
	fork_6_rst <= rst;
	ashr_22_pValidArray_0 <= fork_6_validArray_0;
	fork_6_nReadyArray_0 <= ashr_22_readyArray_0;
	ashr_22_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_0),ashr_22_dataInArray_0'length));
	sub_25_pValidArray_0 <= fork_6_validArray_1;
	fork_6_nReadyArray_1 <= sub_25_readyArray_0;
	sub_25_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_6_dataOutArray_1),sub_25_dataInArray_0'length));

	fork_7_clk <= clk;
	fork_7_rst <= rst;
	icmp_28_pValidArray_0 <= fork_7_validArray_0;
	fork_7_nReadyArray_0 <= icmp_28_readyArray_0;
	icmp_28_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_0),icmp_28_dataInArray_0'length));
	branch_2_pValidArray_0 <= fork_7_validArray_1;
	fork_7_nReadyArray_1 <= branch_2_readyArray_0;
	branch_2_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_7_dataOutArray_1),branch_2_dataInArray_0'length));

	fork_8_clk <= clk;
	fork_8_rst <= rst;
	branch_2_pValidArray_1 <= fork_8_validArray_0;
	fork_8_nReadyArray_0 <= branch_2_readyArray_1;
	branch_2_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_8_dataOutArray_0),branch_2_dataInArray_1'length));
	phi_n22_pValidArray_1 <= fork_8_validArray_1;
	fork_8_nReadyArray_1 <= phi_n22_readyArray_1;
	phi_n22_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_8_dataOutArray_1),phi_n22_dataInArray_1'length));
	Buffer_18_pValidArray_0 <= fork_8_validArray_2;
	fork_8_nReadyArray_2 <= Buffer_18_readyArray_0;
	Buffer_18_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_2),Buffer_18_dataInArray_0'length));
	branch_4_pValidArray_1 <= fork_8_validArray_3;
	fork_8_nReadyArray_3 <= branch_4_readyArray_1;
	branch_4_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_8_dataOutArray_3),branch_4_dataInArray_1'length));
	branch_5_pValidArray_1 <= fork_8_validArray_4;
	fork_8_nReadyArray_4 <= branch_5_readyArray_1;
	branch_5_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_8_dataOutArray_4),branch_5_dataInArray_1'length));
	Buffer_19_pValidArray_0 <= fork_8_validArray_5;
	fork_8_nReadyArray_5 <= Buffer_19_readyArray_0;
	Buffer_19_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_8_dataOutArray_5),Buffer_19_dataInArray_0'length));
	branchC_13_pValidArray_1 <= fork_8_validArray_6;
	fork_8_nReadyArray_6 <= branchC_13_readyArray_1;
	branchC_13_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_8_dataOutArray_6),branchC_13_dataInArray_1'length));

	fork_15_clk <= clk;
	fork_15_rst <= rst;
	add_21_pValidArray_1 <= fork_15_validArray_0;
	fork_15_nReadyArray_0 <= add_21_readyArray_1;
	add_21_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_15_dataOutArray_0),add_21_dataInArray_1'length));
	branch_11_pValidArray_0 <= fork_15_validArray_1;
	fork_15_nReadyArray_1 <= branch_11_readyArray_0;
	branch_11_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_15_dataOutArray_1),branch_11_dataInArray_0'length));
	add_26_pValidArray_1 <= fork_15_validArray_2;
	fork_15_nReadyArray_2 <= add_26_readyArray_1;
	add_26_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_15_dataOutArray_2),add_26_dataInArray_1'length));

	forkC_17_clk <= clk;
	forkC_17_rst <= rst;
	cst_10_pValidArray_0 <= forkC_17_validArray_0;
	forkC_17_nReadyArray_0 <= cst_10_readyArray_0;
	cst_10_dataInArray_0 <= "00000000000000000000000000000001";
	branchC_13_pValidArray_0 <= forkC_17_validArray_1;
	forkC_17_nReadyArray_1 <= branchC_13_readyArray_0;
	branchC_13_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_17_dataOutArray_1),branchC_13_dataInArray_0'length));
	cst_11_pValidArray_0 <= forkC_17_validArray_2;
	forkC_17_nReadyArray_2 <= cst_11_readyArray_0;
	cst_11_dataInArray_0 <= "00000000000000000000000000001101";

	fork_18_clk <= clk;
	fork_18_rst <= rst;
	phi_13_pValidArray_0 <= fork_18_validArray_0;
	fork_18_nReadyArray_0 <= phi_13_readyArray_0;
	phi_13_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_0),phi_13_dataInArray_0'length));
	Buffer_20_pValidArray_0 <= fork_18_validArray_1;
	fork_18_nReadyArray_1 <= Buffer_20_readyArray_0;
	Buffer_20_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_1),Buffer_20_dataInArray_0'length));
	phi_15_pValidArray_0 <= fork_18_validArray_2;
	fork_18_nReadyArray_2 <= phi_15_readyArray_0;
	phi_15_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_2),phi_15_dataInArray_0'length));
	phi_16_pValidArray_0 <= fork_18_validArray_3;
	fork_18_nReadyArray_3 <= phi_16_readyArray_0;
	phi_16_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_3),phi_16_dataInArray_0'length));
	Buffer_21_pValidArray_0 <= fork_18_validArray_4;
	fork_18_nReadyArray_4 <= Buffer_21_readyArray_0;
	Buffer_21_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_4),Buffer_21_dataInArray_0'length));
	phiC_13_pValidArray_0 <= fork_18_validArray_5;
	fork_18_nReadyArray_5 <= phiC_13_readyArray_0;
	phiC_13_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_18_dataOutArray_5),phiC_13_dataInArray_0'length));

	Buffer_10_clk <= clk;
	Buffer_10_rst <= rst;
	fork_2_pValidArray_0 <= Buffer_10_validArray_0;
	Buffer_10_nReadyArray_0 <= fork_2_readyArray_0;
	fork_2_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_10_dataOutArray_0),fork_2_dataInArray_0'length));

	Buffer_11_clk <= clk;
	Buffer_11_rst <= rst;
	add_21_pValidArray_0 <= Buffer_11_validArray_0;
	Buffer_11_nReadyArray_0 <= add_21_readyArray_0;
	add_21_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_11_dataOutArray_0),add_21_dataInArray_0'length));

	Buffer_12_clk <= clk;
	Buffer_12_rst <= rst;
	fork_3_pValidArray_0 <= Buffer_12_validArray_0;
	Buffer_12_nReadyArray_0 <= fork_3_readyArray_0;
	fork_3_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_12_dataOutArray_0),fork_3_dataInArray_0'length));

	Buffer_13_clk <= clk;
	Buffer_13_rst <= rst;
	fork_4_pValidArray_0 <= Buffer_13_validArray_0;
	Buffer_13_nReadyArray_0 <= fork_4_readyArray_0;
	fork_4_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_13_dataOutArray_0),fork_4_dataInArray_0'length));

	Buffer_14_clk <= clk;
	Buffer_14_rst <= rst;
	fork_15_pValidArray_0 <= Buffer_14_validArray_0;
	Buffer_14_nReadyArray_0 <= fork_15_readyArray_0;
	fork_15_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_14_dataOutArray_0),fork_15_dataInArray_0'length));

	Buffer_15_clk <= clk;
	Buffer_15_rst <= rst;
	forkC_17_pValidArray_0 <= Buffer_15_validArray_0;
	Buffer_15_nReadyArray_0 <= forkC_17_readyArray_0;
	forkC_17_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_15_dataOutArray_0),forkC_17_dataInArray_0'length));

	Buffer_16_clk <= clk;
	Buffer_16_rst <= rst;
	fork_19_pValidArray_0 <= Buffer_16_validArray_0;
	Buffer_16_nReadyArray_0 <= fork_19_readyArray_0;
	fork_19_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_16_dataOutArray_0),fork_19_dataInArray_0'length));

	Buffer_17_clk <= clk;
	Buffer_17_rst <= rst;
	fork_20_pValidArray_0 <= Buffer_17_validArray_0;
	Buffer_17_nReadyArray_0 <= fork_20_readyArray_0;
	fork_20_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_17_dataOutArray_0),fork_20_dataInArray_0'length));

	Buffer_18_clk <= clk;
	Buffer_18_rst <= rst;
	branch_3_pValidArray_1 <= Buffer_18_validArray_0;
	Buffer_18_nReadyArray_0 <= branch_3_readyArray_1;
	branch_3_dataInArray_1 <= not std_logic_vector (resize(unsigned(Buffer_18_dataOutArray_0),branch_3_dataInArray_1'length));

	Buffer_19_clk <= clk;
	Buffer_19_rst <= rst;
	branch_11_pValidArray_1 <= Buffer_19_validArray_0;
	Buffer_19_nReadyArray_0 <= branch_11_readyArray_1;
	branch_11_dataInArray_1 <= not std_logic_vector (resize(unsigned(Buffer_19_dataOutArray_0),branch_11_dataInArray_1'length));

	Buffer_20_clk <= clk;
	Buffer_20_rst <= rst;
	phi_14_pValidArray_0 <= Buffer_20_validArray_0;
	Buffer_20_nReadyArray_0 <= phi_14_readyArray_0;
	phi_14_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_20_dataOutArray_0),phi_14_dataInArray_0'length));

	Buffer_21_clk <= clk;
	Buffer_21_rst <= rst;
	phi_n2_pValidArray_0 <= Buffer_21_validArray_0;
	Buffer_21_nReadyArray_0 <= phi_n2_readyArray_0;
	phi_n2_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_21_dataOutArray_0),phi_n2_dataInArray_0'length));

	add_30_clk <= clk;
	add_30_rst <= rst;
	mul_31_pValidArray_1 <= add_30_validArray_0;
	add_30_nReadyArray_0 <= mul_31_readyArray_1;
	mul_31_dataInArray_1 <= std_logic_vector (resize(unsigned(add_30_dataOutArray_0),mul_31_dataInArray_1'length));

	mul_31_clk <= clk;
	mul_31_rst <= rst;
	or_35_pValidArray_0 <= mul_31_validArray_0;
	mul_31_nReadyArray_0 <= or_35_readyArray_0;
	or_35_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_31_dataOutArray_0),or_35_dataInArray_0'length));

	add_32_clk <= clk;
	add_32_rst <= rst;
	mul_33_pValidArray_1 <= add_32_validArray_0;
	add_32_nReadyArray_0 <= mul_33_readyArray_1;
	mul_33_dataInArray_1 <= std_logic_vector (resize(unsigned(add_32_dataOutArray_0),mul_33_dataInArray_1'length));

	mul_33_clk <= clk;
	mul_33_rst <= rst;
	ashr_34_pValidArray_0 <= mul_33_validArray_0;
	mul_33_nReadyArray_0 <= ashr_34_readyArray_0;
	ashr_34_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_33_dataOutArray_0),ashr_34_dataInArray_0'length));

	cst_12_clk <= clk;
	cst_12_rst <= rst;
	ashr_34_pValidArray_1 <= cst_12_validArray_0;
	cst_12_nReadyArray_0 <= ashr_34_readyArray_1;
	ashr_34_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_12_dataOutArray_0),ashr_34_dataInArray_1'length));

	ashr_34_clk <= clk;
	ashr_34_rst <= rst;
	or_36_pValidArray_0 <= ashr_34_validArray_0;
	ashr_34_nReadyArray_0 <= or_36_readyArray_0;
	or_36_dataInArray_0 <= std_logic_vector (resize(unsigned(ashr_34_dataOutArray_0),or_36_dataInArray_0'length));

	cst_13_clk <= clk;
	cst_13_rst <= rst;
	or_35_pValidArray_1 <= cst_13_validArray_0;
	cst_13_nReadyArray_0 <= or_35_readyArray_1;
	or_35_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_13_dataOutArray_0),or_35_dataInArray_1'length));

	or_35_clk <= clk;
	or_35_rst <= rst;
	mul_37_pValidArray_0 <= or_35_validArray_0;
	or_35_nReadyArray_0 <= mul_37_readyArray_0;
	mul_37_dataInArray_0 <= std_logic_vector (resize(unsigned(or_35_dataOutArray_0),mul_37_dataInArray_0'length));

	cst_14_clk <= clk;
	cst_14_rst <= rst;
	Buffer_22_pValidArray_0 <= cst_14_validArray_0;
	cst_14_nReadyArray_0 <= Buffer_22_readyArray_0;
	Buffer_22_dataInArray_0 <= std_logic_vector (resize(unsigned(cst_14_dataOutArray_0),Buffer_22_dataInArray_0'length));

	or_36_clk <= clk;
	or_36_rst <= rst;
	mul_37_pValidArray_1 <= or_36_validArray_0;
	or_36_nReadyArray_0 <= mul_37_readyArray_1;
	mul_37_dataInArray_1 <= std_logic_vector (resize(unsigned(or_36_dataOutArray_0),mul_37_dataInArray_1'length));

	mul_37_clk <= clk;
	mul_37_rst <= rst;
	fork_9_pValidArray_0 <= mul_37_validArray_0;
	mul_37_nReadyArray_0 <= fork_9_readyArray_0;
	fork_9_dataInArray_0 <= std_logic_vector (resize(unsigned(mul_37_dataOutArray_0),fork_9_dataInArray_0'length));

	load_40_clk <= clk;
	load_40_rst <= rst;
	store_0_pValidArray_1 <= load_40_validArray_0;
	load_40_nReadyArray_0 <= store_0_readyArray_1;
	store_0_dataInArray_1 <= std_logic_vector (resize(unsigned(load_40_dataOutArray_0),store_0_dataInArray_1'length));
	MC_addr_pValidArray_1 <= load_40_validArray_1;
	load_40_nReadyArray_1 <= MC_addr_readyArray_1;
	MC_addr_dataInArray_1 <= std_logic_vector (resize(unsigned(load_40_dataOutArray_1),MC_addr_dataInArray_1'length));

	store_0_clk <= clk;
	store_0_rst <= rst;
	LSQ_A_pValidArray_4 <= store_0_validArray_0;
	store_0_nReadyArray_0 <= LSQ_A_readyArray_4;
	LSQ_A_dataInArray_4 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_0),LSQ_A_dataInArray_4'length));
	LSQ_A_pValidArray_3 <= store_0_validArray_1;
	store_0_nReadyArray_1 <= LSQ_A_readyArray_3;
	LSQ_A_dataInArray_3 <= std_logic_vector (resize(unsigned(store_0_dataOutArray_1),LSQ_A_dataInArray_3'length));

	cst_15_clk <= clk;
	cst_15_rst <= rst;
	add_43_pValidArray_1 <= cst_15_validArray_0;
	cst_15_nReadyArray_0 <= add_43_readyArray_1;
	add_43_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_15_dataOutArray_0),add_43_dataInArray_1'length));

	add_43_clk <= clk;
	add_43_rst <= rst;
	fork_10_pValidArray_0 <= add_43_validArray_0;
	add_43_nReadyArray_0 <= fork_10_readyArray_0;
	fork_10_dataInArray_0 <= std_logic_vector (resize(unsigned(add_43_dataOutArray_0),fork_10_dataInArray_0'length));

	cst_16_clk <= clk;
	cst_16_rst <= rst;
	icmp_44_pValidArray_1 <= cst_16_validArray_0;
	cst_16_nReadyArray_0 <= icmp_44_readyArray_1;
	icmp_44_dataInArray_1 <= std_logic_vector (resize(unsigned(cst_16_dataOutArray_0),icmp_44_dataInArray_1'length));

	icmp_44_clk <= clk;
	icmp_44_rst <= rst;
	fork_11_pValidArray_0 <= icmp_44_validArray_0;
	icmp_44_nReadyArray_0 <= fork_11_readyArray_0;
	fork_11_dataInArray_0 <= std_logic_vector (resize(unsigned(icmp_44_dataOutArray_0),fork_11_dataInArray_0'length));

	forkC_1_clk <= clk;
	forkC_1_rst <= rst;
	Buffer_23_pValidArray_0 <= forkC_1_validArray_0;
	forkC_1_nReadyArray_0 <= Buffer_23_readyArray_0;
	Buffer_23_dataInArray_0 <= std_logic_vector (resize(unsigned(forkC_1_dataOutArray_0),Buffer_23_dataInArray_0'length));
	LSQ_A_pValidArray_1 <= forkC_1_validArray_1;
	forkC_1_nReadyArray_1 <= LSQ_A_readyArray_1;
	LSQ_A_dataInArray_1 <= std_logic_vector (resize(unsigned(forkC_1_dataOutArray_1),LSQ_A_dataInArray_1'length));

	buffer_bx_op_1_clk <= clk;
	buffer_bx_op_1_rst <= rst;
	branchC_0_pValidArray_0 <= buffer_bx_op_1_validArray_0;
	buffer_bx_op_1_nReadyArray_0 <= branchC_0_readyArray_0;
	branchC_0_dataInArray_0 <= std_logic_vector (resize(unsigned(buffer_bx_op_1_dataOutArray_0),branchC_0_dataInArray_0'length));

	branchC_0_clk <= clk;
	branchC_0_rst <= rst;
	sink_0_pValidArray_0 <= branchC_0_validArray_0;
	branchC_0_nReadyArray_0 <= sink_0_readyArray_0;
	sink_0_dataInArray_0 <= std_logic_vector (resize(unsigned(branchC_0_dataOutArray_0),sink_0_dataInArray_0'length));
	phiC_0_pValidArray_1 <= branchC_0_validArray_1;
	branchC_0_nReadyArray_1 <= phiC_0_readyArray_1;
	phiC_0_dataInArray_1 <= std_logic_vector (resize(unsigned(branchC_0_dataOutArray_1),phiC_0_dataInArray_1'length));

	branch_1_clk <= clk;
	branch_1_rst <= rst;
	sink_1_pValidArray_0 <= branch_1_validArray_0;
	branch_1_nReadyArray_0 <= sink_1_readyArray_0;
	sink_1_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_0),sink_1_dataInArray_0'length));
	phi_1_pValidArray_1 <= branch_1_validArray_1;
	branch_1_nReadyArray_1 <= phi_1_readyArray_1;
	phi_1_dataInArray_1 <= std_logic_vector (resize(unsigned(branch_1_dataOutArray_1),phi_1_dataInArray_1'length));

	branch_10_clk <= clk;
	branch_10_rst <= rst;
	sink_4_pValidArray_0 <= branch_10_validArray_0;
	branch_10_nReadyArray_0 <= sink_4_readyArray_0;
	sink_4_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_10_dataOutArray_0),sink_4_dataInArray_0'length));
	ret_0_pValidArray_0 <= branch_10_validArray_1;
	branch_10_nReadyArray_1 <= ret_0_readyArray_0;
	ret_0_dataInArray_0 <= std_logic_vector (resize(unsigned(branch_10_dataOutArray_1),ret_0_dataInArray_0'length));

	fork_19_clk <= clk;
	fork_19_rst <= rst;
	add_30_pValidArray_0 <= fork_19_validArray_0;
	fork_19_nReadyArray_0 <= add_30_readyArray_0;
	add_30_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_0),add_30_dataInArray_0'length));
	add_32_pValidArray_0 <= fork_19_validArray_1;
	fork_19_nReadyArray_1 <= add_32_readyArray_0;
	add_32_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_19_dataOutArray_1),add_32_dataInArray_0'length));

	fork_20_clk <= clk;
	fork_20_rst <= rst;
	add_30_pValidArray_1 <= fork_20_validArray_0;
	fork_20_nReadyArray_0 <= add_30_readyArray_1;
	add_30_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_0),add_30_dataInArray_1'length));
	add_32_pValidArray_1 <= fork_20_validArray_1;
	fork_20_nReadyArray_1 <= add_32_readyArray_1;
	add_32_dataInArray_1 <= std_logic_vector (resize(unsigned(fork_20_dataOutArray_1),add_32_dataInArray_1'length));

	fork_9_clk <= clk;
	fork_9_rst <= rst;
	store_0_pValidArray_0 <= fork_9_validArray_0;
	fork_9_nReadyArray_0 <= store_0_readyArray_0;
	store_0_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_0),store_0_dataInArray_0'length));
	branch_10_pValidArray_0 <= fork_9_validArray_1;
	fork_9_nReadyArray_1 <= branch_10_readyArray_0;
	branch_10_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_9_dataOutArray_1),branch_10_dataInArray_0'length));

	fork_10_clk <= clk;
	fork_10_rst <= rst;
	icmp_44_pValidArray_0 <= fork_10_validArray_0;
	fork_10_nReadyArray_0 <= icmp_44_readyArray_0;
	icmp_44_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_0),icmp_44_dataInArray_0'length));
	branch_1_pValidArray_0 <= fork_10_validArray_1;
	fork_10_nReadyArray_1 <= branch_1_readyArray_0;
	branch_1_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_10_dataOutArray_1),branch_1_dataInArray_0'length));

	fork_11_clk <= clk;
	fork_11_rst <= rst;
	branchC_0_pValidArray_1 <= fork_11_validArray_0;
	fork_11_nReadyArray_0 <= branchC_0_readyArray_1;
	branchC_0_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_11_dataOutArray_0),branchC_0_dataInArray_1'length));
	phi_n1_pValidArray_1 <= fork_11_validArray_1;
	fork_11_nReadyArray_1 <= phi_n1_readyArray_1;
	phi_n1_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_11_dataOutArray_1),phi_n1_dataInArray_1'length));
	branch_1_pValidArray_1 <= fork_11_validArray_2;
	fork_11_nReadyArray_2 <= branch_1_readyArray_1;
	branch_1_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_11_dataOutArray_2),branch_1_dataInArray_1'length));
	Buffer_24_pValidArray_0 <= fork_11_validArray_3;
	fork_11_nReadyArray_3 <= Buffer_24_readyArray_0;
	Buffer_24_dataInArray_0 <= std_logic_vector (resize(unsigned(fork_11_dataOutArray_3),Buffer_24_dataInArray_0'length));
	branchC_12_pValidArray_1 <= fork_11_validArray_4;
	fork_11_nReadyArray_4 <= branchC_12_readyArray_1;
	branchC_12_dataInArray_1 <= not std_logic_vector (resize(unsigned(fork_11_dataOutArray_4),branchC_12_dataInArray_1'length));

	Buffer_22_clk <= clk;
	Buffer_22_rst <= rst;
	or_36_pValidArray_1 <= Buffer_22_validArray_0;
	Buffer_22_nReadyArray_0 <= or_36_readyArray_1;
	or_36_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_22_dataOutArray_0),or_36_dataInArray_1'length));

	Buffer_23_clk <= clk;
	Buffer_23_rst <= rst;
	buffer_bx_op_1_pValidArray_0 <= Buffer_23_validArray_0;
	Buffer_23_nReadyArray_0 <= buffer_bx_op_1_readyArray_0;
	buffer_bx_op_1_dataInArray_0 <= std_logic_vector (resize(unsigned(Buffer_23_dataOutArray_0),buffer_bx_op_1_dataInArray_0'length));

	Buffer_24_clk <= clk;
	Buffer_24_rst <= rst;
	branch_10_pValidArray_1 <= Buffer_24_validArray_0;
	Buffer_24_nReadyArray_0 <= branch_10_readyArray_1;
	branch_10_dataInArray_1 <= std_logic_vector (resize(unsigned(Buffer_24_dataOutArray_0),branch_10_dataInArray_1'length));

	ret_0_clk <= clk;
	ret_0_rst <= rst;
	end_0_pValidArray_2 <= ret_0_validArray_0;
	ret_0_nReadyArray_0 <= end_0_readyArray_2;
	end_0_dataInArray_2 <= std_logic_vector (resize(unsigned(ret_0_dataOutArray_0),end_0_dataInArray_2'length));

	LSQ_A_clk <= clk;
	LSQ_A_rst <= rst;
	LSQ_A_din1 <= A_din1;
	LSQ_A_store_ready <= '1';
	LSQ_A_load_ready <= '1';
	A_address1 <= std_logic_vector (resize(unsigned(LSQ_A_address1),A_address1'length));
	A_ce1 <= LSQ_A_ce1;
	A_address0 <= std_logic_vector (resize(unsigned(LSQ_A_address0),A_address0'length));
	A_ce0 <= LSQ_A_we0_ce0;
	A_we0 <= LSQ_A_we0_ce0;
	A_dout0 <= LSQ_A_dout0;
	load_7_pValidArray_0 <= LSQ_A_validArray_0;
	LSQ_A_nReadyArray_0 <= load_7_readyArray_0;
	load_7_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_0),load_7_dataInArray_0'length));
	end_0_pValidArray_0 <= LSQ_A_validArray_1;
	LSQ_A_nReadyArray_1 <= end_0_readyArray_0;
	end_0_dataInArray_0 <= std_logic_vector (resize(unsigned(LSQ_A_dataOutArray_1),end_0_dataInArray_0'length));

	MC_addr_clk <= clk;
	MC_addr_rst <= rst;
	addr_ce0 <= MC_addr_we0_ce0;
	addr_we0 <= MC_addr_we0_ce0;
	load_4_pValidArray_0 <= MC_addr_validArray_0;
	MC_addr_nReadyArray_0 <= load_4_readyArray_0;
	load_4_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_addr_dataOutArray_0),load_4_dataInArray_0'length));
	load_40_pValidArray_0 <= MC_addr_validArray_1;
	MC_addr_nReadyArray_1 <= load_40_readyArray_0;
	load_40_dataInArray_0 <= std_logic_vector (resize(unsigned(MC_addr_dataOutArray_1),load_40_dataInArray_0'length));
	end_0_pValidArray_1 <= MC_addr_validArray_2;
	MC_addr_nReadyArray_2 <= end_0_readyArray_1;
	end_0_dataInArray_1 <= std_logic_vector (resize(unsigned(MC_addr_dataOutArray_2),end_0_dataInArray_1'length));

	sink_0_clk <= clk;
	sink_0_rst <= rst;

	sink_1_clk <= clk;
	sink_1_rst <= rst;

	sink_2_clk <= clk;
	sink_2_rst <= rst;

	sink_3_clk <= clk;
	sink_3_rst <= rst;

	sink_4_clk <= clk;
	sink_4_rst <= rst;

	sink_5_clk <= clk;
	sink_5_rst <= rst;

	sink_6_clk <= clk;
	sink_6_rst <= rst;

	sink_7_clk <= clk;
	sink_7_rst <= rst;

	end_0_clk <= clk;
	end_0_rst <= rst;
	end_valid <= end_0_validArray_0;
	end_out <= end_0_dataOutArray_0;
	end_0_nReadyArray_0 <= end_ready;

cst_0: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_0_clk,
	rst => cst_0_rst,
	dataInArray(0) => cst_0_dataInArray_0,
	pValidArray(0) => cst_0_pValidArray_0,
	readyArray(0) => cst_0_readyArray_0,
	nReadyArray(0) => cst_0_nReadyArray_0,
	validArray(0) => cst_0_validArray_0,
	dataOutArray(0) => cst_0_dataOutArray_0
);

start_0: entity work.start_node(arch) generic map (1,1,1,1)
port map (
	clk => start_0_clk,
	rst => start_0_rst,
	dataInArray(0) => start_0_dataInArray_0,
	pValidArray(0) => start_0_pValidArray_0,
	readyArray(0) => start_0_readyArray_0,
	nReadyArray(0) => start_0_nReadyArray_0,
	validArray(0) => start_0_validArray_0,
	dataOutArray(0) => start_0_dataOutArray_0
);

cst_17: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_17_clk,
	rst => cst_17_rst,
	dataInArray(0) => cst_17_dataInArray_0,
	pValidArray(0) => cst_17_pValidArray_0,
	readyArray(0) => cst_17_readyArray_0,
	nReadyArray(0) => cst_17_nReadyArray_0,
	validArray(0) => cst_17_validArray_0,
	dataOutArray(0) => cst_17_dataOutArray_0
);

forkC_12: entity work.fork(arch) generic map (1,4,1,1)
port map (
	clk => forkC_12_clk,
	rst => forkC_12_rst,
	dataInArray(0) => forkC_12_dataInArray_0,
	pValidArray(0) => forkC_12_pValidArray_0,
	readyArray(0) => forkC_12_readyArray_0,
	nReadyArray(0) => forkC_12_nReadyArray_0,
	nReadyArray(1) => forkC_12_nReadyArray_1,
	nReadyArray(2) => forkC_12_nReadyArray_2,
	nReadyArray(3) => forkC_12_nReadyArray_3,
	validArray(0) => forkC_12_validArray_0,
	validArray(1) => forkC_12_validArray_1,
	validArray(2) => forkC_12_validArray_2,
	validArray(3) => forkC_12_validArray_3,
	dataOutArray(0) => forkC_12_dataOutArray_0,
	dataOutArray(1) => forkC_12_dataOutArray_1,
	dataOutArray(2) => forkC_12_dataOutArray_2,
	dataOutArray(3) => forkC_12_dataOutArray_3
);

fork_14: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_14_clk,
	rst => fork_14_rst,
	dataInArray(0) => fork_14_dataInArray_0,
	pValidArray(0) => fork_14_pValidArray_0,
	readyArray(0) => fork_14_readyArray_0,
	nReadyArray(0) => fork_14_nReadyArray_0,
	nReadyArray(1) => fork_14_nReadyArray_1,
	validArray(0) => fork_14_validArray_0,
	validArray(1) => fork_14_validArray_1,
	dataOutArray(0) => fork_14_dataOutArray_0,
	dataOutArray(1) => fork_14_dataOutArray_1
);

phi_1: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_1_clk,
	rst => phi_1_rst,
	Condition(0) => phi_1_dataInArray_0,
	dataInArray(0) => phi_1_dataInArray_1,
	dataInArray(1) => phi_1_dataInArray_2,
	pValidArray(0) => phi_1_pValidArray_0,
	pValidArray(1) => phi_1_pValidArray_1,
	pValidArray(2) => phi_1_pValidArray_2,
	readyArray(0) => phi_1_readyArray_0,
	readyArray(1) => phi_1_readyArray_1,
	readyArray(2) => phi_1_readyArray_2,
	nReadyArray(0) => phi_1_nReadyArray_0,
	validArray(0) => phi_1_validArray_0,
	dataOutArray(0) => phi_1_dataOutArray_0
);

load_4: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_4_clk,
	rst => load_4_rst,
	dataInArray(0) => load_4_dataInArray_0,
	input_addr => load_4_dataInArray_1,
	pValidArray(0) => load_4_pValidArray_0,
	pValidArray(1) => load_4_pValidArray_1,
	readyArray(0) => load_4_readyArray_0,
	readyArray(1) => load_4_readyArray_1,
	nReadyArray(0) => load_4_nReadyArray_0,
	nReadyArray(1) => load_4_nReadyArray_1,
	validArray(0) => load_4_validArray_0,
	validArray(1) => load_4_validArray_1,
	dataOutArray(0) => load_4_dataOutArray_0,
	output_addr => load_4_dataOutArray_1
);

load_7: entity work.lsq_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_7_clk,
	rst => load_7_rst,
	dataInArray(0) => load_7_dataInArray_0,
	input_addr => load_7_dataInArray_1,
	pValidArray(0) => load_7_pValidArray_0,
	pValidArray(1) => load_7_pValidArray_1,
	readyArray(0) => load_7_readyArray_0,
	readyArray(1) => load_7_readyArray_1,
	nReadyArray(0) => load_7_nReadyArray_0,
	nReadyArray(1) => load_7_nReadyArray_1,
	validArray(0) => load_7_validArray_0,
	validArray(1) => load_7_validArray_1,
	dataOutArray(0) => load_7_dataOutArray_0,
	output_addr => load_7_dataOutArray_1
);

cst_1: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_1_clk,
	rst => cst_1_rst,
	dataInArray(0) => cst_1_dataInArray_0,
	pValidArray(0) => cst_1_pValidArray_0,
	readyArray(0) => cst_1_readyArray_0,
	nReadyArray(0) => cst_1_nReadyArray_0,
	validArray(0) => cst_1_validArray_0,
	dataOutArray(0) => cst_1_dataOutArray_0
);

icmp_8: entity work.icmp_sgt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_8_clk,
	rst => icmp_8_rst,
	dataInArray(0) => icmp_8_dataInArray_0,
	dataInArray(1) => icmp_8_dataInArray_1,
	pValidArray(0) => icmp_8_pValidArray_0,
	pValidArray(1) => icmp_8_pValidArray_1,
	readyArray(0) => icmp_8_readyArray_0,
	readyArray(1) => icmp_8_readyArray_1,
	nReadyArray(0) => icmp_8_nReadyArray_0,
	validArray(0) => icmp_8_validArray_0,
	dataOutArray(0) => icmp_8_dataOutArray_0
);

cst_2: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_2_clk,
	rst => cst_2_rst,
	dataInArray(0) => cst_2_dataInArray_0,
	pValidArray(0) => cst_2_pValidArray_0,
	readyArray(0) => cst_2_readyArray_0,
	nReadyArray(0) => cst_2_nReadyArray_0,
	validArray(0) => cst_2_validArray_0,
	dataOutArray(0) => cst_2_dataOutArray_0
);

icmp_9: entity work.icmp_sgt_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_9_clk,
	rst => icmp_9_rst,
	dataInArray(0) => icmp_9_dataInArray_0,
	dataInArray(1) => icmp_9_dataInArray_1,
	pValidArray(0) => icmp_9_pValidArray_0,
	pValidArray(1) => icmp_9_pValidArray_1,
	readyArray(0) => icmp_9_readyArray_0,
	readyArray(1) => icmp_9_readyArray_1,
	nReadyArray(0) => icmp_9_nReadyArray_0,
	validArray(0) => icmp_9_validArray_0,
	dataOutArray(0) => icmp_9_dataOutArray_0
);

cst_3: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_3_clk,
	rst => cst_3_rst,
	dataInArray(0) => cst_3_dataInArray_0,
	pValidArray(0) => cst_3_pValidArray_0,
	readyArray(0) => cst_3_readyArray_0,
	nReadyArray(0) => cst_3_nReadyArray_0,
	validArray(0) => cst_3_validArray_0,
	dataOutArray(0) => cst_3_dataOutArray_0
);

cst_4: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_4_clk,
	rst => cst_4_rst,
	dataInArray(0) => cst_4_dataInArray_0,
	pValidArray(0) => cst_4_pValidArray_0,
	readyArray(0) => cst_4_readyArray_0,
	nReadyArray(0) => cst_4_nReadyArray_0,
	validArray(0) => cst_4_validArray_0,
	dataOutArray(0) => cst_4_dataOutArray_0
);

select_0: entity work.select_op(arch) generic map (3,1,32,32)
port map (
	clk => select_0_clk,
	rst => select_0_rst,
	Condition(0) => select_0_dataInArray_0,
	dataInArray(0) => select_0_dataInArray_1,
	dataInArray(1) => select_0_dataInArray_2,
	pValidArray(0) => select_0_pValidArray_0,
	pValidArray(1) => select_0_pValidArray_1,
	pValidArray(2) => select_0_pValidArray_2,
	readyArray(0) => select_0_readyArray_0,
	readyArray(1) => select_0_readyArray_1,
	readyArray(2) => select_0_readyArray_2,
	nReadyArray(0) => select_0_nReadyArray_0,
	validArray(0) => select_0_validArray_0,
	dataOutArray(0) => select_0_dataOutArray_0
);

cst_5: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_5_clk,
	rst => cst_5_rst,
	dataInArray(0) => cst_5_dataInArray_0,
	pValidArray(0) => cst_5_pValidArray_0,
	readyArray(0) => cst_5_readyArray_0,
	nReadyArray(0) => cst_5_nReadyArray_0,
	validArray(0) => cst_5_validArray_0,
	dataOutArray(0) => cst_5_dataOutArray_0
);

select_1: entity work.select_op(arch) generic map (3,1,32,32)
port map (
	clk => select_1_clk,
	rst => select_1_rst,
	Condition(0) => select_1_dataInArray_0,
	dataInArray(0) => select_1_dataInArray_1,
	dataInArray(1) => select_1_dataInArray_2,
	pValidArray(0) => select_1_pValidArray_0,
	pValidArray(1) => select_1_pValidArray_1,
	pValidArray(2) => select_1_pValidArray_2,
	readyArray(0) => select_1_readyArray_0,
	readyArray(1) => select_1_readyArray_1,
	readyArray(2) => select_1_readyArray_2,
	nReadyArray(0) => select_1_nReadyArray_0,
	validArray(0) => select_1_validArray_0,
	dataOutArray(0) => select_1_dataOutArray_0
);

cst_6: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_6_clk,
	rst => cst_6_rst,
	dataInArray(0) => cst_6_dataInArray_0,
	pValidArray(0) => cst_6_pValidArray_0,
	readyArray(0) => cst_6_readyArray_0,
	nReadyArray(0) => cst_6_nReadyArray_0,
	validArray(0) => cst_6_validArray_0,
	dataOutArray(0) => cst_6_dataOutArray_0
);

shl_10: entity work.shl_op(arch) generic map (2,1,32,32)
port map (
	clk => shl_10_clk,
	rst => shl_10_rst,
	dataInArray(0) => shl_10_dataInArray_0,
	dataInArray(1) => shl_10_dataInArray_1,
	pValidArray(0) => shl_10_pValidArray_0,
	pValidArray(1) => shl_10_pValidArray_1,
	readyArray(0) => shl_10_readyArray_0,
	readyArray(1) => shl_10_readyArray_1,
	nReadyArray(0) => shl_10_nReadyArray_0,
	validArray(0) => shl_10_validArray_0,
	dataOutArray(0) => shl_10_dataOutArray_0
);

sub_11: entity work.sub_op(arch) generic map (2,1,32,32)
port map (
	clk => sub_11_clk,
	rst => sub_11_rst,
	dataInArray(0) => sub_11_dataInArray_0,
	dataInArray(1) => sub_11_dataInArray_1,
	pValidArray(0) => sub_11_pValidArray_0,
	pValidArray(1) => sub_11_pValidArray_1,
	readyArray(0) => sub_11_readyArray_0,
	readyArray(1) => sub_11_readyArray_1,
	nReadyArray(0) => sub_11_nReadyArray_0,
	validArray(0) => sub_11_validArray_0,
	dataOutArray(0) => sub_11_dataOutArray_0
);

cst_7: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_7_clk,
	rst => cst_7_rst,
	dataInArray(0) => cst_7_dataInArray_0,
	pValidArray(0) => cst_7_pValidArray_0,
	readyArray(0) => cst_7_readyArray_0,
	nReadyArray(0) => cst_7_nReadyArray_0,
	validArray(0) => cst_7_validArray_0,
	dataOutArray(0) => cst_7_dataOutArray_0
);

cst_8: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_8_clk,
	rst => cst_8_rst,
	dataInArray(0) => cst_8_dataInArray_0,
	pValidArray(0) => cst_8_pValidArray_0,
	readyArray(0) => cst_8_readyArray_0,
	nReadyArray(0) => cst_8_nReadyArray_0,
	validArray(0) => cst_8_validArray_0,
	dataOutArray(0) => cst_8_dataOutArray_0
);

cst_9: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_9_clk,
	rst => cst_9_rst,
	dataInArray(0) => cst_9_dataInArray_0,
	pValidArray(0) => cst_9_pValidArray_0,
	readyArray(0) => cst_9_readyArray_0,
	nReadyArray(0) => cst_9_nReadyArray_0,
	validArray(0) => cst_9_validArray_0,
	dataOutArray(0) => cst_9_dataOutArray_0
);

forkC_0: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_0_clk,
	rst => forkC_0_rst,
	dataInArray(0) => forkC_0_dataInArray_0,
	pValidArray(0) => forkC_0_pValidArray_0,
	readyArray(0) => forkC_0_readyArray_0,
	nReadyArray(0) => forkC_0_nReadyArray_0,
	nReadyArray(1) => forkC_0_nReadyArray_1,
	validArray(0) => forkC_0_validArray_0,
	validArray(1) => forkC_0_validArray_1,
	dataOutArray(0) => forkC_0_dataOutArray_0,
	dataOutArray(1) => forkC_0_dataOutArray_1
);

buffer_bx_op_0: entity work.buffer_bx_op(arch) generic map (1,1,1,1)
port map (
	clk => buffer_bx_op_0_clk,
	rst => buffer_bx_op_0_rst,
	dataInArray(0) => buffer_bx_op_0_dataInArray_0,
	pValidArray(0) => buffer_bx_op_0_pValidArray_0,
	readyArray(0) => buffer_bx_op_0_readyArray_0,
	nReadyArray(0) => buffer_bx_op_0_nReadyArray_0,
	validArray(0) => buffer_bx_op_0_validArray_0,
	dataOutArray(0) => buffer_bx_op_0_dataOutArray_0
);

phiC_0: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_0_clk,
	rst => phiC_0_rst,
	Condition(0) => phiC_0_dataInArray_0,
	dataInArray(0) => phiC_0_dataInArray_1,
	dataInArray(1) => phiC_0_dataInArray_2,
	pValidArray(0) => phiC_0_pValidArray_0,
	pValidArray(1) => phiC_0_pValidArray_1,
	pValidArray(2) => phiC_0_pValidArray_2,
	readyArray(0) => phiC_0_readyArray_0,
	readyArray(1) => phiC_0_readyArray_1,
	readyArray(2) => phiC_0_readyArray_2,
	nReadyArray(0) => phiC_0_nReadyArray_0,
	validArray(0) => phiC_0_validArray_0,
	dataOutArray(0) => phiC_0_dataOutArray_0
);

phi_n1: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n1_clk,
	rst => phi_n1_rst,
	dataInArray(0) => phi_n1_dataInArray_0,
	dataInArray(1) => phi_n1_dataInArray_1,
	pValidArray(0) => phi_n1_pValidArray_0,
	pValidArray(1) => phi_n1_pValidArray_1,
	readyArray(0) => phi_n1_readyArray_0,
	readyArray(1) => phi_n1_readyArray_1,
	nReadyArray(0) => phi_n1_nReadyArray_0,
	validArray(0) => phi_n1_validArray_0,
	dataOutArray(0) => phi_n1_dataOutArray_0
);

phiC_4: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_4_clk,
	rst => phiC_4_rst,
	Condition(0) => phiC_4_dataInArray_0,
	dataInArray(0) => phiC_4_dataInArray_1,
	dataInArray(1) => phiC_4_dataInArray_2,
	pValidArray(0) => phiC_4_pValidArray_0,
	pValidArray(1) => phiC_4_pValidArray_1,
	pValidArray(2) => phiC_4_pValidArray_2,
	readyArray(0) => phiC_4_readyArray_0,
	readyArray(1) => phiC_4_readyArray_1,
	readyArray(2) => phiC_4_readyArray_2,
	nReadyArray(0) => phiC_4_nReadyArray_0,
	validArray(0) => phiC_4_validArray_0,
	dataOutArray(0) => phiC_4_dataOutArray_0
);

branchC_12: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_12_clk,
	rst => branchC_12_rst,
	dataInArray(0) => branchC_12_dataInArray_0,
	Condition(0) => branchC_12_dataInArray_1,
	pValidArray(0) => branchC_12_pValidArray_0,
	pValidArray(1) => branchC_12_pValidArray_1,
	readyArray(0) => branchC_12_readyArray_0,
	readyArray(1) => branchC_12_readyArray_1,
	nReadyArray(0) => branchC_12_nReadyArray_0,
	nReadyArray(1) => branchC_12_nReadyArray_1,
	validArray(0) => branchC_12_validArray_0,
	validArray(1) => branchC_12_validArray_1,
	dataOutArray(0) => branchC_12_dataOutArray_0,
	dataOutArray(1) => branchC_12_dataOutArray_1
);

fork_0: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_0_clk,
	rst => fork_0_rst,
	dataInArray(0) => fork_0_dataInArray_0,
	pValidArray(0) => fork_0_pValidArray_0,
	readyArray(0) => fork_0_readyArray_0,
	nReadyArray(0) => fork_0_nReadyArray_0,
	nReadyArray(1) => fork_0_nReadyArray_1,
	nReadyArray(2) => fork_0_nReadyArray_2,
	validArray(0) => fork_0_validArray_0,
	validArray(1) => fork_0_validArray_1,
	validArray(2) => fork_0_validArray_2,
	dataOutArray(0) => fork_0_dataOutArray_0,
	dataOutArray(1) => fork_0_dataOutArray_1,
	dataOutArray(2) => fork_0_dataOutArray_2
);

fork_1: entity work.fork(arch) generic map (1,4,32,32)
port map (
	clk => fork_1_clk,
	rst => fork_1_rst,
	dataInArray(0) => fork_1_dataInArray_0,
	pValidArray(0) => fork_1_pValidArray_0,
	readyArray(0) => fork_1_readyArray_0,
	nReadyArray(0) => fork_1_nReadyArray_0,
	nReadyArray(1) => fork_1_nReadyArray_1,
	nReadyArray(2) => fork_1_nReadyArray_2,
	nReadyArray(3) => fork_1_nReadyArray_3,
	validArray(0) => fork_1_validArray_0,
	validArray(1) => fork_1_validArray_1,
	validArray(2) => fork_1_validArray_2,
	validArray(3) => fork_1_validArray_3,
	dataOutArray(0) => fork_1_dataOutArray_0,
	dataOutArray(1) => fork_1_dataOutArray_1,
	dataOutArray(2) => fork_1_dataOutArray_2,
	dataOutArray(3) => fork_1_dataOutArray_3
);

fork_13: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_13_clk,
	rst => fork_13_rst,
	dataInArray(0) => fork_13_dataInArray_0,
	pValidArray(0) => fork_13_pValidArray_0,
	readyArray(0) => fork_13_readyArray_0,
	nReadyArray(0) => fork_13_nReadyArray_0,
	nReadyArray(1) => fork_13_nReadyArray_1,
	nReadyArray(2) => fork_13_nReadyArray_2,
	validArray(0) => fork_13_validArray_0,
	validArray(1) => fork_13_validArray_1,
	validArray(2) => fork_13_validArray_2,
	dataOutArray(0) => fork_13_dataOutArray_0,
	dataOutArray(1) => fork_13_dataOutArray_1,
	dataOutArray(2) => fork_13_dataOutArray_2
);

forkC_16: entity work.fork(arch) generic map (1,16,1,1)
port map (
	clk => forkC_16_clk,
	rst => forkC_16_rst,
	dataInArray(0) => forkC_16_dataInArray_0,
	pValidArray(0) => forkC_16_pValidArray_0,
	readyArray(0) => forkC_16_readyArray_0,
	nReadyArray(0) => forkC_16_nReadyArray_0,
	nReadyArray(1) => forkC_16_nReadyArray_1,
	nReadyArray(2) => forkC_16_nReadyArray_2,
	nReadyArray(3) => forkC_16_nReadyArray_3,
	nReadyArray(4) => forkC_16_nReadyArray_4,
	nReadyArray(5) => forkC_16_nReadyArray_5,
	nReadyArray(6) => forkC_16_nReadyArray_6,
	nReadyArray(7) => forkC_16_nReadyArray_7,
	nReadyArray(8) => forkC_16_nReadyArray_8,
	nReadyArray(9) => forkC_16_nReadyArray_9,
	nReadyArray(10) => forkC_16_nReadyArray_10,
	nReadyArray(11) => forkC_16_nReadyArray_11,
	nReadyArray(12) => forkC_16_nReadyArray_12,
	nReadyArray(13) => forkC_16_nReadyArray_13,
	nReadyArray(14) => forkC_16_nReadyArray_14,
	nReadyArray(15) => forkC_16_nReadyArray_15,
	validArray(0) => forkC_16_validArray_0,
	validArray(1) => forkC_16_validArray_1,
	validArray(2) => forkC_16_validArray_2,
	validArray(3) => forkC_16_validArray_3,
	validArray(4) => forkC_16_validArray_4,
	validArray(5) => forkC_16_validArray_5,
	validArray(6) => forkC_16_validArray_6,
	validArray(7) => forkC_16_validArray_7,
	validArray(8) => forkC_16_validArray_8,
	validArray(9) => forkC_16_validArray_9,
	validArray(10) => forkC_16_validArray_10,
	validArray(11) => forkC_16_validArray_11,
	validArray(12) => forkC_16_validArray_12,
	validArray(13) => forkC_16_validArray_13,
	validArray(14) => forkC_16_validArray_14,
	validArray(15) => forkC_16_validArray_15,
	dataOutArray(0) => forkC_16_dataOutArray_0,
	dataOutArray(1) => forkC_16_dataOutArray_1,
	dataOutArray(2) => forkC_16_dataOutArray_2,
	dataOutArray(3) => forkC_16_dataOutArray_3,
	dataOutArray(4) => forkC_16_dataOutArray_4,
	dataOutArray(5) => forkC_16_dataOutArray_5,
	dataOutArray(6) => forkC_16_dataOutArray_6,
	dataOutArray(7) => forkC_16_dataOutArray_7,
	dataOutArray(8) => forkC_16_dataOutArray_8,
	dataOutArray(9) => forkC_16_dataOutArray_9,
	dataOutArray(10) => forkC_16_dataOutArray_10,
	dataOutArray(11) => forkC_16_dataOutArray_11,
	dataOutArray(12) => forkC_16_dataOutArray_12,
	dataOutArray(13) => forkC_16_dataOutArray_13,
	dataOutArray(14) => forkC_16_dataOutArray_14,
	dataOutArray(15) => forkC_16_dataOutArray_15
);

fork_21: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_21_clk,
	rst => fork_21_rst,
	dataInArray(0) => fork_21_dataInArray_0,
	pValidArray(0) => fork_21_pValidArray_0,
	readyArray(0) => fork_21_readyArray_0,
	nReadyArray(0) => fork_21_nReadyArray_0,
	nReadyArray(1) => fork_21_nReadyArray_1,
	nReadyArray(2) => fork_21_nReadyArray_2,
	validArray(0) => fork_21_validArray_0,
	validArray(1) => fork_21_validArray_1,
	validArray(2) => fork_21_validArray_2,
	dataOutArray(0) => fork_21_dataOutArray_0,
	dataOutArray(1) => fork_21_dataOutArray_1,
	dataOutArray(2) => fork_21_dataOutArray_2
);

Buffer_1: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_1_clk,
	rst => Buffer_1_rst,
	dataInArray(0) => Buffer_1_dataInArray_0,
	pValidArray(0) => Buffer_1_pValidArray_0,
	readyArray(0) => Buffer_1_readyArray_0,
	nReadyArray(0) => Buffer_1_nReadyArray_0,
	validArray(0) => Buffer_1_validArray_0,
	dataOutArray(0) => Buffer_1_dataOutArray_0
);

Buffer_2: entity work.transpFifo(arch) generic map (1,1,32,32,4)
port map (
	clk => Buffer_2_clk,
	rst => Buffer_2_rst,
	dataInArray(0) => Buffer_2_dataInArray_0,
	pValidArray(0) => Buffer_2_pValidArray_0,
	readyArray(0) => Buffer_2_readyArray_0,
	nReadyArray(0) => Buffer_2_nReadyArray_0,
	validArray(0) => Buffer_2_validArray_0,
	dataOutArray(0) => Buffer_2_dataOutArray_0
);

Buffer_3: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_3_clk,
	rst => Buffer_3_rst,
	dataInArray(0) => Buffer_3_dataInArray_0,
	pValidArray(0) => Buffer_3_pValidArray_0,
	readyArray(0) => Buffer_3_readyArray_0,
	nReadyArray(0) => Buffer_3_nReadyArray_0,
	validArray(0) => Buffer_3_validArray_0,
	dataOutArray(0) => Buffer_3_dataOutArray_0
);

Buffer_4: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_4_clk,
	rst => Buffer_4_rst,
	dataInArray(0) => Buffer_4_dataInArray_0,
	pValidArray(0) => Buffer_4_pValidArray_0,
	readyArray(0) => Buffer_4_readyArray_0,
	nReadyArray(0) => Buffer_4_nReadyArray_0,
	validArray(0) => Buffer_4_validArray_0,
	dataOutArray(0) => Buffer_4_dataOutArray_0
);

Buffer_5: entity work.transpFifo(arch) generic map (1,1,1,1,4)
port map (
	clk => Buffer_5_clk,
	rst => Buffer_5_rst,
	dataInArray(0) => Buffer_5_dataInArray_0,
	pValidArray(0) => Buffer_5_pValidArray_0,
	readyArray(0) => Buffer_5_readyArray_0,
	nReadyArray(0) => Buffer_5_nReadyArray_0,
	validArray(0) => Buffer_5_validArray_0,
	dataOutArray(0) => Buffer_5_dataOutArray_0
);

Buffer_6: entity work.transpFifo(arch) generic map (1,1,1,1,4)
port map (
	clk => Buffer_6_clk,
	rst => Buffer_6_rst,
	dataInArray(0) => Buffer_6_dataInArray_0,
	pValidArray(0) => Buffer_6_pValidArray_0,
	readyArray(0) => Buffer_6_readyArray_0,
	nReadyArray(0) => Buffer_6_nReadyArray_0,
	validArray(0) => Buffer_6_validArray_0,
	dataOutArray(0) => Buffer_6_dataOutArray_0
);

Buffer_7: entity work.nontranspFifo(arch) generic map (1,1,1,1,4)
port map (
	clk => Buffer_7_clk,
	rst => Buffer_7_rst,
	dataInArray(0) => Buffer_7_dataInArray_0,
	pValidArray(0) => Buffer_7_pValidArray_0,
	readyArray(0) => Buffer_7_readyArray_0,
	nReadyArray(0) => Buffer_7_nReadyArray_0,
	validArray(0) => Buffer_7_validArray_0,
	dataOutArray(0) => Buffer_7_dataOutArray_0
);

Buffer_8: entity work.transpFifo(arch) generic map (1,1,1,1,6)
port map (
	clk => Buffer_8_clk,
	rst => Buffer_8_rst,
	dataInArray(0) => Buffer_8_dataInArray_0,
	pValidArray(0) => Buffer_8_pValidArray_0,
	readyArray(0) => Buffer_8_readyArray_0,
	nReadyArray(0) => Buffer_8_nReadyArray_0,
	validArray(0) => Buffer_8_validArray_0,
	dataOutArray(0) => Buffer_8_dataOutArray_0
);

Buffer_9: entity work.transpFifo(arch) generic map (1,1,1,1,6)
port map (
	clk => Buffer_9_clk,
	rst => Buffer_9_rst,
	dataInArray(0) => Buffer_9_dataInArray_0,
	pValidArray(0) => Buffer_9_pValidArray_0,
	readyArray(0) => Buffer_9_readyArray_0,
	nReadyArray(0) => Buffer_9_nReadyArray_0,
	validArray(0) => Buffer_9_validArray_0,
	dataOutArray(0) => Buffer_9_dataOutArray_0
);

phi_13: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_13_clk,
	rst => phi_13_rst,
	Condition(0) => phi_13_dataInArray_0,
	dataInArray(0) => phi_13_dataInArray_1,
	dataInArray(1) => phi_13_dataInArray_2,
	pValidArray(0) => phi_13_pValidArray_0,
	pValidArray(1) => phi_13_pValidArray_1,
	pValidArray(2) => phi_13_pValidArray_2,
	readyArray(0) => phi_13_readyArray_0,
	readyArray(1) => phi_13_readyArray_1,
	readyArray(2) => phi_13_readyArray_2,
	nReadyArray(0) => phi_13_nReadyArray_0,
	validArray(0) => phi_13_validArray_0,
	dataOutArray(0) => phi_13_dataOutArray_0
);

phi_14: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_14_clk,
	rst => phi_14_rst,
	Condition(0) => phi_14_dataInArray_0,
	dataInArray(0) => phi_14_dataInArray_1,
	dataInArray(1) => phi_14_dataInArray_2,
	pValidArray(0) => phi_14_pValidArray_0,
	pValidArray(1) => phi_14_pValidArray_1,
	pValidArray(2) => phi_14_pValidArray_2,
	readyArray(0) => phi_14_readyArray_0,
	readyArray(1) => phi_14_readyArray_1,
	readyArray(2) => phi_14_readyArray_2,
	nReadyArray(0) => phi_14_nReadyArray_0,
	validArray(0) => phi_14_validArray_0,
	dataOutArray(0) => phi_14_dataOutArray_0
);

phi_15: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_15_clk,
	rst => phi_15_rst,
	Condition(0) => phi_15_dataInArray_0,
	dataInArray(0) => phi_15_dataInArray_1,
	dataInArray(1) => phi_15_dataInArray_2,
	pValidArray(0) => phi_15_pValidArray_0,
	pValidArray(1) => phi_15_pValidArray_1,
	pValidArray(2) => phi_15_pValidArray_2,
	readyArray(0) => phi_15_readyArray_0,
	readyArray(1) => phi_15_readyArray_1,
	readyArray(2) => phi_15_readyArray_2,
	nReadyArray(0) => phi_15_nReadyArray_0,
	validArray(0) => phi_15_validArray_0,
	dataOutArray(0) => phi_15_dataOutArray_0
);

phi_16: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_16_clk,
	rst => phi_16_rst,
	Condition(0) => phi_16_dataInArray_0,
	dataInArray(0) => phi_16_dataInArray_1,
	dataInArray(1) => phi_16_dataInArray_2,
	pValidArray(0) => phi_16_pValidArray_0,
	pValidArray(1) => phi_16_pValidArray_1,
	pValidArray(2) => phi_16_pValidArray_2,
	readyArray(0) => phi_16_readyArray_0,
	readyArray(1) => phi_16_readyArray_1,
	readyArray(2) => phi_16_readyArray_2,
	nReadyArray(0) => phi_16_nReadyArray_0,
	validArray(0) => phi_16_validArray_0,
	dataOutArray(0) => phi_16_dataOutArray_0
);

ashr_17: entity work.ashr_op(arch) generic map (2,1,32,32)
port map (
	clk => ashr_17_clk,
	rst => ashr_17_rst,
	dataInArray(0) => ashr_17_dataInArray_0,
	dataInArray(1) => ashr_17_dataInArray_1,
	pValidArray(0) => ashr_17_pValidArray_0,
	pValidArray(1) => ashr_17_pValidArray_1,
	readyArray(0) => ashr_17_readyArray_0,
	readyArray(1) => ashr_17_readyArray_1,
	nReadyArray(0) => ashr_17_nReadyArray_0,
	validArray(0) => ashr_17_validArray_0,
	dataOutArray(0) => ashr_17_dataOutArray_0
);

sub_18: entity work.sub_op(arch) generic map (2,1,32,32)
port map (
	clk => sub_18_clk,
	rst => sub_18_rst,
	dataInArray(0) => sub_18_dataInArray_0,
	dataInArray(1) => sub_18_dataInArray_1,
	pValidArray(0) => sub_18_pValidArray_0,
	pValidArray(1) => sub_18_pValidArray_1,
	readyArray(0) => sub_18_readyArray_0,
	readyArray(1) => sub_18_readyArray_1,
	nReadyArray(0) => sub_18_nReadyArray_0,
	validArray(0) => sub_18_validArray_0,
	dataOutArray(0) => sub_18_dataOutArray_0
);

ashr_19: entity work.ashr_op(arch) generic map (2,1,32,32)
port map (
	clk => ashr_19_clk,
	rst => ashr_19_rst,
	dataInArray(0) => ashr_19_dataInArray_0,
	dataInArray(1) => ashr_19_dataInArray_1,
	pValidArray(0) => ashr_19_pValidArray_0,
	pValidArray(1) => ashr_19_pValidArray_1,
	readyArray(0) => ashr_19_readyArray_0,
	readyArray(1) => ashr_19_readyArray_1,
	nReadyArray(0) => ashr_19_nReadyArray_0,
	validArray(0) => ashr_19_validArray_0,
	dataOutArray(0) => ashr_19_dataOutArray_0
);

sub_20: entity work.sub_op(arch) generic map (2,1,32,32)
port map (
	clk => sub_20_clk,
	rst => sub_20_rst,
	dataInArray(0) => sub_20_dataInArray_0,
	dataInArray(1) => sub_20_dataInArray_1,
	pValidArray(0) => sub_20_pValidArray_0,
	pValidArray(1) => sub_20_pValidArray_1,
	readyArray(0) => sub_20_readyArray_0,
	readyArray(1) => sub_20_readyArray_1,
	nReadyArray(0) => sub_20_nReadyArray_0,
	validArray(0) => sub_20_validArray_0,
	dataOutArray(0) => sub_20_dataOutArray_0
);

add_21: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_21_clk,
	rst => add_21_rst,
	dataInArray(0) => add_21_dataInArray_0,
	dataInArray(1) => add_21_dataInArray_1,
	pValidArray(0) => add_21_pValidArray_0,
	pValidArray(1) => add_21_pValidArray_1,
	readyArray(0) => add_21_readyArray_0,
	readyArray(1) => add_21_readyArray_1,
	nReadyArray(0) => add_21_nReadyArray_0,
	validArray(0) => add_21_validArray_0,
	dataOutArray(0) => add_21_dataOutArray_0
);

ashr_22: entity work.ashr_op(arch) generic map (2,1,32,32)
port map (
	clk => ashr_22_clk,
	rst => ashr_22_rst,
	dataInArray(0) => ashr_22_dataInArray_0,
	dataInArray(1) => ashr_22_dataInArray_1,
	pValidArray(0) => ashr_22_pValidArray_0,
	pValidArray(1) => ashr_22_pValidArray_1,
	readyArray(0) => ashr_22_readyArray_0,
	readyArray(1) => ashr_22_readyArray_1,
	nReadyArray(0) => ashr_22_nReadyArray_0,
	validArray(0) => ashr_22_validArray_0,
	dataOutArray(0) => ashr_22_dataOutArray_0
);

sub_23: entity work.sub_op(arch) generic map (2,1,32,32)
port map (
	clk => sub_23_clk,
	rst => sub_23_rst,
	dataInArray(0) => sub_23_dataInArray_0,
	dataInArray(1) => sub_23_dataInArray_1,
	pValidArray(0) => sub_23_pValidArray_0,
	pValidArray(1) => sub_23_pValidArray_1,
	readyArray(0) => sub_23_readyArray_0,
	readyArray(1) => sub_23_readyArray_1,
	nReadyArray(0) => sub_23_nReadyArray_0,
	validArray(0) => sub_23_validArray_0,
	dataOutArray(0) => sub_23_dataOutArray_0
);

ashr_24: entity work.ashr_op(arch) generic map (2,1,32,32)
port map (
	clk => ashr_24_clk,
	rst => ashr_24_rst,
	dataInArray(0) => ashr_24_dataInArray_0,
	dataInArray(1) => ashr_24_dataInArray_1,
	pValidArray(0) => ashr_24_pValidArray_0,
	pValidArray(1) => ashr_24_pValidArray_1,
	readyArray(0) => ashr_24_readyArray_0,
	readyArray(1) => ashr_24_readyArray_1,
	nReadyArray(0) => ashr_24_nReadyArray_0,
	validArray(0) => ashr_24_validArray_0,
	dataOutArray(0) => ashr_24_dataOutArray_0
);

sub_25: entity work.sub_op(arch) generic map (2,1,32,32)
port map (
	clk => sub_25_clk,
	rst => sub_25_rst,
	dataInArray(0) => sub_25_dataInArray_0,
	dataInArray(1) => sub_25_dataInArray_1,
	pValidArray(0) => sub_25_pValidArray_0,
	pValidArray(1) => sub_25_pValidArray_1,
	readyArray(0) => sub_25_readyArray_0,
	readyArray(1) => sub_25_readyArray_1,
	nReadyArray(0) => sub_25_nReadyArray_0,
	validArray(0) => sub_25_validArray_0,
	dataOutArray(0) => sub_25_dataOutArray_0
);

add_26: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_26_clk,
	rst => add_26_rst,
	dataInArray(0) => add_26_dataInArray_0,
	dataInArray(1) => add_26_dataInArray_1,
	pValidArray(0) => add_26_pValidArray_0,
	pValidArray(1) => add_26_pValidArray_1,
	readyArray(0) => add_26_readyArray_0,
	readyArray(1) => add_26_readyArray_1,
	nReadyArray(0) => add_26_nReadyArray_0,
	validArray(0) => add_26_validArray_0,
	dataOutArray(0) => add_26_dataOutArray_0
);

cst_10: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_10_clk,
	rst => cst_10_rst,
	dataInArray(0) => cst_10_dataInArray_0,
	pValidArray(0) => cst_10_pValidArray_0,
	readyArray(0) => cst_10_readyArray_0,
	nReadyArray(0) => cst_10_nReadyArray_0,
	validArray(0) => cst_10_validArray_0,
	dataOutArray(0) => cst_10_dataOutArray_0
);

add_27: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_27_clk,
	rst => add_27_rst,
	dataInArray(0) => add_27_dataInArray_0,
	dataInArray(1) => add_27_dataInArray_1,
	pValidArray(0) => add_27_pValidArray_0,
	pValidArray(1) => add_27_pValidArray_1,
	readyArray(0) => add_27_readyArray_0,
	readyArray(1) => add_27_readyArray_1,
	nReadyArray(0) => add_27_nReadyArray_0,
	validArray(0) => add_27_validArray_0,
	dataOutArray(0) => add_27_dataOutArray_0
);

cst_11: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_11_clk,
	rst => cst_11_rst,
	dataInArray(0) => cst_11_dataInArray_0,
	pValidArray(0) => cst_11_pValidArray_0,
	readyArray(0) => cst_11_readyArray_0,
	nReadyArray(0) => cst_11_nReadyArray_0,
	validArray(0) => cst_11_validArray_0,
	dataOutArray(0) => cst_11_dataOutArray_0
);

icmp_28: entity work.icmp_ult_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_28_clk,
	rst => icmp_28_rst,
	dataInArray(0) => icmp_28_dataInArray_0,
	dataInArray(1) => icmp_28_dataInArray_1,
	pValidArray(0) => icmp_28_pValidArray_0,
	pValidArray(1) => icmp_28_pValidArray_1,
	readyArray(0) => icmp_28_readyArray_0,
	readyArray(1) => icmp_28_readyArray_1,
	nReadyArray(0) => icmp_28_nReadyArray_0,
	validArray(0) => icmp_28_validArray_0,
	dataOutArray(0) => icmp_28_dataOutArray_0
);

phi_n2: entity work.Mux(arch) generic map (3,1,32,32,1)
port map (
	clk => phi_n2_clk,
	rst => phi_n2_rst,
	Condition(0) => phi_n2_dataInArray_0,
	dataInArray(0) => phi_n2_dataInArray_1,
	dataInArray(1) => phi_n2_dataInArray_2,
	pValidArray(0) => phi_n2_pValidArray_0,
	pValidArray(1) => phi_n2_pValidArray_1,
	pValidArray(2) => phi_n2_pValidArray_2,
	readyArray(0) => phi_n2_readyArray_0,
	readyArray(1) => phi_n2_readyArray_1,
	readyArray(2) => phi_n2_readyArray_2,
	nReadyArray(0) => phi_n2_nReadyArray_0,
	validArray(0) => phi_n2_validArray_0,
	dataOutArray(0) => phi_n2_dataOutArray_0
);

phiC_13: entity work.Mux(arch) generic map (3,1,1,1,1)
port map (
	clk => phiC_13_clk,
	rst => phiC_13_rst,
	Condition(0) => phiC_13_dataInArray_0,
	dataInArray(0) => phiC_13_dataInArray_1,
	dataInArray(1) => phiC_13_dataInArray_2,
	pValidArray(0) => phiC_13_pValidArray_0,
	pValidArray(1) => phiC_13_pValidArray_1,
	pValidArray(2) => phiC_13_pValidArray_2,
	readyArray(0) => phiC_13_readyArray_0,
	readyArray(1) => phiC_13_readyArray_1,
	readyArray(2) => phiC_13_readyArray_2,
	nReadyArray(0) => phiC_13_nReadyArray_0,
	validArray(0) => phiC_13_validArray_0,
	dataOutArray(0) => phiC_13_dataOutArray_0
);

branch_2: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_2_clk,
	rst => branch_2_rst,
	dataInArray(0) => branch_2_dataInArray_0,
	Condition(0) => branch_2_dataInArray_1,
	pValidArray(0) => branch_2_pValidArray_0,
	pValidArray(1) => branch_2_pValidArray_1,
	readyArray(0) => branch_2_readyArray_0,
	readyArray(1) => branch_2_readyArray_1,
	nReadyArray(0) => branch_2_nReadyArray_0,
	nReadyArray(1) => branch_2_nReadyArray_1,
	validArray(0) => branch_2_validArray_0,
	validArray(1) => branch_2_validArray_1,
	dataOutArray(0) => branch_2_dataOutArray_0,
	dataOutArray(1) => branch_2_dataOutArray_1
);

phi_n22: entity work.merge(arch) generic map (2,1,32,32)
port map (
	clk => phi_n22_clk,
	rst => phi_n22_rst,
	dataInArray(0) => phi_n22_dataInArray_0,
	dataInArray(1) => phi_n22_dataInArray_1,
	pValidArray(0) => phi_n22_pValidArray_0,
	pValidArray(1) => phi_n22_pValidArray_1,
	readyArray(0) => phi_n22_readyArray_0,
	readyArray(1) => phi_n22_readyArray_1,
	nReadyArray(0) => phi_n22_nReadyArray_0,
	validArray(0) => phi_n22_validArray_0,
	dataOutArray(0) => phi_n22_dataOutArray_0
);

branch_3: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_3_clk,
	rst => branch_3_rst,
	dataInArray(0) => branch_3_dataInArray_0,
	Condition(0) => branch_3_dataInArray_1,
	pValidArray(0) => branch_3_pValidArray_0,
	pValidArray(1) => branch_3_pValidArray_1,
	readyArray(0) => branch_3_readyArray_0,
	readyArray(1) => branch_3_readyArray_1,
	nReadyArray(0) => branch_3_nReadyArray_0,
	nReadyArray(1) => branch_3_nReadyArray_1,
	validArray(0) => branch_3_validArray_0,
	validArray(1) => branch_3_validArray_1,
	dataOutArray(0) => branch_3_dataOutArray_0,
	dataOutArray(1) => branch_3_dataOutArray_1
);

branch_4: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_4_clk,
	rst => branch_4_rst,
	dataInArray(0) => branch_4_dataInArray_0,
	Condition(0) => branch_4_dataInArray_1,
	pValidArray(0) => branch_4_pValidArray_0,
	pValidArray(1) => branch_4_pValidArray_1,
	readyArray(0) => branch_4_readyArray_0,
	readyArray(1) => branch_4_readyArray_1,
	nReadyArray(0) => branch_4_nReadyArray_0,
	nReadyArray(1) => branch_4_nReadyArray_1,
	validArray(0) => branch_4_validArray_0,
	validArray(1) => branch_4_validArray_1,
	dataOutArray(0) => branch_4_dataOutArray_0,
	dataOutArray(1) => branch_4_dataOutArray_1
);

branch_5: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_5_clk,
	rst => branch_5_rst,
	dataInArray(0) => branch_5_dataInArray_0,
	Condition(0) => branch_5_dataInArray_1,
	pValidArray(0) => branch_5_pValidArray_0,
	pValidArray(1) => branch_5_pValidArray_1,
	readyArray(0) => branch_5_readyArray_0,
	readyArray(1) => branch_5_readyArray_1,
	nReadyArray(0) => branch_5_nReadyArray_0,
	nReadyArray(1) => branch_5_nReadyArray_1,
	validArray(0) => branch_5_validArray_0,
	validArray(1) => branch_5_validArray_1,
	dataOutArray(0) => branch_5_dataOutArray_0,
	dataOutArray(1) => branch_5_dataOutArray_1
);

branch_11: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_11_clk,
	rst => branch_11_rst,
	dataInArray(0) => branch_11_dataInArray_0,
	Condition(0) => branch_11_dataInArray_1,
	pValidArray(0) => branch_11_pValidArray_0,
	pValidArray(1) => branch_11_pValidArray_1,
	readyArray(0) => branch_11_readyArray_0,
	readyArray(1) => branch_11_readyArray_1,
	nReadyArray(0) => branch_11_nReadyArray_0,
	nReadyArray(1) => branch_11_nReadyArray_1,
	validArray(0) => branch_11_validArray_0,
	validArray(1) => branch_11_validArray_1,
	dataOutArray(0) => branch_11_dataOutArray_0,
	dataOutArray(1) => branch_11_dataOutArray_1
);

branchC_13: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_13_clk,
	rst => branchC_13_rst,
	dataInArray(0) => branchC_13_dataInArray_0,
	Condition(0) => branchC_13_dataInArray_1,
	pValidArray(0) => branchC_13_pValidArray_0,
	pValidArray(1) => branchC_13_pValidArray_1,
	readyArray(0) => branchC_13_readyArray_0,
	readyArray(1) => branchC_13_readyArray_1,
	nReadyArray(0) => branchC_13_nReadyArray_0,
	nReadyArray(1) => branchC_13_nReadyArray_1,
	validArray(0) => branchC_13_validArray_0,
	validArray(1) => branchC_13_validArray_1,
	dataOutArray(0) => branchC_13_dataOutArray_0,
	dataOutArray(1) => branchC_13_dataOutArray_1
);

fork_2: entity work.fork(arch) generic map (1,5,32,32)
port map (
	clk => fork_2_clk,
	rst => fork_2_rst,
	dataInArray(0) => fork_2_dataInArray_0,
	pValidArray(0) => fork_2_pValidArray_0,
	readyArray(0) => fork_2_readyArray_0,
	nReadyArray(0) => fork_2_nReadyArray_0,
	nReadyArray(1) => fork_2_nReadyArray_1,
	nReadyArray(2) => fork_2_nReadyArray_2,
	nReadyArray(3) => fork_2_nReadyArray_3,
	nReadyArray(4) => fork_2_nReadyArray_4,
	validArray(0) => fork_2_validArray_0,
	validArray(1) => fork_2_validArray_1,
	validArray(2) => fork_2_validArray_2,
	validArray(3) => fork_2_validArray_3,
	validArray(4) => fork_2_validArray_4,
	dataOutArray(0) => fork_2_dataOutArray_0,
	dataOutArray(1) => fork_2_dataOutArray_1,
	dataOutArray(2) => fork_2_dataOutArray_2,
	dataOutArray(3) => fork_2_dataOutArray_3,
	dataOutArray(4) => fork_2_dataOutArray_4
);

fork_3: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_3_clk,
	rst => fork_3_rst,
	dataInArray(0) => fork_3_dataInArray_0,
	pValidArray(0) => fork_3_pValidArray_0,
	readyArray(0) => fork_3_readyArray_0,
	nReadyArray(0) => fork_3_nReadyArray_0,
	nReadyArray(1) => fork_3_nReadyArray_1,
	validArray(0) => fork_3_validArray_0,
	validArray(1) => fork_3_validArray_1,
	dataOutArray(0) => fork_3_dataOutArray_0,
	dataOutArray(1) => fork_3_dataOutArray_1
);

fork_4: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_4_clk,
	rst => fork_4_rst,
	dataInArray(0) => fork_4_dataInArray_0,
	pValidArray(0) => fork_4_pValidArray_0,
	readyArray(0) => fork_4_readyArray_0,
	nReadyArray(0) => fork_4_nReadyArray_0,
	nReadyArray(1) => fork_4_nReadyArray_1,
	validArray(0) => fork_4_validArray_0,
	validArray(1) => fork_4_validArray_1,
	dataOutArray(0) => fork_4_dataOutArray_0,
	dataOutArray(1) => fork_4_dataOutArray_1
);

fork_5: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_5_clk,
	rst => fork_5_rst,
	dataInArray(0) => fork_5_dataInArray_0,
	pValidArray(0) => fork_5_pValidArray_0,
	readyArray(0) => fork_5_readyArray_0,
	nReadyArray(0) => fork_5_nReadyArray_0,
	nReadyArray(1) => fork_5_nReadyArray_1,
	validArray(0) => fork_5_validArray_0,
	validArray(1) => fork_5_validArray_1,
	dataOutArray(0) => fork_5_dataOutArray_0,
	dataOutArray(1) => fork_5_dataOutArray_1
);

fork_6: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_6_clk,
	rst => fork_6_rst,
	dataInArray(0) => fork_6_dataInArray_0,
	pValidArray(0) => fork_6_pValidArray_0,
	readyArray(0) => fork_6_readyArray_0,
	nReadyArray(0) => fork_6_nReadyArray_0,
	nReadyArray(1) => fork_6_nReadyArray_1,
	validArray(0) => fork_6_validArray_0,
	validArray(1) => fork_6_validArray_1,
	dataOutArray(0) => fork_6_dataOutArray_0,
	dataOutArray(1) => fork_6_dataOutArray_1
);

fork_7: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_7_clk,
	rst => fork_7_rst,
	dataInArray(0) => fork_7_dataInArray_0,
	pValidArray(0) => fork_7_pValidArray_0,
	readyArray(0) => fork_7_readyArray_0,
	nReadyArray(0) => fork_7_nReadyArray_0,
	nReadyArray(1) => fork_7_nReadyArray_1,
	validArray(0) => fork_7_validArray_0,
	validArray(1) => fork_7_validArray_1,
	dataOutArray(0) => fork_7_dataOutArray_0,
	dataOutArray(1) => fork_7_dataOutArray_1
);

fork_8: entity work.fork(arch) generic map (1,7,32,32)
port map (
	clk => fork_8_clk,
	rst => fork_8_rst,
	dataInArray(0) => fork_8_dataInArray_0,
	pValidArray(0) => fork_8_pValidArray_0,
	readyArray(0) => fork_8_readyArray_0,
	nReadyArray(0) => fork_8_nReadyArray_0,
	nReadyArray(1) => fork_8_nReadyArray_1,
	nReadyArray(2) => fork_8_nReadyArray_2,
	nReadyArray(3) => fork_8_nReadyArray_3,
	nReadyArray(4) => fork_8_nReadyArray_4,
	nReadyArray(5) => fork_8_nReadyArray_5,
	nReadyArray(6) => fork_8_nReadyArray_6,
	validArray(0) => fork_8_validArray_0,
	validArray(1) => fork_8_validArray_1,
	validArray(2) => fork_8_validArray_2,
	validArray(3) => fork_8_validArray_3,
	validArray(4) => fork_8_validArray_4,
	validArray(5) => fork_8_validArray_5,
	validArray(6) => fork_8_validArray_6,
	dataOutArray(0) => fork_8_dataOutArray_0,
	dataOutArray(1) => fork_8_dataOutArray_1,
	dataOutArray(2) => fork_8_dataOutArray_2,
	dataOutArray(3) => fork_8_dataOutArray_3,
	dataOutArray(4) => fork_8_dataOutArray_4,
	dataOutArray(5) => fork_8_dataOutArray_5,
	dataOutArray(6) => fork_8_dataOutArray_6
);

fork_15: entity work.fork(arch) generic map (1,3,32,32)
port map (
	clk => fork_15_clk,
	rst => fork_15_rst,
	dataInArray(0) => fork_15_dataInArray_0,
	pValidArray(0) => fork_15_pValidArray_0,
	readyArray(0) => fork_15_readyArray_0,
	nReadyArray(0) => fork_15_nReadyArray_0,
	nReadyArray(1) => fork_15_nReadyArray_1,
	nReadyArray(2) => fork_15_nReadyArray_2,
	validArray(0) => fork_15_validArray_0,
	validArray(1) => fork_15_validArray_1,
	validArray(2) => fork_15_validArray_2,
	dataOutArray(0) => fork_15_dataOutArray_0,
	dataOutArray(1) => fork_15_dataOutArray_1,
	dataOutArray(2) => fork_15_dataOutArray_2
);

forkC_17: entity work.fork(arch) generic map (1,3,1,1)
port map (
	clk => forkC_17_clk,
	rst => forkC_17_rst,
	dataInArray(0) => forkC_17_dataInArray_0,
	pValidArray(0) => forkC_17_pValidArray_0,
	readyArray(0) => forkC_17_readyArray_0,
	nReadyArray(0) => forkC_17_nReadyArray_0,
	nReadyArray(1) => forkC_17_nReadyArray_1,
	nReadyArray(2) => forkC_17_nReadyArray_2,
	validArray(0) => forkC_17_validArray_0,
	validArray(1) => forkC_17_validArray_1,
	validArray(2) => forkC_17_validArray_2,
	dataOutArray(0) => forkC_17_dataOutArray_0,
	dataOutArray(1) => forkC_17_dataOutArray_1,
	dataOutArray(2) => forkC_17_dataOutArray_2
);

fork_18: entity work.fork(arch) generic map (1,6,32,32)
port map (
	clk => fork_18_clk,
	rst => fork_18_rst,
	dataInArray(0) => fork_18_dataInArray_0,
	pValidArray(0) => fork_18_pValidArray_0,
	readyArray(0) => fork_18_readyArray_0,
	nReadyArray(0) => fork_18_nReadyArray_0,
	nReadyArray(1) => fork_18_nReadyArray_1,
	nReadyArray(2) => fork_18_nReadyArray_2,
	nReadyArray(3) => fork_18_nReadyArray_3,
	nReadyArray(4) => fork_18_nReadyArray_4,
	nReadyArray(5) => fork_18_nReadyArray_5,
	validArray(0) => fork_18_validArray_0,
	validArray(1) => fork_18_validArray_1,
	validArray(2) => fork_18_validArray_2,
	validArray(3) => fork_18_validArray_3,
	validArray(4) => fork_18_validArray_4,
	validArray(5) => fork_18_validArray_5,
	dataOutArray(0) => fork_18_dataOutArray_0,
	dataOutArray(1) => fork_18_dataOutArray_1,
	dataOutArray(2) => fork_18_dataOutArray_2,
	dataOutArray(3) => fork_18_dataOutArray_3,
	dataOutArray(4) => fork_18_dataOutArray_4,
	dataOutArray(5) => fork_18_dataOutArray_5
);

Buffer_10: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_10_clk,
	rst => Buffer_10_rst,
	dataInArray(0) => Buffer_10_dataInArray_0,
	pValidArray(0) => Buffer_10_pValidArray_0,
	readyArray(0) => Buffer_10_readyArray_0,
	nReadyArray(0) => Buffer_10_nReadyArray_0,
	validArray(0) => Buffer_10_validArray_0,
	dataOutArray(0) => Buffer_10_dataOutArray_0
);

Buffer_11: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_11_clk,
	rst => Buffer_11_rst,
	dataInArray(0) => Buffer_11_dataInArray_0,
	pValidArray(0) => Buffer_11_pValidArray_0,
	readyArray(0) => Buffer_11_readyArray_0,
	nReadyArray(0) => Buffer_11_nReadyArray_0,
	validArray(0) => Buffer_11_validArray_0,
	dataOutArray(0) => Buffer_11_dataOutArray_0
);

Buffer_12: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_12_clk,
	rst => Buffer_12_rst,
	dataInArray(0) => Buffer_12_dataInArray_0,
	pValidArray(0) => Buffer_12_pValidArray_0,
	readyArray(0) => Buffer_12_readyArray_0,
	nReadyArray(0) => Buffer_12_nReadyArray_0,
	validArray(0) => Buffer_12_validArray_0,
	dataOutArray(0) => Buffer_12_dataOutArray_0
);

Buffer_13: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_13_clk,
	rst => Buffer_13_rst,
	dataInArray(0) => Buffer_13_dataInArray_0,
	pValidArray(0) => Buffer_13_pValidArray_0,
	readyArray(0) => Buffer_13_readyArray_0,
	nReadyArray(0) => Buffer_13_nReadyArray_0,
	validArray(0) => Buffer_13_validArray_0,
	dataOutArray(0) => Buffer_13_dataOutArray_0
);

Buffer_14: entity work.elasticBuffer(arch) generic map (1,1,32,32)
port map (
	clk => Buffer_14_clk,
	rst => Buffer_14_rst,
	dataInArray(0) => Buffer_14_dataInArray_0,
	pValidArray(0) => Buffer_14_pValidArray_0,
	readyArray(0) => Buffer_14_readyArray_0,
	nReadyArray(0) => Buffer_14_nReadyArray_0,
	validArray(0) => Buffer_14_validArray_0,
	dataOutArray(0) => Buffer_14_dataOutArray_0
);

Buffer_15: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_15_clk,
	rst => Buffer_15_rst,
	dataInArray(0) => Buffer_15_dataInArray_0,
	pValidArray(0) => Buffer_15_pValidArray_0,
	readyArray(0) => Buffer_15_readyArray_0,
	nReadyArray(0) => Buffer_15_nReadyArray_0,
	validArray(0) => Buffer_15_validArray_0,
	dataOutArray(0) => Buffer_15_dataOutArray_0
);

Buffer_16: entity work.nontranspFifo(arch) generic map (1,1,32,32,3)
port map (
	clk => Buffer_16_clk,
	rst => Buffer_16_rst,
	dataInArray(0) => Buffer_16_dataInArray_0,
	pValidArray(0) => Buffer_16_pValidArray_0,
	readyArray(0) => Buffer_16_readyArray_0,
	nReadyArray(0) => Buffer_16_nReadyArray_0,
	validArray(0) => Buffer_16_validArray_0,
	dataOutArray(0) => Buffer_16_dataOutArray_0
);

Buffer_17: entity work.nontranspFifo(arch) generic map (1,1,32,32,3)
port map (
	clk => Buffer_17_clk,
	rst => Buffer_17_rst,
	dataInArray(0) => Buffer_17_dataInArray_0,
	pValidArray(0) => Buffer_17_pValidArray_0,
	readyArray(0) => Buffer_17_readyArray_0,
	nReadyArray(0) => Buffer_17_nReadyArray_0,
	validArray(0) => Buffer_17_validArray_0,
	dataOutArray(0) => Buffer_17_dataOutArray_0
);

Buffer_18: entity work.transpFifo(arch) generic map (1,1,32,32,4)
port map (
	clk => Buffer_18_clk,
	rst => Buffer_18_rst,
	dataInArray(0) => Buffer_18_dataInArray_0,
	pValidArray(0) => Buffer_18_pValidArray_0,
	readyArray(0) => Buffer_18_readyArray_0,
	nReadyArray(0) => Buffer_18_nReadyArray_0,
	validArray(0) => Buffer_18_validArray_0,
	dataOutArray(0) => Buffer_18_dataOutArray_0
);

Buffer_19: entity work.transpFifo(arch) generic map (1,1,32,32,4)
port map (
	clk => Buffer_19_clk,
	rst => Buffer_19_rst,
	dataInArray(0) => Buffer_19_dataInArray_0,
	pValidArray(0) => Buffer_19_pValidArray_0,
	readyArray(0) => Buffer_19_readyArray_0,
	nReadyArray(0) => Buffer_19_nReadyArray_0,
	validArray(0) => Buffer_19_validArray_0,
	dataOutArray(0) => Buffer_19_dataOutArray_0
);

Buffer_20: entity work.transpFifo(arch) generic map (1,1,32,32,4)
port map (
	clk => Buffer_20_clk,
	rst => Buffer_20_rst,
	dataInArray(0) => Buffer_20_dataInArray_0,
	pValidArray(0) => Buffer_20_pValidArray_0,
	readyArray(0) => Buffer_20_readyArray_0,
	nReadyArray(0) => Buffer_20_nReadyArray_0,
	validArray(0) => Buffer_20_validArray_0,
	dataOutArray(0) => Buffer_20_dataOutArray_0
);

Buffer_21: entity work.transpFifo(arch) generic map (1,1,32,32,4)
port map (
	clk => Buffer_21_clk,
	rst => Buffer_21_rst,
	dataInArray(0) => Buffer_21_dataInArray_0,
	pValidArray(0) => Buffer_21_pValidArray_0,
	readyArray(0) => Buffer_21_readyArray_0,
	nReadyArray(0) => Buffer_21_nReadyArray_0,
	validArray(0) => Buffer_21_validArray_0,
	dataOutArray(0) => Buffer_21_dataOutArray_0
);

add_30: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_30_clk,
	rst => add_30_rst,
	dataInArray(0) => add_30_dataInArray_0,
	dataInArray(1) => add_30_dataInArray_1,
	pValidArray(0) => add_30_pValidArray_0,
	pValidArray(1) => add_30_pValidArray_1,
	readyArray(0) => add_30_readyArray_0,
	readyArray(1) => add_30_readyArray_1,
	nReadyArray(0) => add_30_nReadyArray_0,
	validArray(0) => add_30_validArray_0,
	dataOutArray(0) => add_30_dataOutArray_0
);

mul_31: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_31_clk,
	rst => mul_31_rst,
	dataInArray(0) => mul_31_dataInArray_0,
	dataInArray(1) => mul_31_dataInArray_1,
	pValidArray(0) => mul_31_pValidArray_0,
	pValidArray(1) => mul_31_pValidArray_1,
	readyArray(0) => mul_31_readyArray_0,
	readyArray(1) => mul_31_readyArray_1,
	nReadyArray(0) => mul_31_nReadyArray_0,
	validArray(0) => mul_31_validArray_0,
	dataOutArray(0) => mul_31_dataOutArray_0
);

add_32: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_32_clk,
	rst => add_32_rst,
	dataInArray(0) => add_32_dataInArray_0,
	dataInArray(1) => add_32_dataInArray_1,
	pValidArray(0) => add_32_pValidArray_0,
	pValidArray(1) => add_32_pValidArray_1,
	readyArray(0) => add_32_readyArray_0,
	readyArray(1) => add_32_readyArray_1,
	nReadyArray(0) => add_32_nReadyArray_0,
	validArray(0) => add_32_validArray_0,
	dataOutArray(0) => add_32_dataOutArray_0
);

mul_33: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_33_clk,
	rst => mul_33_rst,
	dataInArray(0) => mul_33_dataInArray_0,
	dataInArray(1) => mul_33_dataInArray_1,
	pValidArray(0) => mul_33_pValidArray_0,
	pValidArray(1) => mul_33_pValidArray_1,
	readyArray(0) => mul_33_readyArray_0,
	readyArray(1) => mul_33_readyArray_1,
	nReadyArray(0) => mul_33_nReadyArray_0,
	validArray(0) => mul_33_validArray_0,
	dataOutArray(0) => mul_33_dataOutArray_0
);

cst_12: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_12_clk,
	rst => cst_12_rst,
	dataInArray(0) => cst_12_dataInArray_0,
	pValidArray(0) => cst_12_pValidArray_0,
	readyArray(0) => cst_12_readyArray_0,
	nReadyArray(0) => cst_12_nReadyArray_0,
	validArray(0) => cst_12_validArray_0,
	dataOutArray(0) => cst_12_dataOutArray_0
);

ashr_34: entity work.ashr_op(arch) generic map (2,1,32,32)
port map (
	clk => ashr_34_clk,
	rst => ashr_34_rst,
	dataInArray(0) => ashr_34_dataInArray_0,
	dataInArray(1) => ashr_34_dataInArray_1,
	pValidArray(0) => ashr_34_pValidArray_0,
	pValidArray(1) => ashr_34_pValidArray_1,
	readyArray(0) => ashr_34_readyArray_0,
	readyArray(1) => ashr_34_readyArray_1,
	nReadyArray(0) => ashr_34_nReadyArray_0,
	validArray(0) => ashr_34_validArray_0,
	dataOutArray(0) => ashr_34_dataOutArray_0
);

cst_13: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_13_clk,
	rst => cst_13_rst,
	dataInArray(0) => cst_13_dataInArray_0,
	pValidArray(0) => cst_13_pValidArray_0,
	readyArray(0) => cst_13_readyArray_0,
	nReadyArray(0) => cst_13_nReadyArray_0,
	validArray(0) => cst_13_validArray_0,
	dataOutArray(0) => cst_13_dataOutArray_0
);

or_35: entity work.or_op(arch) generic map (2,1,32,32)
port map (
	clk => or_35_clk,
	rst => or_35_rst,
	dataInArray(0) => or_35_dataInArray_0,
	dataInArray(1) => or_35_dataInArray_1,
	pValidArray(0) => or_35_pValidArray_0,
	pValidArray(1) => or_35_pValidArray_1,
	readyArray(0) => or_35_readyArray_0,
	readyArray(1) => or_35_readyArray_1,
	nReadyArray(0) => or_35_nReadyArray_0,
	validArray(0) => or_35_validArray_0,
	dataOutArray(0) => or_35_dataOutArray_0
);

cst_14: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_14_clk,
	rst => cst_14_rst,
	dataInArray(0) => cst_14_dataInArray_0,
	pValidArray(0) => cst_14_pValidArray_0,
	readyArray(0) => cst_14_readyArray_0,
	nReadyArray(0) => cst_14_nReadyArray_0,
	validArray(0) => cst_14_validArray_0,
	dataOutArray(0) => cst_14_dataOutArray_0
);

or_36: entity work.or_op(arch) generic map (2,1,32,32)
port map (
	clk => or_36_clk,
	rst => or_36_rst,
	dataInArray(0) => or_36_dataInArray_0,
	dataInArray(1) => or_36_dataInArray_1,
	pValidArray(0) => or_36_pValidArray_0,
	pValidArray(1) => or_36_pValidArray_1,
	readyArray(0) => or_36_readyArray_0,
	readyArray(1) => or_36_readyArray_1,
	nReadyArray(0) => or_36_nReadyArray_0,
	validArray(0) => or_36_validArray_0,
	dataOutArray(0) => or_36_dataOutArray_0
);

mul_37: entity work.mul_op(arch) generic map (2,1,32,32)
port map (
	clk => mul_37_clk,
	rst => mul_37_rst,
	dataInArray(0) => mul_37_dataInArray_0,
	dataInArray(1) => mul_37_dataInArray_1,
	pValidArray(0) => mul_37_pValidArray_0,
	pValidArray(1) => mul_37_pValidArray_1,
	readyArray(0) => mul_37_readyArray_0,
	readyArray(1) => mul_37_readyArray_1,
	nReadyArray(0) => mul_37_nReadyArray_0,
	validArray(0) => mul_37_validArray_0,
	dataOutArray(0) => mul_37_dataOutArray_0
);

load_40: entity work.mc_load_op(arch) generic map (2,2,32,32)
port map (
	clk => load_40_clk,
	rst => load_40_rst,
	dataInArray(0) => load_40_dataInArray_0,
	input_addr => load_40_dataInArray_1,
	pValidArray(0) => load_40_pValidArray_0,
	pValidArray(1) => load_40_pValidArray_1,
	readyArray(0) => load_40_readyArray_0,
	readyArray(1) => load_40_readyArray_1,
	nReadyArray(0) => load_40_nReadyArray_0,
	nReadyArray(1) => load_40_nReadyArray_1,
	validArray(0) => load_40_validArray_0,
	validArray(1) => load_40_validArray_1,
	dataOutArray(0) => load_40_dataOutArray_0,
	output_addr => load_40_dataOutArray_1
);

store_0: entity work.lsq_store_op(arch) generic map (2,2,32,32)
port map (
	clk => store_0_clk,
	rst => store_0_rst,
	dataInArray(0) => store_0_dataInArray_0,
	input_addr => store_0_dataInArray_1,
	pValidArray(0) => store_0_pValidArray_0,
	pValidArray(1) => store_0_pValidArray_1,
	readyArray(0) => store_0_readyArray_0,
	readyArray(1) => store_0_readyArray_1,
	nReadyArray(0) => store_0_nReadyArray_0,
	nReadyArray(1) => store_0_nReadyArray_1,
	validArray(0) => store_0_validArray_0,
	validArray(1) => store_0_validArray_1,
	dataOutArray(0) => store_0_dataOutArray_0,
	output_addr => store_0_dataOutArray_1
);

cst_15: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_15_clk,
	rst => cst_15_rst,
	dataInArray(0) => cst_15_dataInArray_0,
	pValidArray(0) => cst_15_pValidArray_0,
	readyArray(0) => cst_15_readyArray_0,
	nReadyArray(0) => cst_15_nReadyArray_0,
	validArray(0) => cst_15_validArray_0,
	dataOutArray(0) => cst_15_dataOutArray_0
);

add_43: entity work.add_op(arch) generic map (2,1,32,32)
port map (
	clk => add_43_clk,
	rst => add_43_rst,
	dataInArray(0) => add_43_dataInArray_0,
	dataInArray(1) => add_43_dataInArray_1,
	pValidArray(0) => add_43_pValidArray_0,
	pValidArray(1) => add_43_pValidArray_1,
	readyArray(0) => add_43_readyArray_0,
	readyArray(1) => add_43_readyArray_1,
	nReadyArray(0) => add_43_nReadyArray_0,
	validArray(0) => add_43_validArray_0,
	dataOutArray(0) => add_43_dataOutArray_0
);

cst_16: entity work.Const(arch) generic map (1,1,32,32)
port map (
	clk => cst_16_clk,
	rst => cst_16_rst,
	dataInArray(0) => cst_16_dataInArray_0,
	pValidArray(0) => cst_16_pValidArray_0,
	readyArray(0) => cst_16_readyArray_0,
	nReadyArray(0) => cst_16_nReadyArray_0,
	validArray(0) => cst_16_validArray_0,
	dataOutArray(0) => cst_16_dataOutArray_0
);

icmp_44: entity work.icmp_ult_op(arch) generic map (2,1,32,1)
port map (
	clk => icmp_44_clk,
	rst => icmp_44_rst,
	dataInArray(0) => icmp_44_dataInArray_0,
	dataInArray(1) => icmp_44_dataInArray_1,
	pValidArray(0) => icmp_44_pValidArray_0,
	pValidArray(1) => icmp_44_pValidArray_1,
	readyArray(0) => icmp_44_readyArray_0,
	readyArray(1) => icmp_44_readyArray_1,
	nReadyArray(0) => icmp_44_nReadyArray_0,
	validArray(0) => icmp_44_validArray_0,
	dataOutArray(0) => icmp_44_dataOutArray_0
);

forkC_1: entity work.fork(arch) generic map (1,2,1,1)
port map (
	clk => forkC_1_clk,
	rst => forkC_1_rst,
	dataInArray(0) => forkC_1_dataInArray_0,
	pValidArray(0) => forkC_1_pValidArray_0,
	readyArray(0) => forkC_1_readyArray_0,
	nReadyArray(0) => forkC_1_nReadyArray_0,
	nReadyArray(1) => forkC_1_nReadyArray_1,
	validArray(0) => forkC_1_validArray_0,
	validArray(1) => forkC_1_validArray_1,
	dataOutArray(0) => forkC_1_dataOutArray_0,
	dataOutArray(1) => forkC_1_dataOutArray_1
);

buffer_bx_op_1: entity work.buffer_bx_op(arch) generic map (1,1,1,1)
port map (
	clk => buffer_bx_op_1_clk,
	rst => buffer_bx_op_1_rst,
	dataInArray(0) => buffer_bx_op_1_dataInArray_0,
	pValidArray(0) => buffer_bx_op_1_pValidArray_0,
	readyArray(0) => buffer_bx_op_1_readyArray_0,
	nReadyArray(0) => buffer_bx_op_1_nReadyArray_0,
	validArray(0) => buffer_bx_op_1_validArray_0,
	dataOutArray(0) => buffer_bx_op_1_dataOutArray_0
);

branchC_0: entity work.Branch(arch) generic map (2,2,1,1)
port map (
	clk => branchC_0_clk,
	rst => branchC_0_rst,
	dataInArray(0) => branchC_0_dataInArray_0,
	Condition(0) => branchC_0_dataInArray_1,
	pValidArray(0) => branchC_0_pValidArray_0,
	pValidArray(1) => branchC_0_pValidArray_1,
	readyArray(0) => branchC_0_readyArray_0,
	readyArray(1) => branchC_0_readyArray_1,
	nReadyArray(0) => branchC_0_nReadyArray_0,
	nReadyArray(1) => branchC_0_nReadyArray_1,
	validArray(0) => branchC_0_validArray_0,
	validArray(1) => branchC_0_validArray_1,
	dataOutArray(0) => branchC_0_dataOutArray_0,
	dataOutArray(1) => branchC_0_dataOutArray_1
);

branch_1: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_1_clk,
	rst => branch_1_rst,
	dataInArray(0) => branch_1_dataInArray_0,
	Condition(0) => branch_1_dataInArray_1,
	pValidArray(0) => branch_1_pValidArray_0,
	pValidArray(1) => branch_1_pValidArray_1,
	readyArray(0) => branch_1_readyArray_0,
	readyArray(1) => branch_1_readyArray_1,
	nReadyArray(0) => branch_1_nReadyArray_0,
	nReadyArray(1) => branch_1_nReadyArray_1,
	validArray(0) => branch_1_validArray_0,
	validArray(1) => branch_1_validArray_1,
	dataOutArray(0) => branch_1_dataOutArray_0,
	dataOutArray(1) => branch_1_dataOutArray_1
);

branch_10: entity work.Branch(arch) generic map (2,2,32,32)
port map (
	clk => branch_10_clk,
	rst => branch_10_rst,
	dataInArray(0) => branch_10_dataInArray_0,
	Condition(0) => branch_10_dataInArray_1,
	pValidArray(0) => branch_10_pValidArray_0,
	pValidArray(1) => branch_10_pValidArray_1,
	readyArray(0) => branch_10_readyArray_0,
	readyArray(1) => branch_10_readyArray_1,
	nReadyArray(0) => branch_10_nReadyArray_0,
	nReadyArray(1) => branch_10_nReadyArray_1,
	validArray(0) => branch_10_validArray_0,
	validArray(1) => branch_10_validArray_1,
	dataOutArray(0) => branch_10_dataOutArray_0,
	dataOutArray(1) => branch_10_dataOutArray_1
);

fork_19: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_19_clk,
	rst => fork_19_rst,
	dataInArray(0) => fork_19_dataInArray_0,
	pValidArray(0) => fork_19_pValidArray_0,
	readyArray(0) => fork_19_readyArray_0,
	nReadyArray(0) => fork_19_nReadyArray_0,
	nReadyArray(1) => fork_19_nReadyArray_1,
	validArray(0) => fork_19_validArray_0,
	validArray(1) => fork_19_validArray_1,
	dataOutArray(0) => fork_19_dataOutArray_0,
	dataOutArray(1) => fork_19_dataOutArray_1
);

fork_20: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_20_clk,
	rst => fork_20_rst,
	dataInArray(0) => fork_20_dataInArray_0,
	pValidArray(0) => fork_20_pValidArray_0,
	readyArray(0) => fork_20_readyArray_0,
	nReadyArray(0) => fork_20_nReadyArray_0,
	nReadyArray(1) => fork_20_nReadyArray_1,
	validArray(0) => fork_20_validArray_0,
	validArray(1) => fork_20_validArray_1,
	dataOutArray(0) => fork_20_dataOutArray_0,
	dataOutArray(1) => fork_20_dataOutArray_1
);

fork_9: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_9_clk,
	rst => fork_9_rst,
	dataInArray(0) => fork_9_dataInArray_0,
	pValidArray(0) => fork_9_pValidArray_0,
	readyArray(0) => fork_9_readyArray_0,
	nReadyArray(0) => fork_9_nReadyArray_0,
	nReadyArray(1) => fork_9_nReadyArray_1,
	validArray(0) => fork_9_validArray_0,
	validArray(1) => fork_9_validArray_1,
	dataOutArray(0) => fork_9_dataOutArray_0,
	dataOutArray(1) => fork_9_dataOutArray_1
);

fork_10: entity work.fork(arch) generic map (1,2,32,32)
port map (
	clk => fork_10_clk,
	rst => fork_10_rst,
	dataInArray(0) => fork_10_dataInArray_0,
	pValidArray(0) => fork_10_pValidArray_0,
	readyArray(0) => fork_10_readyArray_0,
	nReadyArray(0) => fork_10_nReadyArray_0,
	nReadyArray(1) => fork_10_nReadyArray_1,
	validArray(0) => fork_10_validArray_0,
	validArray(1) => fork_10_validArray_1,
	dataOutArray(0) => fork_10_dataOutArray_0,
	dataOutArray(1) => fork_10_dataOutArray_1
);

fork_11: entity work.fork(arch) generic map (1,5,32,32)
port map (
	clk => fork_11_clk,
	rst => fork_11_rst,
	dataInArray(0) => fork_11_dataInArray_0,
	pValidArray(0) => fork_11_pValidArray_0,
	readyArray(0) => fork_11_readyArray_0,
	nReadyArray(0) => fork_11_nReadyArray_0,
	nReadyArray(1) => fork_11_nReadyArray_1,
	nReadyArray(2) => fork_11_nReadyArray_2,
	nReadyArray(3) => fork_11_nReadyArray_3,
	nReadyArray(4) => fork_11_nReadyArray_4,
	validArray(0) => fork_11_validArray_0,
	validArray(1) => fork_11_validArray_1,
	validArray(2) => fork_11_validArray_2,
	validArray(3) => fork_11_validArray_3,
	validArray(4) => fork_11_validArray_4,
	dataOutArray(0) => fork_11_dataOutArray_0,
	dataOutArray(1) => fork_11_dataOutArray_1,
	dataOutArray(2) => fork_11_dataOutArray_2,
	dataOutArray(3) => fork_11_dataOutArray_3,
	dataOutArray(4) => fork_11_dataOutArray_4
);

Buffer_22: entity work.transpFifo(arch) generic map (1,1,32,32,6)
port map (
	clk => Buffer_22_clk,
	rst => Buffer_22_rst,
	dataInArray(0) => Buffer_22_dataInArray_0,
	pValidArray(0) => Buffer_22_pValidArray_0,
	readyArray(0) => Buffer_22_readyArray_0,
	nReadyArray(0) => Buffer_22_nReadyArray_0,
	validArray(0) => Buffer_22_validArray_0,
	dataOutArray(0) => Buffer_22_dataOutArray_0
);

Buffer_23: entity work.elasticBuffer(arch) generic map (1,1,1,1)
port map (
	clk => Buffer_23_clk,
	rst => Buffer_23_rst,
	dataInArray(0) => Buffer_23_dataInArray_0,
	pValidArray(0) => Buffer_23_pValidArray_0,
	readyArray(0) => Buffer_23_readyArray_0,
	nReadyArray(0) => Buffer_23_nReadyArray_0,
	validArray(0) => Buffer_23_validArray_0,
	dataOutArray(0) => Buffer_23_dataOutArray_0
);

Buffer_24: entity work.transpFifo(arch) generic map (1,1,32,32,8)
port map (
	clk => Buffer_24_clk,
	rst => Buffer_24_rst,
	dataInArray(0) => Buffer_24_dataInArray_0,
	pValidArray(0) => Buffer_24_pValidArray_0,
	readyArray(0) => Buffer_24_readyArray_0,
	nReadyArray(0) => Buffer_24_nReadyArray_0,
	validArray(0) => Buffer_24_validArray_0,
	dataOutArray(0) => Buffer_24_dataOutArray_0
);

ret_0: entity work.ret_op(arch) generic map (1,1,32,32)
port map (
	clk => ret_0_clk,
	rst => ret_0_rst,
	dataInArray(0) => ret_0_dataInArray_0,
	pValidArray(0) => ret_0_pValidArray_0,
	readyArray(0) => ret_0_readyArray_0,
	nReadyArray(0) => ret_0_nReadyArray_0,
	validArray(0) => ret_0_validArray_0,
	dataOutArray(0) => ret_0_dataOutArray_0
);

c_LSQ_A:LSQ_A
port map (
	clock => LSQ_A_clk,
	reset => LSQ_A_rst,
	io_memIsReadyForLoads => LSQ_A_load_ready,
	io_memIsReadyForStores => LSQ_A_store_ready,
	io_storeDataOut => LSQ_A_dout0,
	io_storeAddrOut => LSQ_A_address0,
	io_storeEnable => LSQ_A_we0_ce0,
	io_loadDataIn => LSQ_A_din1,
	io_loadAddrOut => LSQ_A_address1,
	io_loadEnable => LSQ_A_ce1,
	io_bbReadyToPrevs_0 => LSQ_A_readyArray_0,
	io_bbReadyToPrevs_1 => LSQ_A_readyArray_1,
	io_bbpValids_0 => LSQ_A_pValidArray_0,
	io_bbpValids_1 => LSQ_A_pValidArray_1,
	io_rdPortsPrev_0_ready => LSQ_A_readyArray_2,
	io_rdPortsPrev_0_valid => LSQ_A_pValidArray_2,
	io_rdPortsPrev_0_bits => LSQ_A_dataInArray_2,
	io_wrAddrPorts_0_ready => LSQ_A_readyArray_3,
	io_wrAddrPorts_0_valid => LSQ_A_pValidArray_3,
	io_wrAddrPorts_0_bits => LSQ_A_dataInArray_3,
	io_wrDataPorts_0_ready => LSQ_A_readyArray_4,
	io_wrDataPorts_0_valid => LSQ_A_pValidArray_4,
	io_wrDataPorts_0_bits => LSQ_A_dataInArray_4,
	io_rdPortsNext_0_ready => LSQ_A_nReadyArray_0,
	io_rdPortsNext_0_valid => LSQ_A_validArray_0,
	io_rdPortsNext_0_bits => LSQ_A_dataOutArray_0,
	io_Empty_Valid => LSQ_A_validArray_1

);

MC_addr: entity work.MemCont(arch) generic map (32,32,1,2,1)
port map (
	clk => MC_addr_clk,
	rst => MC_addr_rst,
	io_storeDataOut => addr_dout0,
	io_storeAddrOut => addr_address0,
	io_storeEnable => MC_addr_we0_ce0,
	io_loadDataIn => addr_din1,
	io_loadAddrOut => addr_address1,
	io_loadEnable => addr_ce1,
	io_bbReadyToPrevs(0) => MC_addr_readyArray_2,
	io_bbpValids(0) => '0',
	io_bb_stCountArray(0) => x"00000000",
	io_rdPortsPrev_ready(0) => MC_addr_readyArray_0,
	io_rdPortsPrev_ready(1) => MC_addr_readyArray_1,
	io_rdPortsPrev_valid(0) => MC_addr_pValidArray_0,
	io_rdPortsPrev_valid(1) => MC_addr_pValidArray_1,
	io_rdPortsPrev_bits(0) => MC_addr_dataInArray_0,
	io_rdPortsPrev_bits(1) => MC_addr_dataInArray_1,
	io_wrAddrPorts_ready(0) => MC_addr_readyArray_3,
	io_wrAddrPorts_valid(0) => MC_addr_pValidArray_3,
	io_wrAddrPorts_bits(0) => MC_addr_dataInArray_3,
	io_wrDataPorts_ready(0) => MC_addr_readyArray_4,
	io_wrDataPorts_valid(0) => MC_addr_pValidArray_4,
	io_wrDataPorts_bits(0) => MC_addr_dataInArray_4,
	io_rdPortsNext_ready(0) => MC_addr_nReadyArray_0,
	io_rdPortsNext_ready(1) => MC_addr_nReadyArray_1,
	io_rdPortsNext_valid(0) => MC_addr_validArray_0,
	io_rdPortsNext_valid(1) => MC_addr_validArray_1,
	io_rdPortsNext_bits(0) => MC_addr_dataOutArray_0,
	io_rdPortsNext_bits(1) => MC_addr_dataOutArray_1,
	io_Empty_Valid => MC_addr_validArray_2,
	io_Empty_Ready => MC_addr_nReadyArray_2

);

sink_0: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_0_clk,
	rst => sink_0_rst,
	dataInArray(0) => sink_0_dataInArray_0,
	pValidArray(0) => sink_0_pValidArray_0,
	readyArray(0) => sink_0_readyArray_0
);

sink_1: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_1_clk,
	rst => sink_1_rst,
	dataInArray(0) => sink_1_dataInArray_0,
	pValidArray(0) => sink_1_pValidArray_0,
	readyArray(0) => sink_1_readyArray_0
);

sink_2: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_2_clk,
	rst => sink_2_rst,
	dataInArray(0) => sink_2_dataInArray_0,
	pValidArray(0) => sink_2_pValidArray_0,
	readyArray(0) => sink_2_readyArray_0
);

sink_3: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_3_clk,
	rst => sink_3_rst,
	dataInArray(0) => sink_3_dataInArray_0,
	pValidArray(0) => sink_3_pValidArray_0,
	readyArray(0) => sink_3_readyArray_0
);

sink_4: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_4_clk,
	rst => sink_4_rst,
	dataInArray(0) => sink_4_dataInArray_0,
	pValidArray(0) => sink_4_pValidArray_0,
	readyArray(0) => sink_4_readyArray_0
);

sink_5: entity work.sink(arch) generic map (1,0,32,32)
port map (
	clk => sink_5_clk,
	rst => sink_5_rst,
	dataInArray(0) => sink_5_dataInArray_0,
	pValidArray(0) => sink_5_pValidArray_0,
	readyArray(0) => sink_5_readyArray_0
);

sink_6: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_6_clk,
	rst => sink_6_rst,
	dataInArray(0) => sink_6_dataInArray_0,
	pValidArray(0) => sink_6_pValidArray_0,
	readyArray(0) => sink_6_readyArray_0
);

sink_7: entity work.sink(arch) generic map (1,0,1,32)
port map (
	clk => sink_7_clk,
	rst => sink_7_rst,
	dataInArray(0) => sink_7_dataInArray_0,
	pValidArray(0) => sink_7_pValidArray_0,
	readyArray(0) => sink_7_readyArray_0
);

end_0: entity work.end_node(arch) generic map (1,2,1,32,32)
port map (
	clk => end_0_clk,
	rst => end_0_rst,
	dataInArray(0) => end_0_dataInArray_2,
	eValidArray(0) => end_0_pValidArray_0,
	eValidArray(1) => end_0_pValidArray_1,
	pValidArray(0) => end_0_pValidArray_2,
	eReadyArray(0) => end_0_readyArray_0,
	eReadyArray(1) => end_0_readyArray_1,
	readyArray(0) => end_0_readyArray_2,
	dataOutArray(0) => end_0_dataOutArray_0,
	validArray(0) => end_0_validArray_0,
	nReadyArray(0) => end_0_nReadyArray_0
);

end behavioral; 
