<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="count4.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="count4.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="count4.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="count4.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="count4.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="count4.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="count4.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="count4.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="count4_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="count4_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="count4_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="count4_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ctrl.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ctrl.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ctrl.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="decode4.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="decode4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="decode4.xst"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="reg8.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="reg8.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="reg8.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="serial.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="serial.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="serial.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sreg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sreg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sreg.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_count4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_ctrl_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_ctrl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="test_ctrl_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_decode4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_decode4_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_reg8_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_serial_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_sreg_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1437195760" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1437195760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467541987" xil_pn:in_ck="2531231800500029020" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1467541987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="count4.vhd"/>
      <outfile xil_pn:name="ctrl.vhd"/>
      <outfile xil_pn:name="decode4.vhd"/>
      <outfile xil_pn:name="reg8.vhd"/>
      <outfile xil_pn:name="serial.vhd"/>
      <outfile xil_pn:name="sreg.vhd"/>
      <outfile xil_pn:name="test_count4.vhd"/>
      <outfile xil_pn:name="test_ctrl.vhd"/>
      <outfile xil_pn:name="test_decode4.vhd"/>
      <outfile xil_pn:name="test_reg8.vhd"/>
      <outfile xil_pn:name="test_serial.vhd"/>
      <outfile xil_pn:name="test_sreg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1467542132" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2369563884983490358" xil_pn:start_ts="1467542132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467542132" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4935194248128445108" xil_pn:start_ts="1467542132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437195760" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5047941271581512196" xil_pn:start_ts="1437195760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1467541987" xil_pn:in_ck="2531231800500029020" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1467541987">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="count4.vhd"/>
      <outfile xil_pn:name="ctrl.vhd"/>
      <outfile xil_pn:name="decode4.vhd"/>
      <outfile xil_pn:name="reg8.vhd"/>
      <outfile xil_pn:name="serial.vhd"/>
      <outfile xil_pn:name="sreg.vhd"/>
      <outfile xil_pn:name="test_count4.vhd"/>
      <outfile xil_pn:name="test_ctrl.vhd"/>
      <outfile xil_pn:name="test_decode4.vhd"/>
      <outfile xil_pn:name="test_reg8.vhd"/>
      <outfile xil_pn:name="test_serial.vhd"/>
      <outfile xil_pn:name="test_sreg.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1467542134" xil_pn:in_ck="2531231800500029020" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="241207002560879606" xil_pn:start_ts="1467542132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_ctrl_beh.prj"/>
      <outfile xil_pn:name="test_ctrl_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1467542134" xil_pn:in_ck="-5642264631230983483" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="111114503566332835" xil_pn:start_ts="1467542134">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="test_ctrl_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1437099909" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1437099908">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437099909" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3447183278628432438" xil_pn:start_ts="1437099909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1437099909" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-476111397005309975" xil_pn:start_ts="1437099909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1437099909" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1437099909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1437099909" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2690061668335867144" xil_pn:start_ts="1437099909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1437099909" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297145852409" xil_pn:start_ts="1437099909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1437099909" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2991551309894253453" xil_pn:start_ts="1437099909">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1437102814" xil_pn:in_ck="-5082591922287107167" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="5240858849552664762" xil_pn:start_ts="1437102803">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="count4.lso"/>
      <outfile xil_pn:name="count4.ngc"/>
      <outfile xil_pn:name="count4.ngr"/>
      <outfile xil_pn:name="count4.prj"/>
      <outfile xil_pn:name="count4.stx"/>
      <outfile xil_pn:name="count4.syr"/>
      <outfile xil_pn:name="count4.xst"/>
      <outfile xil_pn:name="count4_vhdl.prj"/>
      <outfile xil_pn:name="count4_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
