{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 22 20:11:01 2013 " "Info: Processing started: Sun Sep 22 20:11:01 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file lab4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Info: Found entity 1: lab4" {  } { { "lab4.bdf" "" { Schematic "C:/Users/James Liu/Documents/Schoolwork/ECE 2031/lab4/lab4.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab4 " "Info: Elaborating entity \"lab4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "BOR2 inst10 " "Warning: Primitive \"BOR2\" of instance \"inst10\" not used" {  } { { "lab4.bdf" "" { Schematic "C:/Users/James Liu/Documents/Schoolwork/ECE 2031/lab4/lab4.bdf" { { 224 432 496 272 "inst10" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND4 inst12 " "Warning: Primitive \"NAND4\" of instance \"inst12\" not used" {  } { { "lab4.bdf" "" { Schematic "C:/Users/James Liu/Documents/Schoolwork/ECE 2031/lab4/lab4.bdf" { { -24 312 376 56 "inst12" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst8 " "Warning: Primitive \"NAND2\" of instance \"inst8\" not used" {  } { { "lab4.bdf" "" { Schematic "C:/Users/James Liu/Documents/Schoolwork/ECE 2031/lab4/lab4.bdf" { { 232 312 376 280 "inst8" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT NOT_Q1 " "Warning: Primitive \"NOT\" of instance \"NOT_Q1\" not used" {  } { { "lab4.bdf" "" { Schematic "C:/Users/James Liu/Documents/Schoolwork/ECE 2031/lab4/lab4.bdf" { { 0 192 240 32 "NOT_Q1" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT NOT_X1 " "Warning: Primitive \"NOT\" of instance \"NOT_X1\" not used" {  } { { "lab4.bdf" "" { Schematic "C:/Users/James Liu/Documents/Schoolwork/ECE 2031/lab4/lab4.bdf" { { 200 192 240 232 "NOT_X1" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "DFF Q0 " "Warning: Primitive \"DFF\" of instance \"Q0\" not used" {  } { { "lab4.bdf" "" { Schematic "C:/Users/James Liu/Documents/Schoolwork/ECE 2031/lab4/lab4.bdf" { { 224 536 600 304 "Q0" "" } } } }  } 0 0 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Z GND " "Warning (13410): Pin \"Z\" is stuck at GND" {  } { { "lab4.bdf" "" { Schematic "C:/Users/James Liu/Documents/Schoolwork/ECE 2031/lab4/lab4.bdf" { { -128 640 816 -112 "Z" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "Q1 " "Info: Register \"Q1\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Warning: Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "Warning (15610): No output dependent on input pin \"CLK\"" {  } { { "lab4.bdf" "" { Schematic "C:/Users/James Liu/Documents/Schoolwork/ECE 2031/lab4/lab4.bdf" { { -136 168 336 -120 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X1 " "Warning (15610): No output dependent on input pin \"X1\"" {  } { { "lab4.bdf" "" { Schematic "C:/Users/James Liu/Documents/Schoolwork/ECE 2031/lab4/lab4.bdf" { { -24 -72 96 -8 "X1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "X0 " "Warning (15610): No output dependent on input pin \"X0\"" {  } { { "lab4.bdf" "" { Schematic "C:/Users/James Liu/Documents/Schoolwork/ECE 2031/lab4/lab4.bdf" { { 88 -72 96 104 "X0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4 " "Info: Implemented 4 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "216 " "Info: Peak virtual memory: 216 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 22 20:11:02 2013 " "Info: Processing ended: Sun Sep 22 20:11:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
