

================================================================
== Vitis HLS Report for 'jpeg2bmp'
================================================================
* Date:           Tue Jun 18 12:24:27 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.615 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_read_markers_1_fu_112        |read_markers_1        |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_huff_make_dhuff_tb_1_fu_136  |huff_make_dhuff_tb_1  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_huff_make_dhuff_tb_2_fu_164  |huff_make_dhuff_tb_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_decode_1_fu_176              |decode_1              |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +---------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     222|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       18|    18|     8672|   19576|    0|
|Memory               |        7|     -|       44|      52|    0|
|Multiplexer          |        -|     -|        -|     671|    -|
|Register             |        -|     -|      153|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       25|    18|     8869|   20521|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        1|    ~0|        1|       4|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |       ~0|    ~0|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+------+-------+-----+
    |             Instance            |        Module        | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +---------------------------------+----------------------+---------+----+------+-------+-----+
    |grp_decode_1_fu_176              |decode_1              |       12|  17|  6513|  11092|    0|
    |grp_huff_make_dhuff_tb_1_fu_136  |huff_make_dhuff_tb_1  |        3|   0|   538|   1186|    0|
    |grp_huff_make_dhuff_tb_2_fu_164  |huff_make_dhuff_tb_2  |        3|   0|   550|   1077|    0|
    |mul_17s_17s_32_1_1_U234          |mul_17s_17s_32_1_1    |        0|   1|     0|      5|    0|
    |grp_read_markers_1_fu_112        |read_markers_1        |        0|   0|  1071|   6216|    0|
    +---------------------------------+----------------------+---------+----+------+-------+-----+
    |Total                            |                      |       18|  18|  8672|  19576|    0|
    +---------------------------------+----------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |             Memory             |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |p_jinfo_ac_xhuff_tbl_huffval_U  |p_jinfo_ac_xhuff_tbl_huffval_RAM_AUTO_1R1W  |        1|   0|   0|    0|  1154|    8|     1|         9232|
    |p_jinfo_dc_dhuff_tbl_maxcode_U  |p_jinfo_dc_dhuff_tbl_maxcode_RAM_AUTO_1R1W  |        2|   0|   0|    0|    72|   32|     1|         2304|
    |p_jinfo_ac_dhuff_tbl_maxcode_U  |p_jinfo_dc_dhuff_tbl_maxcode_RAM_AUTO_1R1W  |        2|   0|   0|    0|    72|   32|     1|         2304|
    |p_jinfo_dc_dhuff_tbl_mincode_U  |p_jinfo_dc_dhuff_tbl_mincode_RAM_AUTO_1R1W  |        0|  11|  13|    0|    72|   11|     1|          792|
    |p_jinfo_dc_dhuff_tbl_valptr_U   |p_jinfo_dc_dhuff_tbl_mincode_RAM_AUTO_1R1W  |        0|  11|  13|    0|    72|   11|     1|          792|
    |p_jinfo_ac_dhuff_tbl_valptr_U   |p_jinfo_dc_dhuff_tbl_mincode_RAM_AUTO_1R1W  |        0|  11|  13|    0|    72|   11|     1|          792|
    |p_jinfo_ac_dhuff_tbl_mincode_U  |p_jinfo_dc_dhuff_tbl_mincode_RAM_AUTO_1R1W  |        0|  11|  13|    0|    72|   11|     1|          792|
    |p_jinfo_dc_xhuff_tbl_bits_U     |p_jinfo_dc_xhuff_tbl_bits_RAM_AUTO_1R1W     |        1|   0|   0|    0|   200|    8|     1|         1600|
    |p_jinfo_quant_tbl_quantval_U    |p_jinfo_quant_tbl_quantval_RAM_AUTO_1R1W    |        1|   0|   0|    0|   256|   16|     1|         4096|
    +--------------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                           |                                            |        7|  44|  52|    0|  2042|  140|     9|        22704|
    +--------------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1207_1_fu_310_p2   |         +|   0|  0|  24|          17|           1|
    |add_ln1207_fu_236_p2     |         +|   0|  0|  24|          17|           2|
    |add_ln1208_1_fu_398_p2   |         +|   0|  0|  24|          17|           1|
    |add_ln1208_fu_324_p2     |         +|   0|  0|  24|          17|           2|
    |sub_ln1207_1_fu_274_p2   |         -|   0|  0|  23|           1|          16|
    |sub_ln1207_fu_250_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln1208_1_fu_362_p2   |         -|   0|  0|  23|           1|          16|
    |sub_ln1208_fu_338_p2     |         -|   0|  0|  24|           1|          17|
    |select_ln1207_fu_298_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln1208_fu_386_p3  |    select|   0|  0|  16|           1|          16|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 222|          74|         104|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |                          Name                          | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                               |  65|         13|    1|         13|
    |grp_huff_make_dhuff_tb_1_fu_136_p_dhtbl_maxcode_offset  |  14|          3|    1|          3|
    |grp_huff_make_dhuff_tb_1_fu_136_p_dhtbl_maxcode_q0      |  14|          3|   32|         96|
    |grp_huff_make_dhuff_tb_1_fu_136_p_dhtbl_mincode_offset  |  14|          3|    1|          3|
    |grp_huff_make_dhuff_tb_1_fu_136_p_dhtbl_valptr_offset   |  14|          3|    1|          3|
    |grp_huff_make_dhuff_tb_1_fu_136_p_xhtbl_bits_offset     |  20|          4|   10|         40|
    |p_jinfo_ac_dhuff_tbl_maxcode_address0                   |  20|          4|    7|         28|
    |p_jinfo_ac_dhuff_tbl_maxcode_address1                   |  14|          3|    7|         21|
    |p_jinfo_ac_dhuff_tbl_maxcode_ce0                        |  20|          4|    1|          4|
    |p_jinfo_ac_dhuff_tbl_maxcode_ce1                        |  14|          3|    1|          3|
    |p_jinfo_ac_dhuff_tbl_maxcode_d0                         |  14|          3|   32|         96|
    |p_jinfo_ac_dhuff_tbl_maxcode_d1                         |  14|          3|   32|         96|
    |p_jinfo_ac_dhuff_tbl_maxcode_we0                        |  14|          3|    1|          3|
    |p_jinfo_ac_dhuff_tbl_maxcode_we1                        |  14|          3|    1|          3|
    |p_jinfo_ac_dhuff_tbl_mincode_address0                   |  20|          4|    7|         28|
    |p_jinfo_ac_dhuff_tbl_mincode_ce0                        |  20|          4|    1|          4|
    |p_jinfo_ac_dhuff_tbl_mincode_d0                         |  14|          3|   11|         33|
    |p_jinfo_ac_dhuff_tbl_mincode_we0                        |  14|          3|    1|          3|
    |p_jinfo_ac_dhuff_tbl_valptr_address0                    |  20|          4|    7|         28|
    |p_jinfo_ac_dhuff_tbl_valptr_ce0                         |  20|          4|    1|          4|
    |p_jinfo_ac_dhuff_tbl_valptr_d0                          |  14|          3|   11|         33|
    |p_jinfo_ac_dhuff_tbl_valptr_we0                         |  14|          3|    1|          3|
    |p_jinfo_ac_xhuff_tbl_huffval_address0                   |  14|          3|   11|         33|
    |p_jinfo_ac_xhuff_tbl_huffval_ce0                        |  14|          3|    1|          3|
    |p_jinfo_ac_xhuff_tbl_huffval_we0                        |   9|          2|    1|          2|
    |p_jinfo_dc_dhuff_tbl_maxcode_address0                   |  14|          3|    7|         21|
    |p_jinfo_dc_dhuff_tbl_maxcode_ce0                        |  14|          3|    1|          3|
    |p_jinfo_dc_dhuff_tbl_maxcode_ce1                        |   9|          2|    1|          2|
    |p_jinfo_dc_dhuff_tbl_maxcode_we0                        |   9|          2|    1|          2|
    |p_jinfo_dc_dhuff_tbl_maxcode_we1                        |   9|          2|    1|          2|
    |p_jinfo_dc_dhuff_tbl_mincode_address0                   |  14|          3|    7|         21|
    |p_jinfo_dc_dhuff_tbl_mincode_ce0                        |  14|          3|    1|          3|
    |p_jinfo_dc_dhuff_tbl_mincode_we0                        |   9|          2|    1|          2|
    |p_jinfo_dc_dhuff_tbl_valptr_address0                    |  14|          3|    7|         21|
    |p_jinfo_dc_dhuff_tbl_valptr_ce0                         |  14|          3|    1|          3|
    |p_jinfo_dc_dhuff_tbl_valptr_we0                         |   9|          2|    1|          2|
    |p_jinfo_dc_xhuff_tbl_bits_address0                      |  20|          4|    8|         32|
    |p_jinfo_dc_xhuff_tbl_bits_ce0                           |  20|          4|    1|          4|
    |p_jinfo_dc_xhuff_tbl_bits_we0                           |   9|          2|    1|          2|
    |p_jinfo_quant_tbl_quantval_address0                     |  14|          3|    8|         24|
    |p_jinfo_quant_tbl_quantval_ce0                          |  14|          3|    1|          3|
    |p_jinfo_quant_tbl_quantval_ce1                          |   9|          2|    1|          2|
    |p_jinfo_quant_tbl_quantval_we0                          |   9|          2|    1|          2|
    |p_jinfo_quant_tbl_quantval_we1                          |   9|          2|    1|          2|
    +--------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                   | 671|        141|  232|        739|
    +--------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |add_ln1207_1_reg_444                          |  17|   0|   17|          0|
    |add_ln1208_1_reg_449                          |  17|   0|   17|          0|
    |ap_CS_fsm                                     |  12|   0|   12|          0|
    |grp_decode_1_fu_176_ap_start_reg              |   1|   0|    1|          0|
    |grp_huff_make_dhuff_tb_1_fu_136_ap_start_reg  |   1|   0|    1|          0|
    |grp_huff_make_dhuff_tb_2_fu_164_ap_start_reg  |   1|   0|    1|          0|
    |grp_read_markers_1_fu_112_ap_start_reg        |   1|   0|    1|          0|
    |p_jinfo_MCUWidth                              |  17|   0|   17|          0|
    |p_jinfo_NumMCU                                |  32|   0|   32|          0|
    |p_jinfo_ac_dhuff_tbl_ml_0                     |   7|   0|    7|          0|
    |p_jinfo_dc_dhuff_tbl_ml_0                     |   7|   0|    7|          0|
    |p_jinfo_image_height                          |  16|   0|   16|          0|
    |p_jinfo_image_width                           |  16|   0|   16|          0|
    |p_jinfo_jpeg_data                             |   8|   0|    8|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 153|   0|  153|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|      jpeg2bmp|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|      jpeg2bmp|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|      jpeg2bmp|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|      jpeg2bmp|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|      jpeg2bmp|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|      jpeg2bmp|  return value|
|inputVector_address0   |  out|   13|   ap_memory|   inputVector|         array|
|inputVector_ce0        |  out|    1|   ap_memory|   inputVector|         array|
|inputVector_we0        |  out|    1|   ap_memory|   inputVector|         array|
|inputVector_d0         |  out|    8|   ap_memory|   inputVector|         array|
|inputVector_q0         |   in|    8|   ap_memory|   inputVector|         array|
|inputVector_address1   |  out|   13|   ap_memory|   inputVector|         array|
|inputVector_ce1        |  out|    1|   ap_memory|   inputVector|         array|
|inputVector_we1        |  out|    1|   ap_memory|   inputVector|         array|
|inputVector_d1         |  out|    8|   ap_memory|   inputVector|         array|
|inputVector_q1         |   in|    8|   ap_memory|   inputVector|         array|
|jpegSize               |   in|   32|     ap_none|      jpegSize|        scalar|
|outputVector_address0  |  out|   16|   ap_memory|  outputVector|         array|
|outputVector_ce0       |  out|    1|   ap_memory|  outputVector|         array|
|outputVector_we0       |  out|    1|   ap_memory|  outputVector|         array|
|outputVector_d0        |  out|    8|   ap_memory|  outputVector|         array|
+-----------------------+-----+-----+------------+--------------+--------------+

