<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543099825338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543099825346 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 24 17:50:25 2018 " "Processing started: Sat Nov 24 17:50:25 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543099825346 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099825346 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099825346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543099826851 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543099826851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_80x40.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_80x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_80x40 " "Found entity 1: memory_address_translator_80x40" {  } { { "memory_address_translator_80x40.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_80x40.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099846812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099846812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_middle_states.v 0 0 " "Found 0 design units, including 0 entities, in source file data_middle_states.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099846821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_game_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file data_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_game_flow " "Found entity 1: data_game_flow" {  } { { "data_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099846835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099846835 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_game_flow.v(34) " "Verilog HDL Declaration information at control_game_flow.v(34): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846847 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_begin STAGE_1_BEGIN control_game_flow.v(36) " "Verilog HDL Declaration information at control_game_flow.v(36): object \"stage_1_begin\" differs only in case from object \"STAGE_1_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_draw_tower STAGE_1_DRAW_TOWER control_game_flow.v(37) " "Verilog HDL Declaration information at control_game_flow.v(37): object \"stage_1_draw_tower\" differs only in case from object \"STAGE_1_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_in_progress STAGE_1_IN_PROGRESS control_game_flow.v(38) " "Verilog HDL Declaration information at control_game_flow.v(38): object \"stage_1_in_progress\" differs only in case from object \"STAGE_1_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_done STAGE_1_DONE control_game_flow.v(39) " "Verilog HDL Declaration information at control_game_flow.v(39): object \"stage_1_done\" differs only in case from object \"STAGE_1_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_begin STAGE_2_BEGIN control_game_flow.v(42) " "Verilog HDL Declaration information at control_game_flow.v(42): object \"stage_2_begin\" differs only in case from object \"STAGE_2_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_draw_tower STAGE_2_DRAW_TOWER control_game_flow.v(43) " "Verilog HDL Declaration information at control_game_flow.v(43): object \"stage_2_draw_tower\" differs only in case from object \"STAGE_2_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_in_progress STAGE_2_IN_PROGRESS control_game_flow.v(44) " "Verilog HDL Declaration information at control_game_flow.v(44): object \"stage_2_in_progress\" differs only in case from object \"STAGE_2_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_done STAGE_2_DONE control_game_flow.v(45) " "Verilog HDL Declaration information at control_game_flow.v(45): object \"stage_2_done\" differs only in case from object \"STAGE_2_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_begin STAGE_3_BEGIN control_game_flow.v(48) " "Verilog HDL Declaration information at control_game_flow.v(48): object \"stage_3_begin\" differs only in case from object \"STAGE_3_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_draw_tower STAGE_3_DRAW_TOWER control_game_flow.v(49) " "Verilog HDL Declaration information at control_game_flow.v(49): object \"stage_3_draw_tower\" differs only in case from object \"STAGE_3_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_in_progress STAGE_3_IN_PROGRESS control_game_flow.v(50) " "Verilog HDL Declaration information at control_game_flow.v(50): object \"stage_3_in_progress\" differs only in case from object \"STAGE_3_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846849 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_done STAGE_3_DONE control_game_flow.v(51) " "Verilog HDL Declaration information at control_game_flow.v(51): object \"stage_3_done\" differs only in case from object \"STAGE_3_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846850 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN control_game_flow.v(53) " "Verilog HDL Declaration information at control_game_flow.v(53): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_game_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file control_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_game_flow " "Found entity 1: control_game_flow" {  } { { "control_game_flow.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099846855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099846855 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_car.v(4) " "Verilog HDL Declaration information at draw_car.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846862 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_car.v(5) " "Verilog HDL Declaration information at draw_car.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/draw_car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/draw_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_car " "Found entity 1: draw_car" {  } { { "car/draw_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/draw_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099846872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099846872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/data_car.v 2 2 " "Found 2 design units, including 2 entities, in source file car/data_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_car " "Found entity 1: datapath_car" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099846891 ""} { "Info" "ISGN_ENTITY_NAME" "2 DelayCounter " "Found entity 2: DelayCounter" {  } { { "car/data_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/data_car.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099846891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099846891 ""}
{ "Error" "EVRFX_VERI_BAD_DIRECTIVE" "control_car.v(33) " "Verilog HDL Compiler Directive error at control_car.v(33): missing Compiler Directive" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 33 0 0 } }  } 0 10108 "Verilog HDL Compiler Directive error at %1!s!: missing Compiler Directive" 0 0 "Analysis & Synthesis" 0 -1 1543099846902 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_car.v(12) " "Verilog HDL Declaration information at control_car.v(12): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY control_car.v(13) " "Verilog HDL Declaration information at control_car.v(13): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_car DRAW_CAR control_car.v(14) " "Verilog HDL Declaration information at control_car.v(14): object \"draw_car\" differs only in case from object \"DRAW_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_car ERASE_CAR control_car.v(16) " "Verilog HDL Declaration information at control_car.v(16): object \"erase_car\" differs only in case from object \"ERASE_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "increment INCREMENT control_car.v(17) " "Verilog HDL Declaration information at control_car.v(17): object \"increment\" differs only in case from object \"INCREMENT\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846906 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "control_car control_car.v(1) " "Ignored design unit \"control_car\" at control_car.v(1) due to previous errors" {  } { { "car/control_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/control_car.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1543099846906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/control_car.v 0 0 " "Found 0 design units, including 0 entities, in source file car/control_car.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099846906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/car.v" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car/car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/car/car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099846930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099846930 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_tower.v(4) " "Verilog HDL Declaration information at draw_tower.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846942 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_tower.v(5) " "Verilog HDL Declaration information at draw_tower.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099846942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_tower " "Found entity 1: draw_tower" {  } { { "draw_tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099846953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099846953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_files/vga_pll.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099846970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099846970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_files/vga_controller.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099846972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099846972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_files/vga_address_translator.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/vga_files/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "data_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/data_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847038 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "top_left TOP_LEFT control_towerplacer.v(19) " "Verilog HDL Declaration information at control_towerplacer.v(19): object \"top_left\" differs only in case from object \"TOP_LEFT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847062 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_square DRAW_SQUARE control_towerplacer.v(17) " "Verilog HDL Declaration information at control_towerplacer.v(17): object \"draw_square\" differs only in case from object \"DRAW_SQUARE\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down MOVE_DOWN control_towerplacer.v(13) " "Verilog HDL Declaration information at control_towerplacer.v(13): object \"move_down\" differs only in case from object \"MOVE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down_wait MOVE_DOWN_WAIT control_towerplacer.v(15) " "Verilog HDL Declaration information at control_towerplacer.v(15): object \"move_down_wait\" differs only in case from object \"MOVE_DOWN_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right MOVE_RIGHT control_towerplacer.v(14) " "Verilog HDL Declaration information at control_towerplacer.v(14): object \"move_right\" differs only in case from object \"MOVE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right_wait MOVE_RIGHT_WAIT control_towerplacer.v(16) " "Verilog HDL Declaration information at control_towerplacer.v(16): object \"move_right_wait\" differs only in case from object \"MOVE_RIGHT_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_tower DRAW_TOWER control_towerplacer.v(18) " "Verilog HDL Declaration information at control_towerplacer.v(18): object \"draw_tower\" differs only in case from object \"DRAW_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847073 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_right ERASE_SQUARE_RIGHT control_towerplacer.v(20) " "Verilog HDL Declaration information at control_towerplacer.v(20): object \"erase_square_right\" differs only in case from object \"ERASE_SQUARE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_down ERASE_SQUARE_DOWN control_towerplacer.v(21) " "Verilog HDL Declaration information at control_towerplacer.v(21): object \"erase_square_down\" differs only in case from object \"ERASE_SQUARE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847074 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_tower ERASE_SQUARE_TOWER control_towerplacer.v(23) " "Verilog HDL Declaration information at control_towerplacer.v(23): object \"erase_square_tower\" differs only in case from object \"ERASE_SQUARE_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file control_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_towerplacer " "Found entity 1: control_towerplacer" {  } { { "control_towerplacer.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/control_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece241project.v 1 1 " "Found 1 design units, including 1 entities, in source file ece241project.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE241Project " "Found entity 1: ECE241Project" {  } { { "ECE241Project.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ECE241Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_square_grid_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_square_grid_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_square_grid_selection " "Found entity 1: ram400x9_square_grid_selection" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_square_grid_selection.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_tower " "Found entity 1: ram400x9_tower" {  } { { "ram400x9_tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_tower.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_car.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_car " "Found entity 1: ram400x9_car" {  } { { "ram400x9_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram400x9_car.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_20x20.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_20x20.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_20x20 " "Found entity 1: memory_address_translator_20x20" {  } { { "memory_address_translator_20x20.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_20x20.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram19200x9_map_background.v 1 1 " "Found 1 design units, including 1 entities, in source file ram19200x9_map_background.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram19200x9_map_background " "Found entity 1: ram19200x9_map_background" {  } { { "ram19200x9_map_background.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/ram19200x9_map_background.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tower.v 1 1 " "Found 1 design units, including 1 entities, in source file tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 tower " "Found entity 1: tower" {  } { { "tower.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x grid_selection_square.v(4) " "Verilog HDL Declaration information at grid_selection_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/grid_selection_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y grid_selection_square.v(5) " "Verilog HDL Declaration information at grid_selection_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/grid_selection_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid_selection_square.v 1 1 " "Found 1 design units, including 1 entities, in source file grid_selection_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_selection_square " "Found entity 1: grid_selection_square" {  } { { "grid_selection_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/grid_selection_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_square.v(4) " "Verilog HDL Declaration information at draw_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847254 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_square.v(5) " "Verilog HDL Declaration information at draw_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_square.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_square_grid " "Found entity 1: draw_square_grid" {  } { { "draw_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847263 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x erase_square.v(4) " "Verilog HDL Declaration information at erase_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y erase_square.v(5) " "Verilog HDL Declaration information at erase_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_square.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_square " "Found entity 1: erase_square" {  } { { "erase_square.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_160x120.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_160x120.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_160x120 " "Found entity 1: memory_address_translator_160x120" {  } { { "memory_address_translator_160x120.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/memory_address_translator_160x120.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847285 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x erase_car.v(4) " "Verilog HDL Declaration information at erase_car.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "erase_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y erase_car.v(5) " "Verilog HDL Declaration information at erase_car.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "erase_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543099847303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_car.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_car_background " "Found entity 1: erase_car_background" {  } { { "erase_car.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/erase_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "towers.v 1 1 " "Found 1 design units, including 1 entities, in source file towers.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOWERS " "Found entity 1: TOWERS" {  } { { "TOWERS.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/TOWERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cars.v 2 2 " "Found 2 design units, including 2 entities, in source file cars.v" { { "Info" "ISGN_ENTITY_NAME" "1 CARS " "Found entity 1: CARS" {  } { { "CARS.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/CARS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847352 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameCounter_30 " "Found entity 2: FrameCounter_30" {  } { { "CARS.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/CARS.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847352 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"draw_WIN\";  expecting \";\" middle_states.v(82) " "Verilog HDL syntax error at middle_states.v(82) near text: \"draw_WIN\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "middle_states.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 82 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543099847381 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endmodule\";  expecting \".\", or \"(\" middle_states.v(231) " "Verilog HDL syntax error at middle_states.v(231) near text: \"endmodule\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "middle_states.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/middle_states.v" 231 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1543099847382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middle_states.v 0 0 " "Found 0 design units, including 0 entities, in source file middle_states.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_middle_states.v 0 0 " "Found 0 design units, including 0 entities, in source file control_middle_states.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_lose.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_LOSE " "Found entity 1: rom19200x9_LOSE" {  } { { "rom19200x9_LOSE.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_LOSE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_win.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_win.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_WIN " "Found entity 1: rom19200x9_WIN" {  } { { "rom19200x9_WIN.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_WIN.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_save_gpa.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_save_gpa.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_SAVE_GPA " "Found entity 1: rom19200x9_SAVE_GPA" {  } { { "rom19200x9_SAVE_GPA.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom19200x9_SAVE_GPA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_1_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_1_start " "Found entity 1: rom3200x9_stage_1_start" {  } { { "rom3200x9_stage_1_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_1_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_1_clear " "Found entity 1: rom3200x9_stage_1_clear" {  } { { "rom3200x9_stage_1_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_1_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_2_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_2_start " "Found entity 1: rom3200x9_stage_2_start" {  } { { "rom3200x9_stage_2_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_2_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_2_clear " "Found entity 1: rom3200x9_stage_2_clear" {  } { { "rom3200x9_stage_2_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_2_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_3_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_3_start " "Found entity 1: rom3200x9_stage_3_start" {  } { { "rom3200x9_stage_3_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_3_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_3_clear " "Found entity 1: rom3200x9_stage_3_clear" {  } { { "rom3200x9_stage_3_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/rom3200x9_stage_3_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_win.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_win.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_WIN " "Found entity 1: draw_WIN" {  } { { "draw_WIN.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_WIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_lose.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_LOSE " "Found entity 1: draw_LOSE" {  } { { "draw_LOSE.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_LOSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_save_gpa.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_save_gpa.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_SAVE_GPA " "Found entity 1: draw_SAVE_GPA" {  } { { "draw_SAVE_GPA.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_SAVE_GPA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_1_start.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_1_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_1_start " "Found entity 1: draw_stage_1_start" {  } { { "draw_stage_1_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847639 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/memory_address_translator_80x40.v " "Can't analyze file -- file output_files/memory_address_translator_80x40.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543099847651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_1_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_1_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_1_clear " "Found entity 1: draw_stage_1_clear" {  } { { "draw_stage_1_clear.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_1_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_2_start.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_2_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_2_start " "Found entity 1: draw_stage_2_start" {  } { { "draw_stage_2_start.v" "" { Text "C:/Users/Maya Murmann/ece241-git/ECE241_Project/draw_stage_2_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543099847694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847694 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Maya Murmann/ece241-git/ECE241_Project/output_files/ECE241Project.map.smsg " "Generated suppressed messages file C:/Users/Maya Murmann/ece241-git/ECE241_Project/output_files/ECE241Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099847942 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543099848285 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Nov 24 17:50:48 2018 " "Processing ended: Sat Nov 24 17:50:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543099848285 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543099848285 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543099848285 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543099848285 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543125733494 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543125733504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 01:02:13 2018 " "Processing started: Sun Nov 25 01:02:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543125733504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125733504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE241Project -c ECE241Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125733504 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543125735364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543125735364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_80x40.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_80x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_80x40 " "Found entity 1: memory_address_translator_80x40" {  } { { "memory_address_translator_80x40.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_80x40.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_game_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file data_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_game_flow " "Found entity 1: data_game_flow" {  } { { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761291 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_game_flow.v(34) " "Verilog HDL Declaration information at control_game_flow.v(34): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761299 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_begin STAGE_1_BEGIN control_game_flow.v(37) " "Verilog HDL Declaration information at control_game_flow.v(37): object \"stage_1_begin\" differs only in case from object \"STAGE_1_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_draw_tower STAGE_1_DRAW_TOWER control_game_flow.v(38) " "Verilog HDL Declaration information at control_game_flow.v(38): object \"stage_1_draw_tower\" differs only in case from object \"STAGE_1_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_in_progress STAGE_1_IN_PROGRESS control_game_flow.v(39) " "Verilog HDL Declaration information at control_game_flow.v(39): object \"stage_1_in_progress\" differs only in case from object \"STAGE_1_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_1_done STAGE_1_DONE control_game_flow.v(40) " "Verilog HDL Declaration information at control_game_flow.v(40): object \"stage_1_done\" differs only in case from object \"STAGE_1_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_begin STAGE_2_BEGIN control_game_flow.v(43) " "Verilog HDL Declaration information at control_game_flow.v(43): object \"stage_2_begin\" differs only in case from object \"STAGE_2_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_draw_tower STAGE_2_DRAW_TOWER control_game_flow.v(44) " "Verilog HDL Declaration information at control_game_flow.v(44): object \"stage_2_draw_tower\" differs only in case from object \"STAGE_2_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_in_progress STAGE_2_IN_PROGRESS control_game_flow.v(45) " "Verilog HDL Declaration information at control_game_flow.v(45): object \"stage_2_in_progress\" differs only in case from object \"STAGE_2_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_2_done STAGE_2_DONE control_game_flow.v(46) " "Verilog HDL Declaration information at control_game_flow.v(46): object \"stage_2_done\" differs only in case from object \"STAGE_2_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_begin STAGE_3_BEGIN control_game_flow.v(49) " "Verilog HDL Declaration information at control_game_flow.v(49): object \"stage_3_begin\" differs only in case from object \"STAGE_3_BEGIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_draw_tower STAGE_3_DRAW_TOWER control_game_flow.v(50) " "Verilog HDL Declaration information at control_game_flow.v(50): object \"stage_3_draw_tower\" differs only in case from object \"STAGE_3_DRAW_TOWER\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761300 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_in_progress STAGE_3_IN_PROGRESS control_game_flow.v(51) " "Verilog HDL Declaration information at control_game_flow.v(51): object \"stage_3_in_progress\" differs only in case from object \"STAGE_3_IN_PROGRESS\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stage_3_done STAGE_3_DONE control_game_flow.v(52) " "Verilog HDL Declaration information at control_game_flow.v(52): object \"stage_3_done\" differs only in case from object \"STAGE_3_DONE\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 52 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761301 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN control_game_flow.v(54) " "Verilog HDL Declaration information at control_game_flow.v(54): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_game_flow.v 1 1 " "Found 1 design units, including 1 entities, in source file control_game_flow.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_game_flow " "Found entity 1: control_game_flow" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761303 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_car.v(4) " "Verilog HDL Declaration information at draw_car.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761315 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_car.v(5) " "Verilog HDL Declaration information at draw_car.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/draw_car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/draw_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_car " "Found entity 1: draw_car" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/data_car.v 2 2 " "Found 2 design units, including 2 entities, in source file car/data_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_car " "Found entity 1: datapath_car" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761336 ""} { "Info" "ISGN_ENTITY_NAME" "2 DelayCounter " "Found entity 2: DelayCounter" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761336 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wait_start WAIT_START control_car.v(12) " "Verilog HDL Declaration information at control_car.v(12): object \"wait_start\" differs only in case from object \"WAIT_START\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 12 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "delay DELAY control_car.v(13) " "Verilog HDL Declaration information at control_car.v(13): object \"delay\" differs only in case from object \"DELAY\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_car DRAW_CAR control_car.v(14) " "Verilog HDL Declaration information at control_car.v(14): object \"draw_car\" differs only in case from object \"DRAW_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_car ERASE_CAR control_car.v(16) " "Verilog HDL Declaration information at control_car.v(16): object \"erase_car\" differs only in case from object \"ERASE_CAR\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761350 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "increment INCREMENT control_car.v(17) " "Verilog HDL Declaration information at control_car.v(17): object \"increment\" differs only in case from object \"INCREMENT\" in the same scope" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/control_car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/control_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_car " "Found entity 1: control_car" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car/car.v 1 1 " "Found 1 design units, including 1 entities, in source file car/car.v" { { "Info" "ISGN_ENTITY_NAME" "1 car " "Found entity 1: car" {  } { { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761367 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_tower.v(4) " "Verilog HDL Declaration information at draw_tower.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761380 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_tower.v(5) " "Verilog HDL Declaration information at draw_tower.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_tower " "Found entity 1: draw_tower" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_files/vga_controller.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_files/vga_address_translator.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_files/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_files/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file data_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761466 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "top_left TOP_LEFT control_towerplacer.v(19) " "Verilog HDL Declaration information at control_towerplacer.v(19): object \"top_left\" differs only in case from object \"TOP_LEFT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_square DRAW_SQUARE control_towerplacer.v(17) " "Verilog HDL Declaration information at control_towerplacer.v(17): object \"draw_square\" differs only in case from object \"DRAW_SQUARE\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down MOVE_DOWN control_towerplacer.v(13) " "Verilog HDL Declaration information at control_towerplacer.v(13): object \"move_down\" differs only in case from object \"MOVE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_down_wait MOVE_DOWN_WAIT control_towerplacer.v(15) " "Verilog HDL Declaration information at control_towerplacer.v(15): object \"move_down_wait\" differs only in case from object \"MOVE_DOWN_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right MOVE_RIGHT control_towerplacer.v(14) " "Verilog HDL Declaration information at control_towerplacer.v(14): object \"move_right\" differs only in case from object \"MOVE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "move_right_wait MOVE_RIGHT_WAIT control_towerplacer.v(16) " "Verilog HDL Declaration information at control_towerplacer.v(16): object \"move_right_wait\" differs only in case from object \"MOVE_RIGHT_WAIT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "draw_tower DRAW_TOWER control_towerplacer.v(18) " "Verilog HDL Declaration information at control_towerplacer.v(18): object \"draw_tower\" differs only in case from object \"DRAW_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_right ERASE_SQUARE_RIGHT control_towerplacer.v(20) " "Verilog HDL Declaration information at control_towerplacer.v(20): object \"erase_square_right\" differs only in case from object \"ERASE_SQUARE_RIGHT\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_down ERASE_SQUARE_DOWN control_towerplacer.v(21) " "Verilog HDL Declaration information at control_towerplacer.v(21): object \"erase_square_down\" differs only in case from object \"ERASE_SQUARE_DOWN\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "erase_square_tower ERASE_SQUARE_TOWER control_towerplacer.v(23) " "Verilog HDL Declaration information at control_towerplacer.v(23): object \"erase_square_tower\" differs only in case from object \"ERASE_SQUARE_TOWER\" in the same scope" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_towerplacer.v 1 1 " "Found 1 design units, including 1 entities, in source file control_towerplacer.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_towerplacer " "Found entity 1: control_towerplacer" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ece241project.v 1 1 " "Found 1 design units, including 1 entities, in source file ece241project.v" { { "Info" "ISGN_ENTITY_NAME" "1 ECE241Project " "Found entity 1: ECE241Project" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_square_grid_selection.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_square_grid_selection.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_square_grid_selection " "Found entity 1: ram400x9_square_grid_selection" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_tower.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_tower " "Found entity 1: ram400x9_tower" {  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram400x9_car.v 1 1 " "Found 1 design units, including 1 entities, in source file ram400x9_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram400x9_car " "Found entity 1: ram400x9_car" {  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_20x20.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_20x20.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_20x20 " "Found entity 1: memory_address_translator_20x20" {  } { { "memory_address_translator_20x20.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_20x20.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram19200x9_map_background.v 1 1 " "Found 1 design units, including 1 entities, in source file ram19200x9_map_background.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram19200x9_map_background " "Found entity 1: ram19200x9_map_background" {  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tower.v 1 1 " "Found 1 design units, including 1 entities, in source file tower.v" { { "Info" "ISGN_ENTITY_NAME" "1 tower " "Found entity 1: tower" {  } { { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761551 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x grid_selection_square.v(4) " "Verilog HDL Declaration information at grid_selection_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761558 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y grid_selection_square.v(5) " "Verilog HDL Declaration information at grid_selection_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grid_selection_square.v 1 1 " "Found 1 design units, including 1 entities, in source file grid_selection_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 grid_selection_square " "Found entity 1: grid_selection_square" {  } { { "grid_selection_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/grid_selection_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x draw_square.v(4) " "Verilog HDL Declaration information at draw_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761574 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y draw_square.v(5) " "Verilog HDL Declaration information at draw_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_square.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_square_grid " "Found entity 1: draw_square_grid" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x erase_square.v(4) " "Verilog HDL Declaration information at erase_square.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761590 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y erase_square.v(5) " "Verilog HDL Declaration information at erase_square.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_square.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_square.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_square " "Found entity 1: erase_square" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory_address_translator_160x120.v 1 1 " "Found 1 design units, including 1 entities, in source file memory_address_translator_160x120.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory_address_translator_160x120 " "Found entity 1: memory_address_translator_160x120" {  } { { "memory_address_translator_160x120.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/memory_address_translator_160x120.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_X counter_x erase_car.v(4) " "Verilog HDL Declaration information at erase_car.v(4): object \"COUNTER_X\" differs only in case from object \"counter_x\" in the same scope" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761630 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "COUNTER_Y counter_y erase_car.v(5) " "Verilog HDL Declaration information at erase_car.v(5): object \"COUNTER_Y\" differs only in case from object \"counter_y\" in the same scope" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1543125761630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_car.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_car.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_car_background " "Found entity 1: erase_car_background" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "towers.v 1 1 " "Found 1 design units, including 1 entities, in source file towers.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOWERS " "Found entity 1: TOWERS" {  } { { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cars.v 2 2 " "Found 2 design units, including 2 entities, in source file cars.v" { { "Info" "ISGN_ENTITY_NAME" "1 CARS " "Found entity 1: CARS" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761670 ""} { "Info" "ISGN_ENTITY_NAME" "2 FrameCounter_30 " "Found entity 2: FrameCounter_30" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 160 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "middle_states.v 2 2 " "Found 2 design units, including 2 entities, in source file middle_states.v" { { "Info" "ISGN_ENTITY_NAME" "1 middle_states " "Found entity 1: middle_states" {  } { { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761683 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_2seconds " "Found entity 2: counter_2seconds" {  } { { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_lose.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_LOSE " "Found entity 1: rom19200x9_LOSE" {  } { { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_win.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_win.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_WIN " "Found entity 1: rom19200x9_WIN" {  } { { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom19200x9_save_gpa.v 1 1 " "Found 1 design units, including 1 entities, in source file rom19200x9_save_gpa.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom19200x9_SAVE_GPA " "Found entity 1: rom19200x9_SAVE_GPA" {  } { { "rom19200x9_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_1_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_1_start " "Found entity 1: rom3200x9_stage_1_start" {  } { { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_1_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_1_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_1_clear " "Found entity 1: rom3200x9_stage_1_clear" {  } { { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_2_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_2_start " "Found entity 1: rom3200x9_stage_2_start" {  } { { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_2_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_2_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_2_clear " "Found entity 1: rom3200x9_stage_2_clear" {  } { { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_3_start.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_3_start " "Found entity 1: rom3200x9_stage_3_start" {  } { { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom3200x9_stage_3_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file rom3200x9_stage_3_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom3200x9_stage_3_clear " "Found entity 1: rom3200x9_stage_3_clear" {  } { { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_win.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_win.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_WIN " "Found entity 1: draw_WIN" {  } { { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_lose.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_lose.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_LOSE " "Found entity 1: draw_LOSE" {  } { { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_save_gpa.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_save_gpa.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_SAVE_GPA " "Found entity 1: draw_SAVE_GPA" {  } { { "draw_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_1_start.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_1_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_1_start " "Found entity 1: draw_stage_1_start" {  } { { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_1_clear.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_1_clear.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_1_clear " "Found entity 1: draw_stage_1_clear" {  } { { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_stage_2_start.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_stage_2_start.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_2_start " "Found entity 1: draw_stage_2_start" {  } { { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_map.v 1 1 " "Found 1 design units, including 1 entities, in source file draw_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 draw_map " "Found entity 1: draw_map" {  } { { "draw_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_map.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "erase_80x40.v 1 1 " "Found 1 design units, including 1 entities, in source file erase_80x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 erase_80x40 " "Found entity 1: erase_80x40" {  } { { "erase_80x40.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_80x40.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125761893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125761893 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE241Project " "Elaborating entity \"ECE241Project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543125762959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_game_flow data_game_flow:DGF " "Elaborating entity \"data_game_flow\" for hierarchy \"data_game_flow:DGF\"" {  } { { "ECE241Project.v" "DGF" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125762979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram19200x9_map_background data_game_flow:DGF\|ram19200x9_map_background:Current_State " "Elaborating entity \"ram19200x9_map_background\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\"" {  } { { "data_game_flow.v" "Current_State" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125763002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\"" {  } { { "ram19200x9_map_background.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125763304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\"" {  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125763324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file defense_map_with_turn.mif " "Parameter \"init_file\" = \"defense_map_with_turn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125763324 ""}  } { { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125763324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3q1 " "Found entity 1: altsyncram_t3q1" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125763433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125763433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3q1 data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated " "Elaborating entity \"altsyncram_t3q1\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125763437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125763534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125763534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_7la:decode3 " "Elaborating entity \"decode_7la\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_7la:decode3\"" {  } { { "db/altsyncram_t3q1.tdf" "decode3" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125763539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125763618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125763618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_t3q1.tdf" "rden_decode" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125763623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/mux_ofb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125763705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125763705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_t3q1.tdf" "mux2" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125763710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOWERS data_game_flow:DGF\|TOWERS:T1 " "Elaborating entity \"TOWERS\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\"" {  } { { "data_game_flow.v" "T1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125763800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1 " "Elaborating entity \"tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\"" {  } { { "TOWERS.v" "TOWER1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125763819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0 " "Elaborating entity \"datapath\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\"" {  } { { "tower.v" "d0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125763953 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_grid data_towerplacer.v(42) " "Verilog HDL or VHDL warning at data_towerplacer.v(42): object \"game_grid\" assigned a value but never read" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543125763968 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_towerplacer.v(147) " "Verilog HDL assignment warning at data_towerplacer.v(147): truncated value with size 32 to match size of target (4)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125763968 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_towerplacer.v(148) " "Verilog HDL assignment warning at data_towerplacer.v(148): truncated value with size 39 to match size of target (15)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125763968 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 data_towerplacer.v(164) " "Verilog HDL assignment warning at data_towerplacer.v(164): truncated value with size 32 to match size of target (4)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125763968 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_towerplacer.v(165) " "Verilog HDL assignment warning at data_towerplacer.v(165): truncated value with size 40 to match size of target (15)" {  } { { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125763968 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1 " "Elaborating entity \"draw_tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\"" {  } { { "data_towerplacer.v" "t1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125763970 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_tower.v(61) " "Verilog HDL assignment warning at draw_tower.v(61): truncated value with size 32 to match size of target (5)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125763980 "|ECE241Project|datapath:d0|draw_tower:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_tower.v(63) " "Verilog HDL assignment warning at draw_tower.v(63): truncated value with size 32 to match size of target (5)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125763980 "|ECE241Project|datapath:d0|draw_tower:t1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 draw_tower.v(76) " "Verilog HDL assignment warning at draw_tower.v(76): truncated value with size 32 to match size of target (1)" {  } { { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125763980 "|ECE241Project|datapath:d0|draw_tower:t1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_20x20 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|memory_address_translator_20x20:m1 " "Elaborating entity \"memory_address_translator_20x20\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|memory_address_translator_20x20:m1\"" {  } { { "draw_tower.v" "m1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125763982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_tower data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit " "Elaborating entity \"ram400x9_tower\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\"" {  } { { "draw_tower.v" "tower_unit" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_tower.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764061 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764074 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tower.mif " "Parameter \"init_file\" = \"tower.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764074 ""}  } { { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125764074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vao1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vao1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vao1 " "Found entity 1: altsyncram_vao1" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125764158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125764158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vao1 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated " "Elaborating entity \"altsyncram_vao1\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_square_grid data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1 " "Elaborating entity \"draw_square_grid\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\"" {  } { { "data_towerplacer.v" "s1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764219 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_square.v(61) " "Verilog HDL assignment warning at draw_square.v(61): truncated value with size 32 to match size of target (5)" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125764260 "|ECE241Project|datapath:d0|draw_square_grid:s1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_square.v(63) " "Verilog HDL assignment warning at draw_square.v(63): truncated value with size 32 to match size of target (5)" {  } { { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125764260 "|ECE241Project|datapath:d0|draw_square_grid:s1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_square_grid_selection data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid " "Elaborating entity \"ram400x9_square_grid_selection\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\"" {  } { { "draw_square.v" "select_grid" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_square_grid_selection.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764389 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file square_grid_selection.mif " "Parameter \"init_file\" = \"square_grid_selection.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125764389 ""}  } { { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125764389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9vp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9vp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9vp1 " "Found entity 1: altsyncram_9vp1" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125764475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125764475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9vp1 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated " "Elaborating entity \"altsyncram_9vp1\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_square data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1 " "Elaborating entity \"erase_square\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\"" {  } { { "data_towerplacer.v" "e1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764529 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_square.v(68) " "Verilog HDL assignment warning at erase_square.v(68): truncated value with size 32 to match size of target (5)" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125764538 "|ECE241Project|datapath:d0|erase_square:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_square.v(70) " "Verilog HDL assignment warning at erase_square.v(70): truncated value with size 32 to match size of target (5)" {  } { { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125764538 "|ECE241Project|datapath:d0|erase_square:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_160x120 data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|memory_address_translator_160x120:v1 " "Elaborating entity \"memory_address_translator_160x120\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|memory_address_translator_160x120:v1\"" {  } { { "erase_square.v" "v1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_towerplacer data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|control_towerplacer:c0 " "Elaborating entity \"control_towerplacer\" for hierarchy \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|control_towerplacer:c0\"" {  } { { "tower.v" "c0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764625 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_towerplacer.v(134) " "Verilog HDL Case Statement warning at control_towerplacer.v(134): incomplete case statement has no default case item" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 134 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543125764642 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_towerplacer.v(134) " "Verilog HDL Case Statement information at control_towerplacer.v(134): all case item expressions in this case statement are onehot" {  } { { "control_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_towerplacer.v" 134 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543125764642 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|control_towerplacer:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CARS data_game_flow:DGF\|CARS:C1 " "Elaborating entity \"CARS\" for hierarchy \"data_game_flow:DGF\|CARS:C1\"" {  } { { "data_game_flow.v" "C1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameCounter_30 data_game_flow:DGF\|CARS:C1\|FrameCounter_30:FC1 " "Elaborating entity \"FrameCounter_30\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|FrameCounter_30:FC1\"" {  } { { "CARS.v" "FC1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764971 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 CARS.v(180) " "Verilog HDL assignment warning at CARS.v(180): truncated value with size 32 to match size of target (21)" {  } { { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125764985 "|ECE241Project|data_game_flow:DGF|CARS:C1|FrameCounter_30:FC1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car data_game_flow:DGF\|CARS:C1\|car:CAR0 " "Elaborating entity \"car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\"" {  } { { "CARS.v" "CAR0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125764988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0 " "Elaborating entity \"datapath_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\"" {  } { { "car/car.v" "d0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765008 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "game_grid data_car.v(29) " "Verilog HDL or VHDL warning at data_car.v(29): object \"game_grid\" assigned a value but never read" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543125765028 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(125) " "Verilog HDL assignment warning at data_car.v(125): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765029 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(126) " "Verilog HDL assignment warning at data_car.v(126): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765029 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 data_car.v(129) " "Verilog HDL assignment warning at data_car.v(129): truncated value with size 32 to match size of target (7)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765029 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_car.v(130) " "Verilog HDL assignment warning at data_car.v(130): truncated value with size 40 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765029 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(133) " "Verilog HDL assignment warning at data_car.v(133): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765029 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(134) " "Verilog HDL assignment warning at data_car.v(134): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765029 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 data_car.v(137) " "Verilog HDL assignment warning at data_car.v(137): truncated value with size 32 to match size of target (7)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765029 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "40 15 data_car.v(138) " "Verilog HDL assignment warning at data_car.v(138): truncated value with size 40 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765029 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(141) " "Verilog HDL assignment warning at data_car.v(141): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765029 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "39 15 data_car.v(142) " "Verilog HDL assignment warning at data_car.v(142): truncated value with size 39 to match size of target (15)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765029 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayCounter data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|DelayCounter:d1 " "Elaborating entity \"DelayCounter\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|DelayCounter:d1\"" {  } { { "car/data_car.v" "d1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765031 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 data_car.v(186) " "Verilog HDL assignment warning at data_car.v(186): truncated value with size 32 to match size of target (8)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765048 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|DelayCounter:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 data_car.v(191) " "Verilog HDL assignment warning at data_car.v(191): truncated value with size 32 to match size of target (21)" {  } { { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765048 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|DelayCounter:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1 " "Elaborating entity \"draw_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\"" {  } { { "car/data_car.v" "c1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 draw_car.v(22) " "Verilog HDL assignment warning at draw_car.v(22): truncated value with size 8 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765066 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 5 draw_car.v(23) " "Verilog HDL assignment warning at draw_car.v(23): truncated value with size 7 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765067 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_car.v(59) " "Verilog HDL assignment warning at draw_car.v(59): truncated value with size 32 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765067 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 draw_car.v(61) " "Verilog HDL assignment warning at draw_car.v(61): truncated value with size 32 to match size of target (5)" {  } { { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765067 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram400x9_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit " "Elaborating entity \"ram400x9_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\"" {  } { { "car/draw_car.v" "car_unit" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_car.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765117 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\"" {  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file 4.0.mif " "Parameter \"init_file\" = \"4.0.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 400 " "Parameter \"numwords_a\" = \"400\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765134 ""}  } { { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125765134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0un1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0un1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0un1 " "Found entity 1: altsyncram_0un1" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125765222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125765222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0un1 data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated " "Elaborating entity \"altsyncram_0un1\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_car_background data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1 " "Elaborating entity \"erase_car_background\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\"" {  } { { "car/data_car.v" "e1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765280 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_car.v(63) " "Verilog HDL assignment warning at erase_car.v(63): truncated value with size 32 to match size of target (5)" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765295 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 erase_car.v(65) " "Verilog HDL assignment warning at erase_car.v(65): truncated value with size 32 to match size of target (5)" {  } { { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765295 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_car data_game_flow:DGF\|CARS:C1\|car:CAR0\|control_car:c0 " "Elaborating entity \"control_car\" for hierarchy \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|control_car:c0\"" {  } { { "car/car.v" "c0" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765373 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_car.v(93) " "Verilog HDL Case Statement warning at control_car.v(93): incomplete case statement has no default case item" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 93 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543125765386 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_car.v(93) " "Verilog HDL Case Statement information at control_car.v(93): all case item expressions in this case statement are onehot" {  } { { "car/control_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/control_car.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543125765386 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|control_car:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "middle_states data_game_flow:DGF\|middle_states:m1 " "Elaborating entity \"middle_states\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\"" {  } { { "data_game_flow.v" "m1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765720 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "start_display_done middle_states.v(31) " "Output port \"start_display_done\" at middle_states.v(31) has no driver" {  } { { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1543125765741 "|ECE241Project|data_game_flow:DGF|middle_states:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_SAVE_GPA data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1 " "Elaborating entity \"draw_SAVE_GPA\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\"" {  } { { "middle_states.v" "SG1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_SAVE_GPA.v(54) " "Verilog HDL assignment warning at draw_SAVE_GPA.v(54): truncated value with size 32 to match size of target (8)" {  } { { "draw_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765840 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_SAVE_GPA:SG1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_SAVE_GPA.v(56) " "Verilog HDL assignment warning at draw_SAVE_GPA.v(56): truncated value with size 32 to match size of target (7)" {  } { { "draw_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125765840 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_SAVE_GPA:SG1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom19200x9_SAVE_GPA data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3 " "Elaborating entity \"rom19200x9_SAVE_GPA\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\"" {  } { { "draw_SAVE_GPA.v" "U3" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_SAVE_GPA.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_SAVE_GPA.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765883 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765899 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SAVE_GPA.mif " "Parameter \"init_file\" = \"SAVE_GPA.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125765899 ""}  } { { "rom19200x9_SAVE_GPA.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_SAVE_GPA.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125765899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pfg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pfg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pfg1 " "Found entity 1: altsyncram_pfg1" {  } { { "db/altsyncram_pfg1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_pfg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125765993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125765993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pfg1 data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\|altsyncram_pfg1:auto_generated " "Elaborating entity \"altsyncram_pfg1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_SAVE_GPA:SG1\|rom19200x9_SAVE_GPA:U3\|altsyncram:altsyncram_component\|altsyncram_pfg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125765998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_WIN data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1 " "Elaborating entity \"draw_WIN\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\"" {  } { { "middle_states.v" "W1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766116 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_WIN.v(52) " "Verilog HDL assignment warning at draw_WIN.v(52): truncated value with size 32 to match size of target (8)" {  } { { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125766130 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_WIN:W1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_WIN.v(54) " "Verilog HDL assignment warning at draw_WIN.v(54): truncated value with size 32 to match size of target (7)" {  } { { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125766130 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_WIN:W1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom19200x9_WIN data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1 " "Elaborating entity \"rom19200x9_WIN\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\"" {  } { { "draw_WIN.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_WIN.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766179 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766193 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../WIN.mif " "Parameter \"init_file\" = \"../WIN.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766193 ""}  } { { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125766193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c4g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c4g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c4g1 " "Found entity 1: altsyncram_c4g1" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125766278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125766278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c4g1 data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated " "Elaborating entity \"altsyncram_c4g1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_LOSE data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1 " "Elaborating entity \"draw_LOSE\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\"" {  } { { "middle_states.v" "L1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_LOSE.v(54) " "Verilog HDL assignment warning at draw_LOSE.v(54): truncated value with size 32 to match size of target (8)" {  } { { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125766423 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_LOSE:L1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_LOSE.v(56) " "Verilog HDL assignment warning at draw_LOSE.v(56): truncated value with size 32 to match size of target (7)" {  } { { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125766423 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_LOSE:L1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom19200x9_LOSE data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1 " "Elaborating entity \"rom19200x9_LOSE\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\"" {  } { { "draw_LOSE.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_LOSE.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766469 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\"" {  } { { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../LOSE.mif " "Parameter \"init_file\" = \"../LOSE.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766481 ""}  } { { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125766481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h7g1 " "Found entity 1: altsyncram_h7g1" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125766566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125766566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_h7g1 data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated " "Elaborating entity \"altsyncram_h7g1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_1_start data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start " "Elaborating entity \"draw_stage_1_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\"" {  } { { "middle_states.v" "s1_start" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766695 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_1_start.v(55) " "Verilog HDL assignment warning at draw_stage_1_start.v(55): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125766705 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_stage_1_start:s1_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_1_start.v(57) " "Verilog HDL assignment warning at draw_stage_1_start.v(57): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125766706 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_stage_1_start:s1_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_address_translator_80x40 data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|memory_address_translator_80x40:v1 " "Elaborating entity \"memory_address_translator_80x40\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|memory_address_translator_80x40:v1\"" {  } { { "draw_stage_1_start.v" "v1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_1_start data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1 " "Elaborating entity \"rom3200x9_stage_1_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\"" {  } { { "draw_stage_1_start.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_start.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_1_start.mif " "Parameter \"init_file\" = \"../stage_1_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125766790 ""}  } { { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125766790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l1h1 " "Found entity 1: altsyncram_l1h1" {  } { { "db/altsyncram_l1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_l1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125766866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125766866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l1h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated " "Elaborating entity \"altsyncram_l1h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_1_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear " "Elaborating entity \"draw_stage_1_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\"" {  } { { "middle_states.v" "s1_clear" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766933 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_1_clear.v(58) " "Verilog HDL assignment warning at draw_stage_1_clear.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125766979 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_stage_1_clear:s1_clear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_1_clear.v(60) " "Verilog HDL assignment warning at draw_stage_1_clear.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125766979 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_stage_1_clear:s1_clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_1_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1 " "Elaborating entity \"rom3200x9_stage_1_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\"" {  } { { "draw_stage_1_clear.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125766995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_clear.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767047 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_1_clear.mif " "Parameter \"init_file\" = \"../stage_1_clear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767059 ""}  } { { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125767059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e0h1 " "Found entity 1: altsyncram_e0h1" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_e0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125767145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125767145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e0h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated " "Elaborating entity \"altsyncram_e0h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_2_start data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start " "Elaborating entity \"draw_stage_2_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\"" {  } { { "middle_states.v" "s2_start" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767209 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_2_start.v(58) " "Verilog HDL assignment warning at draw_stage_2_start.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125767218 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_stage_2_start:s2_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_2_start.v(60) " "Verilog HDL assignment warning at draw_stage_2_start.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125767218 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_stage_2_start:s2_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_2_start data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1 " "Elaborating entity \"rom3200x9_stage_2_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\"" {  } { { "draw_stage_2_start.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_start.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767257 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_2_start.mif " "Parameter \"init_file\" = \"../stage_2_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767267 ""}  } { { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125767267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_m1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_m1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_m1h1 " "Found entity 1: altsyncram_m1h1" {  } { { "db/altsyncram_m1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_m1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125767351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125767351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_m1h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated " "Elaborating entity \"altsyncram_m1h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767356 ""}
{ "Warning" "WSGN_SEARCH_FILE" "draw_stage_2_clear.v 1 1 " "Using design file draw_stage_2_clear.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_2_clear " "Found entity 1: draw_stage_2_clear" {  } { { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125767456 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543125767456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_2_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear " "Elaborating entity \"draw_stage_2_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\"" {  } { { "middle_states.v" "s2_clear" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767460 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_2_clear.v(58) " "Verilog HDL assignment warning at draw_stage_2_clear.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125767469 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_stage_2_clear:s2_clear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_2_clear.v(60) " "Verilog HDL assignment warning at draw_stage_2_clear.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125767469 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_stage_2_clear:s2_clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_2_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1 " "Elaborating entity \"rom3200x9_stage_2_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\"" {  } { { "draw_stage_2_clear.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_clear.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767508 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_2_clear.mif " "Parameter \"init_file\" = \"../stage_2_clear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767525 ""}  } { { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125767525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f0h1 " "Found entity 1: altsyncram_f0h1" {  } { { "db/altsyncram_f0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_f0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125767603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125767603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f0h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated " "Elaborating entity \"altsyncram_f0h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767608 ""}
{ "Warning" "WSGN_SEARCH_FILE" "draw_stage_3_start.v 1 1 " "Using design file draw_stage_3_start.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_3_start " "Found entity 1: draw_stage_3_start" {  } { { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125767702 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543125767702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_3_start data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start " "Elaborating entity \"draw_stage_3_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\"" {  } { { "middle_states.v" "s3_start" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767706 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_3_start.v(58) " "Verilog HDL assignment warning at draw_stage_3_start.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125767720 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_stage_3_start:s3_start"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_3_start.v(60) " "Verilog HDL assignment warning at draw_stage_3_start.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125767720 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_stage_3_start:s3_start"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_3_start data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1 " "Elaborating entity \"rom3200x9_stage_3_start\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\"" {  } { { "draw_stage_3_start.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_start.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_3_start.mif " "Parameter \"init_file\" = \"../stage_3_start.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125767782 ""}  } { { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125767782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n1h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n1h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n1h1 " "Found entity 1: altsyncram_n1h1" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_n1h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125767863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125767863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n1h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated " "Elaborating entity \"altsyncram_n1h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767871 ""}
{ "Warning" "WSGN_SEARCH_FILE" "draw_stage_3_clear.v 1 1 " "Using design file draw_stage_3_clear.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 draw_stage_3_clear " "Found entity 1: draw_stage_3_clear" {  } { { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125767968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543125767968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_stage_3_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear " "Elaborating entity \"draw_stage_3_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\"" {  } { { "middle_states.v" "s3_clear" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125767974 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_stage_3_clear.v(58) " "Verilog HDL assignment warning at draw_stage_3_clear.v(58): truncated value with size 32 to match size of target (7)" {  } { { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125767990 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_stage_3_clear:s3_clear"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 draw_stage_3_clear.v(60) " "Verilog HDL assignment warning at draw_stage_3_clear.v(60): truncated value with size 32 to match size of target (6)" {  } { { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125767990 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|draw_stage_3_clear:s3_clear"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom3200x9_stage_3_clear data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1 " "Elaborating entity \"rom3200x9_stage_3_clear\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\"" {  } { { "draw_stage_3_clear.v" "U1" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_clear.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768055 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\"" {  } { { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768070 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../stage_3_clear.mif " "Parameter \"init_file\" = \"../stage_3_clear.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 3200 " "Parameter \"numwords_a\" = \"3200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768070 ""}  } { { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125768070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0h1 " "Found entity 1: altsyncram_g0h1" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_g0h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125768151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125768151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g0h1 data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated " "Elaborating entity \"altsyncram_g0h1\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "draw_map data_game_flow:DGF\|middle_states:m1\|draw_map:map " "Elaborating entity \"draw_map\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|draw_map:map\"" {  } { { "middle_states.v" "map" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 draw_map.v(61) " "Verilog HDL assignment warning at draw_map.v(61): truncated value with size 32 to match size of target (8)" {  } { { "draw_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_map.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125768231 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 draw_map.v(63) " "Verilog HDL assignment warning at draw_map.v(63): truncated value with size 32 to match size of target (7)" {  } { { "draw_map.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_map.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125768231 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_map:map"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "erase_80x40 data_game_flow:DGF\|middle_states:m1\|erase_80x40:erase_stages " "Elaborating entity \"erase_80x40\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|erase_80x40:erase_stages\"" {  } { { "middle_states.v" "erase_stages" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768306 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 erase_80x40.v(62) " "Verilog HDL assignment warning at erase_80x40.v(62): truncated value with size 32 to match size of target (7)" {  } { { "erase_80x40.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_80x40.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125768323 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|erase_80x40:erase_stages"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 erase_80x40.v(64) " "Verilog HDL assignment warning at erase_80x40.v(64): truncated value with size 32 to match size of target (7)" {  } { { "erase_80x40.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_80x40.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125768323 "|ECE241Project|data_game_flow:DGF|middle_states:comb_10|erase_80x40:erase_stages"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_2seconds data_game_flow:DGF\|middle_states:m1\|counter_2seconds:counter " "Elaborating entity \"counter_2seconds\" for hierarchy \"data_game_flow:DGF\|middle_states:m1\|counter_2seconds:counter\"" {  } { { "middle_states.v" "counter" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 middle_states.v(410) " "Verilog HDL assignment warning at middle_states.v(410): truncated value with size 32 to match size of target (24)" {  } { { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543125768334 "|ECE241Project|data_game_flow:DGF|middle_states:m1|counter_2seconds:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_game_flow control_game_flow:CGF " "Elaborating entity \"control_game_flow\" for hierarchy \"control_game_flow:CGF\"" {  } { { "ECE241Project.v" "CGF" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768356 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_game_flow.v(228) " "Verilog HDL Case Statement warning at control_game_flow.v(228): incomplete case statement has no default case item" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 228 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543125768368 "|ECE241Project|control_game_flow:CGF"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "control_game_flow.v(228) " "Verilog HDL Case Statement information at control_game_flow.v(228): all case item expressions in this case statement are onehot" {  } { { "control_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/control_game_flow.v" 228 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543125768368 "|ECE241Project|control_game_flow:CGF"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "ECE241Project.v" "VGA" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_files/vga_adapter.v" "user_input_translator" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_files/vga_adapter.v" "VideoMemory" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 9 " "Parameter \"WIDTH_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 9 " "Parameter \"WIDTH_B\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE defense_map_with_turn.mif " "Parameter \"INIT_FILE\" = \"defense_map_with_turn.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768442 ""}  } { { "vga_files/vga_adapter.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125768442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vsn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vsn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vsn1 " "Found entity 1: altsyncram_vsn1" {  } { { "db/altsyncram_vsn1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vsn1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125768535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125768535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vsn1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated " "Elaborating entity \"altsyncram_vsn1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_vsn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_files/vga_adapter.v" "mypll" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_files/vga_pll.v" "altpll_component" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768850 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768850 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543125768850 ""}  } { { "vga_files/vga_pll.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543125768850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543125768938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125768938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_files/vga_adapter.v" "controller" { Text "C:/intelFPGA_lite/18.0/ECE241Project/vga_files/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125768976 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_WIN:W1\|rom19200x9_WIN:U1\|altsyncram:altsyncram_component\|altsyncram_c4g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_c4g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_c4g1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_WIN.v" 81 0 0 } } { "draw_WIN.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_WIN.v" 37 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 111 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125769815 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_WIN:W1|rom19200x9_WIN:U1|altsyncram:altsyncram_component|altsyncram_c4g1:auto_generated|ram_block1a26"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543125769815 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543125769815 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_l1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_l1h1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } } { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 130 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125770594 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_l1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_l1h1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } } { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 130 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125770594 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_l1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_l1h1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } } { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 130 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125770594 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_l1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_l1h1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } } { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 130 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125770594 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_l1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_l1h1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } } { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 130 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125770594 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_l1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_l1h1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } } { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 130 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125770594 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_l1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_l1h1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } } { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 130 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125770594 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_l1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_l1h1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } } { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 130 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125770594 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_start:s1_start\|rom3200x9_stage_1_start:U1\|altsyncram:altsyncram_component\|altsyncram_l1h1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_l1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_l1h1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_start.v" 81 0 0 } } { "draw_stage_1_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 130 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125770594 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_start:s1_start|rom3200x9_stage_1_start:U1|altsyncram:altsyncram_component|altsyncram_l1h1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543125770594 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543125770594 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 503 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 314 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 482 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 293 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 524 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 272 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 419 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 230 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 440 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 251 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 545 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 356 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 377 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 587 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 398 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772005 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543125772005 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543125772005 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER1\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 87 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER1|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER2\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 103 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772035 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER2|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543125772035 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543125772035 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_n1h1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } } { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 166 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_m1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_m1h1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } } { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 148 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_f0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_f0h1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } } { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 157 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_n1h1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } } { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 166 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_m1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_m1h1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } } { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 148 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_f0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_f0h1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } } { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 157 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_n1h1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } } { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 166 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_m1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_m1h1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } } { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 148 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_f0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_f0h1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } } { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 157 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_n1h1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } } { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 166 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_m1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_m1h1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } } { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 148 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_f0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_f0h1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } } { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 157 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_n1h1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } } { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 166 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_m1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_m1h1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } } { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 148 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_f0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_f0h1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } } { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 157 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_n1h1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } } { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 166 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_m1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_m1h1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } } { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 148 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_f0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_f0h1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } } { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 157 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_n1h1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } } { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 166 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_m1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_m1h1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } } { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 148 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_f0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_f0h1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } } { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 157 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_n1h1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } } { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 166 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_m1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_m1h1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } } { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 148 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_f0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_f0h1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } } { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 157 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_start:s3_start\|rom3200x9_stage_3_start:U1\|altsyncram:altsyncram_component\|altsyncram_n1h1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_n1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_n1h1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_start.v" 81 0 0 } } { "draw_stage_3_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 166 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_start:s3_start|rom3200x9_stage_3_start:U1|altsyncram:altsyncram_component|altsyncram_n1h1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_start:s2_start\|rom3200x9_stage_2_start:U1\|altsyncram:altsyncram_component\|altsyncram_m1h1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_m1h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_m1h1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_start.v" 81 0 0 } } { "draw_stage_2_start.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_start.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 148 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_start:s2_start|rom3200x9_stage_2_start:U1|altsyncram:altsyncram_component|altsyncram_m1h1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_2_clear:s2_clear\|rom3200x9_stage_2_clear:U1\|altsyncram:altsyncram_component\|altsyncram_f0h1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_f0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_f0h1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_2_clear.v" 81 0 0 } } { "draw_stage_2_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_2_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 157 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772062 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_2_clear:s2_clear|rom3200x9_stage_2_clear:U1|altsyncram:altsyncram_component|altsyncram_f0h1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543125772062 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543125772062 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_tower:t1\|ram400x9_tower:tower_unit\|altsyncram:altsyncram_component\|altsyncram_vao1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_vao1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_vao1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_tower.v" 85 0 0 } } { "draw_tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_tower.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 80 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_tower:t1|ram400x9_tower:tower_unit|altsyncram:altsyncram_component|altsyncram_vao1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|draw_square_grid:s1\|ram400x9_square_grid_selection:select_grid\|altsyncram:altsyncram_component\|altsyncram_9vp1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_9vp1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_9vp1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_square_grid_selection.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_square_grid_selection.v" 85 0 0 } } { "draw_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_square.v" 43 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 91 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|draw_square_grid:s1|ram400x9_square_grid_selection:select_grid|altsyncram:altsyncram_component|altsyncram_9vp1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|TOWERS:T1\|tower:TOWER3\|datapath:d0\|erase_square:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_square.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_square.v" 50 0 0 } } { "data_towerplacer.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_towerplacer.v" 102 0 0 } } { "tower.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/tower.v" 66 0 0 } } { "TOWERS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/TOWERS.v" 119 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 131 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772092 "|ECE241Project|data_game_flow:DGF|TOWERS:T1|tower:TOWER3|datapath:d0|erase_square:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543125772092 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543125772092 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_g0h1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } } { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 176 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_e0h1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } } { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 139 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 132 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a22\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 574 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 142 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a13\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_g0h1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } } { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 176 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_e0h1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } } { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 139 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 108 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a21\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 550 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a12\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 334 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_g0h1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } } { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 176 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_e0h1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } } { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 139 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 156 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a23\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 598 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a14\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 382 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_g0h1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } } { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 176 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_e0h1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } } { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 139 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a20\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 526 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a11\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 310 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_g0h1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } } { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 176 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_e0h1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } } { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 139 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a18\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 478 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 46 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a9\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 262 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_g0h1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } } { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 176 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_e0h1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } } { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 139 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a19\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 502 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 70 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a10\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_g0h1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } } { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 176 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_e0h1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } } { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 139 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 180 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a24\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 622 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a15\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 406 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_g0h1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } } { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 176 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_e0h1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } } { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 139 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 204 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a25\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 646 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 214 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a16\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_3_clear:s3_clear\|rom3200x9_stage_3_clear:U1\|altsyncram:altsyncram_component\|altsyncram_g0h1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_g0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_g0h1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_3_clear.v" 81 0 0 } } { "draw_stage_3_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_3_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 176 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_3_clear:s3_clear|rom3200x9_stage_3_clear:U1|altsyncram:altsyncram_component|altsyncram_g0h1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|middle_states:m1\|draw_stage_1_clear:s1_clear\|rom3200x9_stage_1_clear:U1\|altsyncram:altsyncram_component\|altsyncram_e0h1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_e0h1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_e0h1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom3200x9_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom3200x9_stage_1_clear.v" 81 0 0 } } { "draw_stage_1_clear.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_stage_1_clear.v" 39 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 139 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_stage_1_clear:s1_clear|rom3200x9_stage_1_clear:U1|altsyncram:altsyncram_component|altsyncram_e0h1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|ram19200x9_map_background:Current_State\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 105 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|ram19200x9_map_background:Current_State|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR3\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 128 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR3|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR1\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 92 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR1|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR2\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 110 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR2|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|draw_car:c1\|ram400x9_car:car_unit\|altsyncram:altsyncram_component\|altsyncram_0un1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_0un1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_0un1.tdf" 228 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram400x9_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram400x9_car.v" 85 0 0 } } { "car/draw_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/draw_car.v" 42 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 72 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|draw_car:c1|ram400x9_car:car_unit|altsyncram:altsyncram_component|altsyncram_0un1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a26\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 670 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 238 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17 " "Synthesized away node \"data_game_flow:DGF\|CARS:C1\|car:CAR0\|datapath_car:d0\|erase_car_background:e1\|ram19200x9_map_background:map_background\|altsyncram:altsyncram_component\|altsyncram_t3q1:auto_generated\|ram_block1a17\"" {  } { { "db/altsyncram_t3q1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_t3q1.tdf" 454 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "ram19200x9_map_background.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ram19200x9_map_background.v" 85 0 0 } } { "erase_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/erase_car.v" 47 0 0 } } { "car/data_car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/data_car.v" 83 0 0 } } { "car/car.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/car/car.v" 51 0 0 } } { "CARS.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/CARS.v" 74 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 159 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125772210 "|ECE241Project|data_game_flow:DGF|CARS:C1|car:CAR0|datapath_car:d0|erase_car_background:e1|ram19200x9_map_background:map_background|altsyncram:altsyncram_component|altsyncram_t3q1:auto_generated|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543125772210 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543125772210 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543125772604 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543125772881 "|ECE241Project|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[8\] GND " "Pin \"VGA_R\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543125772881 "|ECE241Project|VGA_R[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[9\] GND " "Pin \"VGA_R\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543125772881 "|ECE241Project|VGA_R[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[8\] GND " "Pin \"VGA_G\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543125772881 "|ECE241Project|VGA_G[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[9\] GND " "Pin \"VGA_G\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543125772881 "|ECE241Project|VGA_G[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[8\] GND " "Pin \"VGA_B\[8\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543125772881 "|ECE241Project|VGA_B[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[9\] GND " "Pin \"VGA_B\[9\]\" is stuck at GND" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543125772881 "|ECE241Project|VGA_B[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543125772881 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543125773037 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "400 " "400 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543125773431 ""}
{ "Info" "ISCL_REMOVED_CONST_ADDR_LINES" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ALTSYNCRAM 12 " "Removed 12 MSB VCC or GND address nodes from RAM block \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ALTSYNCRAM\"" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 17036 "Removed %2!d! MSB VCC or GND address nodes from RAM block \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125773446 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.0/ECE241Project/output_files/ECE241Project.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125774015 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543125774802 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543125774802 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543125775082 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543125775082 ""}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a0 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a0\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125775102 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a0"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a4 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a4\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125775103 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a4"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a3 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a3\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125775104 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a3"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a5 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a5\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125775104 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a5"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a2 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a2\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125775105 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a2"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a1 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a1\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125775105 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a1"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a6 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a6\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125775106 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a6"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a7 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a7\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125775106 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a7"}
{ "Warning" "WCUT_CUT_RAM_PORT_STUCK_AT_VCC_OR_GND" "data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a8 clk0 GND " "WYSIWYG primitive \"data_game_flow:DGF\|middle_states:m1\|draw_LOSE:L1\|rom19200x9_LOSE:U1\|altsyncram:altsyncram_component\|altsyncram_h7g1:auto_generated\|ram_block1a8\" has a port clk0 that is stuck at GND" {  } { { "db/altsyncram_h7g1.tdf" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/db/altsyncram_h7g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 0 0 } } { "rom19200x9_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/rom19200x9_LOSE.v" 81 0 0 } } { "draw_LOSE.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/draw_LOSE.v" 38 0 0 } } { "middle_states.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/middle_states.v" 120 0 0 } } { "data_game_flow.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/data_game_flow.v" 218 0 0 } } { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 127 0 0 } }  } 0 15400 "WYSIWYG primitive \"%1!s!\" has a port %2!s! that is stuck at %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125775107 "|ECE241Project|data_game_flow:DGF|middle_states:m1|draw_LOSE:L1|rom19200x9_LOSE:U1|altsyncram:altsyncram_component|altsyncram_h7g1:auto_generated|ram_block1a8"}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125775231 "|ECE241Project|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125775231 "|ECE241Project|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125775231 "|ECE241Project|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125775231 "|ECE241Project|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125775231 "|ECE241Project|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125775231 "|ECE241Project|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125775231 "|ECE241Project|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125775231 "|ECE241Project|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125775231 "|ECE241Project|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125775231 "|ECE241Project|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125775231 "|ECE241Project|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "ECE241Project.v" "" { Text "C:/intelFPGA_lite/18.0/ECE241Project/ECE241Project.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543125775231 "|ECE241Project|KEY[2]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543125775231 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "401 " "Implemented 401 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543125775233 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543125775233 ""} { "Info" "ICUT_CUT_TM_LCELLS" "260 " "Implemented 260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543125775233 ""} { "Info" "ICUT_CUT_TM_RAMS" "90 " "Implemented 90 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543125775233 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543125775233 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543125775233 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 514 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 514 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4915 " "Peak virtual memory: 4915 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543125775473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 01:02:55 2018 " "Processing ended: Sun Nov 25 01:02:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543125775473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543125775473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543125775473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543125775473 ""}
>>>>>>> 5e7c65886967ed764d6eb12581e3e8dec6ffc4e8
