# 摘要

| Ref | Title | Summary |
| --- | --- | --- |
| [^1] | [All Artificial, Less Intelligence: GenAI through the Lens of Formal Verification](https://arxiv.org/abs/2403.16750) | 本文研究了再生人工智能中硬件设计中CWEs的形式验证，发现大多数大型语言模型在生成硬件代码时并未考虑硬件CWEs，导致大约60%的硬件设计存在漏洞。 |
| [^2] | [Strict Partitioning for Sporadic Rigid Gang Tasks](https://arxiv.org/abs/2403.10726) | 提出了一种新的严格分区调度策略，用于零星刚性流式任务，通过创建不相交的任务和处理器分区，并尝试将相似容量的任务分配给同一分区，以减少干扰。 |

# 详细

[^1]: 人工总算不那么智能：从形式验证的角度看GenAI

    All Artificial, Less Intelligence: GenAI through the Lens of Formal Verification

    [https://arxiv.org/abs/2403.16750](https://arxiv.org/abs/2403.16750)

    本文研究了再生人工智能中硬件设计中CWEs的形式验证，发现大多数大型语言模型在生成硬件代码时并未考虑硬件CWEs，导致大约60%的硬件设计存在漏洞。

    

    现代硬件设计变得越来越高效和复杂。然而，它们常常容易受到常见弱点枚举（CWEs）的影响。本文关注的是在由大型语言模型（LLMs）赋能的再生人工智能（AI）中，对一组用SystemVerilog编写的硬件设计中CWEs的形式验证。我们应用形式验证来将每个硬件设计分类为易受攻击或无CWE。这个数据集是由4个不同的LLMs生成的，为我们论文中针对的10种CWE中的每一种特性设计了一组独特的设计。我们将识别出的漏洞与CWE编号关联，用于60,000个生成的SystemVerilog寄存器传输级（RTL）代码的数据集。研究还发现，大多数LLMs并不知道任何硬件CWEs；因此，它们通常在生成硬件代码时不予考虑。我们的研究显示，大约60%由LLMs生成的硬件设计存在漏洞。

    arXiv:2403.16750v1 Announce Type: new  Abstract: Modern hardware designs have grown increasingly efficient and complex. However, they are often susceptible to Common Weakness Enumerations (CWEs). This paper is focused on the formal verification of CWEs in a dataset of hardware designs written in SystemVerilog from Regenerative Artificial Intelligence (AI) powered by Large Language Models (LLMs). We applied formal verification to categorize each hardware design as vulnerable or CWE-free. This dataset was generated by 4 different LLMs and features a unique set of designs for each of the 10 CWEs we target in our paper. We have associated the identified vulnerabilities with CWE numbers for a dataset of 60,000 generated SystemVerilog Register Transfer Level (RTL) code. It was also found that most LLMs are not aware of any hardware CWEs; hence they are usually not considered when generating the hardware code. Our study reveals that approximately 60% of the hardware designs generated by LLMs 
    
[^2]: 针对零星刚性流式任务的严格分区方法

    Strict Partitioning for Sporadic Rigid Gang Tasks

    [https://arxiv.org/abs/2403.10726](https://arxiv.org/abs/2403.10726)

    提出了一种新的严格分区调度策略，用于零星刚性流式任务，通过创建不相交的任务和处理器分区，并尝试将相似容量的任务分配给同一分区，以减少干扰。

    

    刚性流式任务模型基于在固定数量的处理器上同时执行多个线程以提高效率和性能的思想。虽然全局刚性流式调度有大量文献，但分区方法具有几个实际优势（例如任务隔离和减少调度开销）。本文提出了一种新的用于刚性流式任务的分区调度策略，称为严格分区。该方法创建任务和处理器的不相交分区，以避免分区间干扰。此外，它尝试将具有相似容量（即并行性）的任务分配给同一分区，以减少分区内干扰。在每个分区内，任务可以使用任何类型的调度器进行调度，这允许使用不那么悲观的可调度测试。大量的合成实验证明和基于Edge TPU基准的案例研究显示

    arXiv:2403.10726v1 Announce Type: cross  Abstract: The rigid gang task model is based on the idea of executing multiple threads simultaneously on a fixed number of processors to increase efficiency and performance. Although there is extensive literature on global rigid gang scheduling, partitioned approaches have several practical advantages (e.g., task isolation and reduced scheduling overheads). In this paper, we propose a new partitioned scheduling strategy for rigid gang tasks, named strict partitioning. The method creates disjoint partitions of tasks and processors to avoid inter-partition interference. Moreover, it tries to assign tasks with similar volumes (i.e., parallelisms) to the same partition so that the intra-partition interference can be reduced. Within each partition, the tasks can be scheduled using any type of scheduler, which allows the use of a less pessimistic schedulability test. Extensive synthetic experiments and a case study based on Edge TPU benchmarks show th
    

