// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fft_top_fftStageKernelS2S_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        fftOutData_local2_dout,
        fftOutData_local2_empty_n,
        fftOutData_local2_read,
        fftOutData_local2_num_data_valid,
        fftOutData_local2_fifo_cap,
        fftOutData_local_din,
        fftOutData_local_full_n,
        fftOutData_local_write,
        fftOutData_local_num_data_valid,
        fftOutData_local_fifo_cap
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_pp0_stage0 = 4'd4;
parameter    ap_ST_fsm_state8 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [63:0] fftOutData_local2_dout;
input   fftOutData_local2_empty_n;
output   fftOutData_local2_read;
input  [3:0] fftOutData_local2_num_data_valid;
input  [3:0] fftOutData_local2_fifo_cap;
output  [63:0] fftOutData_local_din;
input   fftOutData_local_full_n;
output   fftOutData_local_write;
input  [3:0] fftOutData_local_num_data_valid;
input  [3:0] fftOutData_local_fifo_cap;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg fftOutData_local2_read;
reg fftOutData_local_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [7:0] twiddleObj_M_imag_1_address0;
wire   [15:0] twiddleObj_M_imag_1_q0;
wire   [7:0] twiddleObj_M_imag_1_address1;
wire   [15:0] twiddleObj_M_imag_1_q1;
reg    fftOutData_local2_blk_n;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
wire   [0:0] icmp_ln151_fu_218_p2;
wire   [0:0] tmp_nbreadreq_fu_122_p3;
reg    fftOutData_local_blk_n;
reg    ap_enable_reg_pp0_iter4;
wire    ap_block_pp0_stage0_grp1;
reg   [0:0] icmp_ln151_reg_866;
reg   [0:0] icmp_ln151_reg_866_pp0_iter3_reg;
reg   [0:0] tmp_reg_870;
reg   [0:0] tmp_reg_870_pp0_iter3_reg;
reg    ap_block_pp0_stage0_subdone_grp1_done_reg;
reg    ap_block_pp0_stage0_subdone_grp1;
reg    ap_block_pp0_stage0_subdone;
reg   [31:0] k_reg_180;
wire   [1:0] f_fu_202_p2;
reg   [1:0] f_reg_861;
wire    ap_CS_fsm_state2;
reg    ap_predicate_op29_read_state3;
reg    ap_block_state3_pp0_stage0_iter0;
reg    ap_predicate_op133_write_state7;
reg    ap_block_state7_pp0_stage0_iter4_grp1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln151_reg_866_pp0_iter1_reg;
reg   [0:0] icmp_ln151_reg_866_pp0_iter2_reg;
reg   [0:0] tmp_reg_870_pp0_iter1_reg;
reg   [0:0] tmp_reg_870_pp0_iter2_reg;
wire  signed [15:0] p_complexOp1_M_real_fu_231_p1;
reg  signed [15:0] p_complexOp1_M_real_reg_874;
reg  signed [15:0] p_complexOp1_M_imag_reg_880;
reg  signed [15:0] p_complexOp1_M_real_2_reg_886;
reg  signed [15:0] p_complexOp1_M_imag_2_reg_892;
wire   [9:0] index_cos_fu_277_p2;
reg   [9:0] index_cos_reg_898;
reg   [9:0] index_cos_reg_898_pp0_iter1_reg;
wire   [0:0] output_saturation_control_imag_fu_303_p2;
reg   [0:0] output_saturation_control_imag_reg_904;
wire   [0:0] icmp_ln129_2_fu_348_p2;
reg   [0:0] icmp_ln129_2_reg_914;
reg   [0:0] icmp_ln129_2_reg_914_pp0_iter1_reg;
wire   [7:0] lut_index_real_14_fu_364_p3;
reg   [7:0] lut_index_real_14_reg_919;
wire   [31:0] k_18_fu_372_p2;
reg   [31:0] k_18_reg_924;
reg  signed [14:0] trunc_ln_reg_929;
reg    ap_block_pp0_stage0_11001_grp1;
reg  signed [14:0] trunc_ln_reg_929_pp0_iter2_reg;
reg  signed [14:0] trunc_ln_reg_929_pp0_iter3_reg;
reg  signed [14:0] trunc_ln95_4_reg_935;
reg  signed [14:0] trunc_ln95_4_reg_935_pp0_iter2_reg;
reg  signed [14:0] trunc_ln95_4_reg_935_pp0_iter3_reg;
reg   [14:0] trunc_ln95_5_reg_941;
reg   [14:0] trunc_ln95_5_reg_941_pp0_iter2_reg;
reg   [14:0] trunc_ln95_6_reg_946;
reg   [14:0] trunc_ln95_6_reg_946_pp0_iter2_reg;
wire   [15:0] imagSinVal_fu_623_p3;
reg   [15:0] imagSinVal_reg_951;
reg   [15:0] imagSinVal_reg_951_pp0_iter2_reg;
wire   [15:0] realCosVal_fu_690_p3;
reg   [15:0] realCosVal_reg_961;
reg   [15:0] real1_reg_966;
reg   [15:0] real2_reg_971;
reg   [15:0] imag1_reg_976;
reg   [15:0] imag2_reg_981;
reg    ap_condition_pp0_exit_iter0_state3;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [1:0] f9_reg_168;
reg    ap_block_state1;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln149_fu_855_p2;
reg   [31:0] ap_phi_mux_k_phi_fu_184_p4;
reg   [31:0] ap_phi_mux_k_1_phi_fu_195_p4;
wire   [31:0] k_17_fu_224_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_k_1_reg_192;
wire   [63:0] zext_ln114_fu_335_p1;
wire   [63:0] zext_ln132_fu_631_p1;
reg    ap_block_pp0_stage0_01001_grp1;
reg    twiddleObj_M_imag_1_ce1_local;
reg    twiddleObj_M_imag_1_ce0_local;
wire   [24:0] tmp_63_fu_208_p4;
wire   [7:0] trunc_ln177_fu_265_p1;
wire   [9:0] index_fu_269_p3;
wire   [0:0] icmp_ln111_fu_291_p2;
wire   [0:0] icmp_ln111_2_fu_297_p2;
wire   [5:0] trunc_ln112_fu_309_p1;
wire   [7:0] lut_index_imag_fu_313_p3;
wire   [0:0] index_invert_control_imag_fu_283_p3;
wire   [7:0] lut_index_imag_13_fu_321_p2;
wire   [7:0] lut_index_imag_14_fu_327_p3;
wire   [7:0] lut_index_real_fu_354_p1;
wire   [0:0] index_invert_control_real_fu_340_p3;
wire   [7:0] lut_index_real_13_fu_358_p2;
wire   [30:0] p_shl23_fu_381_p3;
wire  signed [30:0] sext_ln35_fu_378_p1;
wire   [30:0] sub_ln35_fu_388_p2;
wire   [30:0] p_shl22_fu_407_p3;
wire  signed [30:0] sext_ln40_fu_404_p1;
wire   [30:0] sub_ln40_fu_414_p2;
wire   [30:0] p_shl21_fu_433_p3;
wire  signed [30:0] sext_ln35_5_fu_430_p1;
wire   [30:0] sub_ln35_22_fu_440_p2;
wire   [30:0] p_shl20_fu_459_p3;
wire  signed [30:0] sext_ln40_2_fu_456_p1;
wire   [30:0] sub_ln40_22_fu_466_p2;
wire   [15:0] real1_56_fu_446_p4;
wire   [15:0] real1_55_fu_394_p4;
wire   [15:0] imag2_56_fu_472_p4;
wire   [15:0] imag2_55_fu_420_p4;
wire   [15:0] p_r_M_real_22_fu_482_p2;
wire   [15:0] p_r_M_imag_22_fu_488_p2;
wire   [30:0] sub_ln35_23_fu_514_p2;
wire   [30:0] sub_ln40_23_fu_530_p2;
wire   [15:0] real1_57_fu_520_p4;
wire   [15:0] imag2_57_fu_536_p4;
wire   [15:0] p_r_M_real_24_fu_546_p2;
wire   [15:0] p_r_M_imag_24_fu_552_p2;
wire   [15:0] temp_out_sin_fu_586_p3;
wire   [15:0] sub_ln123_fu_593_p2;
wire   [0:0] tmp_68_fu_603_p3;
wire   [14:0] trunc_ln123_fu_599_p1;
wire   [14:0] select_ln123_fu_611_p3;
wire   [0:0] output_negate_control_imag_fu_578_p3;
wire   [15:0] select_ln123_2_cast_fu_619_p1;
wire   [0:0] icmp_ln129_fu_642_p2;
wire   [0:0] output_saturation_control_real_fu_647_p2;
wire   [15:0] temp_out_cos_fu_652_p3;
wire   [15:0] sub_ln139_fu_660_p2;
wire   [0:0] tmp_71_fu_670_p3;
wire   [14:0] trunc_ln139_fu_666_p1;
wire   [14:0] select_ln139_fu_678_p3;
wire   [0:0] output_negate_control_real_fu_635_p3;
wire   [15:0] select_ln139_2_cast_fu_686_p1;
wire  signed [15:0] mul_ln35_fu_704_p0;
wire  signed [30:0] sext_ln35_8_fu_701_p1;
wire  signed [14:0] mul_ln35_fu_704_p1;
wire  signed [30:0] sext_ln35_7_fu_698_p1;
wire   [30:0] mul_ln35_fu_704_p2;
wire  signed [15:0] mul_ln36_fu_726_p0;
wire  signed [30:0] sext_ln36_2_fu_723_p1;
wire  signed [14:0] mul_ln36_fu_726_p1;
wire  signed [30:0] sext_ln36_fu_720_p1;
wire   [30:0] mul_ln36_fu_726_p2;
wire  signed [15:0] mul_ln39_fu_742_p0;
wire  signed [14:0] mul_ln39_fu_742_p1;
wire   [30:0] mul_ln39_fu_742_p2;
wire  signed [15:0] mul_ln40_fu_758_p0;
wire  signed [14:0] mul_ln40_fu_758_p1;
wire   [30:0] mul_ln40_fu_758_p2;
wire   [29:0] tmp_64_fu_777_p3;
wire  signed [30:0] sext_ln35_24_fu_784_p1;
wire  signed [30:0] sext_ln35_6_fu_774_p1;
wire   [30:0] sub_ln35_24_fu_788_p2;
wire   [29:0] tmp_65_fu_807_p3;
wire  signed [30:0] sext_ln40_9_fu_814_p1;
wire  signed [30:0] sext_ln37_fu_804_p1;
wire   [30:0] sub_ln40_24_fu_818_p2;
wire   [15:0] imag_out_fu_838_p2;
wire   [15:0] real_out_fu_834_p2;
wire   [15:0] imag2_58_fu_824_p4;
wire   [15:0] real1_58_fu_794_p4;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp1_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

fft_top_fftStageKernelS2S_8_twiddleObj_M_imag_7_ROM_AUTO_1R #(
    .DataWidth( 16 ),
    .AddressRange( 256 ),
    .AddressWidth( 8 ))
twiddleObj_M_imag_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(twiddleObj_M_imag_1_address0),
    .ce0(twiddleObj_M_imag_1_ce0_local),
    .q0(twiddleObj_M_imag_1_q0),
    .address1(twiddleObj_M_imag_1_address1),
    .ce1(twiddleObj_M_imag_1_ce1_local),
    .q1(twiddleObj_M_imag_1_q1)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U100(
    .din0(mul_ln35_fu_704_p0),
    .din1(mul_ln35_fu_704_p1),
    .dout(mul_ln35_fu_704_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U101(
    .din0(mul_ln36_fu_726_p0),
    .din1(mul_ln36_fu_726_p1),
    .dout(mul_ln36_fu_726_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U102(
    .din0(mul_ln39_fu_742_p0),
    .din1(mul_ln39_fu_742_p1),
    .dout(mul_ln39_fu_742_p2)
);

fft_top_mul_16s_15s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
mul_16s_15s_31_1_1_U103(
    .din0(mul_ln40_fu_758_p0),
    .din1(mul_ln40_fu_758_p1),
    .dout(mul_ln40_fu_758_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b0;
        end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp1)) begin
            ap_block_pp0_stage0_subdone_grp1_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln149_fu_855_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_condition_pp0_exit_iter0_state3))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter0_state3)) begin
                ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state3);
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if ((1'b1 == ap_CS_fsm_state2)) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln149_fu_855_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        f9_reg_168 <= f_reg_861;
    end else if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
        f9_reg_168 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln151_reg_866 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_reg_180 <= k_18_reg_924;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        k_reg_180 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        f_reg_861 <= f_fu_202_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln129_2_reg_914 <= icmp_ln129_2_fu_348_p2;
        icmp_ln129_2_reg_914_pp0_iter1_reg <= icmp_ln129_2_reg_914;
        icmp_ln151_reg_866 <= icmp_ln151_fu_218_p2;
        icmp_ln151_reg_866_pp0_iter1_reg <= icmp_ln151_reg_866;
        imagSinVal_reg_951 <= imagSinVal_fu_623_p3;
        index_cos_reg_898[9 : 2] <= index_cos_fu_277_p2[9 : 2];
        index_cos_reg_898_pp0_iter1_reg[9 : 2] <= index_cos_reg_898[9 : 2];
        lut_index_real_14_reg_919[7 : 2] <= lut_index_real_14_fu_364_p3[7 : 2];
        output_saturation_control_imag_reg_904 <= output_saturation_control_imag_fu_303_p2;
        p_complexOp1_M_imag_2_reg_892 <= {{fftOutData_local2_dout[63:48]}};
        p_complexOp1_M_imag_reg_880 <= {{fftOutData_local2_dout[31:16]}};
        p_complexOp1_M_real_2_reg_886 <= {{fftOutData_local2_dout[47:32]}};
        p_complexOp1_M_real_reg_874 <= p_complexOp1_M_real_fu_231_p1;
        tmp_reg_870 <= tmp_nbreadreq_fu_122_p3;
        tmp_reg_870_pp0_iter1_reg <= tmp_reg_870;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln151_reg_866_pp0_iter2_reg <= icmp_ln151_reg_866_pp0_iter1_reg;
        icmp_ln151_reg_866_pp0_iter3_reg <= icmp_ln151_reg_866_pp0_iter2_reg;
        imagSinVal_reg_951_pp0_iter2_reg <= imagSinVal_reg_951;
        tmp_reg_870_pp0_iter2_reg <= tmp_reg_870_pp0_iter1_reg;
        tmp_reg_870_pp0_iter3_reg <= tmp_reg_870_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1))) begin
        imag1_reg_976 <= {{mul_ln39_fu_742_p2[30:15]}};
        imag2_reg_981 <= {{mul_ln40_fu_758_p2[30:15]}};
        real1_reg_966 <= {{mul_ln35_fu_704_p2[30:15]}};
        real2_reg_971 <= {{mul_ln36_fu_726_p2[30:15]}};
        realCosVal_reg_961 <= realCosVal_fu_690_p3;
        trunc_ln95_4_reg_935_pp0_iter2_reg <= trunc_ln95_4_reg_935;
        trunc_ln95_4_reg_935_pp0_iter3_reg <= trunc_ln95_4_reg_935_pp0_iter2_reg;
        trunc_ln95_5_reg_941_pp0_iter2_reg <= trunc_ln95_5_reg_941;
        trunc_ln95_6_reg_946_pp0_iter2_reg <= trunc_ln95_6_reg_946;
        trunc_ln_reg_929_pp0_iter2_reg <= trunc_ln_reg_929;
        trunc_ln_reg_929_pp0_iter3_reg <= trunc_ln_reg_929_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        k_18_reg_924 <= k_18_fu_372_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln95_4_reg_935 <= {{p_r_M_imag_22_fu_488_p2[15:1]}};
        trunc_ln95_5_reg_941 <= {{p_r_M_real_24_fu_546_p2[15:1]}};
        trunc_ln95_6_reg_946 <= {{p_r_M_imag_24_fu_552_p2[15:1]}};
        trunc_ln_reg_929 <= {{p_r_M_real_22_fu_482_p2[15:1]}};
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state1)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((icmp_ln151_fu_218_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state3 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln149_fu_855_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln151_fu_218_p2 == 1'd1)) begin
        if ((tmp_nbreadreq_fu_122_p3 == 1'd1)) begin
            ap_phi_mux_k_1_phi_fu_195_p4 = ap_phi_mux_k_phi_fu_184_p4;
        end else if ((tmp_nbreadreq_fu_122_p3 == 1'd0)) begin
            ap_phi_mux_k_1_phi_fu_195_p4 = k_17_fu_224_p2;
        end else begin
            ap_phi_mux_k_1_phi_fu_195_p4 = ap_phi_reg_pp0_iter0_k_1_reg_192;
        end
    end else begin
        ap_phi_mux_k_1_phi_fu_195_p4 = ap_phi_reg_pp0_iter0_k_1_reg_192;
    end
end

always @ (*) begin
    if (((icmp_ln151_reg_866 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_phi_mux_k_phi_fu_184_p4 = k_18_reg_924;
    end else begin
        ap_phi_mux_k_phi_fu_184_p4 = k_reg_180;
    end
end

always @ (*) begin
    if (((icmp_ln149_fu_855_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_122_p3 == 1'd1) & (icmp_ln151_fu_218_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        fftOutData_local2_blk_n = fftOutData_local2_empty_n;
    end else begin
        fftOutData_local2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op29_read_state3 == 1'b1))) begin
        fftOutData_local2_read = 1'b1;
    end else begin
        fftOutData_local2_read = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_870_pp0_iter3_reg == 1'd1) & (icmp_ln151_reg_866_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_grp1))) begin
        fftOutData_local_blk_n = fftOutData_local_full_n;
    end else begin
        fftOutData_local_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_predicate_op133_write_state7 == 1'b1))) begin
        fftOutData_local_write = 1'b1;
    end else begin
        fftOutData_local_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        twiddleObj_M_imag_1_ce0_local = 1'b1;
    end else begin
        twiddleObj_M_imag_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        twiddleObj_M_imag_1_ce1_local = 1'b1;
    end else begin
        twiddleObj_M_imag_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b0 == ap_block_state1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((icmp_ln151_fu_218_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)) & ~((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter3 == 1'b0)) | ((icmp_ln151_fu_218_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((icmp_ln149_fu_855_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1)) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_block_state3_pp0_stage0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone_grp1_done_reg) & (1'b1 == ap_block_state7_pp0_stage0_iter4_grp1));
end

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter0 = ((fftOutData_local2_empty_n == 1'b0) & (ap_predicate_op29_read_state3 == 1'b1));
end

always @ (*) begin
    ap_block_state7_pp0_stage0_iter4_grp1 = ((fftOutData_local_full_n == 1'b0) & (ap_predicate_op133_write_state7 == 1'b1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_k_1_reg_192 = 'bx;

always @ (*) begin
    ap_predicate_op133_write_state7 = ((tmp_reg_870_pp0_iter3_reg == 1'd1) & (icmp_ln151_reg_866_pp0_iter3_reg == 1'd1));
end

always @ (*) begin
    ap_predicate_op29_read_state3 = ((tmp_nbreadreq_fu_122_p3 == 1'd1) & (icmp_ln151_fu_218_p2 == 1'd1));
end

assign f_fu_202_p2 = (f9_reg_168 + 2'd1);

assign fftOutData_local_din = {{{{imag_out_fu_838_p2}, {real_out_fu_834_p2}}, {imag2_58_fu_824_p4}}, {real1_58_fu_794_p4}};

assign icmp_ln111_2_fu_297_p2 = ((trunc_ln177_fu_265_p1 == 8'd192) ? 1'b1 : 1'b0);

assign icmp_ln111_fu_291_p2 = ((trunc_ln177_fu_265_p1 == 8'd64) ? 1'b1 : 1'b0);

assign icmp_ln129_2_fu_348_p2 = ((trunc_ln177_fu_265_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln129_fu_642_p2 = ((index_cos_reg_898_pp0_iter1_reg == 10'd256) ? 1'b1 : 1'b0);

assign icmp_ln149_fu_855_p2 = ((f9_reg_168 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln151_fu_218_p2 = (($signed(tmp_63_fu_208_p4) < $signed(25'd1)) ? 1'b1 : 1'b0);

assign imag2_55_fu_420_p4 = {{sub_ln40_fu_414_p2[30:15]}};

assign imag2_56_fu_472_p4 = {{sub_ln40_22_fu_466_p2[30:15]}};

assign imag2_57_fu_536_p4 = {{sub_ln40_23_fu_530_p2[30:15]}};

assign imag2_58_fu_824_p4 = {{sub_ln40_24_fu_818_p2[30:15]}};

assign imagSinVal_fu_623_p3 = ((output_negate_control_imag_fu_578_p3[0:0] == 1'b1) ? select_ln123_2_cast_fu_619_p1 : temp_out_sin_fu_586_p3);

assign imag_out_fu_838_p2 = (imag2_reg_981 + imag1_reg_976);

assign index_cos_fu_277_p2 = ($signed(index_fu_269_p3) + $signed(10'd768));

assign index_fu_269_p3 = {{trunc_ln177_fu_265_p1}, {2'd0}};

assign index_invert_control_imag_fu_283_p3 = ap_phi_mux_k_phi_fu_184_p4[32'd6];

assign index_invert_control_real_fu_340_p3 = index_cos_fu_277_p2[32'd8];

assign k_17_fu_224_p2 = ($signed(ap_phi_mux_k_phi_fu_184_p4) + $signed(32'd4294967295));

assign k_18_fu_372_p2 = (ap_phi_mux_k_1_phi_fu_195_p4 + 32'd1);

assign lut_index_imag_13_fu_321_p2 = (8'd0 - lut_index_imag_fu_313_p3);

assign lut_index_imag_14_fu_327_p3 = ((index_invert_control_imag_fu_283_p3[0:0] == 1'b1) ? lut_index_imag_13_fu_321_p2 : lut_index_imag_fu_313_p3);

assign lut_index_imag_fu_313_p3 = {{trunc_ln112_fu_309_p1}, {2'd0}};

assign lut_index_real_13_fu_358_p2 = (8'd0 - lut_index_real_fu_354_p1);

assign lut_index_real_14_fu_364_p3 = ((index_invert_control_real_fu_340_p3[0:0] == 1'b1) ? lut_index_real_13_fu_358_p2 : lut_index_real_fu_354_p1);

assign lut_index_real_fu_354_p1 = index_cos_fu_277_p2[7:0];

assign mul_ln35_fu_704_p0 = sext_ln35_8_fu_701_p1;

assign mul_ln35_fu_704_p1 = sext_ln35_7_fu_698_p1;

assign mul_ln36_fu_726_p0 = sext_ln36_2_fu_723_p1;

assign mul_ln36_fu_726_p1 = sext_ln36_fu_720_p1;

assign mul_ln39_fu_742_p0 = sext_ln36_2_fu_723_p1;

assign mul_ln39_fu_742_p1 = sext_ln35_7_fu_698_p1;

assign mul_ln40_fu_758_p0 = sext_ln35_8_fu_701_p1;

assign mul_ln40_fu_758_p1 = sext_ln36_fu_720_p1;

assign output_negate_control_imag_fu_578_p3 = k_reg_180[32'd7];

assign output_negate_control_real_fu_635_p3 = index_cos_reg_898_pp0_iter1_reg[32'd9];

assign output_saturation_control_imag_fu_303_p2 = (icmp_ln111_fu_291_p2 | icmp_ln111_2_fu_297_p2);

assign output_saturation_control_real_fu_647_p2 = (icmp_ln129_fu_642_p2 | icmp_ln129_2_reg_914_pp0_iter1_reg);

assign p_complexOp1_M_real_fu_231_p1 = fftOutData_local2_dout[15:0];

assign p_r_M_imag_22_fu_488_p2 = (imag2_56_fu_472_p4 + imag2_55_fu_420_p4);

assign p_r_M_imag_24_fu_552_p2 = (imag2_57_fu_536_p4 + imag2_55_fu_420_p4);

assign p_r_M_real_22_fu_482_p2 = (real1_56_fu_446_p4 + real1_55_fu_394_p4);

assign p_r_M_real_24_fu_546_p2 = (real1_57_fu_520_p4 + real1_55_fu_394_p4);

assign p_shl20_fu_459_p3 = {{p_complexOp1_M_imag_2_reg_892}, {15'd0}};

assign p_shl21_fu_433_p3 = {{p_complexOp1_M_real_2_reg_886}, {15'd0}};

assign p_shl22_fu_407_p3 = {{p_complexOp1_M_imag_reg_880}, {15'd0}};

assign p_shl23_fu_381_p3 = {{p_complexOp1_M_real_reg_874}, {15'd0}};

assign real1_55_fu_394_p4 = {{sub_ln35_fu_388_p2[30:15]}};

assign real1_56_fu_446_p4 = {{sub_ln35_22_fu_440_p2[30:15]}};

assign real1_57_fu_520_p4 = {{sub_ln35_23_fu_514_p2[30:15]}};

assign real1_58_fu_794_p4 = {{sub_ln35_24_fu_788_p2[30:15]}};

assign realCosVal_fu_690_p3 = ((output_negate_control_real_fu_635_p3[0:0] == 1'b1) ? select_ln139_2_cast_fu_686_p1 : temp_out_cos_fu_652_p3);

assign real_out_fu_834_p2 = (real1_reg_966 - real2_reg_971);

assign select_ln123_2_cast_fu_619_p1 = select_ln123_fu_611_p3;

assign select_ln123_fu_611_p3 = ((tmp_68_fu_603_p3[0:0] == 1'b1) ? 15'd32767 : trunc_ln123_fu_599_p1);

assign select_ln139_2_cast_fu_686_p1 = select_ln139_fu_678_p3;

assign select_ln139_fu_678_p3 = ((tmp_71_fu_670_p3[0:0] == 1'b1) ? 15'd32767 : trunc_ln139_fu_666_p1);

assign sext_ln35_24_fu_784_p1 = $signed(tmp_64_fu_777_p3);

assign sext_ln35_5_fu_430_p1 = p_complexOp1_M_real_2_reg_886;

assign sext_ln35_6_fu_774_p1 = trunc_ln_reg_929_pp0_iter3_reg;

assign sext_ln35_7_fu_698_p1 = $signed(trunc_ln95_5_reg_941_pp0_iter2_reg);

assign sext_ln35_8_fu_701_p1 = $signed(realCosVal_reg_961);

assign sext_ln35_fu_378_p1 = p_complexOp1_M_real_reg_874;

assign sext_ln36_2_fu_723_p1 = $signed(imagSinVal_reg_951_pp0_iter2_reg);

assign sext_ln36_fu_720_p1 = $signed(trunc_ln95_6_reg_946_pp0_iter2_reg);

assign sext_ln37_fu_804_p1 = trunc_ln95_4_reg_935_pp0_iter3_reg;

assign sext_ln40_2_fu_456_p1 = p_complexOp1_M_imag_2_reg_892;

assign sext_ln40_9_fu_814_p1 = $signed(tmp_65_fu_807_p3);

assign sext_ln40_fu_404_p1 = p_complexOp1_M_imag_reg_880;

assign sub_ln123_fu_593_p2 = (16'd0 - temp_out_sin_fu_586_p3);

assign sub_ln139_fu_660_p2 = (16'd0 - temp_out_cos_fu_652_p3);

assign sub_ln35_22_fu_440_p2 = ($signed(p_shl21_fu_433_p3) - $signed(sext_ln35_5_fu_430_p1));

assign sub_ln35_23_fu_514_p2 = (31'd0 - p_shl21_fu_433_p3);

assign sub_ln35_24_fu_788_p2 = ($signed(sext_ln35_24_fu_784_p1) - $signed(sext_ln35_6_fu_774_p1));

assign sub_ln35_fu_388_p2 = ($signed(p_shl23_fu_381_p3) - $signed(sext_ln35_fu_378_p1));

assign sub_ln40_22_fu_466_p2 = ($signed(p_shl20_fu_459_p3) - $signed(sext_ln40_2_fu_456_p1));

assign sub_ln40_23_fu_530_p2 = (31'd0 - p_shl20_fu_459_p3);

assign sub_ln40_24_fu_818_p2 = ($signed(sext_ln40_9_fu_814_p1) - $signed(sext_ln37_fu_804_p1));

assign sub_ln40_fu_414_p2 = ($signed(p_shl22_fu_407_p3) - $signed(sext_ln40_fu_404_p1));

assign temp_out_cos_fu_652_p3 = ((output_saturation_control_real_fu_647_p2[0:0] == 1'b1) ? 16'd32768 : twiddleObj_M_imag_1_q0);

assign temp_out_sin_fu_586_p3 = ((output_saturation_control_imag_reg_904[0:0] == 1'b1) ? 16'd32768 : twiddleObj_M_imag_1_q1);

assign tmp_63_fu_208_p4 = {{ap_phi_mux_k_phi_fu_184_p4[31:7]}};

assign tmp_64_fu_777_p3 = {{trunc_ln_reg_929_pp0_iter3_reg}, {15'd0}};

assign tmp_65_fu_807_p3 = {{trunc_ln95_4_reg_935_pp0_iter3_reg}, {15'd0}};

assign tmp_68_fu_603_p3 = sub_ln123_fu_593_p2[32'd15];

assign tmp_71_fu_670_p3 = sub_ln139_fu_660_p2[32'd15];

assign tmp_nbreadreq_fu_122_p3 = fftOutData_local2_empty_n;

assign trunc_ln112_fu_309_p1 = ap_phi_mux_k_phi_fu_184_p4[5:0];

assign trunc_ln123_fu_599_p1 = sub_ln123_fu_593_p2[14:0];

assign trunc_ln139_fu_666_p1 = sub_ln139_fu_660_p2[14:0];

assign trunc_ln177_fu_265_p1 = ap_phi_mux_k_phi_fu_184_p4[7:0];

assign twiddleObj_M_imag_1_address0 = zext_ln132_fu_631_p1;

assign twiddleObj_M_imag_1_address1 = zext_ln114_fu_335_p1;

assign zext_ln114_fu_335_p1 = lut_index_imag_14_fu_327_p3;

assign zext_ln132_fu_631_p1 = lut_index_real_14_reg_919;

always @ (posedge ap_clk) begin
    index_cos_reg_898[1:0] <= 2'b00;
    index_cos_reg_898_pp0_iter1_reg[1:0] <= 2'b00;
    lut_index_real_14_reg_919[1:0] <= 2'b00;
end

endmodule //fft_top_fftStageKernelS2S_1
