
---------- Begin Simulation Statistics ----------
final_tick                                36900603000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58467                       # Simulator instruction rate (inst/s)
host_mem_usage                                8810672                       # Number of bytes of host memory used
host_op_rate                                    92633                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   188.14                       # Real time elapsed on the host
host_tick_rate                              190641097                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000002                       # Number of instructions simulated
sim_ops                                      17427911                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.035867                       # Number of seconds simulated
sim_ticks                                 35867270000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       358128                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        720371                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          18599313                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         18545529                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              15621644                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       7.173453                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 7.173453                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            404210                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           405307                       # number of floating regfile writes
system.switch_cpus.idleCycles                   37710                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       177040                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3645044                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.541694                       # Inst execution rate
system.switch_cpus.iew.exec_refs              8029323                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            3647567                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         3305952                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4693584                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           33                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        50812                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      4002860                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     43107495                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       4381756                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       336594                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      38858180                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           1989                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents         29662                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         265887                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         31004                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         1400                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        65894                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       111146                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          46623165                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              36581712                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.630351                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          29388941                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.509960                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               38786545                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         56403231                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        31126866                       # number of integer regfile writes
system.switch_cpus.ipc                       0.139403                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.139403                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       223094      0.57%      0.57% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      30565266     77.98%     78.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult       260454      0.66%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             7      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd         2953      0.01%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu          210      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           16      0.00%     79.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc         1015      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4022008     10.26%     89.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      3305569      8.43%     97.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       410475      1.05%     98.97% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       403711      1.03%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       39194778                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          960271                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1779510                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       804091                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      1597142                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              433485                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.011060                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          210958     48.67%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              1      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     48.67% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          14385      3.32%     51.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         66338     15.30%     67.29% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       116812     26.95%     94.23% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite        24991      5.77%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       38444898                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    148748661                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     35777621                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     68997528                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           43106106                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          39194778                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         1389                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     27485829                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         8304                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         1264                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     20941818                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     71696830                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.546674                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.567200                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     62019957     86.50%     86.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1100146      1.53%     88.04% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1118522      1.56%     89.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2490548      3.47%     93.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1022811      1.43%     94.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       949474      1.32%     95.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1981191      2.76%     98.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       453264      0.63%     99.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       560917      0.78%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     71696830                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.546386                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       408035                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        80530                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4693584                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      4002860                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        15674268                       # number of misc regfile reads
system.switch_cpus.numCycles                 71734540                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     303                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       367189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          162                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       734537                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            162                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      4651152                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4651152                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4747426                       # number of overall hits
system.cpu.dcache.overall_hits::total         4747426                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data       371127                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         371127                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data       373517                       # number of overall misses
system.cpu.dcache.overall_misses::total        373517                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  29896570498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  29896570498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  29896570498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  29896570498                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      5022279                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5022279                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      5120943                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5120943                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.073896                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.073896                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.072939                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.072939                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 80556.172141                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80556.172141                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 80040.722371                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80040.722371                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          636                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          436                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                28                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    22.714286                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    62.285714                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       364338                       # number of writebacks
system.cpu.dcache.writebacks::total            364338                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data         5053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5053                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data         5053                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5053                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       366074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       366760                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       366760                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29439248498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29439248498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  29481078998                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29481078998                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.072890                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.072890                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.071620                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.071620                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80418.845638                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80418.845638                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80382.481726                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80382.481726                       # average overall mshr miss latency
system.cpu.dcache.replacements                 366759                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      4009389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4009389                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data         9299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9299                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    160043500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    160043500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      4018688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4018688                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.002314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002314                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 17210.829121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17210.829121                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data         5050                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5050                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data         4249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4249                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data     64773500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     64773500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.001057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001057                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 15244.410450                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15244.410450                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       641763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         641763                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       361828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       361828                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  29736526998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29736526998                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1003591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1003591                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.360533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.360533                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82184.151028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82184.151028                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       361825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       361825                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  29374474998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29374474998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.360530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.360530                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81184.205066                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81184.205066                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        96274                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         96274                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         2390                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2390                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        98664                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        98664                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.024224                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.024224                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          686                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          686                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     41830500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     41830500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.006953                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.006953                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 60977.405248                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60977.405248                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.116766                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5291892                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            367783                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.388626                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   854.085098                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   169.031669                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.834067                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.165070                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999137                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          889                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10608646                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10608646                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      2398780                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2398780                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      2398780                       # number of overall hits
system.cpu.icache.overall_hits::total         2398780                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst          756                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            756                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst          756                       # number of overall misses
system.cpu.icache.overall_misses::total           756                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     53140500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53140500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     53140500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53140500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      2399536                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2399536                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      2399536                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2399536                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000315                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000315                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000315                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000315                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 70291.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70291.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 70291.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70291.666667                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          299                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.714286                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          430                       # number of writebacks
system.cpu.icache.writebacks::total               430                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          168                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          168                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          168                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          168                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          588                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          588                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          588                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          588                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     40920000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     40920000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     40920000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     40920000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000245                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000245                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000245                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000245                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 69591.836735                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69591.836735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 69591.836735                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69591.836735                       # average overall mshr miss latency
system.cpu.icache.replacements                    430                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      2398780                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2398780                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          756                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           756                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     53140500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53140500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      2399536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2399536                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000315                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 70291.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70291.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          168                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          588                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          588                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     40920000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     40920000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000245                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 69591.836735                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69591.836735                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           804.724004                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3650635                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1371                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2662.753465                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   740.604529                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    64.119475                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.723247                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.062617                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.785863                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          941                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          463                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.918945                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4799660                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4799660                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  35867270000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst           92                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         5012                       # number of demand (read+write) hits
system.l2.demand_hits::total                     5104                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           92                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         5012                       # number of overall hits
system.l2.overall_hits::total                    5104                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst          496                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       361748                       # number of demand (read+write) misses
system.l2.demand_misses::total                 362244                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst          496                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       361748                       # number of overall misses
system.l2.overall_misses::total                362244                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     39061500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  28744010500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      28783072000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     39061500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  28744010500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     28783072000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst          588                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       366760                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               367348                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          588                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       366760                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              367348                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.843537                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.986334                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.986106                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.843537                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.986334                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.986106                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 78753.024194                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79458.657684                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79457.691501                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 78753.024194                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79458.657684                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79457.691501                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              357510                       # number of writebacks
system.l2.writebacks::total                    357510                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          496                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       361748                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            362244                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          496                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       361748                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           362244                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     34101500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  25126530500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  25160632000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     34101500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  25126530500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  25160632000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.843537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.986334                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.986106                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.843537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.986334                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.986106                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 68753.024194                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69458.657684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69457.691501                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 68753.024194                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69458.657684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69457.691501                       # average overall mshr miss latency
system.l2.replacements                         358289                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       364338                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           364338                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       364338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       364338                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          429                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              429                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          429                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          429                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus.data          760                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   760                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       361065                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              361065                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  28689898000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28689898000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       361825                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            361825                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.997900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997900                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79459.094623                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79459.094623                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       361065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         361065                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data  25079248000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25079248000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.997900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997900                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69459.094623                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69459.094623                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 92                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst          496                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              496                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     39061500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     39061500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            588                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.843537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.843537                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 78753.024194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78753.024194                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          496                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     34101500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     34101500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.843537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.843537                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 68753.024194                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68753.024194                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         4252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              4252                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data          683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             683                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data     54112500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     54112500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data         4935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          4935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.138399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.138399                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 79227.672035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79227.672035                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data          683                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          683                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data     47282500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     47282500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.138399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.138399                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 69227.672035                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69227.672035                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4289.169253                       # Cycle average of tags in use
system.l2.tags.total_refs                      741448                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    366230                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.024542                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.987418                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       938.042281                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2485.051201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst    64.501324                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   799.587029                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000243                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.114507                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.303351                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.007874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.097606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.523580                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7941                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          890                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4527                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2511                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.969360                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6238550                       # Number of tag accesses
system.l2.tags.data_accesses                  6238550                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    357510.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       496.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    361748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001783630500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22340                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22340                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1068876                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             335155                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      362244                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     357510                       # Number of write requests accepted
system.mem_ctrls.readBursts                    362244                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   357510                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.62                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                362244                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               357510                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  361995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      43                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  22341                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  22340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        22340                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.214637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.051834                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      6.291307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31         22307     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             3      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      0.01%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             1      0.00%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      0.00%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            1      0.00%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            4      0.02%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      0.00%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            5      0.02%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::176-191            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            3      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::208-223            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::240-255            1      0.00%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-303            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22340                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22340                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.002462                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.002317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.071080                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            22313     99.88%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22340                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                23183616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22880640                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    646.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    637.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   35860088000                       # Total gap between requests
system.mem_ctrls.avgGap                      49822.70                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        31744                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     23151872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     22879680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 885040.874312430271                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 645487431.856397271156                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 637898563.230488419533                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          496                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       361748                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       357510                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     13700750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  10190815750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 875260142750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     27622.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28171.04                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   2448211.64                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        31744                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     23151872                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      23183616                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        31744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        31744                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     22880640                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     22880640                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          496                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       361748                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         362244                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       357510                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        357510                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       885041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    645487432                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        646372473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       885041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       885041                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    637925329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       637925329                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    637925329                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       885041                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    645487432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1284297801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               362244                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              357495                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        22571                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        22648                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        22602                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        22593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        22596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        22611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        22503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        22658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        22754                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        22825                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        22744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        22693                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        22686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        22654                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        22536                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        22570                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        22335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        22367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        22334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        22334                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        22341                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        22349                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        22328                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        22346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        22398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        22330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        22357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        22346                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        22331                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        22339                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3412441500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1811220000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10204516500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9420.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28170.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              312632                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             308597                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            86.30                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           86.32                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        98510                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   467.600203                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   446.507566                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   108.658245                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          334      0.34%      0.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         4392      4.46%      4.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         8282      8.41%     13.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4152      4.21%     17.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        81141     82.37%     99.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           24      0.02%     99.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           23      0.02%     99.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           15      0.02%     99.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          147      0.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        98510                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              23183616                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           22879680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              646.372473                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              637.898563                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   10.03                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               4.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       351288000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       186714000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1290783480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     932907960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 2831031840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  13601823930                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   2318858400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   21513407610                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   599.806108                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   5915621750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1197560000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  28754088250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       352073400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       187131450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1295638680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     933215940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 2831031840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  13574053530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2342239200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   21515384040                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   599.861212                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5974896500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1197560000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  28694813500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1179                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       357510                       # Transaction distribution
system.membus.trans_dist::CleanEvict              617                       # Transaction distribution
system.membus.trans_dist::ReadExReq            361065                       # Transaction distribution
system.membus.trans_dist::ReadExResp           361065                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1179                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1082615                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1082615                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1082615                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     46064256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     46064256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                46064256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            362244                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  362244    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              362244                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          2330550500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               6.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1916214500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.3                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         4769367                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      4324157                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       158934                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      4196565                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         4187737                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.789637                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           18618                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        20211                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        16125                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         4086                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          884                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     27197184                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls          125                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       158550                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     68213008                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.229013                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.075172                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     63404278     92.95%     92.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1629105      2.39%     95.34% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       991792      1.45%     96.79% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       749156      1.10%     97.89% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       270485      0.40%     98.29% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       128239      0.19%     98.48% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       110588      0.16%     98.64% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7        60096      0.09%     98.73% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       869269      1.27%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     68213008                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000001                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       15621644                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             2595425                       # Number of memory references committed
system.switch_cpus.commit.loads               1593724                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                  24                       # Number of memory barriers committed
system.switch_cpus.commit.branches            1415906                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating              83836                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            15601961                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls          9655                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        19201      0.12%      0.12% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     12750913     81.62%     81.75% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult       255685      1.64%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            7      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd          164      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu           38      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt           16      0.00%     83.38% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc          195      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     83.39% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      1552130      9.94%     93.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       959935      6.14%     99.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        41594      0.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        41766      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     15621644                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       869269                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          2089080                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      61602222                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           6908847                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        830789                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         265887                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      3746900                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           472                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       45410983                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts          2059                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             4384768                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             3649509                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                   219                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses               2052535                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      2540420                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               30651633                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             4769367                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      4222480                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              68889386                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          532694                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles           84                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          564                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           29                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           2399536                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes         44302                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     71696830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.708832                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.104542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         61792973     86.19%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          2729642      3.81%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           336906      0.47%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           579011      0.81%     91.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           447059      0.62%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           620482      0.87%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           228199      0.32%     93.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           279763      0.39%     93.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          4682795      6.53%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     71696830                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.066486                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.427293                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             2399626                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                   130                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              267193                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         3099858                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         3090                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         1400                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        3001158                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             35                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  36900603000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         265887                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          2502617                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        60127560                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           7312596                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1488165                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       44302335                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents        269247                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         619278                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents            439                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         553435                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     58462834                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups           106987923                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         67725564                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            433688                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21895928                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         36566843                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           2554853                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                108782760                       # The number of ROB reads
system.switch_cpus.rob.writes                89122287                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000001                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           15621644                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp              5523                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       721848                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3200                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           361825                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          361825                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           588                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         4935                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1606                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1100279                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1101885                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        65152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     46790272                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               46855424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          358289                       # Total snoops (count)
system.tol2bus.snoopTraffic                  22880640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           725637                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000225                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.014986                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 725474     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    163      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             725637                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  36900603000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          732036500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            882000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         550140000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
