// Seed: 1562013528
module module_0 (
    input supply0 id_0,
    input uwire id_1,
    input supply0 id_2,
    output uwire id_3,
    output wire id_4,
    input tri1 id_5
);
  wor   id_7 = id_1;
  wire  id_8;
  uwire id_9;
  wire  id_10;
  wor   id_11 = 1;
  assign id_9 = id_5;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    input supply1 id_5
);
  wire id_7;
  module_0(
      id_3, id_5, id_5, id_1, id_1, id_0
  );
endmodule
