--------------------------------------------------------------------------------
--
-- This VHDL file was generated by EASE/HDL 8.4 Revision 4 from HDL Works B.V.
--
-- Ease library  : design
-- HDL library   : design
-- Host name     : R2D2
-- User name     : Arturo
-- Time stamp    : Fri Apr 25 10:47:32 2025
--
-- Designed by   : 
-- Company       : 
-- Project info  : 
--
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------
-- Object        : Entity design.InvShiftRows
-- Last modified : Thu Apr 10 19:09:52 2025
--------------------------------------------------------------------------------



library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity InvShiftRows is
  port (
    Clk    : in     std_logic;
    Enable : in     std_logic;
    Finish : out    std_logic;
    Rst    : in     std_logic;
    TxtIn  : in     std_logic_vector(127 downto 0);
    TxtOut : out    std_logic_vector(127 downto 0));
end entity InvShiftRows;

--------------------------------------------------------------------------------
-- Object        : Architecture design.InvShiftRows.rtl
-- Last modified : Thu Apr 10 19:09:52 2025
--------------------------------------------------------------------------------


architecture rtl of InvShiftRows is
  signal output_reg             : std_logic_vector(127 downto 0);
begin

	process(Clk, Rst)
  begin
    if Rst = '1' then
      output_reg <= (others => '0');
      Finish <= '0';

    elsif rising_edge(Clk) then
      if Enable = '1' then
        -- ReconstrucciÃ³n
		 output_reg <= TxtIn(127 downto 120) & TxtIn(23 downto 16) & TxtIn(47 downto 40) & TxtIn(71 downto 64) &
							TxtIn(95 downto 88) & TxtIn(119 downto 112) & TxtIn(15 downto 8) & TxtIn(39 downto 32) &
							TxtIn(63 downto 56) & TxtIn(87 downto 80) & TxtIn(111 downto 104) & TxtIn(7 downto 0) &
							TxtIn(31 downto 24) & TxtIn(55 downto 48) & TxtIn(79 downto 72) & TxtIn(103 downto 96); 
		  
        Finish <= '1';
      else
        Finish <= '0';
      end if;
    end if;
  end process;

  TxtOut <= output_reg;
	

end architecture rtl ; -- of InvShiftRows

