OPENQASM 3.0;
include "stdgates.inc";
gate mcx _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3 {
  h _gate_q_3;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  p(pi/8) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  p(pi/8) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  p(pi/8) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  p(-pi/8) _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  h _gate_q_3;
}
gate mcphase(_gate_p_0) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/4) _gate_q_5;
  h _gate_q_5;
  p(pi/8) _gate_q_0;
  p(pi/8) _gate_q_1;
  p(pi/8) _gate_q_2;
  p(pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_1;
  p(-pi/8) _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  p(pi/8) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  p(-pi/8) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_1, _gate_q_5;
  p(pi/8) _gate_q_5;
  cx _gate_q_2, _gate_q_5;
  p(-pi/8) _gate_q_5;
  cx _gate_q_0, _gate_q_5;
  h _gate_q_5;
  rz(-pi/4) _gate_q_5;
  h _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_5;
  cx _gate_q_4, _gate_q_5;
  tdg _gate_q_5;
  cx _gate_q_3, _gate_q_5;
  t _gate_q_4;
  t _gate_q_5;
  h _gate_q_5;
  cx _gate_q_3, _gate_q_4;
  t _gate_q_3;
  tdg _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  rz(pi/4) _gate_q_5;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_1, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_0, _gate_q_4;
  t _gate_q_1;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/8) _gate_q_4;
  h _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_4;
  cx _gate_q_3, _gate_q_4;
  tdg _gate_q_4;
  cx _gate_q_2, _gate_q_4;
  t _gate_q_3;
  t _gate_q_4;
  h _gate_q_4;
  cx _gate_q_2, _gate_q_3;
  t _gate_q_2;
  tdg _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/8) _gate_q_4;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_3;
  h _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_3;
  cx _gate_q_1, _gate_q_3;
  tdg _gate_q_3;
  cx _gate_q_0, _gate_q_3;
  t _gate_q_1;
  t _gate_q_3;
  h _gate_q_3;
  cx _gate_q_0, _gate_q_1;
  t _gate_q_0;
  tdg _gate_q_1;
  cx _gate_q_0, _gate_q_1;
  rz(-pi/16) _gate_q_3;
  cx _gate_q_2, _gate_q_3;
  rz(pi/16) _gate_q_3;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/32) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/32) _gate_q_2;
  cx _gate_q_0, _gate_q_2;
  rz(-pi/32) _gate_q_2;
  cx _gate_q_1, _gate_q_2;
  rz(pi/32) _gate_q_2;
  crz(pi/16) _gate_q_0, _gate_q_1;
  p(pi/32) _gate_q_0;
}
gate mcx_1 _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5 {
  h _gate_q_5;
  mcphase(pi) _gate_q_0, _gate_q_1, _gate_q_2, _gate_q_3, _gate_q_4, _gate_q_5;
  h _gate_q_5;
}
bit[6] creg_0;
qubit[11] q33;
h q33[0];
h q33[1];
h q33[2];
h q33[3];
h q33[4];
h q33[5];
x q33[10];
h q33[10];
x q33[6];
x q33[7];
barrier q33[0], q33[1], q33[2], q33[3], q33[4], q33[5], q33[6], q33[7], q33[8], q33[9], q33[10];
cx q33[0], q33[2];
x q33[2];
cx q33[1], q33[3];
x q33[3];
ccx q33[2], q33[3], q33[7];
x q33[3];
cx q33[1], q33[3];
x q33[2];
cx q33[0], q33[2];
ccx q33[4], q33[5], q33[6];
ccx q33[6], q33[7], q33[8];
ccx q33[4], q33[5], q33[6];
cx q33[0], q33[2];
x q33[2];
cx q33[1], q33[3];
x q33[3];
ccx q33[2], q33[3], q33[7];
x q33[3];
cx q33[1], q33[3];
x q33[2];
cx q33[0], q33[2];
cx q33[0], q33[4];
x q33[4];
cx q33[1], q33[5];
x q33[5];
ccx q33[4], q33[5], q33[7];
x q33[5];
cx q33[1], q33[5];
x q33[4];
cx q33[0], q33[4];
ccx q33[2], q33[3], q33[6];
mcx q33[6], q33[7], q33[8], q33[9];
ccx q33[2], q33[3], q33[6];
cx q33[0], q33[4];
x q33[4];
cx q33[1], q33[5];
x q33[5];
ccx q33[4], q33[5], q33[7];
x q33[5];
cx q33[1], q33[5];
x q33[4];
cx q33[0], q33[4];
cx q33[0], q33[2];
x q33[2];
cx q33[1], q33[3];
x q33[3];
ccx q33[2], q33[3], q33[7];
x q33[3];
cx q33[1], q33[3];
x q33[2];
cx q33[0], q33[2];
ccx q33[4], q33[5], q33[6];
ccx q33[6], q33[7], q33[8];
ccx q33[4], q33[5], q33[6];
cx q33[0], q33[2];
x q33[2];
cx q33[1], q33[3];
x q33[3];
ccx q33[2], q33[3], q33[7];
x q33[3];
cx q33[1], q33[3];
x q33[2];
cx q33[0], q33[2];
cx q33[2], q33[4];
x q33[4];
cx q33[3], q33[5];
x q33[5];
ccx q33[4], q33[5], q33[7];
x q33[5];
cx q33[3], q33[5];
x q33[4];
cx q33[2], q33[4];
ccx q33[0], q33[1], q33[6];
ccx q33[6], q33[7], q33[8];
ccx q33[0], q33[1], q33[6];
cx q33[2], q33[4];
x q33[4];
cx q33[3], q33[5];
x q33[5];
ccx q33[4], q33[5], q33[7];
x q33[5];
cx q33[3], q33[5];
x q33[4];
cx q33[2], q33[4];
ccx q33[9], q33[8], q33[10];
cx q33[2], q33[4];
x q33[4];
cx q33[3], q33[5];
x q33[5];
ccx q33[4], q33[5], q33[7];
x q33[5];
cx q33[3], q33[5];
x q33[4];
cx q33[2], q33[4];
ccx q33[0], q33[1], q33[6];
ccx q33[6], q33[7], q33[8];
ccx q33[0], q33[1], q33[6];
cx q33[2], q33[4];
x q33[4];
cx q33[3], q33[5];
x q33[5];
ccx q33[4], q33[5], q33[7];
x q33[5];
cx q33[3], q33[5];
x q33[4];
cx q33[2], q33[4];
cx q33[0], q33[2];
x q33[2];
cx q33[1], q33[3];
x q33[3];
ccx q33[2], q33[3], q33[7];
x q33[3];
cx q33[1], q33[3];
x q33[2];
cx q33[0], q33[2];
ccx q33[4], q33[5], q33[6];
ccx q33[6], q33[7], q33[8];
ccx q33[4], q33[5], q33[6];
cx q33[0], q33[2];
x q33[2];
cx q33[1], q33[3];
x q33[3];
ccx q33[2], q33[3], q33[7];
x q33[3];
cx q33[1], q33[3];
x q33[2];
cx q33[0], q33[2];
cx q33[0], q33[4];
x q33[4];
cx q33[1], q33[5];
x q33[5];
ccx q33[4], q33[5], q33[7];
x q33[5];
cx q33[1], q33[5];
x q33[4];
cx q33[0], q33[4];
ccx q33[2], q33[3], q33[6];
mcx q33[6], q33[7], q33[8], q33[9];
ccx q33[2], q33[3], q33[6];
cx q33[0], q33[4];
x q33[4];
cx q33[1], q33[5];
x q33[5];
ccx q33[4], q33[5], q33[7];
x q33[5];
cx q33[1], q33[5];
x q33[4];
cx q33[0], q33[4];
cx q33[0], q33[2];
x q33[2];
cx q33[1], q33[3];
x q33[3];
ccx q33[2], q33[3], q33[7];
x q33[3];
cx q33[1], q33[3];
x q33[2];
cx q33[0], q33[2];
ccx q33[4], q33[5], q33[6];
ccx q33[6], q33[7], q33[8];
ccx q33[4], q33[5], q33[6];
cx q33[0], q33[2];
x q33[2];
cx q33[1], q33[3];
x q33[3];
ccx q33[2], q33[3], q33[7];
x q33[3];
cx q33[1], q33[3];
x q33[2];
cx q33[0], q33[2];
barrier q33[0], q33[1], q33[2], q33[3], q33[4], q33[5], q33[6], q33[7], q33[8], q33[9], q33[10];
h q33[0];
x q33[0];
h q33[1];
x q33[1];
h q33[2];
x q33[2];
h q33[3];
x q33[3];
h q33[4];
x q33[4];
z q33[5];
mcx_1 q33[0], q33[1], q33[2], q33[3], q33[4], q33[5];
z q33[5];
x q33[0];
h q33[0];
x q33[1];
h q33[1];
x q33[2];
h q33[2];
x q33[3];
h q33[3];
x q33[4];
h q33[4];
barrier q33[0], q33[1], q33[2], q33[3], q33[4], q33[5], q33[6], q33[7], q33[8], q33[9], q33[10];
creg_0[0] = measure q33[0];
creg_0[1] = measure q33[1];
creg_0[2] = measure q33[2];
creg_0[3] = measure q33[3];
creg_0[4] = measure q33[4];
creg_0[5] = measure q33[5];
