// Seed: 2280590610
`timescale 1ps / 1 ps
module module_0 (
    input  id_0,
    output id_1
    , id_3,
    output id_2
);
  assign id_2 = id_0;
  always @(posedge 1'b0 + 1 or posedge id_0) begin
    case (id_3)
      1: if (1 - {1, id_0}) id_1 <= 1;
      id_0: id_1 = id_0;
      default: id_1 = 1'b0;
    endcase
  end
endmodule
