[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  21060       tick       1224387        521996        476583       1224387 
      2  21060       tick       3867504       1882175       1847607       3867504 
      3  21060       tick       3882367       1890318       1869198       3882367 
      4  21060       tick       3883920       1891370       1871368       3883920 
      5  21060       tick       3884343       1891624       1875756       3884343 
      6  21060       tick       3881283       1889398       1861746       3881283 
      7  21060       tick       3885334       1891780       1850004       3885334 
      8  21060       tick       3791362       1847049       1761412       3791362 
      9  21060       tick       3879016       1889157       1849265       3879016 
     10  21060       tick       3885594       1891486       1849060       3885594 
     11  21060       tick       3881854       1889226       1850217       3881854 
     12  21060       tick       3885997       1891687       1857890       3885997 
     13  21060       tick       3876958       1888425       1857927       3876958 
     14  21060       tick       3884596       1892253       1873111       3884596 
     15  21060       tick       3883567       1890167       1874189       3883567 
     16  21060       tick       3883673       1890525       1874381       3883673 
     17  21060       tick       3807269       1854089       1836815       3807269 
     18  21060       tick       3957400       1927023       1911475       3957400 
     19  21060       tick       3881555       1890892       1876273       3881555 
     20  21060       tick       3882258       1891631       1871816       3882258 
     21  21060       tick       3883166       1890609       1875351       3883166 
     22  21060       exit       3406685       1658888       1644179       3406685 
