
sensor_eval_wifi.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002008  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         000091bc  80002008  80002008  00002408  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  8000b200  8000b200  0000b600  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       000008f8  8000b400  8000b400  0000b800  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .dalign       00000004  00000004  00000004  00000000  2**0
                  ALLOC
  6 .data         000005f0  00000008  8000bcf8  0000c408  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000009a8  000005f8  000005f8  00000000  2**2
                  ALLOC
  8 .heap         00006060  00000fa0  00000fa0  00000000  2**0
                  ALLOC
  9 .comment      00000030  00000000  00000000  0000c9f8  2**0
                  CONTENTS, READONLY
 10 .debug_aranges 00001240  00000000  00000000  0000ca28  2**3
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_pubnames 00002747  00000000  00000000  0000dc68  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   000327af  00000000  00000000  000103af  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000064dd  00000000  00000000  00042b5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00012395  00000000  00000000  0004903b  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002de8  00000000  00000000  0005b3d0  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00009c6c  00000000  00000000  0005e1b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_loc    0000c73d  00000000  00000000  00067e24  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_macinfo 00d98c68  00000000  00000000  00074561  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .stack        00001000  00007000  00007000  00000000  2**0
                  ALLOC
 20 .debug_ranges 00001348  00000000  00000000  00e0d1d0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_start>:

  .global _start
  .type _start, @function
_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80000000:	fe cf c4 9c 	sub	pc,pc,-15204

80000004 <_trampoline>:
80000004:	e0 8f 10 00 	bral	80002004 <program_start>
	...

80002004 <program_start>:
  rjmp    program_start

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002004:	fe cf e4 a0 	sub	pc,pc,-7008

Disassembly of section .text:

80002008 <tc_init_waveform>:
80002008:	76 09       	ld.w	r9,r11[0x0]
8000200a:	58 29       	cp.w	r9,2


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
8000200c:	e0 88 00 03 	brls	80002012 <tc_init_waveform+0xa>
80002010:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002012:	76 18       	ld.w	r8,r11[0x4]
80002014:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80002018:	af ba       	sbr	r10,0xf
8000201a:	10 9b       	mov	r11,r8
8000201c:	e6 1b c0 00 	andh	r11,0xc000,COH
80002020:	16 4a       	or	r10,r11
80002022:	10 9b       	mov	r11,r8
80002024:	e6 1b 30 00 	andh	r11,0x3000,COH
80002028:	16 4a       	or	r10,r11
8000202a:	10 9b       	mov	r11,r8
8000202c:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002030:	16 4a       	or	r10,r11
80002032:	10 9b       	mov	r11,r8
80002034:	e6 1b 03 00 	andh	r11,0x300,COH
80002038:	16 4a       	or	r10,r11
8000203a:	10 9b       	mov	r11,r8
8000203c:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002040:	16 4a       	or	r10,r11
80002042:	10 9b       	mov	r11,r8
80002044:	e6 1b 00 30 	andh	r11,0x30,COH
80002048:	16 4a       	or	r10,r11
8000204a:	10 9b       	mov	r11,r8
8000204c:	e6 1b 00 0c 	andh	r11,0xc,COH
80002050:	16 4a       	or	r10,r11
80002052:	10 9b       	mov	r11,r8
80002054:	e6 1b 00 03 	andh	r11,0x3,COH
80002058:	16 4a       	or	r10,r11
8000205a:	10 9b       	mov	r11,r8
8000205c:	e2 1b 60 00 	andl	r11,0x6000,COH
80002060:	16 4a       	or	r10,r11
80002062:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
80002066:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
8000206a:	10 9b       	mov	r11,r8
8000206c:	e2 1b 0c 00 	andl	r11,0xc00,COH
80002070:	16 4a       	or	r10,r11
80002072:	10 9b       	mov	r11,r8
80002074:	e2 1b 03 00 	andl	r11,0x300,COH
80002078:	16 4a       	or	r10,r11
8000207a:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
8000207e:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80002082:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
80002086:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
8000208a:	10 9b       	mov	r11,r8
8000208c:	e2 1b 00 30 	andl	r11,0x30,COH
80002090:	16 4a       	or	r10,r11
80002092:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
80002096:	f5 e8 10 38 	or	r8,r10,r8<<0x3
8000209a:	a5 69       	lsl	r9,0x4
8000209c:	2f f9       	sub	r9,-1
8000209e:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
800020a2:	5e fd       	retal	0

800020a4 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800020a4:	58 2b       	cp.w	r11,2
800020a6:	e0 88 00 03 	brls	800020ac <tc_start+0x8>
800020aa:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
800020ac:	a7 6b       	lsl	r11,0x6
800020ae:	16 0c       	add	r12,r11
800020b0:	30 58       	mov	r8,5
800020b2:	99 08       	st.w	r12[0x0],r8
800020b4:	5e fd       	retal	0

800020b6 <tc_read_sr>:


int tc_read_sr(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800020b6:	58 2b       	cp.w	r11,2
800020b8:	e0 88 00 03 	brls	800020be <tc_read_sr+0x8>
800020bc:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  return tc->channel[channel].sr;
800020be:	a7 6b       	lsl	r11,0x6
800020c0:	2e 0b       	sub	r11,-32
800020c2:	16 0c       	add	r12,r11
800020c4:	78 0c       	ld.w	r12,r12[0x0]
}
800020c6:	5e fc       	retal	r12

800020c8 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800020c8:	58 2b       	cp.w	r11,2
800020ca:	e0 88 00 03 	brls	800020d0 <tc_write_rc+0x8>
800020ce:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
800020d0:	f6 08 15 04 	lsl	r8,r11,0x4
800020d4:	2f f8       	sub	r8,-1
800020d6:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
800020da:	e2 18 80 00 	andl	r8,0x8000,COH
800020de:	c0 c0       	breq	800020f6 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
800020e0:	a7 6b       	lsl	r11,0x6
800020e2:	16 0c       	add	r12,r11
800020e4:	2e 4c       	sub	r12,-28
800020e6:	78 08       	ld.w	r8,r12[0x0]
800020e8:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
800020ec:	e0 18 00 00 	andl	r8,0x0
800020f0:	f3 e8 10 08 	or	r8,r9,r8
800020f4:	99 08       	st.w	r12[0x0],r8

  return value;
800020f6:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
800020fa:	5e fc       	retal	r12

800020fc <tc_configure_interrupts>:
  return tc->channel[channel].imr;
}


int tc_configure_interrupts(volatile avr32_tc_t *tc, unsigned int channel, const tc_interrupt_t *bitfield)
{
800020fc:	eb cd 40 fc 	pushm	r2-r7,lr
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002100:	e1 b9 00 00 	mfsr	r9,0x0

  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002104:	58 2b       	cp.w	r11,2
80002106:	e0 88 00 04 	brls	8000210e <tc_configure_interrupts+0x12>
8000210a:	e3 cf c0 fc 	ldm	sp++,r2-r7,pc,r12=-1
	return flags;
}

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
	return !(flags & AVR32_SR_GM_MASK);
8000210e:	ee 19 00 01 	eorh	r9,0x1
80002112:	f3 d9 c2 01 	bfextu	r9,r9,0x10,0x1
    return TC_INVALID_ARGUMENT;

  // Enable the appropriate interrupts.
  tc->channel[channel].ier = bitfield->etrgs << AVR32_TC_ETRGS_OFFSET |
80002116:	74 08       	ld.w	r8,r10[0x0]
80002118:	ef d8 c0 e1 	bfextu	r7,r8,0x7,0x1
8000211c:	fd d8 c0 c1 	bfextu	lr,r8,0x6,0x1
80002120:	a7 6e       	lsl	lr,0x6
80002122:	fd e7 10 7e 	or	lr,lr,r7<<0x7
80002126:	ef d8 c0 01 	bfextu	r7,r8,0x0,0x1
8000212a:	0e 4e       	or	lr,r7
8000212c:	ef d8 c0 a1 	bfextu	r7,r8,0x5,0x1
80002130:	fd e7 10 5e 	or	lr,lr,r7<<0x5
80002134:	ef d8 c0 81 	bfextu	r7,r8,0x4,0x1
80002138:	fd e7 10 4e 	or	lr,lr,r7<<0x4
8000213c:	ef d8 c0 61 	bfextu	r7,r8,0x3,0x1
80002140:	fd e7 10 3e 	or	lr,lr,r7<<0x3
80002144:	ef d8 c0 41 	bfextu	r7,r8,0x2,0x1
80002148:	fd e7 10 2e 	or	lr,lr,r7<<0x2
8000214c:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
80002150:	fd e8 10 18 	or	r8,lr,r8<<0x1
80002154:	f6 0e 15 06 	lsl	lr,r11,0x6
80002158:	f8 0e 00 0e 	add	lr,r12,lr
8000215c:	2d ce       	sub	lr,-36
8000215e:	9d 08       	st.w	lr[0x0],r8
                             bitfield->cpas << AVR32_TC_CPAS_OFFSET |
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002160:	58 09       	cp.w	r9,0
80002162:	c0 20       	breq	80002166 <tc_configure_interrupts+0x6a>
80002164:	d3 03       	ssrf	0x10
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
80002166:	74 08       	ld.w	r8,r10[0x0]
80002168:	f1 d8 c0 e1 	bfextu	r8,r8,0x7,0x1
8000216c:	e0 65 00 80 	mov	r5,128
80002170:	f9 b5 01 00 	movne	r5,0
                             (~bitfield->ldrbs & 1) << AVR32_TC_LDRBS_OFFSET |
80002174:	74 08       	ld.w	r8,r10[0x0]
80002176:	f1 d8 c0 c1 	bfextu	r8,r8,0x6,0x1
8000217a:	f9 b4 00 40 	moveq	r4,64
8000217e:	f9 b4 01 00 	movne	r4,0
                             (~bitfield->ldras & 1) << AVR32_TC_LDRAS_OFFSET |
80002182:	74 08       	ld.w	r8,r10[0x0]
80002184:	f1 d8 c0 a1 	bfextu	r8,r8,0x5,0x1
80002188:	f9 b3 00 20 	moveq	r3,32
8000218c:	f9 b3 01 00 	movne	r3,0
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
80002190:	74 08       	ld.w	r8,r10[0x0]
80002192:	f1 d8 c0 81 	bfextu	r8,r8,0x4,0x1
80002196:	f9 b2 00 10 	moveq	r2,16
8000219a:	f9 b2 01 00 	movne	r2,0
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
8000219e:	74 08       	ld.w	r8,r10[0x0]
800021a0:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800021a4:	f9 b6 00 08 	moveq	r6,8
800021a8:	f9 b6 01 00 	movne	r6,0
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
800021ac:	74 08       	ld.w	r8,r10[0x0]
800021ae:	f1 d8 c0 41 	bfextu	r8,r8,0x2,0x1
800021b2:	f9 b7 00 04 	moveq	r7,4
800021b6:	f9 b7 01 00 	movne	r7,0
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
800021ba:	74 08       	ld.w	r8,r10[0x0]
800021bc:	f1 d8 c0 21 	bfextu	r8,r8,0x1,0x1
800021c0:	f9 be 00 02 	moveq	lr,2
800021c4:	f9 be 01 00 	movne	lr,0
                             bitfield->lovrs << AVR32_TC_LOVRS_OFFSET |
                             bitfield->covfs << AVR32_TC_COVFS_OFFSET;

  // Disable the appropriate interrupts.
  if (global_interrupt_enabled) Disable_global_interrupt();
  tc->channel[channel].idr = (~bitfield->etrgs & 1) << AVR32_TC_ETRGS_OFFSET |
800021c8:	74 08       	ld.w	r8,r10[0x0]
800021ca:	ec 18 00 01 	eorl	r8,0x1
800021ce:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800021d2:	eb e8 10 08 	or	r8,r5,r8
800021d6:	08 48       	or	r8,r4
800021d8:	06 48       	or	r8,r3
800021da:	04 48       	or	r8,r2
800021dc:	0c 48       	or	r8,r6
800021de:	0e 48       	or	r8,r7
800021e0:	1c 48       	or	r8,lr
800021e2:	f6 0a 15 06 	lsl	r10,r11,0x6
800021e6:	f8 0a 00 0a 	add	r10,r12,r10
800021ea:	2d 8a       	sub	r10,-40
800021ec:	95 08       	st.w	r10[0x0],r8
                             (~bitfield->cpcs & 1) << AVR32_TC_CPCS_OFFSET |
                             (~bitfield->cpbs & 1) << AVR32_TC_CPBS_OFFSET |
                             (~bitfield->cpas & 1) << AVR32_TC_CPAS_OFFSET |
                             (~bitfield->lovrs & 1) << AVR32_TC_LOVRS_OFFSET |
                             (~bitfield->covfs & 1) << AVR32_TC_COVFS_OFFSET;
  tc->channel[channel].sr;
800021ee:	a7 6b       	lsl	r11,0x6
800021f0:	2e 0b       	sub	r11,-32
800021f2:	16 0c       	add	r12,r11
800021f4:	78 08       	ld.w	r8,r12[0x0]
  if (global_interrupt_enabled) Enable_global_interrupt();
800021f6:	58 09       	cp.w	r9,0
800021f8:	c0 31       	brne	800021fe <tc_configure_interrupts+0x102>
800021fa:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0
800021fe:	d5 03       	csrf	0x10
80002200:	e3 cf 80 fc 	ldm	sp++,r2-r7,pc,r12=0

80002204 <twi_master_interrupt_handler>:
/*! \brief TWI interrupt handler.
 */
ISR(twi_master_interrupt_handler, CONF_TWI_IRQ_GROUP, CONF_TWI_IRQ_LEVEL)
{
	// get masked status register value
	int status = twi_inst->sr & twi_it_mask;
80002204:	4a 68       	lddpc	r8,8000229c <twi_master_interrupt_handler+0x98>
80002206:	70 08       	ld.w	r8,r8[0x0]
80002208:	70 89       	ld.w	r9,r8[0x20]
8000220a:	4a 6a       	lddpc	r10,800022a0 <twi_master_interrupt_handler+0x9c>
8000220c:	74 0a       	ld.w	r10,r10[0x0]
8000220e:	f5 e9 00 09 	and	r9,r10,r9

	// this is a NACK
	if (status & AVR32_TWI_SR_NACK_MASK) {
80002212:	12 9a       	mov	r10,r9
80002214:	e2 1a 01 00 	andl	r10,0x100,COH
80002218:	c3 81       	brne	80002288 <twi_master_interrupt_handler+0x84>
		goto nack;
	}
	// this is a RXRDY
	else if (status & AVR32_TWI_SR_RXRDY_MASK) {
8000221a:	12 9a       	mov	r10,r9
8000221c:	e2 1a 00 02 	andl	r10,0x2,COH
80002220:	c1 60       	breq	8000224c <twi_master_interrupt_handler+0x48>
		// get data from Receive Holding Register
		*twi_rx_data = twi_inst->rhr;
80002222:	4a 19       	lddpc	r9,800022a4 <twi_master_interrupt_handler+0xa0>
80002224:	72 0a       	ld.w	r10,r9[0x0]
80002226:	70 cb       	ld.w	r11,r8[0x30]
80002228:	b4 8b       	st.b	r10[0x0],r11
		twi_rx_data++;
8000222a:	72 0a       	ld.w	r10,r9[0x0]
8000222c:	2f fa       	sub	r10,-1
8000222e:	93 0a       	st.w	r9[0x0],r10
		// last byte to receive
		if (--twi_rx_nb_bytes == 1) {
80002230:	49 e9       	lddpc	r9,800022a8 <twi_master_interrupt_handler+0xa4>
80002232:	72 0a       	ld.w	r10,r9[0x0]
80002234:	20 1a       	sub	r10,1
80002236:	93 0a       	st.w	r9[0x0],r10
80002238:	72 09       	ld.w	r9,r9[0x0]
8000223a:	58 19       	cp.w	r9,1
8000223c:	c0 31       	brne	80002242 <twi_master_interrupt_handler+0x3e>
			// set stop bit
			twi_inst->cr = AVR32_TWI_STOP_MASK;
8000223e:	30 29       	mov	r9,2
80002240:	91 09       	st.w	r8[0x0],r9
		}
		// receive complete
		if (twi_rx_nb_bytes == 0) {
80002242:	49 a9       	lddpc	r9,800022a8 <twi_master_interrupt_handler+0xa4>
80002244:	72 09       	ld.w	r9,r9[0x0]
80002246:	58 09       	cp.w	r9,0
80002248:	c2 30       	breq	8000228e <twi_master_interrupt_handler+0x8a>
8000224a:	d6 03       	rete
			// finish the receive operation
			goto complete;
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWI_SR_TXRDY_MASK) {
8000224c:	12 9a       	mov	r10,r9
8000224e:	e2 1a 00 04 	andl	r10,0x4,COH
80002252:	c1 70       	breq	80002280 <twi_master_interrupt_handler+0x7c>
		// decrease transmitted bytes number
		twi_tx_nb_bytes--;
80002254:	49 69       	lddpc	r9,800022ac <twi_master_interrupt_handler+0xa8>
80002256:	72 0a       	ld.w	r10,r9[0x0]
80002258:	20 1a       	sub	r10,1
8000225a:	93 0a       	st.w	r9[0x0],r10
		// no more bytes to transmit
		if (twi_tx_nb_bytes <= 0) {
8000225c:	72 09       	ld.w	r9,r9[0x0]
8000225e:	58 09       	cp.w	r9,0
80002260:	e0 89 00 0a 	brgt	80002274 <twi_master_interrupt_handler+0x70>
			// enable TXCOMP IT and unmask all others IT
			twi_it_mask = AVR32_TWI_IER_TXCOMP_MASK;
80002264:	48 f9       	lddpc	r9,800022a0 <twi_master_interrupt_handler+0x9c>
80002266:	30 1a       	mov	r10,1
80002268:	93 0a       	st.w	r9[0x0],r10
			twi_inst->idr = ~0UL;
8000226a:	3f fa       	mov	r10,-1
8000226c:	91 aa       	st.w	r8[0x28],r10
			twi_inst->ier = twi_it_mask;
8000226e:	72 09       	ld.w	r9,r9[0x0]
80002270:	91 99       	st.w	r8[0x24],r9
80002272:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twi_inst->thr = *twi_tx_data++;
80002274:	48 fa       	lddpc	r10,800022b0 <twi_master_interrupt_handler+0xac>
80002276:	74 09       	ld.w	r9,r10[0x0]
80002278:	13 3b       	ld.ub	r11,r9++
8000227a:	91 db       	st.w	r8[0x34],r11
8000227c:	95 09       	st.w	r10[0x0],r9
8000227e:	d6 03       	rete
		}
	}
	// this is a TXCOMP
	else if (status & AVR32_TWI_SR_TXCOMP_MASK) {
80002280:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80002284:	c0 51       	brne	8000228e <twi_master_interrupt_handler+0x8a>
80002286:	d6 03       	rete
	}

	return;

nack:
	twi_nack = true;
80002288:	30 1a       	mov	r10,1
8000228a:	48 b9       	lddpc	r9,800022b4 <twi_master_interrupt_handler+0xb0>
8000228c:	b2 8a       	st.b	r9[0x0],r10

complete:
	// disable all interrupts
	twi_inst->idr = ~0UL;
8000228e:	3f f9       	mov	r9,-1
80002290:	91 a9       	st.w	r8[0x28],r9
	twi_inst->sr;
80002292:	70 88       	ld.w	r8,r8[0x20]
	twi_busy = false;
80002294:	30 09       	mov	r9,0
80002296:	48 98       	lddpc	r8,800022b8 <twi_master_interrupt_handler+0xb4>
80002298:	b0 89       	st.b	r8[0x0],r9
8000229a:	d6 03       	rete
8000229c:	00 00       	add	r0,r0
8000229e:	06 04       	add	r4,r3
800022a0:	00 00       	add	r0,r0
800022a2:	06 00       	add	r0,r3
800022a4:	00 00       	add	r0,r0
800022a6:	06 10       	sub	r0,r3
800022a8:	00 00       	add	r0,r0
800022aa:	06 0c       	add	r12,r3
800022ac:	00 00       	add	r0,r0
800022ae:	05 fc       	ld.ub	r12,r2[0x7]
800022b0:	00 00       	add	r0,r0
800022b2:	06 08       	add	r8,r3
800022b4:	00 00       	add	r0,r0
800022b6:	05 f9       	ld.ub	r9,r2[0x7]
800022b8:	00 00       	add	r0,r0
800022ba:	05 f8       	ld.ub	r8,r2[0x7]

800022bc <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
800022bc:	18 98       	mov	r8,r12
	uint32_t val;

	if (len == 0)
800022be:	58 0b       	cp.w	r11,0
800022c0:	c0 21       	brne	800022c4 <twi_mk_addr+0x8>
800022c2:	5e fd       	retal	0
		return 0;

	val = addr[0];
800022c4:	19 8c       	ld.ub	r12,r12[0x0]
	if (len > 1) {
800022c6:	58 1b       	cp.w	r11,1
800022c8:	e0 8a 00 05 	brle	800022d2 <twi_mk_addr+0x16>
		val <<= 8;
		val |= addr[1];
800022cc:	11 99       	ld.ub	r9,r8[0x1]
800022ce:	f3 ec 10 8c 	or	r12,r9,r12<<0x8
	}
	if (len > 2) {
800022d2:	58 2b       	cp.w	r11,2
800022d4:	5e ac       	retle	r12
		val <<= 8;
		val |= addr[2];
800022d6:	11 a8       	ld.ub	r8,r8[0x2]
800022d8:	f1 ec 10 8c 	or	r12,r8,r12<<0x8
	}
	return val;
}
800022dc:	5e fc       	retal	r12
800022de:	d7 03       	nop

800022e0 <twi_is_busy>:
}


bool twi_is_busy(void)
{
	if (twi_busy) {
800022e0:	48 28       	lddpc	r8,800022e8 <twi_is_busy+0x8>
800022e2:	11 8c       	ld.ub	r12,r8[0x0]
		return true;          // Still receiving/transmitting...
	} else {
		return false;
	}
}
800022e4:	5e fc       	retal	r12
800022e6:	00 00       	add	r0,r0
800022e8:	00 00       	add	r0,r0
800022ea:	05 f8       	ld.ub	r8,r2[0x7]

800022ec <twi_master_write>:
	return TWI_SUCCESS;
}


int twi_master_write(volatile avr32_twi_t *twi, const twi_package_t *package)
{
800022ec:	eb cd 40 c0 	pushm	r6-r7,lr
800022f0:	18 96       	mov	r6,r12
800022f2:	16 97       	mov	r7,r11
	// No data to send
	if (package->length == 0) {
800022f4:	76 38       	ld.w	r8,r11[0xc]
800022f6:	58 08       	cp.w	r8,0
800022f8:	c0 51       	brne	80002302 <twi_master_write+0x16>
800022fa:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
		cpu_relax();
800022fe:	fe cf ff fc 	sub	pc,pc,-4
	// No data to send
	if (package->length == 0) {
		return TWI_INVALID_ARGUMENT;
	}

	while (twi_is_busy()) {
80002302:	f0 1f 00 1f 	mcall	8000237c <twi_master_write+0x90>
80002306:	cf c1       	brne	800022fe <twi_master_write+0x12>
		cpu_relax();
	};

	twi_nack = false;
80002308:	30 09       	mov	r9,0
8000230a:	49 e8       	lddpc	r8,80002380 <twi_master_write+0x94>
8000230c:	b0 89       	st.b	r8[0x0],r9
	twi_busy = true;
8000230e:	30 19       	mov	r9,1
80002310:	49 d8       	lddpc	r8,80002384 <twi_master_write+0x98>
80002312:	b0 89       	st.b	r8[0x0],r9

	// Enable master transfer, disable slave
	twi->cr =   AVR32_TWI_CR_MSEN_MASK
80002314:	32 48       	mov	r8,36
80002316:	8d 08       	st.w	r6[0x0],r8
			| AVR32_TWI_CR_SVDIS_MASK
#endif
			;

	// set write mode, slave address and 3 internal address byte length
	twi->mmr = (0 << AVR32_TWI_MMR_MREAD_OFFSET) |
80002318:	6e 18       	ld.w	r8,r7[0x4]
8000231a:	a9 68       	lsl	r8,0x8
8000231c:	e2 18 03 00 	andl	r8,0x300,COH
80002320:	0f 89       	ld.ub	r9,r7[0x0]
80002322:	f1 e9 11 08 	or	r8,r8,r9<<0x10
80002326:	8d 18       	st.w	r6[0x4],r8
			(package->chip << AVR32_TWI_MMR_DADR_OFFSET) |
			((package->addr_length << AVR32_TWI_MMR_IADRSZ_OFFSET) & AVR32_TWI_MMR_IADRSZ_MASK);

	// Set pointer to TWI instance for IT
	twi_inst = twi;
80002328:	49 88       	lddpc	r8,80002388 <twi_master_write+0x9c>
8000232a:	91 06       	st.w	r8[0x0],r6

	// set internal address for remote chip
	twi->iadr = twi_mk_addr(package->addr, package->addr_length);
8000232c:	6e 1b       	ld.w	r11,r7[0x4]
8000232e:	ee cc ff ff 	sub	r12,r7,-1
80002332:	f0 1f 00 17 	mcall	8000238c <twi_master_write+0xa0>
80002336:	8d 3c       	st.w	r6[0xc],r12

	// get a pointer to applicative data
	twi_tx_data = package->buffer;
80002338:	6e 29       	ld.w	r9,r7[0x8]
8000233a:	49 68       	lddpc	r8,80002390 <twi_master_write+0xa4>
8000233c:	91 09       	st.w	r8[0x0],r9

	// get a copy of nb bytes to write
	twi_tx_nb_bytes = package->length;
8000233e:	6e 3a       	ld.w	r10,r7[0xc]
80002340:	49 59       	lddpc	r9,80002394 <twi_master_write+0xa8>
80002342:	93 0a       	st.w	r9[0x0],r10

	// put the first byte in the Transmit Holding Register
	twi->thr = *twi_tx_data++;
80002344:	70 09       	ld.w	r9,r8[0x0]
80002346:	13 3a       	ld.ub	r10,r9++
80002348:	8d da       	st.w	r6[0x34],r10
8000234a:	91 09       	st.w	r8[0x0],r9

	// mask NACK and TXRDY interrupts
	twi_it_mask = AVR32_TWI_IER_NACK_MASK | AVR32_TWI_IER_TXRDY_MASK;
8000234c:	49 38       	lddpc	r8,80002398 <twi_master_write+0xac>
8000234e:	e0 69 01 04 	mov	r9,260
80002352:	91 09       	st.w	r8[0x0],r9

	// update IMR through IER
	twi->ier = twi_it_mask;
80002354:	70 08       	ld.w	r8,r8[0x0]
80002356:	8d 98       	st.w	r6[0x24],r8

	// send data
	while (twi_is_busy()) {
80002358:	c0 38       	rjmp	8000235e <twi_master_write+0x72>
		cpu_relax();
8000235a:	fe cf ff fc 	sub	pc,pc,-4

	// update IMR through IER
	twi->ier = twi_it_mask;

	// send data
	while (twi_is_busy()) {
8000235e:	f0 1f 00 08 	mcall	8000237c <twi_master_write+0x90>
80002362:	cf c1       	brne	8000235a <twi_master_write+0x6e>
		cpu_relax();
	}

	// Disable master transfer
	twi->cr =  AVR32_TWI_CR_MSDIS_MASK;
80002364:	30 88       	mov	r8,8
80002366:	8d 08       	st.w	r6[0x0],r8

	if (twi_nack) {
80002368:	48 68       	lddpc	r8,80002380 <twi_master_write+0x94>
8000236a:	11 8c       	ld.ub	r12,r8[0x0]
8000236c:	58 0c       	cp.w	r12,0
8000236e:	f9 bc 01 fb 	movne	r12,-5
80002372:	f9 bc 00 00 	moveq	r12,0
		return TWI_RECEIVE_NACK;
	}

	return TWI_SUCCESS;
}
80002376:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000237a:	00 00       	add	r0,r0
8000237c:	80 00       	ld.sh	r0,r0[0x0]
8000237e:	22 e0       	sub	r0,46
80002380:	00 00       	add	r0,r0
80002382:	05 f9       	ld.ub	r9,r2[0x7]
80002384:	00 00       	add	r0,r0
80002386:	05 f8       	ld.ub	r8,r2[0x7]
80002388:	00 00       	add	r0,r0
8000238a:	06 04       	add	r4,r3
8000238c:	80 00       	ld.sh	r0,r0[0x0]
8000238e:	22 bc       	sub	r12,43
80002390:	00 00       	add	r0,r0
80002392:	06 08       	add	r8,r3
80002394:	00 00       	add	r0,r0
80002396:	05 fc       	ld.ub	r12,r2[0x7]
80002398:	00 00       	add	r0,r0
8000239a:	06 00       	add	r0,r3

8000239c <twi_master_read>:
	}
	return val;
}

int twi_master_read(volatile avr32_twi_t *twi, const twi_package_t *package)
{
8000239c:	eb cd 40 c0 	pushm	r6-r7,lr
800023a0:	18 96       	mov	r6,r12
800023a2:	16 97       	mov	r7,r11
	// check argument
	if (package->length == 0) {
800023a4:	76 38       	ld.w	r8,r11[0xc]
800023a6:	58 08       	cp.w	r8,0
800023a8:	c0 51       	brne	800023b2 <twi_master_read+0x16>
800023aa:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
		return TWI_INVALID_ARGUMENT;
	}
#if 1	//20141209
	while (twi_is_busy()) {
		cpu_relax();
800023ae:	fe cf ff fc 	sub	pc,pc,-4
	// check argument
	if (package->length == 0) {
		return TWI_INVALID_ARGUMENT;
	}
#if 1	//20141209
	while (twi_is_busy()) {
800023b2:	f0 1f 00 21 	mcall	80002434 <twi_master_read+0x98>
800023b6:	cf c1       	brne	800023ae <twi_master_read+0x12>
		cpu_relax();
	};
#endif
	twi_nack = false;
800023b8:	30 09       	mov	r9,0
800023ba:	4a 08       	lddpc	r8,80002438 <twi_master_read+0x9c>
800023bc:	b0 89       	st.b	r8[0x0],r9
	twi_busy = true;
800023be:	30 19       	mov	r9,1
800023c0:	49 f8       	lddpc	r8,8000243c <twi_master_read+0xa0>
800023c2:	b0 89       	st.b	r8[0x0],r9

	// set read mode, slave address and 3 internal address byte length
	twi->mmr = (package->chip << AVR32_TWI_MMR_DADR_OFFSET) |
800023c4:	0f 89       	ld.ub	r9,r7[0x0]
800023c6:	6e 18       	ld.w	r8,r7[0x4]
800023c8:	a9 68       	lsl	r8,0x8
800023ca:	e2 18 03 00 	andl	r8,0x300,COH
800023ce:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800023d2:	ad a8       	sbr	r8,0xc
800023d4:	8d 18       	st.w	r6[0x4],r8
			((package->addr_length << AVR32_TWI_MMR_IADRSZ_OFFSET) & AVR32_TWI_MMR_IADRSZ_MASK) |
			(1 << AVR32_TWI_MMR_MREAD_OFFSET);

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
800023d6:	49 b8       	lddpc	r8,80002440 <twi_master_read+0xa4>
800023d8:	91 06       	st.w	r8[0x0],r6

	// set internal address for remote chip
	twi->iadr = twi_mk_addr(package->addr, package->addr_length);
800023da:	6e 1b       	ld.w	r11,r7[0x4]
800023dc:	ee cc ff ff 	sub	r12,r7,-1
800023e0:	f0 1f 00 19 	mcall	80002444 <twi_master_read+0xa8>
800023e4:	8d 3c       	st.w	r6[0xc],r12

	// get a pointer to applicative data
	twi_rx_data = package->buffer;
800023e6:	6e 29       	ld.w	r9,r7[0x8]
800023e8:	49 88       	lddpc	r8,80002448 <twi_master_read+0xac>
800023ea:	91 09       	st.w	r8[0x0],r9

	// get a copy of nb bytes to read
	twi_rx_nb_bytes = package->length;
800023ec:	6e 39       	ld.w	r9,r7[0xc]
800023ee:	49 88       	lddpc	r8,8000244c <twi_master_read+0xb0>
800023f0:	91 09       	st.w	r8[0x0],r9

	// Enable master transfer
	twi->cr =  AVR32_TWI_CR_MSEN_MASK;
800023f2:	30 49       	mov	r9,4
800023f4:	8d 09       	st.w	r6[0x0],r9

	// Send start condition
	twi->cr = AVR32_TWI_START_MASK;
800023f6:	30 19       	mov	r9,1
800023f8:	8d 09       	st.w	r6[0x0],r9

	// only one byte to receive
	if (twi_rx_nb_bytes == 1) {
800023fa:	70 08       	ld.w	r8,r8[0x0]
800023fc:	12 38       	cp.w	r8,r9
800023fe:	c0 31       	brne	80002404 <twi_master_read+0x68>
		// set stop bit
		twi->cr = AVR32_TWI_STOP_MASK;
80002400:	30 28       	mov	r8,2
80002402:	8d 08       	st.w	r6[0x0],r8
	}

	// mask NACK and RXRDY interrupts
	twi_it_mask = AVR32_TWI_IER_NACK_MASK | AVR32_TWI_IER_RXRDY_MASK;
80002404:	49 38       	lddpc	r8,80002450 <twi_master_read+0xb4>
80002406:	e0 69 01 02 	mov	r9,258
8000240a:	91 09       	st.w	r8[0x0],r9

	// update IMR through IER
	twi->ier = twi_it_mask;
8000240c:	70 08       	ld.w	r8,r8[0x0]
8000240e:	8d 98       	st.w	r6[0x24],r8
#if 1	//20141209
	// get data
	while (twi_is_busy()) {
80002410:	c0 38       	rjmp	80002416 <twi_master_read+0x7a>
		cpu_relax();
80002412:	fe cf ff fc 	sub	pc,pc,-4

	// update IMR through IER
	twi->ier = twi_it_mask;
#if 1	//20141209
	// get data
	while (twi_is_busy()) {
80002416:	f0 1f 00 08 	mcall	80002434 <twi_master_read+0x98>
8000241a:	cf c1       	brne	80002412 <twi_master_read+0x76>
		cpu_relax();
	}
#endif
	// Disable master transfer
	twi->cr =  AVR32_TWI_CR_MSDIS_MASK;
8000241c:	30 88       	mov	r8,8
8000241e:	8d 08       	st.w	r6[0x0],r8

	if (twi_nack) {
80002420:	48 68       	lddpc	r8,80002438 <twi_master_read+0x9c>
80002422:	11 8c       	ld.ub	r12,r8[0x0]
80002424:	58 0c       	cp.w	r12,0
80002426:	f9 bc 01 fb 	movne	r12,-5
8000242a:	f9 bc 00 00 	moveq	r12,0
		return TWI_RECEIVE_NACK;
	}

	return TWI_SUCCESS;
}
8000242e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002432:	00 00       	add	r0,r0
80002434:	80 00       	ld.sh	r0,r0[0x0]
80002436:	22 e0       	sub	r0,46
80002438:	00 00       	add	r0,r0
8000243a:	05 f9       	ld.ub	r9,r2[0x7]
8000243c:	00 00       	add	r0,r0
8000243e:	05 f8       	ld.ub	r8,r2[0x7]
80002440:	00 00       	add	r0,r0
80002442:	06 04       	add	r4,r3
80002444:	80 00       	ld.sh	r0,r0[0x0]
80002446:	22 bc       	sub	r12,43
80002448:	00 00       	add	r0,r0
8000244a:	06 10       	sub	r0,r3
8000244c:	00 00       	add	r0,r0
8000244e:	06 0c       	add	r12,r3
80002450:	00 00       	add	r0,r0
80002452:	06 00       	add	r0,r3

80002454 <twi_master_init>:
	return TWI_SUCCESS;
}


int twi_master_init(volatile avr32_twi_t *twi, const twi_options_t *opt)
{
80002454:	eb cd 40 e0 	pushm	r5-r7,lr
80002458:	18 97       	mov	r7,r12
8000245a:	16 95       	mov	r5,r11
	irqflags_t flags = sysreg_read(AVR32_SR);
8000245c:	e1 b8 00 00 	mfsr	r8,0x0
	int status = TWI_SUCCESS;

	// Set pointer to TWIM instance for IT
	twi_inst = twi;
80002460:	49 f9       	lddpc	r9,800024dc <twi_master_init+0x88>
80002462:	93 0c       	st.w	r9[0x0],r12

	// Disable TWI interrupts
	cpu_irq_disable();
80002464:	d3 03       	ssrf	0x10
	twi->idr = ~0UL;
80002466:	3f f9       	mov	r9,-1
80002468:	99 a9       	st.w	r12[0x28],r9
	twi->sr;
8000246a:	78 89       	ld.w	r9,r12[0x20]

	// Reset TWI
	twi->cr = AVR32_TWI_CR_SWRST_MASK;
8000246c:	e0 69 00 80 	mov	r9,128
80002470:	99 09       	st.w	r12[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002472:	e6 18 00 01 	andh	r8,0x1,COH
80002476:	c0 21       	brne	8000247a <twi_master_init+0x26>
      cpu_irq_enable();
80002478:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// Dummy read in SR
	twi->sr;
8000247a:	6e 88       	ld.w	r8,r7[0x20]

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000247c:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002480:	d3 03       	ssrf	0x10

	// register Register twim_master_interrupt_handler interrupt
	// on level CONF_TWI_IRQ_LEVEL
	flags = cpu_irq_save();
	irq_register_handler(&twi_master_interrupt_handler, CONF_TWI_IRQ_LINE,
80002482:	30 3a       	mov	r10,3
80002484:	e0 6b 01 60 	mov	r11,352
80002488:	49 6c       	lddpc	r12,800024e0 <twi_master_init+0x8c>
8000248a:	f0 1f 00 17 	mcall	800024e4 <twi_master_init+0x90>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000248e:	e6 16 00 01 	andh	r6,0x1,COH
80002492:	c0 21       	brne	80002496 <twi_master_init+0x42>
      cpu_irq_enable();
80002494:	d5 03       	csrf	0x10
		unsigned long pba_hz)
{
	unsigned int ckdiv = 0;
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;
80002496:	6a 19       	ld.w	r9,r5[0x4]
80002498:	a1 79       	lsl	r9,0x1
8000249a:	6a 08       	ld.w	r8,r5[0x0]
8000249c:	f0 09 0d 08 	divu	r8,r8,r9
800024a0:	20 48       	sub	r8,4

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
800024a2:	e0 48 00 ff 	cp.w	r8,255
800024a6:	e0 8b 00 04 	brhi	800024ae <twi_master_init+0x5a>
800024aa:	30 09       	mov	r9,0
800024ac:	c0 f8       	rjmp	800024ca <twi_master_init+0x76>
800024ae:	30 09       	mov	r9,0
800024b0:	30 0c       	mov	r12,0
		// increase clock divider
		ckdiv++;
800024b2:	2f f9       	sub	r9,-1

		// divide cldiv value
		c_lh_div /= 2;
800024b4:	a1 98       	lsr	r8,0x1
	unsigned int c_lh_div;

	c_lh_div = pba_hz / (speed * 2) - 4;

	// cldiv must fit in 8 bits, ckdiv must fit in 3 bits
	while ((c_lh_div > 0xFF) && (ckdiv < 0x7)) {
800024b6:	e0 48 00 ff 	cp.w	r8,255
800024ba:	5f bb       	srhi	r11
800024bc:	58 69       	cp.w	r9,6
800024be:	5f 8a       	srls	r10
800024c0:	f7 ea 00 0a 	and	r10,r11,r10
800024c4:	f8 0a 18 00 	cp.b	r10,r12
800024c8:	cf 51       	brne	800024b2 <twi_master_init+0x5e>
		// divide cldiv value
		c_lh_div /= 2;
	}

	// set clock waveform generator register
	twi->cwgr = ((c_lh_div << AVR32_TWI_CWGR_CLDIV_OFFSET) |
800024ca:	b1 69       	lsl	r9,0x10
800024cc:	f3 e8 10 89 	or	r9,r9,r8<<0x8
800024d0:	f3 e8 10 08 	or	r8,r9,r8
800024d4:	8f 48       	st.w	r7[0x10],r8

	// Probe the component
	//status = twi_probe(twi, opt->chip);

	return status;
}
800024d6:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800024da:	00 00       	add	r0,r0
800024dc:	00 00       	add	r0,r0
800024de:	06 04       	add	r4,r3
800024e0:	80 00       	ld.sh	r0,r0[0x0]
800024e2:	22 04       	sub	r4,32
800024e4:	80 00       	ld.sh	r0,r0[0x0]
800024e6:	28 78       	sub	r8,-121

800024e8 <ui_com_open>:
{
	LED_On(LED0);
}

void ui_com_open(uint8_t port)
{
800024e8:	d4 01       	pushm	lr
	LED_On(LED2);
800024ea:	30 4c       	mov	r12,4
800024ec:	f0 1f 00 02 	mcall	800024f4 <ui_com_open+0xc>
}
800024f0:	d8 02       	popm	pc
800024f2:	00 00       	add	r0,r0
800024f4:	80 00       	ld.sh	r0,r0[0x0]
800024f6:	26 4c       	sub	r12,100

800024f8 <ui_wakeup>:
	LED_Off(LED1);
	LED_Off(LED2);
}

void ui_wakeup(void)
{
800024f8:	d4 01       	pushm	lr
	LED_On(LED0);
800024fa:	30 1c       	mov	r12,1
800024fc:	f0 1f 00 02 	mcall	80002504 <ui_wakeup+0xc>
}
80002500:	d8 02       	popm	pc
80002502:	00 00       	add	r0,r0
80002504:	80 00       	ld.sh	r0,r0[0x0]
80002506:	26 4c       	sub	r12,100

80002508 <ui_process>:
void ui_com_overflow(void)
{
}

void ui_process(uint16_t framenumber)
{
80002508:	d4 01       	pushm	lr
	if ((framenumber % 1000) == 0) {
8000250a:	5c 7c       	castu.h	r12
8000250c:	e0 69 4d d3 	mov	r9,19923
80002510:	ea 19 10 62 	orh	r9,0x1062
80002514:	f8 09 06 48 	mulu.d	r8,r12,r9
80002518:	f2 08 16 06 	lsr	r8,r9,0x6
8000251c:	e0 69 03 e8 	mov	r9,1000
80002520:	b3 38       	mul	r8,r9
80002522:	10 1c       	sub	r12,r8
80002524:	5c 8c       	casts.h	r12
80002526:	c0 51       	brne	80002530 <ui_process+0x28>
		LED_On(LED1);
80002528:	30 2c       	mov	r12,2
8000252a:	f0 1f 00 07 	mcall	80002544 <ui_process+0x3c>
8000252e:	d8 02       	popm	pc
	}
	if ((framenumber % 1000) == 500) {
80002530:	e0 68 01 f4 	mov	r8,500
80002534:	f0 0c 19 00 	cp.h	r12,r8
80002538:	c0 41       	brne	80002540 <ui_process+0x38>
		LED_Off(LED1);
8000253a:	30 2c       	mov	r12,2
8000253c:	f0 1f 00 03 	mcall	80002548 <ui_process+0x40>
80002540:	d8 02       	popm	pc
80002542:	00 00       	add	r0,r0
80002544:	80 00       	ld.sh	r0,r0[0x0]
80002546:	26 4c       	sub	r12,100
80002548:	80 00       	ld.sh	r0,r0[0x0]
8000254a:	26 9c       	sub	r12,105

8000254c <ui_com_close>:
{
	LED_On(LED2);
}

void ui_com_close(uint8_t port)
{
8000254c:	d4 01       	pushm	lr
	LED_Off(LED2);
8000254e:	30 4c       	mov	r12,4
80002550:	f0 1f 00 02 	mcall	80002558 <ui_com_close+0xc>
}
80002554:	d8 02       	popm	pc
80002556:	00 00       	add	r0,r0
80002558:	80 00       	ld.sh	r0,r0[0x0]
8000255a:	26 9c       	sub	r12,105

8000255c <ui_powerdown>:
	LED_Off(LED1);
	LED_Off(LED2);
}

void ui_powerdown(void)
{
8000255c:	d4 01       	pushm	lr
	LED_Off(LED0);
8000255e:	30 1c       	mov	r12,1
80002560:	f0 1f 00 05 	mcall	80002574 <ui_powerdown+0x18>
	LED_Off(LED1);
80002564:	30 2c       	mov	r12,2
80002566:	f0 1f 00 04 	mcall	80002574 <ui_powerdown+0x18>
	LED_Off(LED2);
8000256a:	30 4c       	mov	r12,4
8000256c:	f0 1f 00 02 	mcall	80002574 <ui_powerdown+0x18>
}
80002570:	d8 02       	popm	pc
80002572:	00 00       	add	r0,r0
80002574:	80 00       	ld.sh	r0,r0[0x0]
80002576:	26 9c       	sub	r12,105

80002578 <ui_init>:

#include <asf.h>
#include "ui.h"

void ui_init(void)
{
80002578:	d4 01       	pushm	lr
	LED_On(LED0);
8000257a:	30 1c       	mov	r12,1
8000257c:	f0 1f 00 05 	mcall	80002590 <ui_init+0x18>
	LED_Off(LED1);
80002580:	30 2c       	mov	r12,2
80002582:	f0 1f 00 05 	mcall	80002594 <ui_init+0x1c>
	LED_Off(LED2);
80002586:	30 4c       	mov	r12,4
80002588:	f0 1f 00 03 	mcall	80002594 <ui_init+0x1c>
}
8000258c:	d8 02       	popm	pc
8000258e:	00 00       	add	r0,r0
80002590:	80 00       	ld.sh	r0,r0[0x0]
80002592:	26 4c       	sub	r12,100
80002594:	80 00       	ld.sh	r0,r0[0x0]
80002596:	26 9c       	sub	r12,105

80002598 <board_init>:
#if defined (CONF_BOARD_AT45DBX)
#	define AT45DBX_MEM_CNT  1
#endif

void board_init(void)
{
80002598:	d4 01       	pushm	lr
	gpio_configure_pin(LED0_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
8000259a:	30 3b       	mov	r11,3
8000259c:	30 7c       	mov	r12,7
8000259e:	f0 1f 00 14 	mcall	800025ec <board_init+0x54>
	gpio_configure_pin(LED1_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800025a2:	30 3b       	mov	r11,3
800025a4:	30 8c       	mov	r12,8
800025a6:	f0 1f 00 12 	mcall	800025ec <board_init+0x54>
	gpio_configure_pin(LED2_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800025aa:	30 3b       	mov	r11,3
800025ac:	31 5c       	mov	r12,21
800025ae:	f0 1f 00 10 	mcall	800025ec <board_init+0x54>
	gpio_configure_pin(LED3_GPIO,GPIO_DIR_OUTPUT | GPIO_INIT_HIGH);
800025b2:	30 3b       	mov	r11,3
800025b4:	31 6c       	mov	r12,22
800025b6:	f0 1f 00 0e 	mcall	800025ec <board_init+0x54>
//20141103	gpio_configure_pin(GPIO_JOYSTICK_LEFT,GPIO_DIR_INPUT);
//20141103	gpio_configure_pin(GPIO_JOYSTICK_UP,GPIO_DIR_INPUT);
//20141103	gpio_configure_pin(GPIO_JOYSTICK_DOWN,GPIO_DIR_INPUT);

//20141103
	gpio_configure_pin(SGA100_ACC_INT_PIN,GPIO_DIR_INPUT);
800025ba:	30 0b       	mov	r11,0
800025bc:	30 5c       	mov	r12,5
800025be:	f0 1f 00 0c 	mcall	800025ec <board_init+0x54>
	gpio_configure_pin(BMA150_ACC_INT_PIN,GPIO_DIR_INPUT);
800025c2:	30 0b       	mov	r11,0
800025c4:	32 2c       	mov	r12,34
800025c6:	f0 1f 00 0a 	mcall	800025ec <board_init+0x54>
	gpio_configure_pin(ITG3200_GYR_INT_PIN,GPIO_DIR_INPUT);
800025ca:	30 0b       	mov	r11,0
800025cc:	32 3c       	mov	r12,35
800025ce:	f0 1f 00 08 	mcall	800025ec <board_init+0x54>
	gpio_configure_pin(AK8975_MAG_INT_PIN,GPIO_DIR_INPUT);
800025d2:	30 0b       	mov	r11,0
800025d4:	30 6c       	mov	r12,6
800025d6:	f0 1f 00 06 	mcall	800025ec <board_init+0x54>
		{AVR32_TWI_SDA_0_0_PIN, AVR32_TWI_SDA_0_0_FUNCTION},
		{AVR32_TWI_SCL_0_0_PIN, AVR32_TWI_SCL_0_0_FUNCTION},
	};

	// TWI gpio pins configuration
	gpio_enable_module(TWI_GPIO_MAP,
800025da:	30 2b       	mov	r11,2
800025dc:	48 5c       	lddpc	r12,800025f0 <board_init+0x58>
800025de:	f0 1f 00 06 	mcall	800025f4 <board_init+0x5c>
	// USART GPIO pin configuration.
	static const gpio_map_t COMPORT_GPIO_MAP = {
		{USART_RXD_PIN, USART_RXD_FUNCTION },
		{USART_TXD_PIN, USART_TXD_FUNCTION },
	};
	gpio_enable_module(COMPORT_GPIO_MAP,
800025e2:	30 2b       	mov	r11,2
800025e4:	48 5c       	lddpc	r12,800025f8 <board_init+0x60>
800025e6:	f0 1f 00 04 	mcall	800025f4 <board_init+0x5c>

	// Assign GPIO pins to USB.
	gpio_enable_module(USB_GPIO_MAP,
			sizeof(USB_GPIO_MAP) / sizeof(USB_GPIO_MAP[0]));
#endif
}
800025ea:	d8 02       	popm	pc
800025ec:	80 00       	ld.sh	r0,r0[0x0]
800025ee:	27 a8       	sub	r8,122
800025f0:	80 00       	ld.sh	r0,r0[0x0]
800025f2:	b4 10       	st.h	r10[0x2],r0
800025f4:	80 00       	ld.sh	r0,r0[0x0]
800025f6:	27 78       	sub	r8,119
800025f8:	80 00       	ld.sh	r0,r0[0x0]
800025fa:	b4 00       	st.h	r10[0x0],r0

800025fc <LED_Toggle>:
  tLED_DESCRIPTOR *led_descriptor = &LED_DESCRIPTOR[0] - 1;
  volatile avr32_gpio_port_t *led_gpio_port;
  U8 led_shift;

  // Make sure only existing LEDs are specified.
  leds &= (1 << LED_COUNT) - 1;
800025fc:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4

  // Update the saved state of all LEDs with the requested changes.
  Tgl_bits(LED_State, leds);
80002600:	49 18       	lddpc	r8,80002644 <LED_Toggle+0x48>
80002602:	70 09       	ld.w	r9,r8[0x0]
80002604:	f9 e9 20 09 	eor	r9,r12,r9
80002608:	91 09       	st.w	r8[0x0],r9

  // While there are specified LEDs left to manage...
  while (leds)
8000260a:	58 0c       	cp.w	r12,0
8000260c:	5e 0c       	reteq	r12
8000260e:	48 f8       	lddpc	r8,80002648 <LED_Toggle+0x4c>
80002610:	21 08       	sub	r8,16
  {
    // Select the next specified LED and toggle it.
    led_shift = 1 + ctz(leds);
80002612:	18 9a       	mov	r10,r12
80002614:	5c 9a       	brev	r10
80002616:	f4 0a 12 00 	clz	r10,r10
8000261a:	2f fa       	sub	r10,-1
    led_descriptor += led_shift;
8000261c:	f4 09 15 04 	lsl	r9,r10,0x4
80002620:	12 08       	add	r8,r9
    led_gpio_port = &AVR32_GPIO.port[led_descriptor->GPIO.PORT];
80002622:	70 09       	ld.w	r9,r8[0x0]
80002624:	a9 69       	lsl	r9,0x8
80002626:	e0 29 f0 00 	sub	r9,61440
    led_gpio_port->ovrt  = led_descriptor->GPIO.PIN_MASK;
8000262a:	70 1b       	ld.w	r11,r8[0x4]
8000262c:	f3 4b 00 5c 	st.w	r9[92],r11
    led_gpio_port->oders = led_descriptor->GPIO.PIN_MASK;
80002630:	70 1b       	ld.w	r11,r8[0x4]
80002632:	f3 4b 00 44 	st.w	r9[68],r11
    led_gpio_port->gpers = led_descriptor->GPIO.PIN_MASK;
80002636:	70 1b       	ld.w	r11,r8[0x4]
80002638:	93 1b       	st.w	r9[0x4],r11
    leds >>= led_shift;
8000263a:	f8 0a 0a 4c 	lsr	r12,r12,r10

  // Update the saved state of all LEDs with the requested changes.
  Tgl_bits(LED_State, leds);

  // While there are specified LEDs left to manage...
  while (leds)
8000263e:	ce a1       	brne	80002612 <LED_Toggle+0x16>
80002640:	5e fc       	retal	r12
80002642:	00 00       	add	r0,r0
80002644:	00 00       	add	r0,r0
80002646:	00 08       	add	r8,r0
80002648:	80 00       	ld.sh	r0,r0[0x0]
8000264a:	b4 20       	st.h	r10[0x4],r0

8000264c <LED_On>:
  tLED_DESCRIPTOR *led_descriptor = &LED_DESCRIPTOR[0] - 1;
  volatile avr32_gpio_port_t *led_gpio_port;
  U8 led_shift;

  // Make sure only existing LEDs are specified.
  leds &= (1 << LED_COUNT) - 1;
8000264c:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4

  // Update the saved state of all LEDs with the requested changes.
  Set_bits(LED_State, leds);
80002650:	49 18       	lddpc	r8,80002694 <LED_On+0x48>
80002652:	70 09       	ld.w	r9,r8[0x0]
80002654:	f9 e9 10 09 	or	r9,r12,r9
80002658:	91 09       	st.w	r8[0x0],r9

  // While there are specified LEDs left to manage...
  while (leds)
8000265a:	58 0c       	cp.w	r12,0
8000265c:	5e 0c       	reteq	r12
8000265e:	48 f8       	lddpc	r8,80002698 <LED_On+0x4c>
80002660:	21 08       	sub	r8,16
  {
    // Select the next specified LED and turn it on.
    led_shift = 1 + ctz(leds);
80002662:	18 9a       	mov	r10,r12
80002664:	5c 9a       	brev	r10
80002666:	f4 0a 12 00 	clz	r10,r10
8000266a:	2f fa       	sub	r10,-1
    led_descriptor += led_shift;
8000266c:	f4 09 15 04 	lsl	r9,r10,0x4
80002670:	12 08       	add	r8,r9
    led_gpio_port = &AVR32_GPIO.port[led_descriptor->GPIO.PORT];
80002672:	70 09       	ld.w	r9,r8[0x0]
80002674:	a9 69       	lsl	r9,0x8
80002676:	e0 29 f0 00 	sub	r9,61440
    led_gpio_port->ovrc  = led_descriptor->GPIO.PIN_MASK;
8000267a:	70 1b       	ld.w	r11,r8[0x4]
8000267c:	f3 4b 00 58 	st.w	r9[88],r11
    led_gpio_port->oders = led_descriptor->GPIO.PIN_MASK;
80002680:	70 1b       	ld.w	r11,r8[0x4]
80002682:	f3 4b 00 44 	st.w	r9[68],r11
    led_gpio_port->gpers = led_descriptor->GPIO.PIN_MASK;
80002686:	70 1b       	ld.w	r11,r8[0x4]
80002688:	93 1b       	st.w	r9[0x4],r11
    leds >>= led_shift;
8000268a:	f8 0a 0a 4c 	lsr	r12,r12,r10

  // Update the saved state of all LEDs with the requested changes.
  Set_bits(LED_State, leds);

  // While there are specified LEDs left to manage...
  while (leds)
8000268e:	ce a1       	brne	80002662 <LED_On+0x16>
80002690:	5e fc       	retal	r12
80002692:	00 00       	add	r0,r0
80002694:	00 00       	add	r0,r0
80002696:	00 08       	add	r8,r0
80002698:	80 00       	ld.sh	r0,r0[0x0]
8000269a:	b4 20       	st.h	r10[0x4],r0

8000269c <LED_Off>:
  tLED_DESCRIPTOR *led_descriptor = &LED_DESCRIPTOR[0] - 1;
  volatile avr32_gpio_port_t *led_gpio_port;
  U8 led_shift;

  // Make sure only existing LEDs are specified.
  leds &= (1 << LED_COUNT) - 1;
8000269c:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4

  // Update the saved state of all LEDs with the requested changes.
  Clr_bits(LED_State, leds);
800026a0:	49 28       	lddpc	r8,800026e8 <LED_Off+0x4c>
800026a2:	70 09       	ld.w	r9,r8[0x0]
800026a4:	f8 0a 11 ff 	rsub	r10,r12,-1
800026a8:	f5 e9 00 09 	and	r9,r10,r9
800026ac:	91 09       	st.w	r8[0x0],r9

  // While there are specified LEDs left to manage...
  while (leds)
800026ae:	58 0c       	cp.w	r12,0
800026b0:	5e 0c       	reteq	r12
800026b2:	48 f8       	lddpc	r8,800026ec <LED_Off+0x50>
800026b4:	21 08       	sub	r8,16
  {
    // Select the next specified LED and turn it off.
    led_shift = 1 + ctz(leds);
800026b6:	18 9a       	mov	r10,r12
800026b8:	5c 9a       	brev	r10
800026ba:	f4 0a 12 00 	clz	r10,r10
800026be:	2f fa       	sub	r10,-1
    led_descriptor += led_shift;
800026c0:	f4 09 15 04 	lsl	r9,r10,0x4
800026c4:	12 08       	add	r8,r9
    led_gpio_port = &AVR32_GPIO.port[led_descriptor->GPIO.PORT];
800026c6:	70 09       	ld.w	r9,r8[0x0]
800026c8:	a9 69       	lsl	r9,0x8
800026ca:	e0 29 f0 00 	sub	r9,61440
    led_gpio_port->ovrs  = led_descriptor->GPIO.PIN_MASK;
800026ce:	70 1b       	ld.w	r11,r8[0x4]
800026d0:	f3 4b 00 54 	st.w	r9[84],r11
    led_gpio_port->oders = led_descriptor->GPIO.PIN_MASK;
800026d4:	70 1b       	ld.w	r11,r8[0x4]
800026d6:	f3 4b 00 44 	st.w	r9[68],r11
    led_gpio_port->gpers = led_descriptor->GPIO.PIN_MASK;
800026da:	70 1b       	ld.w	r11,r8[0x4]
800026dc:	93 1b       	st.w	r9[0x4],r11
    leds >>= led_shift;
800026de:	f8 0a 0a 4c 	lsr	r12,r12,r10

  // Update the saved state of all LEDs with the requested changes.
  Clr_bits(LED_State, leds);

  // While there are specified LEDs left to manage...
  while (leds)
800026e2:	ce a1       	brne	800026b6 <LED_Off+0x1a>
800026e4:	5e fc       	retal	r12
800026e6:	00 00       	add	r0,r0
800026e8:	00 00       	add	r0,r0
800026ea:	00 08       	add	r8,r0
800026ec:	80 00       	ld.sh	r0,r0[0x0]
800026ee:	b4 20       	st.h	r10[0x4],r0

800026f0 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
800026f0:	fe 68 14 00 	mov	r8,-125952
800026f4:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
800026f6:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
800026fa:	91 09       	st.w	r8[0x0],r9
}
800026fc:	5e fc       	retal	r12
800026fe:	d7 03       	nop

80002700 <flashc_set_bus_freq>:


void flashc_set_bus_freq(unsigned int cpu_f_hz)
{
80002700:	d4 01       	pushm	lr
	if (cpu_f_hz >= AVR32_FLASHC_FWS_0_MAX_FREQ) {
80002702:	e0 68 8a 3f 	mov	r8,35391
80002706:	ea 18 01 f7 	orh	r8,0x1f7
8000270a:	10 3c       	cp.w	r12,r8
8000270c:	e0 88 00 06 	brls	80002718 <flashc_set_bus_freq+0x18>
		// Set 1 WS.
		flashc_set_wait_state(1);
80002710:	30 1c       	mov	r12,1
80002712:	f0 1f 00 04 	mcall	80002720 <flashc_set_bus_freq+0x20>
80002716:	d8 02       	popm	pc
	} else {
		// Set 0 WS.
		flashc_set_wait_state(0);
80002718:	30 0c       	mov	r12,0
8000271a:	f0 1f 00 02 	mcall	80002720 <flashc_set_bus_freq+0x20>
8000271e:	d8 02       	popm	pc
80002720:	80 00       	ld.sh	r0,r0[0x0]
80002722:	26 f0       	sub	r0,111

80002724 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002724:	f8 08 16 05 	lsr	r8,r12,0x5
80002728:	a9 68       	lsl	r8,0x8
8000272a:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
8000272e:	58 1b       	cp.w	r11,1
80002730:	c0 d0       	breq	8000274a <gpio_enable_module_pin+0x26>
80002732:	c0 63       	brcs	8000273e <gpio_enable_module_pin+0x1a>
80002734:	58 2b       	cp.w	r11,2
80002736:	c1 00       	breq	80002756 <gpio_enable_module_pin+0x32>
80002738:	58 3b       	cp.w	r11,3
8000273a:	c1 40       	breq	80002762 <gpio_enable_module_pin+0x3e>
8000273c:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000273e:	30 19       	mov	r9,1
80002740:	f2 0c 09 49 	lsl	r9,r9,r12
80002744:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002746:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002748:	c1 28       	rjmp	8000276c <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000274a:	30 19       	mov	r9,1
8000274c:	f2 0c 09 49 	lsl	r9,r9,r12
80002750:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002752:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002754:	c0 c8       	rjmp	8000276c <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002756:	30 19       	mov	r9,1
80002758:	f2 0c 09 49 	lsl	r9,r9,r12
8000275c:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000275e:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002760:	c0 68       	rjmp	8000276c <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002762:	30 19       	mov	r9,1
80002764:	f2 0c 09 49 	lsl	r9,r9,r12
80002768:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000276a:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
8000276c:	30 19       	mov	r9,1
8000276e:	f2 0c 09 4c 	lsl	r12,r9,r12
80002772:	91 2c       	st.w	r8[0x8],r12
80002774:	5e fd       	retal	0
80002776:	d7 03       	nop

80002778 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002778:	d4 21       	pushm	r4-r7,lr
8000277a:	18 97       	mov	r7,r12
8000277c:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000277e:	58 0b       	cp.w	r11,0
80002780:	c0 31       	brne	80002786 <gpio_enable_module+0xe>
80002782:	30 05       	mov	r5,0
80002784:	c0 d8       	rjmp	8000279e <gpio_enable_module+0x26>
80002786:	30 06       	mov	r6,0
80002788:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
8000278a:	6e 1b       	ld.w	r11,r7[0x4]
8000278c:	6e 0c       	ld.w	r12,r7[0x0]
8000278e:	f0 1f 00 06 	mcall	800027a4 <gpio_enable_module+0x2c>
80002792:	18 45       	or	r5,r12
		gpiomap++;
80002794:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002796:	2f f6       	sub	r6,-1
80002798:	0c 34       	cp.w	r4,r6
8000279a:	fe 9b ff f8 	brhi	8000278a <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
8000279e:	0a 9c       	mov	r12,r5
800027a0:	d8 22       	popm	r4-r7,pc
800027a2:	00 00       	add	r0,r0
800027a4:	80 00       	ld.sh	r0,r0[0x0]
800027a6:	27 24       	sub	r4,114

800027a8 <gpio_configure_pin>:
 * \param pin The pin number.
 * \param flags The configuration.
 */
void gpio_configure_pin(uint32_t pin, uint32_t flags)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800027a8:	f8 08 16 05 	lsr	r8,r12,0x5
800027ac:	a9 68       	lsl	r8,0x8
800027ae:	e0 28 f0 00 	sub	r8,61440
	} else {
		gpio_port->pderc = 1 << (pin & 0x1F);
	}

#endif
	if (flags & GPIO_PULL_UP) {
800027b2:	16 99       	mov	r9,r11
800027b4:	e2 19 00 04 	andl	r9,0x4,COH
800027b8:	c0 70       	breq	800027c6 <gpio_configure_pin+0x1e>
		gpio_port->puers = 1 << (pin & 0x1F);
800027ba:	30 19       	mov	r9,1
800027bc:	f2 0c 09 49 	lsl	r9,r9,r12
800027c0:	f1 49 00 74 	st.w	r8[116],r9
800027c4:	c0 68       	rjmp	800027d0 <gpio_configure_pin+0x28>
	} else {
		gpio_port->puerc = 1 << (pin & 0x1F);
800027c6:	30 19       	mov	r9,1
800027c8:	f2 0c 09 49 	lsl	r9,r9,r12
800027cc:	f1 49 00 78 	st.w	r8[120],r9
	}

#endif

	/* Select interrupt level for group */
	if (flags & GPIO_INTERRUPT) {
800027d0:	16 99       	mov	r9,r11
800027d2:	e2 19 00 80 	andl	r9,0x80,COH
800027d6:	c2 40       	breq	8000281e <gpio_configure_pin+0x76>
		if (flags & GPIO_BOTHEDGES) {
800027d8:	16 99       	mov	r9,r11
800027da:	e2 19 01 80 	andl	r9,0x180,COH
800027de:	c0 90       	breq	800027f0 <gpio_configure_pin+0x48>
			gpio_port->imr0c = 1 << (pin & 0x1F);
800027e0:	30 19       	mov	r9,1
800027e2:	f2 0c 09 49 	lsl	r9,r9,r12
800027e6:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
800027ea:	f1 49 00 b8 	st.w	r8[184],r9
800027ee:	c1 88       	rjmp	8000281e <gpio_configure_pin+0x76>
		} else if (flags & GPIO_RISING) {
800027f0:	16 99       	mov	r9,r11
800027f2:	e2 19 02 80 	andl	r9,0x280,COH
800027f6:	c0 90       	breq	80002808 <gpio_configure_pin+0x60>
			gpio_port->imr0s = 1 << (pin & 0x1F);
800027f8:	30 19       	mov	r9,1
800027fa:	f2 0c 09 49 	lsl	r9,r9,r12
800027fe:	f1 49 00 a4 	st.w	r8[164],r9
			gpio_port->imr1c = 1 << (pin & 0x1F);
80002802:	f1 49 00 b8 	st.w	r8[184],r9
80002806:	c0 c8       	rjmp	8000281e <gpio_configure_pin+0x76>
		} else if (flags & GPIO_FALLING) {
80002808:	16 99       	mov	r9,r11
8000280a:	e2 19 03 80 	andl	r9,0x380,COH
8000280e:	c0 80       	breq	8000281e <gpio_configure_pin+0x76>
			gpio_port->imr0c = 1 << (pin & 0x1F);
80002810:	30 19       	mov	r9,1
80002812:	f2 0c 09 49 	lsl	r9,r9,r12
80002816:	f1 49 00 a8 	st.w	r8[168],r9
			gpio_port->imr1s = 1 << (pin & 0x1F);
8000281a:	f1 49 00 b4 	st.w	r8[180],r9
		}
	}

	/* Select direction and initial pin state */
	if (flags & GPIO_DIR_OUTPUT) {
8000281e:	f3 db c0 01 	bfextu	r9,r11,0x0,0x1
80002822:	c1 50       	breq	8000284c <gpio_configure_pin+0xa4>
		if (flags & GPIO_INIT_HIGH) {
80002824:	e2 1b 00 02 	andl	r11,0x2,COH
80002828:	c0 70       	breq	80002836 <gpio_configure_pin+0x8e>
			gpio_port->ovrs = 1 << (pin & 0x1F);
8000282a:	30 19       	mov	r9,1
8000282c:	f2 0c 09 49 	lsl	r9,r9,r12
80002830:	f1 49 00 54 	st.w	r8[84],r9
80002834:	c0 68       	rjmp	80002840 <gpio_configure_pin+0x98>
		} else {
			gpio_port->ovrc = 1 << (pin & 0x1F);
80002836:	30 19       	mov	r9,1
80002838:	f2 0c 09 49 	lsl	r9,r9,r12
8000283c:	f1 49 00 58 	st.w	r8[88],r9
		}

		gpio_port->oders = 1 << (pin & 0x1F);
80002840:	30 19       	mov	r9,1
80002842:	f2 0c 09 49 	lsl	r9,r9,r12
80002846:	f1 49 00 44 	st.w	r8[68],r9
8000284a:	c0 68       	rjmp	80002856 <gpio_configure_pin+0xae>
	} else {
		gpio_port->oderc = 1 << (pin & 0x1F);
8000284c:	30 19       	mov	r9,1
8000284e:	f2 0c 09 49 	lsl	r9,r9,r12
80002852:	f1 49 00 48 	st.w	r8[72],r9
	}

	/* Enable GPIO */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002856:	30 19       	mov	r9,1
80002858:	f2 0c 09 4c 	lsl	r12,r9,r12
8000285c:	91 1c       	st.w	r8[0x4],r12
}
8000285e:	5e fc       	retal	r12

80002860 <gpio_get_pin_value>:
 *
 * \return The pin value.
 */
bool gpio_get_pin_value(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002860:	f8 08 16 05 	lsr	r8,r12,0x5
80002864:	a9 68       	lsl	r8,0x8
80002866:	e0 28 f0 00 	sub	r8,61440
	
	return (gpio_port->pvr >> (pin & 0x1F)) & 1;
8000286a:	71 88       	ld.w	r8,r8[0x60]
8000286c:	f0 0c 0a 4c 	lsr	r12,r8,r12
}
80002870:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
80002874:	5e fc       	retal	r12

80002876 <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002876:	c0 08       	rjmp	80002876 <_unhandled_interrupt>

80002878 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002878:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
8000287c:	49 99       	lddpc	r9,800028e0 <INTC_register_interrupt+0x68>
8000287e:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002882:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80002886:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80002888:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
8000288c:	58 0a       	cp.w	r10,0
8000288e:	c0 91       	brne	800028a0 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002890:	49 59       	lddpc	r9,800028e4 <INTC_register_interrupt+0x6c>
80002892:	49 6a       	lddpc	r10,800028e8 <INTC_register_interrupt+0x70>
80002894:	12 1a       	sub	r10,r9
80002896:	fe 79 08 00 	mov	r9,-63488
8000289a:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
8000289e:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
800028a0:	58 1a       	cp.w	r10,1
800028a2:	c0 a1       	brne	800028b6 <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
800028a4:	49 09       	lddpc	r9,800028e4 <INTC_register_interrupt+0x6c>
800028a6:	49 2a       	lddpc	r10,800028ec <INTC_register_interrupt+0x74>
800028a8:	12 1a       	sub	r10,r9
800028aa:	bf aa       	sbr	r10,0x1e
800028ac:	fe 79 08 00 	mov	r9,-63488
800028b0:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800028b4:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
800028b6:	58 2a       	cp.w	r10,2
800028b8:	c0 a1       	brne	800028cc <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
800028ba:	48 b9       	lddpc	r9,800028e4 <INTC_register_interrupt+0x6c>
800028bc:	48 da       	lddpc	r10,800028f0 <INTC_register_interrupt+0x78>
800028be:	12 1a       	sub	r10,r9
800028c0:	bf ba       	sbr	r10,0x1f
800028c2:	fe 79 08 00 	mov	r9,-63488
800028c6:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800028ca:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
800028cc:	48 69       	lddpc	r9,800028e4 <INTC_register_interrupt+0x6c>
800028ce:	48 aa       	lddpc	r10,800028f4 <INTC_register_interrupt+0x7c>
800028d0:	12 1a       	sub	r10,r9
800028d2:	ea 1a c0 00 	orh	r10,0xc000
800028d6:	fe 79 08 00 	mov	r9,-63488
800028da:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
800028de:	5e fc       	retal	r12
800028e0:	80 00       	ld.sh	r0,r0[0x0]
800028e2:	b4 60       	st.h	r10[0xc],r0
800028e4:	80 00       	ld.sh	r0,r0[0x0]
800028e6:	b2 00       	st.h	r9[0x0],r0
800028e8:	80 00       	ld.sh	r0,r0[0x0]
800028ea:	b3 04       	ld.d	r4,r9
800028ec:	80 00       	ld.sh	r0,r0[0x0]
800028ee:	b3 12       	ld.d	r2,--r9
800028f0:	80 00       	ld.sh	r0,r0[0x0]
800028f2:	b3 20       	st.d	r9++,r0
800028f4:	80 00       	ld.sh	r0,r0[0x0]
800028f6:	b3 2e       	st.d	r9++,lr

800028f8 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
800028f8:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
800028fa:	49 18       	lddpc	r8,8000293c <INTC_init_interrupts+0x44>
800028fc:	e3 b8 00 01 	mtsr	0x4,r8
80002900:	49 0e       	lddpc	lr,80002940 <INTC_init_interrupts+0x48>
80002902:	30 07       	mov	r7,0
80002904:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002906:	49 0c       	lddpc	r12,80002944 <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002908:	49 05       	lddpc	r5,80002948 <INTC_init_interrupts+0x50>
8000290a:	10 15       	sub	r5,r8
8000290c:	fe 76 08 00 	mov	r6,-63488
80002910:	c1 08       	rjmp	80002930 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002912:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002914:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002916:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002918:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
8000291c:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
8000291e:	10 3a       	cp.w	r10,r8
80002920:	fe 9b ff fc 	brhi	80002918 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002924:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002928:	2f f7       	sub	r7,-1
8000292a:	2f 8e       	sub	lr,-8
8000292c:	59 27       	cp.w	r7,18
8000292e:	c0 50       	breq	80002938 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002930:	7c 08       	ld.w	r8,lr[0x0]
80002932:	58 08       	cp.w	r8,0
80002934:	ce f1       	brne	80002912 <INTC_init_interrupts+0x1a>
80002936:	cf 7b       	rjmp	80002924 <INTC_init_interrupts+0x2c>
80002938:	d8 22       	popm	r4-r7,pc
8000293a:	00 00       	add	r0,r0
8000293c:	80 00       	ld.sh	r0,r0[0x0]
8000293e:	b2 00       	st.h	r9[0x0],r0
80002940:	80 00       	ld.sh	r0,r0[0x0]
80002942:	b4 60       	st.h	r10[0xc],r0
80002944:	80 00       	ld.sh	r0,r0[0x0]
80002946:	28 76       	sub	r6,-121
80002948:	80 00       	ld.sh	r0,r0[0x0]
8000294a:	b3 04       	ld.d	r4,r9

8000294c <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
8000294c:	fe 78 08 00 	mov	r8,-63488
80002950:	e0 69 00 83 	mov	r9,131
80002954:	f2 0c 01 0c 	sub	r12,r9,r12
80002958:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
8000295c:	f2 ca ff c0 	sub	r10,r9,-64
80002960:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002964:	58 08       	cp.w	r8,0
80002966:	c0 21       	brne	8000296a <_get_interrupt_handler+0x1e>
80002968:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
8000296a:	f0 08 12 00 	clz	r8,r8
8000296e:	48 5a       	lddpc	r10,80002980 <_get_interrupt_handler+0x34>
80002970:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002974:	f0 08 11 1f 	rsub	r8,r8,31
80002978:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
8000297a:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
8000297e:	5e fc       	retal	r12
80002980:	80 00       	ld.sh	r0,r0[0x0]
80002982:	b4 60       	st.h	r10[0xc],r0

80002984 <usart_set_async_baudrate>:
 *
 * \retval USART_SUCCESS        Baud rate successfully initialized.
 * \retval USART_INVALID_INPUT  Baud rate set point is out of range for the given input clock frequency.
 */
static int usart_set_async_baudrate(volatile avr32_usart_t *usart, unsigned int baudrate, unsigned long pba_hz)
{
80002984:	d4 01       	pushm	lr
  unsigned int over = (pba_hz >= 16 * baudrate) ? 16 : 8;
80002986:	f6 08 15 04 	lsl	r8,r11,0x4
8000298a:	14 38       	cp.w	r8,r10
8000298c:	f9 b8 08 10 	movls	r8,16
80002990:	f9 b8 0b 08 	movhi	r8,8
  unsigned int cd_fp = ((1 << AVR32_USART_BRGR_FP_SIZE) * pba_hz + (over * baudrate) / 2) / (over * baudrate);
80002994:	f0 0b 02 4b 	mul	r11,r8,r11
80002998:	f6 09 16 01 	lsr	r9,r11,0x1
8000299c:	f2 0a 00 3a 	add	r10,r9,r10<<0x3
800029a0:	f4 0b 0d 0a 	divu	r10,r10,r11
  unsigned int cd = cd_fp >> AVR32_USART_BRGR_FP_SIZE;
800029a4:	f4 09 16 03 	lsr	r9,r10,0x3
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
800029a8:	f2 cb 00 01 	sub	r11,r9,1
800029ac:	e0 4b ff fe 	cp.w	r11,65534
800029b0:	e0 88 00 03 	brls	800029b6 <usart_set_async_baudrate+0x32>
800029b4:	da 0a       	popm	pc,r12=1
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
800029b6:	78 1b       	ld.w	r11,r12[0x4]
  unsigned int fp = cd_fp & ((1 << AVR32_USART_BRGR_FP_SIZE) - 1);

  if (cd < 1 || cd > (1 << AVR32_USART_BRGR_CD_SIZE) - 1)
    return USART_INVALID_INPUT;

  usart->mr = (usart->mr & ~(AVR32_USART_MR_USCLKS_MASK |
800029b8:	e8 6e 00 00 	mov	lr,524288
800029bc:	59 08       	cp.w	r8,16
800029be:	fc 08 17 10 	movne	r8,lr
800029c2:	f9 b8 00 00 	moveq	r8,0
800029c6:	e4 1b ff f7 	andh	r11,0xfff7
800029ca:	e0 1b fe cf 	andl	r11,0xfecf
800029ce:	16 48       	or	r8,r11
800029d0:	99 18       	st.w	r12[0x4],r8
                             AVR32_USART_MR_SYNC_MASK |
                             AVR32_USART_MR_OVER_MASK)) |
              AVR32_USART_MR_USCLKS_MCK << AVR32_USART_MR_USCLKS_OFFSET |
              ((over == 16) ? AVR32_USART_MR_OVER_X16 : AVR32_USART_MR_OVER_X8) << AVR32_USART_MR_OVER_OFFSET;

  usart->brgr = cd << AVR32_USART_BRGR_CD_OFFSET |
800029d2:	f5 da c0 03 	bfextu	r10,r10,0x0,0x3
800029d6:	f3 ea 11 09 	or	r9,r9,r10<<0x10
800029da:	99 89       	st.w	r12[0x20],r9
800029dc:	d8 0a       	popm	pc,r12=0

800029de <usart_write_char>:
 *
 * \return \c 1 if the USART Transmit Holding Register is free, otherwise \c 0.
 */
__always_inline static int usart_tx_ready(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_TXRDY_MASK) != 0;
800029de:	78 58       	ld.w	r8,r12[0x14]
}


int usart_write_char(volatile avr32_usart_t *usart, int c)
{
  if (usart_tx_ready(usart))
800029e0:	e2 18 00 02 	andl	r8,0x2,COH
800029e4:	c0 31       	brne	800029ea <usart_write_char+0xc>
800029e6:	30 2c       	mov	r12,2
800029e8:	5e fc       	retal	r12
  {
    usart->thr = (c << AVR32_USART_THR_TXCHR_OFFSET) & AVR32_USART_THR_TXCHR_MASK;
800029ea:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
800029ee:	99 7b       	st.w	r12[0x1c],r11
800029f0:	5e fd       	retal	0
800029f2:	d7 03       	nop

800029f4 <usart_putchar>:
    return USART_TX_BUSY;
}


int usart_putchar(volatile avr32_usart_t *usart, int c)
{
800029f4:	eb cd 40 e0 	pushm	r5-r7,lr
800029f8:	18 96       	mov	r6,r12
800029fa:	16 95       	mov	r5,r11
800029fc:	e0 67 27 0f 	mov	r7,9999
80002a00:	c0 68       	rjmp	80002a0c <usart_putchar+0x18>
  int timeout = USART_DEFAULT_TIMEOUT;

  do
  {
    if (!timeout--) return USART_FAILURE;
80002a02:	58 07       	cp.w	r7,0
80002a04:	c0 31       	brne	80002a0a <usart_putchar+0x16>
80002a06:	e3 cf c0 e0 	ldm	sp++,r5-r7,pc,r12=-1
80002a0a:	20 17       	sub	r7,1
  } while (usart_write_char(usart, c) != USART_SUCCESS);
80002a0c:	0a 9b       	mov	r11,r5
80002a0e:	0c 9c       	mov	r12,r6
80002a10:	f0 1f 00 03 	mcall	80002a1c <usart_putchar+0x28>
80002a14:	cf 71       	brne	80002a02 <usart_putchar+0xe>

  return USART_SUCCESS;
}
80002a16:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002a1a:	00 00       	add	r0,r0
80002a1c:	80 00       	ld.sh	r0,r0[0x0]
80002a1e:	29 de       	sub	lr,-99

80002a20 <usart_read_char>:

int usart_read_char(volatile avr32_usart_t *usart, int *c)
{
  // Check for errors: frame, parity and overrun. In RS485 mode, a parity error
  // would mean that an address char has been received.
  if (usart->csr & (AVR32_USART_CSR_OVRE_MASK |
80002a20:	78 58       	ld.w	r8,r12[0x14]
80002a22:	e2 18 00 e0 	andl	r8,0xe0,COH
80002a26:	c0 30       	breq	80002a2c <usart_read_char+0xc>
80002a28:	30 4c       	mov	r12,4
80002a2a:	5e fc       	retal	r12
 *
 * \return \c 1 if the USART Receive Holding Register is full, otherwise \c 0.
 */
__always_inline static int usart_test_hit(volatile avr32_usart_t *usart)
{
  return (usart->csr & AVR32_USART_CSR_RXRDY_MASK) != 0;
80002a2c:	78 58       	ld.w	r8,r12[0x14]
                    AVR32_USART_CSR_FRAME_MASK |
                    AVR32_USART_CSR_PARE_MASK))
    return USART_RX_ERROR;

  // No error; if we really did receive a char, read it and return SUCCESS.
  if (usart_test_hit(usart))
80002a2e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002a32:	c0 31       	brne	80002a38 <usart_read_char+0x18>
80002a34:	30 3c       	mov	r12,3
80002a36:	5e fc       	retal	r12
  {
    *c = (usart->rhr & AVR32_USART_RHR_RXCHR_MASK) >> AVR32_USART_RHR_RXCHR_OFFSET;
80002a38:	78 68       	ld.w	r8,r12[0x18]
80002a3a:	f1 d8 c0 09 	bfextu	r8,r8,0x0,0x9
80002a3e:	97 08       	st.w	r11[0x0],r8
80002a40:	5e fd       	retal	0
80002a42:	d7 03       	nop

80002a44 <usart_write_line>:
  return c;
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
80002a44:	eb cd 40 c0 	pushm	r6-r7,lr
80002a48:	18 96       	mov	r6,r12
80002a4a:	16 97       	mov	r7,r11
  while (*string != '\0')
80002a4c:	17 8b       	ld.ub	r11,r11[0x0]
80002a4e:	58 0b       	cp.w	r11,0
80002a50:	c0 80       	breq	80002a60 <usart_write_line+0x1c>
    usart_putchar(usart, *string++);
80002a52:	2f f7       	sub	r7,-1
80002a54:	0c 9c       	mov	r12,r6
80002a56:	f0 1f 00 04 	mcall	80002a64 <usart_write_line+0x20>
}


void usart_write_line(volatile avr32_usart_t *usart, const char *string)
{
  while (*string != '\0')
80002a5a:	0f 8b       	ld.ub	r11,r7[0x0]
80002a5c:	58 0b       	cp.w	r11,0
80002a5e:	cf a1       	brne	80002a52 <usart_write_line+0xe>
80002a60:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002a64:	80 00       	ld.sh	r0,r0[0x0]
80002a66:	29 f4       	sub	r4,-97

80002a68 <usart_reset>:
//! @{


void usart_reset(volatile avr32_usart_t *usart)
{
  bool global_interrupt_enabled = cpu_irq_is_enabled();
80002a68:	e1 b8 00 00 	mfsr	r8,0x0

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
80002a6c:	e6 18 00 01 	andh	r8,0x1,COH
80002a70:	c0 71       	brne	80002a7e <usart_reset+0x16>
80002a72:	d3 03       	ssrf	0x10
  usart->idr = 0xFFFFFFFF;
80002a74:	3f f8       	mov	r8,-1
80002a76:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002a78:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();
80002a7a:	d5 03       	csrf	0x10
80002a7c:	c0 48       	rjmp	80002a84 <usart_reset+0x1c>
  bool global_interrupt_enabled = cpu_irq_is_enabled();

  // Disable all USART interrupts.
  // Interrupts needed should be set explicitly on every reset.
  if (global_interrupt_enabled) cpu_irq_disable();
  usart->idr = 0xFFFFFFFF;
80002a7e:	3f f8       	mov	r8,-1
80002a80:	99 38       	st.w	r12[0xc],r8
  usart->csr;
80002a82:	78 58       	ld.w	r8,r12[0x14]
  if (global_interrupt_enabled) cpu_irq_enable();

  // Reset mode and other registers that could cause unpredictable behavior after reset.
  usart->mr = 0;
80002a84:	30 08       	mov	r8,0
80002a86:	99 18       	st.w	r12[0x4],r8
  usart->rtor = 0;
80002a88:	99 98       	st.w	r12[0x24],r8
  usart->ttgr = 0;
80002a8a:	99 a8       	st.w	r12[0x28],r8

  // Shutdown TX and RX (will be re-enabled when setup has successfully completed),
  // reset status bits and turn off DTR and RTS.
  usart->cr = AVR32_USART_CR_RSTRX_MASK   |
80002a8c:	ea 68 61 0c 	mov	r8,680204
80002a90:	99 08       	st.w	r12[0x0],r8
#ifndef AVR32_USART_440_H_INCLUDED
// Note: Modem Signal Management DTR-DSR-DCD-RI are not included in USART rev.440.
              AVR32_USART_CR_DTRDIS_MASK  |
#endif
              AVR32_USART_CR_RTSDIS_MASK;
}
80002a92:	5e fc       	retal	r12

80002a94 <usart_init_rs232>:


int usart_init_rs232(volatile avr32_usart_t *usart, const usart_options_t *opt, long pba_hz)
{
80002a94:	eb cd 40 e0 	pushm	r5-r7,lr
80002a98:	18 96       	mov	r6,r12
80002a9a:	16 97       	mov	r7,r11
80002a9c:	14 95       	mov	r5,r10
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);
80002a9e:	f0 1f 00 2f 	mcall	80002b58 <usart_init_rs232+0xc4>

  // Check input values.
  if (!opt || // Null pointer.
80002aa2:	58 07       	cp.w	r7,0
80002aa4:	c5 80       	breq	80002b54 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
80002aa6:	0f c8       	ld.ub	r8,r7[0x4]
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002aa8:	30 49       	mov	r9,4
80002aaa:	f2 08 18 00 	cp.b	r8,r9
80002aae:	e0 88 00 53 	brls	80002b54 <usart_init_rs232+0xc0>
80002ab2:	30 99       	mov	r9,9
80002ab4:	f2 08 18 00 	cp.b	r8,r9
80002ab8:	e0 8b 00 4e 	brhi	80002b54 <usart_init_rs232+0xc0>
      opt->charlength < 5 || opt->charlength > 9 ||
      opt->paritytype > 7 ||
80002abc:	0f d9       	ld.ub	r9,r7[0x5]
80002abe:	30 78       	mov	r8,7
80002ac0:	f0 09 18 00 	cp.b	r9,r8
80002ac4:	e0 8b 00 48 	brhi	80002b54 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
80002ac8:	8e 39       	ld.sh	r9,r7[0x6]
80002aca:	e0 68 01 01 	mov	r8,257
80002ace:	f0 09 19 00 	cp.h	r9,r8
80002ad2:	e0 8b 00 41 	brhi	80002b54 <usart_init_rs232+0xc0>
      opt->channelmode > 3 ||
80002ad6:	ef 39 00 08 	ld.ub	r9,r7[8]
80002ada:	30 38       	mov	r8,3
80002adc:	f0 09 18 00 	cp.b	r9,r8
80002ae0:	e0 8b 00 3a 	brhi	80002b54 <usart_init_rs232+0xc0>
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
80002ae4:	0a 9a       	mov	r10,r5
80002ae6:	6e 0b       	ld.w	r11,r7[0x0]
80002ae8:	0c 9c       	mov	r12,r6
80002aea:	f0 1f 00 1d 	mcall	80002b5c <usart_init_rs232+0xc8>
{
  // Reset the USART and shutdown TX and RX.
  usart_reset(usart);

  // Check input values.
  if (!opt || // Null pointer.
80002aee:	58 1c       	cp.w	r12,1
80002af0:	c3 20       	breq	80002b54 <usart_init_rs232+0xc0>
      opt->stopbits > 2 + 255 ||
      opt->channelmode > 3 ||
      usart_set_async_baudrate(usart, opt->baudrate, pba_hz) == USART_INVALID_INPUT)
    return USART_INVALID_INPUT;

  if (opt->charlength == 9)
80002af2:	0f c8       	ld.ub	r8,r7[0x4]
80002af4:	30 99       	mov	r9,9
80002af6:	f2 08 18 00 	cp.b	r8,r9
80002afa:	c0 51       	brne	80002b04 <usart_init_rs232+0x70>
  {
    // Character length set to 9 bits. MODE9 dominates CHRL.
    usart->mr |= AVR32_USART_MR_MODE9_MASK;
80002afc:	6c 18       	ld.w	r8,r6[0x4]
80002afe:	b1 b8       	sbr	r8,0x11
80002b00:	8d 18       	st.w	r6[0x4],r8
80002b02:	c0 68       	rjmp	80002b0e <usart_init_rs232+0x7a>
  }
  else
  {
    // CHRL gives the character length (- 5) when MODE9 = 0.
    usart->mr |= (opt->charlength - 5) << AVR32_USART_MR_CHRL_OFFSET;
80002b04:	6c 19       	ld.w	r9,r6[0x4]
80002b06:	20 58       	sub	r8,5
80002b08:	f3 e8 10 68 	or	r8,r9,r8<<0x6
80002b0c:	8d 18       	st.w	r6[0x4],r8
  }

  usart->mr |= opt->paritytype << AVR32_USART_MR_PAR_OFFSET |
80002b0e:	6c 19       	ld.w	r9,r6[0x4]
80002b10:	ef 3a 00 08 	ld.ub	r10,r7[8]
80002b14:	0f d8       	ld.ub	r8,r7[0x5]
80002b16:	a9 78       	lsl	r8,0x9
80002b18:	f1 ea 10 e8 	or	r8,r8,r10<<0xe
80002b1c:	12 48       	or	r8,r9
80002b1e:	8d 18       	st.w	r6[0x4],r8
               opt->channelmode << AVR32_USART_MR_CHMODE_OFFSET;

  if (opt->stopbits > USART_2_STOPBITS)
80002b20:	8e 38       	ld.sh	r8,r7[0x6]
80002b22:	30 29       	mov	r9,2
80002b24:	f2 08 19 00 	cp.h	r8,r9
80002b28:	e0 88 00 09 	brls	80002b3a <usart_init_rs232+0xa6>
  {
    // Set two stop bits
    usart->mr |= AVR32_USART_MR_NBSTOP_2 << AVR32_USART_MR_NBSTOP_OFFSET;
80002b2c:	6c 18       	ld.w	r8,r6[0x4]
80002b2e:	ad b8       	sbr	r8,0xd
80002b30:	8d 18       	st.w	r6[0x4],r8
    // and a timeguard period gives the rest.
    usart->ttgr = opt->stopbits - USART_2_STOPBITS;
80002b32:	8e b8       	ld.uh	r8,r7[0x6]
80002b34:	20 28       	sub	r8,2
80002b36:	8d a8       	st.w	r6[0x28],r8
80002b38:	c0 68       	rjmp	80002b44 <usart_init_rs232+0xb0>
  }
  else
    // Insert 1, 1.5 or 2 stop bits.
    usart->mr |= opt->stopbits << AVR32_USART_MR_NBSTOP_OFFSET;
80002b3a:	6c 19       	ld.w	r9,r6[0x4]
80002b3c:	5c 78       	castu.h	r8
80002b3e:	f3 e8 10 c8 	or	r8,r9,r8<<0xc
80002b42:	8d 18       	st.w	r6[0x4],r8

  // Set normal mode.
  usart->mr = (usart->mr & ~AVR32_USART_MR_MODE_MASK) |
80002b44:	6c 18       	ld.w	r8,r6[0x4]
80002b46:	e0 18 ff f0 	andl	r8,0xfff0
80002b4a:	8d 18       	st.w	r6[0x4],r8
              AVR32_USART_MR_MODE_NORMAL << AVR32_USART_MR_MODE_OFFSET;

  // Setup complete; enable communication.
  // Enable input and output.
  usart->cr = AVR32_USART_CR_RXEN_MASK |
80002b4c:	35 08       	mov	r8,80
80002b4e:	8d 08       	st.w	r6[0x0],r8
80002b50:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
              AVR32_USART_CR_TXEN_MASK;

  return USART_SUCCESS;
80002b54:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80002b58:	80 00       	ld.sh	r0,r0[0x0]
80002b5a:	2a 68       	sub	r8,-90
80002b5c:	80 00       	ld.sh	r0,r0[0x0]
80002b5e:	29 84       	sub	r4,-104

80002b60 <udd_sleep_mode>:
		sleepmgr_unlock_mode(USBB_SLEEP_MODE_USB_IDLE);
	}
	if (b_idle && !udd_b_idle) {
		sleepmgr_lock_mode(USBB_SLEEP_MODE_USB_IDLE);
	}
	udd_b_idle = b_idle;
80002b60:	48 28       	lddpc	r8,80002b68 <udd_sleep_mode+0x8>
80002b62:	b0 8c       	st.b	r8[0x0],r12
}
80002b64:	5e fc       	retal	r12
80002b66:	00 00       	add	r0,r0
80002b68:	00 00       	add	r0,r0
80002b6a:	06 f8       	st.b	--r3,r8

80002b6c <udd_detach>:
	cpu_irq_restore(flags);
}


void udd_detach(void)
{
80002b6c:	d4 01       	pushm	lr
	otg_unfreeze_clock();
80002b6e:	fe 68 08 00 	mov	r8,-129024
80002b72:	70 09       	ld.w	r9,r8[0x0]
80002b74:	af c9       	cbr	r9,0xe
80002b76:	91 09       	st.w	r8[0x0],r9

	// Detach device from the bus
	udd_detach_device();
80002b78:	fe 69 00 00 	mov	r9,-131072
80002b7c:	72 0a       	ld.w	r10,r9[0x0]
80002b7e:	a9 aa       	sbr	r10,0x8
80002b80:	93 0a       	st.w	r9[0x0],r10
	otg_freeze_clock();
80002b82:	70 09       	ld.w	r9,r8[0x0]
80002b84:	af a9       	sbr	r9,0xe
80002b86:	91 09       	st.w	r8[0x0],r9
	udd_sleep_mode(false);
80002b88:	30 0c       	mov	r12,0
80002b8a:	f0 1f 00 02 	mcall	80002b90 <udd_detach+0x24>
}
80002b8e:	d8 02       	popm	pc
80002b90:	80 00       	ld.sh	r0,r0[0x0]
80002b92:	2b 60       	sub	r0,-74

80002b94 <udd_is_high_speed>:
#ifdef USB_DEVICE_HS_SUPPORT
	return !Is_udd_full_speed_mode();
#else
	return false;
#endif
}
80002b94:	5e fd       	retal	0

80002b96 <udd_set_address>:


void udd_set_address(uint8_t address)
{
	udd_disable_address();
80002b96:	fe 68 00 00 	mov	r8,-131072
80002b9a:	70 09       	ld.w	r9,r8[0x0]
80002b9c:	a7 d9       	cbr	r9,0x7
80002b9e:	91 09       	st.w	r8[0x0],r9
	udd_configure_address(address);
80002ba0:	70 09       	ld.w	r9,r8[0x0]
80002ba2:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80002ba6:	e0 19 ff 80 	andl	r9,0xff80
80002baa:	f9 e9 10 09 	or	r9,r12,r9
80002bae:	91 09       	st.w	r8[0x0],r9
	udd_enable_address();
80002bb0:	70 09       	ld.w	r9,r8[0x0]
80002bb2:	a7 b9       	sbr	r9,0x7
80002bb4:	91 09       	st.w	r8[0x0],r9
}
80002bb6:	5e fc       	retal	r12

80002bb8 <udd_getaddress>:


uint8_t udd_getaddress(void)
{
	return udd_get_configured_address();
80002bb8:	fe 68 00 00 	mov	r8,-131072
80002bbc:	70 0c       	ld.w	r12,r8[0x0]
}
80002bbe:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80002bc2:	5e fc       	retal	r12

80002bc4 <udd_get_frame_number>:


uint16_t udd_get_frame_number(void)
{
	return udd_frame_number();
80002bc4:	fe 68 00 20 	mov	r8,-131040
80002bc8:	70 0c       	ld.w	r12,r8[0x0]
}
80002bca:	f9 dc c0 6b 	bfextu	r12,r12,0x3,0xb
80002bce:	5e fc       	retal	r12

80002bd0 <udd_get_micro_frame_number>:

uint16_t udd_get_micro_frame_number(void)
{
	return udd_micro_frame_number();
80002bd0:	fe 68 00 00 	mov	r8,-131072
80002bd4:	70 8c       	ld.w	r12,r8[0x20]
}
80002bd6:	f9 dc c0 0e 	bfextu	r12,r12,0x0,0xe
80002bda:	5e fc       	retal	r12

80002bdc <udd_set_setup_payload>:
}


void udd_set_setup_payload( uint8_t *payload, uint16_t payload_size )
{
	udd_g_ctrlreq.payload = payload;
80002bdc:	48 28       	lddpc	r8,80002be4 <udd_set_setup_payload+0x8>
80002bde:	91 2c       	st.w	r8[0x8],r12
	udd_g_ctrlreq.payload_size = payload_size;
80002be0:	b0 6b       	st.h	r8[0xc],r11
}
80002be2:	5e fc       	retal	r12
80002be4:	00 00       	add	r0,r0
80002be6:	0f 60       	ld.uh	r0,--r7

80002be8 <udd_ep_is_halted>:
}


bool udd_ep_is_halted(udd_ep_id_t ep)
{
	return Is_udd_endpoint_stall_requested(ep & USB_EP_ADDR_MASK);
80002be8:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4
80002bec:	a3 68       	lsl	r8,0x2
80002bee:	e0 38 fe 40 	sub	r8,130624
80002bf2:	70 0c       	ld.w	r12,r8[0x0]
}
80002bf4:	f9 dc c2 61 	bfextu	r12,r12,0x13,0x1
80002bf8:	5e fc       	retal	r12
80002bfa:	d7 03       	nop

80002bfc <udd_ep_set_halt>:


bool udd_ep_set_halt(udd_ep_id_t ep)
{
80002bfc:	d4 01       	pushm	lr
	udd_ep_job_t *ptr_job;
	uint8_t index = ep & USB_EP_ADDR_MASK;
80002bfe:	f1 dc c0 04 	bfextu	r8,r12,0x0,0x4

	if (USB_DEVICE_MAX_EP < index) {
80002c02:	30 39       	mov	r9,3
80002c04:	f2 08 18 00 	cp.b	r8,r9
80002c08:	e0 8b 00 49 	brhi	80002c9a <udd_ep_set_halt+0x9e>
		return false;
	}

	ptr_job = &udd_ep_job[index - 1];

	if (Is_udd_endpoint_stall_requested(index) // Endpoint stalled
80002c0c:	f0 09 15 02 	lsl	r9,r8,0x2
80002c10:	fe 6e 01 c0 	mov	lr,-130624
80002c14:	f2 0e 00 0a 	add	r10,r9,lr
80002c18:	74 0a       	ld.w	r10,r10[0x0]
80002c1a:	e6 1a 00 08 	andh	r10,0x8,COH
80002c1e:	c3 f1       	brne	80002c9c <udd_ep_set_halt+0xa0>

	if (USB_DEVICE_MAX_EP < index) {
		return false;
	}

	ptr_job = &udd_ep_job[index - 1];
80002c20:	f0 ca 00 01 	sub	r10,r8,1
80002c24:	f4 0a 00 2a 	add	r10,r10,r10<<0x2
80002c28:	49 eb       	lddpc	r11,80002ca0 <udd_ep_set_halt+0xa4>
80002c2a:	f6 0a 00 2a 	add	r10,r11,r10<<0x2

	if (Is_udd_endpoint_stall_requested(index) // Endpoint stalled
			|| ptr_job->stall_requested) { // Endpoint stall is requested
80002c2e:	74 0b       	ld.w	r11,r10[0x0]
		return false;
	}

	ptr_job = &udd_ep_job[index - 1];

	if (Is_udd_endpoint_stall_requested(index) // Endpoint stalled
80002c30:	16 9e       	mov	lr,r11
80002c32:	e6 1e 20 00 	andh	lr,0x2000,COH
80002c36:	c3 31       	brne	80002c9c <udd_ep_set_halt+0xa0>
			|| ptr_job->stall_requested) { // Endpoint stall is requested
		return true; // Already STALL
	}

	if (ptr_job->busy == true) {
80002c38:	58 0b       	cp.w	r11,0
80002c3a:	c3 05       	brlt	80002c9a <udd_ep_set_halt+0x9e>
		return false; // Job on going, stall impossible
	}

	if ((ep & USB_EP_DIR_IN) && (0 != udd_nb_busy_bank(index))) {
80002c3c:	30 0b       	mov	r11,0
80002c3e:	f6 0c 18 00 	cp.b	r12,r11
80002c42:	c1 94       	brge	80002c74 <udd_ep_set_halt+0x78>
80002c44:	fe 6c 01 30 	mov	r12,-130768
80002c48:	f2 0c 00 0b 	add	r11,r9,r12
80002c4c:	76 0b       	ld.w	r11,r11[0x0]
80002c4e:	f7 db c1 82 	bfextu	r11,r11,0xc,0x2
80002c52:	c1 10       	breq	80002c74 <udd_ep_set_halt+0x78>
			// Delay the stall after the end of IN transfer on USB line
			ptr_job->stall_requested = true;
80002c54:	74 0b       	ld.w	r11,r10[0x0]
80002c56:	30 1c       	mov	r12,1
80002c58:	f7 dc d3 a1 	bfins	r11,r12,0x1d,0x1
80002c5c:	95 0b       	st.w	r10[0x0],r11
			udd_enable_bank_interrupt(index);
80002c5e:	e0 39 fe 10 	sub	r9,130576
80002c62:	e0 6a 10 00 	mov	r10,4096
80002c66:	93 0a       	st.w	r9[0x0],r10
			udd_enable_endpoint_interrupt(index);
80002c68:	f4 08 09 48 	lsl	r8,r10,r8
80002c6c:	fe 69 00 00 	mov	r9,-131072
80002c70:	93 68       	st.w	r9[0x18],r8
			return true;
80002c72:	d8 02       	popm	pc
	}
	
	// Stall endpoint immediately
	udd_disable_endpoint_bank_autoswitch(index);
80002c74:	fe 6a 01 00 	mov	r10,-130816
80002c78:	f2 0a 00 08 	add	r8,r9,r10
80002c7c:	70 0a       	ld.w	r10,r8[0x0]
80002c7e:	a9 da       	cbr	r10,0x9
80002c80:	91 0a       	st.w	r8[0x0],r10
	udd_ack_stall(index);
80002c82:	fe 6e 01 60 	mov	lr,-130720
80002c86:	f2 0e 00 08 	add	r8,r9,lr
80002c8a:	34 0a       	mov	r10,64
80002c8c:	91 0a       	st.w	r8[0x0],r10
	udd_enable_stall_handshake(index);
80002c8e:	e0 39 fe 10 	sub	r9,130576
80002c92:	e8 68 00 00 	mov	r8,524288
80002c96:	93 08       	st.w	r9[0x0],r8
80002c98:	da 0a       	popm	pc,r12=1
	return true;
80002c9a:	d8 0a       	popm	pc,r12=0
80002c9c:	da 0a       	popm	pc,r12=1
80002c9e:	00 00       	add	r0,r0
80002ca0:	00 00       	add	r0,r0
80002ca2:	06 bc       	st.h	r3++,r12

80002ca4 <udd_ep_clear_halt>:
}


bool udd_ep_clear_halt(udd_ep_id_t ep)
{
80002ca4:	d4 01       	pushm	lr
	bool b_stall_cleared = false;
	udd_ep_job_t *ptr_job;

	ep &= USB_EP_ADDR_MASK;
80002ca6:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
	if (USB_DEVICE_MAX_EP < ep)
80002caa:	30 38       	mov	r8,3
80002cac:	f0 0c 18 00 	cp.b	r12,r8
80002cb0:	e0 88 00 03 	brls	80002cb6 <udd_ep_clear_halt+0x12>
80002cb4:	d8 0a       	popm	pc,r12=0
		return false;
	ptr_job = &udd_ep_job[ep - 1];
80002cb6:	18 99       	mov	r9,r12
80002cb8:	f8 c8 00 01 	sub	r8,r12,1
80002cbc:	f0 08 00 28 	add	r8,r8,r8<<0x2
80002cc0:	4a aa       	lddpc	r10,80002d68 <udd_ep_clear_halt+0xc4>
80002cc2:	f4 08 00 28 	add	r8,r10,r8<<0x2

	if (ptr_job->stall_requested) {
80002cc6:	70 0a       	ld.w	r10,r8[0x0]
80002cc8:	e6 1a 20 00 	andh	r10,0x2000,COH
80002ccc:	c0 31       	brne	80002cd2 <udd_ep_clear_halt+0x2e>
80002cce:	30 0b       	mov	r11,0
80002cd0:	c1 38       	rjmp	80002cf6 <udd_ep_clear_halt+0x52>
		// Endpoint stall has been requested but not done
		// Remove stall request
		ptr_job->stall_requested = false;
80002cd2:	70 0a       	ld.w	r10,r8[0x0]
80002cd4:	30 0b       	mov	r11,0
80002cd6:	f5 db d3 a1 	bfins	r10,r11,0x1d,0x1
80002cda:	91 0a       	st.w	r8[0x0],r10
		udd_disable_bank_interrupt(ep);
80002cdc:	f8 0b 15 02 	lsl	r11,r12,0x2
80002ce0:	e0 3b fd e0 	sub	r11,130528
80002ce4:	e0 6a 10 00 	mov	r10,4096
80002ce8:	97 0a       	st.w	r11[0x0],r10
		udd_disable_endpoint_interrupt(ep);
80002cea:	f4 0c 09 4c 	lsl	r12,r10,r12
80002cee:	fe 6b 00 00 	mov	r11,-131072
80002cf2:	97 5c       	st.w	r11[0x14],r12
80002cf4:	30 1b       	mov	r11,1
		b_stall_cleared = true;
	}
	if (Is_udd_endpoint_stall_requested(ep)) { 
80002cf6:	a3 69       	lsl	r9,0x2
80002cf8:	fe 6c 01 c0 	mov	r12,-130624
80002cfc:	f2 0c 00 0a 	add	r10,r9,r12
80002d00:	74 0a       	ld.w	r10,r10[0x0]
80002d02:	e6 1a 00 08 	andh	r10,0x8,COH
80002d06:	c2 30       	breq	80002d4c <udd_ep_clear_halt+0xa8>
		if (Is_udd_stall(ep)) {
80002d08:	fe 6b 01 30 	mov	r11,-130768
80002d0c:	f2 0b 00 0a 	add	r10,r9,r11
80002d10:	74 0a       	ld.w	r10,r10[0x0]
80002d12:	e2 1a 00 40 	andl	r10,0x40,COH
80002d16:	c0 e0       	breq	80002d32 <udd_ep_clear_halt+0x8e>
			udd_ack_stall(ep);
80002d18:	fe 6c 01 60 	mov	r12,-130720
80002d1c:	f2 0c 00 0a 	add	r10,r9,r12
80002d20:	34 0b       	mov	r11,64
80002d22:	95 0b       	st.w	r10[0x0],r11
			// A packet has been stalled
			// then reset datatoggle
			udd_reset_data_toggle(ep);
80002d24:	fe 6b 01 f0 	mov	r11,-130576
80002d28:	f2 0b 00 0a 	add	r10,r9,r11
80002d2c:	e4 6b 00 00 	mov	r11,262144
80002d30:	95 0b       	st.w	r10[0x0],r11
		}
		// Disable stall
		udd_disable_stall_handshake(ep);
80002d32:	fe 6c 02 20 	mov	r12,-130528
80002d36:	f2 0c 00 0a 	add	r10,r9,r12
80002d3a:	e8 6b 00 00 	mov	r11,524288
80002d3e:	95 0b       	st.w	r10[0x0],r11
		udd_enable_endpoint_bank_autoswitch(ep);
80002d40:	e0 39 ff 00 	sub	r9,130816
80002d44:	72 0a       	ld.w	r10,r9[0x0]
80002d46:	a9 ba       	sbr	r10,0x9
80002d48:	93 0a       	st.w	r9[0x0],r10
80002d4a:	c0 38       	rjmp	80002d50 <udd_ep_clear_halt+0xac>
		b_stall_cleared = true;
	}
	if (b_stall_cleared) {
80002d4c:	58 0b       	cp.w	r11,0
80002d4e:	c0 b0       	breq	80002d64 <udd_ep_clear_halt+0xc0>
		// If a job is register on clear halt action
		// then execute callback
		if (ptr_job->busy == true) {
80002d50:	70 09       	ld.w	r9,r8[0x0]
80002d52:	58 09       	cp.w	r9,0
80002d54:	c0 84       	brge	80002d64 <udd_ep_clear_halt+0xc0>
			ptr_job->busy = false;
80002d56:	30 0a       	mov	r10,0
80002d58:	f3 da d3 e1 	bfins	r9,r10,0x1f,0x1
80002d5c:	91 09       	st.w	r8[0x0],r9
			ptr_job->call_nohalt();
80002d5e:	70 48       	ld.w	r8,r8[0x10]
80002d60:	5d 18       	icall	r8
80002d62:	da 0a       	popm	pc,r12=1
80002d64:	da 0a       	popm	pc,r12=1
80002d66:	00 00       	add	r0,r0
80002d68:	00 00       	add	r0,r0
80002d6a:	06 bc       	st.h	r3++,r12

80002d6c <udd_ctrl_stall_data>:


static void udd_ctrl_stall_data(void)
{
	// Stall all packets on IN & OUT control endpoint
	udd_ep_control_state = UDD_EPCTRL_STALL_REQ;
80002d6c:	30 59       	mov	r9,5
80002d6e:	48 58       	lddpc	r8,80002d80 <udd_ctrl_stall_data+0x14>
80002d70:	91 09       	st.w	r8[0x0],r9
	udd_enable_stall_handshake(0);
80002d72:	e8 69 00 00 	mov	r9,524288
80002d76:	fe 68 01 f0 	mov	r8,-130576
80002d7a:	91 09       	st.w	r8[0x0],r9
}
80002d7c:	5e fc       	retal	r12
80002d7e:	00 00       	add	r0,r0
80002d80:	00 00       	add	r0,r0
80002d82:	07 00       	ld.w	r0,r3++

80002d84 <udd_ctrl_endofrequest>:
	cpu_irq_restore(flags);
}


static void udd_ctrl_endofrequest(void)
{
80002d84:	d4 01       	pushm	lr
	// If a callback is registered then call it
	if (udd_g_ctrlreq.callback) {
80002d86:	48 48       	lddpc	r8,80002d94 <udd_ctrl_endofrequest+0x10>
80002d88:	70 48       	ld.w	r8,r8[0x10]
80002d8a:	58 08       	cp.w	r8,0
80002d8c:	c0 20       	breq	80002d90 <udd_ctrl_endofrequest+0xc>
		udd_g_ctrlreq.callback();
80002d8e:	5d 18       	icall	r8
80002d90:	d8 02       	popm	pc
80002d92:	00 00       	add	r0,r0
80002d94:	00 00       	add	r0,r0
80002d96:	0f 60       	ld.uh	r0,--r7

80002d98 <udd_ep_finish_job>:
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
}


static void udd_ep_finish_job(udd_ep_job_t * ptr_job, bool b_abort, uint8_t ep_num)
{
80002d98:	d4 01       	pushm	lr
80002d9a:	16 99       	mov	r9,r11
	if (ptr_job->busy == false) {
80002d9c:	78 08       	ld.w	r8,r12[0x0]
80002d9e:	58 08       	cp.w	r8,0
80002da0:	c1 84       	brge	80002dd0 <udd_ep_finish_job+0x38>
		return; // No on-going job
	}
	ptr_job->busy = false;
80002da2:	30 0b       	mov	r11,0
80002da4:	f1 db d3 e1 	bfins	r8,r11,0x1f,0x1
80002da8:	99 08       	st.w	r12[0x0],r8
	if (NULL == ptr_job->call_trans) {
80002daa:	78 48       	ld.w	r8,r12[0x10]
80002dac:	58 08       	cp.w	r8,0
80002dae:	c1 10       	breq	80002dd0 <udd_ep_finish_job+0x38>
		return; // No callback linked to job
	}
	if (Is_udd_endpoint_in(ep_num)) {
80002db0:	f4 0b 15 02 	lsl	r11,r10,0x2
80002db4:	e0 3b ff 00 	sub	r11,130816
80002db8:	76 0b       	ld.w	r11,r11[0x0]
80002dba:	e2 1b 01 00 	andl	r11,0x100,COH
80002dbe:	c0 60       	breq	80002dca <udd_ep_finish_job+0x32>
		ep_num |= USB_EP_DIR_IN;
80002dc0:	ea 1a ff ff 	orh	r10,0xffff
80002dc4:	e8 1a ff 80 	orl	r10,0xff80
80002dc8:	5c 5a       	castu.b	r10
	}
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
80002dca:	78 2b       	ld.w	r11,r12[0x8]
80002dcc:	12 9c       	mov	r12,r9
80002dce:	5d 18       	icall	r8
80002dd0:	d8 02       	popm	pc
80002dd2:	d7 03       	nop

80002dd4 <udd_ep_abort_job>:
	}
}


static void udd_ep_abort_job(udd_ep_id_t ep)
{
80002dd4:	d4 01       	pushm	lr
	ep &= USB_EP_ADDR_MASK;
80002dd6:	f5 dc c0 04 	bfextu	r10,r12,0x0,0x4

	// Abort job on endpoint
	udd_ep_finish_job(&udd_ep_job[ep - 1], true, ep);
80002dda:	f4 cc 00 01 	sub	r12,r10,1
80002dde:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
80002de2:	30 1b       	mov	r11,1
80002de4:	48 38       	lddpc	r8,80002df0 <udd_ep_abort_job+0x1c>
80002de6:	f0 0c 00 2c 	add	r12,r8,r12<<0x2
80002dea:	f0 1f 00 03 	mcall	80002df4 <udd_ep_abort_job+0x20>
}
80002dee:	d8 02       	popm	pc
80002df0:	00 00       	add	r0,r0
80002df2:	06 bc       	st.h	r3++,r12
80002df4:	80 00       	ld.sh	r0,r0[0x0]
80002df6:	2d 98       	sub	r8,-39

80002df8 <udd_ep_abort>:
	return true;
}


void udd_ep_abort(udd_ep_id_t ep)
{
80002df8:	d4 01       	pushm	lr
	uint8_t index = ep & USB_EP_ADDR_MASK;
80002dfa:	f3 dc c0 04 	bfextu	r9,r12,0x0,0x4

	// Stop DMA transfer
	udd_disable_endpoint_dma_interrupt(index);
80002dfe:	f2 c8 00 01 	sub	r8,r9,1
80002e02:	30 0a       	mov	r10,0
80002e04:	ea 1a 02 00 	orh	r10,0x200
80002e08:	f4 08 09 4a 	lsl	r10,r10,r8
80002e0c:	fe 68 00 00 	mov	r8,-131072
80002e10:	91 5a       	st.w	r8[0x14],r10
	udd_endpoint_dma_set_control(index, 0);
80002e12:	f2 0a 15 04 	lsl	r10,r9,0x4
80002e16:	e0 3a fd 00 	sub	r10,130304
80002e1a:	30 0b       	mov	r11,0
80002e1c:	95 2b       	st.w	r10[0x8],r11
	// Kill banks
	udd_disable_endpoint_interrupt(index);
80002e1e:	e0 6a 10 00 	mov	r10,4096
80002e22:	f4 09 09 4a 	lsl	r10,r10,r9
80002e26:	91 5a       	st.w	r8[0x14],r10
	while (udd_nb_busy_bank(index)) {
80002e28:	a3 69       	lsl	r9,0x2
80002e2a:	fe 68 01 30 	mov	r8,-130768
80002e2e:	f2 08 00 0a 	add	r10,r9,r8
		udd_kill_last_in_bank(index);
80002e32:	fe 68 01 f0 	mov	r8,-130576
80002e36:	f2 08 00 0e 	add	lr,r9,r8
80002e3a:	e0 6b 20 00 	mov	r11,8192
		while(Is_udd_killing_last_in_bank(index));
80002e3e:	e0 39 fe 40 	sub	r9,130624
	// Stop DMA transfer
	udd_disable_endpoint_dma_interrupt(index);
	udd_endpoint_dma_set_control(index, 0);
	// Kill banks
	udd_disable_endpoint_interrupt(index);
	while (udd_nb_busy_bank(index)) {
80002e42:	c0 68       	rjmp	80002e4e <udd_ep_abort+0x56>
		udd_kill_last_in_bank(index);
80002e44:	9d 0b       	st.w	lr[0x0],r11
		while(Is_udd_killing_last_in_bank(index));
80002e46:	72 08       	ld.w	r8,r9[0x0]
80002e48:	e2 18 20 00 	andl	r8,0x2000,COH
80002e4c:	cf d1       	brne	80002e46 <udd_ep_abort+0x4e>
	// Stop DMA transfer
	udd_disable_endpoint_dma_interrupt(index);
	udd_endpoint_dma_set_control(index, 0);
	// Kill banks
	udd_disable_endpoint_interrupt(index);
	while (udd_nb_busy_bank(index)) {
80002e4e:	74 08       	ld.w	r8,r10[0x0]
80002e50:	f1 d8 c1 82 	bfextu	r8,r8,0xc,0x2
80002e54:	cf 81       	brne	80002e44 <udd_ep_abort+0x4c>
		udd_kill_last_in_bank(index);
		while(Is_udd_killing_last_in_bank(index));
	}
	udd_ep_abort_job(ep);
80002e56:	f0 1f 00 02 	mcall	80002e5c <udd_ep_abort+0x64>
}
80002e5a:	d8 02       	popm	pc
80002e5c:	80 00       	ld.sh	r0,r0[0x0]
80002e5e:	2d d4       	sub	r4,-35

80002e60 <udd_ep_free>:
	return true;
}


void udd_ep_free(udd_ep_id_t ep)
{
80002e60:	eb cd 40 80 	pushm	r7,lr
	uint8_t index = ep & USB_EP_ADDR_MASK;
80002e64:	ef dc c0 04 	bfextu	r7,r12,0x0,0x4

	if (USB_DEVICE_MAX_EP < index) {
80002e68:	30 38       	mov	r8,3
80002e6a:	f0 07 18 00 	cp.b	r7,r8
80002e6e:	e0 8b 00 1f 	brhi	80002eac <udd_ep_free+0x4c>
		return;
	}
	udd_disable_endpoint(index);
80002e72:	fe 68 00 00 	mov	r8,-131072
80002e76:	70 7a       	ld.w	r10,r8[0x1c]
80002e78:	30 19       	mov	r9,1
80002e7a:	f2 07 09 49 	lsl	r9,r9,r7
80002e7e:	5c d9       	com	r9
80002e80:	14 69       	and	r9,r10
80002e82:	91 79       	st.w	r8[0x1c],r9
	udd_unallocate_memory(index);
80002e84:	ee 08 15 02 	lsl	r8,r7,0x2
80002e88:	e0 38 ff 00 	sub	r8,130816
80002e8c:	70 09       	ld.w	r9,r8[0x0]
80002e8e:	a1 d9       	cbr	r9,0x1
80002e90:	91 09       	st.w	r8[0x0],r9
	udd_ep_abort_job(ep);
80002e92:	f0 1f 00 08 	mcall	80002eb0 <udd_ep_free+0x50>
	udd_ep_job[index - 1].stall_requested = false;
80002e96:	20 17       	sub	r7,1
80002e98:	ee 07 00 27 	add	r7,r7,r7<<0x2
80002e9c:	48 68       	lddpc	r8,80002eb4 <udd_ep_free+0x54>
80002e9e:	f0 07 00 27 	add	r7,r8,r7<<0x2
80002ea2:	6e 08       	ld.w	r8,r7[0x0]
80002ea4:	30 09       	mov	r9,0
80002ea6:	f1 d9 d3 a1 	bfins	r8,r9,0x1d,0x1
80002eaa:	8f 08       	st.w	r7[0x0],r8
80002eac:	e3 cd 80 80 	ldm	sp++,r7,pc
80002eb0:	80 00       	ld.sh	r0,r0[0x0]
80002eb2:	2d d4       	sub	r4,-35
80002eb4:	00 00       	add	r0,r0
80002eb6:	06 bc       	st.h	r3++,r12

80002eb8 <udd_ep_trans_done>:
	ptr_job->call_trans((b_abort) ? UDD_EP_TRANSFER_ABORT :
			UDD_EP_TRANSFER_OK, ptr_job->buf_size, ep_num);
}

static void udd_ep_trans_done(udd_ep_id_t ep)
{
80002eb8:	eb cd 40 c0 	pushm	r6-r7,lr
	udd_ep_job_t *ptr_job;
	iram_size_t next_trans;
	irqflags_t flags;

	// Get job corresponding at endpoint
	ptr_job = &udd_ep_job[ep - 1];
80002ebc:	18 99       	mov	r9,r12
80002ebe:	f8 c8 00 01 	sub	r8,r12,1
80002ec2:	f0 08 00 28 	add	r8,r8,r8<<0x2
80002ec6:	4d 1a       	lddpc	r10,80003008 <udd_ep_trans_done+0x150>
80002ec8:	f4 08 00 28 	add	r8,r10,r8<<0x2

	if (!ptr_job->busy) {
80002ecc:	70 0a       	ld.w	r10,r8[0x0]
80002ece:	58 0a       	cp.w	r10,0
80002ed0:	e0 84 00 9a 	brge	80003004 <udd_ep_trans_done+0x14c>
		return; // No job is running, then ignore it (system error)
	}

	if (ptr_job->nb_trans != ptr_job->buf_size) {
80002ed4:	70 3a       	ld.w	r10,r8[0xc]
80002ed6:	70 2b       	ld.w	r11,r8[0x8]
80002ed8:	16 3a       	cp.w	r10,r11
80002eda:	c6 20       	breq	80002f9e <udd_ep_trans_done+0xe6>
		// Need to send or receive other data
		next_trans = ptr_job->buf_size - ptr_job->nb_trans;
80002edc:	f6 0a 01 0a 	sub	r10,r11,r10

		if (UDD_ENDPOINT_MAX_TRANS < next_trans) {
80002ee0:	e0 5a 00 00 	cp.w	r10,65536
80002ee4:	e0 88 00 06 	brls	80002ef0 <udd_ep_trans_done+0x38>
80002ee8:	e0 7a 00 00 	mov	r10,65536
80002eec:	30 0e       	mov	lr,0
80002eee:	c0 38       	rjmp	80002ef4 <udd_ep_trans_done+0x3c>
			// Set 0 to transfer the maximum
			udd_dma_ctrl = (0 <<
					AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
					& AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
		} else {
			udd_dma_ctrl = (next_trans <<
80002ef0:	f4 0e 15 10 	lsl	lr,r10,0x10
					AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_OFFSET)
					& AVR32_USBB_UDDMA1_CONTROL_CH_BYTE_LENGTH_MASK;
		}
		if (Is_udd_endpoint_in(ep)) {
80002ef4:	f2 0b 15 02 	lsl	r11,r9,0x2
80002ef8:	e0 3b ff 00 	sub	r11,130816
80002efc:	76 07       	ld.w	r7,r11[0x0]
80002efe:	e2 17 01 00 	andl	r7,0x100,COH
80002f02:	c1 20       	breq	80002f26 <udd_ep_trans_done+0x6e>
			if (0 != next_trans % udd_get_endpoint_size(ep)) {
80002f04:	76 0b       	ld.w	r11,r11[0x0]
80002f06:	f7 db c0 83 	bfextu	r11,r11,0x4,0x3
80002f0a:	30 87       	mov	r7,8
80002f0c:	ee 0b 09 4b 	lsl	r11,r7,r11
80002f10:	20 1b       	sub	r11,1
80002f12:	f5 eb 00 0b 	and	r11,r10,r11
80002f16:	c1 80       	breq	80002f46 <udd_ep_trans_done+0x8e>
				// Enable short packet option
				// else the DMA transfer is accepted
				// and interrupt DMA valid but nothing is sent.
				udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_DMAEND_EN_MASK;
80002f18:	0e 4e       	or	lr,r7
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
80002f1a:	70 0b       	ld.w	r11,r8[0x0]
80002f1c:	30 07       	mov	r7,0
80002f1e:	f7 d7 d3 c1 	bfins	r11,r7,0x1e,0x1
80002f22:	91 0b       	st.w	r8[0x0],r11
80002f24:	c1 18       	rjmp	80002f46 <udd_ep_trans_done+0x8e>
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
80002f26:	76 07       	ld.w	r7,r11[0x0]
80002f28:	ef d7 c1 62 	bfextu	r7,r7,0xb,0x2
80002f2c:	58 17       	cp.w	r7,1
80002f2e:	c0 a1       	brne	80002f42 <udd_ep_trans_done+0x8a>
					|| (next_trans <= udd_get_endpoint_size(ep))) {
80002f30:	76 0b       	ld.w	r11,r11[0x0]
				udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_DMAEND_EN_MASK;
				// No need to request another ZLP
				ptr_job->b_shortpacket = false;
			}
		} else {
			if ((USB_EP_TYPE_ISOCHRONOUS != udd_get_endpoint_type(ep))
80002f32:	f7 db c0 83 	bfextu	r11,r11,0x4,0x3
80002f36:	30 87       	mov	r7,8
80002f38:	ee 0b 09 4b 	lsl	r11,r7,r11
80002f3c:	16 3a       	cp.w	r10,r11
80002f3e:	e0 8b 00 04 	brhi	80002f46 <udd_ep_trans_done+0x8e>
					|| (next_trans <= udd_get_endpoint_size(ep))) {

				// Enable short packet reception
				udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_EOT_IRQ_EN_MASK
80002f42:	e8 1e 00 14 	orl	lr,0x14
						| AVR32_USBB_UDDMA1_CONTROL_BUFF_CLOSE_IN_EN_MASK;
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (U32) &ptr_job->buf[ptr_job->nb_trans]);
80002f46:	f2 0b 15 04 	lsl	r11,r9,0x4
80002f4a:	e0 3b fd 00 	sub	r11,130304
80002f4e:	70 16       	ld.w	r6,r8[0x4]
80002f50:	70 37       	ld.w	r7,r8[0xc]
80002f52:	ec 07 00 07 	add	r7,r6,r7
80002f56:	97 17       	st.w	r11[0x4],r7

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002f58:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80002f5c:	d3 03       	ssrf	0x10
				AVR32_USBB_UDDMA1_CONTROL_CH_EN_MASK;

		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if ( !(udd_endpoint_dma_get_status(ep)
80002f5e:	76 37       	ld.w	r7,r11[0xc]
80002f60:	e2 17 00 10 	andl	r7,0x10,COH
80002f64:	c1 71       	brne	80002f92 <udd_ep_trans_done+0xda>
			}
		}

		// Start USB DMA to fill or read fifo of the selected endpoint
		udd_endpoint_dma_set_addr(ep, (U32) &ptr_job->buf[ptr_job->nb_trans]);
		udd_dma_ctrl |= AVR32_USBB_UDDMA1_CONTROL_EOBUFF_IRQ_EN_MASK |
80002f66:	e8 1e 00 21 	orl	lr,0x21
		// Disable IRQs to have a short sequence
		// between read of EOT_STA and DMA enable
		flags = cpu_irq_save();
		if ( !(udd_endpoint_dma_get_status(ep)
				& AVR32_USBB_UDDMA1_STATUS_EOT_STA_MASK)) {
			udd_endpoint_dma_set_control(ep, udd_dma_ctrl);
80002f6a:	97 2e       	st.w	r11[0x8],lr
			ptr_job->nb_trans += next_trans;
80002f6c:	70 39       	ld.w	r9,r8[0xc]
80002f6e:	f2 0a 00 0a 	add	r10,r9,r10
80002f72:	91 3a       	st.w	r8[0xc],r10
			udd_enable_endpoint_dma_interrupt(ep);
80002f74:	20 1c       	sub	r12,1
80002f76:	30 08       	mov	r8,0
80002f78:	ea 18 02 00 	orh	r8,0x200
80002f7c:	f0 0c 09 4c 	lsl	r12,r8,r12
80002f80:	fe 68 00 00 	mov	r8,-131072
80002f84:	91 6c       	st.w	r8[0x18],r12
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002f86:	e6 16 00 01 	andh	r6,0x1,COH
80002f8a:	c0 21       	brne	80002f8e <udd_ep_trans_done+0xd6>
      cpu_irq_enable();
80002f8c:	d5 03       	csrf	0x10
			cpu_irq_restore(flags);
			return;
80002f8e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002f92:	e6 16 00 01 	andh	r6,0x1,COH
80002f96:	c0 21       	brne	80002f9a <udd_ep_trans_done+0xe2>
      cpu_irq_enable();
80002f98:	d5 03       	csrf	0x10
		cpu_irq_restore(flags);

		// Here a ZLP has been received
		// and the DMA transfer must be not started.
		// It is the end of transfer
		ptr_job->buf_size = ptr_job->nb_trans;
80002f9a:	70 3a       	ld.w	r10,r8[0xc]
80002f9c:	91 2a       	st.w	r8[0x8],r10
	}
	if (Is_udd_endpoint_in(ep)) {
80002f9e:	a3 69       	lsl	r9,0x2
80002fa0:	fe 6b 01 00 	mov	r11,-130816
80002fa4:	f2 0b 00 0a 	add	r10,r9,r11
80002fa8:	74 0a       	ld.w	r10,r10[0x0]
80002faa:	e2 1a 01 00 	andl	r10,0x100,COH
80002fae:	c2 60       	breq	80002ffa <udd_ep_trans_done+0x142>
		if (ptr_job->b_shortpacket) {
80002fb0:	70 0a       	ld.w	r10,r8[0x0]
80002fb2:	e6 1a 40 00 	andh	r10,0x4000,COH
80002fb6:	c2 20       	breq	80002ffa <udd_ep_trans_done+0x142>
			// Need to send a ZLP (No possible with USB DMA)
			// enable interrupt to wait a free bank to sent ZLP
			udd_ack_in_send(ep);
80002fb8:	fe 6a 01 60 	mov	r10,-130720
80002fbc:	f2 0a 00 08 	add	r8,r9,r10
80002fc0:	30 1a       	mov	r10,1
80002fc2:	91 0a       	st.w	r8[0x0],r10
			if (Is_udd_write_enabled(ep)) {
80002fc4:	fe 6b 01 30 	mov	r11,-130768
80002fc8:	f2 0b 00 08 	add	r8,r9,r11
80002fcc:	70 08       	ld.w	r8,r8[0x0]
80002fce:	e6 18 00 01 	andh	r8,0x1,COH
80002fd2:	c0 70       	breq	80002fe0 <udd_ep_trans_done+0x128>
				// Force interrupt in case of ep already free
				udd_raise_in_send(ep);
80002fd4:	fe 6a 01 90 	mov	r10,-130672
80002fd8:	f2 0a 00 08 	add	r8,r9,r10
80002fdc:	30 1a       	mov	r10,1
80002fde:	91 0a       	st.w	r8[0x0],r10
			}
			udd_enable_in_send_interrupt(ep);
80002fe0:	e0 39 fe 10 	sub	r9,130576
80002fe4:	30 18       	mov	r8,1
80002fe6:	93 08       	st.w	r9[0x0],r8
			udd_enable_endpoint_interrupt(ep);
80002fe8:	e0 68 10 00 	mov	r8,4096
80002fec:	f0 0c 09 4c 	lsl	r12,r8,r12
80002ff0:	fe 68 00 00 	mov	r8,-131072
80002ff4:	91 6c       	st.w	r8[0x18],r12
			return;
80002ff6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
		}
	}
	// Call callback to signal end of transfer
	udd_ep_finish_job(ptr_job, false, ep);
80002ffa:	18 9a       	mov	r10,r12
80002ffc:	30 0b       	mov	r11,0
80002ffe:	10 9c       	mov	r12,r8
80003000:	f0 1f 00 03 	mcall	8000300c <udd_ep_trans_done+0x154>
80003004:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003008:	00 00       	add	r0,r0
8000300a:	06 bc       	st.h	r3++,r12
8000300c:	80 00       	ld.sh	r0,r0[0x0]
8000300e:	2d 98       	sub	r8,-39

80003010 <udd_ep_run>:


bool udd_ep_run(udd_ep_id_t ep, bool b_shortpacket,
		uint8_t * buf, iram_size_t buf_size,
		udd_callback_trans_t callback)
{
80003010:	eb cd 40 e0 	pushm	r5-r7,lr
	udd_ep_job_t *ptr_job;
	irqflags_t flags;

	ep &= USB_EP_ADDR_MASK;
80003014:	f9 dc c0 04 	bfextu	r12,r12,0x0,0x4
	if (USB_DEVICE_MAX_EP < ep) {
80003018:	30 3e       	mov	lr,3
8000301a:	fc 0c 18 00 	cp.b	r12,lr
8000301e:	e0 8b 00 40 	brhi	8000309e <udd_ep_run+0x8e>
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
80003022:	fe 6e 00 00 	mov	lr,-131072
80003026:	7c 77       	ld.w	r7,lr[0x1c]
80003028:	18 96       	mov	r6,r12
8000302a:	30 1e       	mov	lr,1
8000302c:	fc 0c 09 4e 	lsl	lr,lr,r12
80003030:	0e 6e       	and	lr,r7
80003032:	c3 60       	breq	8000309e <udd_ep_run+0x8e>
			|| Is_udd_endpoint_stall_requested(ep)
80003034:	f8 0e 15 02 	lsl	lr,r12,0x2
80003038:	e0 3e fe 40 	sub	lr,130624
8000303c:	7c 0e       	ld.w	lr,lr[0x0]
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];

	if ((!Is_udd_endpoint_enabled(ep))
8000303e:	e6 1e 00 08 	andh	lr,0x8,COH
80003042:	c2 e1       	brne	8000309e <udd_ep_run+0x8e>
	if (USB_DEVICE_MAX_EP < ep) {
		return false;
	}

	// Get job about endpoint
	ptr_job = &udd_ep_job[ep - 1];
80003044:	20 1c       	sub	r12,1
80003046:	f8 0c 00 2c 	add	r12,r12,r12<<0x2
8000304a:	49 77       	lddpc	r7,800030a4 <udd_ep_run+0x94>
8000304c:	ee 0c 00 2e 	add	lr,r7,r12<<0x2

	if ((!Is_udd_endpoint_enabled(ep))
			|| Is_udd_endpoint_stall_requested(ep)
			|| ptr_job->stall_requested) {
80003050:	7c 0c       	ld.w	r12,lr[0x0]
80003052:	e6 1c 20 00 	andh	r12,0x2000,COH
80003056:	c2 41       	brne	8000309e <udd_ep_run+0x8e>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003058:	e1 bc 00 00 	mfsr	r12,0x0
	cpu_irq_disable();
8000305c:	d3 03       	ssrf	0x10
		return false; // Endpoint is halted
	}

	flags = cpu_irq_save();
	if (ptr_job->busy == true) {
8000305e:	7c 07       	ld.w	r7,lr[0x0]
80003060:	58 07       	cp.w	r7,0
80003062:	c0 74       	brge	80003070 <udd_ep_run+0x60>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003064:	e6 1c 00 01 	andh	r12,0x1,COH
80003068:	c0 21       	brne	8000306c <udd_ep_run+0x5c>
      cpu_irq_enable();
8000306a:	d5 03       	csrf	0x10
   }

	barrier();
8000306c:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
		cpu_irq_restore(flags);
		return false; // Job already on going
	}
	ptr_job->busy = true;
80003070:	7c 07       	ld.w	r7,lr[0x0]
80003072:	30 15       	mov	r5,1
80003074:	ef d5 d3 e1 	bfins	r7,r5,0x1f,0x1
80003078:	9d 07       	st.w	lr[0x0],r7
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000307a:	e6 1c 00 01 	andh	r12,0x1,COH
8000307e:	c0 21       	brne	80003082 <udd_ep_run+0x72>
      cpu_irq_enable();
80003080:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// No job running. Let's setup a new one.
	//
	ptr_job->buf = buf;
80003082:	9d 1a       	st.w	lr[0x4],r10
	ptr_job->buf_size = buf_size;
80003084:	9d 29       	st.w	lr[0x8],r9
	ptr_job->nb_trans = 0;
80003086:	30 09       	mov	r9,0
80003088:	9d 39       	st.w	lr[0xc],r9
	ptr_job->call_trans = callback;
8000308a:	9d 48       	st.w	lr[0x10],r8
	ptr_job->b_shortpacket = b_shortpacket;
8000308c:	7c 08       	ld.w	r8,lr[0x0]
8000308e:	f1 db d3 c1 	bfins	r8,r11,0x1e,0x1
80003092:	9d 08       	st.w	lr[0x0],r8


	// Request first transfer
	udd_ep_trans_done(ep);
80003094:	0c 9c       	mov	r12,r6
80003096:	f0 1f 00 05 	mcall	800030a8 <udd_ep_run+0x98>
8000309a:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
	return true;
8000309e:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800030a2:	00 00       	add	r0,r0
800030a4:	00 00       	add	r0,r0
800030a6:	06 bc       	st.h	r3++,r12
800030a8:	80 00       	ld.sh	r0,r0[0x0]
800030aa:	2e b8       	sub	r8,-21

800030ac <udd_attach>:
	cpu_irq_restore(flags);
}


void udd_attach(void)
{
800030ac:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800030b0:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
800030b4:	d3 03       	ssrf	0x10
	irqflags_t flags;
	flags = cpu_irq_save();

	// At startup the USB bus state is unknown,
	// therefore the state is considered IDLE to not miss any USB event
	udd_sleep_mode(true);
800030b6:	30 1c       	mov	r12,1
800030b8:	f0 1f 00 19 	mcall	8000311c <udd_attach+0x70>
	otg_unfreeze_clock();
800030bc:	fe 68 08 00 	mov	r8,-129024
800030c0:	70 09       	ld.w	r9,r8[0x0]
800030c2:	af c9       	cbr	r9,0xe
800030c4:	91 09       	st.w	r8[0x0],r9
	while( !Is_otg_clock_usable() );
800030c6:	fe 68 08 04 	mov	r8,-129020
800030ca:	70 09       	ld.w	r9,r8[0x0]
800030cc:	e2 19 40 00 	andl	r9,0x4000,COH
800030d0:	cf d0       	breq	800030ca <udd_attach+0x1e>

	// Authorize attach if Vbus is present
	udd_attach_device();
800030d2:	fe 68 00 00 	mov	r8,-131072
800030d6:	70 09       	ld.w	r9,r8[0x0]
800030d8:	a9 c9       	cbr	r9,0x8
800030da:	91 09       	st.w	r8[0x0],r9

	// Enable USB line events
	udd_enable_reset_interrupt();
800030dc:	fe 68 00 18 	mov	r8,-131048
800030e0:	30 8c       	mov	r12,8
800030e2:	91 0c       	st.w	r8[0x0],r12
	udd_enable_suspend_interrupt();
800030e4:	30 1a       	mov	r10,1
800030e6:	91 0a       	st.w	r8[0x0],r10
	udd_enable_wake_up_interrupt();
800030e8:	31 09       	mov	r9,16
800030ea:	91 09       	st.w	r8[0x0],r9
	udd_enable_sof_interrupt();
800030ec:	30 4b       	mov	r11,4
800030ee:	91 0b       	st.w	r8[0x0],r11
#ifdef USB_DEVICE_HS_SUPPORT
	udd_enable_msof_interrupt();
#endif
	// Reset following interrupts flag
	udd_ack_reset();
800030f0:	fe 68 00 08 	mov	r8,-131064
800030f4:	91 0c       	st.w	r8[0x0],r12
	udd_ack_sof();
800030f6:	91 0b       	st.w	r8[0x0],r11
	udd_ack_msof();
800030f8:	30 2b       	mov	r11,2
800030fa:	91 0b       	st.w	r8[0x0],r11
#if UC3A3
	// With UTMI, the first suspend is detected but must be cleared to reoccur interrupt
	udd_ack_suspend();
#else
	// The first suspend interrupt is not detected else raise it
	udd_raise_suspend();
800030fc:	fe 6b 00 0c 	mov	r11,-131060
80003100:	97 0a       	st.w	r11[0x0],r10
#endif
	udd_ack_wake_up();
80003102:	91 09       	st.w	r8[0x0],r9
	otg_freeze_clock();
80003104:	fe 68 08 00 	mov	r8,-129024
80003108:	70 09       	ld.w	r9,r8[0x0]
8000310a:	af a9       	sbr	r9,0xe
8000310c:	91 09       	st.w	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000310e:	e6 17 00 01 	andh	r7,0x1,COH
80003112:	c0 21       	brne	80003116 <udd_attach+0x6a>
      cpu_irq_enable();
80003114:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80003116:	e3 cd 80 80 	ldm	sp++,r7,pc
8000311a:	00 00       	add	r0,r0
8000311c:	80 00       	ld.sh	r0,r0[0x0]
8000311e:	2b 60       	sub	r0,-74

80003120 <udd_ctrl_send_zlp_in>:

static void udd_ctrl_send_zlp_in(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP;
80003120:	30 39       	mov	r9,3
80003122:	48 b8       	lddpc	r8,8000314c <udd_ctrl_send_zlp_in+0x2c>
80003124:	91 09       	st.w	r8[0x0],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003126:	e1 bb 00 00 	mfsr	r11,0x0
	cpu_irq_disable();
8000312a:	d3 03       	ssrf	0x10

	// Validate and send empty IN packet on control endpoint
	flags = cpu_irq_save();
	// Send ZLP on IN endpoint
	udd_ack_in_send(0);
8000312c:	fe 6a 01 60 	mov	r10,-130720
80003130:	30 19       	mov	r9,1
80003132:	95 09       	st.w	r10[0x0],r9
	udd_enable_in_send_interrupt(0);
80003134:	fe 68 01 f0 	mov	r8,-130576
80003138:	91 09       	st.w	r8[0x0],r9
	// To detect a protocol error, enable nak interrupt on data OUT phase
	udd_ack_nak_out(0);
8000313a:	30 89       	mov	r9,8
8000313c:	95 09       	st.w	r10[0x0],r9
	udd_enable_nak_out_interrupt(0);
8000313e:	91 09       	st.w	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003140:	16 98       	mov	r8,r11
80003142:	e6 18 00 01 	andh	r8,0x1,COH
80003146:	c0 21       	brne	8000314a <udd_ctrl_send_zlp_in+0x2a>
      cpu_irq_enable();
80003148:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
8000314a:	5e fc       	retal	r12
8000314c:	00 00       	add	r0,r0
8000314e:	07 00       	ld.w	r0,r3++

80003150 <udd_ctrl_init>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003150:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003154:	d3 03       	ssrf	0x10
	// In case of abort of IN Data Phase:
	// No need to abort IN transfer (rise TXINI),
	// because it is automatically done by hardware when a Setup packet is received.
	// But the interrupt must be disabled to don't generate interrupt TXINI
	// after SETUP reception.
	udd_disable_in_send_interrupt(0);
80003156:	30 1a       	mov	r10,1
80003158:	fe 69 02 20 	mov	r9,-130528
8000315c:	93 0a       	st.w	r9[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000315e:	e6 18 00 01 	andh	r8,0x1,COH
80003162:	c0 21       	brne	80003166 <udd_ctrl_init+0x16>
      cpu_irq_enable();
80003164:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	// In case of OUT ZLP event is no processed before Setup event occurs
	udd_ack_out_received(0);
80003166:	30 29       	mov	r9,2
80003168:	fe 68 01 60 	mov	r8,-130720
8000316c:	91 09       	st.w	r8[0x0],r9

	udd_g_ctrlreq.callback = NULL;
8000316e:	48 59       	lddpc	r9,80003180 <udd_ctrl_init+0x30>
80003170:	30 08       	mov	r8,0
80003172:	93 48       	st.w	r9[0x10],r8
	udd_g_ctrlreq.over_under_run = NULL;
80003174:	93 58       	st.w	r9[0x14],r8
	udd_g_ctrlreq.payload_size = 0;
80003176:	b2 68       	st.h	r9[0xc],r8
	udd_ep_control_state = UDD_EPCTRL_SETUP;
80003178:	48 39       	lddpc	r9,80003184 <udd_ctrl_init+0x34>
8000317a:	93 08       	st.w	r9[0x0],r8
}
8000317c:	5e fc       	retal	r12
8000317e:	00 00       	add	r0,r0
80003180:	00 00       	add	r0,r0
80003182:	0f 60       	ld.uh	r0,--r7
80003184:	00 00       	add	r0,r0
80003186:	07 00       	ld.w	r0,r3++

80003188 <udd_ctrl_in_sent>:
	}
}


static void udd_ctrl_in_sent(void)
{
80003188:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000318c:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003190:	d3 03       	ssrf	0x10
	uint8_t i;
	uint8_t *ptr_dest, *ptr_src;
	irqflags_t flags;

	flags = cpu_irq_save();
	udd_disable_in_send_interrupt(0);
80003192:	30 1a       	mov	r10,1
80003194:	fe 69 02 20 	mov	r9,-130528
80003198:	93 0a       	st.w	r9[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000319a:	e6 18 00 01 	andh	r8,0x1,COH
8000319e:	c0 21       	brne	800031a2 <udd_ctrl_in_sent+0x1a>
      cpu_irq_enable();
800031a0:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
800031a2:	4c 38       	lddpc	r8,800032ac <udd_ctrl_in_sent+0x124>
800031a4:	70 08       	ld.w	r8,r8[0x0]
800031a6:	58 38       	cp.w	r8,3
800031a8:	c0 71       	brne	800031b6 <udd_ctrl_in_sent+0x2e>
		// ZLP on IN is sent, then valid end of setup request
		udd_ctrl_endofrequest();
800031aa:	f0 1f 00 42 	mcall	800032b0 <udd_ctrl_in_sent+0x128>
		// Reinitializes control endpoint management
		udd_ctrl_init();
800031ae:	f0 1f 00 42 	mcall	800032b4 <udd_ctrl_in_sent+0x12c>
		return;
800031b2:	e3 cd 80 80 	ldm	sp++,r7,pc
	}
	Assert(udd_ep_control_state == UDD_EPCTRL_DATA_IN);

	nb_remain = udd_g_ctrlreq.payload_size - udd_ctrl_payload_nb_trans;
800031b6:	4c 18       	lddpc	r8,800032b8 <udd_ctrl_in_sent+0x130>
800031b8:	90 08       	ld.sh	r8,r8[0x0]
800031ba:	4c 19       	lddpc	r9,800032bc <udd_ctrl_in_sent+0x134>
800031bc:	92 67       	ld.sh	r7,r9[0xc]
800031be:	10 17       	sub	r7,r8
800031c0:	5c 87       	casts.h	r7
	if (0 == nb_remain) {
800031c2:	c3 01       	brne	80003222 <udd_ctrl_in_sent+0x9a>
		// All content of current buffer payload are sent
		// Update number of total data sending by previous payload buffer
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
800031c4:	4b f9       	lddpc	r9,800032c0 <udd_ctrl_in_sent+0x138>
800031c6:	92 0a       	ld.sh	r10,r9[0x0]
800031c8:	f4 08 00 08 	add	r8,r10,r8
800031cc:	b2 08       	st.h	r9[0x0],r8
		if ((udd_g_ctrlreq.req.wLength == udd_ctrl_prev_payload_nb_trans)
800031ce:	4b c9       	lddpc	r9,800032bc <udd_ctrl_in_sent+0x134>
800031d0:	92 39       	ld.sh	r9,r9[0x6]
800031d2:	f0 09 19 00 	cp.h	r9,r8
800031d6:	c0 70       	breq	800031e4 <udd_ctrl_in_sent+0x5c>
800031d8:	4b b8       	lddpc	r8,800032c4 <udd_ctrl_in_sent+0x13c>
800031da:	11 89       	ld.ub	r9,r8[0x0]
800031dc:	30 08       	mov	r8,0
800031de:	f0 09 18 00 	cp.b	r9,r8
800031e2:	c1 50       	breq	8000320c <udd_ctrl_in_sent+0x84>

static void udd_ctrl_send_zlp_out(void)
{
	irqflags_t flags;

	udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
800031e4:	30 49       	mov	r9,4
800031e6:	4b 28       	lddpc	r8,800032ac <udd_ctrl_in_sent+0x124>
800031e8:	91 09       	st.w	r8[0x0],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800031ea:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800031ee:	d3 03       	ssrf	0x10
	// No action is necessary to accept OUT ZLP
	// because the buffer of control endpoint is already free

	// To detect a protocol error, enable nak interrupt on data IN phase
	flags = cpu_irq_save();
	udd_ack_nak_in(0);
800031f0:	31 08       	mov	r8,16
800031f2:	fe 6a 01 60 	mov	r10,-130720
800031f6:	95 08       	st.w	r10[0x0],r8
	udd_enable_nak_in_interrupt(0);
800031f8:	fe 6a 01 f0 	mov	r10,-130576
800031fc:	95 08       	st.w	r10[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800031fe:	12 98       	mov	r8,r9
80003200:	e6 18 00 01 	andh	r8,0x1,COH
80003204:	c0 21       	brne	80003208 <udd_ctrl_in_sent+0x80>
      cpu_irq_enable();
80003206:	d5 03       	csrf	0x10
					|| b_shortpacket) {
			// All data requested are transfered or a short packet has been sent
			// then it is the end of data phase.
			// Generate an OUT ZLP for handshake phase.
			udd_ctrl_send_zlp_out();
			return;
80003208:	e3 cd 80 80 	ldm	sp++,r7,pc
		}
		// Need of new buffer because the data phase is not complete
		if ((!udd_g_ctrlreq.over_under_run)
8000320c:	4a c8       	lddpc	r8,800032bc <udd_ctrl_in_sent+0x134>
8000320e:	70 5c       	ld.w	r12,r8[0x14]
80003210:	58 0c       	cp.w	r12,0
80003212:	c1 20       	breq	80003236 <udd_ctrl_in_sent+0xae>
80003214:	5d 1c       	icall	r12
80003216:	c1 00       	breq	80003236 <udd_ctrl_in_sent+0xae>
				|| (!udd_g_ctrlreq.over_under_run())) {
			// Underrun then send zlp on IN
			// Here nb_remain=0 and allows to send a IN ZLP
		} else {
			// A new payload buffer is given
			udd_ctrl_payload_nb_trans = 0;
80003218:	30 09       	mov	r9,0
8000321a:	4a 88       	lddpc	r8,800032b8 <udd_ctrl_in_sent+0x130>
8000321c:	b0 09       	st.h	r8[0x0],r9
			nb_remain = udd_g_ctrlreq.payload_size;
8000321e:	4a 88       	lddpc	r8,800032bc <udd_ctrl_in_sent+0x134>
80003220:	90 67       	ld.sh	r7,r8[0xc]
		}
	}
	// Continue transfer and send next data
	if (nb_remain >= USB_DEVICE_EP_CTRL_SIZE) {
80003222:	33 f8       	mov	r8,63
80003224:	f0 07 19 00 	cp.h	r7,r8
80003228:	e0 88 00 07 	brls	80003236 <udd_ctrl_in_sent+0xae>
		nb_remain = USB_DEVICE_EP_CTRL_SIZE;
		b_shortpacket = false;
8000322c:	30 09       	mov	r9,0
8000322e:	4a 68       	lddpc	r8,800032c4 <udd_ctrl_in_sent+0x13c>
80003230:	b0 89       	st.b	r8[0x0],r9
80003232:	34 07       	mov	r7,64
80003234:	c0 48       	rjmp	8000323c <udd_ctrl_in_sent+0xb4>
	} else {
		b_shortpacket = true;
80003236:	30 19       	mov	r9,1
80003238:	4a 38       	lddpc	r8,800032c4 <udd_ctrl_in_sent+0x13c>
8000323a:	b0 89       	st.b	r8[0x0],r9
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
8000323c:	4a 08       	lddpc	r8,800032bc <udd_ctrl_in_sent+0x134>
8000323e:	70 2a       	ld.w	r10,r8[0x8]
80003240:	49 e8       	lddpc	r8,800032b8 <udd_ctrl_in_sent+0x130>
80003242:	90 09       	ld.sh	r9,r8[0x0]

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003244:	e1 bb 00 00 	mfsr	r11,0x0
	cpu_irq_disable();
80003248:	d3 03       	ssrf	0x10
	// a next setup reception in same endpoint 0 DPRAM.
	// Thereby, an OUT ZLP reception must check before IN data write
	// and if no OUT ZLP is received the data must be written quickly (800us)
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
8000324a:	fe 68 01 30 	mov	r8,-130768
8000324e:	70 08       	ld.w	r8,r8[0x0]
80003250:	e2 18 00 02 	andl	r8,0x2,COH
80003254:	c0 41       	brne	8000325c <udd_ctrl_in_sent+0xd4>
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
80003256:	58 07       	cp.w	r7,0
80003258:	c0 b1       	brne	8000326e <udd_ctrl_in_sent+0xe6>
8000325a:	c1 78       	rjmp	80003288 <udd_ctrl_in_sent+0x100>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000325c:	e6 1b 00 01 	andh	r11,0x1,COH
80003260:	c0 21       	brne	80003264 <udd_ctrl_in_sent+0xdc>
      cpu_irq_enable();
80003262:	d5 03       	csrf	0x10
	// before an eventually ZLP OUT and SETUP reception
	flags = cpu_irq_save();
	if (Is_udd_out_received(0)) {
		// IN DATA phase aborted by OUT ZLP
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
80003264:	30 49       	mov	r9,4
80003266:	49 28       	lddpc	r8,800032ac <udd_ctrl_in_sent+0x124>
80003268:	91 09       	st.w	r8[0x0],r9
		return; // Exit of IN DATA phase
8000326a:	e3 cd 80 80 	ldm	sp++,r7,pc
	} else {
		b_shortpacket = true;
	}
	// Fill buffer of endpoint control
	ptr_dest = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	ptr_src = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
8000326e:	5c 79       	castu.h	r9
80003270:	f4 09 00 09 	add	r9,r10,r9
80003274:	30 08       	mov	r8,0
80003276:	ea 18 d0 00 	orh	r8,0xd000
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
		*ptr_dest++ = *ptr_src++;
8000327a:	13 3a       	ld.ub	r10,r9++
8000327c:	10 ca       	st.b	r8++,r10
		cpu_irq_restore(flags);
		udd_ep_control_state = UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP;
		return; // Exit of IN DATA phase
	}
	// Write quickly the IN data
	for (i = 0; i < nb_remain; i++) {
8000327e:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
80003282:	ee 0a 19 00 	cp.h	r10,r7
80003286:	cf a3       	brcs	8000327a <udd_ctrl_in_sent+0xf2>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_remain;
80003288:	48 c8       	lddpc	r8,800032b8 <udd_ctrl_in_sent+0x130>
8000328a:	90 09       	ld.sh	r9,r8[0x0]
8000328c:	f2 07 00 07 	add	r7,r9,r7
80003290:	b0 07       	st.h	r8[0x0],r7

	// Validate and send the data available in the control endpoint buffer
	udd_ack_in_send(0);
80003292:	30 18       	mov	r8,1
80003294:	fe 69 01 60 	mov	r9,-130720
80003298:	93 08       	st.w	r9[0x0],r8
	udd_enable_in_send_interrupt(0);
8000329a:	fe 69 01 f0 	mov	r9,-130576
8000329e:	93 08       	st.w	r9[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800032a0:	e6 1b 00 01 	andh	r11,0x1,COH
800032a4:	c0 21       	brne	800032a8 <udd_ctrl_in_sent+0x120>
      cpu_irq_enable();
800032a6:	d5 03       	csrf	0x10
   }

	barrier();
800032a8:	e3 cd 80 80 	ldm	sp++,r7,pc
800032ac:	00 00       	add	r0,r0
800032ae:	07 00       	ld.w	r0,r3++
800032b0:	80 00       	ld.sh	r0,r0[0x0]
800032b2:	2d 84       	sub	r4,-40
800032b4:	80 00       	ld.sh	r0,r0[0x0]
800032b6:	31 50       	mov	r0,21
800032b8:	00 00       	add	r0,r0
800032ba:	06 fa       	st.b	--r3,r10
800032bc:	00 00       	add	r0,r0
800032be:	0f 60       	ld.uh	r0,--r7
800032c0:	00 00       	add	r0,r0
800032c2:	06 b8       	st.h	r3++,r8
800032c4:	00 00       	add	r0,r0
800032c6:	06 fc       	st.b	--r3,r12

800032c8 <udd_ep_alloc>:


#if (0!=USB_DEVICE_MAX_EP)
bool udd_ep_alloc(udd_ep_id_t ep, uint8_t bmAttributes,
		uint16_t MaxEndpointSize)
{
800032c8:	d4 31       	pushm	r0-r7,lr
	bool b_dir_in;
	uint16_t ep_allocated;
	uint8_t bank, i;

	b_dir_in = ep & USB_EP_DIR_IN;
	ep = ep & USB_EP_ADDR_MASK;
800032ca:	ef dc c0 04 	bfextu	r7,r12,0x0,0x4

	if (ep > USB_DEVICE_MAX_EP) {
800032ce:	30 38       	mov	r8,3
800032d0:	f0 07 18 00 	cp.b	r7,r8
800032d4:	e0 8b 00 ae 	brhi	80003430 <udd_ep_alloc+0x168>
		return false;
	}
	if (Is_udd_endpoint_enabled(ep)) {
800032d8:	fe 68 00 00 	mov	r8,-131072
800032dc:	70 78       	ld.w	r8,r8[0x1c]
800032de:	30 15       	mov	r5,1
800032e0:	ea 07 09 45 	lsl	r5,r5,r7
800032e4:	eb e8 00 08 	and	r8,r5,r8
800032e8:	e0 81 00 a4 	brne	80003430 <udd_ep_alloc+0x168>
		return false;
	}

	// Bank choice
	switch(bmAttributes&USB_EP_TYPE_MASK) {
800032ec:	f1 db c0 02 	bfextu	r8,r11,0x0,0x2
800032f0:	58 18       	cp.w	r8,1
800032f2:	e0 85 00 9f 	brlt	80003430 <udd_ep_alloc+0x168>
800032f6:	58 28       	cp.w	r8,2
800032f8:	e0 8a 00 07 	brle	80003306 <udd_ep_alloc+0x3e>
800032fc:	58 38       	cp.w	r8,3
800032fe:	e0 81 00 99 	brne	80003430 <udd_ep_alloc+0x168>
80003302:	30 09       	mov	r9,0
80003304:	c0 28       	rjmp	80003308 <udd_ep_alloc+0x40>
80003306:	30 19       	mov	r9,1
	Assert(MaxEndpointSize < 1024);
	Assert((MaxEndpointSize == 1023) || !(MaxEndpointSize & (MaxEndpointSize - 1)));
	Assert(MaxEndpointSize >= 8);

	// Set configuration of new endpoint
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
80003308:	ee 08 15 02 	lsl	r8,r7,0x2
8000330c:	e0 38 ff 00 	sub	r8,130816
80003310:	70 0e       	ld.w	lr,r8[0x0]
80003312:	5c 7a       	castu.h	r10
80003314:	30 86       	mov	r6,8
80003316:	f4 06 0c 4a 	max	r10,r10,r6
8000331a:	e0 66 04 00 	mov	r6,1024
8000331e:	f4 06 0d 4a 	min	r10,r10,r6
80003322:	a1 7a       	lsl	r10,0x1
80003324:	20 1a       	sub	r10,1
80003326:	f4 0a 12 00 	clz	r10,r10
8000332a:	f9 dc c0 e1 	bfextu	r12,r12,0x7,0x1
8000332e:	ab 7b       	lsl	r11,0xb
80003330:	e2 1b 18 00 	andl	r11,0x1800,COH
80003334:	f7 ec 10 8b 	or	r11,r11,r12<<0x8
80003338:	f4 0c 11 1c 	rsub	r12,r10,28
8000333c:	f7 ec 10 4c 	or	r12,r11,r12<<0x4
80003340:	f9 e9 10 29 	or	r9,r12,r9<<0x2
80003344:	e2 19 19 7c 	andl	r9,0x197c,COH
80003348:	1c 9a       	mov	r10,lr
8000334a:	e0 1a e6 83 	andl	r10,0xe683
8000334e:	14 49       	or	r9,r10
80003350:	91 09       	st.w	r8[0x0],r9
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;
80003352:	5c 85       	casts.h	r5

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
80003354:	30 28       	mov	r8,2
80003356:	f0 07 18 00 	cp.b	r7,r8
8000335a:	e0 8b 00 1d 	brhi	80003394 <udd_ep_alloc+0xcc>
8000335e:	fe 69 01 0c 	mov	r9,-130804
80003362:	30 38       	mov	r8,3
		if (Is_udd_endpoint_enabled(i)) {
80003364:	fe 6b 00 00 	mov	r11,-131072
80003368:	30 1e       	mov	lr,1
8000336a:	76 7c       	ld.w	r12,r11[0x1c]
8000336c:	fc 08 09 4a 	lsl	r10,lr,r8
80003370:	f5 ec 00 0c 	and	r12,r10,r12
80003374:	c0 b0       	breq	8000338a <udd_ep_alloc+0xc2>
			ep_allocated |= 1 << i;
80003376:	f5 e5 10 05 	or	r5,r10,r5
8000337a:	5c 85       	casts.h	r5
			udd_disable_endpoint(i);
8000337c:	76 7c       	ld.w	r12,r11[0x1c]
8000337e:	5c da       	com	r10
80003380:	18 6a       	and	r10,r12
80003382:	97 7a       	st.w	r11[0x1c],r10
			udd_unallocate_memory(i);
80003384:	72 0a       	ld.w	r10,r9[0x0]
80003386:	a1 da       	cbr	r10,0x1
80003388:	93 0a       	st.w	r9[0x0],r10
8000338a:	20 18       	sub	r8,1
8000338c:	20 49       	sub	r9,4
	udd_configure_endpoint(ep, bmAttributes, (b_dir_in ? 1 : 0),
			MaxEndpointSize, bank);
	ep_allocated = 1 << ep;

	// Unalloc endpoints superior
	for (i = USB_DEVICE_MAX_EP; i > ep; i--) {
8000338e:	f0 07 18 00 	cp.b	r7,r8
80003392:	ce c3       	brcs	8000336a <udd_ep_alloc+0xa2>
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
		if (ep_allocated & (1 << i)) {
80003394:	5c 75       	castu.h	r5
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
80003396:	4a 83       	lddpc	r3,80003434 <udd_ep_alloc+0x16c>
			bool b_restart = ptr_job->busy;
			ptr_job->busy = false;
80003398:	30 02       	mov	r2,0

			udd_allocate_memory(i);
			udd_enable_endpoint(i);
8000339a:	fe 64 00 00 	mov	r4,-131072
8000339e:	30 11       	mov	r1,1
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
800033a0:	30 36       	mov	r6,3
		if (ep_allocated & (1 << i)) {
800033a2:	0e 9c       	mov	r12,r7
800033a4:	ea 07 08 48 	asr	r8,r5,r7
800033a8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800033ac:	c3 b0       	breq	80003422 <udd_ep_alloc+0x15a>
			udd_ep_job_t *ptr_job = &udd_ep_job[i - 1];
800033ae:	ee ce 00 01 	sub	lr,r7,1
800033b2:	fc 0e 00 2e 	add	lr,lr,lr<<0x2
800033b6:	e6 0e 00 2e 	add	lr,r3,lr<<0x2
			bool b_restart = ptr_job->busy;
800033ba:	7c 0a       	ld.w	r10,lr[0x0]
			ptr_job->busy = false;
800033bc:	14 98       	mov	r8,r10
800033be:	f1 d2 d3 e1 	bfins	r8,r2,0x1f,0x1
800033c2:	9d 08       	st.w	lr[0x0],r8

			udd_allocate_memory(i);
800033c4:	ee 08 15 02 	lsl	r8,r7,0x2
800033c8:	fe 6b 01 00 	mov	r11,-130816
800033cc:	f0 0b 00 09 	add	r9,r8,r11
800033d0:	72 0b       	ld.w	r11,r9[0x0]
800033d2:	a1 bb       	sbr	r11,0x1
800033d4:	93 0b       	st.w	r9[0x0],r11
			udd_enable_endpoint(i);
800033d6:	68 7b       	ld.w	r11,r4[0x1c]
800033d8:	e2 07 09 40 	lsl	r0,r1,r7
800033dc:	e1 eb 10 0b 	or	r11,r0,r11
800033e0:	89 7b       	st.w	r4[0x1c],r11
			if (!Is_udd_endpoint_configured(i)) {
800033e2:	e0 38 fe d0 	sub	r8,130768
800033e6:	70 08       	ld.w	r8,r8[0x0]
800033e8:	e6 18 00 04 	andh	r8,0x4,COH
800033ec:	c0 e1       	brne	80003408 <udd_ep_alloc+0x140>
				if (NULL == ptr_job->call_trans) {
800033ee:	7c 48       	ld.w	r8,lr[0x10]
800033f0:	58 08       	cp.w	r8,0
800033f2:	c1 f0       	breq	80003430 <udd_ep_alloc+0x168>
					return false;
				}
				if (Is_udd_endpoint_in(i)) {
800033f4:	72 09       	ld.w	r9,r9[0x0]
800033f6:	e2 19 01 00 	andl	r9,0x100,COH
800033fa:	c0 20       	breq	800033fe <udd_ep_alloc+0x136>
					i |= USB_EP_DIR_IN;
800033fc:	a7 b7       	sbr	r7,0x7
				}				
				ptr_job->call_trans(UDD_EP_TRANSFER_ABORT,
800033fe:	0e 9a       	mov	r10,r7
80003400:	7c 2b       	ld.w	r11,lr[0x8]
80003402:	30 1c       	mov	r12,1
80003404:	5d 18       	icall	r8
80003406:	d8 3a       	popm	r0-r7,pc,r12=0
						ptr_job->buf_size, i);
				return false;
			}
			udd_enable_endpoint_bank_autoswitch(i);
80003408:	72 08       	ld.w	r8,r9[0x0]
8000340a:	a9 b8       	sbr	r8,0x9
8000340c:	93 08       	st.w	r9[0x0],r8
			if (b_restart) {
8000340e:	58 0a       	cp.w	r10,0
80003410:	c0 94       	brge	80003422 <udd_ep_alloc+0x15a>
				// Re-run the job
				udd_ep_run(i, ptr_job->b_shortpacket,
80003412:	7c 0b       	ld.w	r11,lr[0x0]
80003414:	7c 48       	ld.w	r8,lr[0x10]
80003416:	7c 29       	ld.w	r9,lr[0x8]
80003418:	7c 1a       	ld.w	r10,lr[0x4]
8000341a:	f7 db c3 c1 	bfextu	r11,r11,0x1e,0x1
8000341e:	f0 1f 00 07 	mcall	80003438 <udd_ep_alloc+0x170>
			udd_unallocate_memory(i);
		}
	}

	// Realloc/Enable endpoints
	for (i = ep; i <= USB_DEVICE_MAX_EP; i++) {
80003422:	2f f7       	sub	r7,-1
80003424:	5c 57       	castu.b	r7
80003426:	ec 07 18 00 	cp.b	r7,r6
8000342a:	fe 98 ff bc 	brls	800033a2 <udd_ep_alloc+0xda>
8000342e:	da 3a       	popm	r0-r7,pc,r12=1
80003430:	d8 3a       	popm	r0-r7,pc,r12=0
80003432:	00 00       	add	r0,r0
80003434:	00 00       	add	r0,r0
80003436:	06 bc       	st.h	r3++,r12
80003438:	80 00       	ld.sh	r0,r0[0x0]
8000343a:	30 10       	mov	r0,1

8000343c <udd_enable>:
	return true;
}


void udd_enable(void)
{
8000343c:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003440:	e1 b7 00 00 	mfsr	r7,0x0
	cpu_irq_disable();
80003444:	d3 03       	ssrf	0x10
		cpu_irq_restore(flags);
		return;
	}
#else
	//* SINGLE DEVICE MODE INITIALIZATION
	sysclk_enable_usb();
80003446:	f0 1f 00 2f 	mcall	80003500 <udd_enable+0xc4>

	// Here, only the device mode is possible, then link USBB interrupt to UDD interrupt
	irq_register_handler(
8000344a:	30 0a       	mov	r10,0
8000344c:	e0 6b 02 20 	mov	r11,544
80003450:	4a dc       	lddpc	r12,80003504 <udd_enable+0xc8>
80003452:	f0 1f 00 2e 	mcall	80003508 <udd_enable+0xcc>
 *  AVR32_PM_AWEN_xxxxWEN_MASK in the part-specific header file under
 *  "toolchain folder"/avr32/inc(lude)/avr32/)
 */
__always_inline static void pm_asyn_wake_up_enable(unsigned long awen_mask)
{
  AVR32_PM.awen |= awen_mask;
80003456:	fe 78 0c 00 	mov	r8,-62464
8000345a:	f0 f9 01 44 	ld.w	r9,r8[324]
8000345e:	a1 a9       	sbr	r9,0x0
80003460:	f1 49 01 44 	st.w	r8[324],r9
		cpu_irq_restore(flags);
		return; // Device is not the current mode
	}
# else
	// ID pin not used then force device mode
	otg_disable_id_pin();
80003464:	fe 68 08 00 	mov	r8,-129024
80003468:	70 09       	ld.w	r9,r8[0x0]
8000346a:	b9 c9       	cbr	r9,0x18
8000346c:	91 09       	st.w	r8[0x0],r9
	otg_force_device_mode();
8000346e:	70 09       	ld.w	r9,r8[0x0]
80003470:	b9 b9       	sbr	r9,0x19
80003472:	91 09       	st.w	r8[0x0],r9
# endif

	// Enable USB hardware
	otg_enable_pad();
80003474:	70 09       	ld.w	r9,r8[0x0]
80003476:	ad a9       	sbr	r9,0xc
80003478:	91 09       	st.w	r8[0x0],r9
	otg_enable();
8000347a:	70 09       	ld.w	r9,r8[0x0]
8000347c:	af b9       	sbr	r9,0xf
8000347e:	91 09       	st.w	r8[0x0],r9
	otg_unfreeze_clock();
80003480:	70 09       	ld.w	r9,r8[0x0]
80003482:	af c9       	cbr	r9,0xe
80003484:	91 09       	st.w	r8[0x0],r9
	(void)Is_otg_clock_frozen();
80003486:	70 08       	ld.w	r8,r8[0x0]

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
80003488:	4a 18       	lddpc	r8,8000350c <udd_enable+0xd0>
8000348a:	70 0a       	ld.w	r10,r8[0x0]
8000348c:	30 09       	mov	r9,0
		udd_ep_job[i].stall_requested = false;
8000348e:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
80003492:	f5 d9 d3 a1 	bfins	r10,r9,0x1d,0x1
80003496:	91 0a       	st.w	r8[0x0],r10

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
80003498:	70 5a       	ld.w	r10,r8[0x14]
		udd_ep_job[i].stall_requested = false;
8000349a:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
8000349e:	f5 d9 d3 a1 	bfins	r10,r9,0x1d,0x1
800034a2:	91 5a       	st.w	r8[0x14],r10

static void udd_ep_job_table_reset(void)
{
	uint8_t i;
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_job[i].busy = false;
800034a4:	70 aa       	ld.w	r10,r8[0x28]
		udd_ep_job[i].stall_requested = false;
800034a6:	f5 da c0 1f 	bfextu	r10,r10,0x0,0x1f
800034aa:	f5 d9 d3 a1 	bfins	r10,r9,0x1d,0x1
800034ae:	91 aa       	st.w	r8[0x28],r10

	// Set the USB speed requested by configuration file
#ifdef USB_DEVICE_LOW_SPEED
	udd_low_speed_enable();
#else
	udd_low_speed_disable();
800034b0:	fe 68 00 00 	mov	r8,-131072
800034b4:	70 09       	ld.w	r9,r8[0x0]
800034b6:	ad c9       	cbr	r9,0xc
800034b8:	91 09       	st.w	r8[0x0],r9
#  ifdef USB_DEVICE_HS_SUPPORT
	udd_high_speed_enable();
#  else
	udd_high_speed_disable();
800034ba:	70 09       	ld.w	r9,r8[0x0]
800034bc:	e8 19 0c 00 	orl	r9,0xc00
800034c0:	91 09       	st.w	r8[0x0],r9
#  endif
#endif
	otg_ack_vbus_transition();
800034c2:	30 29       	mov	r9,2
800034c4:	fe 68 08 08 	mov	r8,-129016
800034c8:	91 09       	st.w	r8[0x0],r9
	// Force Vbus interrupt in case of Vbus always with a high level
	// This is possible with a short timing between a Host mode stop/start.
	if (Is_otg_vbus_high()) {
800034ca:	fe 68 08 04 	mov	r8,-129020
800034ce:	70 08       	ld.w	r8,r8[0x0]
800034d0:	e2 18 08 00 	andl	r8,0x800,COH
800034d4:	c0 40       	breq	800034dc <udd_enable+0xa0>
		otg_raise_vbus_transition();
800034d6:	fe 68 08 0c 	mov	r8,-129012
800034da:	91 09       	st.w	r8[0x0],r9
	}
	otg_enable_vbus_interrupt();
800034dc:	fe 68 08 00 	mov	r8,-129024
800034e0:	70 09       	ld.w	r9,r8[0x0]
800034e2:	a1 b9       	sbr	r9,0x1
800034e4:	91 09       	st.w	r8[0x0],r9
	otg_freeze_clock();
800034e6:	70 09       	ld.w	r9,r8[0x0]
800034e8:	af a9       	sbr	r9,0xe
800034ea:	91 09       	st.w	r8[0x0],r9

#ifndef UDD_NO_SLEEP_MGR
	// Initialize the sleep mode authorized for the USB suspend mode
	udd_b_idle = false;
800034ec:	30 09       	mov	r9,0
800034ee:	48 98       	lddpc	r8,80003510 <udd_enable+0xd4>
800034f0:	b0 89       	st.b	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800034f2:	e6 17 00 01 	andh	r7,0x1,COH
800034f6:	c0 21       	brne	800034fa <udd_enable+0xbe>
      cpu_irq_enable();
800034f8:	d5 03       	csrf	0x10
	sleepmgr_lock_mode(USBB_SLEEP_MODE_USB_SUSPEND);
#endif

	cpu_irq_restore(flags);
}
800034fa:	e3 cd 80 80 	ldm	sp++,r7,pc
800034fe:	00 00       	add	r0,r0
80003500:	80 00       	ld.sh	r0,r0[0x0]
80003502:	3c 18       	mov	r8,-63
80003504:	80 00       	ld.sh	r0,r0[0x0]
80003506:	35 14       	mov	r4,81
80003508:	80 00       	ld.sh	r0,r0[0x0]
8000350a:	28 78       	sub	r8,-121
8000350c:	00 00       	add	r0,r0
8000350e:	06 bc       	st.h	r3++,r12
80003510:	00 00       	add	r0,r0
80003512:	06 f8       	st.b	--r3,r8

80003514 <udd_interrupt>:
ISR_FREERTOS(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
#  else
ISR(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
#  endif
#endif
{
80003514:	eb cd 40 fe 	pushm	r1-r7,lr
	if (Is_udd_sof()) {
80003518:	fe 68 00 04 	mov	r8,-131068
8000351c:	70 08       	ld.w	r8,r8[0x0]
8000351e:	e2 18 00 04 	andl	r8,0x4,COH
80003522:	c1 10       	breq	80003544 <udd_interrupt+0x30>
		udd_ack_sof();
80003524:	30 49       	mov	r9,4
80003526:	fe 68 00 08 	mov	r8,-131064
8000352a:	91 09       	st.w	r8[0x0],r9
		if (Is_udd_full_speed_mode()) {
8000352c:	fe 68 08 04 	mov	r8,-129020
80003530:	70 08       	ld.w	r8,r8[0x0]
80003532:	f1 d8 c1 82 	bfextu	r8,r8,0xc,0x2
80003536:	c0 31       	brne	8000353c <udd_interrupt+0x28>
			udc_sof_notify();
80003538:	f0 1f 01 76 	mcall	80003b10 <udd_interrupt+0x5fc>
		}
#ifdef UDC_SOF_EVENT
		UDC_SOF_EVENT();
8000353c:	f0 1f 01 76 	mcall	80003b14 <udd_interrupt+0x600>
#endif
		goto udd_interrupt_end;
80003540:	e0 8f 02 d6 	bral	80003aec <udd_interrupt+0x5d8>
	}
	if (Is_udd_msof()) {
80003544:	fe 68 00 04 	mov	r8,-131068
80003548:	70 08       	ld.w	r8,r8[0x0]
8000354a:	e2 18 00 02 	andl	r8,0x2,COH
8000354e:	c0 90       	breq	80003560 <udd_interrupt+0x4c>
		udd_ack_msof();
80003550:	30 29       	mov	r9,2
80003552:	fe 68 00 08 	mov	r8,-131064
80003556:	91 09       	st.w	r8[0x0],r9
		udc_sof_notify();
80003558:	f0 1f 01 6e 	mcall	80003b10 <udd_interrupt+0x5fc>
		goto udd_interrupt_end;
8000355c:	e0 8f 02 c8 	bral	80003aec <udd_interrupt+0x5d8>


static bool udd_ctrl_interrupt(void)
{

	if (!Is_udd_endpoint_interrupt(0))
80003560:	fe 68 00 00 	mov	r8,-131072
80003564:	70 18       	ld.w	r8,r8[0x4]
80003566:	e2 18 10 00 	andl	r8,0x1000,COH
8000356a:	e0 80 01 70 	breq	8000384a <udd_interrupt+0x336>
		return false; // No interrupt events on control endpoint

	// By default disable overflow and underflow interrupt
	udd_disable_nak_in_interrupt(0);
8000356e:	fe 68 02 20 	mov	r8,-130528
80003572:	31 09       	mov	r9,16
80003574:	91 09       	st.w	r8[0x0],r9
	udd_disable_nak_out_interrupt(0);
80003576:	30 89       	mov	r9,8
80003578:	91 09       	st.w	r8[0x0],r9


	// Search event on control endpoint
	if (Is_udd_setup_received(0)) {
8000357a:	fe 68 01 30 	mov	r8,-130768
8000357e:	70 08       	ld.w	r8,r8[0x0]
80003580:	e2 18 00 04 	andl	r8,0x4,COH
80003584:	e0 80 00 83 	breq	8000368a <udd_interrupt+0x176>
static void udd_ctrl_setup_received(void)
{
	irqflags_t flags;
	uint8_t i;

	if (UDD_EPCTRL_SETUP != udd_ep_control_state) {
80003588:	fe f8 05 90 	ld.w	r8,pc[1424]
8000358c:	70 08       	ld.w	r8,r8[0x0]
8000358e:	58 08       	cp.w	r8,0
80003590:	c0 50       	breq	8000359a <udd_interrupt+0x86>
		// May be a hidden DATA or ZLP phase
		// or protocol abort
		udd_ctrl_endofrequest();
80003592:	f0 1f 01 63 	mcall	80003b1c <udd_interrupt+0x608>

		// Reinitializes control endpoint management
		udd_ctrl_init();
80003596:	f0 1f 01 63 	mcall	80003b20 <udd_interrupt+0x60c>
	}
	// Fill setup request structure
	if (8 != udd_byte_count(0)) {
8000359a:	fe 68 01 30 	mov	r8,-130768
8000359e:	70 08       	ld.w	r8,r8[0x0]
800035a0:	f1 d8 c2 8b 	bfextu	r8,r8,0x14,0xb
800035a4:	58 88       	cp.w	r8,8
800035a6:	c0 90       	breq	800035b8 <udd_interrupt+0xa4>
		udd_ctrl_stall_data();
800035a8:	f0 1f 01 5f 	mcall	80003b24 <udd_interrupt+0x610>
		udd_ack_setup_received(0);
800035ac:	30 49       	mov	r9,4
800035ae:	fe 68 01 60 	mov	r8,-130720
800035b2:	91 09       	st.w	r8[0x0],r9
800035b4:	e0 8f 02 9c 	bral	80003aec <udd_interrupt+0x5d8>
800035b8:	30 08       	mov	r8,0
800035ba:	ea 18 d0 00 	orh	r8,0xd000
		return; // Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
800035be:	fe fc 05 6a 	ld.w	r12,pc[1386]
800035c2:	30 0b       	mov	r11,0
800035c4:	ea 1b 30 00 	orh	r11,0x3000
800035c8:	f0 0c 00 09 	add	r9,r8,r12
800035cc:	11 3a       	ld.ub	r10,r8++
800035ce:	f2 0b 0b 0a 	st.b	r9[r11],r10
		udd_ctrl_stall_data();
		udd_ack_setup_received(0);
		return; // Error data number doesn't correspond to SETUP packet
	}
	uint8_t *ptr = (uint8_t *) & udd_get_endpoint_fifo_access(0,8);
	for (i = 0; i < 8; i++) {
800035d2:	30 8a       	mov	r10,8
800035d4:	ea 1a d0 00 	orh	r10,0xd000
800035d8:	14 38       	cp.w	r8,r10
800035da:	cf 71       	brne	800035c8 <udd_interrupt+0xb4>
		((uint8_t*) &udd_g_ctrlreq.req)[i] = *ptr++;
	}
	// Manage LSB/MSB to fit with CPU usage
	udd_g_ctrlreq.req.wValue = le16_to_cpu(udd_g_ctrlreq.req.wValue);
800035dc:	fe f8 05 4c 	ld.w	r8,pc[1356]
800035e0:	90 19       	ld.sh	r9,r8[0x2]
800035e2:	5c c9       	swap.bh	r9
800035e4:	b0 19       	st.h	r8[0x2],r9
	udd_g_ctrlreq.req.wIndex = le16_to_cpu(udd_g_ctrlreq.req.wIndex);
800035e6:	90 29       	ld.sh	r9,r8[0x4]
800035e8:	5c c9       	swap.bh	r9
800035ea:	b0 29       	st.h	r8[0x4],r9
	udd_g_ctrlreq.req.wLength = le16_to_cpu(udd_g_ctrlreq.req.wLength);
800035ec:	90 39       	ld.sh	r9,r8[0x6]
800035ee:	5c c9       	swap.bh	r9
800035f0:	b0 39       	st.h	r8[0x6],r9

	// Decode setup request
	if (udc_process_setup() == false) {
800035f2:	f0 1f 01 4f 	mcall	80003b2c <udd_interrupt+0x618>
800035f6:	c0 91       	brne	80003608 <udd_interrupt+0xf4>
		// Setup request unknown then stall it
		udd_ctrl_stall_data();
800035f8:	f0 1f 01 4b 	mcall	80003b24 <udd_interrupt+0x610>
		udd_ack_setup_received(0);
800035fc:	30 49       	mov	r9,4
800035fe:	fe 68 01 60 	mov	r8,-130720
80003602:	91 09       	st.w	r8[0x0],r9
80003604:	e0 8f 02 74 	bral	80003aec <udd_interrupt+0x5d8>
		return;
	}
	udd_ack_setup_received(0);
80003608:	30 49       	mov	r9,4
8000360a:	fe 68 01 60 	mov	r8,-130720
8000360e:	91 09       	st.w	r8[0x0],r9

	if (Udd_setup_is_in()) {
80003610:	fe f8 05 18 	ld.w	r8,pc[1304]
80003614:	11 89       	ld.ub	r9,r8[0x0]
80003616:	30 08       	mov	r8,0
80003618:	f0 09 18 00 	cp.b	r9,r8
8000361c:	c1 04       	brge	8000363c <udd_interrupt+0x128>
		// IN data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
8000361e:	30 08       	mov	r8,0
80003620:	fe f9 05 10 	ld.w	r9,pc[1296]
80003624:	b2 08       	st.h	r9[0x0],r8
		udd_ctrl_payload_nb_trans = 0;
80003626:	fe f9 05 0e 	ld.w	r9,pc[1294]
8000362a:	b2 08       	st.h	r9[0x0],r8
		udd_ep_control_state = UDD_EPCTRL_DATA_IN;
8000362c:	30 29       	mov	r9,2
8000362e:	fe f8 04 ea 	ld.w	r8,pc[1258]
80003632:	91 09       	st.w	r8[0x0],r9
		udd_ctrl_in_sent(); // Send first data transfer
80003634:	f0 1f 01 41 	mcall	80003b38 <udd_interrupt+0x624>
80003638:	e0 8f 02 5a 	bral	80003aec <udd_interrupt+0x5d8>
	} else {
		if (0 == udd_g_ctrlreq.req.wLength) {
8000363c:	fe f8 04 ec 	ld.w	r8,pc[1260]
80003640:	90 39       	ld.sh	r9,r8[0x6]
80003642:	30 08       	mov	r8,0
80003644:	f0 09 19 00 	cp.h	r9,r8
80003648:	c0 51       	brne	80003652 <udd_interrupt+0x13e>
			// No data phase requested
			// Send IN ZLP to ACK setup request
			udd_ctrl_send_zlp_in();
8000364a:	f0 1f 01 3d 	mcall	80003b3c <udd_interrupt+0x628>
8000364e:	e0 8f 02 4f 	bral	80003aec <udd_interrupt+0x5d8>
			return;
		}
		// OUT data phase requested
		udd_ctrl_prev_payload_nb_trans = 0;
80003652:	30 08       	mov	r8,0
80003654:	fe f9 04 dc 	ld.w	r9,pc[1244]
80003658:	b2 08       	st.h	r9[0x0],r8
		udd_ctrl_payload_nb_trans = 0;
8000365a:	fe f9 04 da 	ld.w	r9,pc[1242]
8000365e:	b2 08       	st.h	r9[0x0],r8
		udd_ep_control_state = UDD_EPCTRL_DATA_OUT;
80003660:	30 19       	mov	r9,1
80003662:	fe f8 04 b6 	ld.w	r8,pc[1206]
80003666:	91 09       	st.w	r8[0x0],r9
		// To detect a protocol error, enable nak interrupt on data IN phase
		udd_ack_nak_in(0);
80003668:	31 08       	mov	r8,16
8000366a:	fe 69 01 60 	mov	r9,-130720
8000366e:	93 08       	st.w	r9[0x0],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003670:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003674:	d3 03       	ssrf	0x10
		flags = cpu_irq_save();
		udd_enable_nak_in_interrupt(0);
80003676:	fe 6a 01 f0 	mov	r10,-130576
8000367a:	95 08       	st.w	r10[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000367c:	12 98       	mov	r8,r9
8000367e:	e6 18 00 01 	andh	r8,0x1,COH
80003682:	c0 21       	brne	80003686 <udd_interrupt+0x172>
      cpu_irq_enable();
80003684:	d5 03       	csrf	0x10
   }

	barrier();
80003686:	e0 8f 02 33 	bral	80003aec <udd_interrupt+0x5d8>
	if (Is_udd_setup_received(0)) {
		// SETUP packet received
		udd_ctrl_setup_received();
		return true;
	}
	if (Is_udd_in_send(0) && Is_udd_in_send_interrupt_enabled(0)) {
8000368a:	fe 68 01 30 	mov	r8,-130768
8000368e:	70 08       	ld.w	r8,r8[0x0]
80003690:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003694:	c0 b0       	breq	800036aa <udd_interrupt+0x196>
80003696:	fe 68 01 c0 	mov	r8,-130624
8000369a:	70 08       	ld.w	r8,r8[0x0]
8000369c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800036a0:	c0 50       	breq	800036aa <udd_interrupt+0x196>
		// IN packet sent
		udd_ctrl_in_sent();
800036a2:	f0 1f 01 26 	mcall	80003b38 <udd_interrupt+0x624>
800036a6:	e0 8f 02 23 	bral	80003aec <udd_interrupt+0x5d8>
		return true;
	}
	if (Is_udd_out_received(0)) {
800036aa:	fe 68 01 30 	mov	r8,-130768
800036ae:	70 08       	ld.w	r8,r8[0x0]
800036b0:	e2 18 00 02 	andl	r8,0x2,COH
800036b4:	e0 80 00 a8 	breq	80003804 <udd_interrupt+0x2f0>
{
	irqflags_t flags;
	uint8_t i;
	uint16_t nb_data;

	if (UDD_EPCTRL_DATA_OUT != udd_ep_control_state) {
800036b8:	fe f8 04 60 	ld.w	r8,pc[1120]
800036bc:	70 08       	ld.w	r8,r8[0x0]
800036be:	58 18       	cp.w	r8,1
800036c0:	c1 10       	breq	800036e2 <udd_interrupt+0x1ce>
		if ((UDD_EPCTRL_DATA_IN == udd_ep_control_state)
800036c2:	58 28       	cp.w	r8,2
800036c4:	5f 09       	sreq	r9
800036c6:	58 48       	cp.w	r8,4
800036c8:	5f 08       	sreq	r8
800036ca:	f3 e8 10 08 	or	r8,r9,r8
800036ce:	c0 40       	breq	800036d6 <udd_interrupt+0x1c2>
						udd_ep_control_state)) {
			// End of SETUP request:
			// - Data IN Phase aborted,
			// - or last Data IN Phase hidden by ZLP OUT sending quickly,
			// - or ZLP OUT received normally.
			udd_ctrl_endofrequest();
800036d0:	f0 1f 01 13 	mcall	80003b1c <udd_interrupt+0x608>
800036d4:	c0 38       	rjmp	800036da <udd_interrupt+0x1c6>
		} else {
			// Protocol error during SETUP request
			udd_ctrl_stall_data();
800036d6:	f0 1f 01 14 	mcall	80003b24 <udd_interrupt+0x610>
		}
		// Reinitializes control endpoint management
		udd_ctrl_init();
800036da:	f0 1f 01 12 	mcall	80003b20 <udd_interrupt+0x60c>
800036de:	e0 8f 02 07 	bral	80003aec <udd_interrupt+0x5d8>
		return;
	}
	// Read data received during OUT phase
	nb_data = udd_byte_count(0);
800036e2:	fe 68 01 30 	mov	r8,-130768
800036e6:	70 0b       	ld.w	r11,r8[0x0]
800036e8:	f7 db c2 8b 	bfextu	r11,r11,0x14,0xb
	if (udd_g_ctrlreq.payload_size < (udd_ctrl_payload_nb_trans + nb_data)) {
800036ec:	fe f8 04 3c 	ld.w	r8,pc[1084]
800036f0:	90 69       	ld.sh	r9,r8[0xc]
800036f2:	fe f8 04 42 	ld.w	r8,pc[1090]
800036f6:	90 08       	ld.sh	r8,r8[0x0]
800036f8:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
800036fc:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80003700:	f6 0a 00 0a 	add	r10,r11,r10
80003704:	14 3c       	cp.w	r12,r10
80003706:	c0 44       	brge	8000370e <udd_interrupt+0x1fa>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
80003708:	10 19       	sub	r9,r8
8000370a:	f7 d9 b0 10 	bfexts	r11,r9,0x0,0x10
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
8000370e:	fe f9 04 1a 	ld.w	r9,pc[1050]
80003712:	72 29       	ld.w	r9,r9[0x8]
	for (i = 0; i < nb_data; i++) {
80003714:	58 0b       	cp.w	r11,0
80003716:	e0 80 01 f2 	breq	80003afa <udd_interrupt+0x5e6>
		// Payload buffer too small
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
8000371a:	5c 78       	castu.h	r8
8000371c:	10 09       	add	r9,r8
8000371e:	30 08       	mov	r8,0
80003720:	ea 18 d0 00 	orh	r8,0xd000
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
80003724:	11 3a       	ld.ub	r10,r8++
80003726:	12 ca       	st.b	r9++,r10
		nb_data = udd_g_ctrlreq.payload_size -
				udd_ctrl_payload_nb_trans;
	}
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
80003728:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
8000372c:	f6 0a 19 00 	cp.h	r10,r11
80003730:	cf a3       	brcs	80003724 <udd_interrupt+0x210>
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_data;
80003732:	fe f9 04 02 	ld.w	r9,pc[1026]
80003736:	92 08       	ld.sh	r8,r9[0x0]
80003738:	16 08       	add	r8,r11
8000373a:	5c 88       	casts.h	r8
8000373c:	b2 08       	st.h	r9[0x0],r8

	if ((USB_DEVICE_EP_CTRL_SIZE != nb_data)
8000373e:	34 09       	mov	r9,64
80003740:	f2 0b 19 00 	cp.h	r11,r9
80003744:	c0 e1       	brne	80003760 <udd_interrupt+0x24c>
80003746:	fe f9 03 e2 	ld.w	r9,pc[994]
8000374a:	92 ba       	ld.uh	r10,r9[0x6]
8000374c:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
80003750:	fe f9 03 e0 	ld.w	r9,pc[992]
80003754:	92 89       	ld.uh	r9,r9[0x0]
80003756:	f6 09 00 09 	add	r9,r11,r9
8000375a:	12 3a       	cp.w	r10,r9
8000375c:	e0 89 00 1a 	brgt	80003790 <udd_interrupt+0x27c>
							udd_ctrl_payload_nb_trans)))
	{
		// End of reception because it is a short packet
		// Before send ZLP, call intermediate callback
		// in case of data receive generate a stall
		udd_g_ctrlreq.payload_size = udd_ctrl_payload_nb_trans;
80003760:	fe f9 03 c8 	ld.w	r9,pc[968]
80003764:	b2 68       	st.h	r9[0xc],r8
		if (NULL != udd_g_ctrlreq.over_under_run) {
80003766:	72 5c       	ld.w	r12,r9[0x14]
80003768:	58 0c       	cp.w	r12,0
8000376a:	c0 b0       	breq	80003780 <udd_interrupt+0x26c>
			if (!udd_g_ctrlreq.over_under_run()) {
8000376c:	5d 1c       	icall	r12
8000376e:	c0 91       	brne	80003780 <udd_interrupt+0x26c>
				// Stall ZLP
				udd_ctrl_stall_data();
80003770:	f0 1f 00 ed 	mcall	80003b24 <udd_interrupt+0x610>
				// Ack reception of OUT to replace NAK by a STALL
				udd_ack_out_received(0);
80003774:	30 29       	mov	r9,2
80003776:	fe 68 01 60 	mov	r8,-130720
8000377a:	91 09       	st.w	r8[0x0],r9
8000377c:	e0 8f 01 b8 	bral	80003aec <udd_interrupt+0x5d8>
				return;
			}
		}
		// Send IN ZLP to ACK setup request
		udd_ack_out_received(0);
80003780:	30 29       	mov	r9,2
80003782:	fe 68 01 60 	mov	r8,-130720
80003786:	91 09       	st.w	r8[0x0],r9
		udd_ctrl_send_zlp_in();
80003788:	f0 1f 00 ed 	mcall	80003b3c <udd_interrupt+0x628>
8000378c:	e0 8f 01 b0 	bral	80003aec <udd_interrupt+0x5d8>
		return;
	}

	if (udd_g_ctrlreq.payload_size == udd_ctrl_payload_nb_trans) {
80003790:	fe f9 03 98 	ld.w	r9,pc[920]
80003794:	92 69       	ld.sh	r9,r9[0xc]
80003796:	f0 09 19 00 	cp.h	r9,r8
8000379a:	c2 31       	brne	800037e0 <udd_interrupt+0x2cc>
		// Overrun then request a new payload buffer
		if (!udd_g_ctrlreq.over_under_run) {
8000379c:	fe f8 03 8c 	ld.w	r8,pc[908]
800037a0:	70 5c       	ld.w	r12,r8[0x14]
800037a2:	58 0c       	cp.w	r12,0
800037a4:	c0 91       	brne	800037b6 <udd_interrupt+0x2a2>
			// No callback available to request a new payload buffer
			udd_ctrl_stall_data();
800037a6:	f0 1f 00 e0 	mcall	80003b24 <udd_interrupt+0x610>
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
800037aa:	30 29       	mov	r9,2
800037ac:	fe 68 01 60 	mov	r8,-130720
800037b0:	91 09       	st.w	r8[0x0],r9
800037b2:	e0 8f 01 9d 	bral	80003aec <udd_interrupt+0x5d8>
			return;
		}
		if (!udd_g_ctrlreq.over_under_run()) {
800037b6:	5d 1c       	icall	r12
800037b8:	c0 91       	brne	800037ca <udd_interrupt+0x2b6>
			// No new payload buffer delivered
			udd_ctrl_stall_data();
800037ba:	f0 1f 00 db 	mcall	80003b24 <udd_interrupt+0x610>
			// Ack reception of OUT to replace NAK by a STALL
			udd_ack_out_received(0);
800037be:	30 29       	mov	r9,2
800037c0:	fe 68 01 60 	mov	r8,-130720
800037c4:	91 09       	st.w	r8[0x0],r9
800037c6:	e0 8f 01 93 	bral	80003aec <udd_interrupt+0x5d8>
			return;
		}
		// New payload buffer available
		// Update number of total data received
		udd_ctrl_prev_payload_nb_trans += udd_ctrl_payload_nb_trans;
800037ca:	fe f9 03 66 	ld.w	r9,pc[870]
800037ce:	fe f8 03 66 	ld.w	r8,pc[870]
800037d2:	90 0b       	ld.sh	r11,r8[0x0]
800037d4:	92 0a       	ld.sh	r10,r9[0x0]
800037d6:	f6 0a 00 0a 	add	r10,r11,r10
800037da:	b2 0a       	st.h	r9[0x0],r10
		// Reinit reception on payload buffer
		udd_ctrl_payload_nb_trans = 0;
800037dc:	30 09       	mov	r9,0
800037de:	b0 09       	st.h	r8[0x0],r9
	}
	// Free buffer of control endpoint to authorize next reception
	udd_ack_out_received(0);
800037e0:	fe 69 01 60 	mov	r9,-130720
800037e4:	30 28       	mov	r8,2
800037e6:	93 08       	st.w	r9[0x0],r8
	// To detect a protocol error, enable nak interrupt on data IN phase
	udd_ack_nak_in(0);
800037e8:	31 08       	mov	r8,16
800037ea:	93 08       	st.w	r9[0x0],r8

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800037ec:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
800037f0:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_nak_in_interrupt(0);
800037f2:	fe 6a 01 f0 	mov	r10,-130576
800037f6:	95 08       	st.w	r10[0x0],r8
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800037f8:	12 98       	mov	r8,r9
800037fa:	e6 18 00 01 	andh	r8,0x1,COH
800037fe:	c0 21       	brne	80003802 <udd_interrupt+0x2ee>
      cpu_irq_enable();
80003800:	d5 03       	csrf	0x10
   }

	barrier();
80003802:	c7 59       	rjmp	80003aec <udd_interrupt+0x5d8>
	if (Is_udd_out_received(0)) {
		// OUT packet received
		udd_ctrl_out_received();
		return true;
	}
	if (Is_udd_nak_out(0)) {
80003804:	fe 68 01 30 	mov	r8,-130768
80003808:	70 08       	ld.w	r8,r8[0x0]
8000380a:	e2 18 00 08 	andl	r8,0x8,COH
8000380e:	c1 80       	breq	8000383e <udd_interrupt+0x32a>
		// Overflow on OUT packet
		udd_ack_nak_out(0);
80003810:	30 89       	mov	r9,8
80003812:	fe 68 01 60 	mov	r8,-130720
80003816:	91 09       	st.w	r8[0x0],r9
}


static void udd_ctrl_overflow(void)
{
	if (Is_udd_in_send(0))
80003818:	fe 68 01 30 	mov	r8,-130768
8000381c:	70 08       	ld.w	r8,r8[0x0]
8000381e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003822:	e0 81 01 65 	brne	80003aec <udd_interrupt+0x5d8>
		return; // overflow ignored if IN data is received

	// The case of UDD_EPCTRL_DATA_IN is not managed
	// because the OUT endpoint is already free and OUT ZLP accepted

	if (UDD_EPCTRL_HANDSHAKE_WAIT_IN_ZLP == udd_ep_control_state) {
80003826:	fe f8 02 f2 	ld.w	r8,pc[754]
8000382a:	70 08       	ld.w	r8,r8[0x0]
8000382c:	58 38       	cp.w	r8,3
8000382e:	e0 81 01 5f 	brne	80003aec <udd_interrupt+0x5d8>
		// A IN handshake is waiting by device,
		// but host want extra OUT data then stall extra OUT data
		udd_enable_stall_handshake(0);
80003832:	e8 69 00 00 	mov	r9,524288
80003836:	fe 68 01 f0 	mov	r8,-130576
8000383a:	91 09       	st.w	r8[0x0],r9
8000383c:	c5 89       	rjmp	80003aec <udd_interrupt+0x5d8>
		// Overflow on OUT packet
		udd_ack_nak_out(0);
		udd_ctrl_overflow();
		return true;
	}
	if (Is_udd_nak_in(0)) {
8000383e:	fe 68 01 30 	mov	r8,-130768
80003842:	70 08       	ld.w	r8,r8[0x0]
80003844:	e2 18 00 10 	andl	r8,0x10,COH
80003848:	c0 f1       	brne	80003866 <udd_interrupt+0x352>
8000384a:	fe f7 02 f6 	ld.w	r7,pc[758]
8000384e:	0e 96       	mov	r6,r7
80003850:	fe 6b 01 34 	mov	r11,-130764
80003854:	30 05       	mov	r5,0
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
80003856:	fe 6a 00 00 	mov	r10,-131072
8000385a:	30 04       	mov	r4,0
8000385c:	ea 14 02 00 	orh	r4,0x200
			}
			udd_ep_trans_done(ep);
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
80003860:	e0 63 10 00 	mov	r3,4096
80003864:	c1 e8       	rjmp	800038a0 <udd_interrupt+0x38c>
		udd_ctrl_overflow();
		return true;
	}
	if (Is_udd_nak_in(0)) {
		// Underflow on IN packet
		udd_ack_nak_in(0);
80003866:	31 09       	mov	r9,16
80003868:	fe 68 01 60 	mov	r8,-130720
8000386c:	91 09       	st.w	r8[0x0],r9
}


static void udd_ctrl_underflow(void)
{
	if (Is_udd_out_received(0))
8000386e:	fe 68 01 30 	mov	r8,-130768
80003872:	70 08       	ld.w	r8,r8[0x0]
80003874:	e2 18 00 02 	andl	r8,0x2,COH
80003878:	e0 81 01 3a 	brne	80003aec <udd_interrupt+0x5d8>
		return; // underflow ignored if OUT data is received

	if (UDD_EPCTRL_DATA_OUT == udd_ep_control_state) {
8000387c:	fe f8 02 9c 	ld.w	r8,pc[668]
80003880:	70 08       	ld.w	r8,r8[0x0]
80003882:	58 18       	cp.w	r8,1
80003884:	c0 41       	brne	8000388c <udd_interrupt+0x378>
		// Host want to stop OUT transaction
		// then stop to wait OUT data phase and wait IN ZLP handshake
		udd_ctrl_send_zlp_in();
80003886:	f0 1f 00 ae 	mcall	80003b3c <udd_interrupt+0x628>
8000388a:	c3 19       	rjmp	80003aec <udd_interrupt+0x5d8>
	} else if (UDD_EPCTRL_HANDSHAKE_WAIT_OUT_ZLP == udd_ep_control_state) {
8000388c:	58 48       	cp.w	r8,4
8000388e:	e0 81 01 2f 	brne	80003aec <udd_interrupt+0x5d8>
		// A OUT handshake is waiting by device,
		// but host want extra IN data then stall extra IN data
		udd_enable_stall_handshake(0);
80003892:	e8 69 00 00 	mov	r9,524288
80003896:	fe 68 01 f0 	mov	r8,-130576
8000389a:	91 09       	st.w	r8[0x0],r9
8000389c:	c2 89       	rjmp	80003aec <udd_interrupt+0x5d8>
8000389e:	12 95       	mov	r5,r9
800038a0:	ea c9 ff ff 	sub	r9,r5,-1
800038a4:	0c 98       	mov	r8,r6
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
800038a6:	74 4e       	ld.w	lr,r10[0x10]
800038a8:	12 9c       	mov	r12,r9
800038aa:	e8 05 09 45 	lsl	r5,r4,r5
800038ae:	eb ee 00 0e 	and	lr,r5,lr
800038b2:	c1 b0       	breq	800038e8 <udd_interrupt+0x3d4>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
800038b4:	74 1e       	ld.w	lr,r10[0x4]
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
		// Get job corresponding at endpoint
		ptr_job = &udd_ep_job[ep - 1];

		// Check DMA event
		if (Is_udd_endpoint_dma_interrupt_enabled(ep)
800038b6:	eb ee 00 0e 	and	lr,r5,lr
800038ba:	c1 70       	breq	800038e8 <udd_interrupt+0x3d4>
				&& Is_udd_endpoint_dma_interrupt(ep)) {
			uint32_t nb_remaining;
			if( udd_endpoint_dma_get_status(ep)
800038bc:	a5 69       	lsl	r9,0x4
800038be:	e0 39 fd 00 	sub	r9,130304
800038c2:	72 3a       	ld.w	r10,r9[0xc]
800038c4:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
800038c8:	e0 81 01 12 	brne	80003aec <udd_interrupt+0x5d8>
					& AVR32_USBB_UDDMA1_STATUS_CH_EN_MASK) {
				return true; // Ignore EOT_STA interrupt
			}
			udd_disable_endpoint_dma_interrupt(ep);
800038cc:	fe 6a 00 00 	mov	r10,-131072
800038d0:	95 55       	st.w	r10[0x14],r5
			// Save number of data no transfered
			nb_remaining = (udd_endpoint_dma_get_status(ep) &
800038d2:	72 39       	ld.w	r9,r9[0xc]
800038d4:	b1 89       	lsr	r9,0x10
					AVR32_USBB_UDDMA1_STATUS_CH_BYTE_CNT_MASK)
					>> AVR32_USBB_UDDMA1_STATUS_CH_BYTE_CNT_OFFSET;
			if (nb_remaining) {
800038d6:	c0 60       	breq	800038e2 <udd_interrupt+0x3ce>
				// Transfer no complete (short packet or ZLP) then:
				// Update number of data transfered
				ptr_job->nb_trans -= nb_remaining;
800038d8:	6c 3a       	ld.w	r10,r6[0xc]
800038da:	f4 09 01 09 	sub	r9,r10,r9
800038de:	8d 39       	st.w	r6[0xc],r9
				// Set transfer complete to stop the transfer
				ptr_job->buf_size = ptr_job->nb_trans;
800038e0:	8d 29       	st.w	r6[0x8],r9
			}
			udd_ep_trans_done(ep);
800038e2:	f0 1f 00 99 	mcall	80003b44 <udd_interrupt+0x630>
800038e6:	c0 39       	rjmp	80003aec <udd_interrupt+0x5d8>
			return true;
		}
		// Check empty bank interrupt event
		if (Is_udd_endpoint_interrupt_enabled(ep)) {
800038e8:	74 45       	ld.w	r5,r10[0x10]
800038ea:	e6 0c 09 4e 	lsl	lr,r3,r12
800038ee:	fd e5 00 05 	and	r5,lr,r5
800038f2:	c4 80       	breq	80003982 <udd_interrupt+0x46e>
800038f4:	e0 75 fe d0 	mov	r5,130768
800038f8:	f6 05 00 01 	add	r1,r11,r5
800038fc:	f6 c5 ff 70 	sub	r5,r11,-144
			if (Is_udd_in_send_interrupt_enabled(ep) && Is_udd_in_send(ep)) {
80003900:	6a 02       	ld.w	r2,r5[0x0]
80003902:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
80003906:	c1 70       	breq	80003934 <udd_interrupt+0x420>
80003908:	76 02       	ld.w	r2,r11[0x0]
8000390a:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
8000390e:	c1 30       	breq	80003934 <udd_interrupt+0x420>
				udd_disable_in_send_interrupt(ep);
80003910:	fe 6a 02 20 	mov	r10,-130528
80003914:	e2 0a 00 09 	add	r9,r1,r10
80003918:	30 1a       	mov	r10,1
8000391a:	93 0a       	st.w	r9[0x0],r10
				// One bank is free then send a ZLP
				udd_ack_in_send(ep);
8000391c:	e0 31 fe a0 	sub	r1,130720
80003920:	83 0a       	st.w	r1[0x0],r10
				udd_ack_fifocon(ep);
80003922:	e0 6a 40 00 	mov	r10,16384
80003926:	93 0a       	st.w	r9[0x0],r10
				udd_ep_finish_job(ptr_job, false, ep);
80003928:	18 9a       	mov	r10,r12
8000392a:	30 0b       	mov	r11,0
8000392c:	10 9c       	mov	r12,r8
8000392e:	f0 1f 00 87 	mcall	80003b48 <udd_interrupt+0x634>
80003932:	cd d8       	rjmp	80003aec <udd_interrupt+0x5d8>
				return true;
			}
			if (Is_udd_bank_interrupt_enabled(ep) && (0 == udd_nb_busy_bank(ep))) {
80003934:	6a 0c       	ld.w	r12,r5[0x0]
80003936:	e2 1c 10 00 	andl	r12,0x1000,COH
8000393a:	c2 40       	breq	80003982 <udd_interrupt+0x46e>
8000393c:	76 0c       	ld.w	r12,r11[0x0]
8000393e:	f9 dc c1 82 	bfextu	r12,r12,0xc,0x2
80003942:	c2 01       	brne	80003982 <udd_interrupt+0x46e>
				// End of background transfer on IN endpoint
				udd_disable_bank_interrupt(ep);
80003944:	fe 65 02 20 	mov	r5,-130528
80003948:	e2 05 00 09 	add	r9,r1,r5
8000394c:	e0 6a 10 00 	mov	r10,4096
80003950:	93 0a       	st.w	r9[0x0],r10
				udd_disable_endpoint_interrupt(ep);
80003952:	fe 69 00 00 	mov	r9,-131072
80003956:	93 5e       	st.w	r9[0x14],lr

				Assert(ptr_job->stall_requested);
				// A stall has been requested during background transfer
				ptr_job->stall_requested = false;
80003958:	70 09       	ld.w	r9,r8[0x0]
8000395a:	30 0a       	mov	r10,0
8000395c:	f3 da d3 a1 	bfins	r9,r10,0x1d,0x1
80003960:	91 09       	st.w	r8[0x0],r9
				udd_disable_endpoint_bank_autoswitch(ep);
80003962:	fe 6a 01 00 	mov	r10,-130816
80003966:	e2 0a 00 08 	add	r8,r1,r10
8000396a:	70 09       	ld.w	r9,r8[0x0]
8000396c:	a9 d9       	cbr	r9,0x9
8000396e:	91 09       	st.w	r8[0x0],r9
				udd_enable_stall_handshake(ep);
80003970:	e0 31 fe 10 	sub	r1,130576
80003974:	e8 68 00 00 	mov	r8,524288
80003978:	83 08       	st.w	r1[0x0],r8
				udd_reset_data_toggle(ep);
8000397a:	e4 68 00 00 	mov	r8,262144
8000397e:	83 08       	st.w	r1[0x0],r8
80003980:	cb 68       	rjmp	80003aec <udd_interrupt+0x5d8>
80003982:	2e c6       	sub	r6,-20
80003984:	2f cb       	sub	r11,-4
{
	udd_ep_id_t ep;
	udd_ep_job_t *ptr_job;

	// For each endpoint different of control endpoint (0)
	for (ep = 1; ep <= USB_DEVICE_MAX_EP; ep++) {
80003986:	58 39       	cp.w	r9,3
80003988:	c8 b1       	brne	8000389e <udd_interrupt+0x38a>
8000398a:	cb c8       	rjmp	80003b02 <udd_interrupt+0x5ee>
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
		udd_ack_reset();
8000398c:	30 89       	mov	r9,8
8000398e:	fe 68 00 08 	mov	r8,-131064
80003992:	91 09       	st.w	r8[0x0],r9
80003994:	30 06       	mov	r6,0
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
80003996:	30 15       	mov	r5,1
#  ifdef FREERTOS_USED
#    include "FreeRTOS.h"
#    include "task.h"
ISR_FREERTOS(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
#  else
ISR(udd_interrupt, AVR32_USBB_IRQ_GROUP, UDD_USB_INT_LEVEL)
80003998:	2f f6       	sub	r6,-1
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
		udd_ep_finish_job(&udd_ep_job[i], true, i + 1);
8000399a:	0c 9a       	mov	r10,r6
8000399c:	0a 9b       	mov	r11,r5
8000399e:	0e 9c       	mov	r12,r7
800039a0:	f0 1f 00 6a 	mcall	80003b48 <udd_interrupt+0x634>
800039a4:	2e c7       	sub	r7,-20
static void udd_ep_job_table_kill(void)
{
	uint8_t i;

	// For each endpoint, kill job
	for (i = 0; i < USB_DEVICE_MAX_EP; i++) {
800039a6:	58 36       	cp.w	r6,3
800039a8:	cf 81       	brne	80003998 <udd_interrupt+0x484>
		// Abort all jobs on-going
#if (USB_DEVICE_MAX_EP != 0)
		udd_ep_job_table_kill();
#endif
		// Reset USB Device Stack Core
		udc_reset();
800039aa:	f0 1f 00 69 	mcall	80003b4c <udd_interrupt+0x638>
static void udd_reset_ep_ctrl(void)
{
	irqflags_t flags;

	// Reset USB address to 0
	udd_configure_address(0);
800039ae:	fe 68 00 00 	mov	r8,-131072
800039b2:	70 09       	ld.w	r9,r8[0x0]
800039b4:	e0 19 ff 80 	andl	r9,0xff80
800039b8:	91 09       	st.w	r8[0x0],r9
	udd_enable_address();
800039ba:	70 09       	ld.w	r9,r8[0x0]
800039bc:	a7 b9       	sbr	r9,0x7
800039be:	91 09       	st.w	r8[0x0],r9

	// Alloc and configure control endpoint
	udd_configure_endpoint(0,
800039c0:	fe 69 01 00 	mov	r9,-130816
800039c4:	72 0a       	ld.w	r10,r9[0x0]
800039c6:	30 8c       	mov	r12,8
800039c8:	34 0b       	mov	r11,64
800039ca:	f6 0c 0c 4b 	max	r11,r11,r12
800039ce:	e0 6c 04 00 	mov	r12,1024
800039d2:	f6 0c 0d 4b 	min	r11,r11,r12
800039d6:	a1 7b       	lsl	r11,0x1
800039d8:	20 1b       	sub	r11,1
800039da:	f6 0b 12 00 	clz	r11,r11
800039de:	f6 0b 11 1c 	rsub	r11,r11,28
800039e2:	a5 6b       	lsl	r11,0x4
800039e4:	e2 1b 19 7c 	andl	r11,0x197c,COH
800039e8:	e0 1a e6 83 	andl	r10,0xe683
800039ec:	f7 ea 10 0a 	or	r10,r11,r10
800039f0:	93 0a       	st.w	r9[0x0],r10
			USB_EP_TYPE_CONTROL,
			0,
			USB_DEVICE_EP_CTRL_SIZE, AVR32_USBB_UECFG0_EPBK_SINGLE);

	udd_allocate_memory(0);
800039f2:	72 0a       	ld.w	r10,r9[0x0]
800039f4:	a1 ba       	sbr	r10,0x1
800039f6:	93 0a       	st.w	r9[0x0],r10
	udd_enable_endpoint(0);
800039f8:	70 79       	ld.w	r9,r8[0x1c]
800039fa:	a1 a9       	sbr	r9,0x0
800039fc:	91 79       	st.w	r8[0x1c],r9

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800039fe:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80003a02:	d3 03       	ssrf	0x10
	flags = cpu_irq_save();
	udd_enable_setup_received_interrupt(0);
80003a04:	fe 69 01 f0 	mov	r9,-130576
80003a08:	30 4b       	mov	r11,4
80003a0a:	93 0b       	st.w	r9[0x0],r11
	udd_enable_out_received_interrupt(0);
80003a0c:	30 2b       	mov	r11,2
80003a0e:	93 0b       	st.w	r9[0x0],r11
	udd_enable_endpoint_interrupt(0);
80003a10:	e0 69 10 00 	mov	r9,4096
80003a14:	91 69       	st.w	r8[0x18],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003a16:	14 98       	mov	r8,r10
80003a18:	e6 18 00 01 	andh	r8,0x1,COH
80003a1c:	c0 21       	brne	80003a20 <udd_interrupt+0x50c>
      cpu_irq_enable();
80003a1e:	d5 03       	csrf	0x10
		// Reset USB Device Stack Core
		udc_reset();
		// Reset endpoint control
		udd_reset_ep_ctrl();
		// Reset endpoint control management
		udd_ctrl_init();
80003a20:	f0 1f 00 40 	mcall	80003b20 <udd_interrupt+0x60c>
		goto udd_interrupt_end;
80003a24:	c6 48       	rjmp	80003aec <udd_interrupt+0x5d8>
	}

	if (Is_udd_suspend_interrupt_enabled() && Is_udd_suspend()) {
80003a26:	fe 68 00 10 	mov	r8,-131056
80003a2a:	70 08       	ld.w	r8,r8[0x0]
80003a2c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003a30:	c1 d0       	breq	80003a6a <udd_interrupt+0x556>
80003a32:	fe 68 00 04 	mov	r8,-131068
80003a36:	70 08       	ld.w	r8,r8[0x0]
80003a38:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003a3c:	c1 70       	breq	80003a6a <udd_interrupt+0x556>
		otg_unfreeze_clock();
80003a3e:	fe 68 08 00 	mov	r8,-129024
80003a42:	70 09       	ld.w	r9,r8[0x0]
80003a44:	af c9       	cbr	r9,0xe
80003a46:	91 09       	st.w	r8[0x0],r9
		// The suspend interrupt is automatic acked when a wakeup occur
		udd_disable_suspend_interrupt();
80003a48:	30 1a       	mov	r10,1
80003a4a:	fe 69 00 14 	mov	r9,-131052
80003a4e:	93 0a       	st.w	r9[0x0],r10
		udd_enable_wake_up_interrupt();
80003a50:	31 0a       	mov	r10,16
80003a52:	fe 69 00 18 	mov	r9,-131048
80003a56:	93 0a       	st.w	r9[0x0],r10
		otg_freeze_clock(); // Mandatory to exit of sleep mode after a wakeup event
80003a58:	70 09       	ld.w	r9,r8[0x0]
80003a5a:	af a9       	sbr	r9,0xe
80003a5c:	91 09       	st.w	r8[0x0],r9
		udd_sleep_mode(false); // Enter in SUSPEND mode
80003a5e:	30 0c       	mov	r12,0
80003a60:	f0 1f 00 3c 	mcall	80003b50 <udd_interrupt+0x63c>
#ifdef UDC_SUSPEND_EVENT
		UDC_SUSPEND_EVENT();
80003a64:	f0 1f 00 3c 	mcall	80003b54 <udd_interrupt+0x640>
#endif
		goto udd_interrupt_end;
80003a68:	c4 28       	rjmp	80003aec <udd_interrupt+0x5d8>
	}

	if (Is_udd_wake_up_interrupt_enabled() && Is_udd_wake_up()) {
80003a6a:	fe 68 00 10 	mov	r8,-131056
80003a6e:	70 08       	ld.w	r8,r8[0x0]
80003a70:	e2 18 00 10 	andl	r8,0x10,COH
80003a74:	c1 f0       	breq	80003ab2 <udd_interrupt+0x59e>
80003a76:	fe 68 00 04 	mov	r8,-131068
80003a7a:	70 08       	ld.w	r8,r8[0x0]
80003a7c:	e2 18 00 10 	andl	r8,0x10,COH
80003a80:	c1 90       	breq	80003ab2 <udd_interrupt+0x59e>
		// Ack wakeup interrupt and enable suspend interrupt
		otg_unfreeze_clock();
80003a82:	fe 68 08 00 	mov	r8,-129024
80003a86:	70 09       	ld.w	r9,r8[0x0]
80003a88:	af c9       	cbr	r9,0xe
80003a8a:	91 09       	st.w	r8[0x0],r9

		// Check USB clock ready after suspend and eventually sleep USB clock
		while( !Is_otg_clock_usable() );
80003a8c:	fe 69 08 04 	mov	r9,-129020
80003a90:	72 08       	ld.w	r8,r9[0x0]
80003a92:	e2 18 40 00 	andl	r8,0x4000,COH
80003a96:	cf d0       	breq	80003a90 <udd_interrupt+0x57c>

		// The wakeup interrupt is automatic acked when a suspend occur
		udd_disable_wake_up_interrupt();
80003a98:	31 09       	mov	r9,16
80003a9a:	fe 68 00 14 	mov	r8,-131052
80003a9e:	91 09       	st.w	r8[0x0],r9
		udd_enable_suspend_interrupt();
80003aa0:	30 1c       	mov	r12,1
80003aa2:	fe 68 00 18 	mov	r8,-131048
80003aa6:	91 0c       	st.w	r8[0x0],r12
		udd_sleep_mode(true); // Enter in IDLE mode
80003aa8:	f0 1f 00 2a 	mcall	80003b50 <udd_interrupt+0x63c>
#ifdef UDC_RESUME_EVENT
		UDC_RESUME_EVENT();
80003aac:	f0 1f 00 2b 	mcall	80003b58 <udd_interrupt+0x644>
#endif
		goto udd_interrupt_end;
80003ab0:	c1 e8       	rjmp	80003aec <udd_interrupt+0x5d8>
	}

	if (Is_otg_vbus_transition()) {
80003ab2:	fe 68 08 04 	mov	r8,-129020
80003ab6:	70 08       	ld.w	r8,r8[0x0]
80003ab8:	e2 18 00 02 	andl	r8,0x2,COH
80003abc:	c1 80       	breq	80003aec <udd_interrupt+0x5d8>
		// Ack Vbus transition and send status to high level
		otg_unfreeze_clock();
80003abe:	fe 68 08 00 	mov	r8,-129024
80003ac2:	70 09       	ld.w	r9,r8[0x0]
80003ac4:	af c9       	cbr	r9,0xe
80003ac6:	91 09       	st.w	r8[0x0],r9
		otg_ack_vbus_transition();
80003ac8:	30 2a       	mov	r10,2
80003aca:	fe 69 08 08 	mov	r9,-129016
80003ace:	93 0a       	st.w	r9[0x0],r10
		otg_freeze_clock();
80003ad0:	70 09       	ld.w	r9,r8[0x0]
80003ad2:	af a9       	sbr	r9,0xe
80003ad4:	91 09       	st.w	r8[0x0],r9
#ifndef USB_DEVICE_ATTACH_AUTO_DISABLE
		if (Is_otg_vbus_high()) {
80003ad6:	fe 68 08 04 	mov	r8,-129020
80003ada:	70 08       	ld.w	r8,r8[0x0]
80003adc:	e2 18 08 00 	andl	r8,0x800,COH
80003ae0:	c0 40       	breq	80003ae8 <udd_interrupt+0x5d4>
			udd_attach();
80003ae2:	f0 1f 00 1f 	mcall	80003b5c <udd_interrupt+0x648>
80003ae6:	c0 38       	rjmp	80003aec <udd_interrupt+0x5d8>
		} else {
			udd_detach();
80003ae8:	f0 1f 00 1e 	mcall	80003b60 <udd_interrupt+0x64c>
		UDC_VBUS_EVENT(Is_otg_vbus_high());
#endif
		goto udd_interrupt_end;
	}
udd_interrupt_end:
	otg_data_memory_barrier();
80003aec:	fe 68 00 00 	mov	r8,-131072
80003af0:	f0 f8 08 18 	ld.w	r8,r8[2072]
	// consider that exiting from the USB interrupt will require a context switch.
	return pdTRUE;
#else
	return;
#endif
}
80003af4:	e3 cd 40 fe 	ldm	sp++,r1-r7,lr
80003af8:	d6 03       	rete
	uint8_t *ptr_src = (uint8_t *) & udd_get_endpoint_fifo_access(0, 8);
	uint8_t *ptr_dest = udd_g_ctrlreq.payload + udd_ctrl_payload_nb_trans;
	for (i = 0; i < nb_data; i++) {
		*ptr_dest++ = *ptr_src++;
	}
	udd_ctrl_payload_nb_trans += nb_data;
80003afa:	48 f9       	lddpc	r9,80003b34 <udd_interrupt+0x620>
80003afc:	b2 08       	st.h	r9[0x0],r8
80003afe:	fe 9f fe 31 	bral	80003760 <udd_interrupt+0x24c>
	if (udd_ep_interrupt())
		goto udd_interrupt_end; // Interrupt acked by bulk/interrupt/isochronous endpoint managed
#endif

	// USB bus reset detection
	if (Is_udd_reset()) {
80003b02:	fe 68 00 04 	mov	r8,-131068
80003b06:	70 08       	ld.w	r8,r8[0x0]
80003b08:	e2 18 00 08 	andl	r8,0x8,COH
80003b0c:	c8 d0       	breq	80003a26 <udd_interrupt+0x512>
80003b0e:	c3 fb       	rjmp	8000398c <udd_interrupt+0x478>
80003b10:	80 00       	ld.sh	r0,r0[0x0]
80003b12:	43 48       	lddsp	r8,sp[0xd0]
80003b14:	80 00       	ld.sh	r0,r0[0x0]
80003b16:	4e d4       	lddpc	r4,80003cc8 <sysclk_init+0x24>
80003b18:	00 00       	add	r0,r0
80003b1a:	07 00       	ld.w	r0,r3++
80003b1c:	80 00       	ld.sh	r0,r0[0x0]
80003b1e:	2d 84       	sub	r4,-40
80003b20:	80 00       	ld.sh	r0,r0[0x0]
80003b22:	31 50       	mov	r0,21
80003b24:	80 00       	ld.sh	r0,r0[0x0]
80003b26:	2d 6c       	sub	r12,-42
80003b28:	00 00       	add	r0,r0
80003b2a:	0f 60       	ld.uh	r0,--r7
80003b2c:	80 00       	ld.sh	r0,r0[0x0]
80003b2e:	45 c8       	lddsp	r8,sp[0x170]
80003b30:	00 00       	add	r0,r0
80003b32:	06 b8       	st.h	r3++,r8
80003b34:	00 00       	add	r0,r0
80003b36:	06 fa       	st.b	--r3,r10
80003b38:	80 00       	ld.sh	r0,r0[0x0]
80003b3a:	31 88       	mov	r8,24
80003b3c:	80 00       	ld.sh	r0,r0[0x0]
80003b3e:	31 20       	mov	r0,18
80003b40:	00 00       	add	r0,r0
80003b42:	06 bc       	st.h	r3++,r12
80003b44:	80 00       	ld.sh	r0,r0[0x0]
80003b46:	2e b8       	sub	r8,-21
80003b48:	80 00       	ld.sh	r0,r0[0x0]
80003b4a:	2d 98       	sub	r8,-39
80003b4c:	80 00       	ld.sh	r0,r0[0x0]
80003b4e:	45 68       	lddsp	r8,sp[0x158]
80003b50:	80 00       	ld.sh	r0,r0[0x0]
80003b52:	2b 60       	sub	r0,-74
80003b54:	80 00       	ld.sh	r0,r0[0x0]
80003b56:	4f 04       	lddpc	r4,80003d14 <sysclk_init+0x70>
80003b58:	80 00       	ld.sh	r0,r0[0x0]
80003b5a:	4e f8       	lddpc	r8,80003d14 <sysclk_init+0x70>
80003b5c:	80 00       	ld.sh	r0,r0[0x0]
80003b5e:	30 ac       	mov	r12,10
80003b60:	80 00       	ld.sh	r0,r0[0x0]
80003b62:	2b 6c       	sub	r12,-74

80003b64 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80003b64:	e0 6d 80 00 	mov	sp,32768

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80003b68:	fe c0 89 68 	sub	r0,pc,-30360

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003b6c:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003b70:	d5 53       	csrf	0x15
  cp      r0, r1
80003b72:	30 80       	mov	r0,8
  brhs    idata_load_loop_end
80003b74:	e0 61 05 f8 	mov	r1,1528
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
80003b78:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
80003b7a:	c0 62       	brcc	80003b86 <idata_load_loop_end>
  cp      r0, r1
80003b7c:	48 92       	lddpc	r2,80003ba0 <udata_clear_loop_end+0x4>

80003b7e <idata_load_loop>:
  brlo    idata_load_loop
80003b7e:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003b80:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80003b82:	02 30       	cp.w	r0,r1
  cp      r0, r1
80003b84:	cf d3       	brcs	80003b7e <idata_load_loop>

80003b86 <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80003b86:	e0 60 05 f8 	mov	r0,1528
  mov     r2, 0
  mov     r3, 0
80003b8a:	e0 61 0f a0 	mov	r1,4000
udata_clear_loop:
  st.d    r0++, r2
  cp      r0, r1
80003b8e:	02 30       	cp.w	r0,r1
  brlo    udata_clear_loop
80003b90:	c0 62       	brcc	80003b9c <udata_clear_loop_end>
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80003b92:	30 02       	mov	r2,0
80003b94:	30 03       	mov	r3,0

80003b96 <udata_clear_loop>:
80003b96:	a1 22       	st.d	r0++,r2
80003b98:	02 30       	cp.w	r0,r1
80003b9a:	cf e3       	brcs	80003b96 <udata_clear_loop>

80003b9c <udata_clear_loop_end>:
80003b9c:	fe cf e9 ac 	sub	pc,pc,-5716
80003ba0:	80 00       	ld.sh	r0,r0[0x0]
80003ba2:	bc f8       	st.b	lr[0x7],r8

80003ba4 <sysclk_priv_enable_module>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003ba4:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80003ba8:	d3 03       	ssrf	0x10

	/*
	 * Poll MSKRDY before changing mask rather than after, as it's
	 * highly unlikely to actually be cleared at this point.
	 */
	while (!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_MSKRDY))) {
80003baa:	fe 78 0c 00 	mov	r8,-62464
80003bae:	71 59       	ld.w	r9,r8[0x54]
80003bb0:	e2 19 00 40 	andl	r9,0x40,COH
80003bb4:	cf d0       	breq	80003bae <sysclk_priv_enable_module+0xa>
		/* Do nothing */
	}

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80003bb6:	a3 6c       	lsl	r12,0x2
80003bb8:	e0 2c f3 f8 	sub	r12,62456
80003bbc:	78 08       	ld.w	r8,r12[0x0]
	mask |= 1U << module_index;
80003bbe:	30 19       	mov	r9,1
80003bc0:	f2 0b 09 4b 	lsl	r11,r9,r11
80003bc4:	10 4b       	or	r11,r8
	*(&AVR32_PM.cpumask + bus_id) = mask;
80003bc6:	99 0b       	st.w	r12[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003bc8:	14 98       	mov	r8,r10
80003bca:	e6 18 00 01 	andh	r8,0x1,COH
80003bce:	c0 21       	brne	80003bd2 <sysclk_priv_enable_module+0x2e>
      cpu_irq_enable();
80003bd0:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80003bd2:	5e fc       	retal	r12

80003bd4 <sysclk_enable_pbb_module>:
/**
 * \brief Enable a module clock derived from the PBB clock
 * \param index Index of the module clock in the PBBMASK register
 */
void sysclk_enable_pbb_module(unsigned int index)
{
80003bd4:	eb cd 40 c0 	pushm	r6-r7,lr
80003bd8:	18 97       	mov	r7,r12

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003bda:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80003bde:	d3 03       	ssrf	0x10
	irqflags_t flags;

	/* Enable the bridge if necessary */
	flags = cpu_irq_save();

	if (!sysclk_pbb_refcount)
80003be0:	48 c8       	lddpc	r8,80003c10 <sysclk_enable_pbb_module+0x3c>
80003be2:	11 89       	ld.ub	r9,r8[0x0]
80003be4:	30 08       	mov	r8,0
80003be6:	f0 09 18 00 	cp.b	r9,r8
80003bea:	c0 51       	brne	80003bf4 <sysclk_enable_pbb_module+0x20>
 * \brief Enable a module clock derived from the HSB clock
 * \param index Index of the module clock in the HSBMASK register
 */
static inline void sysclk_enable_hsb_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_HSB, index);
80003bec:	30 2b       	mov	r11,2
80003bee:	30 1c       	mov	r12,1
80003bf0:	f0 1f 00 09 	mcall	80003c14 <sysclk_enable_pbb_module+0x40>
		sysclk_enable_hsb_module(SYSCLK_PBB_BRIDGE);
	sysclk_pbb_refcount++;
80003bf4:	48 78       	lddpc	r8,80003c10 <sysclk_enable_pbb_module+0x3c>
80003bf6:	11 89       	ld.ub	r9,r8[0x0]
80003bf8:	2f f9       	sub	r9,-1
80003bfa:	b0 89       	st.b	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003bfc:	e6 16 00 01 	andh	r6,0x1,COH
80003c00:	c0 21       	brne	80003c04 <sysclk_enable_pbb_module+0x30>
      cpu_irq_enable();
80003c02:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);

	/* Enable the module */
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBB, index);
80003c04:	0e 9b       	mov	r11,r7
80003c06:	30 3c       	mov	r12,3
80003c08:	f0 1f 00 03 	mcall	80003c14 <sysclk_enable_pbb_module+0x40>
}
80003c0c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80003c10:	00 00       	add	r0,r0
80003c12:	07 04       	ld.w	r4,r3++
80003c14:	80 00       	ld.sh	r0,r0[0x0]
80003c16:	3b a4       	mov	r4,-70

80003c18 <sysclk_enable_usb>:
 * \pre The USB generic clock must be configured to 48MHz.
 * CONFIG_USBCLK_SOURCE and CONFIG_USBCLK_DIV must be defined with proper
 * configuration. The selected clock source must also be configured.
 */
void sysclk_enable_usb(void)
{
80003c18:	d4 01       	pushm	lr
	sysclk_enable_pbb_module(SYSCLK_USBB_REGS);
80003c1a:	30 1c       	mov	r12,1
80003c1c:	f0 1f 00 20 	mcall	80003c9c <sysclk_enable_usb+0x84>
80003c20:	30 3b       	mov	r11,3
80003c22:	30 1c       	mov	r12,1
80003c24:	f0 1f 00 1f 	mcall	80003ca0 <sysclk_enable_usb+0x88>

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80003c28:	fe 78 0c 00 	mov	r8,-62464
80003c2c:	71 58       	ld.w	r8,r8[0x54]

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
80003c2e:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003c32:	c2 f1       	brne	80003c90 <sysclk_enable_usb+0x78>
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_OSC0RDY));
80003c34:	fe 78 0c 00 	mov	r8,-62464
80003c38:	71 58       	ld.w	r8,r8[0x54]

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_OSC0:
		if (!osc_is_ready(OSC_ID_OSC0)) {
80003c3a:	e2 18 00 80 	andl	r8,0x80,COH
80003c3e:	c1 71       	brne	80003c6c <sysclk_enable_usb+0x54>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003c40:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003c44:	d3 03       	ssrf	0x10
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
80003c46:	fe 78 0c 00 	mov	r8,-62464
80003c4a:	e0 6a 03 07 	mov	r10,775
80003c4e:	91 aa       	st.w	r8[0x28],r10
		AVR32_PM.mcctrl |= 1U << AVR32_PM_MCCTRL_OSC0EN;
80003c50:	70 0a       	ld.w	r10,r8[0x0]
80003c52:	a3 aa       	sbr	r10,0x2
80003c54:	91 0a       	st.w	r8[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003c56:	12 98       	mov	r8,r9
80003c58:	e6 18 00 01 	andh	r8,0x1,COH
80003c5c:	c0 21       	brne	80003c60 <sysclk_enable_usb+0x48>
      cpu_irq_enable();
80003c5e:	d5 03       	csrf	0x10
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_OSC0RDY));
80003c60:	fe 79 0c 00 	mov	r9,-62464
80003c64:	73 58       	ld.w	r8,r9[0x54]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
80003c66:	e2 18 00 80 	andl	r8,0x80,COH
80003c6a:	cf d0       	breq	80003c64 <sysclk_enable_usb+0x4c>
	cfg->ctrl = 0;

	/* Bring the internal VCO frequency up to the minimum value */
	if ((vco_hz < PLL_MIN_HZ * 2) && (mul <= 8)) {
		mul *= 2;
		vco_hz *= 2;
80003c6c:	30 88       	mov	r8,8
static inline void pll_config_set_option(struct pll_config *cfg,
		unsigned int option)
{
	Assert(option < PLL_NR_OPTIONS);

	cfg->ctrl |= 1U << (AVR32_PM_PLL0_PLLOPT + option);
80003c6e:	a3 a8       	sbr	r8,0x2
static inline void pll_enable(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	AVR32_PM.pll[pll_id] = cfg->ctrl | (1U << AVR32_PM_PLL0_PLLEN);
80003c70:	31 09       	mov	r9,16
80003c72:	20 19       	sub	r9,1
80003c74:	b1 69       	lsl	r9,0x10
80003c76:	ea 19 3f 00 	orh	r9,0x3f00
80003c7a:	e8 19 02 01 	orl	r9,0x201
80003c7e:	f3 e8 10 08 	or	r8,r9,r8
80003c82:	fe 79 0c 00 	mov	r9,-62464
80003c86:	93 88       	st.w	r9[0x20],r8

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80003c88:	73 58       	ld.w	r8,r9[0x54]
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
80003c8a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003c8e:	cf d0       	breq	80003c88 <sysclk_enable_usb+0x70>
}

static inline void genclk_enable(const struct genclk_config *cfg,
		unsigned int id)
{
	AVR32_PM.gcctrl[id] = cfg->ctrl | (1U << AVR32_PM_GCCTRL_CEN);
80003c90:	30 69       	mov	r9,6
80003c92:	fe 78 0c 00 	mov	r8,-62464
80003c96:	f1 49 00 6c 	st.w	r8[108],r9
	sysclk_enable_hsb_module(SYSCLK_USBB_DATA);
	genclk_enable_config(AVR32_PM_GCLK_USBB, CONFIG_USBCLK_SOURCE, CONFIG_USBCLK_DIV);
}
80003c9a:	d8 02       	popm	pc
80003c9c:	80 00       	ld.sh	r0,r0[0x0]
80003c9e:	3b d4       	mov	r4,-67
80003ca0:	80 00       	ld.sh	r0,r0[0x0]
80003ca2:	3b a4       	mov	r4,-70

80003ca4 <sysclk_init>:
}
#endif // CONFIG_USBCLK_SOURCE


void sysclk_init(void)
{
80003ca4:	d4 01       	pushm	lr

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80003ca6:	fe 78 0c 00 	mov	r8,-62464
80003caa:	71 58       	ld.w	r8,r8[0x54]

static inline void pll_enable_config_defaults(unsigned int pll_id)
{
	struct pll_config pllcfg;

	if (pll_is_locked(pll_id)) {
80003cac:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003cb0:	c2 f1       	brne	80003d0e <sysclk_init+0x6a>
80003cb2:	fe 78 0c 00 	mov	r8,-62464
80003cb6:	71 58       	ld.w	r8,r8[0x54]

static inline void pll_enable_source(enum pll_source src)
{
	switch (src) {
	case PLL_SRC_OSC0:
		if (!osc_is_ready(OSC_ID_OSC0)) {
80003cb8:	e2 18 00 80 	andl	r8,0x80,COH
80003cbc:	c1 71       	brne	80003cea <sysclk_init+0x46>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003cbe:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003cc2:	d3 03       	ssrf	0x10
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		oscctrl = OSC0_STARTUP_VALUE <<
				AVR32_PM_OSCCTRL0_STARTUP_OFFSET;
		oscctrl |= OSC0_MODE_VALUE << AVR32_PM_OSCCTRL0_MODE_OFFSET;
		AVR32_PM.oscctrl0 = oscctrl;
80003cc4:	fe 78 0c 00 	mov	r8,-62464
80003cc8:	e0 6a 03 07 	mov	r10,775
80003ccc:	91 aa       	st.w	r8[0x28],r10
		AVR32_PM.mcctrl |= 1U << AVR32_PM_MCCTRL_OSC0EN;
80003cce:	70 0a       	ld.w	r10,r8[0x0]
80003cd0:	a3 aa       	sbr	r10,0x2
80003cd2:	91 0a       	st.w	r8[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003cd4:	12 98       	mov	r8,r9
80003cd6:	e6 18 00 01 	andh	r8,0x1,COH
80003cda:	c0 21       	brne	80003cde <sysclk_init+0x3a>
      cpu_irq_enable();
80003cdc:	d5 03       	csrf	0x10
static inline bool osc_is_ready(uint8_t id)
{
	switch (id) {
#ifdef BOARD_OSC0_HZ
	case OSC_ID_OSC0:
		return !!(AVR32_PM.poscsr & (1U << AVR32_PM_POSCSR_OSC0RDY));
80003cde:	fe 79 0c 00 	mov	r9,-62464
80003ce2:	73 58       	ld.w	r8,r9[0x54]
80003ce4:	e2 18 00 80 	andl	r8,0x80,COH
80003ce8:	cf d0       	breq	80003ce2 <sysclk_init+0x3e>
	cfg->ctrl = 0;

	/* Bring the internal VCO frequency up to the minimum value */
	if ((vco_hz < PLL_MIN_HZ * 2) && (mul <= 8)) {
		mul *= 2;
		vco_hz *= 2;
80003cea:	30 88       	mov	r8,8
static inline void pll_config_set_option(struct pll_config *cfg,
		unsigned int option)
{
	Assert(option < PLL_NR_OPTIONS);

	cfg->ctrl |= 1U << (AVR32_PM_PLL0_PLLOPT + option);
80003cec:	a3 a8       	sbr	r8,0x2
static inline void pll_enable(const struct pll_config *cfg,
		unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	AVR32_PM.pll[pll_id] = cfg->ctrl | (1U << AVR32_PM_PLL0_PLLEN);
80003cee:	31 09       	mov	r9,16
80003cf0:	20 19       	sub	r9,1
80003cf2:	b1 69       	lsl	r9,0x10
80003cf4:	ea 19 3f 00 	orh	r9,0x3f00
80003cf8:	e8 19 02 01 	orl	r9,0x201
80003cfc:	f3 e8 10 08 	or	r8,r9,r8
80003d00:	fe 79 0c 00 	mov	r9,-62464
80003d04:	93 88       	st.w	r9[0x20],r8

static inline bool pll_is_locked(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	return !!(AVR32_PM.poscsr & (1U << (AVR32_PM_POSCSR_LOCK0 + pll_id)));
80003d06:	73 58       	ld.w	r8,r9[0x54]
	default:
		Assert(false);
		break;
	}
	pll_enable(&pllcfg, pll_id);
	while (!pll_is_locked(pll_id));
80003d08:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80003d0c:	cf d0       	breq	80003d06 <sysclk_init+0x62>

#ifdef CONFIG_PLL0_SOURCE
	case SYSCLK_SRC_PLL0: {
		pll_enable_config_defaults(0);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
80003d0e:	e0 6c 6c 00 	mov	r12,27648
80003d12:	ea 1c 02 dc 	orh	r12,0x2dc
80003d16:	f0 1f 00 0a 	mcall	80003d3c <sysclk_init+0x98>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003d1a:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003d1e:	d3 03       	ssrf	0x10
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL0);

	flags = cpu_irq_save();
	mcctrl = AVR32_PM.mcctrl & ~AVR32_PM_MCCTRL_MCSEL_MASK;
80003d20:	fe 78 0c 00 	mov	r8,-62464
80003d24:	70 0a       	ld.w	r10,r8[0x0]
80003d26:	e0 1a ff fc 	andl	r10,0xfffc
	mcctrl |= src << AVR32_PM_MCCTRL_MCSEL;
80003d2a:	a1 ba       	sbr	r10,0x1
	AVR32_PM.mcctrl = mcctrl;
80003d2c:	91 0a       	st.w	r8[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003d2e:	12 98       	mov	r8,r9
80003d30:	e6 18 00 01 	andh	r8,0x1,COH
80003d34:	c0 21       	brne	80003d38 <sysclk_init+0x94>
      cpu_irq_enable();
80003d36:	d5 03       	csrf	0x10

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80003d38:	d8 02       	popm	pc
80003d3a:	00 00       	add	r0,r0
80003d3c:	80 00       	ld.sh	r0,r0[0x0]
80003d3e:	27 00       	sub	r0,112

80003d40 <udi_cdc_comm_disable>:
}

void udi_cdc_comm_disable(void)
{
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
80003d40:	48 38       	lddpc	r8,80003d4c <udi_cdc_comm_disable+0xc>
80003d42:	11 89       	ld.ub	r9,r8[0x0]
80003d44:	20 19       	sub	r9,1
80003d46:	b0 89       	st.b	r8[0x0],r9
}
80003d48:	5e fc       	retal	r12
80003d4a:	00 00       	add	r0,r0
80003d4c:	00 00       	add	r0,r0
80003d4e:	09 9c       	ld.ub	r12,r4[0x1]

80003d50 <udi_cdc_data_setup>:
}

bool udi_cdc_data_setup(void)
{
	return false;  // request Not supported
}
80003d50:	5e fd       	retal	0

80003d52 <udi_cdc_getsetting>:

uint8_t udi_cdc_getsetting(void)
{
	return 0;      // CDC don't have multiple alternate setting
}
80003d52:	5e fd       	retal	0

80003d54 <udi_cdc_setup_to_port>:
	default:
		port = 0;
		break;
	}
	return port;
}
80003d54:	5e fd       	retal	0
80003d56:	d7 03       	nop

80003d58 <udi_cdc_multi_get_free_tx_buffer>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003d58:	e1 bb 00 00 	mfsr	r11,0x0
	cpu_irq_disable();
80003d5c:	d3 03       	ssrf	0x10
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
80003d5e:	49 78       	lddpc	r8,80003db8 <udi_cdc_multi_get_free_tx_buffer+0x60>
80003d60:	11 88       	ld.ub	r8,r8[0x0]
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
80003d62:	49 7a       	lddpc	r10,80003dbc <udi_cdc_multi_get_free_tx_buffer+0x64>
80003d64:	f4 08 05 19 	ld.uh	r9,r10[r8<<0x1]
	buf_nosel_nb = udi_cdc_tx_buf_nb[port][(buf_sel == 0)? 1 : 0];
80003d68:	58 08       	cp.w	r8,0
80003d6a:	f9 bc 01 00 	movne	r12,0
80003d6e:	f9 bc 00 02 	moveq	r12,2
80003d72:	f4 0c 05 0a 	ld.uh	r10,r10[r12]
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
80003d76:	e0 49 01 40 	cp.w	r9,320
80003d7a:	c1 31       	brne	80003da0 <udi_cdc_multi_get_free_tx_buffer+0x48>
		if ((!udi_cdc_tx_trans_ongoing[port])
80003d7c:	49 1c       	lddpc	r12,80003dc0 <udi_cdc_multi_get_free_tx_buffer+0x68>
80003d7e:	19 8c       	ld.ub	r12,r12[0x0]
80003d80:	58 0c       	cp.w	r12,0
80003d82:	c0 f1       	brne	80003da0 <udi_cdc_multi_get_free_tx_buffer+0x48>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
80003d84:	49 0c       	lddpc	r12,80003dc4 <udi_cdc_multi_get_free_tx_buffer+0x6c>
80003d86:	19 8c       	ld.ub	r12,r12[0x0]
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
	buf_sel_nb = udi_cdc_tx_buf_nb[port][buf_sel];
	buf_nosel_nb = udi_cdc_tx_buf_nb[port][(buf_sel == 0)? 1 : 0];
	if (buf_sel_nb == UDI_CDC_TX_BUFFERS) {
		if ((!udi_cdc_tx_trans_ongoing[port])
80003d88:	58 0c       	cp.w	r12,0
80003d8a:	c0 b1       	brne	80003da0 <udi_cdc_multi_get_free_tx_buffer+0x48>
			&& (!udi_cdc_tx_both_buf_to_send[port])) {
			/* One buffer is full, but the other buffer is not used.
			 * (not used = transfer on-going)
			 * then move to the other buffer to store data */
			udi_cdc_tx_both_buf_to_send[port] = true;
80003d8c:	30 1a       	mov	r10,1
80003d8e:	48 e9       	lddpc	r9,80003dc4 <udi_cdc_multi_get_free_tx_buffer+0x6c>
80003d90:	b2 8a       	st.b	r9[0x0],r10
			udi_cdc_tx_buf_sel[port] = (buf_sel == 0)? 1 : 0;
80003d92:	58 08       	cp.w	r8,0
80003d94:	5f 09       	sreq	r9
80003d96:	48 98       	lddpc	r8,80003db8 <udi_cdc_multi_get_free_tx_buffer+0x60>
80003d98:	b0 89       	st.b	r8[0x0],r9
80003d9a:	e0 6a 01 40 	mov	r10,320
80003d9e:	30 09       	mov	r9,0
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003da0:	16 98       	mov	r8,r11
80003da2:	e6 18 00 01 	andh	r8,0x1,COH
80003da6:	c0 21       	brne	80003daa <udi_cdc_multi_get_free_tx_buffer+0x52>
      cpu_irq_enable();
80003da8:	d5 03       	csrf	0x10
   }

	barrier();
80003daa:	e0 68 02 80 	mov	r8,640
80003dae:	f0 09 01 09 	sub	r9,r8,r9
		}
	}
	cpu_irq_restore(flags);

	return (UDI_CDC_TX_BUFFERS - buf_sel_nb) + (UDI_CDC_TX_BUFFERS - buf_nosel_nb);
}
80003db2:	f2 0a 01 0c 	sub	r12,r9,r10
80003db6:	5e fc       	retal	r12
80003db8:	00 00       	add	r0,r0
80003dba:	07 10       	ld.sh	r0,r3++
80003dbc:	00 00       	add	r0,r0
80003dbe:	07 14       	ld.sh	r4,r3++
80003dc0:	00 00       	add	r0,r0
80003dc2:	09 a8       	ld.ub	r8,r4[0x2]
80003dc4:	00 00       	add	r0,r0
80003dc6:	0c 3c       	cp.w	r12,r6

80003dc8 <udi_cdc_multi_is_tx_ready>:
{
	return udi_cdc_multi_get_free_tx_buffer(0);
}

bool udi_cdc_multi_is_tx_ready(uint8_t port)
{
80003dc8:	d4 01       	pushm	lr
	return (udi_cdc_multi_get_free_tx_buffer(port) != 0);
80003dca:	f0 1f 00 03 	mcall	80003dd4 <udi_cdc_multi_is_tx_ready+0xc>
}
80003dce:	5f 1c       	srne	r12
80003dd0:	d8 02       	popm	pc
80003dd2:	00 00       	add	r0,r0
80003dd4:	80 00       	ld.sh	r0,r0[0x0]
80003dd6:	3d 58       	mov	r8,-43

80003dd8 <udi_cdc_multi_putc>:
{
	return udi_cdc_multi_is_tx_ready(0);
}

int udi_cdc_multi_putc(uint8_t port, int value)
{
80003dd8:	eb cd 40 fe 	pushm	r1-r7,lr
80003ddc:	16 96       	mov	r6,r11

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);
80003dde:	49 a8       	lddpc	r8,80003e44 <udi_cdc_multi_putc+0x6c>
80003de0:	11 e9       	ld.ub	r9,r8[0x6]
80003de2:	30 98       	mov	r8,9
80003de4:	f0 09 18 00 	cp.b	r9,r8
80003de8:	5f 03       	sreq	r3

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
80003dea:	30 07       	mov	r7,0
		if (!udi_cdc_data_running) {
80003dec:	49 75       	lddpc	r5,80003e48 <udi_cdc_multi_putc+0x70>
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
80003dee:	49 82       	lddpc	r2,80003e4c <udi_cdc_multi_putc+0x74>
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
80003df0:	49 84       	lddpc	r4,80003e50 <udi_cdc_multi_putc+0x78>
80003df2:	49 91       	lddpc	r1,80003e54 <udi_cdc_multi_putc+0x7c>

	b_databit_9 = (9 == udi_cdc_line_coding[port].bDataBits);

udi_cdc_putc_process_one_byte:
	// Check available space
	if (!udi_cdc_multi_is_tx_ready(port)) {
80003df4:	0e 9c       	mov	r12,r7
80003df6:	f0 1f 00 19 	mcall	80003e58 <udi_cdc_multi_putc+0x80>
80003dfa:	c0 51       	brne	80003e04 <udi_cdc_multi_putc+0x2c>
		if (!udi_cdc_data_running) {
80003dfc:	0b 88       	ld.ub	r8,r5[0x0]
80003dfe:	58 08       	cp.w	r8,0
80003e00:	cf a1       	brne	80003df4 <udi_cdc_multi_putc+0x1c>
80003e02:	c1 e8       	rjmp	80003e3e <udi_cdc_multi_putc+0x66>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003e04:	e1 ba 00 00 	mfsr	r10,0x0
	cpu_irq_disable();
80003e08:	d3 03       	ssrf	0x10
		goto udi_cdc_putc_process_one_byte;
	}

	// Write value
	flags = cpu_irq_save();
	buf_sel = udi_cdc_tx_buf_sel[port];
80003e0a:	05 88       	ld.ub	r8,r2[0x0]
	udi_cdc_tx_buf[port][buf_sel][udi_cdc_tx_buf_nb[port][buf_sel]++] = value;
80003e0c:	e8 08 04 19 	ld.sh	r9,r4[r8<<0x1]
80003e10:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
80003e14:	f0 08 00 2b 	add	r11,r8,r8<<0x2
80003e18:	a7 6b       	lsl	r11,0x6
80003e1a:	18 0b       	add	r11,r12
80003e1c:	e2 0b 0b 06 	st.b	r1[r11],r6
80003e20:	2f f9       	sub	r9,-1
80003e22:	e8 08 0a 19 	st.h	r4[r8<<0x1],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003e26:	14 98       	mov	r8,r10
80003e28:	e6 18 00 01 	andh	r8,0x1,COH
80003e2c:	c0 21       	brne	80003e30 <udi_cdc_multi_putc+0x58>
      cpu_irq_enable();
80003e2e:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	if (b_databit_9) {
80003e30:	58 03       	cp.w	r3,0
80003e32:	c0 31       	brne	80003e38 <udi_cdc_multi_putc+0x60>
80003e34:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
		// Send MSB
		b_databit_9 = false;
		value = value >> 8;
80003e38:	a9 46       	asr	r6,0x8
80003e3a:	0e 93       	mov	r3,r7
80003e3c:	cd cb       	rjmp	80003df4 <udi_cdc_multi_putc+0x1c>
		goto udi_cdc_putc_process_one_byte;
80003e3e:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
80003e42:	00 00       	add	r0,r0
80003e44:	00 00       	add	r0,r0
80003e46:	07 05       	ld.w	r5,r3++
80003e48:	00 00       	add	r0,r0
80003e4a:	09 a2       	ld.ub	r2,r4[0x2]
80003e4c:	00 00       	add	r0,r0
80003e4e:	07 10       	ld.sh	r0,r3++
80003e50:	00 00       	add	r0,r0
80003e52:	07 14       	ld.sh	r4,r3++
80003e54:	00 00       	add	r0,r0
80003e56:	07 18       	ld.sh	r8,r3++
80003e58:	80 00       	ld.sh	r0,r0[0x0]
80003e5a:	3d c8       	mov	r8,-36

80003e5c <udi_cdc_putc>:
	}
	return true;
}

int udi_cdc_putc(int value)
{
80003e5c:	d4 01       	pushm	lr
	return udi_cdc_multi_putc(0, value);
80003e5e:	18 9b       	mov	r11,r12
80003e60:	30 0c       	mov	r12,0
80003e62:	f0 1f 00 02 	mcall	80003e68 <udi_cdc_putc+0xc>
}
80003e66:	d8 02       	popm	pc
80003e68:	80 00       	ld.sh	r0,r0[0x0]
80003e6a:	3d d8       	mov	r8,-35

80003e6c <udi_cdc_multi_get_nb_received_data>:

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003e6c:	e1 b9 00 00 	mfsr	r9,0x0
	cpu_irq_disable();
80003e70:	d3 03       	ssrf	0x10

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif
	flags = cpu_irq_save();
	pos = udi_cdc_rx_pos[port];
80003e72:	48 88       	lddpc	r8,80003e90 <udi_cdc_multi_get_nb_received_data+0x24>
80003e74:	90 08       	ld.sh	r8,r8[0x0]
	nb_received = udi_cdc_rx_buf_nb[port][udi_cdc_rx_buf_sel[port]] - pos;
80003e76:	48 8a       	lddpc	r10,80003e94 <udi_cdc_multi_get_nb_received_data+0x28>
80003e78:	15 8b       	ld.ub	r11,r10[0x0]
80003e7a:	48 8a       	lddpc	r10,80003e98 <udi_cdc_multi_get_nb_received_data+0x2c>
80003e7c:	f4 0b 04 1c 	ld.sh	r12,r10[r11<<0x1]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003e80:	e6 19 00 01 	andh	r9,0x1,COH
80003e84:	c0 21       	brne	80003e88 <udi_cdc_multi_get_nb_received_data+0x1c>
      cpu_irq_enable();
80003e86:	d5 03       	csrf	0x10
   }

	barrier();
80003e88:	5c 7c       	castu.h	r12
80003e8a:	5c 78       	castu.h	r8
	cpu_irq_restore(flags);
	return nb_received;
}
80003e8c:	10 1c       	sub	r12,r8
80003e8e:	5e fc       	retal	r12
80003e90:	00 00       	add	r0,r0
80003e92:	09 9e       	ld.ub	lr,r4[0x1]
80003e94:	00 00       	add	r0,r0
80003e96:	09 a4       	ld.ub	r4,r4[0x2]
80003e98:	00 00       	add	r0,r0
80003e9a:	09 98       	ld.ub	r8,r4[0x1]

80003e9c <udi_cdc_multi_is_rx_ready>:
{
	return udi_cdc_multi_get_nb_received_data(0);
}

bool udi_cdc_multi_is_rx_ready(uint8_t port)
{
80003e9c:	d4 01       	pushm	lr
	return (udi_cdc_multi_get_nb_received_data(port) > 0);
80003e9e:	f0 1f 00 03 	mcall	80003ea8 <udi_cdc_multi_is_rx_ready+0xc>
}
80003ea2:	5f 1c       	srne	r12
80003ea4:	d8 02       	popm	pc
80003ea6:	00 00       	add	r0,r0
80003ea8:	80 00       	ld.sh	r0,r0[0x0]
80003eaa:	3e 6c       	mov	r12,-26

80003eac <udi_cdc_rx_start>:
//-------------------------------------------------
//------- Internal routines to process data transfer


static bool udi_cdc_rx_start(uint8_t port)
{
80003eac:	eb cd 40 80 	pushm	r7,lr

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003eb0:	e1 b8 00 00 	mfsr	r8,0x0
	cpu_irq_disable();
80003eb4:	d3 03       	ssrf	0x10
#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	flags = cpu_irq_save();
	buf_sel_trans = udi_cdc_rx_buf_sel[port];
80003eb6:	49 d9       	lddpc	r9,80003f28 <udi_cdc_rx_start+0x7c>
80003eb8:	13 87       	ld.ub	r7,r9[0x0]
	if (udi_cdc_rx_trans_ongoing[port] ||
80003eba:	49 d9       	lddpc	r9,80003f2c <udi_cdc_rx_start+0x80>
80003ebc:	13 89       	ld.ub	r9,r9[0x0]
80003ebe:	58 09       	cp.w	r9,0
80003ec0:	c0 a1       	brne	80003ed4 <udi_cdc_rx_start+0x28>
		(udi_cdc_rx_pos[port] < udi_cdc_rx_buf_nb[port][buf_sel_trans])) {
80003ec2:	49 c9       	lddpc	r9,80003f30 <udi_cdc_rx_start+0x84>
80003ec4:	92 09       	ld.sh	r9,r9[0x0]
80003ec6:	49 ca       	lddpc	r10,80003f34 <udi_cdc_rx_start+0x88>
80003ec8:	f4 07 04 1a 	ld.sh	r10,r10[r7<<0x1]
80003ecc:	f2 0a 19 00 	cp.h	r10,r9
80003ed0:	e0 88 00 08 	brls	80003ee0 <udi_cdc_rx_start+0x34>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003ed4:	e6 18 00 01 	andh	r8,0x1,COH
80003ed8:	c0 21       	brne	80003edc <udi_cdc_rx_start+0x30>
      cpu_irq_enable();
80003eda:	d5 03       	csrf	0x10
   }

	barrier();
80003edc:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
		cpu_irq_restore(flags);
		return false;
	}

	// Change current buffer
	udi_cdc_rx_pos[port] = 0;
80003ee0:	30 0a       	mov	r10,0
80003ee2:	49 49       	lddpc	r9,80003f30 <udi_cdc_rx_start+0x84>
80003ee4:	b2 0a       	st.h	r9[0x0],r10
	udi_cdc_rx_buf_sel[port] = (buf_sel_trans==0)?1:0;
80003ee6:	58 07       	cp.w	r7,0
80003ee8:	5f 0a       	sreq	r10
80003eea:	49 09       	lddpc	r9,80003f28 <udi_cdc_rx_start+0x7c>
80003eec:	b2 8a       	st.b	r9[0x0],r10

	// Start transfer on RX
	udi_cdc_rx_trans_ongoing[port] = true;
80003eee:	30 1a       	mov	r10,1
80003ef0:	48 f9       	lddpc	r9,80003f2c <udi_cdc_rx_start+0x80>
80003ef2:	b2 8a       	st.b	r9[0x0],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80003ef4:	e6 18 00 01 	andh	r8,0x1,COH
80003ef8:	c0 21       	brne	80003efc <udi_cdc_rx_start+0x50>
      cpu_irq_enable();
80003efa:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	if (udi_cdc_multi_is_rx_ready(port)) {
80003efc:	30 0c       	mov	r12,0
80003efe:	f0 1f 00 0f 	mcall	80003f38 <udi_cdc_rx_start+0x8c>
80003f02:	c0 40       	breq	80003f0a <udi_cdc_rx_start+0x5e>
		UDI_CDC_RX_NOTIFY(port);
80003f04:	30 0c       	mov	r12,0
80003f06:	f0 1f 00 0e 	mcall	80003f3c <udi_cdc_rx_start+0x90>
#undef UDI_CDC_PORT_TO_DATA_EP_OUT
	default:
		ep = UDI_CDC_DATA_EP_OUT_0;
		break;
	}
	return udd_ep_run(ep,
80003f0a:	ee 07 00 27 	add	r7,r7,r7<<0x2
80003f0e:	a7 67       	lsl	r7,0x6
80003f10:	48 c8       	lddpc	r8,80003f40 <udi_cdc_rx_start+0x94>
80003f12:	e0 69 01 40 	mov	r9,320
80003f16:	48 ca       	lddpc	r10,80003f44 <udi_cdc_rx_start+0x98>
80003f18:	0e 0a       	add	r10,r7
80003f1a:	30 1b       	mov	r11,1
80003f1c:	30 2c       	mov	r12,2
80003f1e:	f0 1f 00 0b 	mcall	80003f48 <udi_cdc_rx_start+0x9c>
			true,
			udi_cdc_rx_buf[port][buf_sel_trans],
			UDI_CDC_RX_BUFFERS,
			udi_cdc_data_received);
}
80003f22:	e3 cd 80 80 	ldm	sp++,r7,pc
80003f26:	00 00       	add	r0,r0
80003f28:	00 00       	add	r0,r0
80003f2a:	09 a4       	ld.ub	r4,r4[0x2]
80003f2c:	00 00       	add	r0,r0
80003f2e:	0c 38       	cp.w	r8,r6
80003f30:	00 00       	add	r0,r0
80003f32:	09 9e       	ld.ub	lr,r4[0x1]
80003f34:	00 00       	add	r0,r0
80003f36:	09 98       	ld.ub	r8,r4[0x1]
80003f38:	80 00       	ld.sh	r0,r0[0x0]
80003f3a:	3e 9c       	mov	r12,-23
80003f3c:	80 00       	ld.sh	r0,r0[0x0]
80003f3e:	57 10       	stdsp	sp[0x1c4],r0
80003f40:	80 00       	ld.sh	r0,r0[0x0]
80003f42:	3f 4c       	mov	r12,-12
80003f44:	00 00       	add	r0,r0
80003f46:	09 b8       	ld.ub	r8,r4[0x3]
80003f48:	80 00       	ld.sh	r0,r0[0x0]
80003f4a:	30 10       	mov	r0,1

80003f4c <udi_cdc_data_received>:


static void udi_cdc_data_received(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
80003f4c:	d4 01       	pushm	lr
80003f4e:	14 9e       	mov	lr,r10
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
80003f50:	58 0c       	cp.w	r12,0
80003f52:	c2 01       	brne	80003f92 <udi_cdc_data_received+0x46>
		// Abort reception
		return;
	}
	buf_sel_trans = (udi_cdc_rx_buf_sel[port]==0)?1:0;
80003f54:	49 08       	lddpc	r8,80003f94 <udi_cdc_data_received+0x48>
80003f56:	11 88       	ld.ub	r8,r8[0x0]
80003f58:	58 08       	cp.w	r8,0
80003f5a:	5f 08       	sreq	r8
	if (!n) {
80003f5c:	58 0b       	cp.w	r11,0
80003f5e:	c1 11       	brne	80003f80 <udi_cdc_data_received+0x34>
		udd_ep_run( ep,
80003f60:	f0 0a 15 02 	lsl	r10,r8,0x2
80003f64:	10 0a       	add	r10,r8
80003f66:	a7 6a       	lsl	r10,0x6
80003f68:	fe c8 00 1c 	sub	r8,pc,28
80003f6c:	e0 69 01 40 	mov	r9,320
80003f70:	48 ab       	lddpc	r11,80003f98 <udi_cdc_data_received+0x4c>
80003f72:	f6 0a 00 0a 	add	r10,r11,r10
80003f76:	30 1b       	mov	r11,1
80003f78:	1c 9c       	mov	r12,lr
80003f7a:	f0 1f 00 09 	mcall	80003f9c <udi_cdc_data_received+0x50>
				true,
				udi_cdc_rx_buf[port][buf_sel_trans],
				UDI_CDC_RX_BUFFERS,
				udi_cdc_data_received);
		return;
80003f7e:	d8 02       	popm	pc
	}
	udi_cdc_rx_buf_nb[port][buf_sel_trans] = n;
80003f80:	48 89       	lddpc	r9,80003fa0 <udi_cdc_data_received+0x54>
80003f82:	f2 08 0a 1b 	st.h	r9[r8<<0x1],r11
	udi_cdc_rx_trans_ongoing[port] = false;
80003f86:	30 09       	mov	r9,0
80003f88:	48 78       	lddpc	r8,80003fa4 <udi_cdc_data_received+0x58>
80003f8a:	b0 89       	st.b	r8[0x0],r9
	udi_cdc_rx_start(port);
80003f8c:	30 0c       	mov	r12,0
80003f8e:	f0 1f 00 07 	mcall	80003fa8 <udi_cdc_data_received+0x5c>
80003f92:	d8 02       	popm	pc
80003f94:	00 00       	add	r0,r0
80003f96:	09 a4       	ld.ub	r4,r4[0x2]
80003f98:	00 00       	add	r0,r0
80003f9a:	09 b8       	ld.ub	r8,r4[0x3]
80003f9c:	80 00       	ld.sh	r0,r0[0x0]
80003f9e:	30 10       	mov	r0,1
80003fa0:	00 00       	add	r0,r0
80003fa2:	09 98       	ld.ub	r8,r4[0x1]
80003fa4:	00 00       	add	r0,r0
80003fa6:	0c 38       	cp.w	r8,r6
80003fa8:	80 00       	ld.sh	r0,r0[0x0]
80003faa:	3e ac       	mov	r12,-22

80003fac <udi_cdc_tx_send>:
	udi_cdc_tx_send(port);
}


static void udi_cdc_tx_send(uint8_t port)
{
80003fac:	eb cd 40 e0 	pushm	r5-r7,lr

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
#endif

	if (udi_cdc_tx_trans_ongoing[port]) {
80003fb0:	4c 28       	lddpc	r8,800040b8 <udi_cdc_tx_send+0x10c>
80003fb2:	11 88       	ld.ub	r8,r8[0x0]
80003fb4:	58 08       	cp.w	r8,0
80003fb6:	e0 81 00 7e 	brne	800040b2 <udi_cdc_tx_send+0x106>
		return; // Already on going or wait next SOF to send next data
	}
	if (udd_is_high_speed()) {
80003fba:	f0 1f 00 41 	mcall	800040bc <udi_cdc_tx_send+0x110>
80003fbe:	c0 a0       	breq	80003fd2 <udi_cdc_tx_send+0x26>
		if (udi_cdc_tx_sof_num[port] == udd_get_micro_frame_number()) {
80003fc0:	4c 08       	lddpc	r8,800040c0 <udi_cdc_tx_send+0x114>
80003fc2:	90 07       	ld.sh	r7,r8[0x0]
80003fc4:	f0 1f 00 40 	mcall	800040c4 <udi_cdc_tx_send+0x118>
80003fc8:	f8 07 19 00 	cp.h	r7,r12
80003fcc:	c0 a1       	brne	80003fe0 <udi_cdc_tx_send+0x34>
80003fce:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
			return; // Wait next SOF to send next data
		}
	}else{
		if (udi_cdc_tx_sof_num[port] == udd_get_frame_number()) {
80003fd2:	4b c8       	lddpc	r8,800040c0 <udi_cdc_tx_send+0x114>
80003fd4:	90 07       	ld.sh	r7,r8[0x0]
80003fd6:	f0 1f 00 3d 	mcall	800040c8 <udi_cdc_tx_send+0x11c>
80003fda:	f8 07 19 00 	cp.h	r7,r12
80003fde:	c6 a0       	breq	800040b2 <udi_cdc_tx_send+0x106>

static inline irqflags_t cpu_irq_save(void)
{
	irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80003fe0:	e1 b6 00 00 	mfsr	r6,0x0
	cpu_irq_disable();
80003fe4:	d3 03       	ssrf	0x10
			return; // Wait next SOF to send next data
		}
	}

	flags = cpu_irq_save(); // to protect udi_cdc_tx_buf_sel
	buf_sel_trans = udi_cdc_tx_buf_sel[port];
80003fe6:	4b a8       	lddpc	r8,800040cc <udi_cdc_tx_send+0x120>
80003fe8:	11 87       	ld.ub	r7,r8[0x0]
	if (udi_cdc_tx_buf_nb[port][buf_sel_trans] == 0) {
80003fea:	4b a8       	lddpc	r8,800040d0 <udi_cdc_tx_send+0x124>
80003fec:	f0 07 04 19 	ld.sh	r9,r8[r7<<0x1]
80003ff0:	30 08       	mov	r8,0
80003ff2:	f0 09 19 00 	cp.h	r9,r8
80003ff6:	c2 01       	brne	80004036 <udi_cdc_tx_send+0x8a>
		sof_zlp_counter++;
80003ff8:	4b 78       	lddpc	r8,800040d4 <udi_cdc_tx_send+0x128>
80003ffa:	90 09       	ld.sh	r9,r8[0x0]
80003ffc:	2f f9       	sub	r9,-1
80003ffe:	b0 09       	st.h	r8[0x0],r9
		if (((!udd_is_high_speed()) && (sof_zlp_counter < 100))
80004000:	f0 1f 00 2f 	mcall	800040bc <udi_cdc_tx_send+0x110>
80004004:	c0 81       	brne	80004014 <udi_cdc_tx_send+0x68>
80004006:	4b 48       	lddpc	r8,800040d4 <udi_cdc_tx_send+0x128>
80004008:	90 09       	ld.sh	r9,r8[0x0]
8000400a:	36 38       	mov	r8,99
8000400c:	f0 09 19 00 	cp.h	r9,r8
80004010:	e0 88 00 0d 	brls	8000402a <udi_cdc_tx_send+0x7e>
80004014:	f0 1f 00 2a 	mcall	800040bc <udi_cdc_tx_send+0x110>
80004018:	c0 f0       	breq	80004036 <udi_cdc_tx_send+0x8a>
8000401a:	4a f8       	lddpc	r8,800040d4 <udi_cdc_tx_send+0x128>
8000401c:	90 09       	ld.sh	r9,r8[0x0]
8000401e:	e0 68 03 1f 	mov	r8,799
80004022:	f0 09 19 00 	cp.h	r9,r8
80004026:	e0 8b 00 08 	brhi	80004036 <udi_cdc_tx_send+0x8a>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000402a:	e6 16 00 01 	andh	r6,0x1,COH
8000402e:	c0 21       	brne	80004032 <udi_cdc_tx_send+0x86>
      cpu_irq_enable();
80004030:	d5 03       	csrf	0x10
				|| (udd_is_high_speed() && (sof_zlp_counter < 800))) {
			cpu_irq_restore(flags);
			return;
80004032:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
		}
	}
	sof_zlp_counter = 0;
80004036:	30 09       	mov	r9,0
80004038:	4a 78       	lddpc	r8,800040d4 <udi_cdc_tx_send+0x128>
8000403a:	b0 09       	st.h	r8[0x0],r9

	if (!udi_cdc_tx_both_buf_to_send[port]) {
8000403c:	4a 78       	lddpc	r8,800040d8 <udi_cdc_tx_send+0x12c>
8000403e:	11 88       	ld.ub	r8,r8[0x0]
80004040:	58 08       	cp.w	r8,0
80004042:	c0 61       	brne	8000404e <udi_cdc_tx_send+0xa2>
		// Send current Buffer
		// and switch the current buffer
		udi_cdc_tx_buf_sel[port] = (buf_sel_trans==0)?1:0;
80004044:	58 07       	cp.w	r7,0
80004046:	5f 09       	sreq	r9
80004048:	4a 18       	lddpc	r8,800040cc <udi_cdc_tx_send+0x120>
8000404a:	b0 89       	st.b	r8[0x0],r9
8000404c:	c0 38       	rjmp	80004052 <udi_cdc_tx_send+0xa6>
	}else{
		// Send the other Buffer
		// and no switch the current buffer
		buf_sel_trans = (buf_sel_trans==0)?1:0;
8000404e:	58 07       	cp.w	r7,0
80004050:	5f 07       	sreq	r7
	}
	udi_cdc_tx_trans_ongoing[port] = true;
80004052:	30 19       	mov	r9,1
80004054:	49 98       	lddpc	r8,800040b8 <udi_cdc_tx_send+0x10c>
80004056:	b0 89       	st.b	r8[0x0],r9
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80004058:	e6 16 00 01 	andh	r6,0x1,COH
8000405c:	c0 21       	brne	80004060 <udi_cdc_tx_send+0xb4>
      cpu_irq_enable();
8000405e:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);

	b_short_packet = (udi_cdc_tx_buf_nb[port][buf_sel_trans] != UDI_CDC_TX_BUFFERS);
80004060:	0e 95       	mov	r5,r7
80004062:	49 c8       	lddpc	r8,800040d0 <udi_cdc_tx_send+0x124>
80004064:	f0 07 04 19 	ld.sh	r9,r8[r7<<0x1]
80004068:	e0 68 01 40 	mov	r8,320
8000406c:	f0 09 19 00 	cp.h	r9,r8
80004070:	5f 16       	srne	r6
	if (b_short_packet) {
80004072:	58 06       	cp.w	r6,0
80004074:	c0 e0       	breq	80004090 <udi_cdc_tx_send+0xe4>
		if (udd_is_high_speed()) {
80004076:	f0 1f 00 12 	mcall	800040bc <udi_cdc_tx_send+0x110>
8000407a:	c0 60       	breq	80004086 <udi_cdc_tx_send+0xda>
			udi_cdc_tx_sof_num[port] = udd_get_micro_frame_number();
8000407c:	f0 1f 00 12 	mcall	800040c4 <udi_cdc_tx_send+0x118>
80004080:	49 08       	lddpc	r8,800040c0 <udi_cdc_tx_send+0x114>
80004082:	b0 0c       	st.h	r8[0x0],r12
80004084:	c0 98       	rjmp	80004096 <udi_cdc_tx_send+0xea>
		}else{
			udi_cdc_tx_sof_num[port] = udd_get_frame_number();
80004086:	f0 1f 00 11 	mcall	800040c8 <udi_cdc_tx_send+0x11c>
8000408a:	48 e8       	lddpc	r8,800040c0 <udi_cdc_tx_send+0x114>
8000408c:	b0 0c       	st.h	r8[0x0],r12
8000408e:	c0 48       	rjmp	80004096 <udi_cdc_tx_send+0xea>
		}
	}else{
		udi_cdc_tx_sof_num[port] = 0; // Force next transfer without wait SOF
80004090:	30 09       	mov	r9,0
80004092:	48 c8       	lddpc	r8,800040c0 <udi_cdc_tx_send+0x114>
80004094:	b0 09       	st.h	r8[0x0],r9
#undef UDI_CDC_PORT_TO_DATA_EP_IN
	default:
		ep = UDI_CDC_DATA_EP_IN_0;
		break;
	}
	udd_ep_run( ep,
80004096:	ee 07 00 27 	add	r7,r7,r7<<0x2
8000409a:	a7 67       	lsl	r7,0x6
8000409c:	49 08       	lddpc	r8,800040dc <udi_cdc_tx_send+0x130>
8000409e:	48 d9       	lddpc	r9,800040d0 <udi_cdc_tx_send+0x124>
800040a0:	f2 05 05 19 	ld.uh	r9,r9[r5<<0x1]
800040a4:	48 fa       	lddpc	r10,800040e0 <udi_cdc_tx_send+0x134>
800040a6:	0e 0a       	add	r10,r7
800040a8:	0c 9b       	mov	r11,r6
800040aa:	e0 6c 00 81 	mov	r12,129
800040ae:	f0 1f 00 0e 	mcall	800040e4 <udi_cdc_tx_send+0x138>
800040b2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800040b6:	00 00       	add	r0,r0
800040b8:	00 00       	add	r0,r0
800040ba:	09 a8       	ld.ub	r8,r4[0x2]
800040bc:	80 00       	ld.sh	r0,r0[0x0]
800040be:	2b 94       	sub	r4,-71
800040c0:	00 00       	add	r0,r0
800040c2:	09 a0       	ld.ub	r0,r4[0x2]
800040c4:	80 00       	ld.sh	r0,r0[0x0]
800040c6:	2b d0       	sub	r0,-67
800040c8:	80 00       	ld.sh	r0,r0[0x0]
800040ca:	2b c4       	sub	r4,-68
800040cc:	00 00       	add	r0,r0
800040ce:	07 10       	ld.sh	r0,r3++
800040d0:	00 00       	add	r0,r0
800040d2:	07 14       	ld.sh	r4,r3++
800040d4:	00 00       	add	r0,r0
800040d6:	07 0c       	ld.w	r12,r3++
800040d8:	00 00       	add	r0,r0
800040da:	0c 3c       	cp.w	r12,r6
800040dc:	80 00       	ld.sh	r0,r0[0x0]
800040de:	40 f8       	lddsp	r8,sp[0x3c]
800040e0:	00 00       	add	r0,r0
800040e2:	07 18       	ld.sh	r8,r3++
800040e4:	80 00       	ld.sh	r0,r0[0x0]
800040e6:	30 10       	mov	r0,1

800040e8 <udi_cdc_data_sof_notify>:
{
	return 0;      // CDC don't have multiple alternate setting
}

void udi_cdc_data_sof_notify(void)
{
800040e8:	d4 01       	pushm	lr
	static uint8_t port_notify = 0;

	// A call of udi_cdc_data_sof_notify() is done for each port
	udi_cdc_tx_send(port_notify);
800040ea:	30 0c       	mov	r12,0
800040ec:	f0 1f 00 02 	mcall	800040f4 <udi_cdc_data_sof_notify+0xc>
	port_notify++;
	if (port_notify >= UDI_CDC_PORT_NB) {
		port_notify = 0;
	}
#endif
}
800040f0:	d8 02       	popm	pc
800040f2:	00 00       	add	r0,r0
800040f4:	80 00       	ld.sh	r0,r0[0x0]
800040f6:	3f ac       	mov	r12,-6

800040f8 <udi_cdc_data_sent>:
	udi_cdc_rx_start(port);
}


static void udi_cdc_data_sent(udd_ep_status_t status, iram_size_t n, udd_ep_id_t ep)
{
800040f8:	d4 01       	pushm	lr
	default:
		port = 0;
		break;
	}

	if (UDD_EP_TRANSFER_OK != status) {
800040fa:	58 0c       	cp.w	r12,0
800040fc:	c1 21       	brne	80004120 <udi_cdc_data_sent+0x28>
		// Abort transfer
		return;
	}
	udi_cdc_tx_buf_nb[port][(udi_cdc_tx_buf_sel[port]==0)?1:0] = 0;
800040fe:	48 a8       	lddpc	r8,80004124 <udi_cdc_data_sent+0x2c>
80004100:	11 88       	ld.ub	r8,r8[0x0]
80004102:	58 08       	cp.w	r8,0
80004104:	f9 b9 01 00 	movne	r9,0
80004108:	f9 b9 00 02 	moveq	r9,2
8000410c:	30 08       	mov	r8,0
8000410e:	48 7a       	lddpc	r10,80004128 <udi_cdc_data_sent+0x30>
80004110:	f4 09 0a 08 	st.h	r10[r9],r8
	udi_cdc_tx_both_buf_to_send[port] = false;
80004114:	48 69       	lddpc	r9,8000412c <udi_cdc_data_sent+0x34>
80004116:	b2 88       	st.b	r9[0x0],r8
	udi_cdc_tx_trans_ongoing[port] = false;
80004118:	48 69       	lddpc	r9,80004130 <udi_cdc_data_sent+0x38>
8000411a:	b2 88       	st.b	r9[0x0],r8

	if (n != 0) {
		UDI_CDC_TX_EMPTY_NOTIFY(port);
	}
	udi_cdc_tx_send(port);
8000411c:	f0 1f 00 06 	mcall	80004134 <udi_cdc_data_sent+0x3c>
80004120:	d8 02       	popm	pc
80004122:	00 00       	add	r0,r0
80004124:	00 00       	add	r0,r0
80004126:	07 10       	ld.sh	r0,r3++
80004128:	00 00       	add	r0,r0
8000412a:	07 14       	ld.sh	r4,r3++
8000412c:	00 00       	add	r0,r0
8000412e:	0c 3c       	cp.w	r12,r6
80004130:	00 00       	add	r0,r0
80004132:	09 a8       	ld.ub	r8,r4[0x2]
80004134:	80 00       	ld.sh	r0,r0[0x0]
80004136:	3f ac       	mov	r12,-6

80004138 <udi_cdc_data_enable>:
	udi_cdc_nb_comm_enabled++;
	return true;
}

bool udi_cdc_data_enable(void)
{
80004138:	eb cd 40 c0 	pushm	r6-r7,lr
	uint8_t port;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_data_enabled = 0;
8000413c:	30 07       	mov	r7,0
8000413e:	49 88       	lddpc	r8,8000419c <udi_cdc_data_enable+0x64>
80004140:	b0 87       	st.b	r8[0x0],r7
	}
	port = udi_cdc_nb_data_enabled;
#endif

	// Initialize TX management
	udi_cdc_tx_trans_ongoing[port] = false;
80004142:	49 88       	lddpc	r8,800041a0 <udi_cdc_data_enable+0x68>
80004144:	b0 87       	st.b	r8[0x0],r7
	udi_cdc_tx_both_buf_to_send[port] = false;
80004146:	49 88       	lddpc	r8,800041a4 <udi_cdc_data_enable+0x6c>
80004148:	b0 87       	st.b	r8[0x0],r7
	udi_cdc_tx_buf_sel[port] = 0;
8000414a:	49 88       	lddpc	r8,800041a8 <udi_cdc_data_enable+0x70>
8000414c:	b0 87       	st.b	r8[0x0],r7
	udi_cdc_tx_buf_nb[port][0] = 0;
8000414e:	49 88       	lddpc	r8,800041ac <udi_cdc_data_enable+0x74>
80004150:	30 06       	mov	r6,0
80004152:	b0 06       	st.h	r8[0x0],r6
	udi_cdc_tx_buf_nb[port][1] = 0;
80004154:	b0 16       	st.h	r8[0x2],r6
	udi_cdc_tx_sof_num[port] = 0;
80004156:	49 78       	lddpc	r8,800041b0 <udi_cdc_data_enable+0x78>
80004158:	b0 06       	st.h	r8[0x0],r6
	udi_cdc_tx_send(port);
8000415a:	30 0c       	mov	r12,0
8000415c:	f0 1f 00 16 	mcall	800041b4 <udi_cdc_data_enable+0x7c>

	// Initialize RX management
	udi_cdc_rx_trans_ongoing[port] = false;
80004160:	49 68       	lddpc	r8,800041b8 <udi_cdc_data_enable+0x80>
80004162:	b0 87       	st.b	r8[0x0],r7
	udi_cdc_rx_buf_sel[port] = 0;
80004164:	49 68       	lddpc	r8,800041bc <udi_cdc_data_enable+0x84>
80004166:	b0 87       	st.b	r8[0x0],r7
	udi_cdc_rx_buf_nb[port][0] = 0;
80004168:	49 68       	lddpc	r8,800041c0 <udi_cdc_data_enable+0x88>
8000416a:	b0 06       	st.h	r8[0x0],r6
	udi_cdc_rx_pos[port] = 0;
8000416c:	49 68       	lddpc	r8,800041c4 <udi_cdc_data_enable+0x8c>
8000416e:	b0 06       	st.h	r8[0x0],r6
	if (!udi_cdc_rx_start(port)) {
80004170:	30 0c       	mov	r12,0
80004172:	f0 1f 00 16 	mcall	800041c8 <udi_cdc_data_enable+0x90>
80004176:	c1 00       	breq	80004196 <udi_cdc_data_enable+0x5e>
		return false;
	}
	udi_cdc_nb_data_enabled++;
80004178:	48 98       	lddpc	r8,8000419c <udi_cdc_data_enable+0x64>
8000417a:	11 89       	ld.ub	r9,r8[0x0]
8000417c:	2f f9       	sub	r9,-1
8000417e:	b0 89       	st.b	r8[0x0],r9
	if (udi_cdc_nb_data_enabled == UDI_CDC_PORT_NB) {
80004180:	11 89       	ld.ub	r9,r8[0x0]
80004182:	30 18       	mov	r8,1
80004184:	f0 09 18 00 	cp.b	r9,r8
80004188:	c0 30       	breq	8000418e <udi_cdc_data_enable+0x56>
8000418a:	e3 cf 90 c0 	ldm	sp++,r6-r7,pc,r12=1
		udi_cdc_data_running = true;
8000418e:	30 19       	mov	r9,1
80004190:	48 f8       	lddpc	r8,800041cc <udi_cdc_data_enable+0x94>
80004192:	b0 89       	st.b	r8[0x0],r9
80004194:	30 1c       	mov	r12,1
	}
	return true;
}
80004196:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000419a:	00 00       	add	r0,r0
8000419c:	00 00       	add	r0,r0
8000419e:	07 0e       	ld.w	lr,r3++
800041a0:	00 00       	add	r0,r0
800041a2:	09 a8       	ld.ub	r8,r4[0x2]
800041a4:	00 00       	add	r0,r0
800041a6:	0c 3c       	cp.w	r12,r6
800041a8:	00 00       	add	r0,r0
800041aa:	07 10       	ld.sh	r0,r3++
800041ac:	00 00       	add	r0,r0
800041ae:	07 14       	ld.sh	r4,r3++
800041b0:	00 00       	add	r0,r0
800041b2:	09 a0       	ld.ub	r0,r4[0x2]
800041b4:	80 00       	ld.sh	r0,r0[0x0]
800041b6:	3f ac       	mov	r12,-6
800041b8:	00 00       	add	r0,r0
800041ba:	0c 38       	cp.w	r8,r6
800041bc:	00 00       	add	r0,r0
800041be:	09 a4       	ld.ub	r4,r4[0x2]
800041c0:	00 00       	add	r0,r0
800041c2:	09 98       	ld.ub	r8,r4[0x1]
800041c4:	00 00       	add	r0,r0
800041c6:	09 9e       	ld.ub	lr,r4[0x1]
800041c8:	80 00       	ld.sh	r0,r0[0x0]
800041ca:	3e ac       	mov	r12,-22
800041cc:	00 00       	add	r0,r0
800041ce:	09 a2       	ld.ub	r2,r4[0x2]

800041d0 <udi_cdc_comm_setup>:
	UDI_CDC_DISABLE_EXT(port);
	udi_cdc_data_running = false;
}

bool udi_cdc_comm_setup(void)
{
800041d0:	d4 01       	pushm	lr
	uint8_t port = udi_cdc_setup_to_port();
800041d2:	f0 1f 00 29 	mcall	80004274 <udi_cdc_comm_setup+0xa4>

	if (Udd_setup_is_in()) {
800041d6:	4a 98       	lddpc	r8,80004278 <udi_cdc_comm_setup+0xa8>
800041d8:	11 88       	ld.ub	r8,r8[0x0]
800041da:	30 09       	mov	r9,0
800041dc:	f2 08 18 00 	cp.b	r8,r9
800041e0:	c1 d4       	brge	8000421a <udi_cdc_comm_setup+0x4a>
		// GET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
800041e2:	e2 18 00 60 	andl	r8,0x60,COH
800041e6:	e0 48 00 20 	cp.w	r8,32
800041ea:	c4 31       	brne	80004270 <udi_cdc_comm_setup+0xa0>
			// Requests Class Interface Get
			switch (udd_g_ctrlreq.req.bRequest) {
800041ec:	4a 38       	lddpc	r8,80004278 <udi_cdc_comm_setup+0xa8>
800041ee:	11 99       	ld.ub	r9,r8[0x1]
800041f0:	32 18       	mov	r8,33
800041f2:	f0 09 18 00 	cp.b	r9,r8
800041f6:	c3 d1       	brne	80004270 <udi_cdc_comm_setup+0xa0>
			case USB_REQ_CDC_GET_LINE_CODING:
				// Get configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
800041f8:	4a 08       	lddpc	r8,80004278 <udi_cdc_comm_setup+0xa8>
800041fa:	90 39       	ld.sh	r9,r8[0x6]
800041fc:	30 78       	mov	r8,7
800041fe:	f0 09 19 00 	cp.h	r9,r8
80004202:	c3 71       	brne	80004270 <udi_cdc_comm_setup+0xa0>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.payload =
80004204:	49 d8       	lddpc	r8,80004278 <udi_cdc_comm_setup+0xa8>
80004206:	f8 09 15 03 	lsl	r9,r12,0x3
8000420a:	f2 0c 01 0c 	sub	r12,r9,r12
8000420e:	49 c9       	lddpc	r9,8000427c <udi_cdc_comm_setup+0xac>
80004210:	18 09       	add	r9,r12
80004212:	91 29       	st.w	r8[0x8],r9
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
80004214:	30 79       	mov	r9,7
80004216:	b0 69       	st.h	r8[0xc],r9
80004218:	da 0a       	popm	pc,r12=1
			}
		}
	}
	if (Udd_setup_is_out()) {
		// SET Interface Requests
		if (Udd_setup_type() == USB_REQ_TYPE_CLASS) {
8000421a:	e2 18 00 60 	andl	r8,0x60,COH
8000421e:	e0 48 00 20 	cp.w	r8,32
80004222:	c2 71       	brne	80004270 <udi_cdc_comm_setup+0xa0>
			// Requests Class Interface Set
			switch (udd_g_ctrlreq.req.bRequest) {
80004224:	49 58       	lddpc	r8,80004278 <udi_cdc_comm_setup+0xa8>
80004226:	11 98       	ld.ub	r8,r8[0x1]
80004228:	32 09       	mov	r9,32
8000422a:	f2 08 18 00 	cp.b	r8,r9
8000422e:	c0 60       	breq	8000423a <udi_cdc_comm_setup+0x6a>
80004230:	32 29       	mov	r9,34
80004232:	f2 08 18 00 	cp.b	r8,r9
80004236:	c1 d1       	brne	80004270 <udi_cdc_comm_setup+0xa0>
80004238:	c1 58       	rjmp	80004262 <udi_cdc_comm_setup+0x92>
			case USB_REQ_CDC_SET_LINE_CODING:
				// Change configuration of CDC line
				if (sizeof(usb_cdc_line_coding_t) !=
8000423a:	49 08       	lddpc	r8,80004278 <udi_cdc_comm_setup+0xa8>
8000423c:	90 39       	ld.sh	r9,r8[0x6]
8000423e:	30 78       	mov	r8,7
80004240:	f0 09 19 00 	cp.h	r9,r8
80004244:	c1 61       	brne	80004270 <udi_cdc_comm_setup+0xa0>
						udd_g_ctrlreq.req.wLength)
					return false; // Error for USB host
				udd_g_ctrlreq.callback =
80004246:	48 d8       	lddpc	r8,80004278 <udi_cdc_comm_setup+0xa8>
80004248:	48 e9       	lddpc	r9,80004280 <udi_cdc_comm_setup+0xb0>
8000424a:	91 49       	st.w	r8[0x10],r9
						udi_cdc_line_coding_received;
				udd_g_ctrlreq.payload =
8000424c:	f8 09 15 03 	lsl	r9,r12,0x3
80004250:	f2 0c 01 0c 	sub	r12,r9,r12
80004254:	48 a9       	lddpc	r9,8000427c <udi_cdc_comm_setup+0xac>
80004256:	f2 0c 00 0c 	add	r12,r9,r12
8000425a:	91 2c       	st.w	r8[0x8],r12
						(uint8_t *) &
						udi_cdc_line_coding[port];
				udd_g_ctrlreq.payload_size =
8000425c:	30 79       	mov	r9,7
8000425e:	b0 69       	st.h	r8[0xc],r9
80004260:	da 0a       	popm	pc,r12=1
						sizeof(usb_cdc_line_coding_t);
				return true;
			case USB_REQ_CDC_SET_CONTROL_LINE_STATE:
				// According cdc spec 1.1 chapter 6.2.14
				UDI_CDC_SET_DTR_EXT(port, (0 !=
80004262:	48 68       	lddpc	r8,80004278 <udi_cdc_comm_setup+0xa8>
80004264:	90 9b       	ld.uh	r11,r8[0x2]
80004266:	f7 db c0 01 	bfextu	r11,r11,0x0,0x1
8000426a:	f0 1f 00 07 	mcall	80004284 <udi_cdc_comm_setup+0xb4>
8000426e:	da 0a       	popm	pc,r12=1
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_DTE_PRESENT)));
				UDI_CDC_SET_RTS_EXT(port, (0 !=
						(udd_g_ctrlreq.req.wValue
						 & CDC_CTRL_SIGNAL_ACTIVATE_CARRIER)));
				return true;
80004270:	d8 0a       	popm	pc,r12=0
80004272:	00 00       	add	r0,r0
80004274:	80 00       	ld.sh	r0,r0[0x0]
80004276:	3d 54       	mov	r4,-43
80004278:	00 00       	add	r0,r0
8000427a:	0f 60       	ld.uh	r0,--r7
8000427c:	00 00       	add	r0,r0
8000427e:	07 05       	ld.w	r5,r3++
80004280:	80 00       	ld.sh	r0,r0[0x0]
80004282:	42 88       	lddsp	r8,sp[0xa0]
80004284:	80 00       	ld.sh	r0,r0[0x0]
80004286:	4e b8       	lddpc	r8,80004430 <udc_update_iface_desc+0x78>

80004288 <udi_cdc_line_coding_received>:
	}
	return port;
}

static void udi_cdc_line_coding_received(void)
{
80004288:	d4 01       	pushm	lr
	uint8_t port = udi_cdc_setup_to_port();
8000428a:	f0 1f 00 06 	mcall	800042a0 <udi_cdc_line_coding_received+0x18>
	UNUSED(port);

	UDI_CDC_SET_CODING_EXT(port, (&udi_cdc_line_coding[port]));
8000428e:	f8 08 15 03 	lsl	r8,r12,0x3
80004292:	18 18       	sub	r8,r12
80004294:	48 4b       	lddpc	r11,800042a4 <udi_cdc_line_coding_received+0x1c>
80004296:	10 0b       	add	r11,r8
80004298:	f0 1f 00 04 	mcall	800042a8 <udi_cdc_line_coding_received+0x20>
}
8000429c:	d8 02       	popm	pc
8000429e:	00 00       	add	r0,r0
800042a0:	80 00       	ld.sh	r0,r0[0x0]
800042a2:	3d 54       	mov	r4,-43
800042a4:	00 00       	add	r0,r0
800042a6:	07 05       	ld.w	r5,r3++
800042a8:	80 00       	ld.sh	r0,r0[0x0]
800042aa:	57 12       	stdsp	sp[0x1c4],r2

800042ac <udi_cdc_data_disable>:
	Assert(udi_cdc_nb_comm_enabled != 0);
	udi_cdc_nb_comm_enabled--;
}

void udi_cdc_data_disable(void)
{
800042ac:	d4 01       	pushm	lr
	uint8_t port;
	UNUSED(port);

	Assert(udi_cdc_nb_data_enabled != 0);
	udi_cdc_nb_data_enabled--;
800042ae:	48 68       	lddpc	r8,800042c4 <udi_cdc_data_disable+0x18>
800042b0:	11 89       	ld.ub	r9,r8[0x0]
800042b2:	20 19       	sub	r9,1
800042b4:	b0 89       	st.b	r8[0x0],r9
	port = udi_cdc_nb_data_enabled;
800042b6:	11 8c       	ld.ub	r12,r8[0x0]
	UDI_CDC_DISABLE_EXT(port);
800042b8:	f0 1f 00 04 	mcall	800042c8 <udi_cdc_data_disable+0x1c>
	udi_cdc_data_running = false;
800042bc:	30 09       	mov	r9,0
800042be:	48 48       	lddpc	r8,800042cc <udi_cdc_data_disable+0x20>
800042c0:	b0 89       	st.b	r8[0x0],r9
}
800042c2:	d8 02       	popm	pc
800042c4:	00 00       	add	r0,r0
800042c6:	07 0e       	ld.w	lr,r3++
800042c8:	80 00       	ld.sh	r0,r0[0x0]
800042ca:	4a e4       	lddpc	r4,80004380 <udc_sof_notify+0x38>
800042cc:	00 00       	add	r0,r0
800042ce:	09 a2       	ld.ub	r2,r4[0x2]

800042d0 <udi_cdc_comm_enable>:
static volatile bool udi_cdc_tx_both_buf_to_send[UDI_CDC_PORT_NB];

//@}

bool udi_cdc_comm_enable(void)
{
800042d0:	eb cd 40 80 	pushm	r7,lr
	uint8_t port;
	uint8_t iface_comm_num;

#if UDI_CDC_PORT_NB == 1 // To optimize code
	port = 0;
	udi_cdc_nb_comm_enabled = 0;
800042d4:	30 0a       	mov	r10,0
800042d6:	49 78       	lddpc	r8,80004330 <udi_cdc_comm_enable+0x60>
800042d8:	b0 8a       	st.b	r8[0x0],r10
	}
	port = udi_cdc_nb_comm_enabled;
#endif

	// Initialize control signal management
	udi_cdc_state[port] = CPU_TO_LE16(0);
800042da:	30 09       	mov	r9,0
800042dc:	49 68       	lddpc	r8,80004334 <udi_cdc_comm_enable+0x64>
800042de:	b0 09       	st.h	r8[0x0],r9

	uid_cdc_state_msg[port].header.bmRequestType =
800042e0:	49 68       	lddpc	r8,80004338 <udi_cdc_comm_enable+0x68>
800042e2:	3a 1b       	mov	r11,-95
800042e4:	b0 8b       	st.b	r8[0x0],r11
			USB_REQ_DIR_IN | USB_REQ_TYPE_CLASS |
			USB_REQ_RECIP_INTERFACE;
	uid_cdc_state_msg[port].header.bNotification = USB_REQ_CDC_NOTIFY_SERIAL_STATE;
800042e6:	32 0b       	mov	r11,32
800042e8:	b0 9b       	st.b	r8[0x1],r11
	uid_cdc_state_msg[port].header.wValue = LE16(0);
800042ea:	b0 19       	st.h	r8[0x2],r9
	default:
		iface_comm_num = UDI_CDC_COMM_IFACE_NUMBER_0;
		break;
	}

	uid_cdc_state_msg[port].header.wIndex = LE16(iface_comm_num);
800042ec:	b0 29       	st.h	r8[0x4],r9
	uid_cdc_state_msg[port].header.wLength = LE16(2);
800042ee:	e0 6b 02 00 	mov	r11,512
800042f2:	b0 3b       	st.h	r8[0x6],r11
	uid_cdc_state_msg[port].value = CPU_TO_LE16(0);
800042f4:	b0 49       	st.h	r8[0x8],r9

	udi_cdc_line_coding[port].dwDTERate = CPU_TO_LE32(UDI_CDC_DEFAULT_RATE);
800042f6:	49 2b       	lddpc	r11,8000433c <udi_cdc_comm_enable+0x6c>
800042f8:	30 07       	mov	r7,0
800042fa:	b6 89       	st.b	r11[0x0],r9
800042fc:	3c 28       	mov	r8,-62
800042fe:	b6 98       	st.b	r11[0x1],r8
80004300:	30 18       	mov	r8,1
80004302:	b6 a8       	st.b	r11[0x2],r8
80004304:	b6 ba       	st.b	r11[0x3],r10
	udi_cdc_line_coding[port].bCharFormat = UDI_CDC_DEFAULT_STOPBITS;
80004306:	b6 ca       	st.b	r11[0x4],r10
	udi_cdc_line_coding[port].bParityType = UDI_CDC_DEFAULT_PARITY;
80004308:	b6 da       	st.b	r11[0x5],r10
	udi_cdc_line_coding[port].bDataBits = UDI_CDC_DEFAULT_DATABITS;
8000430a:	30 88       	mov	r8,8
8000430c:	b6 e8       	st.b	r11[0x6],r8
	// Call application callback
	// to initialize memories or indicate that interface is enabled
	UDI_CDC_SET_CODING_EXT(port,(&udi_cdc_line_coding[port]));
8000430e:	0e 9c       	mov	r12,r7
80004310:	f0 1f 00 0c 	mcall	80004340 <udi_cdc_comm_enable+0x70>
	if (!UDI_CDC_ENABLE_EXT(port)) {
80004314:	0e 9c       	mov	r12,r7
80004316:	f0 1f 00 0c 	mcall	80004344 <udi_cdc_comm_enable+0x74>
8000431a:	c0 41       	brne	80004322 <udi_cdc_comm_enable+0x52>
8000431c:	0e 9c       	mov	r12,r7
8000431e:	e3 cd 80 80 	ldm	sp++,r7,pc
		return false;
	}
	udi_cdc_nb_comm_enabled++;
80004322:	48 48       	lddpc	r8,80004330 <udi_cdc_comm_enable+0x60>
80004324:	11 89       	ld.ub	r9,r8[0x0]
80004326:	2f f9       	sub	r9,-1
80004328:	b0 89       	st.b	r8[0x0],r9
8000432a:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
8000432e:	00 00       	add	r0,r0
80004330:	00 00       	add	r0,r0
80004332:	09 9c       	ld.ub	r12,r4[0x1]
80004334:	00 00       	add	r0,r0
80004336:	0c 40       	or	r0,r6
80004338:	00 00       	add	r0,r0
8000433a:	09 ac       	ld.ub	r12,r4[0x2]
8000433c:	00 00       	add	r0,r0
8000433e:	07 05       	ld.w	r5,r3++
80004340:	80 00       	ld.sh	r0,r0[0x0]
80004342:	57 12       	stdsp	sp[0x1c4],r2
80004344:	80 00       	ld.sh	r0,r0[0x0]
80004346:	4a d8       	lddpc	r8,800043f8 <udc_update_iface_desc+0x40>

80004348 <udc_sof_notify>:
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}

void udc_sof_notify(void)
{
80004348:	eb cd 40 c0 	pushm	r6-r7,lr
	uint8_t iface_num;

	if (udc_num_configuration) {
8000434c:	49 18       	lddpc	r8,80004390 <udc_sof_notify+0x48>
8000434e:	11 89       	ld.ub	r9,r8[0x0]
80004350:	30 08       	mov	r8,0
80004352:	f0 09 18 00 	cp.b	r9,r8
80004356:	c1 b0       	breq	8000438c <udc_sof_notify+0x44>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
80004358:	48 f8       	lddpc	r8,80004394 <udc_sof_notify+0x4c>
8000435a:	70 08       	ld.w	r8,r8[0x0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
8000435c:	70 09       	ld.w	r9,r8[0x0]
8000435e:	13 ca       	ld.ub	r10,r9[0x4]
80004360:	30 09       	mov	r9,0
80004362:	f2 0a 18 00 	cp.b	r10,r9
80004366:	c1 30       	breq	8000438c <udc_sof_notify+0x44>
80004368:	30 07       	mov	r7,0
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
8000436a:	48 b6       	lddpc	r6,80004394 <udc_sof_notify+0x4c>
				iface_num++) {
			if (udc_ptr_conf->udi_apis[iface_num]->sof_notify != NULL) {
8000436c:	70 18       	ld.w	r8,r8[0x4]
8000436e:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
80004372:	70 48       	ld.w	r8,r8[0x10]
80004374:	58 08       	cp.w	r8,0
80004376:	c0 20       	breq	8000437a <udc_sof_notify+0x32>
				udc_ptr_conf->udi_apis[iface_num]->sof_notify();
80004378:	5d 18       	icall	r8
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
8000437a:	2f f7       	sub	r7,-1
8000437c:	5c 57       	castu.b	r7
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
8000437e:	6c 08       	ld.w	r8,r6[0x0]
void udc_sof_notify(void)
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
80004380:	70 09       	ld.w	r9,r8[0x0]
80004382:	13 c9       	ld.ub	r9,r9[0x4]
80004384:	ee 09 18 00 	cp.b	r9,r7
80004388:	fe 9b ff f2 	brhi	8000436c <udc_sof_notify+0x24>
8000438c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004390:	00 00       	add	r0,r0
80004392:	0c 4e       	or	lr,r6
80004394:	00 00       	add	r0,r0
80004396:	0c 44       	or	r4,r6

80004398 <udc_get_eof_conf>:
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_get_eof_conf(void)
{
	return (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *)
			udc_ptr_conf->desc +
			le16_to_cpu(udc_ptr_conf->desc->wTotalLength));
80004398:	48 78       	lddpc	r8,800043b4 <udc_get_eof_conf+0x1c>
8000439a:	70 08       	ld.w	r8,r8[0x0]
8000439c:	70 08       	ld.w	r8,r8[0x0]
8000439e:	11 aa       	ld.ub	r10,r8[0x2]
800043a0:	11 b9       	ld.ub	r9,r8[0x3]
800043a2:	f3 ea 10 89 	or	r9,r9,r10<<0x8
800043a6:	5c c9       	swap.bh	r9
800043a8:	f9 d9 c0 10 	bfextu	r12,r9,0x0,0x10
}
800043ac:	f0 0c 00 0c 	add	r12,r8,r12
800043b0:	5e fc       	retal	r12
800043b2:	00 00       	add	r0,r0
800043b4:	00 00       	add	r0,r0
800043b6:	0c 44       	or	r4,r6

800043b8 <udc_update_iface_desc>:
 * \param setting_num   Setting number of interface to find
 *
 * \return 1 if found or 0 if not found
 */
static bool udc_update_iface_desc(uint8_t iface_num, uint8_t setting_num)
{
800043b8:	eb cd 40 e0 	pushm	r5-r7,lr
800043bc:	18 97       	mov	r7,r12
800043be:	16 96       	mov	r6,r11
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_end_desc;

	if (0 == udc_num_configuration) {
800043c0:	49 b8       	lddpc	r8,8000442c <udc_update_iface_desc+0x74>
800043c2:	11 89       	ld.ub	r9,r8[0x0]
800043c4:	30 08       	mov	r8,0
800043c6:	f0 09 18 00 	cp.b	r9,r8
800043ca:	c2 f0       	breq	80004428 <udc_update_iface_desc+0x70>
		return false;
	}

	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
800043cc:	49 98       	lddpc	r8,80004430 <udc_update_iface_desc+0x78>
800043ce:	70 08       	ld.w	r8,r8[0x0]
800043d0:	70 08       	ld.w	r8,r8[0x0]
800043d2:	11 c9       	ld.ub	r9,r8[0x4]
800043d4:	18 9e       	mov	lr,r12
800043d6:	f8 09 18 00 	cp.b	r9,r12
800043da:	e0 88 00 27 	brls	80004428 <udc_update_iface_desc+0x70>
		return false;
	}

	// Start at the beginning of configuration descriptor
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
800043de:	49 65       	lddpc	r5,80004434 <udc_update_iface_desc+0x7c>
800043e0:	8b 08       	st.w	r5[0x0],r8
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
800043e2:	f0 1f 00 16 	mcall	80004438 <udc_update_iface_desc+0x80>
	while (ptr_end_desc >
800043e6:	6a 08       	ld.w	r8,r5[0x0]
800043e8:	10 3c       	cp.w	r12,r8
800043ea:	e0 88 00 1f 	brls	80004428 <udc_update_iface_desc+0x70>
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
800043ee:	30 4b       	mov	r11,4
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
800043f0:	10 99       	mov	r9,r8
			(UDC_DESC_STORAGE usb_conf_desc_t *) udc_ptr_iface) {
		if (USB_DT_INTERFACE == udc_ptr_iface->bDescriptorType) {
800043f2:	11 9a       	ld.ub	r10,r8[0x1]
800043f4:	f6 0a 18 00 	cp.b	r10,r11
800043f8:	c0 a1       	brne	8000440c <udc_update_iface_desc+0x54>
			// A interface descriptor is found
			// Check interface and alternate setting number
			if ((iface_num == udc_ptr_iface->bInterfaceNumber) &&
800043fa:	11 aa       	ld.ub	r10,r8[0x2]
800043fc:	0e 9e       	mov	lr,r7
800043fe:	ee 0a 18 00 	cp.b	r10,r7
80004402:	c0 51       	brne	8000440c <udc_update_iface_desc+0x54>
					(setting_num ==
					udc_ptr_iface->bAlternateSetting)) {
80004404:	11 ba       	ld.ub	r10,r8[0x3]
80004406:	ec 0a 18 00 	cp.b	r10,r6
8000440a:	c0 b0       	breq	80004420 <udc_update_iface_desc+0x68>
				return true; // Interface found
			}
		}
		// Go to next descriptor
		udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *) (
8000440c:	13 88       	ld.ub	r8,r9[0x0]
8000440e:	f2 08 00 08 	add	r8,r9,r8
	udc_ptr_iface = (UDC_DESC_STORAGE usb_iface_desc_t *)
			udc_ptr_conf->desc;

	// Check the end of configuration descriptor
	ptr_end_desc = udc_get_eof_conf();
	while (ptr_end_desc >
80004412:	10 3c       	cp.w	r12,r8
80004414:	fe 9b ff ee 	brhi	800043f0 <udc_update_iface_desc+0x38>
80004418:	48 79       	lddpc	r9,80004434 <udc_update_iface_desc+0x7c>
8000441a:	93 08       	st.w	r9[0x0],r8
8000441c:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80004420:	48 59       	lddpc	r9,80004434 <udc_update_iface_desc+0x7c>
80004422:	93 08       	st.w	r9[0x0],r8
80004424:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80004428:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
8000442c:	00 00       	add	r0,r0
8000442e:	0c 4e       	or	lr,r6
80004430:	00 00       	add	r0,r0
80004432:	0c 44       	or	r4,r6
80004434:	00 00       	add	r0,r0
80004436:	0c 50       	eor	r0,r6
80004438:	80 00       	ld.sh	r0,r0[0x0]
8000443a:	43 98       	lddsp	r8,sp[0xe4]

8000443c <udc_next_desc_in_iface>:
 * \return address of specific descriptor found
 * \return NULL if it is the end of global interface descriptor
 */
static usb_conf_desc_t UDC_DESC_STORAGE *udc_next_desc_in_iface(usb_conf_desc_t
		UDC_DESC_STORAGE * desc, uint8_t desc_id)
{
8000443c:	eb cd 40 c0 	pushm	r6-r7,lr
80004440:	18 96       	mov	r6,r12
80004442:	16 97       	mov	r7,r11
	usb_conf_desc_t UDC_DESC_STORAGE *ptr_eof_desc;

	ptr_eof_desc = udc_get_eof_conf();
80004444:	f0 1f 00 11 	mcall	80004488 <udc_next_desc_in_iface+0x4c>
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
80004448:	0d 88       	ld.ub	r8,r6[0x0]
8000444a:	10 06       	add	r6,r8
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
8000444c:	0c 3c       	cp.w	r12,r6
8000444e:	e0 88 00 19 	brls	80004480 <udc_next_desc_in_iface+0x44>
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
80004452:	0d 98       	ld.ub	r8,r6[0x1]
80004454:	30 49       	mov	r9,4
80004456:	f2 08 18 00 	cp.b	r8,r9
8000445a:	c1 30       	breq	80004480 <udc_next_desc_in_iface+0x44>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
8000445c:	ee 08 18 00 	cp.b	r8,r7
80004460:	c0 a1       	brne	80004474 <udc_next_desc_in_iface+0x38>
80004462:	c1 08       	rjmp	80004482 <udc_next_desc_in_iface+0x46>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
80004464:	0d 98       	ld.ub	r8,r6[0x1]
80004466:	f2 08 18 00 	cp.b	r8,r9
8000446a:	c0 b0       	breq	80004480 <udc_next_desc_in_iface+0x44>
			break; // End of global interface descriptor
		}
		if (desc_id == desc->bDescriptorType) {
8000446c:	ee 08 18 00 	cp.b	r8,r7
80004470:	c0 31       	brne	80004476 <udc_next_desc_in_iface+0x3a>
80004472:	c0 88       	rjmp	80004482 <udc_next_desc_in_iface+0x46>
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
		// If new interface descriptor is found,
		// then it is the end of the current global interface descriptor
		if (USB_DT_INTERFACE == desc->bDescriptorType) {
80004474:	30 49       	mov	r9,4
		}
		if (desc_id == desc->bDescriptorType) {
			return desc; // Specific descriptor found
		}
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
80004476:	0d 88       	ld.ub	r8,r6[0x0]
80004478:	10 06       	add	r6,r8
	ptr_eof_desc = udc_get_eof_conf();
	// Go to next descriptor
	desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
			desc->bLength);
	// Check the end of configuration descriptor
	while (ptr_eof_desc > desc) {
8000447a:	0c 3c       	cp.w	r12,r6
8000447c:	fe 9b ff f4 	brhi	80004464 <udc_next_desc_in_iface+0x28>
80004480:	30 06       	mov	r6,0
		// Go to next descriptor
		desc = (UDC_DESC_STORAGE usb_conf_desc_t *) ((uint8_t *) desc +
				desc->bLength);
	}
	return NULL; // No specific descriptor found
}
80004482:	0c 9c       	mov	r12,r6
80004484:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004488:	80 00       	ld.sh	r0,r0[0x0]
8000448a:	43 98       	lddsp	r8,sp[0xe4]

8000448c <udc_valid_address>:
/**
 * \brief Change the address of device
 * Callback called at the end of request set address
 */
static void udc_valid_address(void)
{
8000448c:	d4 01       	pushm	lr
	udd_set_address(udd_g_ctrlreq.req.wValue & 0x7F);
8000448e:	48 48       	lddpc	r8,8000449c <udc_valid_address+0x10>
80004490:	11 bc       	ld.ub	r12,r8[0x3]
80004492:	f9 dc c0 07 	bfextu	r12,r12,0x0,0x7
80004496:	f0 1f 00 03 	mcall	800044a0 <udc_valid_address+0x14>
}
8000449a:	d8 02       	popm	pc
8000449c:	00 00       	add	r0,r0
8000449e:	0f 60       	ld.uh	r0,--r7
800044a0:	80 00       	ld.sh	r0,r0[0x0]
800044a2:	2b 96       	sub	r6,-71

800044a4 <udc_iface_enable>:
 * \param setting_num   Setting number to enable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_enable(uint8_t iface_num, uint8_t setting_num)
{
800044a4:	eb cd 40 e0 	pushm	r5-r7,lr
800044a8:	18 95       	mov	r5,r12
	// Select the interface descriptor
	if (!udc_update_iface_desc(iface_num, setting_num)) {
800044aa:	f0 1f 00 12 	mcall	800044f0 <udc_iface_enable+0x4c>
800044ae:	c1 f0       	breq	800044ec <udc_iface_enable+0x48>

#if (0!=USB_DEVICE_MAX_EP)
	usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;

	// Start at the beginning of the global interface descriptor
	ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
800044b0:	49 18       	lddpc	r8,800044f4 <udc_iface_enable+0x50>
800044b2:	70 07       	ld.w	r7,r8[0x0]
	while (1) {
		// Search Endpoint descriptor included in the global interface descriptor
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
800044b4:	30 56       	mov	r6,5
800044b6:	0c 9b       	mov	r11,r6
800044b8:	0e 9c       	mov	r12,r7
800044ba:	f0 1f 00 10 	mcall	800044f8 <udc_iface_enable+0x54>
800044be:	18 97       	mov	r7,r12
				udc_next_desc_in_iface((UDC_DESC_STORAGE
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
800044c0:	c0 d0       	breq	800044da <udc_iface_enable+0x36>
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
				ep_desc->bmAttributes,
				le16_to_cpu
800044c2:	19 ca       	ld.ub	r10,r12[0x4]
800044c4:	19 d8       	ld.ub	r8,r12[0x5]
800044c6:	f1 ea 10 8a 	or	r10,r8,r10<<0x8
800044ca:	5c ca       	swap.bh	r10
						usb_conf_desc_t *) ep_desc,
				USB_DT_ENDPOINT);
		if (NULL == ep_desc)
			break;
		// Alloc the endpoint used by the interface
		if (!udd_ep_alloc(ep_desc->bEndpointAddress,
800044cc:	5c 7a       	castu.h	r10
800044ce:	19 bb       	ld.ub	r11,r12[0x3]
800044d0:	19 ac       	ld.ub	r12,r12[0x2]
800044d2:	f0 1f 00 0b 	mcall	800044fc <udc_iface_enable+0x58>
800044d6:	cf 01       	brne	800044b6 <udc_iface_enable+0x12>
800044d8:	c0 a8       	rjmp	800044ec <udc_iface_enable+0x48>
			return false;
		}
	}
#endif
	// Enable the interface
	return udc_ptr_conf->udi_apis[iface_num]->enable();
800044da:	48 a8       	lddpc	r8,80004500 <udc_iface_enable+0x5c>
800044dc:	70 08       	ld.w	r8,r8[0x0]
800044de:	70 18       	ld.w	r8,r8[0x4]
800044e0:	f0 05 03 28 	ld.w	r8,r8[r5<<0x2]
800044e4:	70 0c       	ld.w	r12,r8[0x0]
800044e6:	5d 1c       	icall	r12
800044e8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800044ec:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
800044f0:	80 00       	ld.sh	r0,r0[0x0]
800044f2:	43 b8       	lddsp	r8,sp[0xec]
800044f4:	00 00       	add	r0,r0
800044f6:	0c 50       	eor	r0,r6
800044f8:	80 00       	ld.sh	r0,r0[0x0]
800044fa:	44 3c       	lddsp	r12,sp[0x10c]
800044fc:	80 00       	ld.sh	r0,r0[0x0]
800044fe:	32 c8       	mov	r8,44
80004500:	00 00       	add	r0,r0
80004502:	0c 44       	or	r4,r6

80004504 <udc_iface_disable>:
 * \param iface_num     Interface number to disable
 *
 * \return 1 if it is done or 0 if interface is not found
 */
static bool udc_iface_disable(uint8_t iface_num)
{
80004504:	eb cd 40 e0 	pushm	r5-r7,lr
80004508:	18 96       	mov	r6,r12
	udi_api_t UDC_DESC_STORAGE *udi_api;

	// Select first alternate setting of the interface
	// to update udc_ptr_iface before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
8000450a:	18 97       	mov	r7,r12
8000450c:	30 0b       	mov	r11,0
8000450e:	f0 1f 00 12 	mcall	80004554 <udc_iface_disable+0x50>
80004512:	c1 e0       	breq	8000454e <udc_iface_disable+0x4a>
		return false;
	}

	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
80004514:	49 18       	lddpc	r8,80004558 <udc_iface_disable+0x54>
80004516:	70 08       	ld.w	r8,r8[0x0]
80004518:	70 18       	ld.w	r8,r8[0x4]
8000451a:	f0 06 03 25 	ld.w	r5,r8[r6<<0x2]

#if (0!=USB_DEVICE_MAX_EP)
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
8000451e:	6a 3c       	ld.w	r12,r5[0xc]
80004520:	5d 1c       	icall	r12
80004522:	18 9b       	mov	r11,r12
80004524:	0c 9c       	mov	r12,r6
80004526:	f0 1f 00 0c 	mcall	80004554 <udc_iface_disable+0x50>
8000452a:	c1 20       	breq	8000454e <udc_iface_disable+0x4a>
	}

	// Start at the beginning of interface descriptor
	{
		usb_ep_desc_t UDC_DESC_STORAGE *ep_desc;
		ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *) udc_ptr_iface;
8000452c:	48 c8       	lddpc	r8,8000455c <udc_iface_disable+0x58>
8000452e:	70 07       	ld.w	r7,r8[0x0]
		while (1) {
			// Search Endpoint descriptor included in global interface descriptor
			ep_desc = (UDC_DESC_STORAGE usb_ep_desc_t *)
80004530:	30 56       	mov	r6,5
80004532:	0c 9b       	mov	r11,r6
80004534:	0e 9c       	mov	r12,r7
80004536:	f0 1f 00 0b 	mcall	80004560 <udc_iface_disable+0x5c>
8000453a:	18 97       	mov	r7,r12
					udc_next_desc_in_iface((UDC_DESC_STORAGE
					usb_conf_desc_t *)
					ep_desc, USB_DT_ENDPOINT);
			if (NULL == ep_desc) {
8000453c:	c0 50       	breq	80004546 <udc_iface_disable+0x42>
				break;
			}
			// Free the endpoint used by the interface
			udd_ep_free(ep_desc->bEndpointAddress);
8000453e:	19 ac       	ld.ub	r12,r12[0x2]
80004540:	f0 1f 00 09 	mcall	80004564 <udc_iface_disable+0x60>
		}
80004544:	cf 7b       	rjmp	80004532 <udc_iface_disable+0x2e>
	}
#endif

	// Disable interface
	udi_api->disable();
80004546:	6a 18       	ld.w	r8,r5[0x4]
80004548:	5d 18       	icall	r8
8000454a:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
	return true;
8000454e:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80004552:	00 00       	add	r0,r0
80004554:	80 00       	ld.sh	r0,r0[0x0]
80004556:	43 b8       	lddsp	r8,sp[0xec]
80004558:	00 00       	add	r0,r0
8000455a:	0c 44       	or	r4,r6
8000455c:	00 00       	add	r0,r0
8000455e:	0c 50       	eor	r0,r6
80004560:	80 00       	ld.sh	r0,r0[0x0]
80004562:	44 3c       	lddsp	r12,sp[0x10c]
80004564:	80 00       	ld.sh	r0,r0[0x0]
80004566:	2e 60       	sub	r0,-26

80004568 <udc_reset>:
/**
 * \brief Reset the current configuration of the USB device,
 * This routines can be called by UDD when a RESET on the USB line occurs.
 */
void udc_reset(void)
{
80004568:	eb cd 40 c0 	pushm	r6-r7,lr
	uint8_t iface_num;

	if (udc_num_configuration) {
8000456c:	49 38       	lddpc	r8,800045b8 <udc_reset+0x50>
8000456e:	11 89       	ld.ub	r9,r8[0x0]
80004570:	30 08       	mov	r8,0
80004572:	f0 09 18 00 	cp.b	r9,r8
80004576:	c1 70       	breq	800045a4 <udc_reset+0x3c>
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
80004578:	49 18       	lddpc	r8,800045bc <udc_reset+0x54>
8000457a:	70 08       	ld.w	r8,r8[0x0]
8000457c:	70 08       	ld.w	r8,r8[0x0]
8000457e:	11 c9       	ld.ub	r9,r8[0x4]
80004580:	30 08       	mov	r8,0
80004582:	f0 09 18 00 	cp.b	r9,r8
80004586:	c0 f0       	breq	800045a4 <udc_reset+0x3c>
80004588:	30 07       	mov	r7,0
8000458a:	48 d6       	lddpc	r6,800045bc <udc_reset+0x54>
				iface_num++) {
			udc_iface_disable(iface_num);
8000458c:	0e 9c       	mov	r12,r7
8000458e:	f0 1f 00 0d 	mcall	800045c0 <udc_reset+0x58>
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
				iface_num++) {
80004592:	2f f7       	sub	r7,-1
80004594:	5c 57       	castu.b	r7
{
	uint8_t iface_num;

	if (udc_num_configuration) {
		for (iface_num = 0;
				iface_num < udc_ptr_conf->desc->bNumInterfaces;
80004596:	6c 08       	ld.w	r8,r6[0x0]
80004598:	70 08       	ld.w	r8,r8[0x0]
8000459a:	11 c8       	ld.ub	r8,r8[0x4]
8000459c:	ee 08 18 00 	cp.b	r8,r7
800045a0:	fe 9b ff f6 	brhi	8000458c <udc_reset+0x24>
				iface_num++) {
			udc_iface_disable(iface_num);
		}
	}
	udc_num_configuration = 0;
800045a4:	30 09       	mov	r9,0
800045a6:	48 58       	lddpc	r8,800045b8 <udc_reset+0x50>
800045a8:	b0 89       	st.b	r8[0x0],r9
	if (CPU_TO_LE16(USB_DEV_STATUS_REMOTEWAKEUP) & udc_device_status) {
		// Remote wakeup is enabled then disable it
		UDC_REMOTEWAKEUP_DISABLE();
	}
#endif
	udc_device_status =
800045aa:	e0 69 01 00 	mov	r9,256
800045ae:	48 68       	lddpc	r8,800045c4 <udc_reset+0x5c>
800045b0:	b0 09       	st.h	r8[0x0],r9
#if (USB_DEVICE_ATTR & USB_CONFIG_ATTR_SELF_POWERED)
			CPU_TO_LE16(USB_DEV_STATUS_SELF_POWERED);
#else
			CPU_TO_LE16(USB_DEV_STATUS_BUS_POWERED);
#endif
}
800045b2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800045b6:	00 00       	add	r0,r0
800045b8:	00 00       	add	r0,r0
800045ba:	0c 4e       	or	lr,r6
800045bc:	00 00       	add	r0,r0
800045be:	0c 44       	or	r4,r6
800045c0:	80 00       	ld.sh	r0,r0[0x0]
800045c2:	45 04       	lddsp	r4,sp[0x140]
800045c4:	00 00       	add	r0,r0
800045c6:	0c 4c       	or	r12,r6

800045c8 <udc_process_setup>:
 * sent to a specific application callback.
 *
 * \return true if the request is supported, else the request is stalled by UDD
 */
bool udc_process_setup(void)
{
800045c8:	eb cd 40 e0 	pushm	r5-r7,lr
	// By default no data (receive/send) and no callbacks registered
	udd_g_ctrlreq.payload_size = 0;
800045cc:	fe f8 04 a8 	ld.w	r8,pc[1192]
800045d0:	30 09       	mov	r9,0
800045d2:	b0 69       	st.h	r8[0xc],r9
	udd_g_ctrlreq.callback = NULL;
800045d4:	30 0a       	mov	r10,0
800045d6:	91 4a       	st.w	r8[0x10],r10
	udd_g_ctrlreq.over_under_run = NULL;
800045d8:	91 5a       	st.w	r8[0x14],r10

	if (Udd_setup_is_in()) {
800045da:	11 88       	ld.ub	r8,r8[0x0]
800045dc:	10 9a       	mov	r10,r8
800045de:	f2 08 18 00 	cp.b	r8,r9
800045e2:	c0 94       	brge	800045f4 <udc_process_setup+0x2c>
		if (udd_g_ctrlreq.req.wLength == 0) {
800045e4:	fe f9 04 90 	ld.w	r9,pc[1168]
800045e8:	92 3b       	ld.sh	r11,r9[0x6]
800045ea:	30 09       	mov	r9,0
800045ec:	f2 0b 19 00 	cp.h	r11,r9
800045f0:	e0 80 02 3d 	breq	80004a6a <udc_process_setup+0x4a2>
			return false; // Error from USB host
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
800045f4:	10 99       	mov	r9,r8
800045f6:	e2 19 00 60 	andl	r9,0x60,COH
800045fa:	e0 81 01 e1 	brne	800049bc <udc_process_setup+0x3f4>
 *
 * \return true if the request is supported
 */
static bool udc_reqstd(void)
{
	if (Udd_setup_is_in()) {
800045fe:	f2 0a 18 00 	cp.b	r10,r9
80004602:	e0 84 01 02 	brge	80004806 <udc_process_setup+0x23e>
		// GET Standard Requests
		if (udd_g_ctrlreq.req.wLength == 0) {
80004606:	fe f9 04 6e 	ld.w	r9,pc[1134]
8000460a:	92 39       	ld.sh	r9,r9[0x6]
8000460c:	58 09       	cp.w	r9,0
8000460e:	e0 80 01 d7 	breq	800049bc <udc_process_setup+0x3f4>
			return false; // Error for USB host
		}

		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
80004612:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004616:	e0 81 00 9f 	brne	80004754 <udc_process_setup+0x18c>
			// Standard Get Device request
			switch (udd_g_ctrlreq.req.bRequest) {
8000461a:	fe fa 04 5a 	ld.w	r10,pc[1114]
8000461e:	15 9a       	ld.ub	r10,r10[0x1]
80004620:	30 6b       	mov	r11,6
80004622:	f6 0a 18 00 	cp.b	r10,r11
80004626:	c1 a0       	breq	8000465a <udc_process_setup+0x92>
80004628:	30 8b       	mov	r11,8
8000462a:	f6 0a 18 00 	cp.b	r10,r11
8000462e:	e0 80 00 86 	breq	8000473a <udc_process_setup+0x172>
80004632:	30 0b       	mov	r11,0
80004634:	f6 0a 18 00 	cp.b	r10,r11
80004638:	e0 81 00 8e 	brne	80004754 <udc_process_setup+0x18c>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_status(void)
{
	if (udd_g_ctrlreq.req.wLength != sizeof(udc_device_status)) {
8000463c:	30 28       	mov	r8,2
8000463e:	f0 09 19 00 	cp.h	r9,r8
80004642:	c0 40       	breq	8000464a <udc_process_setup+0x82>
80004644:	30 0c       	mov	r12,0
80004646:	e0 8f 01 b9 	bral	800049b8 <udc_process_setup+0x3f0>
		return false;
	}

	udd_set_setup_payload( (uint8_t *) & udc_device_status,
8000464a:	30 2b       	mov	r11,2
8000464c:	fe fc 04 2c 	ld.w	r12,pc[1068]
80004650:	f0 1f 01 0b 	mcall	80004a7c <udc_process_setup+0x4b4>
80004654:	30 1c       	mov	r12,1
80004656:	e0 8f 01 b1 	bral	800049b8 <udc_process_setup+0x3f0>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
8000465a:	fe f8 04 1a 	ld.w	r8,pc[1050]
8000465e:	90 19       	ld.sh	r9,r8[0x2]

	// Check descriptor ID
	switch ((uint8_t) (udd_g_ctrlreq.req.wValue >> 8)) {
80004660:	f2 08 16 08 	lsr	r8,r9,0x8
80004664:	30 2a       	mov	r10,2
80004666:	f4 08 18 00 	cp.b	r8,r10
8000466a:	c1 00       	breq	8000468a <udc_process_setup+0xc2>
8000466c:	30 3a       	mov	r10,3
8000466e:	f4 08 18 00 	cp.b	r8,r10
80004672:	c2 a0       	breq	800046c6 <udc_process_setup+0xfe>
80004674:	30 19       	mov	r9,1
80004676:	f2 08 18 00 	cp.b	r8,r9
8000467a:	c5 e1       	brne	80004736 <udc_process_setup+0x16e>
		} else
#endif
		{
			udd_set_setup_payload(
				(uint8_t *) udc_config.confdev_lsfs,
				udc_config.confdev_lsfs->bLength);
8000467c:	fe f8 04 04 	ld.w	r8,pc[1028]
80004680:	70 0c       	ld.w	r12,r8[0x0]
				(uint8_t *) udc_config.confdev_hs,
				udc_config.confdev_hs->bLength);
		} else
#endif
		{
			udd_set_setup_payload(
80004682:	19 8b       	ld.ub	r11,r12[0x0]
80004684:	f0 1f 00 fe 	mcall	80004a7c <udc_process_setup+0x4b4>
80004688:	c4 78       	rjmp	80004716 <udc_process_setup+0x14e>
 */
static bool udc_req_std_dev_get_descriptor(void)
{
	uint8_t conf_num;

	conf_num = udd_g_ctrlreq.req.wValue & 0xff;
8000468a:	5c 59       	castu.b	r9
				le16_to_cpu(udc_config.conf_hs[conf_num].desc->wTotalLength));
		} else
#endif
		{
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
8000468c:	fe f8 03 f4 	ld.w	r8,pc[1012]
80004690:	70 08       	ld.w	r8,r8[0x0]
80004692:	f1 38 00 11 	ld.ub	r8,r8[17]
80004696:	f2 08 18 00 	cp.b	r8,r9
8000469a:	e0 88 00 4e 	brls	80004736 <udc_process_setup+0x16e>
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
8000469e:	fe f8 03 e2 	ld.w	r8,pc[994]
800046a2:	70 18       	ld.w	r8,r8[0x4]
800046a4:	f0 09 03 3c 	ld.w	r12,r8[r9<<0x3]
800046a8:	19 a9       	ld.ub	r9,r12[0x2]
800046aa:	19 b8       	ld.ub	r8,r12[0x3]
800046ac:	f1 e9 10 88 	or	r8,r8,r9<<0x8
800046b0:	5c c8       	swap.bh	r8
			// FS descriptor
			if (conf_num >= udc_config.confdev_lsfs->
					bNumConfigurations) {
				return false;
			}
			udd_set_setup_payload(
800046b2:	f7 d8 c0 10 	bfextu	r11,r8,0x0,0x10
800046b6:	f0 1f 00 f2 	mcall	80004a7c <udc_process_setup+0x4b4>
				(uint8_t *)udc_config.conf_lsfs[conf_num].desc,
				le16_to_cpu(udc_config.conf_lsfs[conf_num].desc->wTotalLength));
		}
		((usb_conf_desc_t *) udd_g_ctrlreq.payload)->bDescriptorType =
800046ba:	fe f8 03 ba 	ld.w	r8,pc[954]
800046be:	70 28       	ld.w	r8,r8[0x8]
800046c0:	30 29       	mov	r9,2
800046c2:	b0 99       	st.b	r8[0x1],r9
800046c4:	c2 98       	rjmp	80004716 <udc_process_setup+0x14e>
	uint8_t i;
	const uint8_t *str;
	uint8_t str_length = 0;

	// Link payload pointer to the string corresponding at request
	switch (udd_g_ctrlreq.req.wValue & 0xff) {
800046c6:	5c 59       	castu.b	r9
800046c8:	58 19       	cp.w	r9,1
800046ca:	c1 00       	breq	800046ea <udc_process_setup+0x122>
800046cc:	58 29       	cp.w	r9,2
800046ce:	c0 40       	breq	800046d6 <udc_process_setup+0x10e>
800046d0:	58 09       	cp.w	r9,0
800046d2:	c0 60       	breq	800046de <udc_process_setup+0x116>
800046d4:	c3 18       	rjmp	80004736 <udc_process_setup+0x16e>
800046d6:	fe fc 03 ae 	ld.w	r12,pc[942]
800046da:	30 fb       	mov	r11,15
800046dc:	c0 a8       	rjmp	800046f0 <udc_process_setup+0x128>
	case 0:
		udd_set_setup_payload((uint8_t *) &udc_string_desc_languageid,
800046de:	30 4b       	mov	r11,4
800046e0:	fe fc 03 a8 	ld.w	r12,pc[936]
800046e4:	f0 1f 00 e6 	mcall	80004a7c <udc_process_setup+0x4b4>
800046e8:	c1 78       	rjmp	80004716 <udc_process_setup+0x14e>
800046ea:	fe fc 03 a2 	ld.w	r12,pc[930]
800046ee:	30 9b       	mov	r11,9
800046f0:	fe fa 03 a0 	ld.w	r10,pc[928]
800046f4:	2f ea       	sub	r10,-2
800046f6:	18 98       	mov	r8,r12
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
800046f8:	11 39       	ld.ub	r9,r8++
800046fa:	5c c9       	swap.bh	r9
800046fc:	14 b9       	st.h	r10++,r9
#endif
		return false;
	}

	if (str_length) {
		for(i = 0; i < str_length; i++) {
800046fe:	f0 0c 01 09 	sub	r9,r8,r12
80004702:	f6 09 18 00 	cp.b	r9,r11
80004706:	cf 93       	brcs	800046f8 <udc_process_setup+0x130>
			udc_string_desc.string[i] = cpu_to_le16((le16_t)str[i]);
		}

		udc_string_desc.header.bLength = 2 + (str_length) * 2;
80004708:	a1 7b       	lsl	r11,0x1
8000470a:	2f eb       	sub	r11,-2
8000470c:	fe fc 03 84 	ld.w	r12,pc[900]
80004710:	b8 8b       	st.b	r12[0x0],r11
		udd_set_setup_payload(
80004712:	f0 1f 00 db 	mcall	80004a7c <udc_process_setup+0x4b4>
	default:
		// Unknown descriptor requested
		return false;
	}
	// if the descriptor is larger than length requested, then reduce it
	if (udd_g_ctrlreq.req.wLength < udd_g_ctrlreq.payload_size) {
80004716:	fe f8 03 5e 	ld.w	r8,pc[862]
8000471a:	90 39       	ld.sh	r9,r8[0x6]
8000471c:	90 68       	ld.sh	r8,r8[0xc]
8000471e:	f2 08 19 00 	cp.h	r8,r9
80004722:	e0 8b 00 05 	brhi	8000472c <udc_process_setup+0x164>
80004726:	30 1c       	mov	r12,1
80004728:	e0 8f 01 48 	bral	800049b8 <udc_process_setup+0x3f0>
		udd_g_ctrlreq.payload_size = udd_g_ctrlreq.req.wLength;
8000472c:	fe f8 03 48 	ld.w	r8,pc[840]
80004730:	b0 69       	st.h	r8[0xc],r9
80004732:	30 1c       	mov	r12,1
80004734:	c4 29       	rjmp	800049b8 <udc_process_setup+0x3f0>
80004736:	30 0c       	mov	r12,0
80004738:	c4 09       	rjmp	800049b8 <udc_process_setup+0x3f0>
 *
 * \return true if success
 */
static bool udc_req_std_dev_get_configuration(void)
{
	if (udd_g_ctrlreq.req.wLength != 1) {
8000473a:	30 18       	mov	r8,1
8000473c:	f0 09 19 00 	cp.h	r9,r8
80004740:	c0 30       	breq	80004746 <udc_process_setup+0x17e>
80004742:	30 0c       	mov	r12,0
80004744:	c3 a9       	rjmp	800049b8 <udc_process_setup+0x3f0>
		return false;
	}

	udd_set_setup_payload(&udc_num_configuration,1);
80004746:	30 1b       	mov	r11,1
80004748:	fe fc 03 4c 	ld.w	r12,pc[844]
8000474c:	f0 1f 00 cc 	mcall	80004a7c <udc_process_setup+0x4b4>
80004750:	30 1c       	mov	r12,1
80004752:	c3 39       	rjmp	800049b8 <udc_process_setup+0x3f0>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
80004754:	58 18       	cp.w	r8,1
80004756:	c3 61       	brne	800047c2 <udc_process_setup+0x1fa>
			// Standard Get Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
80004758:	fe fa 03 1c 	ld.w	r10,pc[796]
8000475c:	15 9b       	ld.ub	r11,r10[0x1]
8000475e:	30 aa       	mov	r10,10
80004760:	f4 0b 18 00 	cp.b	r11,r10
80004764:	c2 f1       	brne	800047c2 <udc_process_setup+0x1fa>
{
	static uint8_t udc_iface_setting;
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (udd_g_ctrlreq.req.wLength != 1) {
80004766:	f0 09 19 00 	cp.h	r9,r8
8000476a:	c2 a1       	brne	800047be <udc_process_setup+0x1f6>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
8000476c:	fe f8 03 28 	ld.w	r8,pc[808]
80004770:	11 89       	ld.ub	r9,r8[0x0]
80004772:	30 08       	mov	r8,0
80004774:	f0 09 18 00 	cp.b	r9,r8
80004778:	c2 30       	breq	800047be <udc_process_setup+0x1f6>
		return false; // The device is not is configured state yet
	}

	// Check the interface number included in the request
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
8000477a:	fe f8 02 fa 	ld.w	r8,pc[762]
8000477e:	11 d7       	ld.ub	r7,r8[0x5]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
80004780:	fe f8 03 18 	ld.w	r8,pc[792]
80004784:	70 08       	ld.w	r8,r8[0x0]
80004786:	70 08       	ld.w	r8,r8[0x0]
80004788:	11 c8       	ld.ub	r8,r8[0x4]
8000478a:	ee 08 18 00 	cp.b	r8,r7
8000478e:	e0 88 00 18 	brls	800047be <udc_process_setup+0x1f6>
		return false;
	}

	// Select first alternate setting of the interface to update udc_ptr_iface
	// before call iface->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
80004792:	30 0b       	mov	r11,0
80004794:	0e 9c       	mov	r12,r7
80004796:	f0 1f 00 c2 	mcall	80004a9c <udc_process_setup+0x4d4>
8000479a:	c1 20       	breq	800047be <udc_process_setup+0x1f6>
		return false;
	}
	// Get alternate setting from UDI
	udi_api = udc_ptr_conf->udi_apis[iface_num];
	udc_iface_setting = udi_api->getsetting();
8000479c:	fe f8 02 fc 	ld.w	r8,pc[764]
800047a0:	70 08       	ld.w	r8,r8[0x0]
800047a2:	70 18       	ld.w	r8,r8[0x4]
800047a4:	f0 07 03 28 	ld.w	r8,r8[r7<<0x2]
800047a8:	70 3c       	ld.w	r12,r8[0xc]
800047aa:	5d 1c       	icall	r12
800047ac:	fe f8 02 f4 	ld.w	r8,pc[756]
800047b0:	b0 8c       	st.b	r8[0x0],r12

	// Link value to payload pointer of request
	udd_set_setup_payload(&udc_iface_setting,1);
800047b2:	30 1b       	mov	r11,1
800047b4:	10 9c       	mov	r12,r8
800047b6:	f0 1f 00 b2 	mcall	80004a7c <udc_process_setup+0x4b4>
800047ba:	30 1c       	mov	r12,1
800047bc:	cf e8       	rjmp	800049b8 <udc_process_setup+0x3f0>
800047be:	30 0c       	mov	r12,0
800047c0:	cf c8       	rjmp	800049b8 <udc_process_setup+0x3f0>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
800047c2:	58 28       	cp.w	r8,2
800047c4:	e0 81 00 fc 	brne	800049bc <udc_process_setup+0x3f4>
			// Standard Get Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
800047c8:	fe f8 02 ac 	ld.w	r8,pc[684]
800047cc:	11 9a       	ld.ub	r10,r8[0x1]
800047ce:	30 08       	mov	r8,0
800047d0:	f0 0a 18 00 	cp.b	r10,r8
800047d4:	e0 81 00 f1 	brne	800049b6 <udc_process_setup+0x3ee>
 */
static bool udc_req_std_ep_get_status(void)
{
	static le16_t udc_ep_status;

	if (udd_g_ctrlreq.req.wLength != sizeof(udc_ep_status)) {
800047d8:	30 28       	mov	r8,2
800047da:	f0 09 19 00 	cp.h	r9,r8
800047de:	c0 30       	breq	800047e4 <udc_process_setup+0x21c>
800047e0:	30 0c       	mov	r12,0
800047e2:	ce b8       	rjmp	800049b8 <udc_process_setup+0x3f0>
		return false;
	}

	udc_ep_status = udd_ep_is_halted(udd_g_ctrlreq.req.
800047e4:	fe f8 02 90 	ld.w	r8,pc[656]
800047e8:	11 dc       	ld.ub	r12,r8[0x5]
800047ea:	f0 1f 00 af 	mcall	80004aa4 <udc_process_setup+0x4dc>
800047ee:	e0 68 01 00 	mov	r8,256
800047f2:	f9 b8 00 00 	moveq	r8,0
800047f6:	fe fc 02 b2 	ld.w	r12,pc[690]
800047fa:	b8 08       	st.h	r12[0x0],r8
			wIndex & 0xFF) ? CPU_TO_LE16(USB_EP_STATUS_HALTED) : 0;

	udd_set_setup_payload( (uint8_t *) & udc_ep_status,
800047fc:	30 2b       	mov	r11,2
800047fe:	f0 1f 00 a0 	mcall	80004a7c <udc_process_setup+0x4b4>
80004802:	30 1c       	mov	r12,1
80004804:	cd a8       	rjmp	800049b8 <udc_process_setup+0x3f0>
			}
		}
#endif
	} else {
		// SET Standard Requests
		if (USB_REQ_RECIP_DEVICE == Udd_setup_recipient()) {
80004806:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
8000480a:	c7 d1       	brne	80004904 <udc_process_setup+0x33c>
			// Standard Set Device request
			switch (udd_g_ctrlreq.req.bRequest) {
8000480c:	fe f9 02 68 	ld.w	r9,pc[616]
80004810:	13 99       	ld.ub	r9,r9[0x1]
80004812:	30 3a       	mov	r10,3
80004814:	f4 09 18 00 	cp.b	r9,r10
80004818:	e0 80 00 cf 	breq	800049b6 <udc_process_setup+0x3ee>
8000481c:	e0 8b 00 07 	brhi	8000482a <udc_process_setup+0x262>
80004820:	30 1a       	mov	r10,1
80004822:	f4 09 18 00 	cp.b	r9,r10
80004826:	c6 f1       	brne	80004904 <udc_process_setup+0x33c>
80004828:	c1 a8       	rjmp	8000485c <udc_process_setup+0x294>
8000482a:	30 5a       	mov	r10,5
8000482c:	f4 09 18 00 	cp.b	r9,r10
80004830:	c0 60       	breq	8000483c <udc_process_setup+0x274>
80004832:	30 9a       	mov	r10,9
80004834:	f4 09 18 00 	cp.b	r9,r10
80004838:	c6 61       	brne	80004904 <udc_process_setup+0x33c>
8000483a:	c2 88       	rjmp	8000488a <udc_process_setup+0x2c2>
 *
 * \return true if success
 */
static bool udc_req_std_dev_set_address(void)
{
	if (udd_g_ctrlreq.req.wLength) {
8000483c:	fe f8 02 38 	ld.w	r8,pc[568]
80004840:	90 39       	ld.sh	r9,r8[0x6]
80004842:	30 08       	mov	r8,0
80004844:	f0 09 19 00 	cp.h	r9,r8
80004848:	c0 30       	breq	8000484e <udc_process_setup+0x286>
8000484a:	30 0c       	mov	r12,0
8000484c:	cb 68       	rjmp	800049b8 <udc_process_setup+0x3f0>
		return false;
	}

	// The address must be changed at the end of setup request after the handshake
	// then we use a callback to change address
	udd_g_ctrlreq.callback = udc_valid_address;
8000484e:	fe f9 02 5e 	ld.w	r9,pc[606]
80004852:	fe f8 02 22 	ld.w	r8,pc[546]
80004856:	91 49       	st.w	r8[0x10],r9
80004858:	30 1c       	mov	r12,1
8000485a:	ca f8       	rjmp	800049b8 <udc_process_setup+0x3f0>
 *
 * \return true if success
 */
static bool udc_req_std_dev_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
8000485c:	fe f8 02 18 	ld.w	r8,pc[536]
80004860:	90 39       	ld.sh	r9,r8[0x6]
80004862:	30 08       	mov	r8,0
80004864:	f0 09 19 00 	cp.h	r9,r8
80004868:	c0 f1       	brne	80004886 <udc_process_setup+0x2be>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_DEV_FEATURE_REMOTE_WAKEUP) {
8000486a:	fe f8 02 0a 	ld.w	r8,pc[522]
8000486e:	90 19       	ld.sh	r9,r8[0x2]
80004870:	30 18       	mov	r8,1
80004872:	f0 09 19 00 	cp.h	r9,r8
80004876:	c0 81       	brne	80004886 <udc_process_setup+0x2be>
		udc_device_status &= CPU_TO_LE16(~(uint32_t)USB_DEV_STATUS_REMOTEWAKEUP);
80004878:	fe f8 02 00 	ld.w	r8,pc[512]
8000487c:	90 09       	ld.sh	r9,r8[0x0]
8000487e:	a9 d9       	cbr	r9,0x9
80004880:	b0 09       	st.h	r8[0x0],r9
80004882:	30 1c       	mov	r12,1
80004884:	c9 a8       	rjmp	800049b8 <udc_process_setup+0x3f0>
80004886:	30 0c       	mov	r12,0
80004888:	c9 88       	rjmp	800049b8 <udc_process_setup+0x3f0>
static bool udc_req_std_dev_set_configuration(void)
{
	uint8_t iface_num;

	// Check request length
	if (udd_g_ctrlreq.req.wLength) {
8000488a:	4f b8       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
8000488c:	90 39       	ld.sh	r9,r8[0x6]
8000488e:	30 08       	mov	r8,0
80004890:	f0 09 19 00 	cp.h	r9,r8
80004894:	c3 41       	brne	800048fc <udc_process_setup+0x334>
		return false;
	}
	// Authorize configuration only if the address is valid
	if (!udd_getaddress()) {
80004896:	f0 1f 00 87 	mcall	80004ab0 <udc_process_setup+0x4e8>
8000489a:	c3 10       	breq	800048fc <udc_process_setup+0x334>
		}
	} else
#endif
	{
		// FS descriptor
		if ((udd_g_ctrlreq.req.wValue & 0xFF) >
8000489c:	4f 68       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
8000489e:	11 b9       	ld.ub	r9,r8[0x3]
800048a0:	4f 88       	lddpc	r8,80004a80 <udc_process_setup+0x4b8>
800048a2:	70 08       	ld.w	r8,r8[0x0]
800048a4:	f1 38 00 11 	ld.ub	r8,r8[17]
800048a8:	10 39       	cp.w	r9,r8
800048aa:	e0 89 00 29 	brgt	800048fc <udc_process_setup+0x334>
			return false;
		}
	}

	// Reset current configuration
	udc_reset();
800048ae:	f0 1f 00 82 	mcall	80004ab4 <udc_process_setup+0x4ec>

	// Enable new configuration
	udc_num_configuration = udd_g_ctrlreq.req.wValue & 0xFF;
800048b2:	4f 18       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
800048b4:	11 b8       	ld.ub	r8,r8[0x3]
800048b6:	4f 89       	lddpc	r9,80004a94 <udc_process_setup+0x4cc>
800048b8:	b2 88       	st.b	r9[0x0],r8
	if (udc_num_configuration == 0) {
800048ba:	58 08       	cp.w	r8,0
800048bc:	c2 20       	breq	80004900 <udc_process_setup+0x338>
		udc_ptr_conf = &udc_config.conf_hs[udc_num_configuration - 1];
	} else
#endif
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
800048be:	20 18       	sub	r8,1
800048c0:	4f 09       	lddpc	r9,80004a80 <udc_process_setup+0x4b8>
800048c2:	72 19       	ld.w	r9,r9[0x4]
800048c4:	f2 08 00 38 	add	r8,r9,r8<<0x3
800048c8:	4f 49       	lddpc	r9,80004a98 <udc_process_setup+0x4d0>
800048ca:	93 08       	st.w	r9[0x0],r8
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
800048cc:	70 08       	ld.w	r8,r8[0x0]
800048ce:	11 c9       	ld.ub	r9,r8[0x4]
800048d0:	30 08       	mov	r8,0
800048d2:	f0 09 18 00 	cp.b	r9,r8
800048d6:	c1 50       	breq	80004900 <udc_process_setup+0x338>
800048d8:	30 07       	mov	r7,0
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
800048da:	0e 95       	mov	r5,r7
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
800048dc:	4e f6       	lddpc	r6,80004a98 <udc_process_setup+0x4d0>
			iface_num++) {
		if (!udc_iface_enable(iface_num, 0)) {
800048de:	0a 9b       	mov	r11,r5
800048e0:	0e 9c       	mov	r12,r7
800048e2:	f0 1f 00 76 	mcall	80004ab8 <udc_process_setup+0x4f0>
800048e6:	c0 b0       	breq	800048fc <udc_process_setup+0x334>
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
800048e8:	2f f7       	sub	r7,-1
800048ea:	5c 57       	castu.b	r7
	{
		// FS descriptor
		udc_ptr_conf = &udc_config.conf_lsfs[udc_num_configuration - 1];
	}
	// Enable all interfaces of the selected configuration
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
800048ec:	6c 08       	ld.w	r8,r6[0x0]
800048ee:	70 08       	ld.w	r8,r8[0x0]
800048f0:	11 c8       	ld.ub	r8,r8[0x4]
800048f2:	ee 08 18 00 	cp.b	r8,r7
800048f6:	fe 9b ff f4 	brhi	800048de <udc_process_setup+0x316>
800048fa:	c0 38       	rjmp	80004900 <udc_process_setup+0x338>
800048fc:	30 0c       	mov	r12,0
800048fe:	c5 d8       	rjmp	800049b8 <udc_process_setup+0x3f0>
80004900:	30 1c       	mov	r12,1
80004902:	c5 b8       	rjmp	800049b8 <udc_process_setup+0x3f0>
			default:
				break;
			}
		}

		if (USB_REQ_RECIP_INTERFACE == Udd_setup_recipient()) {
80004904:	58 18       	cp.w	r8,1
80004906:	c2 21       	brne	8000494a <udc_process_setup+0x382>
			// Standard Set Interface request
			switch (udd_g_ctrlreq.req.bRequest) {
80004908:	4d b9       	lddpc	r9,80004a74 <udc_process_setup+0x4ac>
8000490a:	13 9a       	ld.ub	r10,r9[0x1]
8000490c:	30 b9       	mov	r9,11
8000490e:	f2 0a 18 00 	cp.b	r10,r9
80004912:	c1 c1       	brne	8000494a <udc_process_setup+0x382>
 */
static bool udc_req_std_iface_set_setting(void)
{
	uint8_t iface_num, setting_num;

	if (udd_g_ctrlreq.req.wLength) {
80004914:	4d 88       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
80004916:	90 39       	ld.sh	r9,r8[0x6]
80004918:	30 08       	mov	r8,0
8000491a:	f0 09 19 00 	cp.h	r9,r8
8000491e:	c1 41       	brne	80004946 <udc_process_setup+0x37e>
		return false; // Error in request
	}
	if (!udc_num_configuration) {
80004920:	4d d8       	lddpc	r8,80004a94 <udc_process_setup+0x4cc>
80004922:	11 89       	ld.ub	r9,r8[0x0]
80004924:	30 08       	mov	r8,0
80004926:	f0 09 18 00 	cp.b	r9,r8
8000492a:	c0 e0       	breq	80004946 <udc_process_setup+0x37e>
		return false; // The device is not is configured state yet
	}

	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	setting_num = udd_g_ctrlreq.req.wValue & 0xFF;
8000492c:	4d 28       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
8000492e:	90 16       	ld.sh	r6,r8[0x2]

	// Disable current setting
	if (!udc_iface_disable(iface_num)) {
80004930:	11 d7       	ld.ub	r7,r8[0x5]
80004932:	0e 9c       	mov	r12,r7
80004934:	f0 1f 00 62 	mcall	80004abc <udc_process_setup+0x4f4>
80004938:	c0 70       	breq	80004946 <udc_process_setup+0x37e>
		return false;
	}

	// Enable new setting
	return udc_iface_enable(iface_num, setting_num);
8000493a:	f7 d6 c0 08 	bfextu	r11,r6,0x0,0x8
8000493e:	0e 9c       	mov	r12,r7
80004940:	f0 1f 00 5e 	mcall	80004ab8 <udc_process_setup+0x4f0>
80004944:	c3 a8       	rjmp	800049b8 <udc_process_setup+0x3f0>
80004946:	30 0c       	mov	r12,0
80004948:	c3 88       	rjmp	800049b8 <udc_process_setup+0x3f0>
			default:
				break;
			}
		}
#if (0!=USB_DEVICE_MAX_EP)
		if (USB_REQ_RECIP_ENDPOINT == Udd_setup_recipient()) {
8000494a:	58 28       	cp.w	r8,2
8000494c:	c3 81       	brne	800049bc <udc_process_setup+0x3f4>
			// Standard Set Endpoint request
			switch (udd_g_ctrlreq.req.bRequest) {
8000494e:	4c a8       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
80004950:	11 98       	ld.ub	r8,r8[0x1]
80004952:	30 19       	mov	r9,1
80004954:	f2 08 18 00 	cp.b	r8,r9
80004958:	c0 60       	breq	80004964 <udc_process_setup+0x39c>
8000495a:	30 39       	mov	r9,3
8000495c:	f2 08 18 00 	cp.b	r8,r9
80004960:	c2 b1       	brne	800049b6 <udc_process_setup+0x3ee>
80004962:	c1 48       	rjmp	8000498a <udc_process_setup+0x3c2>
 *
 * \return true if success
 */
static bool udc_req_std_ep_clear_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
80004964:	4c 48       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
80004966:	90 39       	ld.sh	r9,r8[0x6]
80004968:	30 08       	mov	r8,0
8000496a:	f0 09 19 00 	cp.h	r9,r8
8000496e:	c0 c1       	brne	80004986 <udc_process_setup+0x3be>
		return false;
	}

	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
80004970:	4c 18       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
80004972:	90 19       	ld.sh	r9,r8[0x2]
80004974:	30 08       	mov	r8,0
80004976:	f0 09 19 00 	cp.h	r9,r8
8000497a:	c0 61       	brne	80004986 <udc_process_setup+0x3be>
		return udd_ep_clear_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
8000497c:	4b e8       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
8000497e:	11 dc       	ld.ub	r12,r8[0x5]
80004980:	f0 1f 00 50 	mcall	80004ac0 <udc_process_setup+0x4f8>
80004984:	c1 a8       	rjmp	800049b8 <udc_process_setup+0x3f0>
80004986:	30 0c       	mov	r12,0
80004988:	c1 88       	rjmp	800049b8 <udc_process_setup+0x3f0>
 * \return true if success
 */
#if (0!=USB_DEVICE_MAX_EP)
static bool udc_req_std_ep_set_feature(void)
{
	if (udd_g_ctrlreq.req.wLength) {
8000498a:	4b b8       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
8000498c:	90 39       	ld.sh	r9,r8[0x6]
8000498e:	30 08       	mov	r8,0
80004990:	f0 09 19 00 	cp.h	r9,r8
80004994:	c0 f1       	brne	800049b2 <udc_process_setup+0x3ea>
		return false;
	}
	if (udd_g_ctrlreq.req.wValue == USB_EP_FEATURE_HALT) {
80004996:	4b 88       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
80004998:	90 19       	ld.sh	r9,r8[0x2]
8000499a:	30 08       	mov	r8,0
8000499c:	f0 09 19 00 	cp.h	r9,r8
800049a0:	c0 91       	brne	800049b2 <udc_process_setup+0x3ea>
		udd_ep_abort(udd_g_ctrlreq.req.wIndex & 0xFF);
800049a2:	4b 57       	lddpc	r7,80004a74 <udc_process_setup+0x4ac>
800049a4:	0f dc       	ld.ub	r12,r7[0x5]
800049a6:	f0 1f 00 48 	mcall	80004ac4 <udc_process_setup+0x4fc>
		return udd_ep_set_halt(udd_g_ctrlreq.req.wIndex & 0xFF);
800049aa:	0f dc       	ld.ub	r12,r7[0x5]
800049ac:	f0 1f 00 47 	mcall	80004ac8 <udc_process_setup+0x500>
800049b0:	c0 48       	rjmp	800049b8 <udc_process_setup+0x3f0>
800049b2:	30 0c       	mov	r12,0
800049b4:	c0 28       	rjmp	800049b8 <udc_process_setup+0x3f0>
800049b6:	30 0c       	mov	r12,0
		}
	}

	// If standard request then try to decode it in UDC
	if (Udd_setup_type() == USB_REQ_TYPE_STANDARD) {
		if (udc_reqstd()) {
800049b8:	58 0c       	cp.w	r12,0
800049ba:	c5 a1       	brne	80004a6e <udc_process_setup+0x4a6>
			return true;
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
800049bc:	4a e8       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
800049be:	11 88       	ld.ub	r8,r8[0x0]
800049c0:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
800049c4:	58 18       	cp.w	r8,1
800049c6:	c2 61       	brne	80004a12 <udc_process_setup+0x44a>
static bool udc_req_iface(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
800049c8:	4b 38       	lddpc	r8,80004a94 <udc_process_setup+0x4cc>
800049ca:	11 89       	ld.ub	r9,r8[0x0]
800049cc:	30 08       	mov	r8,0
800049ce:	f0 09 18 00 	cp.b	r9,r8
800049d2:	c2 00       	breq	80004a12 <udc_process_setup+0x44a>
		return false; // The device is not is configured state yet
	}
	// Check interface number
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
800049d4:	4a 88       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
800049d6:	11 d7       	ld.ub	r7,r8[0x5]
	if (iface_num >= udc_ptr_conf->desc->bNumInterfaces) {
800049d8:	4b 08       	lddpc	r8,80004a98 <udc_process_setup+0x4d0>
800049da:	70 08       	ld.w	r8,r8[0x0]
800049dc:	70 08       	ld.w	r8,r8[0x0]
800049de:	11 c8       	ld.ub	r8,r8[0x4]
800049e0:	ee 08 18 00 	cp.b	r8,r7
800049e4:	e0 88 00 17 	brls	80004a12 <udc_process_setup+0x44a>
	}

	//* To update udc_ptr_iface with the selected interface in request
	// Select first alternate setting of interface to update udc_ptr_iface
	// before calling udi_api->getsetting()
	if (!udc_update_iface_desc(iface_num, 0)) {
800049e8:	0e 96       	mov	r6,r7
800049ea:	30 0b       	mov	r11,0
800049ec:	0e 9c       	mov	r12,r7
800049ee:	f0 1f 00 2c 	mcall	80004a9c <udc_process_setup+0x4d4>
800049f2:	c1 00       	breq	80004a12 <udc_process_setup+0x44a>
		return false;
	}
	// Select the interface with the current alternate setting
	udi_api = udc_ptr_conf->udi_apis[iface_num];
800049f4:	4a 98       	lddpc	r8,80004a98 <udc_process_setup+0x4d0>
800049f6:	70 08       	ld.w	r8,r8[0x0]
800049f8:	70 18       	ld.w	r8,r8[0x4]
800049fa:	f0 07 03 27 	ld.w	r7,r8[r7<<0x2]
	if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
800049fe:	6e 3c       	ld.w	r12,r7[0xc]
80004a00:	5d 1c       	icall	r12
80004a02:	18 9b       	mov	r11,r12
80004a04:	0c 9c       	mov	r12,r6
80004a06:	f0 1f 00 26 	mcall	80004a9c <udc_process_setup+0x4d4>
80004a0a:	c0 40       	breq	80004a12 <udc_process_setup+0x44a>
		return false;
	}

	// Send the SETUP request to the UDI corresponding to the interface number
	return udi_api->setup();
80004a0c:	6e 2c       	ld.w	r12,r7[0x8]
80004a0e:	5d 1c       	icall	r12
		}
	}

	// If interface request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_INTERFACE) {
		if (udc_req_iface()) {
80004a10:	c2 f1       	brne	80004a6e <udc_process_setup+0x4a6>
			return true;
		}
	}

	// If endpoint request then try to decode it in UDI
	if (Udd_setup_recipient() == USB_REQ_RECIP_ENDPOINT) {
80004a12:	49 98       	lddpc	r8,80004a74 <udc_process_setup+0x4ac>
80004a14:	11 88       	ld.ub	r8,r8[0x0]
80004a16:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80004a1a:	58 28       	cp.w	r8,2
80004a1c:	c2 71       	brne	80004a6a <udc_process_setup+0x4a2>
static bool udc_req_ep(void)
{
	uint8_t iface_num;
	udi_api_t UDC_DESC_STORAGE *udi_api;

	if (0 == udc_num_configuration) {
80004a1e:	49 e8       	lddpc	r8,80004a94 <udc_process_setup+0x4cc>
80004a20:	11 89       	ld.ub	r9,r8[0x0]
80004a22:	30 08       	mov	r8,0
80004a24:	f0 09 18 00 	cp.b	r9,r8
80004a28:	c2 10       	breq	80004a6a <udc_process_setup+0x4a2>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80004a2a:	49 c8       	lddpc	r8,80004a98 <udc_process_setup+0x4d0>
80004a2c:	70 08       	ld.w	r8,r8[0x0]
80004a2e:	70 09       	ld.w	r9,r8[0x0]
80004a30:	13 ca       	ld.ub	r10,r9[0x4]
80004a32:	30 09       	mov	r9,0
80004a34:	f2 0a 18 00 	cp.b	r10,r9
80004a38:	c1 90       	breq	80004a6a <udc_process_setup+0x4a2>
80004a3a:	30 07       	mov	r7,0
80004a3c:	49 75       	lddpc	r5,80004a98 <udc_process_setup+0x4d0>
			iface_num++) {
		// Select the interface with the current alternate setting
		udi_api = udc_ptr_conf->udi_apis[iface_num];
80004a3e:	70 18       	ld.w	r8,r8[0x4]
80004a40:	f0 07 03 26 	ld.w	r6,r8[r7<<0x2]
		if (!udc_update_iface_desc(iface_num, udi_api->getsetting())) {
80004a44:	6c 3c       	ld.w	r12,r6[0xc]
80004a46:	5d 1c       	icall	r12
80004a48:	18 9b       	mov	r11,r12
80004a4a:	0e 9c       	mov	r12,r7
80004a4c:	f0 1f 00 14 	mcall	80004a9c <udc_process_setup+0x4d4>
80004a50:	c0 d0       	breq	80004a6a <udc_process_setup+0x4a2>
			return false;
		}

		// Send the SETUP request to the UDI
		if (udi_api->setup()) {
80004a52:	6c 2c       	ld.w	r12,r6[0x8]
80004a54:	5d 1c       	icall	r12
80004a56:	c0 c1       	brne	80004a6e <udc_process_setup+0x4a6>
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
			iface_num++) {
80004a58:	2f f7       	sub	r7,-1
80004a5a:	5c 57       	castu.b	r7
	if (0 == udc_num_configuration) {
		return false; // The device is not is configured state yet
	}
	// Send this request on all enabled interfaces
	iface_num = udd_g_ctrlreq.req.wIndex & 0xFF;
	for (iface_num = 0; iface_num < udc_ptr_conf->desc->bNumInterfaces;
80004a5c:	6a 08       	ld.w	r8,r5[0x0]
80004a5e:	70 09       	ld.w	r9,r8[0x0]
80004a60:	13 c9       	ld.ub	r9,r9[0x4]
80004a62:	ee 09 18 00 	cp.b	r9,r7
80004a66:	fe 9b ff ec 	brhi	80004a3e <udc_process_setup+0x476>
80004a6a:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80004a6e:	e3 cf 90 e0 	ldm	sp++,r5-r7,pc,r12=1
80004a72:	00 00       	add	r0,r0
80004a74:	00 00       	add	r0,r0
80004a76:	0f 60       	ld.uh	r0,--r7
80004a78:	00 00       	add	r0,r0
80004a7a:	0c 4c       	or	r12,r6
80004a7c:	80 00       	ld.sh	r0,r0[0x0]
80004a7e:	2b dc       	sub	r12,-67
80004a80:	00 00       	add	r0,r0
80004a82:	00 3c       	cp.w	r12,r0
80004a84:	00 00       	add	r0,r0
80004a86:	00 a4       	st.w	r0++,r4
80004a88:	00 00       	add	r0,r0
80004a8a:	00 e0       	st.h	--r0,r0
80004a8c:	00 00       	add	r0,r0
80004a8e:	00 b4       	st.h	r0++,r4
80004a90:	00 00       	add	r0,r0
80004a92:	00 c0       	st.b	r0++,r0
80004a94:	00 00       	add	r0,r0
80004a96:	0c 4e       	or	lr,r6
80004a98:	00 00       	add	r0,r0
80004a9a:	0c 44       	or	r4,r6
80004a9c:	80 00       	ld.sh	r0,r0[0x0]
80004a9e:	43 b8       	lddsp	r8,sp[0xec]
80004aa0:	00 00       	add	r0,r0
80004aa2:	0c 48       	or	r8,r6
80004aa4:	80 00       	ld.sh	r0,r0[0x0]
80004aa6:	2b e8       	sub	r8,-66
80004aa8:	00 00       	add	r0,r0
80004aaa:	0c 4a       	or	r10,r6
80004aac:	80 00       	ld.sh	r0,r0[0x0]
80004aae:	44 8c       	lddsp	r12,sp[0x120]
80004ab0:	80 00       	ld.sh	r0,r0[0x0]
80004ab2:	2b b8       	sub	r8,-69
80004ab4:	80 00       	ld.sh	r0,r0[0x0]
80004ab6:	45 68       	lddsp	r8,sp[0x158]
80004ab8:	80 00       	ld.sh	r0,r0[0x0]
80004aba:	44 a4       	lddsp	r4,sp[0x128]
80004abc:	80 00       	ld.sh	r0,r0[0x0]
80004abe:	45 04       	lddsp	r4,sp[0x140]
80004ac0:	80 00       	ld.sh	r0,r0[0x0]
80004ac2:	2c a4       	sub	r4,-54
80004ac4:	80 00       	ld.sh	r0,r0[0x0]
80004ac6:	2d f8       	sub	r8,-33
80004ac8:	80 00       	ld.sh	r0,r0[0x0]
80004aca:	2b fc       	sub	r12,-65

80004acc <udc_start>:
}

/*! \brief Start the USB Device stack
 */
void udc_start(void)
{
80004acc:	d4 01       	pushm	lr
	udd_enable();
80004ace:	f0 1f 00 02 	mcall	80004ad4 <udc_start+0x8>
}
80004ad2:	d8 02       	popm	pc
80004ad4:	80 00       	ld.sh	r0,r0[0x0]
80004ad6:	34 3c       	mov	r12,67

80004ad8 <main_cdc_enable>:
	ui_process(udd_get_frame_number());
}

bool main_cdc_enable(uint8_t port)
{
	main_b_cdc_enable = true;
80004ad8:	30 19       	mov	r9,1
80004ada:	48 28       	lddpc	r8,80004ae0 <main_cdc_enable+0x8>
80004adc:	b0 89       	st.b	r8[0x0],r9
	return true;
}
80004ade:	5e ff       	retal	1
80004ae0:	00 00       	add	r0,r0
80004ae2:	0d 15       	ld.sh	r5,r6++

80004ae4 <main_cdc_disable>:

void main_cdc_disable(uint8_t port)
{
	main_b_cdc_enable = false;
80004ae4:	30 09       	mov	r9,0
80004ae6:	48 28       	lddpc	r8,80004aec <main_cdc_disable+0x8>
80004ae8:	b0 89       	st.b	r8[0x0],r9
}
80004aea:	5e fc       	retal	r12
80004aec:	00 00       	add	r0,r0
80004aee:	0d 15       	ld.sh	r5,r6++

80004af0 <wifi_buffer_update_check>:
	}
}


void wifi_buffer_update_check(void)
{
80004af0:	eb cd 40 fe 	pushm	r1-r7,lr
	uint16_t i;
	
	if(wifi_opr_mode!=WIFI_UDP_START)
80004af4:	4b f8       	lddpc	r8,80004bf0 <wifi_buffer_update_check+0x100>
80004af6:	11 89       	ld.ub	r9,r8[0x0]
80004af8:	30 e8       	mov	r8,14
80004afa:	f0 09 18 00 	cp.b	r9,r8
80004afe:	c0 c1       	brne	80004b16 <wifi_buffer_update_check+0x26>
80004b00:	3f fb       	mov	r11,-1
	else
	{
		//UDP Start
		for(i=0;i<WIFI_BUF_MAX-1;i++)
		{
			if((wifi_buffer[i]=='\e') && (wifi_buffer[i+1]=='u') && (nIPStartIndex==0))//Client Send Message start
80004b02:	4b d9       	lddpc	r9,80004bf4 <wifi_buffer_update_check+0x104>
80004b04:	31 bc       	mov	r12,27
80004b06:	37 53       	mov	r3,117
80004b08:	4b c5       	lddpc	r5,80004bf8 <wifi_buffer_update_check+0x108>
			{
				nIPStartIndex=i+3;
			}
					
			if((wifi_buffer[i]=='\x020') && (nPortIndex==0) && (nIPStartIndex!=0))//space 
80004b0a:	32 07       	mov	r7,32
80004b0c:	4b c4       	lddpc	r4,80004bfc <wifi_buffer_update_check+0x10c>
			{
				nPortIndex=i+1;//Port Index info.
				nIPEndIndex=i-1;
80004b0e:	4b d2       	lddpc	r2,80004c00 <wifi_buffer_update_check+0x110>
			}
							   
			if((wifi_buffer[i]=='\t') && (nMsgDataStartIndex==0) &&(nIPStartIndex!=0))//Tap
80004b10:	30 9e       	mov	lr,9
80004b12:	4b d6       	lddpc	r6,80004c04 <wifi_buffer_update_check+0x114>
80004b14:	c1 b8       	rjmp	80004b4a <wifi_buffer_update_check+0x5a>

void wifi_buffer_update_check(void)
{
	uint16_t i;
	
	if(wifi_opr_mode!=WIFI_UDP_START)
80004b16:	30 08       	mov	r8,0
	{
		for(i=0;i<WIFI_BUF_MAX-1;i++)
		{
			if((wifi_buffer[i]=='\r') && (wifi_buffer[i+1]=='\n'))// Wifi module message
80004b18:	4b 7a       	lddpc	r10,80004bf4 <wifi_buffer_update_check+0x104>
80004b1a:	30 db       	mov	r11,13
80004b1c:	30 ac       	mov	r12,10
			{
				wifi_msg_updated=true;
80004b1e:	4b b7       	lddpc	r7,80004c08 <wifi_buffer_update_check+0x118>
80004b20:	30 1e       	mov	lr,1
	
	if(wifi_opr_mode!=WIFI_UDP_START)
	{
		for(i=0;i<WIFI_BUF_MAX-1;i++)
		{
			if((wifi_buffer[i]=='\r') && (wifi_buffer[i+1]=='\n'))// Wifi module message
80004b22:	f4 08 07 09 	ld.ub	r9,r10[r8]
80004b26:	f6 09 18 00 	cp.b	r9,r11
80004b2a:	c0 91       	brne	80004b3c <wifi_buffer_update_check+0x4c>
80004b2c:	f0 c9 ff ff 	sub	r9,r8,-1
80004b30:	f4 09 07 09 	ld.ub	r9,r10[r9]
80004b34:	f8 09 18 00 	cp.b	r9,r12
80004b38:	c0 21       	brne	80004b3c <wifi_buffer_update_check+0x4c>
			{
				wifi_msg_updated=true;
80004b3a:	ae 8e       	st.b	r7[0x0],lr
80004b3c:	2f f8       	sub	r8,-1
{
	uint16_t i;
	
	if(wifi_opr_mode!=WIFI_UDP_START)
	{
		for(i=0;i<WIFI_BUF_MAX-1;i++)
80004b3e:	e0 48 00 7f 	cp.w	r8,127
80004b42:	cf 01       	brne	80004b22 <wifi_buffer_update_check+0x32>
80004b44:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
80004b48:	10 9b       	mov	r11,r8
	{
	}
}


void wifi_buffer_update_check(void)
80004b4a:	f6 c8 ff ff 	sub	r8,r11,-1
80004b4e:	10 9a       	mov	r10,r8
	else
	{
		//UDP Start
		for(i=0;i<WIFI_BUF_MAX-1;i++)
		{
			if((wifi_buffer[i]=='\e') && (wifi_buffer[i+1]=='u') && (nIPStartIndex==0))//Client Send Message start
80004b50:	f2 08 07 01 	ld.ub	r1,r9[r8]
80004b54:	f8 01 18 00 	cp.b	r1,r12
80004b58:	c0 e1       	brne	80004b74 <wifi_buffer_update_check+0x84>
80004b5a:	f6 c1 ff fe 	sub	r1,r11,-2
80004b5e:	f2 01 07 01 	ld.ub	r1,r9[r1]
80004b62:	e6 01 18 00 	cp.b	r1,r3
80004b66:	c0 71       	brne	80004b74 <wifi_buffer_update_check+0x84>
80004b68:	6a 01       	ld.w	r1,r5[0x0]
80004b6a:	58 01       	cp.w	r1,0
80004b6c:	c0 41       	brne	80004b74 <wifi_buffer_update_check+0x84>
80004b6e:	f6 c1 ff fc 	sub	r1,r11,-4
			{
				nIPStartIndex=i+3;
80004b72:	8b 01       	st.w	r5[0x0],r1
			}
					
			if((wifi_buffer[i]=='\x020') && (nPortIndex==0) && (nIPStartIndex!=0))//space 
80004b74:	f2 0a 07 01 	ld.ub	r1,r9[r10]
80004b78:	ee 01 18 00 	cp.b	r1,r7
80004b7c:	c0 b1       	brne	80004b92 <wifi_buffer_update_check+0xa2>
80004b7e:	68 01       	ld.w	r1,r4[0x0]
80004b80:	58 01       	cp.w	r1,0
80004b82:	c0 81       	brne	80004b92 <wifi_buffer_update_check+0xa2>
80004b84:	6a 01       	ld.w	r1,r5[0x0]
80004b86:	58 01       	cp.w	r1,0
80004b88:	c0 50       	breq	80004b92 <wifi_buffer_update_check+0xa2>
80004b8a:	f6 c1 ff fe 	sub	r1,r11,-2
			{
				nPortIndex=i+1;//Port Index info.
80004b8e:	89 01       	st.w	r4[0x0],r1
				nIPEndIndex=i-1;
80004b90:	85 0b       	st.w	r2[0x0],r11
			}
							   
			if((wifi_buffer[i]=='\t') && (nMsgDataStartIndex==0) &&(nIPStartIndex!=0))//Tap
80004b92:	f2 0a 07 01 	ld.ub	r1,r9[r10]
80004b96:	fc 01 18 00 	cp.b	r1,lr
80004b9a:	c0 a1       	brne	80004bae <wifi_buffer_update_check+0xbe>
80004b9c:	6c 01       	ld.w	r1,r6[0x0]
80004b9e:	58 01       	cp.w	r1,0
80004ba0:	c0 71       	brne	80004bae <wifi_buffer_update_check+0xbe>
80004ba2:	6a 01       	ld.w	r1,r5[0x0]
80004ba4:	58 01       	cp.w	r1,0
80004ba6:	c0 40       	breq	80004bae <wifi_buffer_update_check+0xbe>
80004ba8:	f6 c1 ff fe 	sub	r1,r11,-2
			{
				nMsgDataStartIndex=i+1;
80004bac:	8d 01       	st.w	r6[0x0],r1
			}
							   
			if((wifi_buffer[i]=='\e') && (wifi_buffer[i+1]=='E') && (nMsgDataStartIndex!=0) && (nMsgDataEndIndex==0) &&(nIPStartIndex!=0))//client Send Message End
80004bae:	f2 0a 07 0a 	ld.ub	r10,r9[r10]
80004bb2:	f8 0a 18 00 	cp.b	r10,r12
80004bb6:	c1 81       	brne	80004be6 <wifi_buffer_update_check+0xf6>
80004bb8:	f6 ca ff fe 	sub	r10,r11,-2
80004bbc:	f2 0a 07 01 	ld.ub	r1,r9[r10]
80004bc0:	34 5a       	mov	r10,69
80004bc2:	f4 01 18 00 	cp.b	r1,r10
80004bc6:	c1 01       	brne	80004be6 <wifi_buffer_update_check+0xf6>
80004bc8:	6c 0a       	ld.w	r10,r6[0x0]
80004bca:	58 0a       	cp.w	r10,0
80004bcc:	c0 d0       	breq	80004be6 <wifi_buffer_update_check+0xf6>
80004bce:	49 0a       	lddpc	r10,80004c0c <wifi_buffer_update_check+0x11c>
80004bd0:	74 0a       	ld.w	r10,r10[0x0]
80004bd2:	58 0a       	cp.w	r10,0
80004bd4:	c0 91       	brne	80004be6 <wifi_buffer_update_check+0xf6>
80004bd6:	6a 0a       	ld.w	r10,r5[0x0]
80004bd8:	58 0a       	cp.w	r10,0
80004bda:	c0 60       	breq	80004be6 <wifi_buffer_update_check+0xf6>
			{
				nMsgDataEndIndex=i-1;		 		
80004bdc:	48 ca       	lddpc	r10,80004c0c <wifi_buffer_update_check+0x11c>
80004bde:	95 0b       	st.w	r10[0x0],r11
				wifi_Client_msg_updated=true;
80004be0:	30 1b       	mov	r11,1
80004be2:	48 ca       	lddpc	r10,80004c10 <wifi_buffer_update_check+0x120>
80004be4:	b4 8b       	st.b	r10[0x0],r11
		}
	}
	else
	{
		//UDP Start
		for(i=0;i<WIFI_BUF_MAX-1;i++)
80004be6:	e0 48 00 7e 	cp.w	r8,126
80004bea:	ca f1       	brne	80004b48 <wifi_buffer_update_check+0x58>
80004bec:	e3 cd 80 fe 	ldm	sp++,r1-r7,pc
80004bf0:	00 00       	add	r0,r0
80004bf2:	0d 0d       	ld.w	sp,r6++
80004bf4:	00 00       	add	r0,r0
80004bf6:	0c 58       	eor	r8,r6
80004bf8:	00 00       	add	r0,r0
80004bfa:	0c dc       	st.w	--r6,r12
80004bfc:	00 00       	add	r0,r0
80004bfe:	0f 24       	ld.uh	r4,r7++
80004c00:	00 00       	add	r0,r0
80004c02:	0c d8       	st.w	--r6,r8
80004c04:	00 00       	add	r0,r0
80004c06:	0c e4       	st.h	--r6,r4
80004c08:	00 00       	add	r0,r0
80004c0a:	0c e3       	st.h	--r6,r3
80004c0c:	00 00       	add	r0,r0
80004c0e:	0c e8       	st.h	--r6,r8
80004c10:	00 00       	add	r0,r0
80004c12:	0d 0c       	ld.w	r12,r6++

80004c14 <wifi_buffer_clear>:
	}	
}


void wifi_buffer_clear(void)
{
80004c14:	d4 01       	pushm	lr
	memset(wifi_buffer,0,sizeof(char)*WIFI_BUF_MAX);
80004c16:	e0 6a 00 80 	mov	r10,128
80004c1a:	30 0b       	mov	r11,0
80004c1c:	48 4c       	lddpc	r12,80004c2c <wifi_buffer_clear+0x18>
80004c1e:	f0 1f 00 05 	mcall	80004c30 <wifi_buffer_clear+0x1c>

	buffer_index=0;
80004c22:	30 09       	mov	r9,0
80004c24:	48 48       	lddpc	r8,80004c34 <wifi_buffer_clear+0x20>
80004c26:	b0 09       	st.h	r8[0x0],r9
}
80004c28:	d8 02       	popm	pc
80004c2a:	00 00       	add	r0,r0
80004c2c:	00 00       	add	r0,r0
80004c2e:	0c 58       	eor	r8,r6
80004c30:	80 00       	ld.sh	r0,r0[0x0]
80004c32:	5a f0       	cp.w	r0,-17
80004c34:	00 00       	add	r0,r0
80004c36:	0c 54       	eor	r4,r6

80004c38 <wifi_module_status_check>:
		ui_com_close(port);
	}
}

void wifi_module_status_check(void)
{	
80004c38:	d4 01       	pushm	lr
	wifi_buffer_update_check();
80004c3a:	f0 1f 00 91 	mcall	80004e7c <wifi_module_status_check+0x244>

	if(wifi_opr_mode==WIFI_NO_OPR) 
80004c3e:	fe f8 02 42 	ld.w	r8,pc[578]
80004c42:	11 88       	ld.ub	r8,r8[0x0]
80004c44:	58 08       	cp.w	r8,0
80004c46:	c0 b1       	brne	80004c5c <wifi_module_status_check+0x24>
	{
		wifi_opr_mode = WIFI_CFG_START;
80004c48:	30 29       	mov	r9,2
80004c4a:	fe f8 02 36 	ld.w	r8,pc[566]
80004c4e:	b0 89       	st.b	r8[0x0],r9
	    udi_cdc_putc(48);
80004c50:	33 0c       	mov	r12,48
80004c52:	f0 1f 00 8d 	mcall	80004e84 <wifi_module_status_check+0x24c>
		wifi_buffer_clear();
80004c56:	f0 1f 00 8d 	mcall	80004e88 <wifi_module_status_check+0x250>
80004c5a:	d8 02       	popm	pc
	}
	else if(wifi_opr_mode==WIFI_CFG_START)
80004c5c:	fe f8 02 24 	ld.w	r8,pc[548]
80004c60:	11 89       	ld.ub	r9,r8[0x0]
80004c62:	30 28       	mov	r8,2
80004c64:	f0 09 18 00 	cp.b	r9,r8
80004c68:	c0 c1       	brne	80004c80 <wifi_module_status_check+0x48>
	{
		usart_write_line(USART, "AT+WRXACTIVE=1\r\n");
80004c6a:	fe fb 02 22 	ld.w	r11,pc[546]
80004c6e:	fe 7c 18 00 	mov	r12,-59392
80004c72:	f0 1f 00 88 	mcall	80004e90 <wifi_module_status_check+0x258>
		wifi_opr_mode = WIFI_CFG_END;
80004c76:	30 39       	mov	r9,3
80004c78:	fe f8 02 08 	ld.w	r8,pc[520]
80004c7c:	b0 89       	st.b	r8[0x0],r9
80004c7e:	d8 02       	popm	pc
	}
	else if(wifi_opr_mode==WIFI_CFG_END)
80004c80:	fe f8 02 00 	ld.w	r8,pc[512]
80004c84:	11 89       	ld.ub	r9,r8[0x0]
80004c86:	30 38       	mov	r8,3
80004c88:	f0 09 18 00 	cp.b	r9,r8
80004c8c:	c1 31       	brne	80004cb2 <wifi_module_status_check+0x7a>
	{
		if(wifi_msg_updated)
80004c8e:	fe f8 02 06 	ld.w	r8,pc[518]
80004c92:	11 88       	ld.ub	r8,r8[0x0]
80004c94:	58 08       	cp.w	r8,0
80004c96:	e0 80 00 f2 	breq	80004e7a <wifi_module_status_check+0x242>
		{
			wifi_msg_updated=false;
80004c9a:	30 09       	mov	r9,0
80004c9c:	4f e8       	lddpc	r8,80004e94 <wifi_module_status_check+0x25c>
80004c9e:	b0 89       	st.b	r8[0x0],r9
			wifi_opr_mode = WIFI_CFG_NEWTWORK_START;
80004ca0:	30 49       	mov	r9,4
80004ca2:	4f 88       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004ca4:	b0 89       	st.b	r8[0x0],r9
			udi_cdc_putc(49);
80004ca6:	33 1c       	mov	r12,49
80004ca8:	f0 1f 00 77 	mcall	80004e84 <wifi_module_status_check+0x24c>
			wifi_buffer_clear();
80004cac:	f0 1f 00 77 	mcall	80004e88 <wifi_module_status_check+0x250>
80004cb0:	d8 02       	popm	pc
		}		
	}
	else if(wifi_opr_mode==WIFI_CFG_NEWTWORK_START)
80004cb2:	4f 48       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004cb4:	11 89       	ld.ub	r9,r8[0x0]
80004cb6:	30 48       	mov	r8,4
80004cb8:	f0 09 18 00 	cp.b	r9,r8
80004cbc:	c0 a1       	brne	80004cd0 <wifi_module_status_check+0x98>
	{
		usart_write_line(USART, "AT+NSET=192.168.1.6,255.255.255.0,192.168.1.6\r\n");
80004cbe:	4f 7b       	lddpc	r11,80004e98 <wifi_module_status_check+0x260>
80004cc0:	fe 7c 18 00 	mov	r12,-59392
80004cc4:	f0 1f 00 73 	mcall	80004e90 <wifi_module_status_check+0x258>
		wifi_opr_mode = WIFI_CFG_NEWTWORK_END;
80004cc8:	30 59       	mov	r9,5
80004cca:	4e e8       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004ccc:	b0 89       	st.b	r8[0x0],r9
80004cce:	d8 02       	popm	pc
	}
	else if(wifi_opr_mode==WIFI_CFG_NEWTWORK_END)
80004cd0:	4e c8       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004cd2:	11 89       	ld.ub	r9,r8[0x0]
80004cd4:	30 58       	mov	r8,5
80004cd6:	f0 09 18 00 	cp.b	r9,r8
80004cda:	c1 21       	brne	80004cfe <wifi_module_status_check+0xc6>
	{
		if(wifi_msg_updated)
80004cdc:	4e e8       	lddpc	r8,80004e94 <wifi_module_status_check+0x25c>
80004cde:	11 88       	ld.ub	r8,r8[0x0]
80004ce0:	58 08       	cp.w	r8,0
80004ce2:	e0 80 00 cc 	breq	80004e7a <wifi_module_status_check+0x242>
		{		
			wifi_msg_updated=false;
80004ce6:	30 09       	mov	r9,0
80004ce8:	4e b8       	lddpc	r8,80004e94 <wifi_module_status_check+0x25c>
80004cea:	b0 89       	st.b	r8[0x0],r9
			wifi_opr_mode = WIFI_CFG_WMODE_START;
80004cec:	30 69       	mov	r9,6
80004cee:	4e 58       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004cf0:	b0 89       	st.b	r8[0x0],r9
			udi_cdc_putc(50);
80004cf2:	33 2c       	mov	r12,50
80004cf4:	f0 1f 00 64 	mcall	80004e84 <wifi_module_status_check+0x24c>
			wifi_buffer_clear();
80004cf8:	f0 1f 00 64 	mcall	80004e88 <wifi_module_status_check+0x250>
80004cfc:	d8 02       	popm	pc
		}		
	}
	else if(wifi_opr_mode==WIFI_CFG_WMODE_START)
80004cfe:	4e 18       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004d00:	11 89       	ld.ub	r9,r8[0x0]
80004d02:	30 68       	mov	r8,6
80004d04:	f0 09 18 00 	cp.b	r9,r8
80004d08:	c0 a1       	brne	80004d1c <wifi_module_status_check+0xe4>
	{
		usart_write_line(USART, "AT+WM=2\r\n");
80004d0a:	4e 5b       	lddpc	r11,80004e9c <wifi_module_status_check+0x264>
80004d0c:	fe 7c 18 00 	mov	r12,-59392
80004d10:	f0 1f 00 60 	mcall	80004e90 <wifi_module_status_check+0x258>
		wifi_opr_mode = WIFI_CFG_WMODE_END;	
80004d14:	30 79       	mov	r9,7
80004d16:	4d b8       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004d18:	b0 89       	st.b	r8[0x0],r9
80004d1a:	d8 02       	popm	pc
	}
	else if(wifi_opr_mode==WIFI_CFG_WMODE_END)
80004d1c:	4d 98       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004d1e:	11 89       	ld.ub	r9,r8[0x0]
80004d20:	30 78       	mov	r8,7
80004d22:	f0 09 18 00 	cp.b	r9,r8
80004d26:	c1 21       	brne	80004d4a <wifi_module_status_check+0x112>
	{
		if(wifi_msg_updated)
80004d28:	4d b8       	lddpc	r8,80004e94 <wifi_module_status_check+0x25c>
80004d2a:	11 88       	ld.ub	r8,r8[0x0]
80004d2c:	58 08       	cp.w	r8,0
80004d2e:	e0 80 00 a6 	breq	80004e7a <wifi_module_status_check+0x242>
		{
			wifi_msg_updated=false;
80004d32:	30 09       	mov	r9,0
80004d34:	4d 88       	lddpc	r8,80004e94 <wifi_module_status_check+0x25c>
80004d36:	b0 89       	st.b	r8[0x0],r9
			wifi_opr_mode = WIFI_CREATE_LIMITEDAP_START;
80004d38:	30 89       	mov	r9,8
80004d3a:	4d 28       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004d3c:	b0 89       	st.b	r8[0x0],r9
			udi_cdc_putc(51);
80004d3e:	33 3c       	mov	r12,51
80004d40:	f0 1f 00 51 	mcall	80004e84 <wifi_module_status_check+0x24c>
			wifi_buffer_clear();
80004d44:	f0 1f 00 51 	mcall	80004e88 <wifi_module_status_check+0x250>
80004d48:	d8 02       	popm	pc
		}		
	}
	else if(wifi_opr_mode==WIFI_CREATE_LIMITEDAP_START)
80004d4a:	4c e8       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004d4c:	11 89       	ld.ub	r9,r8[0x0]
80004d4e:	30 88       	mov	r8,8
80004d50:	f0 09 18 00 	cp.b	r9,r8
80004d54:	c0 a1       	brne	80004d68 <wifi_module_status_check+0x130>
	{
		usart_write_line(USART, "AT+WA=SE6_AP,,11\r\n");
80004d56:	4d 3b       	lddpc	r11,80004ea0 <wifi_module_status_check+0x268>
80004d58:	fe 7c 18 00 	mov	r12,-59392
80004d5c:	f0 1f 00 4d 	mcall	80004e90 <wifi_module_status_check+0x258>
		wifi_opr_mode = WIFI_CREATE_LIMITEDAP_END;		
80004d60:	30 99       	mov	r9,9
80004d62:	4c 88       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004d64:	b0 89       	st.b	r8[0x0],r9
80004d66:	d8 02       	popm	pc
	}
	else if(wifi_opr_mode==WIFI_CREATE_LIMITEDAP_END)
80004d68:	4c 68       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004d6a:	11 89       	ld.ub	r9,r8[0x0]
80004d6c:	30 98       	mov	r8,9
80004d6e:	f0 09 18 00 	cp.b	r9,r8
80004d72:	c1 21       	brne	80004d96 <wifi_module_status_check+0x15e>
	{
		if(wifi_msg_updated)
80004d74:	4c 88       	lddpc	r8,80004e94 <wifi_module_status_check+0x25c>
80004d76:	11 88       	ld.ub	r8,r8[0x0]
80004d78:	58 08       	cp.w	r8,0
80004d7a:	e0 80 00 80 	breq	80004e7a <wifi_module_status_check+0x242>
		{
			wifi_msg_updated=false;
80004d7e:	30 09       	mov	r9,0
80004d80:	4c 58       	lddpc	r8,80004e94 <wifi_module_status_check+0x25c>
80004d82:	b0 89       	st.b	r8[0x0],r9
			wifi_opr_mode = WIFI_ENABLE_DHCP_SER_START;
80004d84:	30 a9       	mov	r9,10
80004d86:	4b f8       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004d88:	b0 89       	st.b	r8[0x0],r9
			udi_cdc_putc(52);
80004d8a:	33 4c       	mov	r12,52
80004d8c:	f0 1f 00 3e 	mcall	80004e84 <wifi_module_status_check+0x24c>
			wifi_buffer_clear();
80004d90:	f0 1f 00 3e 	mcall	80004e88 <wifi_module_status_check+0x250>
80004d94:	d8 02       	popm	pc
		}		
	}
	else if(wifi_opr_mode==WIFI_ENABLE_DHCP_SER_START)
80004d96:	4b b8       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004d98:	11 89       	ld.ub	r9,r8[0x0]
80004d9a:	30 a8       	mov	r8,10
80004d9c:	f0 09 18 00 	cp.b	r9,r8
80004da0:	c0 a1       	brne	80004db4 <wifi_module_status_check+0x17c>
	{
		usart_write_line(USART, "AT+DHCPSRVR=1\r\n");
80004da2:	4c 1b       	lddpc	r11,80004ea4 <wifi_module_status_check+0x26c>
80004da4:	fe 7c 18 00 	mov	r12,-59392
80004da8:	f0 1f 00 3a 	mcall	80004e90 <wifi_module_status_check+0x258>
		wifi_opr_mode = WIFI_ENABLE_DHCP_SER_END;		
80004dac:	30 b9       	mov	r9,11
80004dae:	4b 58       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004db0:	b0 89       	st.b	r8[0x0],r9
80004db2:	d8 02       	popm	pc
	}
	else if(wifi_opr_mode==WIFI_ENABLE_DHCP_SER_END)
80004db4:	4b 38       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004db6:	11 89       	ld.ub	r9,r8[0x0]
80004db8:	30 b8       	mov	r8,11
80004dba:	f0 09 18 00 	cp.b	r9,r8
80004dbe:	c1 11       	brne	80004de0 <wifi_module_status_check+0x1a8>
	{
		if(wifi_msg_updated)
80004dc0:	4b 58       	lddpc	r8,80004e94 <wifi_module_status_check+0x25c>
80004dc2:	11 88       	ld.ub	r8,r8[0x0]
80004dc4:	58 08       	cp.w	r8,0
80004dc6:	c5 a0       	breq	80004e7a <wifi_module_status_check+0x242>
		{
			wifi_msg_updated=false;
80004dc8:	30 09       	mov	r9,0
80004dca:	4b 38       	lddpc	r8,80004e94 <wifi_module_status_check+0x25c>
80004dcc:	b0 89       	st.b	r8[0x0],r9
			wifi_opr_mode = WIFI_UDP_LP_SET_START;
80004dce:	30 c9       	mov	r9,12
80004dd0:	4a c8       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004dd2:	b0 89       	st.b	r8[0x0],r9
			udi_cdc_putc(53);
80004dd4:	33 5c       	mov	r12,53
80004dd6:	f0 1f 00 2c 	mcall	80004e84 <wifi_module_status_check+0x24c>
			wifi_buffer_clear();
80004dda:	f0 1f 00 2c 	mcall	80004e88 <wifi_module_status_check+0x250>
80004dde:	d8 02       	popm	pc
		}		
	}
	else if(wifi_opr_mode==WIFI_UDP_LP_SET_START)
80004de0:	4a 88       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004de2:	11 89       	ld.ub	r9,r8[0x0]
80004de4:	30 c8       	mov	r8,12
80004de6:	f0 09 18 00 	cp.b	r9,r8
80004dea:	c2 b1       	brne	80004e40 <wifi_module_status_check+0x208>
	{
		usart_write_line(USART, "AT+NSUDP=48576\r\n");
80004dec:	4a fb       	lddpc	r11,80004ea8 <wifi_module_status_check+0x270>
80004dee:	fe 7c 18 00 	mov	r12,-59392
80004df2:	f0 1f 00 28 	mcall	80004e90 <wifi_module_status_check+0x258>
		wifi_opr_mode = WIFI_UDP_LP_SET_END;
80004df6:	30 d9       	mov	r9,13
80004df8:	4a 28       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004dfa:	b0 89       	st.b	r8[0x0],r9
		udi_cdc_putc(54);
80004dfc:	33 6c       	mov	r12,54
80004dfe:	f0 1f 00 22 	mcall	80004e84 <wifi_module_status_check+0x24c>
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
80004e02:	e0 68 03 e8 	mov	r8,1000
80004e06:	30 09       	mov	r9,0
80004e08:	e0 6a e3 e7 	mov	r10,58343
80004e0c:	ea 1a 2d 05 	orh	r10,0x2d05
80004e10:	30 bb       	mov	r11,11
80004e12:	f0 1f 00 27 	mcall	80004eac <wifi_module_status_check+0x274>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80004e16:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80004e1a:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80004e1e:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80004e22:	14 38       	cp.w	r8,r10
80004e24:	e0 88 00 08 	brls	80004e34 <wifi_module_status_check+0x1fc>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80004e28:	12 38       	cp.w	r8,r9
80004e2a:	fe 98 ff fa 	brls	80004e1e <wifi_module_status_check+0x1e6>
80004e2e:	12 3a       	cp.w	r10,r9
80004e30:	c2 03       	brcs	80004e70 <wifi_module_status_check+0x238>
80004e32:	cf 6b       	rjmp	80004e1e <wifi_module_status_check+0x1e6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80004e34:	12 38       	cp.w	r8,r9
80004e36:	e0 8b 00 1d 	brhi	80004e70 <wifi_module_status_check+0x238>
80004e3a:	12 3a       	cp.w	r10,r9
80004e3c:	c1 a3       	brcs	80004e70 <wifi_module_status_check+0x238>
80004e3e:	cf 0b       	rjmp	80004e1e <wifi_module_status_check+0x1e6>
		delay_ms(1000);
		usart_write_line(USART, "ATE0\r\n"); //by Bulk data
	}	
	else if(wifi_opr_mode==WIFI_UDP_LP_SET_END)
80004e40:	49 08       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004e42:	11 89       	ld.ub	r9,r8[0x0]
80004e44:	30 d8       	mov	r8,13
80004e46:	f0 09 18 00 	cp.b	r9,r8
80004e4a:	c1 81       	brne	80004e7a <wifi_module_status_check+0x242>
	{
		if(wifi_msg_updated)
80004e4c:	49 28       	lddpc	r8,80004e94 <wifi_module_status_check+0x25c>
80004e4e:	11 88       	ld.ub	r8,r8[0x0]
80004e50:	58 08       	cp.w	r8,0
80004e52:	c1 40       	breq	80004e7a <wifi_module_status_check+0x242>
		{
			wifi_msg_updated=false;
80004e54:	30 08       	mov	r8,0
80004e56:	49 09       	lddpc	r9,80004e94 <wifi_module_status_check+0x25c>
80004e58:	b2 88       	st.b	r9[0x0],r8
			wifi_Client_msg_updated=false;
80004e5a:	49 69       	lddpc	r9,80004eb0 <wifi_module_status_check+0x278>
80004e5c:	b2 88       	st.b	r9[0x0],r8
			wifi_opr_mode = WIFI_UDP_START;
80004e5e:	30 e9       	mov	r9,14
80004e60:	48 88       	lddpc	r8,80004e80 <wifi_module_status_check+0x248>
80004e62:	b0 89       	st.b	r8[0x0],r9
			udi_cdc_putc(55);
80004e64:	33 7c       	mov	r12,55
80004e66:	f0 1f 00 08 	mcall	80004e84 <wifi_module_status_check+0x24c>
			wifi_buffer_clear();
80004e6a:	f0 1f 00 08 	mcall	80004e88 <wifi_module_status_check+0x250>
80004e6e:	d8 02       	popm	pc
	{
		usart_write_line(USART, "AT+NSUDP=48576\r\n");
		wifi_opr_mode = WIFI_UDP_LP_SET_END;
		udi_cdc_putc(54);
		delay_ms(1000);
		usart_write_line(USART, "ATE0\r\n"); //by Bulk data
80004e70:	49 1b       	lddpc	r11,80004eb4 <wifi_module_status_check+0x27c>
80004e72:	fe 7c 18 00 	mov	r12,-59392
80004e76:	f0 1f 00 07 	mcall	80004e90 <wifi_module_status_check+0x258>
80004e7a:	d8 02       	popm	pc
80004e7c:	80 00       	ld.sh	r0,r0[0x0]
80004e7e:	4a f0       	lddpc	r0,80004f38 <tc_irq+0x28>
80004e80:	00 00       	add	r0,r0
80004e82:	0d 0d       	ld.w	sp,r6++
80004e84:	80 00       	ld.sh	r0,r0[0x0]
80004e86:	3e 5c       	mov	r12,-27
80004e88:	80 00       	ld.sh	r0,r0[0x0]
80004e8a:	4c 14       	lddpc	r4,80004f8c <tc_irq+0x7c>
80004e8c:	80 00       	ld.sh	r0,r0[0x0]
80004e8e:	b4 f8       	st.b	r10[0x7],r8
80004e90:	80 00       	ld.sh	r0,r0[0x0]
80004e92:	2a 44       	sub	r4,-92
80004e94:	00 00       	add	r0,r0
80004e96:	0c e3       	st.h	--r6,r3
80004e98:	80 00       	ld.sh	r0,r0[0x0]
80004e9a:	b5 0c       	ld.d	r12,r10
80004e9c:	80 00       	ld.sh	r0,r0[0x0]
80004e9e:	b5 3c       	mul	r12,r10
80004ea0:	80 00       	ld.sh	r0,r0[0x0]
80004ea2:	b5 48       	asr	r8,0x14
80004ea4:	80 00       	ld.sh	r0,r0[0x0]
80004ea6:	b5 5c       	asr	r12,0x15
80004ea8:	80 00       	ld.sh	r0,r0[0x0]
80004eaa:	b5 6c       	lsl	r12,0x14
80004eac:	80 00       	ld.sh	r0,r0[0x0]
80004eae:	57 14       	stdsp	sp[0x1c4],r4
80004eb0:	00 00       	add	r0,r0
80004eb2:	0d 0c       	ld.w	r12,r6++
80004eb4:	80 00       	ld.sh	r0,r0[0x0]
80004eb6:	b5 80       	lsr	r0,0x14

80004eb8 <main_cdc_set_dtr>:
{
	main_b_cdc_enable = false;
}

void main_cdc_set_dtr(uint8_t port, bool b_enable)
{
80004eb8:	d4 01       	pushm	lr
	if (b_enable) {
80004eba:	58 0b       	cp.w	r11,0
80004ebc:	c0 40       	breq	80004ec4 <main_cdc_set_dtr+0xc>
		// Host terminal has open COM
		ui_com_open(port);
80004ebe:	f0 1f 00 04 	mcall	80004ecc <main_cdc_set_dtr+0x14>
80004ec2:	d8 02       	popm	pc
	}else{
		// Host terminal has close COMF
		ui_com_close(port);
80004ec4:	f0 1f 00 03 	mcall	80004ed0 <main_cdc_set_dtr+0x18>
80004ec8:	d8 02       	popm	pc
80004eca:	00 00       	add	r0,r0
80004ecc:	80 00       	ld.sh	r0,r0[0x0]
80004ece:	24 e8       	sub	r8,78
80004ed0:	80 00       	ld.sh	r0,r0[0x0]
80004ed2:	25 4c       	sub	r12,84

80004ed4 <main_sof_action>:
{
	ui_wakeup();
}

void main_sof_action(void)
{
80004ed4:	d4 01       	pushm	lr
	if (!main_b_cdc_enable)
80004ed6:	48 68       	lddpc	r8,80004eec <main_sof_action+0x18>
80004ed8:	11 88       	ld.ub	r8,r8[0x0]
80004eda:	58 08       	cp.w	r8,0
80004edc:	c0 60       	breq	80004ee8 <main_sof_action+0x14>
		return;
	ui_process(udd_get_frame_number());
80004ede:	f0 1f 00 05 	mcall	80004ef0 <main_sof_action+0x1c>
80004ee2:	5c 7c       	castu.h	r12
80004ee4:	f0 1f 00 04 	mcall	80004ef4 <main_sof_action+0x20>
80004ee8:	d8 02       	popm	pc
80004eea:	00 00       	add	r0,r0
80004eec:	00 00       	add	r0,r0
80004eee:	0d 15       	ld.sh	r5,r6++
80004ef0:	80 00       	ld.sh	r0,r0[0x0]
80004ef2:	2b c4       	sub	r4,-68
80004ef4:	80 00       	ld.sh	r0,r0[0x0]
80004ef6:	25 08       	sub	r8,80

80004ef8 <main_resume_action>:
{
	ui_powerdown();
}

void main_resume_action(void)
{
80004ef8:	d4 01       	pushm	lr
	ui_wakeup();
80004efa:	f0 1f 00 02 	mcall	80004f00 <main_resume_action+0x8>
}
80004efe:	d8 02       	popm	pc
80004f00:	80 00       	ld.sh	r0,r0[0x0]
80004f02:	24 f8       	sub	r8,79

80004f04 <main_suspend_action>:
		}
	}
}

void main_suspend_action(void)
{
80004f04:	d4 01       	pushm	lr
	ui_powerdown();
80004f06:	f0 1f 00 02 	mcall	80004f0c <main_suspend_action+0x8>
}
80004f0a:	d8 02       	popm	pc
80004f0c:	80 00       	ld.sh	r0,r0[0x0]
80004f0e:	25 5c       	sub	r12,85

80004f10 <tc_irq>:
#elif defined (__ICCAVR32__)
#pragma handler = EXAMPLE_TC_IRQ_GROUP, 1
__interrupt
#endif
static void tc_irq(void)
{
80004f10:	d4 01       	pushm	lr
	// specify that an interrupt has been raised
	if(tc_tick>=TC_TICK_20MS)
80004f12:	49 98       	lddpc	r8,80004f74 <tc_irq+0x64>
80004f14:	70 08       	ld.w	r8,r8[0x0]
80004f16:	58 98       	cp.w	r8,9
80004f18:	e0 88 00 06 	brls	80004f24 <tc_irq+0x14>
	{
		update_timer = true;
80004f1c:	30 19       	mov	r9,1
80004f1e:	49 78       	lddpc	r8,80004f78 <tc_irq+0x68>
80004f20:	b0 89       	st.b	r8[0x0],r9
80004f22:	c0 58       	rjmp	80004f2c <tc_irq+0x1c>
	}
	else
	{
		// Increment the ms seconds counter
		tc_tick++;		
80004f24:	49 48       	lddpc	r8,80004f74 <tc_irq+0x64>
80004f26:	70 09       	ld.w	r9,r8[0x0]
80004f28:	2f f9       	sub	r9,-1
80004f2a:	91 09       	st.w	r8[0x0],r9
	}
	
	if(tc_tick_1>=TC_TICK_80MS)
80004f2c:	49 48       	lddpc	r8,80004f7c <tc_irq+0x6c>
80004f2e:	70 08       	ld.w	r8,r8[0x0]
80004f30:	e0 48 00 4f 	cp.w	r8,79
80004f34:	e0 88 00 06 	brls	80004f40 <tc_irq+0x30>
	{
		update_timer_1 = true;
80004f38:	30 19       	mov	r9,1
80004f3a:	49 28       	lddpc	r8,80004f80 <tc_irq+0x70>
80004f3c:	b0 89       	st.b	r8[0x0],r9
80004f3e:	c0 58       	rjmp	80004f48 <tc_irq+0x38>
	}
	else
	{
		// Increment the ms seconds counter
		tc_tick_1++;
80004f40:	48 f8       	lddpc	r8,80004f7c <tc_irq+0x6c>
80004f42:	70 09       	ld.w	r9,r8[0x0]
80004f44:	2f f9       	sub	r9,-1
80004f46:	91 09       	st.w	r8[0x0],r9
	}


	if(tc_tick_2>=TC_TICK_1S)
80004f48:	48 f8       	lddpc	r8,80004f84 <tc_irq+0x74>
80004f4a:	70 08       	ld.w	r8,r8[0x0]
80004f4c:	e0 48 03 e7 	cp.w	r8,999
80004f50:	e0 88 00 06 	brls	80004f5c <tc_irq+0x4c>
	{
		update_timer_2 = true;
80004f54:	30 19       	mov	r9,1
80004f56:	48 d8       	lddpc	r8,80004f88 <tc_irq+0x78>
80004f58:	b0 89       	st.b	r8[0x0],r9
80004f5a:	c0 58       	rjmp	80004f64 <tc_irq+0x54>
	}
	else
	{
		// Increment the ms seconds counter
		tc_tick_2++;
80004f5c:	48 a8       	lddpc	r8,80004f84 <tc_irq+0x74>
80004f5e:	70 09       	ld.w	r9,r8[0x0]
80004f60:	2f f9       	sub	r9,-1
80004f62:	91 09       	st.w	r8[0x0],r9
	}
		
	// Clear the interrupt flag. This is a side effect of reading the TC SR.
	tc_read_sr(EXAMPLE_TC, EXAMPLE_TC_CHANNEL);
80004f64:	30 0b       	mov	r11,0
80004f66:	fe 7c 38 00 	mov	r12,-51200
80004f6a:	f0 1f 00 09 	mcall	80004f8c <tc_irq+0x7c>
}
80004f6e:	d4 02       	popm	lr
80004f70:	d6 03       	rete
80004f72:	00 00       	add	r0,r0
80004f74:	00 00       	add	r0,r0
80004f76:	0d 10       	ld.sh	r0,r6++
80004f78:	00 00       	add	r0,r0
80004f7a:	00 e4       	st.h	--r0,r4
80004f7c:	00 00       	add	r0,r0
80004f7e:	0d 18       	ld.sh	r8,r6++
80004f80:	00 00       	add	r0,r0
80004f82:	00 e5       	st.h	--r0,r5
80004f84:	00 00       	add	r0,r0
80004f86:	0d 1c       	ld.sh	r12,r6++
80004f88:	00 00       	add	r0,r0
80004f8a:	00 e6       	st.h	--r0,r6
80004f8c:	80 00       	ld.sh	r0,r0[0x0]
80004f8e:	20 b6       	sub	r6,11

80004f90 <usart_interrupt>:


ISR(usart_interrupt, USART_IRQ_GROUP, 3)
{
80004f90:	d4 01       	pushm	lr
80004f92:	20 1d       	sub	sp,4
	int value;
	
	usart_read_char(USART, &value);
80004f94:	1a 9b       	mov	r11,sp
80004f96:	fe 7c 18 00 	mov	r12,-59392
80004f9a:	f0 1f 00 0d 	mcall	80004fcc <usart_interrupt+0x3c>
	
	if(buffer_index<WIFI_BUF_MAX-1)
80004f9e:	48 d8       	lddpc	r8,80004fd0 <usart_interrupt+0x40>
80004fa0:	90 09       	ld.sh	r9,r8[0x0]
80004fa2:	37 e8       	mov	r8,126
80004fa4:	f0 09 19 00 	cp.h	r9,r8
80004fa8:	e0 8b 00 0d 	brhi	80004fc2 <usart_interrupt+0x32>
	{
		wifi_buffer[buffer_index]=value;
80004fac:	48 98       	lddpc	r8,80004fd0 <usart_interrupt+0x40>
80004fae:	90 09       	ld.sh	r9,r8[0x0]
80004fb0:	5c 79       	castu.h	r9
80004fb2:	1b bb       	ld.ub	r11,sp[0x3]
80004fb4:	48 8a       	lddpc	r10,80004fd4 <usart_interrupt+0x44>
80004fb6:	f4 09 0b 0b 	st.b	r10[r9],r11
		buffer_index++;
80004fba:	90 09       	ld.sh	r9,r8[0x0]
80004fbc:	2f f9       	sub	r9,-1
80004fbe:	b0 09       	st.h	r8[0x0],r9
80004fc0:	c0 38       	rjmp	80004fc6 <usart_interrupt+0x36>
	}
	else
	{
		wifi_buffer_clear();		
80004fc2:	f0 1f 00 06 	mcall	80004fd8 <usart_interrupt+0x48>
	}

	//udi_cdc_putc(value);
}
80004fc6:	2f fd       	sub	sp,-4
80004fc8:	d4 02       	popm	lr
80004fca:	d6 03       	rete
80004fcc:	80 00       	ld.sh	r0,r0[0x0]
80004fce:	2a 20       	sub	r0,-94
80004fd0:	00 00       	add	r0,r0
80004fd2:	0c 54       	eor	r4,r6
80004fd4:	00 00       	add	r0,r0
80004fd6:	0c 58       	eor	r8,r6
80004fd8:	80 00       	ld.sh	r0,r0[0x0]
80004fda:	4c 14       	lddpc	r4,800050dc <itg3200_init+0x1c>

80004fdc <tc_init>:
 * - fPBA/8 is used as clock source for TC
 * - Enables RC compare match interrupt
 * \param tc Base address of the TC module
 */
void tc_init(volatile avr32_tc_t *tc)
{
80004fdc:	eb cd 40 80 	pushm	r7,lr
80004fe0:	18 97       	mov	r7,r12
		.cpas  = 0,
		.lovrs = 0,
		.covfs = 0
	};
	// Initialize the timer/counter.
	tc_init_waveform(tc, &waveform_opt);
80004fe2:	48 bb       	lddpc	r11,8000500c <tc_init+0x30>
80004fe4:	f0 1f 00 0b 	mcall	80005010 <tc_init+0x34>
	 * Set the compare triggers.
	 * We configure it to count every 1 milliseconds.
	 * We want: (1 / (fPBA / 8)) * RC = 1 ms, hence RC = (fPBA / 8) / 1000
	 * to get an interrupt every 10 ms.
	 */
	tc_write_rc(tc, EXAMPLE_TC_CHANNEL, (sysclk_get_pba_hz() / 8 / 1000));
80004fe8:	e0 6a 17 70 	mov	r10,6000
80004fec:	30 0b       	mov	r11,0
80004fee:	0e 9c       	mov	r12,r7
80004ff0:	f0 1f 00 09 	mcall	80005014 <tc_init+0x38>
	// configure the timer interrupt
	tc_configure_interrupts(tc, EXAMPLE_TC_CHANNEL, &tc_interrupt);
80004ff4:	48 9a       	lddpc	r10,80005018 <tc_init+0x3c>
80004ff6:	30 0b       	mov	r11,0
80004ff8:	0e 9c       	mov	r12,r7
80004ffa:	f0 1f 00 09 	mcall	8000501c <tc_init+0x40>
	// Start the timer/counter.
	tc_start(tc, EXAMPLE_TC_CHANNEL);
80004ffe:	30 0b       	mov	r11,0
80005000:	0e 9c       	mov	r12,r7
80005002:	f0 1f 00 08 	mcall	80005020 <tc_init+0x44>
}
80005006:	e3 cd 80 80 	ldm	sp++,r7,pc
8000500a:	00 00       	add	r0,r0
8000500c:	80 00       	ld.sh	r0,r0[0x0]
8000500e:	b4 f0       	st.b	r10[0x7],r0
80005010:	80 00       	ld.sh	r0,r0[0x0]
80005012:	20 08       	sub	r8,0
80005014:	80 00       	ld.sh	r0,r0[0x0]
80005016:	20 c8       	sub	r8,12
80005018:	80 00       	ld.sh	r0,r0[0x0]
8000501a:	b6 5c       	st.h	r11[0xa],r12
8000501c:	80 00       	ld.sh	r0,r0[0x0]
8000501e:	20 fc       	sub	r12,15
80005020:	80 00       	ld.sh	r0,r0[0x0]
80005022:	20 a4       	sub	r4,10

80005024 <twi_bus_read>:
	status = twi_master_write(&AVR32_TWI, &pkg);
	return (STATUS_OK == status) ? count : 0;
}

size_t twi_bus_read(uint8_t dev_addr, uint8_t addr, void *data, size_t count)
{
80005024:	eb cd 40 80 	pushm	r7,lr
80005028:	20 4d       	sub	sp,16
8000502a:	12 97       	mov	r7,r9
		.chip        = dev_addr,
		.addr        = {addr},
		.addr_length = sizeof(addr),
		.buffer      = data,
		.length      = count,
	};
8000502c:	30 08       	mov	r8,0
8000502e:	30 09       	mov	r9,0
80005030:	fa e9 00 00 	st.d	sp[0],r8
80005034:	ba 8c       	st.b	sp[0x0],r12
80005036:	ba 9b       	st.b	sp[0x1],r11
80005038:	30 18       	mov	r8,1
8000503a:	50 18       	stdsp	sp[0x4],r8
8000503c:	50 2a       	stdsp	sp[0x8],r10
8000503e:	50 37       	stdsp	sp[0xc],r7

	status = twi_master_read(&AVR32_TWI, &pkg);
80005040:	1a 9b       	mov	r11,sp
80005042:	fe 7c 2c 00 	mov	r12,-54272
80005046:	f0 1f 00 05 	mcall	80005058 <twi_bus_read+0x34>
	return (STATUS_OK == status) ? count : 0;
}
8000504a:	ee 0c 17 00 	moveq	r12,r7
8000504e:	f9 bc 01 00 	movne	r12,0
80005052:	2f cd       	sub	sp,-16
80005054:	e3 cd 80 80 	ldm	sp++,r7,pc
80005058:	80 00       	ld.sh	r0,r0[0x0]
8000505a:	23 9c       	sub	r12,57

8000505c <twi_bus_write>:
	
	status = twi_bus_write(dev_addr, addr, &data, sizeof(uint8_t));
}

size_t twi_bus_write(uint8_t dev_addr, uint8_t addr, const void *data, size_t count)
{
8000505c:	eb cd 40 80 	pushm	r7,lr
80005060:	20 4d       	sub	sp,16
80005062:	12 97       	mov	r7,r9
		.chip        = dev_addr,
		.addr        = {addr},
		.addr_length = sizeof(addr),
		.buffer      = (void *)data,
		.length      = count,
	};
80005064:	30 08       	mov	r8,0
80005066:	30 09       	mov	r9,0
80005068:	fa e9 00 00 	st.d	sp[0],r8
8000506c:	ba 8c       	st.b	sp[0x0],r12
8000506e:	ba 9b       	st.b	sp[0x1],r11
80005070:	30 18       	mov	r8,1
80005072:	50 18       	stdsp	sp[0x4],r8
80005074:	50 2a       	stdsp	sp[0x8],r10
80005076:	50 37       	stdsp	sp[0xc],r7

	status = twi_master_write(&AVR32_TWI, &pkg);
80005078:	1a 9b       	mov	r11,sp
8000507a:	fe 7c 2c 00 	mov	r12,-54272
8000507e:	f0 1f 00 05 	mcall	80005090 <twi_bus_write+0x34>
	return (STATUS_OK == status) ? count : 0;
}
80005082:	ee 0c 17 00 	moveq	r12,r7
80005086:	f9 bc 01 00 	movne	r12,0
8000508a:	2f cd       	sub	sp,-16
8000508c:	e3 cd 80 80 	ldm	sp++,r7,pc
80005090:	80 00       	ld.sh	r0,r0[0x0]
80005092:	22 ec       	sub	r12,46

80005094 <twi_bus_put>:
	
	return(status);
}

void twi_bus_put(uint8_t dev_addr, uint8_t addr, uint8_t data)
{
80005094:	d4 01       	pushm	lr
80005096:	20 1d       	sub	sp,4
80005098:	ba 8a       	st.b	sp[0x0],r10
	int status;
	
	status = twi_bus_write(dev_addr, addr, &data, sizeof(uint8_t));
8000509a:	30 19       	mov	r9,1
8000509c:	1a 9a       	mov	r10,sp
8000509e:	f0 1f 00 03 	mcall	800050a8 <twi_bus_put+0x14>
}
800050a2:	2f fd       	sub	sp,-4
800050a4:	d8 02       	popm	pc
800050a6:	00 00       	add	r0,r0
800050a8:	80 00       	ld.sh	r0,r0[0x0]
800050aa:	50 5c       	stdsp	sp[0x14],r12

800050ac <sga100_init>:
	/* Initialize the control registers. */
	//twi_bus_put(AK8975_BUS_ADDR, AK8975_REG_CNTL1, 0);
}

void sga100_init(void)
{
800050ac:	d4 01       	pushm	lr
	/* Initialize the control registers. */
	//twi_bus_put(SGA100_BUS_ADDR, SGA100_CTRL1, 0);
	//twi_bus_put(SGA100_BUS_ADDR, SGA100_CTRL2, 0);
	//twi_bus_put(SGA100_BUS_ADDR, SGA100_CTRL3, 0);
	
	twi_bus_put(SGA100_BUS_ADDR, SGA100_CTRL1, 0x62);
800050ae:	36 2a       	mov	r10,98
800050b0:	30 3b       	mov	r11,3
800050b2:	36 4c       	mov	r12,100
800050b4:	f0 1f 00 02 	mcall	800050bc <sga100_init+0x10>
}
800050b8:	d8 02       	popm	pc
800050ba:	00 00       	add	r0,r0
800050bc:	80 00       	ld.sh	r0,r0[0x0]
800050be:	50 94       	stdsp	sp[0x24],r4

800050c0 <itg3200_init>:
	get_data |= 0x02;
	twi_bus_put(BMA150_BUS_ADDR, BMA150_CTRL4, get_data);
}

void itg3200_init(void)
{
800050c0:	d4 01       	pushm	lr
	//twi_bus_put(ITG3200_BUS_ADDR, ITG3200_INT_CFG, 0);
	//twi_bus_put(ITG3200_BUS_ADDR, ITG3200_PWR_MGM, 0);
	
	uint8_t const dlpf_fs = FS_SEL_2000 | DLPF_CFG_42HZ;

	twi_bus_put(ITG3200_BUS_ADDR,ITG3200_WHOAMI, ITG3200_ID_VAL);
800050c2:	36 8a       	mov	r10,104
800050c4:	30 0b       	mov	r11,0
800050c6:	14 9c       	mov	r12,r10
800050c8:	f0 1f 00 0f 	mcall	80005104 <itg3200_init+0x44>
	twi_bus_put(ITG3200_BUS_ADDR, ITG3200_PWR_MGM, PWR_MGM_H_RESET);
800050cc:	e0 6a 00 80 	mov	r10,128
800050d0:	33 eb       	mov	r11,62
800050d2:	36 8c       	mov	r12,104
800050d4:	f0 1f 00 0c 	mcall	80005104 <itg3200_init+0x44>
	twi_bus_put(ITG3200_BUS_ADDR, ITG3200_WHOAMI, ITG3200_ID_VAL);
800050d8:	36 8a       	mov	r10,104
800050da:	30 0b       	mov	r11,0
800050dc:	14 9c       	mov	r12,r10
800050de:	f0 1f 00 0a 	mcall	80005104 <itg3200_init+0x44>
	twi_bus_put(ITG3200_BUS_ADDR, ITG3200_PWR_MGM, PWR_MGM_CLK_SEL_Z);
800050e2:	30 3a       	mov	r10,3
800050e4:	33 eb       	mov	r11,62
800050e6:	36 8c       	mov	r12,104
800050e8:	f0 1f 00 07 	mcall	80005104 <itg3200_init+0x44>
		 *
		 * On reset the FS_SEL field is 00h and must be set to the
		 * full-scale range setting of 03h (+/-2000 deg/sec) for proper
		 * operation.
		 */
	twi_bus_put(ITG3200_BUS_ADDR, ITG3200_SMPLRT_DIV, 9); /* 100Hz sample rate  **/
800050ec:	30 9a       	mov	r10,9
800050ee:	31 5b       	mov	r11,21
800050f0:	36 8c       	mov	r12,104
800050f2:	f0 1f 00 05 	mcall	80005104 <itg3200_init+0x44>
	twi_bus_put(ITG3200_BUS_ADDR, ITG3200_DLPF_FS, dlpf_fs);	
800050f6:	31 ba       	mov	r10,27
800050f8:	31 6b       	mov	r11,22
800050fa:	36 8c       	mov	r12,104
800050fc:	f0 1f 00 02 	mcall	80005104 <itg3200_init+0x44>
}
80005100:	d8 02       	popm	pc
80005102:	00 00       	add	r0,r0
80005104:	80 00       	ld.sh	r0,r0[0x0]
80005106:	50 94       	stdsp	sp[0x24],r4

80005108 <bma150_init>:
	
	return true;
}

void bma150_init(void)
{
80005108:	d4 01       	pushm	lr
8000510a:	20 1d       	sub	sp,4
	//twi_bus_put(BMA150_BUS_ADDR, BMA150_CTRL4, 0);
	//twi_bus_put(BMA150_BUS_ADDR, BMA150_CTRL5, 0
	int status;
	uint8_t get_data;
	
	status = twi_bus_read(BMA150_BUS_ADDR, BMA150_CTRL4, &get_data, sizeof(get_data));
8000510c:	30 19       	mov	r9,1
8000510e:	fa ca ff fd 	sub	r10,sp,-3
80005112:	31 4b       	mov	r11,20
80005114:	33 8c       	mov	r12,56
80005116:	f0 1f 00 07 	mcall	80005130 <bma150_init+0x28>
	
	get_data &= 0xF8;
	get_data |= 0x02;
8000511a:	1b ba       	ld.ub	r10,sp[0x3]
8000511c:	e2 1a 00 f8 	andl	r10,0xf8,COH
80005120:	a1 ba       	sbr	r10,0x1
80005122:	ba ba       	st.b	sp[0x3],r10
	twi_bus_put(BMA150_BUS_ADDR, BMA150_CTRL4, get_data);
80005124:	31 4b       	mov	r11,20
80005126:	33 8c       	mov	r12,56
80005128:	f0 1f 00 03 	mcall	80005134 <bma150_init+0x2c>
}
8000512c:	2f fd       	sub	sp,-4
8000512e:	d8 02       	popm	pc
80005130:	80 00       	ld.sh	r0,r0[0x0]
80005132:	50 24       	stdsp	sp[0x8],r4
80005134:	80 00       	ld.sh	r0,r0[0x0]
80005136:	50 94       	stdsp	sp[0x24],r4

80005138 <ak8975_get_data>:
	
	return ((abs(x) + abs(y) + abs(z)) >= MEASURE_MAX);
}

bool ak8975_get_data(void)
{
80005138:	eb cd 40 80 	pushm	r7,lr
	int status;
	
	/* Put sensor in single measurement or self-test mode */
	twi_bus_put(AK8975_BUS_ADDR, AK8975_REG_CNTL1, AK8975_SINGLE_MODE);
8000513c:	30 1a       	mov	r10,1
8000513e:	30 ab       	mov	r11,10
80005140:	30 cc       	mov	r12,12
80005142:	f0 1f 00 08 	mcall	80005160 <ak8975_get_data+0x28>
 * \return bool    \c true if the pin is in low logical level
 *                 \c false if the pin is not in low logical level
 */
__always_inline static bool gpio_pin_is_low(uint32_t pin)
{
	return (gpio_get_pin_value(pin) == 0);
80005146:	30 67       	mov	r7,6
80005148:	0e 9c       	mov	r12,r7
8000514a:	f0 1f 00 07 	mcall	80005164 <ak8975_get_data+0x2c>
	 * Instead of polling DRDY, as is done below, this signal out of
	 * the sensor and into the microcontroller can be used to
	 * trigger
	 * an asynchronous interrupt.
	 */
	} while (gpio_pin_is_low(AVR32_PIN_PA06/* DRDY input */));		//20141103
8000514e:	cf d0       	breq	80005148 <ak8975_get_data+0x10>
		
	status = twi_bus_read(AK8975_BUS_ADDR, AK8975_REG_HXL, &ak8975_data, sizeof(ak8975_data));	
80005150:	30 69       	mov	r9,6
80005152:	48 6a       	lddpc	r10,80005168 <ak8975_get_data+0x30>
80005154:	30 3b       	mov	r11,3
80005156:	30 cc       	mov	r12,12
80005158:	f0 1f 00 05 	mcall	8000516c <ak8975_get_data+0x34>
	
	return true;
}
8000515c:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80005160:	80 00       	ld.sh	r0,r0[0x0]
80005162:	50 94       	stdsp	sp[0x24],r4
80005164:	80 00       	ld.sh	r0,r0[0x0]
80005166:	28 60       	sub	r0,-122
80005168:	00 00       	add	r0,r0
8000516a:	0f 78       	ld.ub	r8,--r7
8000516c:	80 00       	ld.sh	r0,r0[0x0]
8000516e:	50 24       	stdsp	sp[0x8],r4

80005170 <twi_master_setup>:
volatile bool g_bDataSendRepeat=false;
volatile char szClientIP[32]={0};
volatile uint8_t connect_cid;

int twi_master_setup(void)
{
80005170:	d4 01       	pushm	lr
80005172:	20 3d       	sub	sp,12
	twi_options_t opt;
	int status;
	
	// twi options settings
	opt.pba_hz = sysclk_get_pba_hz();
80005174:	e0 68 6c 00 	mov	r8,27648
80005178:	ea 18 02 dc 	orh	r8,0x2dc
8000517c:	50 08       	stdsp	sp[0x0],r8
	opt.speed = TWI_SPEED;
8000517e:	e6 68 1a 80 	mov	r8,400000
80005182:	50 18       	stdsp	sp[0x4],r8
	opt.chip = 0;
80005184:	30 08       	mov	r8,0
80005186:	fb 68 00 08 	st.b	sp[8],r8
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
8000518a:	30 6b       	mov	r11,6
8000518c:	30 2c       	mov	r12,2
8000518e:	f0 1f 00 05 	mcall	800051a0 <twi_master_setup+0x30>

	sysclk_enable_pba_module(SYSCLK_TWI);

	// initialize TWI driver with options
	status = twi_master_init(&AVR32_TWI, &opt);
80005192:	1a 9b       	mov	r11,sp
80005194:	fe 7c 2c 00 	mov	r12,-54272
80005198:	f0 1f 00 03 	mcall	800051a4 <twi_master_setup+0x34>
	
	return(status);
}
8000519c:	2f dd       	sub	sp,-12
8000519e:	d8 02       	popm	pc
800051a0:	80 00       	ld.sh	r0,r0[0x0]
800051a2:	3b a4       	mov	r4,-70
800051a4:	80 00       	ld.sh	r0,r0[0x0]
800051a6:	24 54       	sub	r4,69

800051a8 <uart_open>:
	tc_start(tc, EXAMPLE_TC_CHANNEL);
}


void uart_open(uint8_t port)
{
800051a8:	d4 01       	pushm	lr
		.stopbits     = USART_1_STOPBIT,
		.channelmode  = USART_NORMAL_CHMODE
	};
	
	// Enable interrupt with priority higher than USB
	irq_register_handler(usart_interrupt, USART_IRQ, 3);
800051aa:	30 3a       	mov	r10,3
800051ac:	e0 6b 00 c0 	mov	r11,192
800051b0:	48 bc       	lddpc	r12,800051dc <uart_open+0x34>
800051b2:	f0 1f 00 0c 	mcall	800051e0 <uart_open+0x38>
800051b6:	30 8b       	mov	r11,8
800051b8:	30 2c       	mov	r12,2
800051ba:	f0 1f 00 0b 	mcall	800051e4 <uart_open+0x3c>

	// Initialize it in RS232 mode.
	sysclk_enable_pba_module(USART_SYSCLK);
	
	usart_init_rs232(USART, &USART_OPTIONS,sysclk_get_pba_hz());
800051be:	e0 6a 6c 00 	mov	r10,27648
800051c2:	ea 1a 02 dc 	orh	r10,0x2dc
800051c6:	48 9b       	lddpc	r11,800051e8 <uart_open+0x40>
800051c8:	fe 7c 18 00 	mov	r12,-59392
800051cc:	f0 1f 00 08 	mcall	800051ec <uart_open+0x44>

	// Enable both RX
	USART->ier = AVR32_USART_IER_RXRDY_MASK;
800051d0:	30 19       	mov	r9,1
800051d2:	fe 78 18 00 	mov	r8,-59392
800051d6:	91 29       	st.w	r8[0x8],r9
}
800051d8:	d8 02       	popm	pc
800051da:	00 00       	add	r0,r0
800051dc:	80 00       	ld.sh	r0,r0[0x0]
800051de:	4f 90       	lddpc	r0,800053c0 <main+0x1d0>
800051e0:	80 00       	ld.sh	r0,r0[0x0]
800051e2:	28 78       	sub	r8,-121
800051e4:	80 00       	ld.sh	r0,r0[0x0]
800051e6:	3b a4       	mov	r4,-70
800051e8:	80 00       	ld.sh	r0,r0[0x0]
800051ea:	b6 60       	st.h	r11[0xc],r0
800051ec:	80 00       	ld.sh	r0,r0[0x0]
800051ee:	2a 94       	sub	r4,-87

800051f0 <main>:
 */

/*! \brief Main function. Execution starts here.
 */
int main(void)
{
800051f0:	d4 31       	pushm	r0-r7,lr
800051f2:	fa cd 00 90 	sub	sp,sp,144
	volatile avr32_tc_t *tc = EXAMPLE_TC;
	char szBuffer[128]={0};
800051f6:	e0 6a 00 80 	mov	r10,128
800051fa:	30 0b       	mov	r11,0
800051fc:	fa cc ff f0 	sub	r12,sp,-16
80005200:	f0 1f 01 08 	mcall	80005620 <main+0x430>
	uint8_t cal_temp_z;
	
	uint8_t bit_cal_temp=0xfc;


	irq_initialize_vectors();
80005204:	f0 1f 01 08 	mcall	80005624 <main+0x434>
	cpu_irq_enable();
80005208:	d5 03       	csrf	0x10

	sysclk_init();
8000520a:	f0 1f 01 08 	mcall	80005628 <main+0x438>
	board_init();
8000520e:	f0 1f 01 08 	mcall	8000562c <main+0x43c>
80005212:	30 cb       	mov	r11,12
80005214:	30 2c       	mov	r12,2
80005216:	f0 1f 01 07 	mcall	80005630 <main+0x440>
	
	// Enable the clock to the selected example Timer/counter peripheral module.
	sysclk_enable_peripheral_clock(EXAMPLE_TC);

	ui_init();
8000521a:	f0 1f 01 07 	mcall	80005634 <main+0x444>
	ui_powerdown();
8000521e:	f0 1f 01 07 	mcall	80005638 <main+0x448>

	// Start USB stack to authorize VBus monitoring
	udc_start();
80005222:	f0 1f 01 07 	mcall	8000563c <main+0x44c>
	
	INTC_register_interrupt(&tc_irq, EXAMPLE_TC_IRQ, EXAMPLE_TC_IRQ_PRIORITY);
80005226:	30 0a       	mov	r10,0
80005228:	e0 6b 01 c0 	mov	r11,448
8000522c:	fe fc 04 14 	ld.w	r12,pc[1044]
80005230:	f0 1f 01 05 	mcall	80005644 <main+0x454>

	// Initialize the timer module
	tc_init(tc);
80005234:	fe 7c 38 00 	mov	r12,-51200
80005238:	f0 1f 01 04 	mcall	80005648 <main+0x458>
		
	//initialize the twi(I2C)
	status = twi_master_setup();
8000523c:	f0 1f 01 04 	mcall	8000564c <main+0x45c>
	
	//initialize the uart to communicate with WiFi chip set
	uart_open(0);
80005240:	30 0c       	mov	r12,0
80005242:	f0 1f 01 04 	mcall	80005650 <main+0x460>

	//sensor control register init
	bma150_init();
80005246:	f0 1f 01 04 	mcall	80005654 <main+0x464>
	itg3200_init();
8000524a:	f0 1f 01 04 	mcall	80005658 <main+0x468>
	ak8975_init();
	sga100_init();
8000524e:	f0 1f 01 04 	mcall	8000565c <main+0x46c>
	
	wifi_opr_mode=WIFI_NO_OPR;
80005252:	30 09       	mov	r9,0
80005254:	fe f8 04 0c 	ld.w	r8,pc[1036]
80005258:	b0 89       	st.b	r8[0x0],r9
 *
 * \return the converted number of CPU cycles.
 */
__always_inline static uint32_t cpu_ms_2_cy(unsigned long ms, unsigned long fcpu_hz)
{
  return ((unsigned long long)ms * fcpu_hz + 999) / 1000;
8000525a:	e0 68 03 e8 	mov	r8,1000
8000525e:	30 09       	mov	r9,0
80005260:	e0 6a c3 e7 	mov	r10,50151
80005264:	ea 1a 5a 0b 	orh	r10,0x5a0b
80005268:	31 6b       	mov	r11,22
8000526a:	f0 1f 00 ff 	mcall	80005664 <main+0x474>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000526e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80005272:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80005276:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000527a:	14 38       	cp.w	r8,r10
8000527c:	e0 88 00 08 	brls	8000528c <main+0x9c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80005280:	12 38       	cp.w	r8,r9
80005282:	fe 98 ff fa 	brls	80005276 <main+0x86>
80005286:	12 3a       	cp.w	r10,r9
80005288:	c0 73       	brcs	80005296 <main+0xa6>
8000528a:	cf 6b       	rjmp	80005276 <main+0x86>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000528c:	12 38       	cp.w	r8,r9
8000528e:	e0 8b 00 04 	brhi	80005296 <main+0xa6>
80005292:	12 3a       	cp.w	r10,r9
80005294:	cf 12       	brcc	80005276 <main+0x86>
	
	delay_ms(2000);
	
	while (true) {

		if(update_timer_2)
80005296:	fe f5 03 d2 	ld.w	r5,pc[978]
		{
			update_timer_2 =  false;
8000529a:	30 06       	mov	r6,0
			tc_tick_2=0;
8000529c:	fe f3 03 d0 	ld.w	r3,pc[976]
800052a0:	30 07       	mov	r7,0
			LED_Toggle(LED3);
800052a2:	30 82       	mov	r2,8
			wifi_Client_msg_updated=false;
				
			if(nPortIndex<WIFI_BUF_MAX)
			{
				//Port Check.	
				memset(szClientIP,0,sizeof(char)*32);
800052a4:	fe f1 03 cc 	ld.w	r1,pc[972]
800052a8:	e2 02 00 00 	add	r0,r1,r2
800052ac:	e0 02 00 0a 	add	r10,r0,r2
800052b0:	50 0a       	stdsp	sp[0x0],r10
800052b2:	04 0a       	add	r10,r2
800052b4:	50 1a       	stdsp	sp[0x4],r10
	
	delay_ms(2000);
	
	while (true) {

		if(update_timer_2)
800052b6:	0b 88       	ld.ub	r8,r5[0x0]
800052b8:	58 08       	cp.w	r8,0
800052ba:	c0 60       	breq	800052c6 <main+0xd6>
		{
			update_timer_2 =  false;
800052bc:	aa 86       	st.b	r5[0x0],r6
			tc_tick_2=0;
800052be:	87 07       	st.w	r3[0x0],r7
			LED_Toggle(LED3);
800052c0:	04 9c       	mov	r12,r2
800052c2:	f0 1f 00 ed 	mcall	80005674 <main+0x484>
		}
				
		wifi_module_status_check();
800052c6:	f0 1f 00 ed 	mcall	80005678 <main+0x488>
			
		memset(szBuffer,0,sizeof(char)*128);
800052ca:	e0 6a 00 80 	mov	r10,128
800052ce:	0e 9b       	mov	r11,r7
800052d0:	fa cc ff f0 	sub	r12,sp,-16
800052d4:	f0 1f 00 d3 	mcall	80005620 <main+0x430>
			
		if(wifi_Client_msg_updated )	//Received  client msg(receive ip/port)
800052d8:	fe f8 03 a4 	ld.w	r8,pc[932]
800052dc:	11 88       	ld.ub	r8,r8[0x0]
800052de:	58 08       	cp.w	r8,0
800052e0:	e0 80 00 f7 	breq	800054ce <main+0x2de>
		{
			wifi_Client_msg_updated=false;
800052e4:	fe f8 03 98 	ld.w	r8,pc[920]
800052e8:	b0 86       	st.b	r8[0x0],r6
				
			if(nPortIndex<WIFI_BUF_MAX)
800052ea:	fe f8 03 96 	ld.w	r8,pc[918]
800052ee:	70 08       	ld.w	r8,r8[0x0]
800052f0:	e0 48 00 7f 	cp.w	r8,127
800052f4:	e0 89 00 3a 	brgt	80005368 <main+0x178>
			{
				//Port Check.	
				memset(szClientIP,0,sizeof(char)*32);
800052f8:	30 08       	mov	r8,0
800052fa:	30 09       	mov	r9,0
800052fc:	e2 e9 00 00 	st.d	r1[0],r8
80005300:	e0 e9 00 00 	st.d	r0[0],r8
80005304:	40 0a       	lddsp	r10,sp[0x0]
80005306:	f4 e9 00 00 	st.d	r10[0],r8
8000530a:	40 1a       	lddsp	r10,sp[0x4]
8000530c:	f4 e9 00 00 	st.d	r10[0],r8
				memcpy(&nOutIndex[0],&wifi_buffer[nPortIndex],5);
80005310:	fe f8 03 70 	ld.w	r8,pc[880]
80005314:	70 08       	ld.w	r8,r8[0x0]
80005316:	fa c4 ff f8 	sub	r4,sp,-8
8000531a:	30 5a       	mov	r10,5
8000531c:	fe fb 03 68 	ld.w	r11,pc[872]
80005320:	10 0b       	add	r11,r8
80005322:	08 9c       	mov	r12,r4
80005324:	f0 1f 00 d9 	mcall	80005688 <main+0x498>
				nClientPort=atoi(nOutIndex);
80005328:	08 9c       	mov	r12,r4
8000532a:	f0 1f 00 d9 	mcall	8000568c <main+0x49c>
8000532e:	fe f8 03 62 	ld.w	r8,pc[866]
80005332:	91 0c       	st.w	r8[0x0],r12
						
				if(nIPEndIndex-nIPStartIndex>0)
80005334:	fe f8 03 60 	ld.w	r8,pc[864]
80005338:	70 09       	ld.w	r9,r8[0x0]
8000533a:	fe f8 03 5e 	ld.w	r8,pc[862]
8000533e:	70 08       	ld.w	r8,r8[0x0]
80005340:	f2 08 01 08 	sub	r8,r9,r8
80005344:	58 08       	cp.w	r8,0
80005346:	e0 8a 00 11 	brle	80005368 <main+0x178>
				{
					memcpy(&szClientIP[0],&wifi_buffer[nIPStartIndex],(nIPEndIndex-nIPStartIndex+1));
8000534a:	fe f8 03 4a 	ld.w	r8,pc[842]
8000534e:	70 0a       	ld.w	r10,r8[0x0]
80005350:	fe f8 03 48 	ld.w	r8,pc[840]
80005354:	70 09       	ld.w	r9,r8[0x0]
80005356:	70 08       	ld.w	r8,r8[0x0]
80005358:	2f fa       	sub	r10,-1
8000535a:	12 1a       	sub	r10,r9
8000535c:	fe fb 03 28 	ld.w	r11,pc[808]
80005360:	10 0b       	add	r11,r8
80005362:	02 9c       	mov	r12,r1
80005364:	f0 1f 00 c9 	mcall	80005688 <main+0x498>
				}
			}
					
			nMsgSize=nMsgDataEndIndex-nMsgDataStartIndex;
80005368:	fe f8 03 34 	ld.w	r8,pc[820]
8000536c:	70 0a       	ld.w	r10,r8[0x0]
8000536e:	fe f8 03 32 	ld.w	r8,pc[818]
80005372:	70 09       	ld.w	r9,r8[0x0]
				
			if((nMsgDataStartIndex!=0) && (nMsgDataEndIndex!=0) && (nMsgSize>0))
80005374:	70 08       	ld.w	r8,r8[0x0]
80005376:	58 08       	cp.w	r8,0
80005378:	e0 80 00 9f 	breq	800054b6 <main+0x2c6>
8000537c:	fe f8 03 20 	ld.w	r8,pc[800]
80005380:	70 08       	ld.w	r8,r8[0x0]
80005382:	58 08       	cp.w	r8,0
80005384:	e0 80 00 99 	breq	800054b6 <main+0x2c6>
				{
					memcpy(&szClientIP[0],&wifi_buffer[nIPStartIndex],(nIPEndIndex-nIPStartIndex+1));
				}
			}
					
			nMsgSize=nMsgDataEndIndex-nMsgDataStartIndex;
80005388:	f4 09 01 09 	sub	r9,r10,r9
				
			if((nMsgDataStartIndex!=0) && (nMsgDataEndIndex!=0) && (nMsgSize>0))
8000538c:	58 09       	cp.w	r9,0
8000538e:	e0 8a 00 94 	brle	800054b6 <main+0x2c6>
			{
				//Message Command Check
				if((nMsgSize+1)==(CMD_BYTE_SIZE))	//target 4Byte//dest byte count
80005392:	58 39       	cp.w	r9,3
80005394:	e0 81 00 82 	brne	80005498 <main+0x2a8>
				{
					//Command .
					PacketInfo.nID=wifi_buffer[nMsgDataStartIndex+0];
80005398:	fe fa 03 08 	ld.w	r10,pc[776]
8000539c:	74 08       	ld.w	r8,r10[0x0]
8000539e:	fe f9 02 e6 	ld.w	r9,pc[742]
800053a2:	f2 08 07 0b 	ld.ub	r11,r9[r8]
800053a6:	fe f8 02 fe 	ld.w	r8,pc[766]
800053aa:	b0 8b       	st.b	r8[0x0],r11
					PacketInfo.nDeviceCommand=wifi_buffer[nMsgDataStartIndex+1];
800053ac:	74 0b       	ld.w	r11,r10[0x0]
800053ae:	2f fb       	sub	r11,-1
800053b0:	f2 0b 07 0b 	ld.ub	r11,r9[r11]
800053b4:	b0 9b       	st.b	r8[0x1],r11
					PacketInfo.nAddr=wifi_buffer[nMsgDataStartIndex+2];
800053b6:	74 0b       	ld.w	r11,r10[0x0]
800053b8:	2f eb       	sub	r11,-2
800053ba:	f2 0b 07 0b 	ld.ub	r11,r9[r11]
800053be:	b0 ab       	st.b	r8[0x2],r11
					PacketInfo.nData=wifi_buffer[nMsgDataStartIndex+3];
800053c0:	74 0a       	ld.w	r10,r10[0x0]
800053c2:	2f da       	sub	r10,-3
800053c4:	f2 0a 07 09 	ld.ub	r9,r9[r10]
800053c8:	b0 b9       	st.b	r8[0x3],r9
									
					g_bDataSendRepeat=true;		//repeatly send
800053ca:	30 1a       	mov	r10,1
800053cc:	fe f9 02 dc 	ld.w	r9,pc[732]
800053d0:	b2 8a       	st.b	r9[0x0],r10
									
					switch(PacketInfo.nID)
800053d2:	11 89       	ld.ub	r9,r8[0x0]
800053d4:	3f e8       	mov	r8,-2
800053d6:	f0 09 18 00 	cp.b	r9,r8
800053da:	c6 e1       	brne	800054b6 <main+0x2c6>
					{
						case 0xFE://BT->WIFI Command  //BT Application command  change
						{
							if(PacketInfo.nDeviceCommand & DEVICE_TOTAL_READ_CMD)//All Read
800053dc:	fe f8 02 c8 	ld.w	r8,pc[712]
800053e0:	11 98       	ld.ub	r8,r8[0x1]
800053e2:	e2 18 00 10 	andl	r8,0x10,COH
800053e6:	c0 d0       	breq	80005400 <main+0x210>
							{
								bSelectMagnetic=bSelectGyro=bSelectAccel=true;
800053e8:	fe f8 02 c4 	ld.w	r8,pc[708]
800053ec:	b0 8a       	st.b	r8[0x0],r10
800053ee:	11 89       	ld.ub	r9,r8[0x0]
800053f0:	fe f8 02 c0 	ld.w	r8,pc[704]
800053f4:	b0 89       	st.b	r8[0x0],r9
800053f6:	11 89       	ld.ub	r9,r8[0x0]
800053f8:	fe f8 02 bc 	ld.w	r8,pc[700]
800053fc:	b0 89       	st.b	r8[0x0],r9
800053fe:	c1 f8       	rjmp	8000543c <main+0x24c>
							}
							else
							{
								//Individual Read			
								if(PacketInfo.nDeviceCommand & DEVICE_ACCEL_CMD)
80005400:	fe f8 02 a4 	ld.w	r8,pc[676]
80005404:	11 98       	ld.ub	r8,r8[0x1]
80005406:	ec 08 18 00 	cp.b	r8,r6
8000540a:	c0 54       	brge	80005414 <main+0x224>
								{
									//Accelerometer
									bSelectAccel=true;
8000540c:	30 19       	mov	r9,1
8000540e:	fe f8 02 9e 	ld.w	r8,pc[670]
80005412:	b0 89       	st.b	r8[0x0],r9
								}
								if(PacketInfo.nDeviceCommand & DEVICE_GYRO_CMD)
80005414:	fe f8 02 90 	ld.w	r8,pc[656]
80005418:	11 98       	ld.ub	r8,r8[0x1]
8000541a:	e2 18 00 40 	andl	r8,0x40,COH
8000541e:	c0 50       	breq	80005428 <main+0x238>
								{
									//Gyro
									bSelectGyro=true;
80005420:	30 19       	mov	r9,1
80005422:	fe f8 02 8e 	ld.w	r8,pc[654]
80005426:	b0 89       	st.b	r8[0x0],r9
								}
								if(PacketInfo.nDeviceCommand & DEVICE_MAG_CMD)
80005428:	fe f8 02 7c 	ld.w	r8,pc[636]
8000542c:	11 98       	ld.ub	r8,r8[0x1]
8000542e:	e2 18 00 20 	andl	r8,0x20,COH
80005432:	c0 50       	breq	8000543c <main+0x24c>
								{
									//Magneto
									bSelectMagnetic=true;
80005434:	30 19       	mov	r9,1
80005436:	fe f8 02 7e 	ld.w	r8,pc[638]
8000543a:	b0 89       	st.b	r8[0x0],r9
								}
							}
											
							if(PacketInfo.nDeviceCommand & ACCES_TYPE_READ_CMD)
8000543c:	fe f8 02 68 	ld.w	r8,pc[616]
80005440:	11 98       	ld.ub	r8,r8[0x1]
80005442:	e2 18 00 02 	andl	r8,0x2,COH
80005446:	c0 60       	breq	80005452 <main+0x262>
							{
								//Server Send start
								bServerSend=true;
80005448:	30 19       	mov	r9,1
8000544a:	fe f8 02 6e 	ld.w	r8,pc[622]
8000544e:	b0 89       	st.b	r8[0x0],r9
80005450:	c3 38       	rjmp	800054b6 <main+0x2c6>
							}
							else if(PacketInfo.nDeviceCommand & ACCES_TYPE_STREAM_READ_STOP)
80005452:	fe f8 02 52 	ld.w	r8,pc[594]
80005456:	11 98       	ld.ub	r8,r8[0x1]
80005458:	e2 18 00 08 	andl	r8,0x8,COH
8000545c:	c0 50       	breq	80005466 <main+0x276>
							{
								//Server send stop
								bServerSend=false;
8000545e:	fe f8 02 5a 	ld.w	r8,pc[602]
80005462:	b0 86       	st.b	r8[0x0],r6
80005464:	c2 98       	rjmp	800054b6 <main+0x2c6>
							}
							else if(PacketInfo.nDeviceCommand & ACCES_TYPE_WRITE_CMD)
80005466:	fe f8 02 3e 	ld.w	r8,pc[574]
8000546a:	11 98       	ld.ub	r8,r8[0x1]
8000546c:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80005470:	c2 30       	breq	800054b6 <main+0x2c6>
							{
								//Other
								if(bSelectAccel)
80005472:	fe f8 02 3a 	ld.w	r8,pc[570]
80005476:	11 88       	ld.ub	r8,r8[0x0]
80005478:	58 08       	cp.w	r8,0
8000547a:	c1 e0       	breq	800054b6 <main+0x2c6>
								{
									//SGA100B Register Write.
									sprintf(szBuffer,"Write Addr:%x Data:%x\r\n",PacketInfo.nAddr,PacketInfo.nData);//
8000547c:	fe f8 02 28 	ld.w	r8,pc[552]
80005480:	11 b9       	ld.ub	r9,r8[0x3]
80005482:	11 a8       	ld.ub	r8,r8[0x2]
80005484:	1a d9       	st.w	--sp,r9
80005486:	1a d8       	st.w	--sp,r8
80005488:	fe fb 02 34 	ld.w	r11,pc[564]
8000548c:	fa cc ff e8 	sub	r12,sp,-24
80005490:	f0 1f 00 8c 	mcall	800056c0 <main+0x4d0>
80005494:	2f ed       	sub	sp,-8
80005496:	c1 08       	rjmp	800054b6 <main+0x2c6>
					}		
				}//4Byte is need to cmd check 
				else
				{
					//Once send
					bServerSend=true;	
80005498:	30 18       	mov	r8,1
8000549a:	fe f9 02 1e 	ld.w	r9,pc[542]
8000549e:	b2 88       	st.b	r9[0x0],r8
					bSelectAccel=true;
800054a0:	fe f9 02 0c 	ld.w	r9,pc[524]
800054a4:	b2 88       	st.b	r9[0x0],r8
					bSelectGyro=true;
800054a6:	fe f9 02 0a 	ld.w	r9,pc[522]
800054aa:	b2 88       	st.b	r9[0x0],r8
					bSelectMagnetic=true;
800054ac:	fe f9 02 08 	ld.w	r9,pc[520]
800054b0:	b2 88       	st.b	r9[0x0],r8
								
					g_bDataSendRepeat=false; 
800054b2:	4f e8       	lddpc	r8,800056a8 <main+0x4b8>
800054b4:	b0 86       	st.b	r8[0x0],r6
				}//No Command	
			}//is exist msg start index //Message Command Check
					
			nPortIndex=0;
800054b6:	4f 38       	lddpc	r8,80005680 <main+0x490>
800054b8:	91 07       	st.w	r8[0x0],r7
			nMsgDataStartIndex=0;
800054ba:	4f a8       	lddpc	r8,800056a0 <main+0x4b0>
800054bc:	91 07       	st.w	r8[0x0],r7
			nMsgDataEndIndex=0;
800054be:	4f 88       	lddpc	r8,8000569c <main+0x4ac>
800054c0:	91 07       	st.w	r8[0x0],r7
			nIPStartIndex=0;
800054c2:	4f 68       	lddpc	r8,80005698 <main+0x4a8>
800054c4:	91 07       	st.w	r8[0x0],r7
			nIPEndIndex=0;
800054c6:	4f 48       	lddpc	r8,80005694 <main+0x4a4>
800054c8:	91 07       	st.w	r8[0x0],r7
			wifi_buffer_clear();
800054ca:	f0 1f 00 7f 	mcall	800056c4 <main+0x4d4>
		}	
		
		if (update_timer)
800054ce:	4f f8       	lddpc	r8,800056c8 <main+0x4d8>
800054d0:	11 88       	ld.ub	r8,r8[0x0]
800054d2:	58 08       	cp.w	r8,0
800054d4:	fe 90 fe f1 	breq	800052b6 <main+0xc6>
		{
#ifdef BMA150_USED
			status = twi_bus_read(BMA150_BUS_ADDR, BMA150_ACC_X_LSB, &bma150_data, sizeof(bma150_data));
800054d8:	30 69       	mov	r9,6
800054da:	4f da       	lddpc	r10,800056cc <main+0x4dc>
800054dc:	30 2b       	mov	r11,2
800054de:	33 8c       	mov	r12,56
800054e0:	f0 1f 00 7c 	mcall	800056d0 <main+0x4e0>
#endif
			status = twi_bus_read(ITG3200_BUS_ADDR, ITG3200_GYRO_XOUT_H, &itg3200_data, sizeof(itg3200_data));
800054e4:	30 69       	mov	r9,6
800054e6:	4f ca       	lddpc	r10,800056d4 <main+0x4e4>
800054e8:	31 db       	mov	r11,29
800054ea:	36 8c       	mov	r12,104
800054ec:	f0 1f 00 79 	mcall	800056d0 <main+0x4e0>
					}			
				}
			}
#endif

			update_timer=false;
800054f0:	4f 68       	lddpc	r8,800056c8 <main+0x4d8>
800054f2:	b0 86       	st.b	r8[0x0],r6
			tc_tick=0;
800054f4:	4f 98       	lddpc	r8,800056d8 <main+0x4e8>
800054f6:	91 07       	st.w	r8[0x0],r7
			
			/* magnetometer data read */
			if(update_timer_1)
800054f8:	4f 98       	lddpc	r8,800056dc <main+0x4ec>
800054fa:	11 88       	ld.ub	r8,r8[0x0]
800054fc:	58 08       	cp.w	r8,0
800054fe:	c0 70       	breq	8000550c <main+0x31c>
			{
				update_timer_1=false;
80005500:	4f 78       	lddpc	r8,800056dc <main+0x4ec>
80005502:	b0 86       	st.b	r8[0x0],r6
				tc_tick_1=0;
80005504:	4f 78       	lddpc	r8,800056e0 <main+0x4f0>
80005506:	91 07       	st.w	r8[0x0],r7
				
				/* Get magnetic field measurements & test for data overflow. */
				if ((ak8975_get_data()) && (!ak8975_check_overflow(ak8975_data)))
80005508:	f0 1f 00 77 	mcall	800056e4 <main+0x4f4>
				{
				}
			}

			if(bServerSend!=false)
8000550c:	4e b8       	lddpc	r8,800056b8 <main+0x4c8>
8000550e:	11 88       	ld.ub	r8,r8[0x0]
80005510:	58 08       	cp.w	r8,0
80005512:	fe 90 fe d2 	breq	800052b6 <main+0xc6>
			{
				//Server send
				sprintf(g_szServerSendMsg,"\eU0%s:%d:",szClientIP,nClientPort);
80005516:	4d f8       	lddpc	r8,80005690 <main+0x4a0>
80005518:	70 08       	ld.w	r8,r8[0x0]
8000551a:	4f 44       	lddpc	r4,800056e8 <main+0x4f8>
8000551c:	1a d8       	st.w	--sp,r8
8000551e:	1a d1       	st.w	--sp,r1
80005520:	4f 3b       	lddpc	r11,800056ec <main+0x4fc>
80005522:	08 9c       	mov	r12,r4
80005524:	f0 1f 00 67 	mcall	800056c0 <main+0x4d0>

				//send data to Client
				usart_write_line(USART,g_szServerSendMsg);
80005528:	08 9b       	mov	r11,r4
8000552a:	fe 7c 18 00 	mov	r12,-59392
8000552e:	f0 1f 00 71 	mcall	800056f0 <main+0x500>
				usart_write_line(USART,szPacketHeader);
80005532:	4f 1b       	lddpc	r11,800056f4 <main+0x504>
80005534:	fe 7c 18 00 	mov	r12,-59392
80005538:	f0 1f 00 6e 	mcall	800056f0 <main+0x500>
			
				if(bSelectAccel) 
8000553c:	4d c8       	lddpc	r8,800056ac <main+0x4bc>
8000553e:	11 88       	ld.ub	r8,r8[0x0]
80005540:	2f ed       	sub	sp,-8
80005542:	58 08       	cp.w	r8,0
80005544:	c1 a0       	breq	80005578 <main+0x388>
#ifdef SGA100_USED
					//make accel string
					sprintf(szBuffer,"[AXH]%02x[AXL]%02x[AYH]%02x[AYL]%02x[AZH]%02x[AZL]%02x",sga100_data.x1,sga100_data.x2,sga100_data.y1,sga100_data.y2,sga100_data.z1,sga100_data.z2);
#endif
#ifdef BMA150_USED
					sprintf(szBuffer,"[AXH]%02x[AXL]%02x[AYH]%02x[AYL]%02x[AZH]%02x[AZL]%02x",bma150_data.x2,bma150_data.x1,bma150_data.y2,bma150_data.y1,bma150_data.z2,bma150_data.z1);
80005546:	fa c4 ff f0 	sub	r4,sp,-16
8000554a:	4e 18       	lddpc	r8,800056cc <main+0x4dc>
8000554c:	11 c9       	ld.ub	r9,r8[0x4]
8000554e:	1a d9       	st.w	--sp,r9
80005550:	11 d9       	ld.ub	r9,r8[0x5]
80005552:	1a d9       	st.w	--sp,r9
80005554:	11 a9       	ld.ub	r9,r8[0x2]
80005556:	1a d9       	st.w	--sp,r9
80005558:	11 b9       	ld.ub	r9,r8[0x3]
8000555a:	1a d9       	st.w	--sp,r9
8000555c:	11 89       	ld.ub	r9,r8[0x0]
8000555e:	1a d9       	st.w	--sp,r9
80005560:	11 98       	ld.ub	r8,r8[0x1]
80005562:	1a d8       	st.w	--sp,r8
80005564:	4e 5b       	lddpc	r11,800056f8 <main+0x508>
80005566:	08 9c       	mov	r12,r4
80005568:	f0 1f 00 56 	mcall	800056c0 <main+0x4d0>
#endif
					usart_write_line(USART,szBuffer);
8000556c:	08 9b       	mov	r11,r4
8000556e:	fe 7c 18 00 	mov	r12,-59392
80005572:	f0 1f 00 60 	mcall	800056f0 <main+0x500>
80005576:	2f ad       	sub	sp,-24
				}
			
				if(bSelectGyro) 
80005578:	4c e8       	lddpc	r8,800056b0 <main+0x4c0>
8000557a:	11 88       	ld.ub	r8,r8[0x0]
8000557c:	58 08       	cp.w	r8,0
8000557e:	c1 a0       	breq	800055b2 <main+0x3c2>
				{
					//make Gyro string
					sprintf(szBuffer,"[GXH]%02x[GXL]%02x[GYH]%02x[GYL]%02x[GZH]%02x[GZL]%02x",itg3200_data.x1,itg3200_data.x2,itg3200_data.y1,itg3200_data.y2,itg3200_data.z1,itg3200_data.z2);
80005580:	fa c4 ff f0 	sub	r4,sp,-16
80005584:	4d 48       	lddpc	r8,800056d4 <main+0x4e4>
80005586:	11 d9       	ld.ub	r9,r8[0x5]
80005588:	1a d9       	st.w	--sp,r9
8000558a:	11 c9       	ld.ub	r9,r8[0x4]
8000558c:	1a d9       	st.w	--sp,r9
8000558e:	11 b9       	ld.ub	r9,r8[0x3]
80005590:	1a d9       	st.w	--sp,r9
80005592:	11 a9       	ld.ub	r9,r8[0x2]
80005594:	1a d9       	st.w	--sp,r9
80005596:	11 99       	ld.ub	r9,r8[0x1]
80005598:	1a d9       	st.w	--sp,r9
8000559a:	11 88       	ld.ub	r8,r8[0x0]
8000559c:	1a d8       	st.w	--sp,r8
8000559e:	4d 8b       	lddpc	r11,800056fc <main+0x50c>
800055a0:	08 9c       	mov	r12,r4
800055a2:	f0 1f 00 48 	mcall	800056c0 <main+0x4d0>
					usart_write_line(USART,szBuffer);
800055a6:	08 9b       	mov	r11,r4
800055a8:	fe 7c 18 00 	mov	r12,-59392
800055ac:	f0 1f 00 51 	mcall	800056f0 <main+0x500>
800055b0:	2f ad       	sub	sp,-24
				}
			
				if(bSelectMagnetic)
800055b2:	4c 18       	lddpc	r8,800056b4 <main+0x4c4>
800055b4:	11 88       	ld.ub	r8,r8[0x0]
800055b6:	58 08       	cp.w	r8,0
800055b8:	c1 a0       	breq	800055ec <main+0x3fc>
				{
					//make Magnetic string
					sprintf(szBuffer,"[MXH]%02x[MXL]%02x[MYH]%02x[MYL]%02x[MZH]%02x[MZL]%02x",ak8975_data.x2,ak8975_data.x1,ak8975_data.y2,ak8975_data.y1,ak8975_data.z2,ak8975_data.z1);
800055ba:	fa c4 ff f0 	sub	r4,sp,-16
800055be:	4d 18       	lddpc	r8,80005700 <main+0x510>
800055c0:	11 c9       	ld.ub	r9,r8[0x4]
800055c2:	1a d9       	st.w	--sp,r9
800055c4:	11 d9       	ld.ub	r9,r8[0x5]
800055c6:	1a d9       	st.w	--sp,r9
800055c8:	11 a9       	ld.ub	r9,r8[0x2]
800055ca:	1a d9       	st.w	--sp,r9
800055cc:	11 b9       	ld.ub	r9,r8[0x3]
800055ce:	1a d9       	st.w	--sp,r9
800055d0:	11 89       	ld.ub	r9,r8[0x0]
800055d2:	1a d9       	st.w	--sp,r9
800055d4:	11 98       	ld.ub	r8,r8[0x1]
800055d6:	1a d8       	st.w	--sp,r8
800055d8:	4c bb       	lddpc	r11,80005704 <main+0x514>
800055da:	08 9c       	mov	r12,r4
800055dc:	f0 1f 00 39 	mcall	800056c0 <main+0x4d0>
					usart_write_line(USART,szBuffer);
800055e0:	08 9b       	mov	r11,r4
800055e2:	fe 7c 18 00 	mov	r12,-59392
800055e6:	f0 1f 00 43 	mcall	800056f0 <main+0x500>
800055ea:	2f ad       	sub	sp,-24
				}
				
				usart_write_line(USART,"\r\n");
800055ec:	4c 7b       	lddpc	r11,80005708 <main+0x518>
800055ee:	fe 7c 18 00 	mov	r12,-59392
800055f2:	f0 1f 00 40 	mcall	800056f0 <main+0x500>
				usart_write_line(USART,"\eE\r\n");
800055f6:	4c 6b       	lddpc	r11,8000570c <main+0x51c>
800055f8:	fe 7c 18 00 	mov	r12,-59392
800055fc:	f0 1f 00 3d 	mcall	800056f0 <main+0x500>
			

				if(!g_bDataSendRepeat)
80005600:	4a a8       	lddpc	r8,800056a8 <main+0x4b8>
80005602:	11 88       	ld.ub	r8,r8[0x0]
80005604:	58 08       	cp.w	r8,0
80005606:	fe 91 fe 58 	brne	800052b6 <main+0xc6>
				{
					//is Repeat Send?
					bServerSend=false;
8000560a:	4a c8       	lddpc	r8,800056b8 <main+0x4c8>
8000560c:	b0 86       	st.b	r8[0x0],r6
					bSelectAccel=false;
8000560e:	4a 88       	lddpc	r8,800056ac <main+0x4bc>
80005610:	b0 86       	st.b	r8[0x0],r6
					bSelectGyro=false;
80005612:	4a 88       	lddpc	r8,800056b0 <main+0x4c0>
80005614:	b0 86       	st.b	r8[0x0],r6
					bSelectMagnetic=false;
80005616:	4a 88       	lddpc	r8,800056b4 <main+0x4c4>
80005618:	b0 86       	st.b	r8[0x0],r6
8000561a:	fe 9f fe 4e 	bral	800052b6 <main+0xc6>
8000561e:	00 00       	add	r0,r0
80005620:	80 00       	ld.sh	r0,r0[0x0]
80005622:	5a f0       	cp.w	r0,-17
80005624:	80 00       	ld.sh	r0,r0[0x0]
80005626:	28 f8       	sub	r8,-113
80005628:	80 00       	ld.sh	r0,r0[0x0]
8000562a:	3c a4       	mov	r4,-54
8000562c:	80 00       	ld.sh	r0,r0[0x0]
8000562e:	25 98       	sub	r8,89
80005630:	80 00       	ld.sh	r0,r0[0x0]
80005632:	3b a4       	mov	r4,-70
80005634:	80 00       	ld.sh	r0,r0[0x0]
80005636:	25 78       	sub	r8,87
80005638:	80 00       	ld.sh	r0,r0[0x0]
8000563a:	25 5c       	sub	r12,85
8000563c:	80 00       	ld.sh	r0,r0[0x0]
8000563e:	4a cc       	lddpc	r12,800056ec <main+0x4fc>
80005640:	80 00       	ld.sh	r0,r0[0x0]
80005642:	4f 10       	lddpc	r0,80005804 <__avr32_udiv64+0xf0>
80005644:	80 00       	ld.sh	r0,r0[0x0]
80005646:	28 78       	sub	r8,-121
80005648:	80 00       	ld.sh	r0,r0[0x0]
8000564a:	4f dc       	lddpc	r12,8000583c <__avr32_udiv64+0x128>
8000564c:	80 00       	ld.sh	r0,r0[0x0]
8000564e:	51 70       	stdsp	sp[0x5c],r0
80005650:	80 00       	ld.sh	r0,r0[0x0]
80005652:	51 a8       	stdsp	sp[0x68],r8
80005654:	80 00       	ld.sh	r0,r0[0x0]
80005656:	51 08       	stdsp	sp[0x40],r8
80005658:	80 00       	ld.sh	r0,r0[0x0]
8000565a:	50 c0       	stdsp	sp[0x30],r0
8000565c:	80 00       	ld.sh	r0,r0[0x0]
8000565e:	50 ac       	stdsp	sp[0x28],r12
80005660:	00 00       	add	r0,r0
80005662:	0d 0d       	ld.w	sp,r6++
80005664:	80 00       	ld.sh	r0,r0[0x0]
80005666:	57 14       	stdsp	sp[0x1c4],r4
80005668:	00 00       	add	r0,r0
8000566a:	00 e6       	st.h	--r0,r6
8000566c:	00 00       	add	r0,r0
8000566e:	0d 1c       	ld.sh	r12,r6++
80005670:	00 00       	add	r0,r0
80005672:	0c ec       	st.h	--r6,r12
80005674:	80 00       	ld.sh	r0,r0[0x0]
80005676:	25 fc       	sub	r12,95
80005678:	80 00       	ld.sh	r0,r0[0x0]
8000567a:	4c 38       	lddpc	r8,80005784 <__avr32_udiv64+0x70>
8000567c:	00 00       	add	r0,r0
8000567e:	0d 0c       	ld.w	r12,r6++
80005680:	00 00       	add	r0,r0
80005682:	0f 24       	ld.uh	r4,r7++
80005684:	00 00       	add	r0,r0
80005686:	0c 58       	eor	r8,r6
80005688:	80 00       	ld.sh	r0,r0[0x0]
8000568a:	59 a8       	cp.w	r8,26
8000568c:	80 00       	ld.sh	r0,r0[0x0]
8000568e:	59 9c       	cp.w	r12,25
80005690:	00 00       	add	r0,r0
80005692:	0f 20       	ld.uh	r0,r7++
80005694:	00 00       	add	r0,r0
80005696:	0c d8       	st.w	--r6,r8
80005698:	00 00       	add	r0,r0
8000569a:	0c dc       	st.w	--r6,r12
8000569c:	00 00       	add	r0,r0
8000569e:	0c e8       	st.h	--r6,r8
800056a0:	00 00       	add	r0,r0
800056a2:	0c e4       	st.h	--r6,r4
800056a4:	00 00       	add	r0,r0
800056a6:	0f 8a       	ld.ub	r10,r7[0x0]
800056a8:	00 00       	add	r0,r0
800056aa:	0c e2       	st.h	--r6,r2
800056ac:	00 00       	add	r0,r0
800056ae:	0c e1       	st.h	--r6,r1
800056b0:	00 00       	add	r0,r0
800056b2:	0c e0       	st.h	--r6,r0
800056b4:	00 00       	add	r0,r0
800056b6:	0c 56       	eor	r6,r6
800056b8:	00 00       	add	r0,r0
800056ba:	0d 14       	ld.sh	r4,r6++
800056bc:	80 00       	ld.sh	r0,r0[0x0]
800056be:	b5 88       	lsr	r8,0x14
800056c0:	80 00       	ld.sh	r0,r0[0x0]
800056c2:	5b 00       	cp.w	r0,-16
800056c4:	80 00       	ld.sh	r0,r0[0x0]
800056c6:	4c 14       	lddpc	r4,800057c8 <__avr32_udiv64+0xb4>
800056c8:	00 00       	add	r0,r0
800056ca:	00 e4       	st.h	--r0,r4
800056cc:	00 00       	add	r0,r0
800056ce:	0f 7e       	ld.ub	lr,--r7
800056d0:	80 00       	ld.sh	r0,r0[0x0]
800056d2:	50 24       	stdsp	sp[0x8],r4
800056d4:	00 00       	add	r0,r0
800056d6:	0f 84       	ld.ub	r4,r7[0x0]
800056d8:	00 00       	add	r0,r0
800056da:	0d 10       	ld.sh	r0,r6++
800056dc:	00 00       	add	r0,r0
800056de:	00 e5       	st.h	--r0,r5
800056e0:	00 00       	add	r0,r0
800056e2:	0d 18       	ld.sh	r8,r6++
800056e4:	80 00       	ld.sh	r0,r0[0x0]
800056e6:	51 38       	stdsp	sp[0x4c],r8
800056e8:	00 00       	add	r0,r0
800056ea:	0d 20       	ld.uh	r0,r6++
800056ec:	80 00       	ld.sh	r0,r0[0x0]
800056ee:	b5 a0       	sbr	r0,0x14
800056f0:	80 00       	ld.sh	r0,r0[0x0]
800056f2:	2a 44       	sub	r4,-92
800056f4:	00 00       	add	r0,r0
800056f6:	00 e8       	st.h	--r0,r8
800056f8:	80 00       	ld.sh	r0,r0[0x0]
800056fa:	b5 ac       	sbr	r12,0x14
800056fc:	80 00       	ld.sh	r0,r0[0x0]
800056fe:	b5 e4       	*unknown*
80005700:	00 00       	add	r0,r0
80005702:	0f 78       	ld.ub	r8,--r7
80005704:	80 00       	ld.sh	r0,r0[0x0]
80005706:	b6 1c       	st.h	r11[0x2],r12
80005708:	80 00       	ld.sh	r0,r0[0x0]
8000570a:	b5 84       	lsr	r4,0x14
8000570c:	80 00       	ld.sh	r0,r0[0x0]
8000570e:	b6 54       	st.h	r11[0xa],r4

80005710 <uart_rx_notify>:
	if (USART->imr & AVR32_USART_IER_RXRDY_MASK) {
		// Enable UART TX interrupt to send a new value
		USART->ier = AVR32_USART_IER_TXRDY_MASK;
	}
#endif
}
80005710:	5e fc       	retal	r12

80005712 <uart_config>:
	USART->idr = 0xFFFFFFFF;
	usart_init_rs232(USART, &usart_options, sysclk_get_pba_hz());
	// Restore both RX and TX
	USART->ier = imr;
#endif
}
80005712:	5e fc       	retal	r12

80005714 <__avr32_udiv64>:
80005714:	d4 31       	pushm	r0-r7,lr
80005716:	1a 97       	mov	r7,sp
80005718:	20 2d       	sub	sp,8
8000571a:	10 9c       	mov	r12,r8
8000571c:	12 9e       	mov	lr,r9
8000571e:	14 93       	mov	r3,r10
80005720:	58 09       	cp.w	r9,0
80005722:	e0 81 00 cd 	brne	800058bc <__avr32_udiv64+0x1a8>
80005726:	16 38       	cp.w	r8,r11
80005728:	e0 88 00 45 	brls	800057b2 <__avr32_udiv64+0x9e>
8000572c:	f0 08 12 00 	clz	r8,r8
80005730:	c0 d0       	breq	8000574a <__avr32_udiv64+0x36>
80005732:	f6 08 09 4b 	lsl	r11,r11,r8
80005736:	f0 09 11 20 	rsub	r9,r8,32
8000573a:	f8 08 09 4c 	lsl	r12,r12,r8
8000573e:	f4 09 0a 49 	lsr	r9,r10,r9
80005742:	f4 08 09 43 	lsl	r3,r10,r8
80005746:	f3 eb 10 0b 	or	r11,r9,r11
8000574a:	f8 0e 16 10 	lsr	lr,r12,0x10
8000574e:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80005752:	f6 0e 0d 00 	divu	r0,r11,lr
80005756:	e6 0b 16 10 	lsr	r11,r3,0x10
8000575a:	00 99       	mov	r9,r0
8000575c:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005760:	e0 0a 02 48 	mul	r8,r0,r10
80005764:	10 3b       	cp.w	r11,r8
80005766:	c0 d2       	brcc	80005780 <__avr32_udiv64+0x6c>
80005768:	20 19       	sub	r9,1
8000576a:	18 0b       	add	r11,r12
8000576c:	18 3b       	cp.w	r11,r12
8000576e:	c0 93       	brcs	80005780 <__avr32_udiv64+0x6c>
80005770:	f2 c5 00 01 	sub	r5,r9,1
80005774:	f6 0c 00 06 	add	r6,r11,r12
80005778:	10 3b       	cp.w	r11,r8
8000577a:	c0 32       	brcc	80005780 <__avr32_udiv64+0x6c>
8000577c:	0a 99       	mov	r9,r5
8000577e:	0c 9b       	mov	r11,r6
80005780:	f6 08 01 01 	sub	r1,r11,r8
80005784:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80005788:	e2 0e 0d 00 	divu	r0,r1,lr
8000578c:	e7 e1 11 03 	or	r3,r3,r1<<0x10
80005790:	00 98       	mov	r8,r0
80005792:	e0 0a 02 4a 	mul	r10,r0,r10
80005796:	14 33       	cp.w	r3,r10
80005798:	c0 a2       	brcc	800057ac <__avr32_udiv64+0x98>
8000579a:	20 18       	sub	r8,1
8000579c:	18 03       	add	r3,r12
8000579e:	18 33       	cp.w	r3,r12
800057a0:	c0 63       	brcs	800057ac <__avr32_udiv64+0x98>
800057a2:	f0 cb 00 01 	sub	r11,r8,1
800057a6:	14 33       	cp.w	r3,r10
800057a8:	f6 08 17 30 	movlo	r8,r11
800057ac:	f1 e9 11 08 	or	r8,r8,r9<<0x10
800057b0:	ce c8       	rjmp	80005988 <__avr32_udiv64+0x274>
800057b2:	58 08       	cp.w	r8,0
800057b4:	c0 51       	brne	800057be <__avr32_udiv64+0xaa>
800057b6:	30 19       	mov	r9,1
800057b8:	f2 08 0d 08 	divu	r8,r9,r8
800057bc:	10 9c       	mov	r12,r8
800057be:	f8 06 12 00 	clz	r6,r12
800057c2:	c0 41       	brne	800057ca <__avr32_udiv64+0xb6>
800057c4:	18 1b       	sub	r11,r12
800057c6:	30 19       	mov	r9,1
800057c8:	c4 68       	rjmp	80005854 <__avr32_udiv64+0x140>
800057ca:	ec 01 11 20 	rsub	r1,r6,32
800057ce:	f4 01 0a 49 	lsr	r9,r10,r1
800057d2:	f8 06 09 4c 	lsl	r12,r12,r6
800057d6:	f6 06 09 48 	lsl	r8,r11,r6
800057da:	f6 01 0a 41 	lsr	r1,r11,r1
800057de:	f3 e8 10 08 	or	r8,r9,r8
800057e2:	f8 03 16 10 	lsr	r3,r12,0x10
800057e6:	eb dc c0 10 	bfextu	r5,r12,0x0,0x10
800057ea:	e2 03 0d 00 	divu	r0,r1,r3
800057ee:	f0 0b 16 10 	lsr	r11,r8,0x10
800057f2:	00 9e       	mov	lr,r0
800057f4:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
800057f8:	e0 05 02 49 	mul	r9,r0,r5
800057fc:	12 3b       	cp.w	r11,r9
800057fe:	c0 d2       	brcc	80005818 <__avr32_udiv64+0x104>
80005800:	20 1e       	sub	lr,1
80005802:	18 0b       	add	r11,r12
80005804:	18 3b       	cp.w	r11,r12
80005806:	c0 93       	brcs	80005818 <__avr32_udiv64+0x104>
80005808:	fc c1 00 01 	sub	r1,lr,1
8000580c:	f6 0c 00 02 	add	r2,r11,r12
80005810:	12 3b       	cp.w	r11,r9
80005812:	c0 32       	brcc	80005818 <__avr32_udiv64+0x104>
80005814:	02 9e       	mov	lr,r1
80005816:	04 9b       	mov	r11,r2
80005818:	12 1b       	sub	r11,r9
8000581a:	f1 d8 c0 10 	bfextu	r8,r8,0x0,0x10
8000581e:	f6 03 0d 02 	divu	r2,r11,r3
80005822:	f1 e3 11 08 	or	r8,r8,r3<<0x10
80005826:	04 99       	mov	r9,r2
80005828:	e4 05 02 4b 	mul	r11,r2,r5
8000582c:	16 38       	cp.w	r8,r11
8000582e:	c0 d2       	brcc	80005848 <__avr32_udiv64+0x134>
80005830:	20 19       	sub	r9,1
80005832:	18 08       	add	r8,r12
80005834:	18 38       	cp.w	r8,r12
80005836:	c0 93       	brcs	80005848 <__avr32_udiv64+0x134>
80005838:	f2 c3 00 01 	sub	r3,r9,1
8000583c:	f0 0c 00 05 	add	r5,r8,r12
80005840:	16 38       	cp.w	r8,r11
80005842:	c0 32       	brcc	80005848 <__avr32_udiv64+0x134>
80005844:	06 99       	mov	r9,r3
80005846:	0a 98       	mov	r8,r5
80005848:	f4 06 09 43 	lsl	r3,r10,r6
8000584c:	f0 0b 01 0b 	sub	r11,r8,r11
80005850:	f3 ee 11 09 	or	r9,r9,lr<<0x10
80005854:	f8 06 16 10 	lsr	r6,r12,0x10
80005858:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
8000585c:	f6 06 0d 00 	divu	r0,r11,r6
80005860:	e6 0b 16 10 	lsr	r11,r3,0x10
80005864:	00 9a       	mov	r10,r0
80005866:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
8000586a:	e0 0e 02 48 	mul	r8,r0,lr
8000586e:	10 3b       	cp.w	r11,r8
80005870:	c0 d2       	brcc	8000588a <__avr32_udiv64+0x176>
80005872:	20 1a       	sub	r10,1
80005874:	18 0b       	add	r11,r12
80005876:	18 3b       	cp.w	r11,r12
80005878:	c0 93       	brcs	8000588a <__avr32_udiv64+0x176>
8000587a:	f4 c2 00 01 	sub	r2,r10,1
8000587e:	f6 0c 00 05 	add	r5,r11,r12
80005882:	10 3b       	cp.w	r11,r8
80005884:	c0 32       	brcc	8000588a <__avr32_udiv64+0x176>
80005886:	04 9a       	mov	r10,r2
80005888:	0a 9b       	mov	r11,r5
8000588a:	f6 08 01 01 	sub	r1,r11,r8
8000588e:	e7 d3 c0 10 	bfextu	r3,r3,0x0,0x10
80005892:	e2 06 0d 00 	divu	r0,r1,r6
80005896:	e7 e1 11 03 	or	r3,r3,r1<<0x10
8000589a:	00 98       	mov	r8,r0
8000589c:	e0 0e 02 4b 	mul	r11,r0,lr
800058a0:	16 33       	cp.w	r3,r11
800058a2:	c0 a2       	brcc	800058b6 <__avr32_udiv64+0x1a2>
800058a4:	20 18       	sub	r8,1
800058a6:	18 03       	add	r3,r12
800058a8:	18 33       	cp.w	r3,r12
800058aa:	c0 63       	brcs	800058b6 <__avr32_udiv64+0x1a2>
800058ac:	f0 cc 00 01 	sub	r12,r8,1
800058b0:	16 33       	cp.w	r3,r11
800058b2:	f8 08 17 30 	movlo	r8,r12
800058b6:	f1 ea 11 08 	or	r8,r8,r10<<0x10
800058ba:	c6 b8       	rjmp	80005990 <__avr32_udiv64+0x27c>
800058bc:	16 39       	cp.w	r9,r11
800058be:	e0 8b 00 67 	brhi	8000598c <__avr32_udiv64+0x278>
800058c2:	f2 09 12 00 	clz	r9,r9
800058c6:	c0 b1       	brne	800058dc <__avr32_udiv64+0x1c8>
800058c8:	10 3a       	cp.w	r10,r8
800058ca:	5f 2a       	srhs	r10
800058cc:	1c 3b       	cp.w	r11,lr
800058ce:	5f b8       	srhi	r8
800058d0:	10 4a       	or	r10,r8
800058d2:	f2 0a 18 00 	cp.b	r10,r9
800058d6:	c5 b0       	breq	8000598c <__avr32_udiv64+0x278>
800058d8:	30 18       	mov	r8,1
800058da:	c5 b8       	rjmp	80005990 <__avr32_udiv64+0x27c>
800058dc:	f2 03 11 20 	rsub	r3,r9,32
800058e0:	fc 09 09 4e 	lsl	lr,lr,r9
800058e4:	f6 09 09 4c 	lsl	r12,r11,r9
800058e8:	f4 03 0a 42 	lsr	r2,r10,r3
800058ec:	f0 09 09 46 	lsl	r6,r8,r9
800058f0:	f0 03 0a 48 	lsr	r8,r8,r3
800058f4:	f6 03 0a 43 	lsr	r3,r11,r3
800058f8:	18 42       	or	r2,r12
800058fa:	f1 ee 10 0c 	or	r12,r8,lr
800058fe:	f8 01 16 10 	lsr	r1,r12,0x10
80005902:	fd dc c0 10 	bfextu	lr,r12,0x0,0x10
80005906:	e6 01 0d 04 	divu	r4,r3,r1
8000590a:	e4 03 16 10 	lsr	r3,r2,0x10
8000590e:	08 98       	mov	r8,r4
80005910:	e7 e5 11 03 	or	r3,r3,r5<<0x10
80005914:	e8 0e 02 45 	mul	r5,r4,lr
80005918:	0a 33       	cp.w	r3,r5
8000591a:	c0 d2       	brcc	80005934 <__avr32_udiv64+0x220>
8000591c:	20 18       	sub	r8,1
8000591e:	18 03       	add	r3,r12
80005920:	18 33       	cp.w	r3,r12
80005922:	c0 93       	brcs	80005934 <__avr32_udiv64+0x220>
80005924:	f0 c0 00 01 	sub	r0,r8,1
80005928:	e6 0c 00 0b 	add	r11,r3,r12
8000592c:	0a 33       	cp.w	r3,r5
8000592e:	c0 32       	brcc	80005934 <__avr32_udiv64+0x220>
80005930:	00 98       	mov	r8,r0
80005932:	16 93       	mov	r3,r11
80005934:	0a 13       	sub	r3,r5
80005936:	f7 d2 c0 10 	bfextu	r11,r2,0x0,0x10
8000593a:	e6 01 0d 00 	divu	r0,r3,r1
8000593e:	f7 e1 11 0b 	or	r11,r11,r1<<0x10
80005942:	00 93       	mov	r3,r0
80005944:	e0 0e 02 4e 	mul	lr,r0,lr
80005948:	1c 3b       	cp.w	r11,lr
8000594a:	c0 d2       	brcc	80005964 <__avr32_udiv64+0x250>
8000594c:	20 13       	sub	r3,1
8000594e:	18 0b       	add	r11,r12
80005950:	18 3b       	cp.w	r11,r12
80005952:	c0 93       	brcs	80005964 <__avr32_udiv64+0x250>
80005954:	f6 0c 00 0c 	add	r12,r11,r12
80005958:	e6 c5 00 01 	sub	r5,r3,1
8000595c:	1c 3b       	cp.w	r11,lr
8000595e:	c0 32       	brcc	80005964 <__avr32_udiv64+0x250>
80005960:	0a 93       	mov	r3,r5
80005962:	18 9b       	mov	r11,r12
80005964:	e7 e8 11 08 	or	r8,r3,r8<<0x10
80005968:	1c 1b       	sub	r11,lr
8000596a:	f0 06 06 42 	mulu.d	r2,r8,r6
8000596e:	06 96       	mov	r6,r3
80005970:	16 36       	cp.w	r6,r11
80005972:	e0 8b 00 0a 	brhi	80005986 <__avr32_udiv64+0x272>
80005976:	5f 0b       	sreq	r11
80005978:	f4 09 09 49 	lsl	r9,r10,r9
8000597c:	12 32       	cp.w	r2,r9
8000597e:	5f b9       	srhi	r9
80005980:	f7 e9 00 09 	and	r9,r11,r9
80005984:	c0 60       	breq	80005990 <__avr32_udiv64+0x27c>
80005986:	20 18       	sub	r8,1
80005988:	30 09       	mov	r9,0
8000598a:	c0 38       	rjmp	80005990 <__avr32_udiv64+0x27c>
8000598c:	30 09       	mov	r9,0
8000598e:	12 98       	mov	r8,r9
80005990:	10 9a       	mov	r10,r8
80005992:	12 93       	mov	r3,r9
80005994:	10 92       	mov	r2,r8
80005996:	12 9b       	mov	r11,r9
80005998:	2f ed       	sub	sp,-8
8000599a:	d8 32       	popm	r0-r7,pc

8000599c <atoi>:
8000599c:	d4 01       	pushm	lr
8000599e:	30 aa       	mov	r10,10
800059a0:	30 0b       	mov	r11,0
800059a2:	c6 bd       	rcall	80005c78 <strtol>
800059a4:	d8 02       	popm	pc
800059a6:	d7 03       	nop

800059a8 <memcpy>:
800059a8:	58 8a       	cp.w	r10,8
800059aa:	c2 f5       	brlt	80005a08 <memcpy+0x60>
800059ac:	f9 eb 10 09 	or	r9,r12,r11
800059b0:	e2 19 00 03 	andl	r9,0x3,COH
800059b4:	e0 81 00 97 	brne	80005ae2 <memcpy+0x13a>
800059b8:	e0 4a 00 20 	cp.w	r10,32
800059bc:	c3 b4       	brge	80005a32 <memcpy+0x8a>
800059be:	f4 08 14 02 	asr	r8,r10,0x2
800059c2:	f0 09 11 08 	rsub	r9,r8,8
800059c6:	fe 09 00 2f 	add	pc,pc,r9<<0x2
800059ca:	76 69       	ld.w	r9,r11[0x18]
800059cc:	99 69       	st.w	r12[0x18],r9
800059ce:	76 59       	ld.w	r9,r11[0x14]
800059d0:	99 59       	st.w	r12[0x14],r9
800059d2:	76 49       	ld.w	r9,r11[0x10]
800059d4:	99 49       	st.w	r12[0x10],r9
800059d6:	76 39       	ld.w	r9,r11[0xc]
800059d8:	99 39       	st.w	r12[0xc],r9
800059da:	76 29       	ld.w	r9,r11[0x8]
800059dc:	99 29       	st.w	r12[0x8],r9
800059de:	76 19       	ld.w	r9,r11[0x4]
800059e0:	99 19       	st.w	r12[0x4],r9
800059e2:	76 09       	ld.w	r9,r11[0x0]
800059e4:	99 09       	st.w	r12[0x0],r9
800059e6:	f6 08 00 2b 	add	r11,r11,r8<<0x2
800059ea:	f8 08 00 28 	add	r8,r12,r8<<0x2
800059ee:	e0 1a 00 03 	andl	r10,0x3
800059f2:	f4 0a 11 04 	rsub	r10,r10,4
800059f6:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
800059fa:	17 a9       	ld.ub	r9,r11[0x2]
800059fc:	b0 a9       	st.b	r8[0x2],r9
800059fe:	17 99       	ld.ub	r9,r11[0x1]
80005a00:	b0 99       	st.b	r8[0x1],r9
80005a02:	17 89       	ld.ub	r9,r11[0x0]
80005a04:	b0 89       	st.b	r8[0x0],r9
80005a06:	5e fc       	retal	r12
80005a08:	f4 0a 11 09 	rsub	r10,r10,9
80005a0c:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80005a10:	17 f9       	ld.ub	r9,r11[0x7]
80005a12:	b8 f9       	st.b	r12[0x7],r9
80005a14:	17 e9       	ld.ub	r9,r11[0x6]
80005a16:	b8 e9       	st.b	r12[0x6],r9
80005a18:	17 d9       	ld.ub	r9,r11[0x5]
80005a1a:	b8 d9       	st.b	r12[0x5],r9
80005a1c:	17 c9       	ld.ub	r9,r11[0x4]
80005a1e:	b8 c9       	st.b	r12[0x4],r9
80005a20:	17 b9       	ld.ub	r9,r11[0x3]
80005a22:	b8 b9       	st.b	r12[0x3],r9
80005a24:	17 a9       	ld.ub	r9,r11[0x2]
80005a26:	b8 a9       	st.b	r12[0x2],r9
80005a28:	17 99       	ld.ub	r9,r11[0x1]
80005a2a:	b8 99       	st.b	r12[0x1],r9
80005a2c:	17 89       	ld.ub	r9,r11[0x0]
80005a2e:	b8 89       	st.b	r12[0x0],r9
80005a30:	5e fc       	retal	r12
80005a32:	eb cd 40 c0 	pushm	r6-r7,lr
80005a36:	18 99       	mov	r9,r12
80005a38:	22 0a       	sub	r10,32
80005a3a:	b7 07       	ld.d	r6,r11++
80005a3c:	b3 26       	st.d	r9++,r6
80005a3e:	b7 07       	ld.d	r6,r11++
80005a40:	b3 26       	st.d	r9++,r6
80005a42:	b7 07       	ld.d	r6,r11++
80005a44:	b3 26       	st.d	r9++,r6
80005a46:	b7 07       	ld.d	r6,r11++
80005a48:	b3 26       	st.d	r9++,r6
80005a4a:	22 0a       	sub	r10,32
80005a4c:	cf 74       	brge	80005a3a <memcpy+0x92>
80005a4e:	2f 0a       	sub	r10,-16
80005a50:	c0 65       	brlt	80005a5c <memcpy+0xb4>
80005a52:	b7 07       	ld.d	r6,r11++
80005a54:	b3 26       	st.d	r9++,r6
80005a56:	b7 07       	ld.d	r6,r11++
80005a58:	b3 26       	st.d	r9++,r6
80005a5a:	21 0a       	sub	r10,16
80005a5c:	5c 3a       	neg	r10
80005a5e:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
80005a62:	d7 03       	nop
80005a64:	d7 03       	nop
80005a66:	f7 36 00 0e 	ld.ub	r6,r11[14]
80005a6a:	f3 66 00 0e 	st.b	r9[14],r6
80005a6e:	f7 36 00 0d 	ld.ub	r6,r11[13]
80005a72:	f3 66 00 0d 	st.b	r9[13],r6
80005a76:	f7 36 00 0c 	ld.ub	r6,r11[12]
80005a7a:	f3 66 00 0c 	st.b	r9[12],r6
80005a7e:	f7 36 00 0b 	ld.ub	r6,r11[11]
80005a82:	f3 66 00 0b 	st.b	r9[11],r6
80005a86:	f7 36 00 0a 	ld.ub	r6,r11[10]
80005a8a:	f3 66 00 0a 	st.b	r9[10],r6
80005a8e:	f7 36 00 09 	ld.ub	r6,r11[9]
80005a92:	f3 66 00 09 	st.b	r9[9],r6
80005a96:	f7 36 00 08 	ld.ub	r6,r11[8]
80005a9a:	f3 66 00 08 	st.b	r9[8],r6
80005a9e:	f7 36 00 07 	ld.ub	r6,r11[7]
80005aa2:	f3 66 00 07 	st.b	r9[7],r6
80005aa6:	f7 36 00 06 	ld.ub	r6,r11[6]
80005aaa:	f3 66 00 06 	st.b	r9[6],r6
80005aae:	f7 36 00 05 	ld.ub	r6,r11[5]
80005ab2:	f3 66 00 05 	st.b	r9[5],r6
80005ab6:	f7 36 00 04 	ld.ub	r6,r11[4]
80005aba:	f3 66 00 04 	st.b	r9[4],r6
80005abe:	f7 36 00 03 	ld.ub	r6,r11[3]
80005ac2:	f3 66 00 03 	st.b	r9[3],r6
80005ac6:	f7 36 00 02 	ld.ub	r6,r11[2]
80005aca:	f3 66 00 02 	st.b	r9[2],r6
80005ace:	f7 36 00 01 	ld.ub	r6,r11[1]
80005ad2:	f3 66 00 01 	st.b	r9[1],r6
80005ad6:	f7 36 00 00 	ld.ub	r6,r11[0]
80005ada:	f3 66 00 00 	st.b	r9[0],r6
80005ade:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80005ae2:	20 1a       	sub	r10,1
80005ae4:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80005ae8:	f8 0a 0b 09 	st.b	r12[r10],r9
80005aec:	cf b1       	brne	80005ae2 <memcpy+0x13a>
80005aee:	5e fc       	retal	r12

80005af0 <memset>:
80005af0:	18 98       	mov	r8,r12
80005af2:	c0 38       	rjmp	80005af8 <memset+0x8>
80005af4:	10 cb       	st.b	r8++,r11
80005af6:	20 1a       	sub	r10,1
80005af8:	58 0a       	cp.w	r10,0
80005afa:	cf d1       	brne	80005af4 <memset+0x4>
80005afc:	5e fc       	retal	r12
80005afe:	d7 03       	nop

80005b00 <sprintf>:
80005b00:	d4 01       	pushm	lr
80005b02:	21 7d       	sub	sp,92
80005b04:	e0 68 ff ff 	mov	r8,65535
80005b08:	ea 18 7f ff 	orh	r8,0x7fff
80005b0c:	50 58       	stdsp	sp[0x14],r8
80005b0e:	50 28       	stdsp	sp[0x8],r8
80005b10:	e0 68 02 08 	mov	r8,520
80005b14:	ba 68       	st.h	sp[0xc],r8
80005b16:	3f f8       	mov	r8,-1
80005b18:	ba 78       	st.h	sp[0xe],r8
80005b1a:	e0 68 01 e4 	mov	r8,484
80005b1e:	50 4c       	stdsp	sp[0x10],r12
80005b20:	16 9a       	mov	r10,r11
80005b22:	50 0c       	stdsp	sp[0x0],r12
80005b24:	fa c9 ff a0 	sub	r9,sp,-96
80005b28:	70 0c       	ld.w	r12,r8[0x0]
80005b2a:	1a 9b       	mov	r11,sp
80005b2c:	e0 a0 02 48 	rcall	80005fbc <_vfprintf_r>
80005b30:	30 09       	mov	r9,0
80005b32:	40 08       	lddsp	r8,sp[0x0]
80005b34:	b0 89       	st.b	r8[0x0],r9
80005b36:	2e 9d       	sub	sp,-92
80005b38:	d8 02       	popm	pc
80005b3a:	d7 03       	nop

80005b3c <_strtol_r>:
80005b3c:	d4 31       	pushm	r0-r7,lr
80005b3e:	20 3d       	sub	sp,12
80005b40:	e0 68 00 f0 	mov	r8,240
80005b44:	50 2c       	stdsp	sp[0x8],r12
80005b46:	70 01       	ld.w	r1,r8[0x0]
80005b48:	16 98       	mov	r8,r11
80005b4a:	11 3e       	ld.ub	lr,r8++
80005b4c:	e2 0e 07 06 	ld.ub	r6,r1[lr]
80005b50:	e2 16 00 08 	andl	r6,0x8,COH
80005b54:	cf b1       	brne	80005b4a <_strtol_r+0xe>
80005b56:	e0 4e 00 2d 	cp.w	lr,45
80005b5a:	c0 41       	brne	80005b62 <_strtol_r+0x26>
80005b5c:	11 3e       	ld.ub	lr,r8++
80005b5e:	30 16       	mov	r6,1
80005b60:	c0 58       	rjmp	80005b6a <_strtol_r+0x2e>
80005b62:	e0 4e 00 2b 	cp.w	lr,43
80005b66:	c0 21       	brne	80005b6a <_strtol_r+0x2e>
80005b68:	11 3e       	ld.ub	lr,r8++
80005b6a:	58 09       	cp.w	r9,0
80005b6c:	5f 0c       	sreq	r12
80005b6e:	59 09       	cp.w	r9,16
80005b70:	5f 05       	sreq	r5
80005b72:	30 07       	mov	r7,0
80005b74:	f9 e5 10 05 	or	r5,r12,r5
80005b78:	ee 05 18 00 	cp.b	r5,r7
80005b7c:	c1 e0       	breq	80005bb8 <_strtol_r+0x7c>
80005b7e:	e0 4e 00 30 	cp.w	lr,48
80005b82:	c1 31       	brne	80005ba8 <_strtol_r+0x6c>
80005b84:	11 85       	ld.ub	r5,r8[0x0]
80005b86:	35 84       	mov	r4,88
80005b88:	37 83       	mov	r3,120
80005b8a:	e8 05 18 00 	cp.b	r5,r4
80005b8e:	5f 04       	sreq	r4
80005b90:	e6 05 18 00 	cp.b	r5,r3
80005b94:	5f 05       	sreq	r5
80005b96:	e9 e5 10 05 	or	r5,r4,r5
80005b9a:	ee 05 18 00 	cp.b	r5,r7
80005b9e:	c0 50       	breq	80005ba8 <_strtol_r+0x6c>
80005ba0:	11 9e       	ld.ub	lr,r8[0x1]
80005ba2:	31 09       	mov	r9,16
80005ba4:	2f e8       	sub	r8,-2
80005ba6:	c0 98       	rjmp	80005bb8 <_strtol_r+0x7c>
80005ba8:	58 0c       	cp.w	r12,0
80005baa:	c0 70       	breq	80005bb8 <_strtol_r+0x7c>
80005bac:	e0 4e 00 30 	cp.w	lr,48
80005bb0:	f9 b9 00 08 	moveq	r9,8
80005bb4:	f9 b9 01 0a 	movne	r9,10
80005bb8:	e0 6c ff ff 	mov	r12,65535
80005bbc:	ea 1c 7f ff 	orh	r12,0x7fff
80005bc0:	30 07       	mov	r7,0
80005bc2:	30 05       	mov	r5,0
80005bc4:	ea 15 80 00 	orh	r5,0x8000
80005bc8:	0e 93       	mov	r3,r7
80005bca:	0e 36       	cp.w	r6,r7
80005bcc:	f8 05 17 00 	moveq	r5,r12
80005bd0:	0e 9c       	mov	r12,r7
80005bd2:	ea 09 0d 04 	divu	r4,r5,r9
80005bd6:	08 92       	mov	r2,r4
80005bd8:	50 05       	stdsp	sp[0x0],r5
80005bda:	e2 0e 07 04 	ld.ub	r4,r1[lr]
80005bde:	e1 d4 c0 01 	bfextu	r0,r4,0x0,0x1
80005be2:	f9 b0 01 37 	movne	r0,55
80005be6:	f9 b0 00 57 	moveq	r0,87
80005bea:	50 10       	stdsp	sp[0x4],r0
80005bec:	fc c5 00 30 	sub	r5,lr,48
80005bf0:	08 90       	mov	r0,r4
80005bf2:	e2 10 00 04 	andl	r0,0x4,COH
80005bf6:	c0 81       	brne	80005c06 <_strtol_r+0xca>
80005bf8:	40 10       	lddsp	r0,sp[0x4]
80005bfa:	e9 d4 c0 02 	bfextu	r4,r4,0x0,0x2
80005bfe:	fc 00 01 05 	sub	r5,lr,r0
80005c02:	58 04       	cp.w	r4,0
80005c04:	c1 c0       	breq	80005c3c <_strtol_r+0x100>
80005c06:	12 35       	cp.w	r5,r9
80005c08:	c1 a4       	brge	80005c3c <_strtol_r+0x100>
80005c0a:	04 3c       	cp.w	r12,r2
80005c0c:	5f be       	srhi	lr
80005c0e:	fd e7 13 fe 	or	lr,lr,r7>>0x1f
80005c12:	e6 0e 18 00 	cp.b	lr,r3
80005c16:	c1 01       	brne	80005c36 <_strtol_r+0xfa>
80005c18:	04 3c       	cp.w	r12,r2
80005c1a:	5f 0e       	sreq	lr
80005c1c:	40 07       	lddsp	r7,sp[0x0]
80005c1e:	0e 35       	cp.w	r5,r7
80005c20:	5f 97       	srgt	r7
80005c22:	ef ee 00 0e 	and	lr,r7,lr
80005c26:	e6 0e 18 00 	cp.b	lr,r3
80005c2a:	c0 61       	brne	80005c36 <_strtol_r+0xfa>
80005c2c:	b3 3c       	mul	r12,r9
80005c2e:	30 17       	mov	r7,1
80005c30:	ea 0c 00 0c 	add	r12,r5,r12
80005c34:	c0 28       	rjmp	80005c38 <_strtol_r+0xfc>
80005c36:	3f f7       	mov	r7,-1
80005c38:	11 3e       	ld.ub	lr,r8++
80005c3a:	cd 0b       	rjmp	80005bda <_strtol_r+0x9e>
80005c3c:	5b f7       	cp.w	r7,-1
80005c3e:	c0 f1       	brne	80005c5c <_strtol_r+0x120>
80005c40:	e0 69 ff ff 	mov	r9,65535
80005c44:	ea 19 7f ff 	orh	r9,0x7fff
80005c48:	30 0c       	mov	r12,0
80005c4a:	ea 1c 80 00 	orh	r12,0x8000
80005c4e:	40 20       	lddsp	r0,sp[0x8]
80005c50:	58 06       	cp.w	r6,0
80005c52:	f2 0c 17 00 	moveq	r12,r9
80005c56:	32 29       	mov	r9,34
80005c58:	81 39       	st.w	r0[0xc],r9
80005c5a:	c0 68       	rjmp	80005c66 <_strtol_r+0x12a>
80005c5c:	f8 09 11 00 	rsub	r9,r12,0
80005c60:	58 06       	cp.w	r6,0
80005c62:	f2 0c 17 10 	movne	r12,r9
80005c66:	58 0a       	cp.w	r10,0
80005c68:	c0 60       	breq	80005c74 <_strtol_r+0x138>
80005c6a:	20 18       	sub	r8,1
80005c6c:	58 07       	cp.w	r7,0
80005c6e:	f0 0b 17 10 	movne	r11,r8
80005c72:	95 0b       	st.w	r10[0x0],r11
80005c74:	2f dd       	sub	sp,-12
80005c76:	d8 32       	popm	r0-r7,pc

80005c78 <strtol>:
80005c78:	d4 01       	pushm	lr
80005c7a:	e0 68 01 e4 	mov	r8,484
80005c7e:	14 99       	mov	r9,r10
80005c80:	16 9a       	mov	r10,r11
80005c82:	18 9b       	mov	r11,r12
80005c84:	70 0c       	ld.w	r12,r8[0x0]
80005c86:	c5 bf       	rcall	80005b3c <_strtol_r>
80005c88:	d8 02       	popm	pc
80005c8a:	d7 03       	nop

80005c8c <get_arg>:
80005c8c:	d4 31       	pushm	r0-r7,lr
80005c8e:	20 8d       	sub	sp,32
80005c90:	fa c4 ff bc 	sub	r4,sp,-68
80005c94:	50 4b       	stdsp	sp[0x10],r11
80005c96:	68 2c       	ld.w	r12,r4[0x8]
80005c98:	50 58       	stdsp	sp[0x14],r8
80005c9a:	12 96       	mov	r6,r9
80005c9c:	78 0b       	ld.w	r11,r12[0x0]
80005c9e:	70 05       	ld.w	r5,r8[0x0]
80005ca0:	50 6c       	stdsp	sp[0x18],r12
80005ca2:	58 0b       	cp.w	r11,0
80005ca4:	f4 0b 17 00 	moveq	r11,r10
80005ca8:	68 03       	ld.w	r3,r4[0x0]
80005caa:	68 11       	ld.w	r1,r4[0x4]
80005cac:	40 49       	lddsp	r9,sp[0x10]
80005cae:	30 08       	mov	r8,0
80005cb0:	c2 89       	rjmp	80005f00 <get_arg+0x274>
80005cb2:	2f fb       	sub	r11,-1
80005cb4:	17 8a       	ld.ub	r10,r11[0x0]
80005cb6:	32 52       	mov	r2,37
80005cb8:	f0 0a 18 00 	cp.b	r10,r8
80005cbc:	5f 1c       	srne	r12
80005cbe:	e4 0a 18 00 	cp.b	r10,r2
80005cc2:	5f 1e       	srne	lr
80005cc4:	fd ec 00 0c 	and	r12,lr,r12
80005cc8:	f0 0c 18 00 	cp.b	r12,r8
80005ccc:	cf 31       	brne	80005cb2 <get_arg+0x26>
80005cce:	58 0a       	cp.w	r10,0
80005cd0:	e0 80 01 25 	breq	80005f1a <get_arg+0x28e>
80005cd4:	30 0c       	mov	r12,0
80005cd6:	3f fa       	mov	r10,-1
80005cd8:	18 90       	mov	r0,r12
80005cda:	50 3a       	stdsp	sp[0xc],r10
80005cdc:	18 94       	mov	r4,r12
80005cde:	18 92       	mov	r2,r12
80005ce0:	f8 0c 00 3c 	add	r12,r12,r12<<0x3
80005ce4:	16 97       	mov	r7,r11
80005ce6:	50 7c       	stdsp	sp[0x1c],r12
80005ce8:	fe cc a3 a8 	sub	r12,pc,-23640
80005cec:	0f 3e       	ld.ub	lr,r7++
80005cee:	f8 0e 07 0a 	ld.ub	r10,r12[lr]
80005cf2:	40 7c       	lddsp	r12,sp[0x1c]
80005cf4:	14 0c       	add	r12,r10
80005cf6:	fe ca a4 7e 	sub	r10,pc,-23426
80005cfa:	f4 0c 07 0a 	ld.ub	r10,r10[r12]
80005cfe:	20 1a       	sub	r10,1
80005d00:	50 0a       	stdsp	sp[0x0],r10
80005d02:	fe ca a4 f6 	sub	r10,pc,-23306
80005d06:	f4 0c 07 0c 	ld.ub	r12,r10[r12]
80005d0a:	50 7c       	stdsp	sp[0x1c],r12
80005d0c:	40 0c       	lddsp	r12,sp[0x0]
80005d0e:	58 7c       	cp.w	r12,7
80005d10:	e0 8b 00 f1 	brhi	80005ef2 <get_arg+0x266>
80005d14:	fe ca a6 a8 	sub	r10,pc,-22872
80005d18:	f4 0c 03 2f 	ld.w	pc,r10[r12<<0x2]
80005d1c:	36 8a       	mov	r10,104
80005d1e:	f4 0e 18 00 	cp.b	lr,r10
80005d22:	e0 80 00 e8 	breq	80005ef2 <get_arg+0x266>
80005d26:	37 1a       	mov	r10,113
80005d28:	f4 0e 18 00 	cp.b	lr,r10
80005d2c:	c0 70       	breq	80005d3a <get_arg+0xae>
80005d2e:	34 ca       	mov	r10,76
80005d30:	f4 0e 18 00 	cp.b	lr,r10
80005d34:	c0 51       	brne	80005d3e <get_arg+0xb2>
80005d36:	a3 b4       	sbr	r4,0x3
80005d38:	cd d8       	rjmp	80005ef2 <get_arg+0x266>
80005d3a:	a5 b4       	sbr	r4,0x5
80005d3c:	cd b8       	rjmp	80005ef2 <get_arg+0x266>
80005d3e:	08 9c       	mov	r12,r4
80005d40:	0e 9a       	mov	r10,r7
80005d42:	a5 ac       	sbr	r12,0x4
80005d44:	a5 b4       	sbr	r4,0x5
80005d46:	0f 3b       	ld.ub	r11,r7++
80005d48:	36 ce       	mov	lr,108
80005d4a:	fc 0b 18 00 	cp.b	r11,lr
80005d4e:	e0 80 00 d2 	breq	80005ef2 <get_arg+0x266>
80005d52:	18 94       	mov	r4,r12
80005d54:	14 9b       	mov	r11,r10
80005d56:	cc f8       	rjmp	80005ef4 <get_arg+0x268>
80005d58:	eb d5 c0 05 	bfextu	r5,r5,0x0,0x5
80005d5c:	36 7c       	mov	r12,103
80005d5e:	f8 0e 18 00 	cp.b	lr,r12
80005d62:	e0 8b 00 27 	brhi	80005db0 <get_arg+0x124>
80005d66:	36 5a       	mov	r10,101
80005d68:	f4 0e 18 00 	cp.b	lr,r10
80005d6c:	c4 82       	brcc	80005dfc <get_arg+0x170>
80005d6e:	34 fa       	mov	r10,79
80005d70:	f4 0e 18 00 	cp.b	lr,r10
80005d74:	c4 80       	breq	80005e04 <get_arg+0x178>
80005d76:	e0 8b 00 0c 	brhi	80005d8e <get_arg+0x102>
80005d7a:	34 5a       	mov	r10,69
80005d7c:	f4 0e 18 00 	cp.b	lr,r10
80005d80:	c3 e0       	breq	80005dfc <get_arg+0x170>
80005d82:	34 7a       	mov	r10,71
80005d84:	f4 0e 18 00 	cp.b	lr,r10
80005d88:	c3 a0       	breq	80005dfc <get_arg+0x170>
80005d8a:	34 4a       	mov	r10,68
80005d8c:	c0 88       	rjmp	80005d9c <get_arg+0x110>
80005d8e:	35 8a       	mov	r10,88
80005d90:	f4 0e 18 00 	cp.b	lr,r10
80005d94:	c2 c0       	breq	80005dec <get_arg+0x160>
80005d96:	e0 8b 00 07 	brhi	80005da4 <get_arg+0x118>
80005d9a:	35 5a       	mov	r10,85
80005d9c:	f4 0e 18 00 	cp.b	lr,r10
80005da0:	c3 51       	brne	80005e0a <get_arg+0x17e>
80005da2:	c3 18       	rjmp	80005e04 <get_arg+0x178>
80005da4:	36 3a       	mov	r10,99
80005da6:	f4 0e 18 00 	cp.b	lr,r10
80005daa:	c2 f0       	breq	80005e08 <get_arg+0x17c>
80005dac:	36 4a       	mov	r10,100
80005dae:	c0 e8       	rjmp	80005dca <get_arg+0x13e>
80005db0:	37 0a       	mov	r10,112
80005db2:	f4 0e 18 00 	cp.b	lr,r10
80005db6:	c2 50       	breq	80005e00 <get_arg+0x174>
80005db8:	e0 8b 00 0d 	brhi	80005dd2 <get_arg+0x146>
80005dbc:	36 ea       	mov	r10,110
80005dbe:	f4 0e 18 00 	cp.b	lr,r10
80005dc2:	c1 f0       	breq	80005e00 <get_arg+0x174>
80005dc4:	e0 8b 00 14 	brhi	80005dec <get_arg+0x160>
80005dc8:	36 9a       	mov	r10,105
80005dca:	f4 0e 18 00 	cp.b	lr,r10
80005dce:	c1 e1       	brne	80005e0a <get_arg+0x17e>
80005dd0:	c0 e8       	rjmp	80005dec <get_arg+0x160>
80005dd2:	37 5a       	mov	r10,117
80005dd4:	f4 0e 18 00 	cp.b	lr,r10
80005dd8:	c0 a0       	breq	80005dec <get_arg+0x160>
80005dda:	37 8a       	mov	r10,120
80005ddc:	f4 0e 18 00 	cp.b	lr,r10
80005de0:	c0 60       	breq	80005dec <get_arg+0x160>
80005de2:	37 3a       	mov	r10,115
80005de4:	f4 0e 18 00 	cp.b	lr,r10
80005de8:	c1 11       	brne	80005e0a <get_arg+0x17e>
80005dea:	c0 b8       	rjmp	80005e00 <get_arg+0x174>
80005dec:	ed b4 00 04 	bld	r4,0x4
80005df0:	c0 a0       	breq	80005e04 <get_arg+0x178>
80005df2:	ed b4 00 05 	bld	r4,0x5
80005df6:	c0 91       	brne	80005e08 <get_arg+0x17c>
80005df8:	30 20       	mov	r0,2
80005dfa:	c0 88       	rjmp	80005e0a <get_arg+0x17e>
80005dfc:	30 40       	mov	r0,4
80005dfe:	c0 68       	rjmp	80005e0a <get_arg+0x17e>
80005e00:	30 30       	mov	r0,3
80005e02:	c0 48       	rjmp	80005e0a <get_arg+0x17e>
80005e04:	30 10       	mov	r0,1
80005e06:	c0 28       	rjmp	80005e0a <get_arg+0x17e>
80005e08:	30 00       	mov	r0,0
80005e0a:	40 3b       	lddsp	r11,sp[0xc]
80005e0c:	5b fb       	cp.w	r11,-1
80005e0e:	c0 40       	breq	80005e16 <get_arg+0x18a>
80005e10:	e2 0b 09 20 	st.w	r1[r11<<0x2],r0
80005e14:	c6 f8       	rjmp	80005ef2 <get_arg+0x266>
80005e16:	58 60       	cp.w	r0,6
80005e18:	e0 8b 00 6d 	brhi	80005ef2 <get_arg+0x266>
80005e1c:	6c 0a       	ld.w	r10,r6[0x0]
80005e1e:	ea cc ff ff 	sub	r12,r5,-1
80005e22:	fe cb a7 96 	sub	r11,pc,-22634
80005e26:	f6 00 03 2f 	ld.w	pc,r11[r0<<0x2]
80005e2a:	d7 03       	nop
80005e2c:	f4 cb ff f8 	sub	r11,r10,-8
80005e30:	8d 0b       	st.w	r6[0x0],r11
80005e32:	f4 ea 00 00 	ld.d	r10,r10[0]
80005e36:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80005e3a:	c0 f8       	rjmp	80005e58 <get_arg+0x1cc>
80005e3c:	f4 cb ff fc 	sub	r11,r10,-4
80005e40:	8d 0b       	st.w	r6[0x0],r11
80005e42:	74 0a       	ld.w	r10,r10[0x0]
80005e44:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80005e48:	c0 88       	rjmp	80005e58 <get_arg+0x1cc>
80005e4a:	f4 cb ff f8 	sub	r11,r10,-8
80005e4e:	8d 0b       	st.w	r6[0x0],r11
80005e50:	f4 ea 00 00 	ld.d	r10,r10[0]
80005e54:	e6 05 08 3a 	st.d	r3[r5<<0x3],r10
80005e58:	0e 9b       	mov	r11,r7
80005e5a:	18 95       	mov	r5,r12
80005e5c:	c4 c8       	rjmp	80005ef4 <get_arg+0x268>
80005e5e:	62 0a       	ld.w	r10,r1[0x0]
80005e60:	5b fa       	cp.w	r10,-1
80005e62:	c0 a1       	brne	80005e76 <get_arg+0x1ea>
80005e64:	50 19       	stdsp	sp[0x4],r9
80005e66:	50 28       	stdsp	sp[0x8],r8
80005e68:	e0 6a 00 80 	mov	r10,128
80005e6c:	30 0b       	mov	r11,0
80005e6e:	02 9c       	mov	r12,r1
80005e70:	c4 0e       	rcall	80005af0 <memset>
80005e72:	40 28       	lddsp	r8,sp[0x8]
80005e74:	40 19       	lddsp	r9,sp[0x4]
80005e76:	e4 ca 00 01 	sub	r10,r2,1
80005e7a:	0e 9b       	mov	r11,r7
80005e7c:	50 3a       	stdsp	sp[0xc],r10
80005e7e:	f2 0a 0c 49 	max	r9,r9,r10
80005e82:	c3 98       	rjmp	80005ef4 <get_arg+0x268>
80005e84:	62 0a       	ld.w	r10,r1[0x0]
80005e86:	5b fa       	cp.w	r10,-1
80005e88:	c0 a1       	brne	80005e9c <get_arg+0x210>
80005e8a:	50 19       	stdsp	sp[0x4],r9
80005e8c:	50 28       	stdsp	sp[0x8],r8
80005e8e:	e0 6a 00 80 	mov	r10,128
80005e92:	30 0b       	mov	r11,0
80005e94:	02 9c       	mov	r12,r1
80005e96:	c2 de       	rcall	80005af0 <memset>
80005e98:	40 28       	lddsp	r8,sp[0x8]
80005e9a:	40 19       	lddsp	r9,sp[0x4]
80005e9c:	20 12       	sub	r2,1
80005e9e:	30 0c       	mov	r12,0
80005ea0:	0e 9b       	mov	r11,r7
80005ea2:	e2 02 09 2c 	st.w	r1[r2<<0x2],r12
80005ea6:	f2 02 0c 49 	max	r9,r9,r2
80005eaa:	c2 58       	rjmp	80005ef4 <get_arg+0x268>
80005eac:	16 97       	mov	r7,r11
80005eae:	6c 0a       	ld.w	r10,r6[0x0]
80005eb0:	f4 cb ff fc 	sub	r11,r10,-4
80005eb4:	8d 0b       	st.w	r6[0x0],r11
80005eb6:	74 0a       	ld.w	r10,r10[0x0]
80005eb8:	0e 9b       	mov	r11,r7
80005eba:	e6 05 09 3a 	st.w	r3[r5<<0x3],r10
80005ebe:	2f f5       	sub	r5,-1
80005ec0:	c1 a8       	rjmp	80005ef4 <get_arg+0x268>
80005ec2:	fc c2 00 30 	sub	r2,lr,48
80005ec6:	c0 68       	rjmp	80005ed2 <get_arg+0x246>
80005ec8:	e4 02 00 22 	add	r2,r2,r2<<0x2
80005ecc:	2f f7       	sub	r7,-1
80005ece:	f4 02 00 12 	add	r2,r10,r2<<0x1
80005ed2:	0f 8a       	ld.ub	r10,r7[0x0]
80005ed4:	58 0a       	cp.w	r10,0
80005ed6:	c0 e0       	breq	80005ef2 <get_arg+0x266>
80005ed8:	23 0a       	sub	r10,48
80005eda:	58 9a       	cp.w	r10,9
80005edc:	fe 98 ff f6 	brls	80005ec8 <get_arg+0x23c>
80005ee0:	c0 98       	rjmp	80005ef2 <get_arg+0x266>
80005ee2:	2f f7       	sub	r7,-1
80005ee4:	0f 8a       	ld.ub	r10,r7[0x0]
80005ee6:	58 0a       	cp.w	r10,0
80005ee8:	c0 50       	breq	80005ef2 <get_arg+0x266>
80005eea:	23 0a       	sub	r10,48
80005eec:	58 9a       	cp.w	r10,9
80005eee:	fe 98 ff fa 	brls	80005ee2 <get_arg+0x256>
80005ef2:	0e 9b       	mov	r11,r7
80005ef4:	40 7c       	lddsp	r12,sp[0x1c]
80005ef6:	30 ba       	mov	r10,11
80005ef8:	f4 0c 18 00 	cp.b	r12,r10
80005efc:	fe 91 fe f2 	brne	80005ce0 <get_arg+0x54>
80005f00:	40 4a       	lddsp	r10,sp[0x10]
80005f02:	17 8c       	ld.ub	r12,r11[0x0]
80005f04:	0a 3a       	cp.w	r10,r5
80005f06:	5f 4a       	srge	r10
80005f08:	f0 0c 18 00 	cp.b	r12,r8
80005f0c:	5f 1c       	srne	r12
80005f0e:	f9 ea 00 0a 	and	r10,r12,r10
80005f12:	f0 0a 18 00 	cp.b	r10,r8
80005f16:	fe 91 fe cf 	brne	80005cb4 <get_arg+0x28>
80005f1a:	30 08       	mov	r8,0
80005f1c:	17 8a       	ld.ub	r10,r11[0x0]
80005f1e:	40 42       	lddsp	r2,sp[0x10]
80005f20:	e2 05 00 21 	add	r1,r1,r5<<0x2
80005f24:	f0 0a 18 00 	cp.b	r10,r8
80005f28:	e4 09 17 10 	movne	r9,r2
80005f2c:	06 9e       	mov	lr,r3
80005f2e:	e6 05 00 38 	add	r8,r3,r5<<0x3
80005f32:	c2 a8       	rjmp	80005f86 <get_arg+0x2fa>
80005f34:	62 0a       	ld.w	r10,r1[0x0]
80005f36:	58 3a       	cp.w	r10,3
80005f38:	c1 e0       	breq	80005f74 <get_arg+0x2e8>
80005f3a:	e0 89 00 07 	brgt	80005f48 <get_arg+0x2bc>
80005f3e:	58 1a       	cp.w	r10,1
80005f40:	c1 a0       	breq	80005f74 <get_arg+0x2e8>
80005f42:	58 2a       	cp.w	r10,2
80005f44:	c1 81       	brne	80005f74 <get_arg+0x2e8>
80005f46:	c0 58       	rjmp	80005f50 <get_arg+0x2c4>
80005f48:	58 5a       	cp.w	r10,5
80005f4a:	c0 c0       	breq	80005f62 <get_arg+0x2d6>
80005f4c:	c0 b5       	brlt	80005f62 <get_arg+0x2d6>
80005f4e:	c1 38       	rjmp	80005f74 <get_arg+0x2e8>
80005f50:	6c 0a       	ld.w	r10,r6[0x0]
80005f52:	f4 cc ff f8 	sub	r12,r10,-8
80005f56:	8d 0c       	st.w	r6[0x0],r12
80005f58:	f4 e2 00 00 	ld.d	r2,r10[0]
80005f5c:	f0 e3 00 00 	st.d	r8[0],r2
80005f60:	c1 08       	rjmp	80005f80 <get_arg+0x2f4>
80005f62:	6c 0a       	ld.w	r10,r6[0x0]
80005f64:	f4 cc ff f8 	sub	r12,r10,-8
80005f68:	8d 0c       	st.w	r6[0x0],r12
80005f6a:	f4 e2 00 00 	ld.d	r2,r10[0]
80005f6e:	f0 e3 00 00 	st.d	r8[0],r2
80005f72:	c0 78       	rjmp	80005f80 <get_arg+0x2f4>
80005f74:	6c 0a       	ld.w	r10,r6[0x0]
80005f76:	f4 cc ff fc 	sub	r12,r10,-4
80005f7a:	8d 0c       	st.w	r6[0x0],r12
80005f7c:	74 0a       	ld.w	r10,r10[0x0]
80005f7e:	91 0a       	st.w	r8[0x0],r10
80005f80:	2f f5       	sub	r5,-1
80005f82:	2f 88       	sub	r8,-8
80005f84:	2f c1       	sub	r1,-4
80005f86:	12 35       	cp.w	r5,r9
80005f88:	fe 9a ff d6 	brle	80005f34 <get_arg+0x2a8>
80005f8c:	40 6c       	lddsp	r12,sp[0x18]
80005f8e:	40 52       	lddsp	r2,sp[0x14]
80005f90:	99 0b       	st.w	r12[0x0],r11
80005f92:	1c 93       	mov	r3,lr
80005f94:	40 4b       	lddsp	r11,sp[0x10]
80005f96:	85 05       	st.w	r2[0x0],r5
80005f98:	fc 0b 00 3c 	add	r12,lr,r11<<0x3
80005f9c:	2f 8d       	sub	sp,-32
80005f9e:	d8 32       	popm	r0-r7,pc

80005fa0 <__sprint_r>:
80005fa0:	d4 21       	pushm	r4-r7,lr
80005fa2:	14 97       	mov	r7,r10
80005fa4:	74 28       	ld.w	r8,r10[0x8]
80005fa6:	58 08       	cp.w	r8,0
80005fa8:	c0 41       	brne	80005fb0 <__sprint_r+0x10>
80005faa:	95 18       	st.w	r10[0x4],r8
80005fac:	10 9c       	mov	r12,r8
80005fae:	d8 22       	popm	r4-r7,pc
80005fb0:	e0 a0 18 c2 	rcall	80009134 <__sfvwrite_r>
80005fb4:	30 08       	mov	r8,0
80005fb6:	8f 18       	st.w	r7[0x4],r8
80005fb8:	8f 28       	st.w	r7[0x8],r8
80005fba:	d8 22       	popm	r4-r7,pc

80005fbc <_vfprintf_r>:
80005fbc:	d4 31       	pushm	r0-r7,lr
80005fbe:	fa cd 06 bc 	sub	sp,sp,1724
80005fc2:	51 09       	stdsp	sp[0x40],r9
80005fc4:	16 91       	mov	r1,r11
80005fc6:	14 97       	mov	r7,r10
80005fc8:	18 95       	mov	r5,r12
80005fca:	e0 a0 1a 27 	rcall	80009418 <_localeconv_r>
80005fce:	78 0c       	ld.w	r12,r12[0x0]
80005fd0:	50 cc       	stdsp	sp[0x30],r12
80005fd2:	58 05       	cp.w	r5,0
80005fd4:	c0 70       	breq	80005fe2 <_vfprintf_r+0x26>
80005fd6:	6a 68       	ld.w	r8,r5[0x18]
80005fd8:	58 08       	cp.w	r8,0
80005fda:	c0 41       	brne	80005fe2 <_vfprintf_r+0x26>
80005fdc:	0a 9c       	mov	r12,r5
80005fde:	e0 a0 17 4d 	rcall	80008e78 <__sinit>
80005fe2:	fe c8 a4 8e 	sub	r8,pc,-23410
80005fe6:	10 31       	cp.w	r1,r8
80005fe8:	c0 31       	brne	80005fee <_vfprintf_r+0x32>
80005fea:	6a 01       	ld.w	r1,r5[0x0]
80005fec:	c0 c8       	rjmp	80006004 <_vfprintf_r+0x48>
80005fee:	fe c8 a4 7a 	sub	r8,pc,-23430
80005ff2:	10 31       	cp.w	r1,r8
80005ff4:	c0 31       	brne	80005ffa <_vfprintf_r+0x3e>
80005ff6:	6a 11       	ld.w	r1,r5[0x4]
80005ff8:	c0 68       	rjmp	80006004 <_vfprintf_r+0x48>
80005ffa:	fe c8 a4 66 	sub	r8,pc,-23450
80005ffe:	10 31       	cp.w	r1,r8
80006000:	c0 21       	brne	80006004 <_vfprintf_r+0x48>
80006002:	6a 21       	ld.w	r1,r5[0x8]
80006004:	82 68       	ld.sh	r8,r1[0xc]
80006006:	ed b8 00 03 	bld	r8,0x3
8000600a:	c0 41       	brne	80006012 <_vfprintf_r+0x56>
8000600c:	62 48       	ld.w	r8,r1[0x10]
8000600e:	58 08       	cp.w	r8,0
80006010:	c0 71       	brne	8000601e <_vfprintf_r+0x62>
80006012:	02 9b       	mov	r11,r1
80006014:	0a 9c       	mov	r12,r5
80006016:	e0 a0 0f 61 	rcall	80007ed8 <__swsetup_r>
8000601a:	e0 81 0f 58 	brne	80007eca <_vfprintf_r+0x1f0e>
8000601e:	82 68       	ld.sh	r8,r1[0xc]
80006020:	10 99       	mov	r9,r8
80006022:	e2 19 00 1a 	andl	r9,0x1a,COH
80006026:	58 a9       	cp.w	r9,10
80006028:	c3 c1       	brne	800060a0 <_vfprintf_r+0xe4>
8000602a:	82 79       	ld.sh	r9,r1[0xe]
8000602c:	30 0a       	mov	r10,0
8000602e:	f4 09 19 00 	cp.h	r9,r10
80006032:	c3 75       	brlt	800060a0 <_vfprintf_r+0xe4>
80006034:	a1 d8       	cbr	r8,0x1
80006036:	fb 58 05 d0 	st.h	sp[1488],r8
8000603a:	62 88       	ld.w	r8,r1[0x20]
8000603c:	fb 48 05 e4 	st.w	sp[1508],r8
80006040:	62 a8       	ld.w	r8,r1[0x28]
80006042:	fb 48 05 ec 	st.w	sp[1516],r8
80006046:	fa c8 ff bc 	sub	r8,sp,-68
8000604a:	fb 48 05 d4 	st.w	sp[1492],r8
8000604e:	fb 48 05 c4 	st.w	sp[1476],r8
80006052:	e0 68 04 00 	mov	r8,1024
80006056:	fb 48 05 d8 	st.w	sp[1496],r8
8000605a:	fb 48 05 cc 	st.w	sp[1484],r8
8000605e:	30 08       	mov	r8,0
80006060:	fb 59 05 d2 	st.h	sp[1490],r9
80006064:	0e 9a       	mov	r10,r7
80006066:	41 09       	lddsp	r9,sp[0x40]
80006068:	fa c7 fa 3c 	sub	r7,sp,-1476
8000606c:	fb 48 05 dc 	st.w	sp[1500],r8
80006070:	0a 9c       	mov	r12,r5
80006072:	0e 9b       	mov	r11,r7
80006074:	ca 4f       	rcall	80005fbc <_vfprintf_r>
80006076:	50 bc       	stdsp	sp[0x2c],r12
80006078:	c0 95       	brlt	8000608a <_vfprintf_r+0xce>
8000607a:	0e 9b       	mov	r11,r7
8000607c:	0a 9c       	mov	r12,r5
8000607e:	e0 a0 16 27 	rcall	80008ccc <_fflush_r>
80006082:	40 be       	lddsp	lr,sp[0x2c]
80006084:	f9 be 01 ff 	movne	lr,-1
80006088:	50 be       	stdsp	sp[0x2c],lr
8000608a:	fb 08 05 d0 	ld.sh	r8,sp[1488]
8000608e:	ed b8 00 06 	bld	r8,0x6
80006092:	e0 81 0f 1e 	brne	80007ece <_vfprintf_r+0x1f12>
80006096:	82 68       	ld.sh	r8,r1[0xc]
80006098:	a7 a8       	sbr	r8,0x6
8000609a:	a2 68       	st.h	r1[0xc],r8
8000609c:	e0 8f 0f 19 	bral	80007ece <_vfprintf_r+0x1f12>
800060a0:	30 08       	mov	r8,0
800060a2:	fb 48 06 b4 	st.w	sp[1716],r8
800060a6:	fb 48 06 90 	st.w	sp[1680],r8
800060aa:	fb 48 06 8c 	st.w	sp[1676],r8
800060ae:	fb 48 06 b0 	st.w	sp[1712],r8
800060b2:	30 08       	mov	r8,0
800060b4:	30 09       	mov	r9,0
800060b6:	50 a7       	stdsp	sp[0x28],r7
800060b8:	50 78       	stdsp	sp[0x1c],r8
800060ba:	fa c3 f9 e0 	sub	r3,sp,-1568
800060be:	3f f8       	mov	r8,-1
800060c0:	50 59       	stdsp	sp[0x14],r9
800060c2:	fb 43 06 88 	st.w	sp[1672],r3
800060c6:	fb 48 05 44 	st.w	sp[1348],r8
800060ca:	50 69       	stdsp	sp[0x18],r9
800060cc:	50 d9       	stdsp	sp[0x34],r9
800060ce:	50 e9       	stdsp	sp[0x38],r9
800060d0:	50 b9       	stdsp	sp[0x2c],r9
800060d2:	12 97       	mov	r7,r9
800060d4:	0a 94       	mov	r4,r5
800060d6:	40 a2       	lddsp	r2,sp[0x28]
800060d8:	32 5a       	mov	r10,37
800060da:	30 08       	mov	r8,0
800060dc:	c0 28       	rjmp	800060e0 <_vfprintf_r+0x124>
800060de:	2f f2       	sub	r2,-1
800060e0:	05 89       	ld.ub	r9,r2[0x0]
800060e2:	f0 09 18 00 	cp.b	r9,r8
800060e6:	5f 1b       	srne	r11
800060e8:	f4 09 18 00 	cp.b	r9,r10
800060ec:	5f 19       	srne	r9
800060ee:	f3 eb 00 0b 	and	r11,r9,r11
800060f2:	f0 0b 18 00 	cp.b	r11,r8
800060f6:	cf 41       	brne	800060de <_vfprintf_r+0x122>
800060f8:	40 ab       	lddsp	r11,sp[0x28]
800060fa:	e4 0b 01 06 	sub	r6,r2,r11
800060fe:	c1 f0       	breq	8000613c <_vfprintf_r+0x180>
80006100:	fa f8 06 90 	ld.w	r8,sp[1680]
80006104:	0c 08       	add	r8,r6
80006106:	87 0b       	st.w	r3[0x0],r11
80006108:	fb 48 06 90 	st.w	sp[1680],r8
8000610c:	87 16       	st.w	r3[0x4],r6
8000610e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80006112:	2f f8       	sub	r8,-1
80006114:	fb 48 06 8c 	st.w	sp[1676],r8
80006118:	58 78       	cp.w	r8,7
8000611a:	e0 89 00 05 	brgt	80006124 <_vfprintf_r+0x168>
8000611e:	2f 83       	sub	r3,-8
80006120:	c0 b8       	rjmp	80006136 <_vfprintf_r+0x17a>
80006122:	d7 03       	nop
80006124:	fa ca f9 78 	sub	r10,sp,-1672
80006128:	02 9b       	mov	r11,r1
8000612a:	08 9c       	mov	r12,r4
8000612c:	c3 af       	rcall	80005fa0 <__sprint_r>
8000612e:	e0 81 0e ca 	brne	80007ec2 <_vfprintf_r+0x1f06>
80006132:	fa c3 f9 e0 	sub	r3,sp,-1568
80006136:	40 ba       	lddsp	r10,sp[0x2c]
80006138:	0c 0a       	add	r10,r6
8000613a:	50 ba       	stdsp	sp[0x2c],r10
8000613c:	05 89       	ld.ub	r9,r2[0x0]
8000613e:	30 08       	mov	r8,0
80006140:	f0 09 18 00 	cp.b	r9,r8
80006144:	e0 80 0e ae 	breq	80007ea0 <_vfprintf_r+0x1ee4>
80006148:	e4 c6 ff ff 	sub	r6,r2,-1
8000614c:	30 09       	mov	r9,0
8000614e:	50 a6       	stdsp	sp[0x28],r6
80006150:	fb 68 06 bb 	st.b	sp[1723],r8
80006154:	0e 96       	mov	r6,r7
80006156:	3f f8       	mov	r8,-1
80006158:	50 93       	stdsp	sp[0x24],r3
8000615a:	50 41       	stdsp	sp[0x10],r1
8000615c:	0e 93       	mov	r3,r7
8000615e:	04 91       	mov	r1,r2
80006160:	50 89       	stdsp	sp[0x20],r9
80006162:	50 28       	stdsp	sp[0x8],r8
80006164:	50 39       	stdsp	sp[0xc],r9
80006166:	12 95       	mov	r5,r9
80006168:	12 90       	mov	r0,r9
8000616a:	40 a7       	lddsp	r7,sp[0x28]
8000616c:	08 92       	mov	r2,r4
8000616e:	c0 78       	rjmp	8000617c <_vfprintf_r+0x1c0>
80006170:	3f fe       	mov	lr,-1
80006172:	08 97       	mov	r7,r4
80006174:	50 2e       	stdsp	sp[0x8],lr
80006176:	c0 38       	rjmp	8000617c <_vfprintf_r+0x1c0>
80006178:	30 0c       	mov	r12,0
8000617a:	50 3c       	stdsp	sp[0xc],r12
8000617c:	0f 38       	ld.ub	r8,r7++
8000617e:	c0 28       	rjmp	80006182 <_vfprintf_r+0x1c6>
80006180:	12 90       	mov	r0,r9
80006182:	f0 c9 00 20 	sub	r9,r8,32
80006186:	e0 49 00 58 	cp.w	r9,88
8000618a:	e0 8b 0a 3b 	brhi	80007600 <_vfprintf_r+0x1644>
8000618e:	fe cb aa e6 	sub	r11,pc,-21786
80006192:	f6 09 03 2f 	ld.w	pc,r11[r9<<0x2]
80006196:	50 a7       	stdsp	sp[0x28],r7
80006198:	50 80       	stdsp	sp[0x20],r0
8000619a:	0c 97       	mov	r7,r6
8000619c:	04 94       	mov	r4,r2
8000619e:	06 96       	mov	r6,r3
800061a0:	02 92       	mov	r2,r1
800061a2:	fe ca a8 be 	sub	r10,pc,-22338
800061a6:	40 93       	lddsp	r3,sp[0x24]
800061a8:	10 90       	mov	r0,r8
800061aa:	40 41       	lddsp	r1,sp[0x10]
800061ac:	50 da       	stdsp	sp[0x34],r10
800061ae:	e0 8f 08 9c 	bral	800072e6 <_vfprintf_r+0x132a>
800061b2:	30 08       	mov	r8,0
800061b4:	fb 39 06 bb 	ld.ub	r9,sp[1723]
800061b8:	f0 09 18 00 	cp.b	r9,r8
800061bc:	ce 01       	brne	8000617c <_vfprintf_r+0x1c0>
800061be:	32 08       	mov	r8,32
800061c0:	c6 e8       	rjmp	8000629c <_vfprintf_r+0x2e0>
800061c2:	a1 a5       	sbr	r5,0x0
800061c4:	cd cb       	rjmp	8000617c <_vfprintf_r+0x1c0>
800061c6:	0f 89       	ld.ub	r9,r7[0x0]
800061c8:	f2 c8 00 30 	sub	r8,r9,48
800061cc:	58 98       	cp.w	r8,9
800061ce:	e0 8b 00 1d 	brhi	80006208 <_vfprintf_r+0x24c>
800061d2:	ee c8 ff ff 	sub	r8,r7,-1
800061d6:	30 0b       	mov	r11,0
800061d8:	23 09       	sub	r9,48
800061da:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800061de:	f2 0b 00 1b 	add	r11,r9,r11<<0x1
800061e2:	11 39       	ld.ub	r9,r8++
800061e4:	f2 ca 00 30 	sub	r10,r9,48
800061e8:	58 9a       	cp.w	r10,9
800061ea:	fe 98 ff f7 	brls	800061d8 <_vfprintf_r+0x21c>
800061ee:	e0 49 00 24 	cp.w	r9,36
800061f2:	cc 31       	brne	80006178 <_vfprintf_r+0x1bc>
800061f4:	e0 4b 00 20 	cp.w	r11,32
800061f8:	e0 89 0e 64 	brgt	80007ec0 <_vfprintf_r+0x1f04>
800061fc:	20 1b       	sub	r11,1
800061fe:	fa f9 06 b4 	ld.w	r9,sp[1716]
80006202:	12 3b       	cp.w	r11,r9
80006204:	c0 95       	brlt	80006216 <_vfprintf_r+0x25a>
80006206:	c1 08       	rjmp	80006226 <_vfprintf_r+0x26a>
80006208:	fa f9 06 b4 	ld.w	r9,sp[1716]
8000620c:	ec ca ff ff 	sub	r10,r6,-1
80006210:	12 36       	cp.w	r6,r9
80006212:	c1 f5       	brlt	80006250 <_vfprintf_r+0x294>
80006214:	c2 68       	rjmp	80006260 <_vfprintf_r+0x2a4>
80006216:	fa c9 f9 44 	sub	r9,sp,-1724
8000621a:	10 97       	mov	r7,r8
8000621c:	f2 0b 00 3b 	add	r11,r9,r11<<0x3
80006220:	f6 f0 fd 88 	ld.w	r0,r11[-632]
80006224:	c3 58       	rjmp	8000628e <_vfprintf_r+0x2d2>
80006226:	10 97       	mov	r7,r8
80006228:	fa c8 f9 50 	sub	r8,sp,-1712
8000622c:	1a d8       	st.w	--sp,r8
8000622e:	fa c8 fa b8 	sub	r8,sp,-1352
80006232:	1a d8       	st.w	--sp,r8
80006234:	fa c8 fb b4 	sub	r8,sp,-1100
80006238:	02 9a       	mov	r10,r1
8000623a:	1a d8       	st.w	--sp,r8
8000623c:	04 9c       	mov	r12,r2
8000623e:	fa c8 f9 40 	sub	r8,sp,-1728
80006242:	fa c9 ff b4 	sub	r9,sp,-76
80006246:	fe b0 fd 23 	rcall	80005c8c <get_arg>
8000624a:	2f dd       	sub	sp,-12
8000624c:	78 00       	ld.w	r0,r12[0x0]
8000624e:	c2 08       	rjmp	8000628e <_vfprintf_r+0x2d2>
80006250:	fa ce f9 44 	sub	lr,sp,-1724
80006254:	14 96       	mov	r6,r10
80006256:	fc 03 00 38 	add	r8,lr,r3<<0x3
8000625a:	f0 f0 fd 88 	ld.w	r0,r8[-632]
8000625e:	c1 88       	rjmp	8000628e <_vfprintf_r+0x2d2>
80006260:	41 08       	lddsp	r8,sp[0x40]
80006262:	59 f9       	cp.w	r9,31
80006264:	e0 89 00 11 	brgt	80006286 <_vfprintf_r+0x2ca>
80006268:	f0 cb ff fc 	sub	r11,r8,-4
8000626c:	51 0b       	stdsp	sp[0x40],r11
8000626e:	70 00       	ld.w	r0,r8[0x0]
80006270:	fa cc f9 44 	sub	r12,sp,-1724
80006274:	f8 09 00 38 	add	r8,r12,r9<<0x3
80006278:	f1 40 fd 88 	st.w	r8[-632],r0
8000627c:	2f f9       	sub	r9,-1
8000627e:	14 96       	mov	r6,r10
80006280:	fb 49 06 b4 	st.w	sp[1716],r9
80006284:	c0 58       	rjmp	8000628e <_vfprintf_r+0x2d2>
80006286:	70 00       	ld.w	r0,r8[0x0]
80006288:	14 96       	mov	r6,r10
8000628a:	2f c8       	sub	r8,-4
8000628c:	51 08       	stdsp	sp[0x40],r8
8000628e:	58 00       	cp.w	r0,0
80006290:	fe 94 ff 76 	brge	8000617c <_vfprintf_r+0x1c0>
80006294:	5c 30       	neg	r0
80006296:	a3 a5       	sbr	r5,0x2
80006298:	c7 2b       	rjmp	8000617c <_vfprintf_r+0x1c0>
8000629a:	32 b8       	mov	r8,43
8000629c:	fb 68 06 bb 	st.b	sp[1723],r8
800062a0:	c6 eb       	rjmp	8000617c <_vfprintf_r+0x1c0>
800062a2:	0f 38       	ld.ub	r8,r7++
800062a4:	e0 48 00 2a 	cp.w	r8,42
800062a8:	c0 30       	breq	800062ae <_vfprintf_r+0x2f2>
800062aa:	30 09       	mov	r9,0
800062ac:	c7 98       	rjmp	8000639e <_vfprintf_r+0x3e2>
800062ae:	0f 88       	ld.ub	r8,r7[0x0]
800062b0:	f0 c9 00 30 	sub	r9,r8,48
800062b4:	58 99       	cp.w	r9,9
800062b6:	e0 8b 00 1f 	brhi	800062f4 <_vfprintf_r+0x338>
800062ba:	ee c4 ff ff 	sub	r4,r7,-1
800062be:	30 0b       	mov	r11,0
800062c0:	23 08       	sub	r8,48
800062c2:	f6 0b 00 2b 	add	r11,r11,r11<<0x2
800062c6:	f0 0b 00 1b 	add	r11,r8,r11<<0x1
800062ca:	09 38       	ld.ub	r8,r4++
800062cc:	f0 c9 00 30 	sub	r9,r8,48
800062d0:	58 99       	cp.w	r9,9
800062d2:	fe 98 ff f7 	brls	800062c0 <_vfprintf_r+0x304>
800062d6:	e0 48 00 24 	cp.w	r8,36
800062da:	fe 91 ff 4f 	brne	80006178 <_vfprintf_r+0x1bc>
800062de:	e0 4b 00 20 	cp.w	r11,32
800062e2:	e0 89 0d ef 	brgt	80007ec0 <_vfprintf_r+0x1f04>
800062e6:	20 1b       	sub	r11,1
800062e8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800062ec:	10 3b       	cp.w	r11,r8
800062ee:	c0 a5       	brlt	80006302 <_vfprintf_r+0x346>
800062f0:	c1 18       	rjmp	80006312 <_vfprintf_r+0x356>
800062f2:	d7 03       	nop
800062f4:	fa fa 06 b4 	ld.w	r10,sp[1716]
800062f8:	ec c9 ff ff 	sub	r9,r6,-1
800062fc:	14 36       	cp.w	r6,r10
800062fe:	c1 f5       	brlt	8000633c <_vfprintf_r+0x380>
80006300:	c2 88       	rjmp	80006350 <_vfprintf_r+0x394>
80006302:	fa ca f9 44 	sub	r10,sp,-1724
80006306:	f4 0b 00 3b 	add	r11,r10,r11<<0x3
8000630a:	f6 fb fd 88 	ld.w	r11,r11[-632]
8000630e:	50 2b       	stdsp	sp[0x8],r11
80006310:	c3 c8       	rjmp	80006388 <_vfprintf_r+0x3cc>
80006312:	fa c8 f9 50 	sub	r8,sp,-1712
80006316:	1a d8       	st.w	--sp,r8
80006318:	fa c8 fa b8 	sub	r8,sp,-1352
8000631c:	1a d8       	st.w	--sp,r8
8000631e:	fa c8 fb b4 	sub	r8,sp,-1100
80006322:	02 9a       	mov	r10,r1
80006324:	1a d8       	st.w	--sp,r8
80006326:	04 9c       	mov	r12,r2
80006328:	fa c8 f9 40 	sub	r8,sp,-1728
8000632c:	fa c9 ff b4 	sub	r9,sp,-76
80006330:	fe b0 fc ae 	rcall	80005c8c <get_arg>
80006334:	2f dd       	sub	sp,-12
80006336:	78 0c       	ld.w	r12,r12[0x0]
80006338:	50 2c       	stdsp	sp[0x8],r12
8000633a:	c2 78       	rjmp	80006388 <_vfprintf_r+0x3cc>
8000633c:	12 96       	mov	r6,r9
8000633e:	0e 94       	mov	r4,r7
80006340:	fa c9 f9 44 	sub	r9,sp,-1724
80006344:	f2 03 00 38 	add	r8,r9,r3<<0x3
80006348:	f0 f8 fd 88 	ld.w	r8,r8[-632]
8000634c:	50 28       	stdsp	sp[0x8],r8
8000634e:	c1 d8       	rjmp	80006388 <_vfprintf_r+0x3cc>
80006350:	41 08       	lddsp	r8,sp[0x40]
80006352:	59 fa       	cp.w	r10,31
80006354:	e0 89 00 14 	brgt	8000637c <_vfprintf_r+0x3c0>
80006358:	f0 cb ff fc 	sub	r11,r8,-4
8000635c:	70 08       	ld.w	r8,r8[0x0]
8000635e:	51 0b       	stdsp	sp[0x40],r11
80006360:	50 28       	stdsp	sp[0x8],r8
80006362:	fa c6 f9 44 	sub	r6,sp,-1724
80006366:	40 2e       	lddsp	lr,sp[0x8]
80006368:	ec 0a 00 38 	add	r8,r6,r10<<0x3
8000636c:	f1 4e fd 88 	st.w	r8[-632],lr
80006370:	2f fa       	sub	r10,-1
80006372:	0e 94       	mov	r4,r7
80006374:	fb 4a 06 b4 	st.w	sp[1716],r10
80006378:	12 96       	mov	r6,r9
8000637a:	c0 78       	rjmp	80006388 <_vfprintf_r+0x3cc>
8000637c:	70 0c       	ld.w	r12,r8[0x0]
8000637e:	0e 94       	mov	r4,r7
80006380:	2f c8       	sub	r8,-4
80006382:	50 2c       	stdsp	sp[0x8],r12
80006384:	12 96       	mov	r6,r9
80006386:	51 08       	stdsp	sp[0x40],r8
80006388:	40 2b       	lddsp	r11,sp[0x8]
8000638a:	58 0b       	cp.w	r11,0
8000638c:	fe 95 fe f2 	brlt	80006170 <_vfprintf_r+0x1b4>
80006390:	08 97       	mov	r7,r4
80006392:	cf 5a       	rjmp	8000617c <_vfprintf_r+0x1c0>
80006394:	f2 09 00 29 	add	r9,r9,r9<<0x2
80006398:	0f 38       	ld.ub	r8,r7++
8000639a:	f4 09 00 19 	add	r9,r10,r9<<0x1
8000639e:	f0 ca 00 30 	sub	r10,r8,48
800063a2:	58 9a       	cp.w	r10,9
800063a4:	fe 98 ff f8 	brls	80006394 <_vfprintf_r+0x3d8>
800063a8:	3f fa       	mov	r10,-1
800063aa:	f2 0a 0c 49 	max	r9,r9,r10
800063ae:	50 29       	stdsp	sp[0x8],r9
800063b0:	ce 9a       	rjmp	80006182 <_vfprintf_r+0x1c6>
800063b2:	a7 b5       	sbr	r5,0x7
800063b4:	ce 4a       	rjmp	8000617c <_vfprintf_r+0x1c0>
800063b6:	30 09       	mov	r9,0
800063b8:	23 08       	sub	r8,48
800063ba:	f2 09 00 29 	add	r9,r9,r9<<0x2
800063be:	f0 09 00 19 	add	r9,r8,r9<<0x1
800063c2:	0f 38       	ld.ub	r8,r7++
800063c4:	f0 ca 00 30 	sub	r10,r8,48
800063c8:	58 9a       	cp.w	r10,9
800063ca:	fe 98 ff f7 	brls	800063b8 <_vfprintf_r+0x3fc>
800063ce:	e0 48 00 24 	cp.w	r8,36
800063d2:	fe 91 fe d7 	brne	80006180 <_vfprintf_r+0x1c4>
800063d6:	e0 49 00 20 	cp.w	r9,32
800063da:	e0 89 0d 73 	brgt	80007ec0 <_vfprintf_r+0x1f04>
800063de:	f2 c3 00 01 	sub	r3,r9,1
800063e2:	30 19       	mov	r9,1
800063e4:	50 39       	stdsp	sp[0xc],r9
800063e6:	cc ba       	rjmp	8000617c <_vfprintf_r+0x1c0>
800063e8:	a3 b5       	sbr	r5,0x3
800063ea:	cc 9a       	rjmp	8000617c <_vfprintf_r+0x1c0>
800063ec:	a7 a5       	sbr	r5,0x6
800063ee:	cc 7a       	rjmp	8000617c <_vfprintf_r+0x1c0>
800063f0:	0a 99       	mov	r9,r5
800063f2:	0e 98       	mov	r8,r7
800063f4:	a5 a9       	sbr	r9,0x4
800063f6:	a5 b5       	sbr	r5,0x5
800063f8:	11 3a       	ld.ub	r10,r8++
800063fa:	36 ce       	mov	lr,108
800063fc:	fc 0a 18 00 	cp.b	r10,lr
80006400:	c0 31       	brne	80006406 <_vfprintf_r+0x44a>
80006402:	10 97       	mov	r7,r8
80006404:	cb ca       	rjmp	8000617c <_vfprintf_r+0x1c0>
80006406:	12 95       	mov	r5,r9
80006408:	cb aa       	rjmp	8000617c <_vfprintf_r+0x1c0>
8000640a:	a5 b5       	sbr	r5,0x5
8000640c:	cb 8a       	rjmp	8000617c <_vfprintf_r+0x1c0>
8000640e:	50 a7       	stdsp	sp[0x28],r7
80006410:	50 80       	stdsp	sp[0x20],r0
80006412:	0c 97       	mov	r7,r6
80006414:	10 90       	mov	r0,r8
80006416:	06 96       	mov	r6,r3
80006418:	04 94       	mov	r4,r2
8000641a:	40 93       	lddsp	r3,sp[0x24]
8000641c:	02 92       	mov	r2,r1
8000641e:	0e 99       	mov	r9,r7
80006420:	40 41       	lddsp	r1,sp[0x10]
80006422:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006426:	40 3c       	lddsp	r12,sp[0xc]
80006428:	58 0c       	cp.w	r12,0
8000642a:	c1 d0       	breq	80006464 <_vfprintf_r+0x4a8>
8000642c:	10 36       	cp.w	r6,r8
8000642e:	c0 64       	brge	8000643a <_vfprintf_r+0x47e>
80006430:	fa cb f9 44 	sub	r11,sp,-1724
80006434:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006438:	c1 d8       	rjmp	80006472 <_vfprintf_r+0x4b6>
8000643a:	fa c8 f9 50 	sub	r8,sp,-1712
8000643e:	1a d8       	st.w	--sp,r8
80006440:	fa c8 fa b8 	sub	r8,sp,-1352
80006444:	1a d8       	st.w	--sp,r8
80006446:	fa c8 fb b4 	sub	r8,sp,-1100
8000644a:	1a d8       	st.w	--sp,r8
8000644c:	fa c8 f9 40 	sub	r8,sp,-1728
80006450:	fa c9 ff b4 	sub	r9,sp,-76
80006454:	04 9a       	mov	r10,r2
80006456:	0c 9b       	mov	r11,r6
80006458:	08 9c       	mov	r12,r4
8000645a:	fe b0 fc 19 	rcall	80005c8c <get_arg>
8000645e:	2f dd       	sub	sp,-12
80006460:	19 b8       	ld.ub	r8,r12[0x3]
80006462:	c2 28       	rjmp	800064a6 <_vfprintf_r+0x4ea>
80006464:	2f f7       	sub	r7,-1
80006466:	10 39       	cp.w	r9,r8
80006468:	c0 84       	brge	80006478 <_vfprintf_r+0x4bc>
8000646a:	fa ca f9 44 	sub	r10,sp,-1724
8000646e:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006472:	ed 38 fd 8b 	ld.ub	r8,r6[-629]
80006476:	c1 88       	rjmp	800064a6 <_vfprintf_r+0x4ea>
80006478:	41 09       	lddsp	r9,sp[0x40]
8000647a:	59 f8       	cp.w	r8,31
8000647c:	e0 89 00 12 	brgt	800064a0 <_vfprintf_r+0x4e4>
80006480:	f2 ca ff fc 	sub	r10,r9,-4
80006484:	51 0a       	stdsp	sp[0x40],r10
80006486:	72 09       	ld.w	r9,r9[0x0]
80006488:	fa c6 f9 44 	sub	r6,sp,-1724
8000648c:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80006490:	2f f8       	sub	r8,-1
80006492:	f5 49 fd 88 	st.w	r10[-632],r9
80006496:	fb 48 06 b4 	st.w	sp[1716],r8
8000649a:	f1 d9 c0 08 	bfextu	r8,r9,0x0,0x8
8000649e:	c0 48       	rjmp	800064a6 <_vfprintf_r+0x4ea>
800064a0:	13 b8       	ld.ub	r8,r9[0x3]
800064a2:	2f c9       	sub	r9,-4
800064a4:	51 09       	stdsp	sp[0x40],r9
800064a6:	fb 68 06 60 	st.b	sp[1632],r8
800064aa:	30 0e       	mov	lr,0
800064ac:	30 08       	mov	r8,0
800064ae:	30 12       	mov	r2,1
800064b0:	fb 68 06 bb 	st.b	sp[1723],r8
800064b4:	50 2e       	stdsp	sp[0x8],lr
800064b6:	e0 8f 08 b7 	bral	80007624 <_vfprintf_r+0x1668>
800064ba:	50 a7       	stdsp	sp[0x28],r7
800064bc:	50 80       	stdsp	sp[0x20],r0
800064be:	0c 97       	mov	r7,r6
800064c0:	04 94       	mov	r4,r2
800064c2:	06 96       	mov	r6,r3
800064c4:	02 92       	mov	r2,r1
800064c6:	40 93       	lddsp	r3,sp[0x24]
800064c8:	10 90       	mov	r0,r8
800064ca:	40 41       	lddsp	r1,sp[0x10]
800064cc:	a5 a5       	sbr	r5,0x4
800064ce:	c0 a8       	rjmp	800064e2 <_vfprintf_r+0x526>
800064d0:	50 a7       	stdsp	sp[0x28],r7
800064d2:	50 80       	stdsp	sp[0x20],r0
800064d4:	0c 97       	mov	r7,r6
800064d6:	04 94       	mov	r4,r2
800064d8:	06 96       	mov	r6,r3
800064da:	02 92       	mov	r2,r1
800064dc:	40 93       	lddsp	r3,sp[0x24]
800064de:	10 90       	mov	r0,r8
800064e0:	40 41       	lddsp	r1,sp[0x10]
800064e2:	ed b5 00 05 	bld	r5,0x5
800064e6:	c5 11       	brne	80006588 <_vfprintf_r+0x5cc>
800064e8:	fa f8 06 b4 	ld.w	r8,sp[1716]
800064ec:	40 3c       	lddsp	r12,sp[0xc]
800064ee:	58 0c       	cp.w	r12,0
800064f0:	c1 e0       	breq	8000652c <_vfprintf_r+0x570>
800064f2:	10 36       	cp.w	r6,r8
800064f4:	c0 64       	brge	80006500 <_vfprintf_r+0x544>
800064f6:	fa cb f9 44 	sub	r11,sp,-1724
800064fa:	f6 06 00 36 	add	r6,r11,r6<<0x3
800064fe:	c2 08       	rjmp	8000653e <_vfprintf_r+0x582>
80006500:	fa c8 f9 50 	sub	r8,sp,-1712
80006504:	1a d8       	st.w	--sp,r8
80006506:	fa c8 fa b8 	sub	r8,sp,-1352
8000650a:	0c 9b       	mov	r11,r6
8000650c:	1a d8       	st.w	--sp,r8
8000650e:	fa c8 fb b4 	sub	r8,sp,-1100
80006512:	1a d8       	st.w	--sp,r8
80006514:	fa c9 ff b4 	sub	r9,sp,-76
80006518:	fa c8 f9 40 	sub	r8,sp,-1728
8000651c:	04 9a       	mov	r10,r2
8000651e:	08 9c       	mov	r12,r4
80006520:	fe b0 fb b6 	rcall	80005c8c <get_arg>
80006524:	2f dd       	sub	sp,-12
80006526:	78 1b       	ld.w	r11,r12[0x4]
80006528:	78 09       	ld.w	r9,r12[0x0]
8000652a:	c2 b8       	rjmp	80006580 <_vfprintf_r+0x5c4>
8000652c:	ee ca ff ff 	sub	r10,r7,-1
80006530:	10 37       	cp.w	r7,r8
80006532:	c0 b4       	brge	80006548 <_vfprintf_r+0x58c>
80006534:	fa c9 f9 44 	sub	r9,sp,-1724
80006538:	14 97       	mov	r7,r10
8000653a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000653e:	ec fb fd 8c 	ld.w	r11,r6[-628]
80006542:	ec f9 fd 88 	ld.w	r9,r6[-632]
80006546:	c1 d8       	rjmp	80006580 <_vfprintf_r+0x5c4>
80006548:	41 09       	lddsp	r9,sp[0x40]
8000654a:	59 f8       	cp.w	r8,31
8000654c:	e0 89 00 14 	brgt	80006574 <_vfprintf_r+0x5b8>
80006550:	f2 cb ff f8 	sub	r11,r9,-8
80006554:	51 0b       	stdsp	sp[0x40],r11
80006556:	fa c6 f9 44 	sub	r6,sp,-1724
8000655a:	72 1b       	ld.w	r11,r9[0x4]
8000655c:	ec 08 00 3c 	add	r12,r6,r8<<0x3
80006560:	72 09       	ld.w	r9,r9[0x0]
80006562:	f9 4b fd 8c 	st.w	r12[-628],r11
80006566:	f9 49 fd 88 	st.w	r12[-632],r9
8000656a:	2f f8       	sub	r8,-1
8000656c:	14 97       	mov	r7,r10
8000656e:	fb 48 06 b4 	st.w	sp[1716],r8
80006572:	c0 78       	rjmp	80006580 <_vfprintf_r+0x5c4>
80006574:	f2 c8 ff f8 	sub	r8,r9,-8
80006578:	72 1b       	ld.w	r11,r9[0x4]
8000657a:	14 97       	mov	r7,r10
8000657c:	51 08       	stdsp	sp[0x40],r8
8000657e:	72 09       	ld.w	r9,r9[0x0]
80006580:	16 98       	mov	r8,r11
80006582:	fa e9 00 00 	st.d	sp[0],r8
80006586:	ca e8       	rjmp	800066e2 <_vfprintf_r+0x726>
80006588:	ed b5 00 04 	bld	r5,0x4
8000658c:	c1 71       	brne	800065ba <_vfprintf_r+0x5fe>
8000658e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006592:	40 3e       	lddsp	lr,sp[0xc]
80006594:	58 0e       	cp.w	lr,0
80006596:	c0 80       	breq	800065a6 <_vfprintf_r+0x5ea>
80006598:	10 36       	cp.w	r6,r8
8000659a:	c6 94       	brge	8000666c <_vfprintf_r+0x6b0>
8000659c:	fa cc f9 44 	sub	r12,sp,-1724
800065a0:	f8 06 00 36 	add	r6,r12,r6<<0x3
800065a4:	c8 28       	rjmp	800066a8 <_vfprintf_r+0x6ec>
800065a6:	ee ca ff ff 	sub	r10,r7,-1
800065aa:	10 37       	cp.w	r7,r8
800065ac:	e0 84 00 81 	brge	800066ae <_vfprintf_r+0x6f2>
800065b0:	fa cb f9 44 	sub	r11,sp,-1724
800065b4:	f6 06 00 36 	add	r6,r11,r6<<0x3
800065b8:	c7 78       	rjmp	800066a6 <_vfprintf_r+0x6ea>
800065ba:	ed b5 00 06 	bld	r5,0x6
800065be:	c4 b1       	brne	80006654 <_vfprintf_r+0x698>
800065c0:	fa f8 06 b4 	ld.w	r8,sp[1716]
800065c4:	40 3c       	lddsp	r12,sp[0xc]
800065c6:	58 0c       	cp.w	r12,0
800065c8:	c1 d0       	breq	80006602 <_vfprintf_r+0x646>
800065ca:	10 36       	cp.w	r6,r8
800065cc:	c0 64       	brge	800065d8 <_vfprintf_r+0x61c>
800065ce:	fa cb f9 44 	sub	r11,sp,-1724
800065d2:	f6 06 00 36 	add	r6,r11,r6<<0x3
800065d6:	c1 f8       	rjmp	80006614 <_vfprintf_r+0x658>
800065d8:	fa c8 f9 50 	sub	r8,sp,-1712
800065dc:	1a d8       	st.w	--sp,r8
800065de:	fa c8 fa b8 	sub	r8,sp,-1352
800065e2:	1a d8       	st.w	--sp,r8
800065e4:	fa c8 fb b4 	sub	r8,sp,-1100
800065e8:	1a d8       	st.w	--sp,r8
800065ea:	fa c8 f9 40 	sub	r8,sp,-1728
800065ee:	fa c9 ff b4 	sub	r9,sp,-76
800065f2:	04 9a       	mov	r10,r2
800065f4:	0c 9b       	mov	r11,r6
800065f6:	08 9c       	mov	r12,r4
800065f8:	fe b0 fb 4a 	rcall	80005c8c <get_arg>
800065fc:	2f dd       	sub	sp,-12
800065fe:	98 18       	ld.sh	r8,r12[0x2]
80006600:	c2 68       	rjmp	8000664c <_vfprintf_r+0x690>
80006602:	ee ca ff ff 	sub	r10,r7,-1
80006606:	10 37       	cp.w	r7,r8
80006608:	c0 94       	brge	8000661a <_vfprintf_r+0x65e>
8000660a:	fa c9 f9 44 	sub	r9,sp,-1724
8000660e:	14 97       	mov	r7,r10
80006610:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006614:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80006618:	c1 a8       	rjmp	8000664c <_vfprintf_r+0x690>
8000661a:	41 09       	lddsp	r9,sp[0x40]
8000661c:	59 f8       	cp.w	r8,31
8000661e:	e0 89 00 13 	brgt	80006644 <_vfprintf_r+0x688>
80006622:	f2 cb ff fc 	sub	r11,r9,-4
80006626:	51 0b       	stdsp	sp[0x40],r11
80006628:	72 09       	ld.w	r9,r9[0x0]
8000662a:	fa c6 f9 44 	sub	r6,sp,-1724
8000662e:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006632:	2f f8       	sub	r8,-1
80006634:	f7 49 fd 88 	st.w	r11[-632],r9
80006638:	fb 48 06 b4 	st.w	sp[1716],r8
8000663c:	14 97       	mov	r7,r10
8000663e:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006642:	c0 58       	rjmp	8000664c <_vfprintf_r+0x690>
80006644:	92 18       	ld.sh	r8,r9[0x2]
80006646:	14 97       	mov	r7,r10
80006648:	2f c9       	sub	r9,-4
8000664a:	51 09       	stdsp	sp[0x40],r9
8000664c:	50 18       	stdsp	sp[0x4],r8
8000664e:	bf 58       	asr	r8,0x1f
80006650:	50 08       	stdsp	sp[0x0],r8
80006652:	c4 88       	rjmp	800066e2 <_vfprintf_r+0x726>
80006654:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006658:	40 3c       	lddsp	r12,sp[0xc]
8000665a:	58 0c       	cp.w	r12,0
8000665c:	c1 d0       	breq	80006696 <_vfprintf_r+0x6da>
8000665e:	10 36       	cp.w	r6,r8
80006660:	c0 64       	brge	8000666c <_vfprintf_r+0x6b0>
80006662:	fa cb f9 44 	sub	r11,sp,-1724
80006666:	f6 06 00 36 	add	r6,r11,r6<<0x3
8000666a:	c1 f8       	rjmp	800066a8 <_vfprintf_r+0x6ec>
8000666c:	fa c8 f9 50 	sub	r8,sp,-1712
80006670:	1a d8       	st.w	--sp,r8
80006672:	fa c8 fa b8 	sub	r8,sp,-1352
80006676:	0c 9b       	mov	r11,r6
80006678:	1a d8       	st.w	--sp,r8
8000667a:	fa c8 fb b4 	sub	r8,sp,-1100
8000667e:	04 9a       	mov	r10,r2
80006680:	1a d8       	st.w	--sp,r8
80006682:	08 9c       	mov	r12,r4
80006684:	fa c8 f9 40 	sub	r8,sp,-1728
80006688:	fa c9 ff b4 	sub	r9,sp,-76
8000668c:	fe b0 fb 00 	rcall	80005c8c <get_arg>
80006690:	2f dd       	sub	sp,-12
80006692:	78 0b       	ld.w	r11,r12[0x0]
80006694:	c2 48       	rjmp	800066dc <_vfprintf_r+0x720>
80006696:	ee ca ff ff 	sub	r10,r7,-1
8000669a:	10 37       	cp.w	r7,r8
8000669c:	c0 94       	brge	800066ae <_vfprintf_r+0x6f2>
8000669e:	fa c9 f9 44 	sub	r9,sp,-1724
800066a2:	f2 06 00 36 	add	r6,r9,r6<<0x3
800066a6:	14 97       	mov	r7,r10
800066a8:	ec fb fd 88 	ld.w	r11,r6[-632]
800066ac:	c1 88       	rjmp	800066dc <_vfprintf_r+0x720>
800066ae:	41 09       	lddsp	r9,sp[0x40]
800066b0:	59 f8       	cp.w	r8,31
800066b2:	e0 89 00 11 	brgt	800066d4 <_vfprintf_r+0x718>
800066b6:	f2 cb ff fc 	sub	r11,r9,-4
800066ba:	51 0b       	stdsp	sp[0x40],r11
800066bc:	fa c6 f9 44 	sub	r6,sp,-1724
800066c0:	72 0b       	ld.w	r11,r9[0x0]
800066c2:	ec 08 00 39 	add	r9,r6,r8<<0x3
800066c6:	f3 4b fd 88 	st.w	r9[-632],r11
800066ca:	2f f8       	sub	r8,-1
800066cc:	14 97       	mov	r7,r10
800066ce:	fb 48 06 b4 	st.w	sp[1716],r8
800066d2:	c0 58       	rjmp	800066dc <_vfprintf_r+0x720>
800066d4:	72 0b       	ld.w	r11,r9[0x0]
800066d6:	14 97       	mov	r7,r10
800066d8:	2f c9       	sub	r9,-4
800066da:	51 09       	stdsp	sp[0x40],r9
800066dc:	50 1b       	stdsp	sp[0x4],r11
800066de:	bf 5b       	asr	r11,0x1f
800066e0:	50 0b       	stdsp	sp[0x0],r11
800066e2:	fa ea 00 00 	ld.d	r10,sp[0]
800066e6:	58 0a       	cp.w	r10,0
800066e8:	5c 2b       	cpc	r11
800066ea:	c0 e4       	brge	80006706 <_vfprintf_r+0x74a>
800066ec:	30 08       	mov	r8,0
800066ee:	fa ea 00 00 	ld.d	r10,sp[0]
800066f2:	30 09       	mov	r9,0
800066f4:	f0 0a 01 0a 	sub	r10,r8,r10
800066f8:	f2 0b 01 4b 	sbc	r11,r9,r11
800066fc:	32 d8       	mov	r8,45
800066fe:	fa eb 00 00 	st.d	sp[0],r10
80006702:	fb 68 06 bb 	st.b	sp[1723],r8
80006706:	30 18       	mov	r8,1
80006708:	e0 8f 07 04 	bral	80007510 <_vfprintf_r+0x1554>
8000670c:	50 a7       	stdsp	sp[0x28],r7
8000670e:	50 80       	stdsp	sp[0x20],r0
80006710:	0c 97       	mov	r7,r6
80006712:	04 94       	mov	r4,r2
80006714:	06 96       	mov	r6,r3
80006716:	02 92       	mov	r2,r1
80006718:	40 93       	lddsp	r3,sp[0x24]
8000671a:	10 90       	mov	r0,r8
8000671c:	40 41       	lddsp	r1,sp[0x10]
8000671e:	0e 99       	mov	r9,r7
80006720:	ed b5 00 03 	bld	r5,0x3
80006724:	c4 11       	brne	800067a6 <_vfprintf_r+0x7ea>
80006726:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000672a:	40 3a       	lddsp	r10,sp[0xc]
8000672c:	58 0a       	cp.w	r10,0
8000672e:	c1 90       	breq	80006760 <_vfprintf_r+0x7a4>
80006730:	10 36       	cp.w	r6,r8
80006732:	c6 45       	brlt	800067fa <_vfprintf_r+0x83e>
80006734:	fa c8 f9 50 	sub	r8,sp,-1712
80006738:	1a d8       	st.w	--sp,r8
8000673a:	fa c8 fa b8 	sub	r8,sp,-1352
8000673e:	1a d8       	st.w	--sp,r8
80006740:	fa c8 fb b4 	sub	r8,sp,-1100
80006744:	0c 9b       	mov	r11,r6
80006746:	1a d8       	st.w	--sp,r8
80006748:	04 9a       	mov	r10,r2
8000674a:	fa c8 f9 40 	sub	r8,sp,-1728
8000674e:	fa c9 ff b4 	sub	r9,sp,-76
80006752:	08 9c       	mov	r12,r4
80006754:	fe b0 fa 9c 	rcall	80005c8c <get_arg>
80006758:	2f dd       	sub	sp,-12
8000675a:	78 16       	ld.w	r6,r12[0x4]
8000675c:	50 76       	stdsp	sp[0x1c],r6
8000675e:	c4 88       	rjmp	800067ee <_vfprintf_r+0x832>
80006760:	2f f7       	sub	r7,-1
80006762:	10 39       	cp.w	r9,r8
80006764:	c0 c4       	brge	8000677c <_vfprintf_r+0x7c0>
80006766:	fa ce f9 44 	sub	lr,sp,-1724
8000676a:	fc 06 00 36 	add	r6,lr,r6<<0x3
8000676e:	ec fc fd 8c 	ld.w	r12,r6[-628]
80006772:	50 7c       	stdsp	sp[0x1c],r12
80006774:	ec f6 fd 88 	ld.w	r6,r6[-632]
80006778:	50 56       	stdsp	sp[0x14],r6
8000677a:	c6 68       	rjmp	80006846 <_vfprintf_r+0x88a>
8000677c:	41 09       	lddsp	r9,sp[0x40]
8000677e:	59 f8       	cp.w	r8,31
80006780:	e0 89 00 10 	brgt	800067a0 <_vfprintf_r+0x7e4>
80006784:	f2 ca ff f8 	sub	r10,r9,-8
80006788:	72 1b       	ld.w	r11,r9[0x4]
8000678a:	51 0a       	stdsp	sp[0x40],r10
8000678c:	72 09       	ld.w	r9,r9[0x0]
8000678e:	fa ca f9 44 	sub	r10,sp,-1724
80006792:	50 7b       	stdsp	sp[0x1c],r11
80006794:	50 59       	stdsp	sp[0x14],r9
80006796:	f4 08 00 39 	add	r9,r10,r8<<0x3
8000679a:	40 5b       	lddsp	r11,sp[0x14]
8000679c:	40 7a       	lddsp	r10,sp[0x1c]
8000679e:	c4 78       	rjmp	8000682c <_vfprintf_r+0x870>
800067a0:	72 18       	ld.w	r8,r9[0x4]
800067a2:	50 78       	stdsp	sp[0x1c],r8
800067a4:	c4 c8       	rjmp	8000683c <_vfprintf_r+0x880>
800067a6:	fa f8 06 b4 	ld.w	r8,sp[1716]
800067aa:	40 3e       	lddsp	lr,sp[0xc]
800067ac:	58 0e       	cp.w	lr,0
800067ae:	c2 30       	breq	800067f4 <_vfprintf_r+0x838>
800067b0:	10 36       	cp.w	r6,r8
800067b2:	c0 94       	brge	800067c4 <_vfprintf_r+0x808>
800067b4:	fa cc f9 44 	sub	r12,sp,-1724
800067b8:	f8 06 00 36 	add	r6,r12,r6<<0x3
800067bc:	ec fb fd 8c 	ld.w	r11,r6[-628]
800067c0:	50 7b       	stdsp	sp[0x1c],r11
800067c2:	cd 9b       	rjmp	80006774 <_vfprintf_r+0x7b8>
800067c4:	fa c8 f9 50 	sub	r8,sp,-1712
800067c8:	1a d8       	st.w	--sp,r8
800067ca:	fa c8 fa b8 	sub	r8,sp,-1352
800067ce:	04 9a       	mov	r10,r2
800067d0:	1a d8       	st.w	--sp,r8
800067d2:	fa c8 fb b4 	sub	r8,sp,-1100
800067d6:	0c 9b       	mov	r11,r6
800067d8:	1a d8       	st.w	--sp,r8
800067da:	08 9c       	mov	r12,r4
800067dc:	fa c8 f9 40 	sub	r8,sp,-1728
800067e0:	fa c9 ff b4 	sub	r9,sp,-76
800067e4:	fe b0 fa 54 	rcall	80005c8c <get_arg>
800067e8:	2f dd       	sub	sp,-12
800067ea:	78 1a       	ld.w	r10,r12[0x4]
800067ec:	50 7a       	stdsp	sp[0x1c],r10
800067ee:	78 0c       	ld.w	r12,r12[0x0]
800067f0:	50 5c       	stdsp	sp[0x14],r12
800067f2:	c2 a8       	rjmp	80006846 <_vfprintf_r+0x88a>
800067f4:	2f f7       	sub	r7,-1
800067f6:	10 39       	cp.w	r9,r8
800067f8:	c0 94       	brge	8000680a <_vfprintf_r+0x84e>
800067fa:	fa c9 f9 44 	sub	r9,sp,-1724
800067fe:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006802:	ec f8 fd 8c 	ld.w	r8,r6[-628]
80006806:	50 78       	stdsp	sp[0x1c],r8
80006808:	cb 6b       	rjmp	80006774 <_vfprintf_r+0x7b8>
8000680a:	41 09       	lddsp	r9,sp[0x40]
8000680c:	59 f8       	cp.w	r8,31
8000680e:	e0 89 00 15 	brgt	80006838 <_vfprintf_r+0x87c>
80006812:	f2 ca ff f8 	sub	r10,r9,-8
80006816:	72 16       	ld.w	r6,r9[0x4]
80006818:	72 09       	ld.w	r9,r9[0x0]
8000681a:	51 0a       	stdsp	sp[0x40],r10
8000681c:	50 59       	stdsp	sp[0x14],r9
8000681e:	fa ce f9 44 	sub	lr,sp,-1724
80006822:	50 76       	stdsp	sp[0x1c],r6
80006824:	fc 08 00 39 	add	r9,lr,r8<<0x3
80006828:	40 5b       	lddsp	r11,sp[0x14]
8000682a:	0c 9a       	mov	r10,r6
8000682c:	f2 eb fd 88 	st.d	r9[-632],r10
80006830:	2f f8       	sub	r8,-1
80006832:	fb 48 06 b4 	st.w	sp[1716],r8
80006836:	c0 88       	rjmp	80006846 <_vfprintf_r+0x88a>
80006838:	72 1c       	ld.w	r12,r9[0x4]
8000683a:	50 7c       	stdsp	sp[0x1c],r12
8000683c:	f2 c8 ff f8 	sub	r8,r9,-8
80006840:	51 08       	stdsp	sp[0x40],r8
80006842:	72 09       	ld.w	r9,r9[0x0]
80006844:	50 59       	stdsp	sp[0x14],r9
80006846:	40 5b       	lddsp	r11,sp[0x14]
80006848:	40 7a       	lddsp	r10,sp[0x1c]
8000684a:	e0 a0 1c e9 	rcall	8000a21c <__isinfd>
8000684e:	18 96       	mov	r6,r12
80006850:	c1 70       	breq	8000687e <_vfprintf_r+0x8c2>
80006852:	30 08       	mov	r8,0
80006854:	30 09       	mov	r9,0
80006856:	40 5b       	lddsp	r11,sp[0x14]
80006858:	40 7a       	lddsp	r10,sp[0x1c]
8000685a:	e0 a0 21 dc 	rcall	8000ac12 <__avr32_f64_cmp_lt>
8000685e:	c0 40       	breq	80006866 <_vfprintf_r+0x8aa>
80006860:	32 d8       	mov	r8,45
80006862:	fb 68 06 bb 	st.b	sp[1723],r8
80006866:	fe c8 af 6e 	sub	r8,pc,-20626
8000686a:	fe c6 af 6e 	sub	r6,pc,-20626
8000686e:	a7 d5       	cbr	r5,0x7
80006870:	e0 40 00 47 	cp.w	r0,71
80006874:	f0 06 17 a0 	movle	r6,r8
80006878:	30 32       	mov	r2,3
8000687a:	e0 8f 06 d8 	bral	8000762a <_vfprintf_r+0x166e>
8000687e:	40 5b       	lddsp	r11,sp[0x14]
80006880:	40 7a       	lddsp	r10,sp[0x1c]
80006882:	e0 a0 1c e3 	rcall	8000a248 <__isnand>
80006886:	c0 e0       	breq	800068a2 <_vfprintf_r+0x8e6>
80006888:	50 26       	stdsp	sp[0x8],r6
8000688a:	fe c8 af 8a 	sub	r8,pc,-20598
8000688e:	fe c6 af 8a 	sub	r6,pc,-20598
80006892:	a7 d5       	cbr	r5,0x7
80006894:	e0 40 00 47 	cp.w	r0,71
80006898:	f0 06 17 a0 	movle	r6,r8
8000689c:	30 32       	mov	r2,3
8000689e:	e0 8f 06 cc 	bral	80007636 <_vfprintf_r+0x167a>
800068a2:	40 2a       	lddsp	r10,sp[0x8]
800068a4:	5b fa       	cp.w	r10,-1
800068a6:	c0 41       	brne	800068ae <_vfprintf_r+0x8f2>
800068a8:	30 69       	mov	r9,6
800068aa:	50 29       	stdsp	sp[0x8],r9
800068ac:	c1 18       	rjmp	800068ce <_vfprintf_r+0x912>
800068ae:	e0 40 00 47 	cp.w	r0,71
800068b2:	5f 09       	sreq	r9
800068b4:	e0 40 00 67 	cp.w	r0,103
800068b8:	5f 08       	sreq	r8
800068ba:	f3 e8 10 08 	or	r8,r9,r8
800068be:	f8 08 18 00 	cp.b	r8,r12
800068c2:	c0 60       	breq	800068ce <_vfprintf_r+0x912>
800068c4:	40 28       	lddsp	r8,sp[0x8]
800068c6:	58 08       	cp.w	r8,0
800068c8:	f9 b8 00 01 	moveq	r8,1
800068cc:	50 28       	stdsp	sp[0x8],r8
800068ce:	40 78       	lddsp	r8,sp[0x1c]
800068d0:	40 59       	lddsp	r9,sp[0x14]
800068d2:	fa e9 06 94 	st.d	sp[1684],r8
800068d6:	a9 a5       	sbr	r5,0x8
800068d8:	fa f8 06 94 	ld.w	r8,sp[1684]
800068dc:	58 08       	cp.w	r8,0
800068de:	c0 65       	brlt	800068ea <_vfprintf_r+0x92e>
800068e0:	40 5e       	lddsp	lr,sp[0x14]
800068e2:	30 0c       	mov	r12,0
800068e4:	50 6e       	stdsp	sp[0x18],lr
800068e6:	50 9c       	stdsp	sp[0x24],r12
800068e8:	c0 78       	rjmp	800068f6 <_vfprintf_r+0x93a>
800068ea:	40 5b       	lddsp	r11,sp[0x14]
800068ec:	32 da       	mov	r10,45
800068ee:	ee 1b 80 00 	eorh	r11,0x8000
800068f2:	50 9a       	stdsp	sp[0x24],r10
800068f4:	50 6b       	stdsp	sp[0x18],r11
800068f6:	e0 40 00 46 	cp.w	r0,70
800068fa:	5f 09       	sreq	r9
800068fc:	e0 40 00 66 	cp.w	r0,102
80006900:	5f 08       	sreq	r8
80006902:	f3 e8 10 08 	or	r8,r9,r8
80006906:	50 48       	stdsp	sp[0x10],r8
80006908:	c0 40       	breq	80006910 <_vfprintf_r+0x954>
8000690a:	40 22       	lddsp	r2,sp[0x8]
8000690c:	30 39       	mov	r9,3
8000690e:	c1 58       	rjmp	80006938 <_vfprintf_r+0x97c>
80006910:	e0 40 00 45 	cp.w	r0,69
80006914:	5f 09       	sreq	r9
80006916:	e0 40 00 65 	cp.w	r0,101
8000691a:	5f 08       	sreq	r8
8000691c:	40 2b       	lddsp	r11,sp[0x8]
8000691e:	10 49       	or	r9,r8
80006920:	2f fb       	sub	r11,-1
80006922:	40 22       	lddsp	r2,sp[0x8]
80006924:	30 2a       	mov	r10,2
80006926:	40 46       	lddsp	r6,sp[0x10]
80006928:	ec 09 18 00 	cp.b	r9,r6
8000692c:	c0 41       	brne	80006934 <_vfprintf_r+0x978>
8000692e:	14 99       	mov	r9,r10
80006930:	c0 48       	rjmp	80006938 <_vfprintf_r+0x97c>
80006932:	d7 03       	nop
80006934:	16 92       	mov	r2,r11
80006936:	14 99       	mov	r9,r10
80006938:	fa c8 f9 5c 	sub	r8,sp,-1700
8000693c:	1a d8       	st.w	--sp,r8
8000693e:	fa c8 f9 54 	sub	r8,sp,-1708
80006942:	1a d8       	st.w	--sp,r8
80006944:	fa c8 f9 4c 	sub	r8,sp,-1716
80006948:	08 9c       	mov	r12,r4
8000694a:	1a d8       	st.w	--sp,r8
8000694c:	04 98       	mov	r8,r2
8000694e:	40 9b       	lddsp	r11,sp[0x24]
80006950:	40 aa       	lddsp	r10,sp[0x28]
80006952:	e0 a0 0b c1 	rcall	800080d4 <_dtoa_r>
80006956:	e0 40 00 47 	cp.w	r0,71
8000695a:	5f 19       	srne	r9
8000695c:	e0 40 00 67 	cp.w	r0,103
80006960:	5f 18       	srne	r8
80006962:	18 96       	mov	r6,r12
80006964:	2f dd       	sub	sp,-12
80006966:	f3 e8 00 08 	and	r8,r9,r8
8000696a:	c0 41       	brne	80006972 <_vfprintf_r+0x9b6>
8000696c:	ed b5 00 00 	bld	r5,0x0
80006970:	c3 11       	brne	800069d2 <_vfprintf_r+0xa16>
80006972:	ec 02 00 0e 	add	lr,r6,r2
80006976:	50 3e       	stdsp	sp[0xc],lr
80006978:	40 4c       	lddsp	r12,sp[0x10]
8000697a:	58 0c       	cp.w	r12,0
8000697c:	c1 60       	breq	800069a8 <_vfprintf_r+0x9ec>
8000697e:	0d 89       	ld.ub	r9,r6[0x0]
80006980:	33 08       	mov	r8,48
80006982:	f0 09 18 00 	cp.b	r9,r8
80006986:	c0 c1       	brne	8000699e <_vfprintf_r+0x9e2>
80006988:	30 08       	mov	r8,0
8000698a:	30 09       	mov	r9,0
8000698c:	40 6b       	lddsp	r11,sp[0x18]
8000698e:	40 7a       	lddsp	r10,sp[0x1c]
80006990:	e0 a0 20 f8 	rcall	8000ab80 <__avr32_f64_cmp_eq>
80006994:	c0 51       	brne	8000699e <_vfprintf_r+0x9e2>
80006996:	e4 02 11 01 	rsub	r2,r2,1
8000699a:	fb 42 06 ac 	st.w	sp[1708],r2
8000699e:	40 3b       	lddsp	r11,sp[0xc]
800069a0:	fa f8 06 ac 	ld.w	r8,sp[1708]
800069a4:	10 0b       	add	r11,r8
800069a6:	50 3b       	stdsp	sp[0xc],r11
800069a8:	40 6b       	lddsp	r11,sp[0x18]
800069aa:	30 08       	mov	r8,0
800069ac:	30 09       	mov	r9,0
800069ae:	40 7a       	lddsp	r10,sp[0x1c]
800069b0:	e0 a0 20 e8 	rcall	8000ab80 <__avr32_f64_cmp_eq>
800069b4:	c0 90       	breq	800069c6 <_vfprintf_r+0xa0a>
800069b6:	40 3a       	lddsp	r10,sp[0xc]
800069b8:	fb 4a 06 a4 	st.w	sp[1700],r10
800069bc:	c0 58       	rjmp	800069c6 <_vfprintf_r+0xa0a>
800069be:	10 c9       	st.b	r8++,r9
800069c0:	fb 48 06 a4 	st.w	sp[1700],r8
800069c4:	c0 28       	rjmp	800069c8 <_vfprintf_r+0xa0c>
800069c6:	33 09       	mov	r9,48
800069c8:	fa f8 06 a4 	ld.w	r8,sp[1700]
800069cc:	40 3e       	lddsp	lr,sp[0xc]
800069ce:	1c 38       	cp.w	r8,lr
800069d0:	cf 73       	brcs	800069be <_vfprintf_r+0xa02>
800069d2:	e0 40 00 47 	cp.w	r0,71
800069d6:	5f 09       	sreq	r9
800069d8:	e0 40 00 67 	cp.w	r0,103
800069dc:	5f 08       	sreq	r8
800069de:	f3 e8 10 08 	or	r8,r9,r8
800069e2:	fa f9 06 a4 	ld.w	r9,sp[1700]
800069e6:	0c 19       	sub	r9,r6
800069e8:	50 69       	stdsp	sp[0x18],r9
800069ea:	58 08       	cp.w	r8,0
800069ec:	c0 b0       	breq	80006a02 <_vfprintf_r+0xa46>
800069ee:	fa f8 06 ac 	ld.w	r8,sp[1708]
800069f2:	5b d8       	cp.w	r8,-3
800069f4:	c0 55       	brlt	800069fe <_vfprintf_r+0xa42>
800069f6:	40 2c       	lddsp	r12,sp[0x8]
800069f8:	18 38       	cp.w	r8,r12
800069fa:	e0 8a 00 6a 	brle	80006ace <_vfprintf_r+0xb12>
800069fe:	20 20       	sub	r0,2
80006a00:	c0 58       	rjmp	80006a0a <_vfprintf_r+0xa4e>
80006a02:	e0 40 00 65 	cp.w	r0,101
80006a06:	e0 89 00 46 	brgt	80006a92 <_vfprintf_r+0xad6>
80006a0a:	fa fb 06 ac 	ld.w	r11,sp[1708]
80006a0e:	fb 60 06 9c 	st.b	sp[1692],r0
80006a12:	20 1b       	sub	r11,1
80006a14:	fb 4b 06 ac 	st.w	sp[1708],r11
80006a18:	c0 47       	brpl	80006a20 <_vfprintf_r+0xa64>
80006a1a:	5c 3b       	neg	r11
80006a1c:	32 d8       	mov	r8,45
80006a1e:	c0 28       	rjmp	80006a22 <_vfprintf_r+0xa66>
80006a20:	32 b8       	mov	r8,43
80006a22:	fb 68 06 9d 	st.b	sp[1693],r8
80006a26:	58 9b       	cp.w	r11,9
80006a28:	e0 8a 00 1d 	brle	80006a62 <_vfprintf_r+0xaa6>
80006a2c:	fa c9 fa 35 	sub	r9,sp,-1483
80006a30:	30 aa       	mov	r10,10
80006a32:	12 98       	mov	r8,r9
80006a34:	0e 9c       	mov	r12,r7
80006a36:	0c 92       	mov	r2,r6
80006a38:	f6 0a 0c 06 	divs	r6,r11,r10
80006a3c:	0e 9b       	mov	r11,r7
80006a3e:	2d 0b       	sub	r11,-48
80006a40:	10 fb       	st.b	--r8,r11
80006a42:	0c 9b       	mov	r11,r6
80006a44:	58 96       	cp.w	r6,9
80006a46:	fe 99 ff f9 	brgt	80006a38 <_vfprintf_r+0xa7c>
80006a4a:	2d 0b       	sub	r11,-48
80006a4c:	18 97       	mov	r7,r12
80006a4e:	04 96       	mov	r6,r2
80006a50:	10 fb       	st.b	--r8,r11
80006a52:	fa ca f9 62 	sub	r10,sp,-1694
80006a56:	c0 38       	rjmp	80006a5c <_vfprintf_r+0xaa0>
80006a58:	11 3b       	ld.ub	r11,r8++
80006a5a:	14 cb       	st.b	r10++,r11
80006a5c:	12 38       	cp.w	r8,r9
80006a5e:	cf d3       	brcs	80006a58 <_vfprintf_r+0xa9c>
80006a60:	c0 98       	rjmp	80006a72 <_vfprintf_r+0xab6>
80006a62:	2d 0b       	sub	r11,-48
80006a64:	33 08       	mov	r8,48
80006a66:	fb 6b 06 9f 	st.b	sp[1695],r11
80006a6a:	fb 68 06 9e 	st.b	sp[1694],r8
80006a6e:	fa ca f9 60 	sub	r10,sp,-1696
80006a72:	fa c8 f9 64 	sub	r8,sp,-1692
80006a76:	f4 08 01 08 	sub	r8,r10,r8
80006a7a:	50 e8       	stdsp	sp[0x38],r8
80006a7c:	10 92       	mov	r2,r8
80006a7e:	40 6b       	lddsp	r11,sp[0x18]
80006a80:	16 02       	add	r2,r11
80006a82:	58 1b       	cp.w	r11,1
80006a84:	e0 89 00 05 	brgt	80006a8e <_vfprintf_r+0xad2>
80006a88:	ed b5 00 00 	bld	r5,0x0
80006a8c:	c3 c1       	brne	80006b04 <_vfprintf_r+0xb48>
80006a8e:	2f f2       	sub	r2,-1
80006a90:	c3 a8       	rjmp	80006b04 <_vfprintf_r+0xb48>
80006a92:	e0 40 00 66 	cp.w	r0,102
80006a96:	c1 c1       	brne	80006ace <_vfprintf_r+0xb12>
80006a98:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006a9c:	58 02       	cp.w	r2,0
80006a9e:	e0 8a 00 0c 	brle	80006ab6 <_vfprintf_r+0xafa>
80006aa2:	40 2a       	lddsp	r10,sp[0x8]
80006aa4:	58 0a       	cp.w	r10,0
80006aa6:	c0 41       	brne	80006aae <_vfprintf_r+0xaf2>
80006aa8:	ed b5 00 00 	bld	r5,0x0
80006aac:	c2 c1       	brne	80006b04 <_vfprintf_r+0xb48>
80006aae:	2f f2       	sub	r2,-1
80006ab0:	40 29       	lddsp	r9,sp[0x8]
80006ab2:	12 02       	add	r2,r9
80006ab4:	c0 b8       	rjmp	80006aca <_vfprintf_r+0xb0e>
80006ab6:	40 28       	lddsp	r8,sp[0x8]
80006ab8:	58 08       	cp.w	r8,0
80006aba:	c0 61       	brne	80006ac6 <_vfprintf_r+0xb0a>
80006abc:	ed b5 00 00 	bld	r5,0x0
80006ac0:	c0 30       	breq	80006ac6 <_vfprintf_r+0xb0a>
80006ac2:	30 12       	mov	r2,1
80006ac4:	c2 08       	rjmp	80006b04 <_vfprintf_r+0xb48>
80006ac6:	40 22       	lddsp	r2,sp[0x8]
80006ac8:	2f e2       	sub	r2,-2
80006aca:	36 60       	mov	r0,102
80006acc:	c1 c8       	rjmp	80006b04 <_vfprintf_r+0xb48>
80006ace:	fa f2 06 ac 	ld.w	r2,sp[1708]
80006ad2:	40 6e       	lddsp	lr,sp[0x18]
80006ad4:	1c 32       	cp.w	r2,lr
80006ad6:	c0 d5       	brlt	80006af0 <_vfprintf_r+0xb34>
80006ad8:	e1 d5 c0 01 	bfextu	r0,r5,0x0,0x1
80006adc:	e4 c8 ff ff 	sub	r8,r2,-1
80006ae0:	58 00       	cp.w	r0,0
80006ae2:	f0 02 17 10 	movne	r2,r8
80006ae6:	f9 b0 01 67 	movne	r0,103
80006aea:	f9 b0 00 67 	moveq	r0,103
80006aee:	c0 b8       	rjmp	80006b04 <_vfprintf_r+0xb48>
80006af0:	e4 08 11 02 	rsub	r8,r2,2
80006af4:	40 6c       	lddsp	r12,sp[0x18]
80006af6:	58 02       	cp.w	r2,0
80006af8:	f0 02 17 a0 	movle	r2,r8
80006afc:	f9 b2 09 01 	movgt	r2,1
80006b00:	36 70       	mov	r0,103
80006b02:	18 02       	add	r2,r12
80006b04:	40 9b       	lddsp	r11,sp[0x24]
80006b06:	58 0b       	cp.w	r11,0
80006b08:	e0 80 05 91 	breq	8000762a <_vfprintf_r+0x166e>
80006b0c:	32 d8       	mov	r8,45
80006b0e:	fb 68 06 bb 	st.b	sp[1723],r8
80006b12:	e0 8f 05 90 	bral	80007632 <_vfprintf_r+0x1676>
80006b16:	50 a7       	stdsp	sp[0x28],r7
80006b18:	04 94       	mov	r4,r2
80006b1a:	0c 97       	mov	r7,r6
80006b1c:	02 92       	mov	r2,r1
80006b1e:	06 96       	mov	r6,r3
80006b20:	40 41       	lddsp	r1,sp[0x10]
80006b22:	40 93       	lddsp	r3,sp[0x24]
80006b24:	0e 99       	mov	r9,r7
80006b26:	ed b5 00 05 	bld	r5,0x5
80006b2a:	c4 81       	brne	80006bba <_vfprintf_r+0xbfe>
80006b2c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006b30:	40 3e       	lddsp	lr,sp[0xc]
80006b32:	58 0e       	cp.w	lr,0
80006b34:	c1 d0       	breq	80006b6e <_vfprintf_r+0xbb2>
80006b36:	10 36       	cp.w	r6,r8
80006b38:	c0 64       	brge	80006b44 <_vfprintf_r+0xb88>
80006b3a:	fa cc f9 44 	sub	r12,sp,-1724
80006b3e:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006b42:	c1 d8       	rjmp	80006b7c <_vfprintf_r+0xbc0>
80006b44:	fa c8 f9 50 	sub	r8,sp,-1712
80006b48:	1a d8       	st.w	--sp,r8
80006b4a:	fa c8 fa b8 	sub	r8,sp,-1352
80006b4e:	04 9a       	mov	r10,r2
80006b50:	1a d8       	st.w	--sp,r8
80006b52:	fa c8 fb b4 	sub	r8,sp,-1100
80006b56:	0c 9b       	mov	r11,r6
80006b58:	1a d8       	st.w	--sp,r8
80006b5a:	08 9c       	mov	r12,r4
80006b5c:	fa c8 f9 40 	sub	r8,sp,-1728
80006b60:	fa c9 ff b4 	sub	r9,sp,-76
80006b64:	fe b0 f8 94 	rcall	80005c8c <get_arg>
80006b68:	2f dd       	sub	sp,-12
80006b6a:	78 0a       	ld.w	r10,r12[0x0]
80006b6c:	c2 08       	rjmp	80006bac <_vfprintf_r+0xbf0>
80006b6e:	2f f7       	sub	r7,-1
80006b70:	10 39       	cp.w	r9,r8
80006b72:	c0 84       	brge	80006b82 <_vfprintf_r+0xbc6>
80006b74:	fa cb f9 44 	sub	r11,sp,-1724
80006b78:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006b7c:	ec fa fd 88 	ld.w	r10,r6[-632]
80006b80:	c1 68       	rjmp	80006bac <_vfprintf_r+0xbf0>
80006b82:	41 09       	lddsp	r9,sp[0x40]
80006b84:	59 f8       	cp.w	r8,31
80006b86:	e0 89 00 10 	brgt	80006ba6 <_vfprintf_r+0xbea>
80006b8a:	f2 ca ff fc 	sub	r10,r9,-4
80006b8e:	51 0a       	stdsp	sp[0x40],r10
80006b90:	fa c6 f9 44 	sub	r6,sp,-1724
80006b94:	72 0a       	ld.w	r10,r9[0x0]
80006b96:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006b9a:	f3 4a fd 88 	st.w	r9[-632],r10
80006b9e:	2f f8       	sub	r8,-1
80006ba0:	fb 48 06 b4 	st.w	sp[1716],r8
80006ba4:	c0 48       	rjmp	80006bac <_vfprintf_r+0xbf0>
80006ba6:	72 0a       	ld.w	r10,r9[0x0]
80006ba8:	2f c9       	sub	r9,-4
80006baa:	51 09       	stdsp	sp[0x40],r9
80006bac:	40 be       	lddsp	lr,sp[0x2c]
80006bae:	1c 98       	mov	r8,lr
80006bb0:	95 1e       	st.w	r10[0x4],lr
80006bb2:	bf 58       	asr	r8,0x1f
80006bb4:	95 08       	st.w	r10[0x0],r8
80006bb6:	fe 9f fa 90 	bral	800060d6 <_vfprintf_r+0x11a>
80006bba:	ed b5 00 04 	bld	r5,0x4
80006bbe:	c4 80       	breq	80006c4e <_vfprintf_r+0xc92>
80006bc0:	e2 15 00 40 	andl	r5,0x40,COH
80006bc4:	c4 50       	breq	80006c4e <_vfprintf_r+0xc92>
80006bc6:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006bca:	40 3c       	lddsp	r12,sp[0xc]
80006bcc:	58 0c       	cp.w	r12,0
80006bce:	c1 d0       	breq	80006c08 <_vfprintf_r+0xc4c>
80006bd0:	10 36       	cp.w	r6,r8
80006bd2:	c0 64       	brge	80006bde <_vfprintf_r+0xc22>
80006bd4:	fa cb f9 44 	sub	r11,sp,-1724
80006bd8:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006bdc:	c1 d8       	rjmp	80006c16 <_vfprintf_r+0xc5a>
80006bde:	fa c8 f9 50 	sub	r8,sp,-1712
80006be2:	1a d8       	st.w	--sp,r8
80006be4:	fa c8 fa b8 	sub	r8,sp,-1352
80006be8:	04 9a       	mov	r10,r2
80006bea:	1a d8       	st.w	--sp,r8
80006bec:	fa c8 fb b4 	sub	r8,sp,-1100
80006bf0:	0c 9b       	mov	r11,r6
80006bf2:	1a d8       	st.w	--sp,r8
80006bf4:	08 9c       	mov	r12,r4
80006bf6:	fa c8 f9 40 	sub	r8,sp,-1728
80006bfa:	fa c9 ff b4 	sub	r9,sp,-76
80006bfe:	fe b0 f8 47 	rcall	80005c8c <get_arg>
80006c02:	2f dd       	sub	sp,-12
80006c04:	78 0a       	ld.w	r10,r12[0x0]
80006c06:	c2 08       	rjmp	80006c46 <_vfprintf_r+0xc8a>
80006c08:	2f f7       	sub	r7,-1
80006c0a:	10 39       	cp.w	r9,r8
80006c0c:	c0 84       	brge	80006c1c <_vfprintf_r+0xc60>
80006c0e:	fa ca f9 44 	sub	r10,sp,-1724
80006c12:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006c16:	ec fa fd 88 	ld.w	r10,r6[-632]
80006c1a:	c1 68       	rjmp	80006c46 <_vfprintf_r+0xc8a>
80006c1c:	41 09       	lddsp	r9,sp[0x40]
80006c1e:	59 f8       	cp.w	r8,31
80006c20:	e0 89 00 10 	brgt	80006c40 <_vfprintf_r+0xc84>
80006c24:	f2 ca ff fc 	sub	r10,r9,-4
80006c28:	51 0a       	stdsp	sp[0x40],r10
80006c2a:	fa c6 f9 44 	sub	r6,sp,-1724
80006c2e:	72 0a       	ld.w	r10,r9[0x0]
80006c30:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006c34:	f3 4a fd 88 	st.w	r9[-632],r10
80006c38:	2f f8       	sub	r8,-1
80006c3a:	fb 48 06 b4 	st.w	sp[1716],r8
80006c3e:	c0 48       	rjmp	80006c46 <_vfprintf_r+0xc8a>
80006c40:	72 0a       	ld.w	r10,r9[0x0]
80006c42:	2f c9       	sub	r9,-4
80006c44:	51 09       	stdsp	sp[0x40],r9
80006c46:	40 be       	lddsp	lr,sp[0x2c]
80006c48:	b4 0e       	st.h	r10[0x0],lr
80006c4a:	fe 9f fa 46 	bral	800060d6 <_vfprintf_r+0x11a>
80006c4e:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006c52:	40 3c       	lddsp	r12,sp[0xc]
80006c54:	58 0c       	cp.w	r12,0
80006c56:	c1 d0       	breq	80006c90 <_vfprintf_r+0xcd4>
80006c58:	10 36       	cp.w	r6,r8
80006c5a:	c0 64       	brge	80006c66 <_vfprintf_r+0xcaa>
80006c5c:	fa cb f9 44 	sub	r11,sp,-1724
80006c60:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006c64:	c1 d8       	rjmp	80006c9e <_vfprintf_r+0xce2>
80006c66:	fa c8 f9 50 	sub	r8,sp,-1712
80006c6a:	1a d8       	st.w	--sp,r8
80006c6c:	fa c8 fa b8 	sub	r8,sp,-1352
80006c70:	04 9a       	mov	r10,r2
80006c72:	1a d8       	st.w	--sp,r8
80006c74:	fa c8 fb b4 	sub	r8,sp,-1100
80006c78:	0c 9b       	mov	r11,r6
80006c7a:	1a d8       	st.w	--sp,r8
80006c7c:	08 9c       	mov	r12,r4
80006c7e:	fa c8 f9 40 	sub	r8,sp,-1728
80006c82:	fa c9 ff b4 	sub	r9,sp,-76
80006c86:	fe b0 f8 03 	rcall	80005c8c <get_arg>
80006c8a:	2f dd       	sub	sp,-12
80006c8c:	78 0a       	ld.w	r10,r12[0x0]
80006c8e:	c2 08       	rjmp	80006cce <_vfprintf_r+0xd12>
80006c90:	2f f7       	sub	r7,-1
80006c92:	10 39       	cp.w	r9,r8
80006c94:	c0 84       	brge	80006ca4 <_vfprintf_r+0xce8>
80006c96:	fa ca f9 44 	sub	r10,sp,-1724
80006c9a:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006c9e:	ec fa fd 88 	ld.w	r10,r6[-632]
80006ca2:	c1 68       	rjmp	80006cce <_vfprintf_r+0xd12>
80006ca4:	41 09       	lddsp	r9,sp[0x40]
80006ca6:	59 f8       	cp.w	r8,31
80006ca8:	e0 89 00 10 	brgt	80006cc8 <_vfprintf_r+0xd0c>
80006cac:	f2 ca ff fc 	sub	r10,r9,-4
80006cb0:	51 0a       	stdsp	sp[0x40],r10
80006cb2:	fa c6 f9 44 	sub	r6,sp,-1724
80006cb6:	72 0a       	ld.w	r10,r9[0x0]
80006cb8:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006cbc:	f3 4a fd 88 	st.w	r9[-632],r10
80006cc0:	2f f8       	sub	r8,-1
80006cc2:	fb 48 06 b4 	st.w	sp[1716],r8
80006cc6:	c0 48       	rjmp	80006cce <_vfprintf_r+0xd12>
80006cc8:	72 0a       	ld.w	r10,r9[0x0]
80006cca:	2f c9       	sub	r9,-4
80006ccc:	51 09       	stdsp	sp[0x40],r9
80006cce:	40 be       	lddsp	lr,sp[0x2c]
80006cd0:	95 0e       	st.w	r10[0x0],lr
80006cd2:	fe 9f fa 02 	bral	800060d6 <_vfprintf_r+0x11a>
80006cd6:	50 a7       	stdsp	sp[0x28],r7
80006cd8:	50 80       	stdsp	sp[0x20],r0
80006cda:	0c 97       	mov	r7,r6
80006cdc:	04 94       	mov	r4,r2
80006cde:	06 96       	mov	r6,r3
80006ce0:	02 92       	mov	r2,r1
80006ce2:	40 93       	lddsp	r3,sp[0x24]
80006ce4:	10 90       	mov	r0,r8
80006ce6:	40 41       	lddsp	r1,sp[0x10]
80006ce8:	a5 a5       	sbr	r5,0x4
80006cea:	c0 a8       	rjmp	80006cfe <_vfprintf_r+0xd42>
80006cec:	50 a7       	stdsp	sp[0x28],r7
80006cee:	50 80       	stdsp	sp[0x20],r0
80006cf0:	0c 97       	mov	r7,r6
80006cf2:	04 94       	mov	r4,r2
80006cf4:	06 96       	mov	r6,r3
80006cf6:	02 92       	mov	r2,r1
80006cf8:	40 93       	lddsp	r3,sp[0x24]
80006cfa:	10 90       	mov	r0,r8
80006cfc:	40 41       	lddsp	r1,sp[0x10]
80006cfe:	ed b5 00 05 	bld	r5,0x5
80006d02:	c5 d1       	brne	80006dbc <_vfprintf_r+0xe00>
80006d04:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006d08:	40 3c       	lddsp	r12,sp[0xc]
80006d0a:	58 0c       	cp.w	r12,0
80006d0c:	c2 60       	breq	80006d58 <_vfprintf_r+0xd9c>
80006d0e:	10 36       	cp.w	r6,r8
80006d10:	c0 a4       	brge	80006d24 <_vfprintf_r+0xd68>
80006d12:	fa cb f9 44 	sub	r11,sp,-1724
80006d16:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006d1a:	ec e8 fd 88 	ld.d	r8,r6[-632]
80006d1e:	fa e9 00 00 	st.d	sp[0],r8
80006d22:	c1 88       	rjmp	80006d52 <_vfprintf_r+0xd96>
80006d24:	fa c8 f9 50 	sub	r8,sp,-1712
80006d28:	1a d8       	st.w	--sp,r8
80006d2a:	fa c8 fa b8 	sub	r8,sp,-1352
80006d2e:	04 9a       	mov	r10,r2
80006d30:	1a d8       	st.w	--sp,r8
80006d32:	0c 9b       	mov	r11,r6
80006d34:	fa c8 fb b4 	sub	r8,sp,-1100
80006d38:	08 9c       	mov	r12,r4
80006d3a:	1a d8       	st.w	--sp,r8
80006d3c:	fa c8 f9 40 	sub	r8,sp,-1728
80006d40:	fa c9 ff b4 	sub	r9,sp,-76
80006d44:	fe b0 f7 a4 	rcall	80005c8c <get_arg>
80006d48:	2f dd       	sub	sp,-12
80006d4a:	f8 ea 00 00 	ld.d	r10,r12[0]
80006d4e:	fa eb 00 00 	st.d	sp[0],r10
80006d52:	30 08       	mov	r8,0
80006d54:	e0 8f 03 db 	bral	8000750a <_vfprintf_r+0x154e>
80006d58:	ee ca ff ff 	sub	r10,r7,-1
80006d5c:	10 37       	cp.w	r7,r8
80006d5e:	c0 b4       	brge	80006d74 <_vfprintf_r+0xdb8>
80006d60:	fa c9 f9 44 	sub	r9,sp,-1724
80006d64:	14 97       	mov	r7,r10
80006d66:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006d6a:	ec ea fd 88 	ld.d	r10,r6[-632]
80006d6e:	fa eb 00 00 	st.d	sp[0],r10
80006d72:	c1 88       	rjmp	80006da2 <_vfprintf_r+0xde6>
80006d74:	41 09       	lddsp	r9,sp[0x40]
80006d76:	59 f8       	cp.w	r8,31
80006d78:	e0 89 00 18 	brgt	80006da8 <_vfprintf_r+0xdec>
80006d7c:	f2 e6 00 00 	ld.d	r6,r9[0]
80006d80:	f2 cb ff f8 	sub	r11,r9,-8
80006d84:	fa e7 00 00 	st.d	sp[0],r6
80006d88:	51 0b       	stdsp	sp[0x40],r11
80006d8a:	fa c6 f9 44 	sub	r6,sp,-1724
80006d8e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006d92:	fa e6 00 00 	ld.d	r6,sp[0]
80006d96:	f2 e7 fd 88 	st.d	r9[-632],r6
80006d9a:	2f f8       	sub	r8,-1
80006d9c:	14 97       	mov	r7,r10
80006d9e:	fb 48 06 b4 	st.w	sp[1716],r8
80006da2:	40 38       	lddsp	r8,sp[0xc]
80006da4:	e0 8f 03 b3 	bral	8000750a <_vfprintf_r+0x154e>
80006da8:	f2 e6 00 00 	ld.d	r6,r9[0]
80006dac:	40 38       	lddsp	r8,sp[0xc]
80006dae:	fa e7 00 00 	st.d	sp[0],r6
80006db2:	2f 89       	sub	r9,-8
80006db4:	14 97       	mov	r7,r10
80006db6:	51 09       	stdsp	sp[0x40],r9
80006db8:	e0 8f 03 a9 	bral	8000750a <_vfprintf_r+0x154e>
80006dbc:	ed b5 00 04 	bld	r5,0x4
80006dc0:	c1 61       	brne	80006dec <_vfprintf_r+0xe30>
80006dc2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006dc6:	40 3e       	lddsp	lr,sp[0xc]
80006dc8:	58 0e       	cp.w	lr,0
80006dca:	c0 80       	breq	80006dda <_vfprintf_r+0xe1e>
80006dcc:	10 36       	cp.w	r6,r8
80006dce:	c6 74       	brge	80006e9c <_vfprintf_r+0xee0>
80006dd0:	fa cc f9 44 	sub	r12,sp,-1724
80006dd4:	f8 06 00 36 	add	r6,r12,r6<<0x3
80006dd8:	c8 08       	rjmp	80006ed8 <_vfprintf_r+0xf1c>
80006dda:	ee ca ff ff 	sub	r10,r7,-1
80006dde:	10 37       	cp.w	r7,r8
80006de0:	c7 f4       	brge	80006ede <_vfprintf_r+0xf22>
80006de2:	fa cb f9 44 	sub	r11,sp,-1724
80006de6:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006dea:	c7 68       	rjmp	80006ed6 <_vfprintf_r+0xf1a>
80006dec:	ed b5 00 06 	bld	r5,0x6
80006df0:	c4 a1       	brne	80006e84 <_vfprintf_r+0xec8>
80006df2:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006df6:	40 3c       	lddsp	r12,sp[0xc]
80006df8:	58 0c       	cp.w	r12,0
80006dfa:	c1 d0       	breq	80006e34 <_vfprintf_r+0xe78>
80006dfc:	10 36       	cp.w	r6,r8
80006dfe:	c0 64       	brge	80006e0a <_vfprintf_r+0xe4e>
80006e00:	fa cb f9 44 	sub	r11,sp,-1724
80006e04:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006e08:	c1 f8       	rjmp	80006e46 <_vfprintf_r+0xe8a>
80006e0a:	fa c8 f9 50 	sub	r8,sp,-1712
80006e0e:	1a d8       	st.w	--sp,r8
80006e10:	fa c8 fa b8 	sub	r8,sp,-1352
80006e14:	1a d8       	st.w	--sp,r8
80006e16:	fa c8 fb b4 	sub	r8,sp,-1100
80006e1a:	1a d8       	st.w	--sp,r8
80006e1c:	fa c8 f9 40 	sub	r8,sp,-1728
80006e20:	fa c9 ff b4 	sub	r9,sp,-76
80006e24:	04 9a       	mov	r10,r2
80006e26:	0c 9b       	mov	r11,r6
80006e28:	08 9c       	mov	r12,r4
80006e2a:	fe b0 f7 31 	rcall	80005c8c <get_arg>
80006e2e:	2f dd       	sub	sp,-12
80006e30:	98 18       	ld.sh	r8,r12[0x2]
80006e32:	c2 68       	rjmp	80006e7e <_vfprintf_r+0xec2>
80006e34:	ee ca ff ff 	sub	r10,r7,-1
80006e38:	10 37       	cp.w	r7,r8
80006e3a:	c0 94       	brge	80006e4c <_vfprintf_r+0xe90>
80006e3c:	fa c9 f9 44 	sub	r9,sp,-1724
80006e40:	14 97       	mov	r7,r10
80006e42:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006e46:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80006e4a:	c1 a8       	rjmp	80006e7e <_vfprintf_r+0xec2>
80006e4c:	41 09       	lddsp	r9,sp[0x40]
80006e4e:	59 f8       	cp.w	r8,31
80006e50:	e0 89 00 13 	brgt	80006e76 <_vfprintf_r+0xeba>
80006e54:	f2 cb ff fc 	sub	r11,r9,-4
80006e58:	51 0b       	stdsp	sp[0x40],r11
80006e5a:	72 09       	ld.w	r9,r9[0x0]
80006e5c:	fa c6 f9 44 	sub	r6,sp,-1724
80006e60:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80006e64:	2f f8       	sub	r8,-1
80006e66:	f7 49 fd 88 	st.w	r11[-632],r9
80006e6a:	fb 48 06 b4 	st.w	sp[1716],r8
80006e6e:	14 97       	mov	r7,r10
80006e70:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80006e74:	c0 58       	rjmp	80006e7e <_vfprintf_r+0xec2>
80006e76:	92 18       	ld.sh	r8,r9[0x2]
80006e78:	14 97       	mov	r7,r10
80006e7a:	2f c9       	sub	r9,-4
80006e7c:	51 09       	stdsp	sp[0x40],r9
80006e7e:	5c 78       	castu.h	r8
80006e80:	50 18       	stdsp	sp[0x4],r8
80006e82:	c4 68       	rjmp	80006f0e <_vfprintf_r+0xf52>
80006e84:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006e88:	40 3c       	lddsp	r12,sp[0xc]
80006e8a:	58 0c       	cp.w	r12,0
80006e8c:	c1 d0       	breq	80006ec6 <_vfprintf_r+0xf0a>
80006e8e:	10 36       	cp.w	r6,r8
80006e90:	c0 64       	brge	80006e9c <_vfprintf_r+0xee0>
80006e92:	fa cb f9 44 	sub	r11,sp,-1724
80006e96:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006e9a:	c1 f8       	rjmp	80006ed8 <_vfprintf_r+0xf1c>
80006e9c:	fa c8 f9 50 	sub	r8,sp,-1712
80006ea0:	1a d8       	st.w	--sp,r8
80006ea2:	fa c8 fa b8 	sub	r8,sp,-1352
80006ea6:	0c 9b       	mov	r11,r6
80006ea8:	1a d8       	st.w	--sp,r8
80006eaa:	fa c8 fb b4 	sub	r8,sp,-1100
80006eae:	04 9a       	mov	r10,r2
80006eb0:	1a d8       	st.w	--sp,r8
80006eb2:	08 9c       	mov	r12,r4
80006eb4:	fa c8 f9 40 	sub	r8,sp,-1728
80006eb8:	fa c9 ff b4 	sub	r9,sp,-76
80006ebc:	fe b0 f6 e8 	rcall	80005c8c <get_arg>
80006ec0:	2f dd       	sub	sp,-12
80006ec2:	78 0b       	ld.w	r11,r12[0x0]
80006ec4:	c2 48       	rjmp	80006f0c <_vfprintf_r+0xf50>
80006ec6:	ee ca ff ff 	sub	r10,r7,-1
80006eca:	10 37       	cp.w	r7,r8
80006ecc:	c0 94       	brge	80006ede <_vfprintf_r+0xf22>
80006ece:	fa c9 f9 44 	sub	r9,sp,-1724
80006ed2:	f2 06 00 36 	add	r6,r9,r6<<0x3
80006ed6:	14 97       	mov	r7,r10
80006ed8:	ec fb fd 88 	ld.w	r11,r6[-632]
80006edc:	c1 88       	rjmp	80006f0c <_vfprintf_r+0xf50>
80006ede:	41 09       	lddsp	r9,sp[0x40]
80006ee0:	59 f8       	cp.w	r8,31
80006ee2:	e0 89 00 11 	brgt	80006f04 <_vfprintf_r+0xf48>
80006ee6:	f2 cb ff fc 	sub	r11,r9,-4
80006eea:	51 0b       	stdsp	sp[0x40],r11
80006eec:	fa c6 f9 44 	sub	r6,sp,-1724
80006ef0:	72 0b       	ld.w	r11,r9[0x0]
80006ef2:	ec 08 00 39 	add	r9,r6,r8<<0x3
80006ef6:	f3 4b fd 88 	st.w	r9[-632],r11
80006efa:	2f f8       	sub	r8,-1
80006efc:	14 97       	mov	r7,r10
80006efe:	fb 48 06 b4 	st.w	sp[1716],r8
80006f02:	c0 58       	rjmp	80006f0c <_vfprintf_r+0xf50>
80006f04:	72 0b       	ld.w	r11,r9[0x0]
80006f06:	14 97       	mov	r7,r10
80006f08:	2f c9       	sub	r9,-4
80006f0a:	51 09       	stdsp	sp[0x40],r9
80006f0c:	50 1b       	stdsp	sp[0x4],r11
80006f0e:	30 0e       	mov	lr,0
80006f10:	50 0e       	stdsp	sp[0x0],lr
80006f12:	1c 98       	mov	r8,lr
80006f14:	e0 8f 02 fb 	bral	8000750a <_vfprintf_r+0x154e>
80006f18:	50 a7       	stdsp	sp[0x28],r7
80006f1a:	50 80       	stdsp	sp[0x20],r0
80006f1c:	0c 97       	mov	r7,r6
80006f1e:	04 94       	mov	r4,r2
80006f20:	06 96       	mov	r6,r3
80006f22:	02 92       	mov	r2,r1
80006f24:	40 93       	lddsp	r3,sp[0x24]
80006f26:	40 41       	lddsp	r1,sp[0x10]
80006f28:	0e 99       	mov	r9,r7
80006f2a:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006f2e:	40 3c       	lddsp	r12,sp[0xc]
80006f30:	58 0c       	cp.w	r12,0
80006f32:	c1 d0       	breq	80006f6c <_vfprintf_r+0xfb0>
80006f34:	10 36       	cp.w	r6,r8
80006f36:	c0 64       	brge	80006f42 <_vfprintf_r+0xf86>
80006f38:	fa cb f9 44 	sub	r11,sp,-1724
80006f3c:	f6 06 00 36 	add	r6,r11,r6<<0x3
80006f40:	c1 d8       	rjmp	80006f7a <_vfprintf_r+0xfbe>
80006f42:	fa c8 f9 50 	sub	r8,sp,-1712
80006f46:	1a d8       	st.w	--sp,r8
80006f48:	fa c8 fa b8 	sub	r8,sp,-1352
80006f4c:	1a d8       	st.w	--sp,r8
80006f4e:	fa c8 fb b4 	sub	r8,sp,-1100
80006f52:	1a d8       	st.w	--sp,r8
80006f54:	fa c9 ff b4 	sub	r9,sp,-76
80006f58:	fa c8 f9 40 	sub	r8,sp,-1728
80006f5c:	04 9a       	mov	r10,r2
80006f5e:	0c 9b       	mov	r11,r6
80006f60:	08 9c       	mov	r12,r4
80006f62:	fe b0 f6 95 	rcall	80005c8c <get_arg>
80006f66:	2f dd       	sub	sp,-12
80006f68:	78 09       	ld.w	r9,r12[0x0]
80006f6a:	c2 18       	rjmp	80006fac <_vfprintf_r+0xff0>
80006f6c:	2f f7       	sub	r7,-1
80006f6e:	10 39       	cp.w	r9,r8
80006f70:	c0 84       	brge	80006f80 <_vfprintf_r+0xfc4>
80006f72:	fa ca f9 44 	sub	r10,sp,-1724
80006f76:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006f7a:	ec f9 fd 88 	ld.w	r9,r6[-632]
80006f7e:	c1 78       	rjmp	80006fac <_vfprintf_r+0xff0>
80006f80:	41 09       	lddsp	r9,sp[0x40]
80006f82:	59 f8       	cp.w	r8,31
80006f84:	e0 89 00 10 	brgt	80006fa4 <_vfprintf_r+0xfe8>
80006f88:	f2 ca ff fc 	sub	r10,r9,-4
80006f8c:	51 0a       	stdsp	sp[0x40],r10
80006f8e:	fa c6 f9 44 	sub	r6,sp,-1724
80006f92:	72 09       	ld.w	r9,r9[0x0]
80006f94:	ec 08 00 3a 	add	r10,r6,r8<<0x3
80006f98:	f5 49 fd 88 	st.w	r10[-632],r9
80006f9c:	2f f8       	sub	r8,-1
80006f9e:	fb 48 06 b4 	st.w	sp[1716],r8
80006fa2:	c0 58       	rjmp	80006fac <_vfprintf_r+0xff0>
80006fa4:	f2 c8 ff fc 	sub	r8,r9,-4
80006fa8:	51 08       	stdsp	sp[0x40],r8
80006faa:	72 09       	ld.w	r9,r9[0x0]
80006fac:	33 08       	mov	r8,48
80006fae:	fb 68 06 b8 	st.b	sp[1720],r8
80006fb2:	37 88       	mov	r8,120
80006fb4:	30 0e       	mov	lr,0
80006fb6:	fb 68 06 b9 	st.b	sp[1721],r8
80006fba:	fe cc b6 b2 	sub	r12,pc,-18766
80006fbe:	50 19       	stdsp	sp[0x4],r9
80006fc0:	a1 b5       	sbr	r5,0x1
80006fc2:	50 0e       	stdsp	sp[0x0],lr
80006fc4:	50 dc       	stdsp	sp[0x34],r12
80006fc6:	30 28       	mov	r8,2
80006fc8:	37 80       	mov	r0,120
80006fca:	e0 8f 02 a0 	bral	8000750a <_vfprintf_r+0x154e>
80006fce:	50 a7       	stdsp	sp[0x28],r7
80006fd0:	50 80       	stdsp	sp[0x20],r0
80006fd2:	10 90       	mov	r0,r8
80006fd4:	30 08       	mov	r8,0
80006fd6:	fb 68 06 bb 	st.b	sp[1723],r8
80006fda:	0c 97       	mov	r7,r6
80006fdc:	04 94       	mov	r4,r2
80006fde:	06 96       	mov	r6,r3
80006fe0:	02 92       	mov	r2,r1
80006fe2:	40 93       	lddsp	r3,sp[0x24]
80006fe4:	40 41       	lddsp	r1,sp[0x10]
80006fe6:	0e 99       	mov	r9,r7
80006fe8:	fa f8 06 b4 	ld.w	r8,sp[1716]
80006fec:	40 3b       	lddsp	r11,sp[0xc]
80006fee:	58 0b       	cp.w	r11,0
80006ff0:	c1 d0       	breq	8000702a <_vfprintf_r+0x106e>
80006ff2:	10 36       	cp.w	r6,r8
80006ff4:	c0 64       	brge	80007000 <_vfprintf_r+0x1044>
80006ff6:	fa ca f9 44 	sub	r10,sp,-1724
80006ffa:	f4 06 00 36 	add	r6,r10,r6<<0x3
80006ffe:	c1 d8       	rjmp	80007038 <_vfprintf_r+0x107c>
80007000:	fa c8 f9 50 	sub	r8,sp,-1712
80007004:	1a d8       	st.w	--sp,r8
80007006:	fa c8 fa b8 	sub	r8,sp,-1352
8000700a:	1a d8       	st.w	--sp,r8
8000700c:	fa c8 fb b4 	sub	r8,sp,-1100
80007010:	0c 9b       	mov	r11,r6
80007012:	1a d8       	st.w	--sp,r8
80007014:	04 9a       	mov	r10,r2
80007016:	fa c8 f9 40 	sub	r8,sp,-1728
8000701a:	fa c9 ff b4 	sub	r9,sp,-76
8000701e:	08 9c       	mov	r12,r4
80007020:	fe b0 f6 36 	rcall	80005c8c <get_arg>
80007024:	2f dd       	sub	sp,-12
80007026:	78 06       	ld.w	r6,r12[0x0]
80007028:	c2 08       	rjmp	80007068 <_vfprintf_r+0x10ac>
8000702a:	2f f7       	sub	r7,-1
8000702c:	10 39       	cp.w	r9,r8
8000702e:	c0 84       	brge	8000703e <_vfprintf_r+0x1082>
80007030:	fa c9 f9 44 	sub	r9,sp,-1724
80007034:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007038:	ec f6 fd 88 	ld.w	r6,r6[-632]
8000703c:	c1 68       	rjmp	80007068 <_vfprintf_r+0x10ac>
8000703e:	41 09       	lddsp	r9,sp[0x40]
80007040:	59 f8       	cp.w	r8,31
80007042:	e0 89 00 10 	brgt	80007062 <_vfprintf_r+0x10a6>
80007046:	f2 ca ff fc 	sub	r10,r9,-4
8000704a:	51 0a       	stdsp	sp[0x40],r10
8000704c:	72 06       	ld.w	r6,r9[0x0]
8000704e:	fa ce f9 44 	sub	lr,sp,-1724
80007052:	fc 08 00 39 	add	r9,lr,r8<<0x3
80007056:	f3 46 fd 88 	st.w	r9[-632],r6
8000705a:	2f f8       	sub	r8,-1
8000705c:	fb 48 06 b4 	st.w	sp[1716],r8
80007060:	c0 48       	rjmp	80007068 <_vfprintf_r+0x10ac>
80007062:	72 06       	ld.w	r6,r9[0x0]
80007064:	2f c9       	sub	r9,-4
80007066:	51 09       	stdsp	sp[0x40],r9
80007068:	40 2c       	lddsp	r12,sp[0x8]
8000706a:	58 0c       	cp.w	r12,0
8000706c:	c1 05       	brlt	8000708c <_vfprintf_r+0x10d0>
8000706e:	18 9a       	mov	r10,r12
80007070:	30 0b       	mov	r11,0
80007072:	0c 9c       	mov	r12,r6
80007074:	e0 a0 14 52 	rcall	80009918 <memchr>
80007078:	e0 80 02 dc 	breq	80007630 <_vfprintf_r+0x1674>
8000707c:	f8 06 01 02 	sub	r2,r12,r6
80007080:	40 2b       	lddsp	r11,sp[0x8]
80007082:	16 32       	cp.w	r2,r11
80007084:	e0 89 02 d6 	brgt	80007630 <_vfprintf_r+0x1674>
80007088:	e0 8f 02 d1 	bral	8000762a <_vfprintf_r+0x166e>
8000708c:	30 0a       	mov	r10,0
8000708e:	0c 9c       	mov	r12,r6
80007090:	50 2a       	stdsp	sp[0x8],r10
80007092:	e0 a0 19 33 	rcall	8000a2f8 <strlen>
80007096:	18 92       	mov	r2,r12
80007098:	e0 8f 02 cf 	bral	80007636 <_vfprintf_r+0x167a>
8000709c:	50 a7       	stdsp	sp[0x28],r7
8000709e:	50 80       	stdsp	sp[0x20],r0
800070a0:	0c 97       	mov	r7,r6
800070a2:	04 94       	mov	r4,r2
800070a4:	06 96       	mov	r6,r3
800070a6:	02 92       	mov	r2,r1
800070a8:	40 93       	lddsp	r3,sp[0x24]
800070aa:	10 90       	mov	r0,r8
800070ac:	40 41       	lddsp	r1,sp[0x10]
800070ae:	a5 a5       	sbr	r5,0x4
800070b0:	c0 a8       	rjmp	800070c4 <_vfprintf_r+0x1108>
800070b2:	50 a7       	stdsp	sp[0x28],r7
800070b4:	50 80       	stdsp	sp[0x20],r0
800070b6:	0c 97       	mov	r7,r6
800070b8:	04 94       	mov	r4,r2
800070ba:	06 96       	mov	r6,r3
800070bc:	02 92       	mov	r2,r1
800070be:	40 93       	lddsp	r3,sp[0x24]
800070c0:	10 90       	mov	r0,r8
800070c2:	40 41       	lddsp	r1,sp[0x10]
800070c4:	ed b5 00 05 	bld	r5,0x5
800070c8:	c5 61       	brne	80007174 <_vfprintf_r+0x11b8>
800070ca:	fa f8 06 b4 	ld.w	r8,sp[1716]
800070ce:	40 39       	lddsp	r9,sp[0xc]
800070d0:	58 09       	cp.w	r9,0
800070d2:	c2 10       	breq	80007114 <_vfprintf_r+0x1158>
800070d4:	10 36       	cp.w	r6,r8
800070d6:	c0 74       	brge	800070e4 <_vfprintf_r+0x1128>
800070d8:	fa c8 f9 44 	sub	r8,sp,-1724
800070dc:	f0 06 00 36 	add	r6,r8,r6<<0x3
800070e0:	c2 38       	rjmp	80007126 <_vfprintf_r+0x116a>
800070e2:	d7 03       	nop
800070e4:	fa c8 f9 50 	sub	r8,sp,-1712
800070e8:	1a d8       	st.w	--sp,r8
800070ea:	fa c8 fa b8 	sub	r8,sp,-1352
800070ee:	1a d8       	st.w	--sp,r8
800070f0:	fa c8 fb b4 	sub	r8,sp,-1100
800070f4:	1a d8       	st.w	--sp,r8
800070f6:	fa c8 f9 40 	sub	r8,sp,-1728
800070fa:	fa c9 ff b4 	sub	r9,sp,-76
800070fe:	04 9a       	mov	r10,r2
80007100:	0c 9b       	mov	r11,r6
80007102:	08 9c       	mov	r12,r4
80007104:	fe b0 f5 c4 	rcall	80005c8c <get_arg>
80007108:	2f dd       	sub	sp,-12
8000710a:	f8 e8 00 00 	ld.d	r8,r12[0]
8000710e:	fa e9 00 00 	st.d	sp[0],r8
80007112:	c2 e8       	rjmp	8000716e <_vfprintf_r+0x11b2>
80007114:	ee ca ff ff 	sub	r10,r7,-1
80007118:	10 37       	cp.w	r7,r8
8000711a:	c0 b4       	brge	80007130 <_vfprintf_r+0x1174>
8000711c:	fa c8 f9 44 	sub	r8,sp,-1724
80007120:	14 97       	mov	r7,r10
80007122:	f0 06 00 36 	add	r6,r8,r6<<0x3
80007126:	ec ea fd 88 	ld.d	r10,r6[-632]
8000712a:	fa eb 00 00 	st.d	sp[0],r10
8000712e:	c2 08       	rjmp	8000716e <_vfprintf_r+0x11b2>
80007130:	41 09       	lddsp	r9,sp[0x40]
80007132:	59 f8       	cp.w	r8,31
80007134:	e0 89 00 16 	brgt	80007160 <_vfprintf_r+0x11a4>
80007138:	f2 e6 00 00 	ld.d	r6,r9[0]
8000713c:	f2 cb ff f8 	sub	r11,r9,-8
80007140:	fa e7 00 00 	st.d	sp[0],r6
80007144:	51 0b       	stdsp	sp[0x40],r11
80007146:	fa c6 f9 44 	sub	r6,sp,-1724
8000714a:	ec 08 00 39 	add	r9,r6,r8<<0x3
8000714e:	fa e6 00 00 	ld.d	r6,sp[0]
80007152:	f2 e7 fd 88 	st.d	r9[-632],r6
80007156:	2f f8       	sub	r8,-1
80007158:	14 97       	mov	r7,r10
8000715a:	fb 48 06 b4 	st.w	sp[1716],r8
8000715e:	c0 88       	rjmp	8000716e <_vfprintf_r+0x11b2>
80007160:	f2 e6 00 00 	ld.d	r6,r9[0]
80007164:	2f 89       	sub	r9,-8
80007166:	fa e7 00 00 	st.d	sp[0],r6
8000716a:	51 09       	stdsp	sp[0x40],r9
8000716c:	14 97       	mov	r7,r10
8000716e:	30 18       	mov	r8,1
80007170:	e0 8f 01 cd 	bral	8000750a <_vfprintf_r+0x154e>
80007174:	ed b5 00 04 	bld	r5,0x4
80007178:	c1 61       	brne	800071a4 <_vfprintf_r+0x11e8>
8000717a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000717e:	40 3e       	lddsp	lr,sp[0xc]
80007180:	58 0e       	cp.w	lr,0
80007182:	c0 80       	breq	80007192 <_vfprintf_r+0x11d6>
80007184:	10 36       	cp.w	r6,r8
80007186:	c6 74       	brge	80007254 <_vfprintf_r+0x1298>
80007188:	fa cc f9 44 	sub	r12,sp,-1724
8000718c:	f8 06 00 36 	add	r6,r12,r6<<0x3
80007190:	c8 08       	rjmp	80007290 <_vfprintf_r+0x12d4>
80007192:	ee ca ff ff 	sub	r10,r7,-1
80007196:	10 37       	cp.w	r7,r8
80007198:	c7 f4       	brge	80007296 <_vfprintf_r+0x12da>
8000719a:	fa cb f9 44 	sub	r11,sp,-1724
8000719e:	f6 06 00 36 	add	r6,r11,r6<<0x3
800071a2:	c7 68       	rjmp	8000728e <_vfprintf_r+0x12d2>
800071a4:	ed b5 00 06 	bld	r5,0x6
800071a8:	c4 a1       	brne	8000723c <_vfprintf_r+0x1280>
800071aa:	fa f8 06 b4 	ld.w	r8,sp[1716]
800071ae:	40 3c       	lddsp	r12,sp[0xc]
800071b0:	58 0c       	cp.w	r12,0
800071b2:	c1 d0       	breq	800071ec <_vfprintf_r+0x1230>
800071b4:	10 36       	cp.w	r6,r8
800071b6:	c0 64       	brge	800071c2 <_vfprintf_r+0x1206>
800071b8:	fa cb f9 44 	sub	r11,sp,-1724
800071bc:	f6 06 00 36 	add	r6,r11,r6<<0x3
800071c0:	c1 f8       	rjmp	800071fe <_vfprintf_r+0x1242>
800071c2:	fa c8 f9 50 	sub	r8,sp,-1712
800071c6:	1a d8       	st.w	--sp,r8
800071c8:	fa c8 fa b8 	sub	r8,sp,-1352
800071cc:	1a d8       	st.w	--sp,r8
800071ce:	fa c8 fb b4 	sub	r8,sp,-1100
800071d2:	1a d8       	st.w	--sp,r8
800071d4:	fa c8 f9 40 	sub	r8,sp,-1728
800071d8:	fa c9 ff b4 	sub	r9,sp,-76
800071dc:	04 9a       	mov	r10,r2
800071de:	0c 9b       	mov	r11,r6
800071e0:	08 9c       	mov	r12,r4
800071e2:	fe b0 f5 55 	rcall	80005c8c <get_arg>
800071e6:	2f dd       	sub	sp,-12
800071e8:	98 18       	ld.sh	r8,r12[0x2]
800071ea:	c2 68       	rjmp	80007236 <_vfprintf_r+0x127a>
800071ec:	ee ca ff ff 	sub	r10,r7,-1
800071f0:	10 37       	cp.w	r7,r8
800071f2:	c0 94       	brge	80007204 <_vfprintf_r+0x1248>
800071f4:	fa c9 f9 44 	sub	r9,sp,-1724
800071f8:	14 97       	mov	r7,r10
800071fa:	f2 06 00 36 	add	r6,r9,r6<<0x3
800071fe:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80007202:	c1 a8       	rjmp	80007236 <_vfprintf_r+0x127a>
80007204:	41 09       	lddsp	r9,sp[0x40]
80007206:	59 f8       	cp.w	r8,31
80007208:	e0 89 00 13 	brgt	8000722e <_vfprintf_r+0x1272>
8000720c:	f2 cb ff fc 	sub	r11,r9,-4
80007210:	51 0b       	stdsp	sp[0x40],r11
80007212:	72 09       	ld.w	r9,r9[0x0]
80007214:	fa c6 f9 44 	sub	r6,sp,-1724
80007218:	ec 08 00 3b 	add	r11,r6,r8<<0x3
8000721c:	2f f8       	sub	r8,-1
8000721e:	f7 49 fd 88 	st.w	r11[-632],r9
80007222:	fb 48 06 b4 	st.w	sp[1716],r8
80007226:	14 97       	mov	r7,r10
80007228:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
8000722c:	c0 58       	rjmp	80007236 <_vfprintf_r+0x127a>
8000722e:	92 18       	ld.sh	r8,r9[0x2]
80007230:	14 97       	mov	r7,r10
80007232:	2f c9       	sub	r9,-4
80007234:	51 09       	stdsp	sp[0x40],r9
80007236:	5c 78       	castu.h	r8
80007238:	50 18       	stdsp	sp[0x4],r8
8000723a:	c4 68       	rjmp	800072c6 <_vfprintf_r+0x130a>
8000723c:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007240:	40 3c       	lddsp	r12,sp[0xc]
80007242:	58 0c       	cp.w	r12,0
80007244:	c1 d0       	breq	8000727e <_vfprintf_r+0x12c2>
80007246:	10 36       	cp.w	r6,r8
80007248:	c0 64       	brge	80007254 <_vfprintf_r+0x1298>
8000724a:	fa cb f9 44 	sub	r11,sp,-1724
8000724e:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007252:	c1 f8       	rjmp	80007290 <_vfprintf_r+0x12d4>
80007254:	fa c8 f9 50 	sub	r8,sp,-1712
80007258:	1a d8       	st.w	--sp,r8
8000725a:	fa c8 fa b8 	sub	r8,sp,-1352
8000725e:	0c 9b       	mov	r11,r6
80007260:	1a d8       	st.w	--sp,r8
80007262:	fa c8 fb b4 	sub	r8,sp,-1100
80007266:	04 9a       	mov	r10,r2
80007268:	1a d8       	st.w	--sp,r8
8000726a:	08 9c       	mov	r12,r4
8000726c:	fa c8 f9 40 	sub	r8,sp,-1728
80007270:	fa c9 ff b4 	sub	r9,sp,-76
80007274:	fe b0 f5 0c 	rcall	80005c8c <get_arg>
80007278:	2f dd       	sub	sp,-12
8000727a:	78 0b       	ld.w	r11,r12[0x0]
8000727c:	c2 48       	rjmp	800072c4 <_vfprintf_r+0x1308>
8000727e:	ee ca ff ff 	sub	r10,r7,-1
80007282:	10 37       	cp.w	r7,r8
80007284:	c0 94       	brge	80007296 <_vfprintf_r+0x12da>
80007286:	fa c9 f9 44 	sub	r9,sp,-1724
8000728a:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000728e:	14 97       	mov	r7,r10
80007290:	ec fb fd 88 	ld.w	r11,r6[-632]
80007294:	c1 88       	rjmp	800072c4 <_vfprintf_r+0x1308>
80007296:	41 09       	lddsp	r9,sp[0x40]
80007298:	59 f8       	cp.w	r8,31
8000729a:	e0 89 00 11 	brgt	800072bc <_vfprintf_r+0x1300>
8000729e:	f2 cb ff fc 	sub	r11,r9,-4
800072a2:	51 0b       	stdsp	sp[0x40],r11
800072a4:	fa c6 f9 44 	sub	r6,sp,-1724
800072a8:	72 0b       	ld.w	r11,r9[0x0]
800072aa:	ec 08 00 39 	add	r9,r6,r8<<0x3
800072ae:	f3 4b fd 88 	st.w	r9[-632],r11
800072b2:	2f f8       	sub	r8,-1
800072b4:	14 97       	mov	r7,r10
800072b6:	fb 48 06 b4 	st.w	sp[1716],r8
800072ba:	c0 58       	rjmp	800072c4 <_vfprintf_r+0x1308>
800072bc:	72 0b       	ld.w	r11,r9[0x0]
800072be:	14 97       	mov	r7,r10
800072c0:	2f c9       	sub	r9,-4
800072c2:	51 09       	stdsp	sp[0x40],r9
800072c4:	50 1b       	stdsp	sp[0x4],r11
800072c6:	30 0e       	mov	lr,0
800072c8:	30 18       	mov	r8,1
800072ca:	50 0e       	stdsp	sp[0x0],lr
800072cc:	c1 f9       	rjmp	8000750a <_vfprintf_r+0x154e>
800072ce:	50 a7       	stdsp	sp[0x28],r7
800072d0:	50 80       	stdsp	sp[0x20],r0
800072d2:	0c 97       	mov	r7,r6
800072d4:	04 94       	mov	r4,r2
800072d6:	06 96       	mov	r6,r3
800072d8:	02 92       	mov	r2,r1
800072da:	fe cc b9 d2 	sub	r12,pc,-17966
800072de:	40 93       	lddsp	r3,sp[0x24]
800072e0:	10 90       	mov	r0,r8
800072e2:	40 41       	lddsp	r1,sp[0x10]
800072e4:	50 dc       	stdsp	sp[0x34],r12
800072e6:	ed b5 00 05 	bld	r5,0x5
800072ea:	c5 51       	brne	80007394 <_vfprintf_r+0x13d8>
800072ec:	fa f8 06 b4 	ld.w	r8,sp[1716]
800072f0:	40 3b       	lddsp	r11,sp[0xc]
800072f2:	58 0b       	cp.w	r11,0
800072f4:	c2 20       	breq	80007338 <_vfprintf_r+0x137c>
800072f6:	10 36       	cp.w	r6,r8
800072f8:	c0 a4       	brge	8000730c <_vfprintf_r+0x1350>
800072fa:	fa ca f9 44 	sub	r10,sp,-1724
800072fe:	f4 06 00 36 	add	r6,r10,r6<<0x3
80007302:	ec e8 fd 88 	ld.d	r8,r6[-632]
80007306:	fa e9 00 00 	st.d	sp[0],r8
8000730a:	cf 28       	rjmp	800074ee <_vfprintf_r+0x1532>
8000730c:	fa c8 f9 50 	sub	r8,sp,-1712
80007310:	1a d8       	st.w	--sp,r8
80007312:	fa c8 fa b8 	sub	r8,sp,-1352
80007316:	04 9a       	mov	r10,r2
80007318:	1a d8       	st.w	--sp,r8
8000731a:	0c 9b       	mov	r11,r6
8000731c:	fa c8 fb b4 	sub	r8,sp,-1100
80007320:	08 9c       	mov	r12,r4
80007322:	1a d8       	st.w	--sp,r8
80007324:	fa c8 f9 40 	sub	r8,sp,-1728
80007328:	fa c9 ff b4 	sub	r9,sp,-76
8000732c:	fe b0 f4 b0 	rcall	80005c8c <get_arg>
80007330:	2f dd       	sub	sp,-12
80007332:	f8 ea 00 00 	ld.d	r10,r12[0]
80007336:	c0 c8       	rjmp	8000734e <_vfprintf_r+0x1392>
80007338:	ee ca ff ff 	sub	r10,r7,-1
8000733c:	10 37       	cp.w	r7,r8
8000733e:	c0 b4       	brge	80007354 <_vfprintf_r+0x1398>
80007340:	fa c9 f9 44 	sub	r9,sp,-1724
80007344:	14 97       	mov	r7,r10
80007346:	f2 06 00 36 	add	r6,r9,r6<<0x3
8000734a:	ec ea fd 88 	ld.d	r10,r6[-632]
8000734e:	fa eb 00 00 	st.d	sp[0],r10
80007352:	cc e8       	rjmp	800074ee <_vfprintf_r+0x1532>
80007354:	41 09       	lddsp	r9,sp[0x40]
80007356:	59 f8       	cp.w	r8,31
80007358:	e0 89 00 16 	brgt	80007384 <_vfprintf_r+0x13c8>
8000735c:	f2 e6 00 00 	ld.d	r6,r9[0]
80007360:	f2 cb ff f8 	sub	r11,r9,-8
80007364:	fa e7 00 00 	st.d	sp[0],r6
80007368:	51 0b       	stdsp	sp[0x40],r11
8000736a:	fa c6 f9 44 	sub	r6,sp,-1724
8000736e:	ec 08 00 39 	add	r9,r6,r8<<0x3
80007372:	fa e6 00 00 	ld.d	r6,sp[0]
80007376:	f2 e7 fd 88 	st.d	r9[-632],r6
8000737a:	2f f8       	sub	r8,-1
8000737c:	14 97       	mov	r7,r10
8000737e:	fb 48 06 b4 	st.w	sp[1716],r8
80007382:	cb 68       	rjmp	800074ee <_vfprintf_r+0x1532>
80007384:	f2 e6 00 00 	ld.d	r6,r9[0]
80007388:	2f 89       	sub	r9,-8
8000738a:	fa e7 00 00 	st.d	sp[0],r6
8000738e:	51 09       	stdsp	sp[0x40],r9
80007390:	14 97       	mov	r7,r10
80007392:	ca e8       	rjmp	800074ee <_vfprintf_r+0x1532>
80007394:	ed b5 00 04 	bld	r5,0x4
80007398:	c1 71       	brne	800073c6 <_vfprintf_r+0x140a>
8000739a:	fa f8 06 b4 	ld.w	r8,sp[1716]
8000739e:	40 3e       	lddsp	lr,sp[0xc]
800073a0:	58 0e       	cp.w	lr,0
800073a2:	c0 80       	breq	800073b2 <_vfprintf_r+0x13f6>
800073a4:	10 36       	cp.w	r6,r8
800073a6:	c6 94       	brge	80007478 <_vfprintf_r+0x14bc>
800073a8:	fa cc f9 44 	sub	r12,sp,-1724
800073ac:	f8 06 00 36 	add	r6,r12,r6<<0x3
800073b0:	c8 28       	rjmp	800074b4 <_vfprintf_r+0x14f8>
800073b2:	ee ca ff ff 	sub	r10,r7,-1
800073b6:	10 37       	cp.w	r7,r8
800073b8:	e0 84 00 81 	brge	800074ba <_vfprintf_r+0x14fe>
800073bc:	fa cb f9 44 	sub	r11,sp,-1724
800073c0:	f6 06 00 36 	add	r6,r11,r6<<0x3
800073c4:	c7 78       	rjmp	800074b2 <_vfprintf_r+0x14f6>
800073c6:	ed b5 00 06 	bld	r5,0x6
800073ca:	c4 b1       	brne	80007460 <_vfprintf_r+0x14a4>
800073cc:	fa f8 06 b4 	ld.w	r8,sp[1716]
800073d0:	40 3c       	lddsp	r12,sp[0xc]
800073d2:	58 0c       	cp.w	r12,0
800073d4:	c1 d0       	breq	8000740e <_vfprintf_r+0x1452>
800073d6:	10 36       	cp.w	r6,r8
800073d8:	c0 64       	brge	800073e4 <_vfprintf_r+0x1428>
800073da:	fa cb f9 44 	sub	r11,sp,-1724
800073de:	f6 06 00 36 	add	r6,r11,r6<<0x3
800073e2:	c1 f8       	rjmp	80007420 <_vfprintf_r+0x1464>
800073e4:	fa c8 f9 50 	sub	r8,sp,-1712
800073e8:	1a d8       	st.w	--sp,r8
800073ea:	fa c8 fa b8 	sub	r8,sp,-1352
800073ee:	1a d8       	st.w	--sp,r8
800073f0:	fa c8 fb b4 	sub	r8,sp,-1100
800073f4:	1a d8       	st.w	--sp,r8
800073f6:	fa c8 f9 40 	sub	r8,sp,-1728
800073fa:	fa c9 ff b4 	sub	r9,sp,-76
800073fe:	04 9a       	mov	r10,r2
80007400:	0c 9b       	mov	r11,r6
80007402:	08 9c       	mov	r12,r4
80007404:	fe b0 f4 44 	rcall	80005c8c <get_arg>
80007408:	2f dd       	sub	sp,-12
8000740a:	98 18       	ld.sh	r8,r12[0x2]
8000740c:	c2 78       	rjmp	8000745a <_vfprintf_r+0x149e>
8000740e:	ee ca ff ff 	sub	r10,r7,-1
80007412:	10 37       	cp.w	r7,r8
80007414:	c0 a4       	brge	80007428 <_vfprintf_r+0x146c>
80007416:	fa c9 f9 44 	sub	r9,sp,-1724
8000741a:	14 97       	mov	r7,r10
8000741c:	f2 06 00 36 	add	r6,r9,r6<<0x3
80007420:	ed 08 fd 8a 	ld.sh	r8,r6[-630]
80007424:	c1 b8       	rjmp	8000745a <_vfprintf_r+0x149e>
80007426:	d7 03       	nop
80007428:	41 09       	lddsp	r9,sp[0x40]
8000742a:	59 f8       	cp.w	r8,31
8000742c:	e0 89 00 13 	brgt	80007452 <_vfprintf_r+0x1496>
80007430:	f2 cb ff fc 	sub	r11,r9,-4
80007434:	51 0b       	stdsp	sp[0x40],r11
80007436:	72 09       	ld.w	r9,r9[0x0]
80007438:	fa c6 f9 44 	sub	r6,sp,-1724
8000743c:	ec 08 00 3b 	add	r11,r6,r8<<0x3
80007440:	2f f8       	sub	r8,-1
80007442:	f7 49 fd 88 	st.w	r11[-632],r9
80007446:	fb 48 06 b4 	st.w	sp[1716],r8
8000744a:	14 97       	mov	r7,r10
8000744c:	f1 d9 b0 10 	bfexts	r8,r9,0x0,0x10
80007450:	c0 58       	rjmp	8000745a <_vfprintf_r+0x149e>
80007452:	92 18       	ld.sh	r8,r9[0x2]
80007454:	14 97       	mov	r7,r10
80007456:	2f c9       	sub	r9,-4
80007458:	51 09       	stdsp	sp[0x40],r9
8000745a:	5c 78       	castu.h	r8
8000745c:	50 18       	stdsp	sp[0x4],r8
8000745e:	c4 68       	rjmp	800074ea <_vfprintf_r+0x152e>
80007460:	fa f8 06 b4 	ld.w	r8,sp[1716]
80007464:	40 3c       	lddsp	r12,sp[0xc]
80007466:	58 0c       	cp.w	r12,0
80007468:	c1 d0       	breq	800074a2 <_vfprintf_r+0x14e6>
8000746a:	10 36       	cp.w	r6,r8
8000746c:	c0 64       	brge	80007478 <_vfprintf_r+0x14bc>
8000746e:	fa cb f9 44 	sub	r11,sp,-1724
80007472:	f6 06 00 36 	add	r6,r11,r6<<0x3
80007476:	c1 f8       	rjmp	800074b4 <_vfprintf_r+0x14f8>
80007478:	fa c8 f9 50 	sub	r8,sp,-1712
8000747c:	1a d8       	st.w	--sp,r8
8000747e:	fa c8 fa b8 	sub	r8,sp,-1352
80007482:	0c 9b       	mov	r11,r6
80007484:	1a d8       	st.w	--sp,r8
80007486:	fa c8 fb b4 	sub	r8,sp,-1100
8000748a:	04 9a       	mov	r10,r2
8000748c:	1a d8       	st.w	--sp,r8
8000748e:	08 9c       	mov	r12,r4
80007490:	fa c8 f9 40 	sub	r8,sp,-1728
80007494:	fa c9 ff b4 	sub	r9,sp,-76
80007498:	fe b0 f3 fa 	rcall	80005c8c <get_arg>
8000749c:	2f dd       	sub	sp,-12
8000749e:	78 0b       	ld.w	r11,r12[0x0]
800074a0:	c2 48       	rjmp	800074e8 <_vfprintf_r+0x152c>
800074a2:	ee ca ff ff 	sub	r10,r7,-1
800074a6:	10 37       	cp.w	r7,r8
800074a8:	c0 94       	brge	800074ba <_vfprintf_r+0x14fe>
800074aa:	fa c9 f9 44 	sub	r9,sp,-1724
800074ae:	f2 06 00 36 	add	r6,r9,r6<<0x3
800074b2:	14 97       	mov	r7,r10
800074b4:	ec fb fd 88 	ld.w	r11,r6[-632]
800074b8:	c1 88       	rjmp	800074e8 <_vfprintf_r+0x152c>
800074ba:	41 09       	lddsp	r9,sp[0x40]
800074bc:	59 f8       	cp.w	r8,31
800074be:	e0 89 00 11 	brgt	800074e0 <_vfprintf_r+0x1524>
800074c2:	f2 cb ff fc 	sub	r11,r9,-4
800074c6:	51 0b       	stdsp	sp[0x40],r11
800074c8:	fa c6 f9 44 	sub	r6,sp,-1724
800074cc:	72 0b       	ld.w	r11,r9[0x0]
800074ce:	ec 08 00 39 	add	r9,r6,r8<<0x3
800074d2:	f3 4b fd 88 	st.w	r9[-632],r11
800074d6:	2f f8       	sub	r8,-1
800074d8:	14 97       	mov	r7,r10
800074da:	fb 48 06 b4 	st.w	sp[1716],r8
800074de:	c0 58       	rjmp	800074e8 <_vfprintf_r+0x152c>
800074e0:	72 0b       	ld.w	r11,r9[0x0]
800074e2:	14 97       	mov	r7,r10
800074e4:	2f c9       	sub	r9,-4
800074e6:	51 09       	stdsp	sp[0x40],r9
800074e8:	50 1b       	stdsp	sp[0x4],r11
800074ea:	30 0e       	mov	lr,0
800074ec:	50 0e       	stdsp	sp[0x0],lr
800074ee:	40 08       	lddsp	r8,sp[0x0]
800074f0:	40 1c       	lddsp	r12,sp[0x4]
800074f2:	18 48       	or	r8,r12
800074f4:	5f 18       	srne	r8
800074f6:	eb e8 00 08 	and	r8,r5,r8
800074fa:	c0 70       	breq	80007508 <_vfprintf_r+0x154c>
800074fc:	33 08       	mov	r8,48
800074fe:	fb 60 06 b9 	st.b	sp[1721],r0
80007502:	a1 b5       	sbr	r5,0x1
80007504:	fb 68 06 b8 	st.b	sp[1720],r8
80007508:	30 28       	mov	r8,2
8000750a:	30 09       	mov	r9,0
8000750c:	fb 69 06 bb 	st.b	sp[1723],r9
80007510:	0a 99       	mov	r9,r5
80007512:	a7 d9       	cbr	r9,0x7
80007514:	40 2b       	lddsp	r11,sp[0x8]
80007516:	40 16       	lddsp	r6,sp[0x4]
80007518:	58 0b       	cp.w	r11,0
8000751a:	5f 1a       	srne	r10
8000751c:	f2 05 17 40 	movge	r5,r9
80007520:	fa c2 f9 78 	sub	r2,sp,-1672
80007524:	40 09       	lddsp	r9,sp[0x0]
80007526:	0c 49       	or	r9,r6
80007528:	5f 19       	srne	r9
8000752a:	f5 e9 10 09 	or	r9,r10,r9
8000752e:	c5 c0       	breq	800075e6 <_vfprintf_r+0x162a>
80007530:	30 19       	mov	r9,1
80007532:	f2 08 18 00 	cp.b	r8,r9
80007536:	c0 60       	breq	80007542 <_vfprintf_r+0x1586>
80007538:	30 29       	mov	r9,2
8000753a:	f2 08 18 00 	cp.b	r8,r9
8000753e:	c0 41       	brne	80007546 <_vfprintf_r+0x158a>
80007540:	c3 c8       	rjmp	800075b8 <_vfprintf_r+0x15fc>
80007542:	04 96       	mov	r6,r2
80007544:	c3 08       	rjmp	800075a4 <_vfprintf_r+0x15e8>
80007546:	04 96       	mov	r6,r2
80007548:	fa e8 00 00 	ld.d	r8,sp[0]
8000754c:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
80007550:	2d 0a       	sub	r10,-48
80007552:	0c fa       	st.b	--r6,r10
80007554:	f0 0b 16 03 	lsr	r11,r8,0x3
80007558:	f2 0c 16 03 	lsr	r12,r9,0x3
8000755c:	f7 e9 11 db 	or	r11,r11,r9<<0x1d
80007560:	18 99       	mov	r9,r12
80007562:	16 98       	mov	r8,r11
80007564:	58 08       	cp.w	r8,0
80007566:	5c 29       	cpc	r9
80007568:	cf 21       	brne	8000754c <_vfprintf_r+0x1590>
8000756a:	fa e9 00 00 	st.d	sp[0],r8
8000756e:	ed b5 00 00 	bld	r5,0x0
80007572:	c4 51       	brne	800075fc <_vfprintf_r+0x1640>
80007574:	33 09       	mov	r9,48
80007576:	f2 0a 18 00 	cp.b	r10,r9
8000757a:	c4 10       	breq	800075fc <_vfprintf_r+0x1640>
8000757c:	0c f9       	st.b	--r6,r9
8000757e:	c3 f8       	rjmp	800075fc <_vfprintf_r+0x1640>
80007580:	fa ea 00 00 	ld.d	r10,sp[0]
80007584:	30 a8       	mov	r8,10
80007586:	30 09       	mov	r9,0
80007588:	e0 a0 1d 08 	rcall	8000af98 <__avr32_umod64>
8000758c:	30 a8       	mov	r8,10
8000758e:	2d 0a       	sub	r10,-48
80007590:	30 09       	mov	r9,0
80007592:	ac 8a       	st.b	r6[0x0],r10
80007594:	fa ea 00 00 	ld.d	r10,sp[0]
80007598:	fe b0 f0 be 	rcall	80005714 <__avr32_udiv64>
8000759c:	16 99       	mov	r9,r11
8000759e:	14 98       	mov	r8,r10
800075a0:	fa e9 00 00 	st.d	sp[0],r8
800075a4:	20 16       	sub	r6,1
800075a6:	fa ea 00 00 	ld.d	r10,sp[0]
800075aa:	58 9a       	cp.w	r10,9
800075ac:	5c 2b       	cpc	r11
800075ae:	fe 9b ff e9 	brhi	80007580 <_vfprintf_r+0x15c4>
800075b2:	1b f8       	ld.ub	r8,sp[0x7]
800075b4:	2d 08       	sub	r8,-48
800075b6:	c2 08       	rjmp	800075f6 <_vfprintf_r+0x163a>
800075b8:	04 96       	mov	r6,r2
800075ba:	fa e8 00 00 	ld.d	r8,sp[0]
800075be:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
800075c2:	40 de       	lddsp	lr,sp[0x34]
800075c4:	fc 0a 07 0a 	ld.ub	r10,lr[r10]
800075c8:	0c fa       	st.b	--r6,r10
800075ca:	f2 0b 16 04 	lsr	r11,r9,0x4
800075ce:	f0 0a 16 04 	lsr	r10,r8,0x4
800075d2:	f5 e9 11 ca 	or	r10,r10,r9<<0x1c
800075d6:	16 99       	mov	r9,r11
800075d8:	14 98       	mov	r8,r10
800075da:	58 08       	cp.w	r8,0
800075dc:	5c 29       	cpc	r9
800075de:	cf 01       	brne	800075be <_vfprintf_r+0x1602>
800075e0:	fa e9 00 00 	st.d	sp[0],r8
800075e4:	c0 c8       	rjmp	800075fc <_vfprintf_r+0x1640>
800075e6:	58 08       	cp.w	r8,0
800075e8:	c0 91       	brne	800075fa <_vfprintf_r+0x163e>
800075ea:	ed b5 00 00 	bld	r5,0x0
800075ee:	c0 61       	brne	800075fa <_vfprintf_r+0x163e>
800075f0:	fa c6 f9 79 	sub	r6,sp,-1671
800075f4:	33 08       	mov	r8,48
800075f6:	ac 88       	st.b	r6[0x0],r8
800075f8:	c0 28       	rjmp	800075fc <_vfprintf_r+0x1640>
800075fa:	04 96       	mov	r6,r2
800075fc:	0c 12       	sub	r2,r6
800075fe:	c1 c8       	rjmp	80007636 <_vfprintf_r+0x167a>
80007600:	50 a7       	stdsp	sp[0x28],r7
80007602:	50 80       	stdsp	sp[0x20],r0
80007604:	40 93       	lddsp	r3,sp[0x24]
80007606:	0c 97       	mov	r7,r6
80007608:	10 90       	mov	r0,r8
8000760a:	04 94       	mov	r4,r2
8000760c:	40 41       	lddsp	r1,sp[0x10]
8000760e:	58 08       	cp.w	r8,0
80007610:	e0 80 04 48 	breq	80007ea0 <_vfprintf_r+0x1ee4>
80007614:	fb 68 06 60 	st.b	sp[1632],r8
80007618:	30 0c       	mov	r12,0
8000761a:	30 08       	mov	r8,0
8000761c:	30 12       	mov	r2,1
8000761e:	fb 68 06 bb 	st.b	sp[1723],r8
80007622:	50 2c       	stdsp	sp[0x8],r12
80007624:	fa c6 f9 a0 	sub	r6,sp,-1632
80007628:	c0 78       	rjmp	80007636 <_vfprintf_r+0x167a>
8000762a:	30 0b       	mov	r11,0
8000762c:	50 2b       	stdsp	sp[0x8],r11
8000762e:	c0 48       	rjmp	80007636 <_vfprintf_r+0x167a>
80007630:	40 22       	lddsp	r2,sp[0x8]
80007632:	30 0a       	mov	r10,0
80007634:	50 2a       	stdsp	sp[0x8],r10
80007636:	40 29       	lddsp	r9,sp[0x8]
80007638:	e4 09 0c 49 	max	r9,r2,r9
8000763c:	50 39       	stdsp	sp[0xc],r9
8000763e:	12 9a       	mov	r10,r9
80007640:	40 3e       	lddsp	lr,sp[0xc]
80007642:	2f fa       	sub	r10,-1
80007644:	30 08       	mov	r8,0
80007646:	fb 39 06 bb 	ld.ub	r9,sp[1723]
8000764a:	0a 9c       	mov	r12,r5
8000764c:	f0 09 18 00 	cp.b	r9,r8
80007650:	f4 0e 17 10 	movne	lr,r10
80007654:	e2 1c 00 02 	andl	r12,0x2,COH
80007658:	0a 9b       	mov	r11,r5
8000765a:	18 0e       	add	lr,r12
8000765c:	e2 1b 00 84 	andl	r11,0x84,COH
80007660:	50 fc       	stdsp	sp[0x3c],r12
80007662:	50 3e       	stdsp	sp[0xc],lr
80007664:	50 9b       	stdsp	sp[0x24],r11
80007666:	c4 61       	brne	800076f2 <_vfprintf_r+0x1736>
80007668:	40 8a       	lddsp	r10,sp[0x20]
8000766a:	1c 1a       	sub	r10,lr
8000766c:	50 4a       	stdsp	sp[0x10],r10
8000766e:	58 0a       	cp.w	r10,0
80007670:	e0 89 00 20 	brgt	800076b0 <_vfprintf_r+0x16f4>
80007674:	c3 f8       	rjmp	800076f2 <_vfprintf_r+0x1736>
80007676:	2f 09       	sub	r9,-16
80007678:	2f f8       	sub	r8,-1
8000767a:	fb 49 06 90 	st.w	sp[1680],r9
8000767e:	31 0e       	mov	lr,16
80007680:	fe c9 bd 60 	sub	r9,pc,-17056
80007684:	87 1e       	st.w	r3[0x4],lr
80007686:	87 09       	st.w	r3[0x0],r9
80007688:	fb 48 06 8c 	st.w	sp[1676],r8
8000768c:	58 78       	cp.w	r8,7
8000768e:	e0 89 00 04 	brgt	80007696 <_vfprintf_r+0x16da>
80007692:	2f 83       	sub	r3,-8
80007694:	c0 b8       	rjmp	800076aa <_vfprintf_r+0x16ee>
80007696:	fa ca f9 78 	sub	r10,sp,-1672
8000769a:	02 9b       	mov	r11,r1
8000769c:	08 9c       	mov	r12,r4
8000769e:	fe b0 f4 81 	rcall	80005fa0 <__sprint_r>
800076a2:	e0 81 04 10 	brne	80007ec2 <_vfprintf_r+0x1f06>
800076a6:	fa c3 f9 e0 	sub	r3,sp,-1568
800076aa:	40 4c       	lddsp	r12,sp[0x10]
800076ac:	21 0c       	sub	r12,16
800076ae:	50 4c       	stdsp	sp[0x10],r12
800076b0:	fa f9 06 90 	ld.w	r9,sp[1680]
800076b4:	fa f8 06 8c 	ld.w	r8,sp[1676]
800076b8:	fe ca bd 98 	sub	r10,pc,-17000
800076bc:	40 4b       	lddsp	r11,sp[0x10]
800076be:	59 0b       	cp.w	r11,16
800076c0:	fe 99 ff db 	brgt	80007676 <_vfprintf_r+0x16ba>
800076c4:	16 09       	add	r9,r11
800076c6:	2f f8       	sub	r8,-1
800076c8:	87 0a       	st.w	r3[0x0],r10
800076ca:	fb 49 06 90 	st.w	sp[1680],r9
800076ce:	87 1b       	st.w	r3[0x4],r11
800076d0:	fb 48 06 8c 	st.w	sp[1676],r8
800076d4:	58 78       	cp.w	r8,7
800076d6:	e0 89 00 04 	brgt	800076de <_vfprintf_r+0x1722>
800076da:	2f 83       	sub	r3,-8
800076dc:	c0 b8       	rjmp	800076f2 <_vfprintf_r+0x1736>
800076de:	fa ca f9 78 	sub	r10,sp,-1672
800076e2:	02 9b       	mov	r11,r1
800076e4:	08 9c       	mov	r12,r4
800076e6:	fe b0 f4 5d 	rcall	80005fa0 <__sprint_r>
800076ea:	e0 81 03 ec 	brne	80007ec2 <_vfprintf_r+0x1f06>
800076ee:	fa c3 f9 e0 	sub	r3,sp,-1568
800076f2:	30 08       	mov	r8,0
800076f4:	fb 39 06 bb 	ld.ub	r9,sp[1723]
800076f8:	f0 09 18 00 	cp.b	r9,r8
800076fc:	c1 f0       	breq	8000773a <_vfprintf_r+0x177e>
800076fe:	fa f8 06 90 	ld.w	r8,sp[1680]
80007702:	fa c9 f9 45 	sub	r9,sp,-1723
80007706:	2f f8       	sub	r8,-1
80007708:	87 09       	st.w	r3[0x0],r9
8000770a:	fb 48 06 90 	st.w	sp[1680],r8
8000770e:	30 19       	mov	r9,1
80007710:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007714:	87 19       	st.w	r3[0x4],r9
80007716:	2f f8       	sub	r8,-1
80007718:	fb 48 06 8c 	st.w	sp[1676],r8
8000771c:	58 78       	cp.w	r8,7
8000771e:	e0 89 00 04 	brgt	80007726 <_vfprintf_r+0x176a>
80007722:	2f 83       	sub	r3,-8
80007724:	c0 b8       	rjmp	8000773a <_vfprintf_r+0x177e>
80007726:	fa ca f9 78 	sub	r10,sp,-1672
8000772a:	02 9b       	mov	r11,r1
8000772c:	08 9c       	mov	r12,r4
8000772e:	fe b0 f4 39 	rcall	80005fa0 <__sprint_r>
80007732:	e0 81 03 c8 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007736:	fa c3 f9 e0 	sub	r3,sp,-1568
8000773a:	40 fa       	lddsp	r10,sp[0x3c]
8000773c:	58 0a       	cp.w	r10,0
8000773e:	c1 f0       	breq	8000777c <_vfprintf_r+0x17c0>
80007740:	30 29       	mov	r9,2
80007742:	fa f8 06 90 	ld.w	r8,sp[1680]
80007746:	12 08       	add	r8,r9
80007748:	87 19       	st.w	r3[0x4],r9
8000774a:	fb 48 06 90 	st.w	sp[1680],r8
8000774e:	fa c9 f9 48 	sub	r9,sp,-1720
80007752:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007756:	87 09       	st.w	r3[0x0],r9
80007758:	2f f8       	sub	r8,-1
8000775a:	fb 48 06 8c 	st.w	sp[1676],r8
8000775e:	58 78       	cp.w	r8,7
80007760:	e0 89 00 04 	brgt	80007768 <_vfprintf_r+0x17ac>
80007764:	2f 83       	sub	r3,-8
80007766:	c0 b8       	rjmp	8000777c <_vfprintf_r+0x17c0>
80007768:	fa ca f9 78 	sub	r10,sp,-1672
8000776c:	02 9b       	mov	r11,r1
8000776e:	08 9c       	mov	r12,r4
80007770:	fe b0 f4 18 	rcall	80005fa0 <__sprint_r>
80007774:	e0 81 03 a7 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007778:	fa c3 f9 e0 	sub	r3,sp,-1568
8000777c:	40 98       	lddsp	r8,sp[0x24]
8000777e:	e0 48 00 80 	cp.w	r8,128
80007782:	c4 71       	brne	80007810 <_vfprintf_r+0x1854>
80007784:	40 8e       	lddsp	lr,sp[0x20]
80007786:	40 3c       	lddsp	r12,sp[0xc]
80007788:	18 1e       	sub	lr,r12
8000778a:	50 4e       	stdsp	sp[0x10],lr
8000778c:	58 0e       	cp.w	lr,0
8000778e:	e0 89 00 20 	brgt	800077ce <_vfprintf_r+0x1812>
80007792:	c3 f8       	rjmp	80007810 <_vfprintf_r+0x1854>
80007794:	2f 09       	sub	r9,-16
80007796:	2f f8       	sub	r8,-1
80007798:	fe cb be 68 	sub	r11,pc,-16792
8000779c:	31 0a       	mov	r10,16
8000779e:	fb 49 06 90 	st.w	sp[1680],r9
800077a2:	87 0b       	st.w	r3[0x0],r11
800077a4:	87 1a       	st.w	r3[0x4],r10
800077a6:	fb 48 06 8c 	st.w	sp[1676],r8
800077aa:	58 78       	cp.w	r8,7
800077ac:	e0 89 00 04 	brgt	800077b4 <_vfprintf_r+0x17f8>
800077b0:	2f 83       	sub	r3,-8
800077b2:	c0 b8       	rjmp	800077c8 <_vfprintf_r+0x180c>
800077b4:	fa ca f9 78 	sub	r10,sp,-1672
800077b8:	02 9b       	mov	r11,r1
800077ba:	08 9c       	mov	r12,r4
800077bc:	fe b0 f3 f2 	rcall	80005fa0 <__sprint_r>
800077c0:	e0 81 03 81 	brne	80007ec2 <_vfprintf_r+0x1f06>
800077c4:	fa c3 f9 e0 	sub	r3,sp,-1568
800077c8:	40 49       	lddsp	r9,sp[0x10]
800077ca:	21 09       	sub	r9,16
800077cc:	50 49       	stdsp	sp[0x10],r9
800077ce:	fa f9 06 90 	ld.w	r9,sp[1680]
800077d2:	fa f8 06 8c 	ld.w	r8,sp[1676]
800077d6:	fe ca be a6 	sub	r10,pc,-16730
800077da:	40 4e       	lddsp	lr,sp[0x10]
800077dc:	59 0e       	cp.w	lr,16
800077de:	fe 99 ff db 	brgt	80007794 <_vfprintf_r+0x17d8>
800077e2:	1c 09       	add	r9,lr
800077e4:	2f f8       	sub	r8,-1
800077e6:	87 0a       	st.w	r3[0x0],r10
800077e8:	fb 49 06 90 	st.w	sp[1680],r9
800077ec:	87 1e       	st.w	r3[0x4],lr
800077ee:	fb 48 06 8c 	st.w	sp[1676],r8
800077f2:	58 78       	cp.w	r8,7
800077f4:	e0 89 00 04 	brgt	800077fc <_vfprintf_r+0x1840>
800077f8:	2f 83       	sub	r3,-8
800077fa:	c0 b8       	rjmp	80007810 <_vfprintf_r+0x1854>
800077fc:	fa ca f9 78 	sub	r10,sp,-1672
80007800:	02 9b       	mov	r11,r1
80007802:	08 9c       	mov	r12,r4
80007804:	fe b0 f3 ce 	rcall	80005fa0 <__sprint_r>
80007808:	e0 81 03 5d 	brne	80007ec2 <_vfprintf_r+0x1f06>
8000780c:	fa c3 f9 e0 	sub	r3,sp,-1568
80007810:	40 2c       	lddsp	r12,sp[0x8]
80007812:	04 1c       	sub	r12,r2
80007814:	50 2c       	stdsp	sp[0x8],r12
80007816:	58 0c       	cp.w	r12,0
80007818:	e0 89 00 20 	brgt	80007858 <_vfprintf_r+0x189c>
8000781c:	c3 f8       	rjmp	8000789a <_vfprintf_r+0x18de>
8000781e:	2f 09       	sub	r9,-16
80007820:	2f f8       	sub	r8,-1
80007822:	fe cb be f2 	sub	r11,pc,-16654
80007826:	31 0a       	mov	r10,16
80007828:	fb 49 06 90 	st.w	sp[1680],r9
8000782c:	87 0b       	st.w	r3[0x0],r11
8000782e:	87 1a       	st.w	r3[0x4],r10
80007830:	fb 48 06 8c 	st.w	sp[1676],r8
80007834:	58 78       	cp.w	r8,7
80007836:	e0 89 00 04 	brgt	8000783e <_vfprintf_r+0x1882>
8000783a:	2f 83       	sub	r3,-8
8000783c:	c0 b8       	rjmp	80007852 <_vfprintf_r+0x1896>
8000783e:	fa ca f9 78 	sub	r10,sp,-1672
80007842:	02 9b       	mov	r11,r1
80007844:	08 9c       	mov	r12,r4
80007846:	fe b0 f3 ad 	rcall	80005fa0 <__sprint_r>
8000784a:	e0 81 03 3c 	brne	80007ec2 <_vfprintf_r+0x1f06>
8000784e:	fa c3 f9 e0 	sub	r3,sp,-1568
80007852:	40 29       	lddsp	r9,sp[0x8]
80007854:	21 09       	sub	r9,16
80007856:	50 29       	stdsp	sp[0x8],r9
80007858:	fa f9 06 90 	ld.w	r9,sp[1680]
8000785c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007860:	fe ca bf 30 	sub	r10,pc,-16592
80007864:	40 2e       	lddsp	lr,sp[0x8]
80007866:	59 0e       	cp.w	lr,16
80007868:	fe 99 ff db 	brgt	8000781e <_vfprintf_r+0x1862>
8000786c:	1c 09       	add	r9,lr
8000786e:	2f f8       	sub	r8,-1
80007870:	87 0a       	st.w	r3[0x0],r10
80007872:	fb 49 06 90 	st.w	sp[1680],r9
80007876:	87 1e       	st.w	r3[0x4],lr
80007878:	fb 48 06 8c 	st.w	sp[1676],r8
8000787c:	58 78       	cp.w	r8,7
8000787e:	e0 89 00 04 	brgt	80007886 <_vfprintf_r+0x18ca>
80007882:	2f 83       	sub	r3,-8
80007884:	c0 b8       	rjmp	8000789a <_vfprintf_r+0x18de>
80007886:	fa ca f9 78 	sub	r10,sp,-1672
8000788a:	02 9b       	mov	r11,r1
8000788c:	08 9c       	mov	r12,r4
8000788e:	fe b0 f3 89 	rcall	80005fa0 <__sprint_r>
80007892:	e0 81 03 18 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007896:	fa c3 f9 e0 	sub	r3,sp,-1568
8000789a:	ed b5 00 08 	bld	r5,0x8
8000789e:	c0 b0       	breq	800078b4 <_vfprintf_r+0x18f8>
800078a0:	fa f8 06 90 	ld.w	r8,sp[1680]
800078a4:	87 12       	st.w	r3[0x4],r2
800078a6:	87 06       	st.w	r3[0x0],r6
800078a8:	f0 02 00 02 	add	r2,r8,r2
800078ac:	fb 42 06 90 	st.w	sp[1680],r2
800078b0:	e0 8f 01 d4 	bral	80007c58 <_vfprintf_r+0x1c9c>
800078b4:	e0 40 00 65 	cp.w	r0,101
800078b8:	e0 8a 01 d6 	brle	80007c64 <_vfprintf_r+0x1ca8>
800078bc:	30 08       	mov	r8,0
800078be:	30 09       	mov	r9,0
800078c0:	40 5b       	lddsp	r11,sp[0x14]
800078c2:	40 7a       	lddsp	r10,sp[0x1c]
800078c4:	e0 a0 19 5e 	rcall	8000ab80 <__avr32_f64_cmp_eq>
800078c8:	c7 90       	breq	800079ba <_vfprintf_r+0x19fe>
800078ca:	fa f8 06 90 	ld.w	r8,sp[1680]
800078ce:	fe c9 bf b2 	sub	r9,pc,-16462
800078d2:	2f f8       	sub	r8,-1
800078d4:	87 09       	st.w	r3[0x0],r9
800078d6:	fb 48 06 90 	st.w	sp[1680],r8
800078da:	30 19       	mov	r9,1
800078dc:	fa f8 06 8c 	ld.w	r8,sp[1676]
800078e0:	87 19       	st.w	r3[0x4],r9
800078e2:	2f f8       	sub	r8,-1
800078e4:	fb 48 06 8c 	st.w	sp[1676],r8
800078e8:	58 78       	cp.w	r8,7
800078ea:	e0 89 00 05 	brgt	800078f4 <_vfprintf_r+0x1938>
800078ee:	2f 83       	sub	r3,-8
800078f0:	c0 c8       	rjmp	80007908 <_vfprintf_r+0x194c>
800078f2:	d7 03       	nop
800078f4:	fa ca f9 78 	sub	r10,sp,-1672
800078f8:	02 9b       	mov	r11,r1
800078fa:	08 9c       	mov	r12,r4
800078fc:	fe b0 f3 52 	rcall	80005fa0 <__sprint_r>
80007900:	e0 81 02 e1 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007904:	fa c3 f9 e0 	sub	r3,sp,-1568
80007908:	fa f8 06 ac 	ld.w	r8,sp[1708]
8000790c:	40 6c       	lddsp	r12,sp[0x18]
8000790e:	18 38       	cp.w	r8,r12
80007910:	c0 55       	brlt	8000791a <_vfprintf_r+0x195e>
80007912:	ed b5 00 00 	bld	r5,0x0
80007916:	e0 81 02 6b 	brne	80007dec <_vfprintf_r+0x1e30>
8000791a:	fa f8 06 90 	ld.w	r8,sp[1680]
8000791e:	2f f8       	sub	r8,-1
80007920:	40 cb       	lddsp	r11,sp[0x30]
80007922:	fb 48 06 90 	st.w	sp[1680],r8
80007926:	30 19       	mov	r9,1
80007928:	fa f8 06 8c 	ld.w	r8,sp[1676]
8000792c:	87 0b       	st.w	r3[0x0],r11
8000792e:	2f f8       	sub	r8,-1
80007930:	87 19       	st.w	r3[0x4],r9
80007932:	fb 48 06 8c 	st.w	sp[1676],r8
80007936:	58 78       	cp.w	r8,7
80007938:	e0 89 00 04 	brgt	80007940 <_vfprintf_r+0x1984>
8000793c:	2f 83       	sub	r3,-8
8000793e:	c0 b8       	rjmp	80007954 <_vfprintf_r+0x1998>
80007940:	fa ca f9 78 	sub	r10,sp,-1672
80007944:	02 9b       	mov	r11,r1
80007946:	08 9c       	mov	r12,r4
80007948:	fe b0 f3 2c 	rcall	80005fa0 <__sprint_r>
8000794c:	e0 81 02 bb 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007950:	fa c3 f9 e0 	sub	r3,sp,-1568
80007954:	40 66       	lddsp	r6,sp[0x18]
80007956:	20 16       	sub	r6,1
80007958:	58 06       	cp.w	r6,0
8000795a:	e0 89 00 1d 	brgt	80007994 <_vfprintf_r+0x19d8>
8000795e:	e0 8f 02 47 	bral	80007dec <_vfprintf_r+0x1e30>
80007962:	2f 09       	sub	r9,-16
80007964:	2f f8       	sub	r8,-1
80007966:	fb 49 06 90 	st.w	sp[1680],r9
8000796a:	87 02       	st.w	r3[0x0],r2
8000796c:	87 10       	st.w	r3[0x4],r0
8000796e:	fb 48 06 8c 	st.w	sp[1676],r8
80007972:	58 78       	cp.w	r8,7
80007974:	e0 89 00 04 	brgt	8000797c <_vfprintf_r+0x19c0>
80007978:	2f 83       	sub	r3,-8
8000797a:	c0 b8       	rjmp	80007990 <_vfprintf_r+0x19d4>
8000797c:	fa ca f9 78 	sub	r10,sp,-1672
80007980:	02 9b       	mov	r11,r1
80007982:	08 9c       	mov	r12,r4
80007984:	fe b0 f3 0e 	rcall	80005fa0 <__sprint_r>
80007988:	e0 81 02 9d 	brne	80007ec2 <_vfprintf_r+0x1f06>
8000798c:	fa c3 f9 e0 	sub	r3,sp,-1568
80007990:	21 06       	sub	r6,16
80007992:	c0 48       	rjmp	8000799a <_vfprintf_r+0x19de>
80007994:	fe c2 c0 64 	sub	r2,pc,-16284
80007998:	31 00       	mov	r0,16
8000799a:	fa f9 06 90 	ld.w	r9,sp[1680]
8000799e:	fa f8 06 8c 	ld.w	r8,sp[1676]
800079a2:	fe ca c0 72 	sub	r10,pc,-16270
800079a6:	59 06       	cp.w	r6,16
800079a8:	fe 99 ff dd 	brgt	80007962 <_vfprintf_r+0x19a6>
800079ac:	0c 09       	add	r9,r6
800079ae:	87 0a       	st.w	r3[0x0],r10
800079b0:	fb 49 06 90 	st.w	sp[1680],r9
800079b4:	2f f8       	sub	r8,-1
800079b6:	87 16       	st.w	r3[0x4],r6
800079b8:	c5 39       	rjmp	80007c5e <_vfprintf_r+0x1ca2>
800079ba:	fa fa 06 ac 	ld.w	r10,sp[1708]
800079be:	58 0a       	cp.w	r10,0
800079c0:	e0 89 00 92 	brgt	80007ae4 <_vfprintf_r+0x1b28>
800079c4:	fa f8 06 90 	ld.w	r8,sp[1680]
800079c8:	fe c9 c0 ac 	sub	r9,pc,-16212
800079cc:	2f f8       	sub	r8,-1
800079ce:	87 09       	st.w	r3[0x0],r9
800079d0:	fb 48 06 90 	st.w	sp[1680],r8
800079d4:	30 19       	mov	r9,1
800079d6:	fa f8 06 8c 	ld.w	r8,sp[1676]
800079da:	87 19       	st.w	r3[0x4],r9
800079dc:	2f f8       	sub	r8,-1
800079de:	fb 48 06 8c 	st.w	sp[1676],r8
800079e2:	58 78       	cp.w	r8,7
800079e4:	e0 89 00 04 	brgt	800079ec <_vfprintf_r+0x1a30>
800079e8:	2f 83       	sub	r3,-8
800079ea:	c0 b8       	rjmp	80007a00 <_vfprintf_r+0x1a44>
800079ec:	fa ca f9 78 	sub	r10,sp,-1672
800079f0:	02 9b       	mov	r11,r1
800079f2:	08 9c       	mov	r12,r4
800079f4:	fe b0 f2 d6 	rcall	80005fa0 <__sprint_r>
800079f8:	e0 81 02 65 	brne	80007ec2 <_vfprintf_r+0x1f06>
800079fc:	fa c3 f9 e0 	sub	r3,sp,-1568
80007a00:	fa f8 06 ac 	ld.w	r8,sp[1708]
80007a04:	58 08       	cp.w	r8,0
80007a06:	c0 81       	brne	80007a16 <_vfprintf_r+0x1a5a>
80007a08:	40 6a       	lddsp	r10,sp[0x18]
80007a0a:	58 0a       	cp.w	r10,0
80007a0c:	c0 51       	brne	80007a16 <_vfprintf_r+0x1a5a>
80007a0e:	ed b5 00 00 	bld	r5,0x0
80007a12:	e0 81 01 ed 	brne	80007dec <_vfprintf_r+0x1e30>
80007a16:	40 c9       	lddsp	r9,sp[0x30]
80007a18:	fa f8 06 90 	ld.w	r8,sp[1680]
80007a1c:	2f f8       	sub	r8,-1
80007a1e:	87 09       	st.w	r3[0x0],r9
80007a20:	fb 48 06 90 	st.w	sp[1680],r8
80007a24:	30 19       	mov	r9,1
80007a26:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007a2a:	87 19       	st.w	r3[0x4],r9
80007a2c:	2f f8       	sub	r8,-1
80007a2e:	fb 48 06 8c 	st.w	sp[1676],r8
80007a32:	58 78       	cp.w	r8,7
80007a34:	e0 89 00 04 	brgt	80007a3c <_vfprintf_r+0x1a80>
80007a38:	2f 83       	sub	r3,-8
80007a3a:	c0 b8       	rjmp	80007a50 <_vfprintf_r+0x1a94>
80007a3c:	fa ca f9 78 	sub	r10,sp,-1672
80007a40:	02 9b       	mov	r11,r1
80007a42:	08 9c       	mov	r12,r4
80007a44:	fe b0 f2 ae 	rcall	80005fa0 <__sprint_r>
80007a48:	e0 81 02 3d 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007a4c:	fa c3 f9 e0 	sub	r3,sp,-1568
80007a50:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007a54:	5c 32       	neg	r2
80007a56:	58 02       	cp.w	r2,0
80007a58:	e0 89 00 1d 	brgt	80007a92 <_vfprintf_r+0x1ad6>
80007a5c:	c3 d8       	rjmp	80007ad6 <_vfprintf_r+0x1b1a>
80007a5e:	2f 09       	sub	r9,-16
80007a60:	2f f8       	sub	r8,-1
80007a62:	31 0e       	mov	lr,16
80007a64:	fb 49 06 90 	st.w	sp[1680],r9
80007a68:	87 00       	st.w	r3[0x0],r0
80007a6a:	87 1e       	st.w	r3[0x4],lr
80007a6c:	fb 48 06 8c 	st.w	sp[1676],r8
80007a70:	58 78       	cp.w	r8,7
80007a72:	e0 89 00 04 	brgt	80007a7a <_vfprintf_r+0x1abe>
80007a76:	2f 83       	sub	r3,-8
80007a78:	c0 b8       	rjmp	80007a8e <_vfprintf_r+0x1ad2>
80007a7a:	fa ca f9 78 	sub	r10,sp,-1672
80007a7e:	02 9b       	mov	r11,r1
80007a80:	08 9c       	mov	r12,r4
80007a82:	fe b0 f2 8f 	rcall	80005fa0 <__sprint_r>
80007a86:	e0 81 02 1e 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007a8a:	fa c3 f9 e0 	sub	r3,sp,-1568
80007a8e:	21 02       	sub	r2,16
80007a90:	c0 38       	rjmp	80007a96 <_vfprintf_r+0x1ada>
80007a92:	fe c0 c1 62 	sub	r0,pc,-16030
80007a96:	fa f9 06 90 	ld.w	r9,sp[1680]
80007a9a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007a9e:	fe ca c1 6e 	sub	r10,pc,-16018
80007aa2:	59 02       	cp.w	r2,16
80007aa4:	fe 99 ff dd 	brgt	80007a5e <_vfprintf_r+0x1aa2>
80007aa8:	04 09       	add	r9,r2
80007aaa:	2f f8       	sub	r8,-1
80007aac:	87 0a       	st.w	r3[0x0],r10
80007aae:	fb 49 06 90 	st.w	sp[1680],r9
80007ab2:	87 12       	st.w	r3[0x4],r2
80007ab4:	fb 48 06 8c 	st.w	sp[1676],r8
80007ab8:	58 78       	cp.w	r8,7
80007aba:	e0 89 00 04 	brgt	80007ac2 <_vfprintf_r+0x1b06>
80007abe:	2f 83       	sub	r3,-8
80007ac0:	c0 b8       	rjmp	80007ad6 <_vfprintf_r+0x1b1a>
80007ac2:	fa ca f9 78 	sub	r10,sp,-1672
80007ac6:	02 9b       	mov	r11,r1
80007ac8:	08 9c       	mov	r12,r4
80007aca:	fe b0 f2 6b 	rcall	80005fa0 <__sprint_r>
80007ace:	e0 81 01 fa 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007ad2:	fa c3 f9 e0 	sub	r3,sp,-1568
80007ad6:	40 6c       	lddsp	r12,sp[0x18]
80007ad8:	fa f8 06 90 	ld.w	r8,sp[1680]
80007adc:	87 06       	st.w	r3[0x0],r6
80007ade:	87 1c       	st.w	r3[0x4],r12
80007ae0:	18 08       	add	r8,r12
80007ae2:	cb 98       	rjmp	80007c54 <_vfprintf_r+0x1c98>
80007ae4:	fa f9 06 90 	ld.w	r9,sp[1680]
80007ae8:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007aec:	40 6b       	lddsp	r11,sp[0x18]
80007aee:	16 3a       	cp.w	r10,r11
80007af0:	c6 f5       	brlt	80007bce <_vfprintf_r+0x1c12>
80007af2:	16 09       	add	r9,r11
80007af4:	2f f8       	sub	r8,-1
80007af6:	87 06       	st.w	r3[0x0],r6
80007af8:	fb 49 06 90 	st.w	sp[1680],r9
80007afc:	87 1b       	st.w	r3[0x4],r11
80007afe:	fb 48 06 8c 	st.w	sp[1676],r8
80007b02:	58 78       	cp.w	r8,7
80007b04:	e0 89 00 04 	brgt	80007b0c <_vfprintf_r+0x1b50>
80007b08:	2f 83       	sub	r3,-8
80007b0a:	c0 b8       	rjmp	80007b20 <_vfprintf_r+0x1b64>
80007b0c:	fa ca f9 78 	sub	r10,sp,-1672
80007b10:	02 9b       	mov	r11,r1
80007b12:	08 9c       	mov	r12,r4
80007b14:	fe b0 f2 46 	rcall	80005fa0 <__sprint_r>
80007b18:	e0 81 01 d5 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007b1c:	fa c3 f9 e0 	sub	r3,sp,-1568
80007b20:	fa f6 06 ac 	ld.w	r6,sp[1708]
80007b24:	40 6a       	lddsp	r10,sp[0x18]
80007b26:	14 16       	sub	r6,r10
80007b28:	58 06       	cp.w	r6,0
80007b2a:	e0 89 00 1c 	brgt	80007b62 <_vfprintf_r+0x1ba6>
80007b2e:	c3 d8       	rjmp	80007ba8 <_vfprintf_r+0x1bec>
80007b30:	2f 09       	sub	r9,-16
80007b32:	2f f8       	sub	r8,-1
80007b34:	fb 49 06 90 	st.w	sp[1680],r9
80007b38:	87 02       	st.w	r3[0x0],r2
80007b3a:	87 10       	st.w	r3[0x4],r0
80007b3c:	fb 48 06 8c 	st.w	sp[1676],r8
80007b40:	58 78       	cp.w	r8,7
80007b42:	e0 89 00 04 	brgt	80007b4a <_vfprintf_r+0x1b8e>
80007b46:	2f 83       	sub	r3,-8
80007b48:	c0 b8       	rjmp	80007b5e <_vfprintf_r+0x1ba2>
80007b4a:	fa ca f9 78 	sub	r10,sp,-1672
80007b4e:	02 9b       	mov	r11,r1
80007b50:	08 9c       	mov	r12,r4
80007b52:	fe b0 f2 27 	rcall	80005fa0 <__sprint_r>
80007b56:	e0 81 01 b6 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007b5a:	fa c3 f9 e0 	sub	r3,sp,-1568
80007b5e:	21 06       	sub	r6,16
80007b60:	c0 48       	rjmp	80007b68 <_vfprintf_r+0x1bac>
80007b62:	fe c2 c2 32 	sub	r2,pc,-15822
80007b66:	31 00       	mov	r0,16
80007b68:	fa f9 06 90 	ld.w	r9,sp[1680]
80007b6c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007b70:	fe ca c2 40 	sub	r10,pc,-15808
80007b74:	59 06       	cp.w	r6,16
80007b76:	fe 99 ff dd 	brgt	80007b30 <_vfprintf_r+0x1b74>
80007b7a:	0c 09       	add	r9,r6
80007b7c:	2f f8       	sub	r8,-1
80007b7e:	87 0a       	st.w	r3[0x0],r10
80007b80:	fb 49 06 90 	st.w	sp[1680],r9
80007b84:	87 16       	st.w	r3[0x4],r6
80007b86:	fb 48 06 8c 	st.w	sp[1676],r8
80007b8a:	58 78       	cp.w	r8,7
80007b8c:	e0 89 00 04 	brgt	80007b94 <_vfprintf_r+0x1bd8>
80007b90:	2f 83       	sub	r3,-8
80007b92:	c0 b8       	rjmp	80007ba8 <_vfprintf_r+0x1bec>
80007b94:	fa ca f9 78 	sub	r10,sp,-1672
80007b98:	02 9b       	mov	r11,r1
80007b9a:	08 9c       	mov	r12,r4
80007b9c:	fe b0 f2 02 	rcall	80005fa0 <__sprint_r>
80007ba0:	e0 81 01 91 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007ba4:	fa c3 f9 e0 	sub	r3,sp,-1568
80007ba8:	ed b5 00 00 	bld	r5,0x0
80007bac:	e0 81 01 20 	brne	80007dec <_vfprintf_r+0x1e30>
80007bb0:	40 c9       	lddsp	r9,sp[0x30]
80007bb2:	fa f8 06 90 	ld.w	r8,sp[1680]
80007bb6:	2f f8       	sub	r8,-1
80007bb8:	87 09       	st.w	r3[0x0],r9
80007bba:	fb 48 06 90 	st.w	sp[1680],r8
80007bbe:	30 19       	mov	r9,1
80007bc0:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007bc4:	87 19       	st.w	r3[0x4],r9
80007bc6:	2f f8       	sub	r8,-1
80007bc8:	fb 48 06 8c 	st.w	sp[1676],r8
80007bcc:	c0 29       	rjmp	80007dd0 <_vfprintf_r+0x1e14>
80007bce:	14 09       	add	r9,r10
80007bd0:	2f f8       	sub	r8,-1
80007bd2:	fb 49 06 90 	st.w	sp[1680],r9
80007bd6:	87 06       	st.w	r3[0x0],r6
80007bd8:	87 1a       	st.w	r3[0x4],r10
80007bda:	fb 48 06 8c 	st.w	sp[1676],r8
80007bde:	58 78       	cp.w	r8,7
80007be0:	e0 89 00 04 	brgt	80007be8 <_vfprintf_r+0x1c2c>
80007be4:	2f 83       	sub	r3,-8
80007be6:	c0 b8       	rjmp	80007bfc <_vfprintf_r+0x1c40>
80007be8:	fa ca f9 78 	sub	r10,sp,-1672
80007bec:	02 9b       	mov	r11,r1
80007bee:	08 9c       	mov	r12,r4
80007bf0:	fe b0 f1 d8 	rcall	80005fa0 <__sprint_r>
80007bf4:	e0 81 01 67 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007bf8:	fa c3 f9 e0 	sub	r3,sp,-1568
80007bfc:	40 c8       	lddsp	r8,sp[0x30]
80007bfe:	87 08       	st.w	r3[0x0],r8
80007c00:	fa f8 06 90 	ld.w	r8,sp[1680]
80007c04:	2f f8       	sub	r8,-1
80007c06:	30 19       	mov	r9,1
80007c08:	fb 48 06 90 	st.w	sp[1680],r8
80007c0c:	87 19       	st.w	r3[0x4],r9
80007c0e:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007c12:	2f f8       	sub	r8,-1
80007c14:	fb 48 06 8c 	st.w	sp[1676],r8
80007c18:	fa f2 06 ac 	ld.w	r2,sp[1708]
80007c1c:	58 78       	cp.w	r8,7
80007c1e:	e0 89 00 04 	brgt	80007c26 <_vfprintf_r+0x1c6a>
80007c22:	2f 83       	sub	r3,-8
80007c24:	c0 b8       	rjmp	80007c3a <_vfprintf_r+0x1c7e>
80007c26:	fa ca f9 78 	sub	r10,sp,-1672
80007c2a:	02 9b       	mov	r11,r1
80007c2c:	08 9c       	mov	r12,r4
80007c2e:	fe b0 f1 b9 	rcall	80005fa0 <__sprint_r>
80007c32:	e0 81 01 48 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007c36:	fa c3 f9 e0 	sub	r3,sp,-1568
80007c3a:	04 06       	add	r6,r2
80007c3c:	fa f8 06 ac 	ld.w	r8,sp[1708]
80007c40:	87 06       	st.w	r3[0x0],r6
80007c42:	fa f9 06 90 	ld.w	r9,sp[1680]
80007c46:	40 66       	lddsp	r6,sp[0x18]
80007c48:	40 6e       	lddsp	lr,sp[0x18]
80007c4a:	10 16       	sub	r6,r8
80007c4c:	f2 08 01 08 	sub	r8,r9,r8
80007c50:	87 16       	st.w	r3[0x4],r6
80007c52:	1c 08       	add	r8,lr
80007c54:	fb 48 06 90 	st.w	sp[1680],r8
80007c58:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007c5c:	2f f8       	sub	r8,-1
80007c5e:	fb 48 06 8c 	st.w	sp[1676],r8
80007c62:	cb 78       	rjmp	80007dd0 <_vfprintf_r+0x1e14>
80007c64:	40 6c       	lddsp	r12,sp[0x18]
80007c66:	58 1c       	cp.w	r12,1
80007c68:	e0 89 00 06 	brgt	80007c74 <_vfprintf_r+0x1cb8>
80007c6c:	ed b5 00 00 	bld	r5,0x0
80007c70:	e0 81 00 85 	brne	80007d7a <_vfprintf_r+0x1dbe>
80007c74:	fa f8 06 90 	ld.w	r8,sp[1680]
80007c78:	2f f8       	sub	r8,-1
80007c7a:	30 19       	mov	r9,1
80007c7c:	fb 48 06 90 	st.w	sp[1680],r8
80007c80:	87 06       	st.w	r3[0x0],r6
80007c82:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007c86:	87 19       	st.w	r3[0x4],r9
80007c88:	2f f8       	sub	r8,-1
80007c8a:	fb 48 06 8c 	st.w	sp[1676],r8
80007c8e:	58 78       	cp.w	r8,7
80007c90:	e0 89 00 04 	brgt	80007c98 <_vfprintf_r+0x1cdc>
80007c94:	2f 83       	sub	r3,-8
80007c96:	c0 b8       	rjmp	80007cac <_vfprintf_r+0x1cf0>
80007c98:	fa ca f9 78 	sub	r10,sp,-1672
80007c9c:	02 9b       	mov	r11,r1
80007c9e:	08 9c       	mov	r12,r4
80007ca0:	fe b0 f1 80 	rcall	80005fa0 <__sprint_r>
80007ca4:	e0 81 01 0f 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007ca8:	fa c3 f9 e0 	sub	r3,sp,-1568
80007cac:	fa f8 06 90 	ld.w	r8,sp[1680]
80007cb0:	2f f8       	sub	r8,-1
80007cb2:	40 cb       	lddsp	r11,sp[0x30]
80007cb4:	fb 48 06 90 	st.w	sp[1680],r8
80007cb8:	30 19       	mov	r9,1
80007cba:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007cbe:	87 0b       	st.w	r3[0x0],r11
80007cc0:	2f f8       	sub	r8,-1
80007cc2:	87 19       	st.w	r3[0x4],r9
80007cc4:	fb 48 06 8c 	st.w	sp[1676],r8
80007cc8:	58 78       	cp.w	r8,7
80007cca:	e0 89 00 05 	brgt	80007cd4 <_vfprintf_r+0x1d18>
80007cce:	2f 83       	sub	r3,-8
80007cd0:	c0 c8       	rjmp	80007ce8 <_vfprintf_r+0x1d2c>
80007cd2:	d7 03       	nop
80007cd4:	fa ca f9 78 	sub	r10,sp,-1672
80007cd8:	02 9b       	mov	r11,r1
80007cda:	08 9c       	mov	r12,r4
80007cdc:	fe b0 f1 62 	rcall	80005fa0 <__sprint_r>
80007ce0:	e0 81 00 f1 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007ce4:	fa c3 f9 e0 	sub	r3,sp,-1568
80007ce8:	30 08       	mov	r8,0
80007cea:	30 09       	mov	r9,0
80007cec:	40 5b       	lddsp	r11,sp[0x14]
80007cee:	40 7a       	lddsp	r10,sp[0x1c]
80007cf0:	e0 a0 17 48 	rcall	8000ab80 <__avr32_f64_cmp_eq>
80007cf4:	40 68       	lddsp	r8,sp[0x18]
80007cf6:	20 18       	sub	r8,1
80007cf8:	58 0c       	cp.w	r12,0
80007cfa:	c0 d1       	brne	80007d14 <_vfprintf_r+0x1d58>
80007cfc:	2f f6       	sub	r6,-1
80007cfe:	87 18       	st.w	r3[0x4],r8
80007d00:	87 06       	st.w	r3[0x0],r6
80007d02:	fa f6 06 90 	ld.w	r6,sp[1680]
80007d06:	10 06       	add	r6,r8
80007d08:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007d0c:	fb 46 06 90 	st.w	sp[1680],r6
80007d10:	2f f8       	sub	r8,-1
80007d12:	c3 18       	rjmp	80007d74 <_vfprintf_r+0x1db8>
80007d14:	10 96       	mov	r6,r8
80007d16:	58 08       	cp.w	r8,0
80007d18:	e0 89 00 1c 	brgt	80007d50 <_vfprintf_r+0x1d94>
80007d1c:	c4 b8       	rjmp	80007db2 <_vfprintf_r+0x1df6>
80007d1e:	2f 09       	sub	r9,-16
80007d20:	2f f8       	sub	r8,-1
80007d22:	fb 49 06 90 	st.w	sp[1680],r9
80007d26:	87 02       	st.w	r3[0x0],r2
80007d28:	87 10       	st.w	r3[0x4],r0
80007d2a:	fb 48 06 8c 	st.w	sp[1676],r8
80007d2e:	58 78       	cp.w	r8,7
80007d30:	e0 89 00 04 	brgt	80007d38 <_vfprintf_r+0x1d7c>
80007d34:	2f 83       	sub	r3,-8
80007d36:	c0 b8       	rjmp	80007d4c <_vfprintf_r+0x1d90>
80007d38:	fa ca f9 78 	sub	r10,sp,-1672
80007d3c:	02 9b       	mov	r11,r1
80007d3e:	08 9c       	mov	r12,r4
80007d40:	fe b0 f1 30 	rcall	80005fa0 <__sprint_r>
80007d44:	e0 81 00 bf 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007d48:	fa c3 f9 e0 	sub	r3,sp,-1568
80007d4c:	21 06       	sub	r6,16
80007d4e:	c0 48       	rjmp	80007d56 <_vfprintf_r+0x1d9a>
80007d50:	fe c2 c4 20 	sub	r2,pc,-15328
80007d54:	31 00       	mov	r0,16
80007d56:	fa f9 06 90 	ld.w	r9,sp[1680]
80007d5a:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007d5e:	fe ca c4 2e 	sub	r10,pc,-15314
80007d62:	59 06       	cp.w	r6,16
80007d64:	fe 99 ff dd 	brgt	80007d1e <_vfprintf_r+0x1d62>
80007d68:	0c 09       	add	r9,r6
80007d6a:	87 0a       	st.w	r3[0x0],r10
80007d6c:	fb 49 06 90 	st.w	sp[1680],r9
80007d70:	2f f8       	sub	r8,-1
80007d72:	87 16       	st.w	r3[0x4],r6
80007d74:	fb 48 06 8c 	st.w	sp[1676],r8
80007d78:	c0 e8       	rjmp	80007d94 <_vfprintf_r+0x1dd8>
80007d7a:	fa f8 06 90 	ld.w	r8,sp[1680]
80007d7e:	2f f8       	sub	r8,-1
80007d80:	30 19       	mov	r9,1
80007d82:	fb 48 06 90 	st.w	sp[1680],r8
80007d86:	87 06       	st.w	r3[0x0],r6
80007d88:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007d8c:	87 19       	st.w	r3[0x4],r9
80007d8e:	2f f8       	sub	r8,-1
80007d90:	fb 48 06 8c 	st.w	sp[1676],r8
80007d94:	58 78       	cp.w	r8,7
80007d96:	e0 89 00 04 	brgt	80007d9e <_vfprintf_r+0x1de2>
80007d9a:	2f 83       	sub	r3,-8
80007d9c:	c0 b8       	rjmp	80007db2 <_vfprintf_r+0x1df6>
80007d9e:	fa ca f9 78 	sub	r10,sp,-1672
80007da2:	02 9b       	mov	r11,r1
80007da4:	08 9c       	mov	r12,r4
80007da6:	fe b0 f0 fd 	rcall	80005fa0 <__sprint_r>
80007daa:	e0 81 00 8c 	brne	80007ec2 <_vfprintf_r+0x1f06>
80007dae:	fa c3 f9 e0 	sub	r3,sp,-1568
80007db2:	40 ea       	lddsp	r10,sp[0x38]
80007db4:	fa f8 06 90 	ld.w	r8,sp[1680]
80007db8:	14 08       	add	r8,r10
80007dba:	fa c9 f9 64 	sub	r9,sp,-1692
80007dbe:	fb 48 06 90 	st.w	sp[1680],r8
80007dc2:	87 1a       	st.w	r3[0x4],r10
80007dc4:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007dc8:	87 09       	st.w	r3[0x0],r9
80007dca:	2f f8       	sub	r8,-1
80007dcc:	fb 48 06 8c 	st.w	sp[1676],r8
80007dd0:	58 78       	cp.w	r8,7
80007dd2:	e0 89 00 04 	brgt	80007dda <_vfprintf_r+0x1e1e>
80007dd6:	2f 83       	sub	r3,-8
80007dd8:	c0 a8       	rjmp	80007dec <_vfprintf_r+0x1e30>
80007dda:	fa ca f9 78 	sub	r10,sp,-1672
80007dde:	02 9b       	mov	r11,r1
80007de0:	08 9c       	mov	r12,r4
80007de2:	fe b0 f0 df 	rcall	80005fa0 <__sprint_r>
80007de6:	c6 e1       	brne	80007ec2 <_vfprintf_r+0x1f06>
80007de8:	fa c3 f9 e0 	sub	r3,sp,-1568
80007dec:	e2 15 00 04 	andl	r5,0x4,COH
80007df0:	c3 f0       	breq	80007e6e <_vfprintf_r+0x1eb2>
80007df2:	40 86       	lddsp	r6,sp[0x20]
80007df4:	40 39       	lddsp	r9,sp[0xc]
80007df6:	12 16       	sub	r6,r9
80007df8:	58 06       	cp.w	r6,0
80007dfa:	e0 89 00 1a 	brgt	80007e2e <_vfprintf_r+0x1e72>
80007dfe:	c3 88       	rjmp	80007e6e <_vfprintf_r+0x1eb2>
80007e00:	2f 09       	sub	r9,-16
80007e02:	2f f8       	sub	r8,-1
80007e04:	fb 49 06 90 	st.w	sp[1680],r9
80007e08:	87 05       	st.w	r3[0x0],r5
80007e0a:	87 12       	st.w	r3[0x4],r2
80007e0c:	fb 48 06 8c 	st.w	sp[1676],r8
80007e10:	58 78       	cp.w	r8,7
80007e12:	e0 89 00 04 	brgt	80007e1a <_vfprintf_r+0x1e5e>
80007e16:	2f 83       	sub	r3,-8
80007e18:	c0 98       	rjmp	80007e2a <_vfprintf_r+0x1e6e>
80007e1a:	00 9a       	mov	r10,r0
80007e1c:	02 9b       	mov	r11,r1
80007e1e:	08 9c       	mov	r12,r4
80007e20:	fe b0 f0 c0 	rcall	80005fa0 <__sprint_r>
80007e24:	c4 f1       	brne	80007ec2 <_vfprintf_r+0x1f06>
80007e26:	fa c3 f9 e0 	sub	r3,sp,-1568
80007e2a:	21 06       	sub	r6,16
80007e2c:	c0 68       	rjmp	80007e38 <_vfprintf_r+0x1e7c>
80007e2e:	fe c5 c5 0e 	sub	r5,pc,-15090
80007e32:	31 02       	mov	r2,16
80007e34:	fa c0 f9 78 	sub	r0,sp,-1672
80007e38:	fa f9 06 90 	ld.w	r9,sp[1680]
80007e3c:	fa f8 06 8c 	ld.w	r8,sp[1676]
80007e40:	fe ca c5 20 	sub	r10,pc,-15072
80007e44:	59 06       	cp.w	r6,16
80007e46:	fe 99 ff dd 	brgt	80007e00 <_vfprintf_r+0x1e44>
80007e4a:	0c 09       	add	r9,r6
80007e4c:	2f f8       	sub	r8,-1
80007e4e:	87 0a       	st.w	r3[0x0],r10
80007e50:	87 16       	st.w	r3[0x4],r6
80007e52:	fb 49 06 90 	st.w	sp[1680],r9
80007e56:	fb 48 06 8c 	st.w	sp[1676],r8
80007e5a:	58 78       	cp.w	r8,7
80007e5c:	e0 8a 00 09 	brle	80007e6e <_vfprintf_r+0x1eb2>
80007e60:	fa ca f9 78 	sub	r10,sp,-1672
80007e64:	02 9b       	mov	r11,r1
80007e66:	08 9c       	mov	r12,r4
80007e68:	fe b0 f0 9c 	rcall	80005fa0 <__sprint_r>
80007e6c:	c2 b1       	brne	80007ec2 <_vfprintf_r+0x1f06>
80007e6e:	40 bc       	lddsp	r12,sp[0x2c]
80007e70:	40 36       	lddsp	r6,sp[0xc]
80007e72:	40 8e       	lddsp	lr,sp[0x20]
80007e74:	ec 0e 0c 48 	max	r8,r6,lr
80007e78:	10 0c       	add	r12,r8
80007e7a:	50 bc       	stdsp	sp[0x2c],r12
80007e7c:	fa f8 06 90 	ld.w	r8,sp[1680]
80007e80:	58 08       	cp.w	r8,0
80007e82:	c0 80       	breq	80007e92 <_vfprintf_r+0x1ed6>
80007e84:	fa ca f9 78 	sub	r10,sp,-1672
80007e88:	02 9b       	mov	r11,r1
80007e8a:	08 9c       	mov	r12,r4
80007e8c:	fe b0 f0 8a 	rcall	80005fa0 <__sprint_r>
80007e90:	c1 91       	brne	80007ec2 <_vfprintf_r+0x1f06>
80007e92:	30 08       	mov	r8,0
80007e94:	fa c3 f9 e0 	sub	r3,sp,-1568
80007e98:	fb 48 06 8c 	st.w	sp[1676],r8
80007e9c:	fe 9f f1 1d 	bral	800060d6 <_vfprintf_r+0x11a>
80007ea0:	08 95       	mov	r5,r4
80007ea2:	fa f8 06 90 	ld.w	r8,sp[1680]
80007ea6:	58 08       	cp.w	r8,0
80007ea8:	c0 80       	breq	80007eb8 <_vfprintf_r+0x1efc>
80007eaa:	08 9c       	mov	r12,r4
80007eac:	fa ca f9 78 	sub	r10,sp,-1672
80007eb0:	02 9b       	mov	r11,r1
80007eb2:	fe b0 f0 77 	rcall	80005fa0 <__sprint_r>
80007eb6:	c0 61       	brne	80007ec2 <_vfprintf_r+0x1f06>
80007eb8:	30 08       	mov	r8,0
80007eba:	fb 48 06 8c 	st.w	sp[1676],r8
80007ebe:	c0 28       	rjmp	80007ec2 <_vfprintf_r+0x1f06>
80007ec0:	40 41       	lddsp	r1,sp[0x10]
80007ec2:	82 68       	ld.sh	r8,r1[0xc]
80007ec4:	ed b8 00 06 	bld	r8,0x6
80007ec8:	c0 31       	brne	80007ece <_vfprintf_r+0x1f12>
80007eca:	3f fb       	mov	r11,-1
80007ecc:	50 bb       	stdsp	sp[0x2c],r11
80007ece:	40 bc       	lddsp	r12,sp[0x2c]
80007ed0:	fe 3d f9 44 	sub	sp,-1724
80007ed4:	d8 32       	popm	r0-r7,pc
80007ed6:	d7 03       	nop

80007ed8 <__swsetup_r>:
80007ed8:	d4 21       	pushm	r4-r7,lr
80007eda:	e0 68 01 e4 	mov	r8,484
80007ede:	18 96       	mov	r6,r12
80007ee0:	16 97       	mov	r7,r11
80007ee2:	70 0c       	ld.w	r12,r8[0x0]
80007ee4:	58 0c       	cp.w	r12,0
80007ee6:	c0 60       	breq	80007ef2 <__swsetup_r+0x1a>
80007ee8:	78 68       	ld.w	r8,r12[0x18]
80007eea:	58 08       	cp.w	r8,0
80007eec:	c0 31       	brne	80007ef2 <__swsetup_r+0x1a>
80007eee:	e0 a0 07 c5 	rcall	80008e78 <__sinit>
80007ef2:	fe c8 c3 9e 	sub	r8,pc,-15458
80007ef6:	10 37       	cp.w	r7,r8
80007ef8:	c0 61       	brne	80007f04 <__swsetup_r+0x2c>
80007efa:	e0 68 01 e4 	mov	r8,484
80007efe:	70 08       	ld.w	r8,r8[0x0]
80007f00:	70 07       	ld.w	r7,r8[0x0]
80007f02:	c1 28       	rjmp	80007f26 <__swsetup_r+0x4e>
80007f04:	fe c8 c3 90 	sub	r8,pc,-15472
80007f08:	10 37       	cp.w	r7,r8
80007f0a:	c0 61       	brne	80007f16 <__swsetup_r+0x3e>
80007f0c:	e0 68 01 e4 	mov	r8,484
80007f10:	70 08       	ld.w	r8,r8[0x0]
80007f12:	70 17       	ld.w	r7,r8[0x4]
80007f14:	c0 98       	rjmp	80007f26 <__swsetup_r+0x4e>
80007f16:	fe c8 c3 82 	sub	r8,pc,-15486
80007f1a:	10 37       	cp.w	r7,r8
80007f1c:	c0 51       	brne	80007f26 <__swsetup_r+0x4e>
80007f1e:	e0 68 01 e4 	mov	r8,484
80007f22:	70 08       	ld.w	r8,r8[0x0]
80007f24:	70 27       	ld.w	r7,r8[0x8]
80007f26:	8e 68       	ld.sh	r8,r7[0xc]
80007f28:	ed b8 00 03 	bld	r8,0x3
80007f2c:	c1 e0       	breq	80007f68 <__swsetup_r+0x90>
80007f2e:	ed b8 00 04 	bld	r8,0x4
80007f32:	c3 e1       	brne	80007fae <__swsetup_r+0xd6>
80007f34:	ed b8 00 02 	bld	r8,0x2
80007f38:	c1 51       	brne	80007f62 <__swsetup_r+0x8a>
80007f3a:	6e db       	ld.w	r11,r7[0x34]
80007f3c:	58 0b       	cp.w	r11,0
80007f3e:	c0 a0       	breq	80007f52 <__swsetup_r+0x7a>
80007f40:	ee c8 ff bc 	sub	r8,r7,-68
80007f44:	10 3b       	cp.w	r11,r8
80007f46:	c0 40       	breq	80007f4e <__swsetup_r+0x76>
80007f48:	0c 9c       	mov	r12,r6
80007f4a:	e0 a0 08 31 	rcall	80008fac <_free_r>
80007f4e:	30 08       	mov	r8,0
80007f50:	8f d8       	st.w	r7[0x34],r8
80007f52:	8e 68       	ld.sh	r8,r7[0xc]
80007f54:	e0 18 ff db 	andl	r8,0xffdb
80007f58:	ae 68       	st.h	r7[0xc],r8
80007f5a:	30 08       	mov	r8,0
80007f5c:	8f 18       	st.w	r7[0x4],r8
80007f5e:	6e 48       	ld.w	r8,r7[0x10]
80007f60:	8f 08       	st.w	r7[0x0],r8
80007f62:	8e 68       	ld.sh	r8,r7[0xc]
80007f64:	a3 b8       	sbr	r8,0x3
80007f66:	ae 68       	st.h	r7[0xc],r8
80007f68:	6e 48       	ld.w	r8,r7[0x10]
80007f6a:	58 08       	cp.w	r8,0
80007f6c:	c0 b1       	brne	80007f82 <__swsetup_r+0xaa>
80007f6e:	8e 68       	ld.sh	r8,r7[0xc]
80007f70:	e2 18 02 80 	andl	r8,0x280,COH
80007f74:	e0 48 02 00 	cp.w	r8,512
80007f78:	c0 50       	breq	80007f82 <__swsetup_r+0xaa>
80007f7a:	0c 9c       	mov	r12,r6
80007f7c:	0e 9b       	mov	r11,r7
80007f7e:	e0 a0 0a 51 	rcall	80009420 <__smakebuf_r>
80007f82:	8e 69       	ld.sh	r9,r7[0xc]
80007f84:	f1 d9 c0 01 	bfextu	r8,r9,0x0,0x1
80007f88:	c0 70       	breq	80007f96 <__swsetup_r+0xbe>
80007f8a:	30 08       	mov	r8,0
80007f8c:	8f 28       	st.w	r7[0x8],r8
80007f8e:	6e 58       	ld.w	r8,r7[0x14]
80007f90:	5c 38       	neg	r8
80007f92:	8f 68       	st.w	r7[0x18],r8
80007f94:	c0 68       	rjmp	80007fa0 <__swsetup_r+0xc8>
80007f96:	ed b9 00 01 	bld	r9,0x1
80007f9a:	c0 20       	breq	80007f9e <__swsetup_r+0xc6>
80007f9c:	6e 58       	ld.w	r8,r7[0x14]
80007f9e:	8f 28       	st.w	r7[0x8],r8
80007fa0:	6e 48       	ld.w	r8,r7[0x10]
80007fa2:	58 08       	cp.w	r8,0
80007fa4:	c0 61       	brne	80007fb0 <__swsetup_r+0xd8>
80007fa6:	8e 68       	ld.sh	r8,r7[0xc]
80007fa8:	ed b8 00 07 	bld	r8,0x7
80007fac:	c0 21       	brne	80007fb0 <__swsetup_r+0xd8>
80007fae:	dc 2a       	popm	r4-r7,pc,r12=-1
80007fb0:	d8 2a       	popm	r4-r7,pc,r12=0
80007fb2:	d7 03       	nop

80007fb4 <quorem>:
80007fb4:	d4 31       	pushm	r0-r7,lr
80007fb6:	20 2d       	sub	sp,8
80007fb8:	18 97       	mov	r7,r12
80007fba:	78 48       	ld.w	r8,r12[0x10]
80007fbc:	76 46       	ld.w	r6,r11[0x10]
80007fbe:	0c 38       	cp.w	r8,r6
80007fc0:	c0 34       	brge	80007fc6 <quorem+0x12>
80007fc2:	30 0c       	mov	r12,0
80007fc4:	c8 58       	rjmp	800080ce <quorem+0x11a>
80007fc6:	ec c2 ff fc 	sub	r2,r6,-4
80007fca:	f6 c3 ff ec 	sub	r3,r11,-20
80007fce:	f6 02 03 29 	ld.w	r9,r11[r2<<0x2]
80007fd2:	f8 02 03 2c 	ld.w	r12,r12[r2<<0x2]
80007fd6:	2f f9       	sub	r9,-1
80007fd8:	20 16       	sub	r6,1
80007fda:	f8 09 0d 08 	divu	r8,r12,r9
80007fde:	f6 02 00 22 	add	r2,r11,r2<<0x2
80007fe2:	ee c4 ff ec 	sub	r4,r7,-20
80007fe6:	10 95       	mov	r5,r8
80007fe8:	58 08       	cp.w	r8,0
80007fea:	c4 10       	breq	8000806c <quorem+0xb8>
80007fec:	30 09       	mov	r9,0
80007fee:	06 9a       	mov	r10,r3
80007ff0:	08 98       	mov	r8,r4
80007ff2:	12 91       	mov	r1,r9
80007ff4:	50 0b       	stdsp	sp[0x0],r11
80007ff6:	70 0e       	ld.w	lr,r8[0x0]
80007ff8:	b1 8e       	lsr	lr,0x10
80007ffa:	50 1e       	stdsp	sp[0x4],lr
80007ffc:	15 0e       	ld.w	lr,r10++
80007ffe:	fc 00 16 10 	lsr	r0,lr,0x10
80008002:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80008006:	ea 0e 03 41 	mac	r1,r5,lr
8000800a:	fd d1 c0 10 	bfextu	lr,r1,0x0,0x10
8000800e:	b1 81       	lsr	r1,0x10
80008010:	40 1b       	lddsp	r11,sp[0x4]
80008012:	ea 00 02 40 	mul	r0,r5,r0
80008016:	e2 00 00 00 	add	r0,r1,r0
8000801a:	e3 d0 c0 10 	bfextu	r1,r0,0x0,0x10
8000801e:	02 1b       	sub	r11,r1
80008020:	50 1b       	stdsp	sp[0x4],r11
80008022:	70 0b       	ld.w	r11,r8[0x0]
80008024:	e3 db c0 10 	bfextu	r1,r11,0x0,0x10
80008028:	02 09       	add	r9,r1
8000802a:	f2 0e 01 0e 	sub	lr,r9,lr
8000802e:	b0 1e       	st.h	r8[0x2],lr
80008030:	fc 09 14 10 	asr	r9,lr,0x10
80008034:	40 1e       	lddsp	lr,sp[0x4]
80008036:	fc 09 00 09 	add	r9,lr,r9
8000803a:	b0 09       	st.h	r8[0x0],r9
8000803c:	e0 01 16 10 	lsr	r1,r0,0x10
80008040:	2f c8       	sub	r8,-4
80008042:	b1 49       	asr	r9,0x10
80008044:	04 3a       	cp.w	r10,r2
80008046:	fe 98 ff d8 	brls	80007ff6 <quorem+0x42>
8000804a:	40 0b       	lddsp	r11,sp[0x0]
8000804c:	58 0c       	cp.w	r12,0
8000804e:	c0 f1       	brne	8000806c <quorem+0xb8>
80008050:	ec c8 ff fb 	sub	r8,r6,-5
80008054:	ee 08 00 28 	add	r8,r7,r8<<0x2
80008058:	c0 28       	rjmp	8000805c <quorem+0xa8>
8000805a:	20 16       	sub	r6,1
8000805c:	20 48       	sub	r8,4
8000805e:	08 38       	cp.w	r8,r4
80008060:	e0 88 00 05 	brls	8000806a <quorem+0xb6>
80008064:	70 09       	ld.w	r9,r8[0x0]
80008066:	58 09       	cp.w	r9,0
80008068:	cf 90       	breq	8000805a <quorem+0xa6>
8000806a:	8f 46       	st.w	r7[0x10],r6
8000806c:	0e 9c       	mov	r12,r7
8000806e:	e0 a0 0d 03 	rcall	80009a74 <__mcmp>
80008072:	c2 d5       	brlt	800080cc <quorem+0x118>
80008074:	2f f5       	sub	r5,-1
80008076:	08 98       	mov	r8,r4
80008078:	30 09       	mov	r9,0
8000807a:	07 0b       	ld.w	r11,r3++
8000807c:	f6 0a 16 10 	lsr	r10,r11,0x10
80008080:	70 0c       	ld.w	r12,r8[0x0]
80008082:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80008086:	f8 0e 16 10 	lsr	lr,r12,0x10
8000808a:	14 1e       	sub	lr,r10
8000808c:	f5 dc c0 10 	bfextu	r10,r12,0x0,0x10
80008090:	16 1a       	sub	r10,r11
80008092:	12 0a       	add	r10,r9
80008094:	b0 1a       	st.h	r8[0x2],r10
80008096:	b1 4a       	asr	r10,0x10
80008098:	fc 0a 00 09 	add	r9,lr,r10
8000809c:	b0 09       	st.h	r8[0x0],r9
8000809e:	2f c8       	sub	r8,-4
800080a0:	b1 49       	asr	r9,0x10
800080a2:	04 33       	cp.w	r3,r2
800080a4:	fe 98 ff eb 	brls	8000807a <quorem+0xc6>
800080a8:	ec c8 ff fb 	sub	r8,r6,-5
800080ac:	ee 08 03 29 	ld.w	r9,r7[r8<<0x2]
800080b0:	58 09       	cp.w	r9,0
800080b2:	c0 d1       	brne	800080cc <quorem+0x118>
800080b4:	ee 08 00 28 	add	r8,r7,r8<<0x2
800080b8:	c0 28       	rjmp	800080bc <quorem+0x108>
800080ba:	20 16       	sub	r6,1
800080bc:	20 48       	sub	r8,4
800080be:	08 38       	cp.w	r8,r4
800080c0:	e0 88 00 05 	brls	800080ca <quorem+0x116>
800080c4:	70 09       	ld.w	r9,r8[0x0]
800080c6:	58 09       	cp.w	r9,0
800080c8:	cf 90       	breq	800080ba <quorem+0x106>
800080ca:	8f 46       	st.w	r7[0x10],r6
800080cc:	0a 9c       	mov	r12,r5
800080ce:	2f ed       	sub	sp,-8
800080d0:	d8 32       	popm	r0-r7,pc
800080d2:	d7 03       	nop

800080d4 <_dtoa_r>:
800080d4:	d4 31       	pushm	r0-r7,lr
800080d6:	21 ad       	sub	sp,104
800080d8:	fa c4 ff 74 	sub	r4,sp,-140
800080dc:	18 97       	mov	r7,r12
800080de:	16 95       	mov	r5,r11
800080e0:	68 2c       	ld.w	r12,r4[0x8]
800080e2:	50 c9       	stdsp	sp[0x30],r9
800080e4:	68 16       	ld.w	r6,r4[0x4]
800080e6:	68 09       	ld.w	r9,r4[0x0]
800080e8:	50 e8       	stdsp	sp[0x38],r8
800080ea:	14 94       	mov	r4,r10
800080ec:	51 2c       	stdsp	sp[0x48],r12
800080ee:	fa e5 00 08 	st.d	sp[8],r4
800080f2:	51 59       	stdsp	sp[0x54],r9
800080f4:	6e 95       	ld.w	r5,r7[0x24]
800080f6:	58 05       	cp.w	r5,0
800080f8:	c0 91       	brne	8000810a <_dtoa_r+0x36>
800080fa:	31 0c       	mov	r12,16
800080fc:	e0 a0 09 f0 	rcall	800094dc <malloc>
80008100:	99 35       	st.w	r12[0xc],r5
80008102:	8f 9c       	st.w	r7[0x24],r12
80008104:	99 15       	st.w	r12[0x4],r5
80008106:	99 25       	st.w	r12[0x8],r5
80008108:	99 05       	st.w	r12[0x0],r5
8000810a:	6e 99       	ld.w	r9,r7[0x24]
8000810c:	72 08       	ld.w	r8,r9[0x0]
8000810e:	58 08       	cp.w	r8,0
80008110:	c0 f0       	breq	8000812e <_dtoa_r+0x5a>
80008112:	72 1a       	ld.w	r10,r9[0x4]
80008114:	91 1a       	st.w	r8[0x4],r10
80008116:	30 1a       	mov	r10,1
80008118:	72 19       	ld.w	r9,r9[0x4]
8000811a:	f4 09 09 49 	lsl	r9,r10,r9
8000811e:	10 9b       	mov	r11,r8
80008120:	91 29       	st.w	r8[0x8],r9
80008122:	0e 9c       	mov	r12,r7
80008124:	e0 a0 0c c2 	rcall	80009aa8 <_Bfree>
80008128:	6e 98       	ld.w	r8,r7[0x24]
8000812a:	30 09       	mov	r9,0
8000812c:	91 09       	st.w	r8[0x0],r9
8000812e:	40 28       	lddsp	r8,sp[0x8]
80008130:	10 94       	mov	r4,r8
80008132:	58 08       	cp.w	r8,0
80008134:	c0 64       	brge	80008140 <_dtoa_r+0x6c>
80008136:	f1 d8 c0 1f 	bfextu	r8,r8,0x0,0x1f
8000813a:	50 28       	stdsp	sp[0x8],r8
8000813c:	30 18       	mov	r8,1
8000813e:	c0 28       	rjmp	80008142 <_dtoa_r+0x6e>
80008140:	30 08       	mov	r8,0
80008142:	8d 08       	st.w	r6[0x0],r8
80008144:	30 0c       	mov	r12,0
80008146:	ea 1c 7f f0 	orh	r12,0x7ff0
8000814a:	40 26       	lddsp	r6,sp[0x8]
8000814c:	0c 98       	mov	r8,r6
8000814e:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80008152:	18 38       	cp.w	r8,r12
80008154:	c1 f1       	brne	80008192 <_dtoa_r+0xbe>
80008156:	e0 68 27 0f 	mov	r8,9999
8000815a:	41 5b       	lddsp	r11,sp[0x54]
8000815c:	97 08       	st.w	r11[0x0],r8
8000815e:	40 3a       	lddsp	r10,sp[0xc]
80008160:	58 0a       	cp.w	r10,0
80008162:	c0 71       	brne	80008170 <_dtoa_r+0x9c>
80008164:	ed d6 c0 14 	bfextu	r6,r6,0x0,0x14
80008168:	c0 41       	brne	80008170 <_dtoa_r+0x9c>
8000816a:	fe cc c6 26 	sub	r12,pc,-14810
8000816e:	c0 38       	rjmp	80008174 <_dtoa_r+0xa0>
80008170:	fe cc c6 20 	sub	r12,pc,-14816
80008174:	41 29       	lddsp	r9,sp[0x48]
80008176:	58 09       	cp.w	r9,0
80008178:	e0 80 05 a8 	breq	80008cc8 <_dtoa_r+0xbf4>
8000817c:	f8 c8 ff fd 	sub	r8,r12,-3
80008180:	f8 c9 ff f8 	sub	r9,r12,-8
80008184:	11 8b       	ld.ub	r11,r8[0x0]
80008186:	30 0a       	mov	r10,0
80008188:	f4 0b 18 00 	cp.b	r11,r10
8000818c:	f2 08 17 10 	movne	r8,r9
80008190:	c1 78       	rjmp	800081be <_dtoa_r+0xea>
80008192:	fa ea 00 08 	ld.d	r10,sp[8]
80008196:	30 08       	mov	r8,0
80008198:	fa eb 00 3c 	st.d	sp[60],r10
8000819c:	30 09       	mov	r9,0
8000819e:	e0 a0 14 f1 	rcall	8000ab80 <__avr32_f64_cmp_eq>
800081a2:	c1 20       	breq	800081c6 <_dtoa_r+0xf2>
800081a4:	30 18       	mov	r8,1
800081a6:	41 5a       	lddsp	r10,sp[0x54]
800081a8:	95 08       	st.w	r10[0x0],r8
800081aa:	41 29       	lddsp	r9,sp[0x48]
800081ac:	fe c8 c8 90 	sub	r8,pc,-14192
800081b0:	58 09       	cp.w	r9,0
800081b2:	c0 41       	brne	800081ba <_dtoa_r+0xe6>
800081b4:	10 9c       	mov	r12,r8
800081b6:	e0 8f 05 89 	bral	80008cc8 <_dtoa_r+0xbf4>
800081ba:	10 9c       	mov	r12,r8
800081bc:	2f f8       	sub	r8,-1
800081be:	41 25       	lddsp	r5,sp[0x48]
800081c0:	8b 08       	st.w	r5[0x0],r8
800081c2:	e0 8f 05 83 	bral	80008cc8 <_dtoa_r+0xbf4>
800081c6:	fa c8 ff 9c 	sub	r8,sp,-100
800081ca:	fa c9 ff a0 	sub	r9,sp,-96
800081ce:	fa ea 00 3c 	ld.d	r10,sp[60]
800081d2:	0e 9c       	mov	r12,r7
800081d4:	eb d6 c2 8b 	bfextu	r5,r6,0x14,0xb
800081d8:	e0 a0 0c ba 	rcall	80009b4c <__d2b>
800081dc:	18 93       	mov	r3,r12
800081de:	58 05       	cp.w	r5,0
800081e0:	c0 d0       	breq	800081fa <_dtoa_r+0x126>
800081e2:	fa ea 00 3c 	ld.d	r10,sp[60]
800081e6:	30 04       	mov	r4,0
800081e8:	f1 db c0 14 	bfextu	r8,r11,0x0,0x14
800081ec:	ea c5 03 ff 	sub	r5,r5,1023
800081f0:	10 9b       	mov	r11,r8
800081f2:	51 74       	stdsp	sp[0x5c],r4
800081f4:	ea 1b 3f f0 	orh	r11,0x3ff0
800081f8:	c2 68       	rjmp	80008244 <_dtoa_r+0x170>
800081fa:	41 88       	lddsp	r8,sp[0x60]
800081fc:	41 9c       	lddsp	r12,sp[0x64]
800081fe:	10 0c       	add	r12,r8
80008200:	f8 c5 fb ce 	sub	r5,r12,-1074
80008204:	e0 45 00 20 	cp.w	r5,32
80008208:	e0 8a 00 0e 	brle	80008224 <_dtoa_r+0x150>
8000820c:	f8 cc fb ee 	sub	r12,r12,-1042
80008210:	40 3b       	lddsp	r11,sp[0xc]
80008212:	ea 08 11 40 	rsub	r8,r5,64
80008216:	f6 0c 0a 4c 	lsr	r12,r11,r12
8000821a:	ec 08 09 46 	lsl	r6,r6,r8
8000821e:	0c 4c       	or	r12,r6
80008220:	c0 78       	rjmp	8000822e <_dtoa_r+0x15a>
80008222:	d7 03       	nop
80008224:	ea 0c 11 20 	rsub	r12,r5,32
80008228:	40 3a       	lddsp	r10,sp[0xc]
8000822a:	f4 0c 09 4c 	lsl	r12,r10,r12
8000822e:	e0 a0 14 34 	rcall	8000aa96 <__avr32_u32_to_f64>
80008232:	30 08       	mov	r8,0
80008234:	ea 18 fe 10 	orh	r8,0xfe10
80008238:	30 19       	mov	r9,1
8000823a:	ea c5 04 33 	sub	r5,r5,1075
8000823e:	f0 0b 00 0b 	add	r11,r8,r11
80008242:	51 79       	stdsp	sp[0x5c],r9
80008244:	30 08       	mov	r8,0
80008246:	30 09       	mov	r9,0
80008248:	ea 19 3f f8 	orh	r9,0x3ff8
8000824c:	e0 a0 12 ba 	rcall	8000a7c0 <__avr32_f64_sub>
80008250:	e0 68 43 61 	mov	r8,17249
80008254:	ea 18 63 6f 	orh	r8,0x636f
80008258:	e0 69 87 a7 	mov	r9,34727
8000825c:	ea 19 3f d2 	orh	r9,0x3fd2
80008260:	e0 a0 11 c4 	rcall	8000a5e8 <__avr32_f64_mul>
80008264:	e0 68 c8 b3 	mov	r8,51379
80008268:	ea 18 8b 60 	orh	r8,0x8b60
8000826c:	e0 69 8a 28 	mov	r9,35368
80008270:	ea 19 3f c6 	orh	r9,0x3fc6
80008274:	e0 a0 13 74 	rcall	8000a95c <__avr32_f64_add>
80008278:	0a 9c       	mov	r12,r5
8000827a:	14 90       	mov	r0,r10
8000827c:	16 91       	mov	r1,r11
8000827e:	e0 a0 14 10 	rcall	8000aa9e <__avr32_s32_to_f64>
80008282:	e0 68 79 fb 	mov	r8,31227
80008286:	ea 18 50 9f 	orh	r8,0x509f
8000828a:	e0 69 44 13 	mov	r9,17427
8000828e:	ea 19 3f d3 	orh	r9,0x3fd3
80008292:	e0 a0 11 ab 	rcall	8000a5e8 <__avr32_f64_mul>
80008296:	14 98       	mov	r8,r10
80008298:	16 99       	mov	r9,r11
8000829a:	00 9a       	mov	r10,r0
8000829c:	02 9b       	mov	r11,r1
8000829e:	e0 a0 13 5f 	rcall	8000a95c <__avr32_f64_add>
800082a2:	14 90       	mov	r0,r10
800082a4:	16 91       	mov	r1,r11
800082a6:	e0 a0 13 e5 	rcall	8000aa70 <__avr32_f64_to_s32>
800082aa:	30 08       	mov	r8,0
800082ac:	18 96       	mov	r6,r12
800082ae:	30 09       	mov	r9,0
800082b0:	00 9a       	mov	r10,r0
800082b2:	02 9b       	mov	r11,r1
800082b4:	e0 a0 14 af 	rcall	8000ac12 <__avr32_f64_cmp_lt>
800082b8:	c0 f0       	breq	800082d6 <_dtoa_r+0x202>
800082ba:	0c 9c       	mov	r12,r6
800082bc:	e0 a0 13 f1 	rcall	8000aa9e <__avr32_s32_to_f64>
800082c0:	14 98       	mov	r8,r10
800082c2:	16 99       	mov	r9,r11
800082c4:	00 9a       	mov	r10,r0
800082c6:	02 9b       	mov	r11,r1
800082c8:	e0 a0 14 5c 	rcall	8000ab80 <__avr32_f64_cmp_eq>
800082cc:	ec c8 00 01 	sub	r8,r6,1
800082d0:	58 0c       	cp.w	r12,0
800082d2:	f0 06 17 00 	moveq	r6,r8
800082d6:	59 66       	cp.w	r6,22
800082d8:	e0 88 00 05 	brls	800082e2 <_dtoa_r+0x20e>
800082dc:	30 18       	mov	r8,1
800082de:	51 48       	stdsp	sp[0x50],r8
800082e0:	c1 38       	rjmp	80008306 <_dtoa_r+0x232>
800082e2:	fe c8 c6 da 	sub	r8,pc,-14630
800082e6:	fa ea 00 3c 	ld.d	r10,sp[60]
800082ea:	f0 06 02 38 	ld.d	r8,r8[r6<<0x3]
800082ee:	e0 a0 14 92 	rcall	8000ac12 <__avr32_f64_cmp_lt>
800082f2:	ec c8 00 01 	sub	r8,r6,1
800082f6:	58 0c       	cp.w	r12,0
800082f8:	f0 06 17 10 	movne	r6,r8
800082fc:	f9 bc 01 00 	movne	r12,0
80008300:	f9 bc 00 00 	moveq	r12,0
80008304:	51 4c       	stdsp	sp[0x50],r12
80008306:	41 90       	lddsp	r0,sp[0x64]
80008308:	20 10       	sub	r0,1
8000830a:	0a 10       	sub	r0,r5
8000830c:	c0 46       	brmi	80008314 <_dtoa_r+0x240>
8000830e:	50 40       	stdsp	sp[0x10],r0
80008310:	30 00       	mov	r0,0
80008312:	c0 48       	rjmp	8000831a <_dtoa_r+0x246>
80008314:	30 05       	mov	r5,0
80008316:	5c 30       	neg	r0
80008318:	50 45       	stdsp	sp[0x10],r5
8000831a:	58 06       	cp.w	r6,0
8000831c:	c0 75       	brlt	8000832a <_dtoa_r+0x256>
8000831e:	40 44       	lddsp	r4,sp[0x10]
80008320:	51 16       	stdsp	sp[0x44],r6
80008322:	0c 04       	add	r4,r6
80008324:	30 02       	mov	r2,0
80008326:	50 44       	stdsp	sp[0x10],r4
80008328:	c0 68       	rjmp	80008334 <_dtoa_r+0x260>
8000832a:	30 0c       	mov	r12,0
8000832c:	0c 10       	sub	r0,r6
8000832e:	ec 02 11 00 	rsub	r2,r6,0
80008332:	51 1c       	stdsp	sp[0x44],r12
80008334:	40 cb       	lddsp	r11,sp[0x30]
80008336:	58 9b       	cp.w	r11,9
80008338:	e0 8b 00 1e 	brhi	80008374 <_dtoa_r+0x2a0>
8000833c:	16 99       	mov	r9,r11
8000833e:	30 14       	mov	r4,1
80008340:	20 49       	sub	r9,4
80008342:	30 08       	mov	r8,0
80008344:	58 5b       	cp.w	r11,5
80008346:	e0 8a 00 04 	brle	8000834e <_dtoa_r+0x27a>
8000834a:	50 c9       	stdsp	sp[0x30],r9
8000834c:	10 94       	mov	r4,r8
8000834e:	40 ca       	lddsp	r10,sp[0x30]
80008350:	58 3a       	cp.w	r10,3
80008352:	c2 e0       	breq	800083ae <_dtoa_r+0x2da>
80008354:	e0 89 00 05 	brgt	8000835e <_dtoa_r+0x28a>
80008358:	58 2a       	cp.w	r10,2
8000835a:	c1 01       	brne	8000837a <_dtoa_r+0x2a6>
8000835c:	c1 88       	rjmp	8000838c <_dtoa_r+0x2b8>
8000835e:	40 c9       	lddsp	r9,sp[0x30]
80008360:	58 49       	cp.w	r9,4
80008362:	c0 60       	breq	8000836e <_dtoa_r+0x29a>
80008364:	58 59       	cp.w	r9,5
80008366:	c0 a1       	brne	8000837a <_dtoa_r+0x2a6>
80008368:	30 18       	mov	r8,1
8000836a:	50 d8       	stdsp	sp[0x34],r8
8000836c:	c2 38       	rjmp	800083b2 <_dtoa_r+0x2de>
8000836e:	30 15       	mov	r5,1
80008370:	50 d5       	stdsp	sp[0x34],r5
80008372:	c0 f8       	rjmp	80008390 <_dtoa_r+0x2bc>
80008374:	30 0c       	mov	r12,0
80008376:	30 14       	mov	r4,1
80008378:	50 cc       	stdsp	sp[0x30],r12
8000837a:	3f fb       	mov	r11,-1
8000837c:	30 1a       	mov	r10,1
8000837e:	30 09       	mov	r9,0
80008380:	50 9b       	stdsp	sp[0x24],r11
80008382:	50 da       	stdsp	sp[0x34],r10
80008384:	16 91       	mov	r1,r11
80008386:	31 28       	mov	r8,18
80008388:	50 e9       	stdsp	sp[0x38],r9
8000838a:	c2 18       	rjmp	800083cc <_dtoa_r+0x2f8>
8000838c:	30 08       	mov	r8,0
8000838e:	50 d8       	stdsp	sp[0x34],r8
80008390:	40 e5       	lddsp	r5,sp[0x38]
80008392:	58 05       	cp.w	r5,0
80008394:	e0 89 00 08 	brgt	800083a4 <_dtoa_r+0x2d0>
80008398:	30 1c       	mov	r12,1
8000839a:	50 9c       	stdsp	sp[0x24],r12
8000839c:	18 91       	mov	r1,r12
8000839e:	18 98       	mov	r8,r12
800083a0:	50 ec       	stdsp	sp[0x38],r12
800083a2:	c1 58       	rjmp	800083cc <_dtoa_r+0x2f8>
800083a4:	40 eb       	lddsp	r11,sp[0x38]
800083a6:	50 9b       	stdsp	sp[0x24],r11
800083a8:	16 91       	mov	r1,r11
800083aa:	16 98       	mov	r8,r11
800083ac:	c1 08       	rjmp	800083cc <_dtoa_r+0x2f8>
800083ae:	30 0a       	mov	r10,0
800083b0:	50 da       	stdsp	sp[0x34],r10
800083b2:	40 e9       	lddsp	r9,sp[0x38]
800083b4:	ec 09 00 09 	add	r9,r6,r9
800083b8:	50 99       	stdsp	sp[0x24],r9
800083ba:	12 98       	mov	r8,r9
800083bc:	2f f8       	sub	r8,-1
800083be:	58 08       	cp.w	r8,0
800083c0:	e0 89 00 05 	brgt	800083ca <_dtoa_r+0x2f6>
800083c4:	10 91       	mov	r1,r8
800083c6:	30 18       	mov	r8,1
800083c8:	c0 28       	rjmp	800083cc <_dtoa_r+0x2f8>
800083ca:	10 91       	mov	r1,r8
800083cc:	30 09       	mov	r9,0
800083ce:	6e 9a       	ld.w	r10,r7[0x24]
800083d0:	95 19       	st.w	r10[0x4],r9
800083d2:	30 49       	mov	r9,4
800083d4:	c0 68       	rjmp	800083e0 <_dtoa_r+0x30c>
800083d6:	d7 03       	nop
800083d8:	6a 1a       	ld.w	r10,r5[0x4]
800083da:	a1 79       	lsl	r9,0x1
800083dc:	2f fa       	sub	r10,-1
800083de:	8b 1a       	st.w	r5[0x4],r10
800083e0:	6e 95       	ld.w	r5,r7[0x24]
800083e2:	f2 ca ff ec 	sub	r10,r9,-20
800083e6:	10 3a       	cp.w	r10,r8
800083e8:	fe 98 ff f8 	brls	800083d8 <_dtoa_r+0x304>
800083ec:	6a 1b       	ld.w	r11,r5[0x4]
800083ee:	0e 9c       	mov	r12,r7
800083f0:	e0 a0 0b 76 	rcall	80009adc <_Balloc>
800083f4:	58 e1       	cp.w	r1,14
800083f6:	5f 88       	srls	r8
800083f8:	8b 0c       	st.w	r5[0x0],r12
800083fa:	f1 e4 00 04 	and	r4,r8,r4
800083fe:	6e 98       	ld.w	r8,r7[0x24]
80008400:	70 08       	ld.w	r8,r8[0x0]
80008402:	50 88       	stdsp	sp[0x20],r8
80008404:	e0 80 01 8f 	breq	80008722 <_dtoa_r+0x64e>
80008408:	58 06       	cp.w	r6,0
8000840a:	e0 8a 00 43 	brle	80008490 <_dtoa_r+0x3bc>
8000840e:	f3 d6 c0 04 	bfextu	r9,r6,0x0,0x4
80008412:	fe c8 c8 0a 	sub	r8,pc,-14326
80008416:	f0 09 02 34 	ld.d	r4,r8[r9<<0x3]
8000841a:	fa e5 00 18 	st.d	sp[24],r4
8000841e:	ec 04 14 04 	asr	r4,r6,0x4
80008422:	ed b4 00 04 	bld	r4,0x4
80008426:	c0 30       	breq	8000842c <_dtoa_r+0x358>
80008428:	30 25       	mov	r5,2
8000842a:	c1 08       	rjmp	8000844a <_dtoa_r+0x376>
8000842c:	fe c8 c7 5c 	sub	r8,pc,-14500
80008430:	f0 e8 00 20 	ld.d	r8,r8[32]
80008434:	fa ea 00 3c 	ld.d	r10,sp[60]
80008438:	e9 d4 c0 04 	bfextu	r4,r4,0x0,0x4
8000843c:	e0 a0 14 20 	rcall	8000ac7c <__avr32_f64_div>
80008440:	30 35       	mov	r5,3
80008442:	14 98       	mov	r8,r10
80008444:	16 99       	mov	r9,r11
80008446:	fa e9 00 08 	st.d	sp[8],r8
8000844a:	fe cc c7 7a 	sub	r12,pc,-14470
8000844e:	50 a3       	stdsp	sp[0x28],r3
80008450:	0c 93       	mov	r3,r6
80008452:	18 96       	mov	r6,r12
80008454:	c0 f8       	rjmp	80008472 <_dtoa_r+0x39e>
80008456:	fa ea 00 18 	ld.d	r10,sp[24]
8000845a:	ed b4 00 00 	bld	r4,0x0
8000845e:	c0 81       	brne	8000846e <_dtoa_r+0x39a>
80008460:	ec e8 00 00 	ld.d	r8,r6[0]
80008464:	2f f5       	sub	r5,-1
80008466:	e0 a0 10 c1 	rcall	8000a5e8 <__avr32_f64_mul>
8000846a:	fa eb 00 18 	st.d	sp[24],r10
8000846e:	a1 54       	asr	r4,0x1
80008470:	2f 86       	sub	r6,-8
80008472:	58 04       	cp.w	r4,0
80008474:	cf 11       	brne	80008456 <_dtoa_r+0x382>
80008476:	fa e8 00 18 	ld.d	r8,sp[24]
8000847a:	fa ea 00 08 	ld.d	r10,sp[8]
8000847e:	06 96       	mov	r6,r3
80008480:	e0 a0 13 fe 	rcall	8000ac7c <__avr32_f64_div>
80008484:	40 a3       	lddsp	r3,sp[0x28]
80008486:	14 98       	mov	r8,r10
80008488:	16 99       	mov	r9,r11
8000848a:	fa e9 00 08 	st.d	sp[8],r8
8000848e:	c2 f8       	rjmp	800084ec <_dtoa_r+0x418>
80008490:	ec 08 11 00 	rsub	r8,r6,0
80008494:	c0 31       	brne	8000849a <_dtoa_r+0x3c6>
80008496:	30 25       	mov	r5,2
80008498:	c2 a8       	rjmp	800084ec <_dtoa_r+0x418>
8000849a:	fe cc c7 ca 	sub	r12,pc,-14390
8000849e:	f0 04 14 04 	asr	r4,r8,0x4
800084a2:	50 1c       	stdsp	sp[0x4],r12
800084a4:	f1 d8 c0 04 	bfextu	r8,r8,0x0,0x4
800084a8:	fe c9 c8 a0 	sub	r9,pc,-14176
800084ac:	fa ea 00 3c 	ld.d	r10,sp[60]
800084b0:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
800084b4:	e0 a0 10 9a 	rcall	8000a5e8 <__avr32_f64_mul>
800084b8:	40 1c       	lddsp	r12,sp[0x4]
800084ba:	50 63       	stdsp	sp[0x18],r3
800084bc:	30 25       	mov	r5,2
800084be:	0c 93       	mov	r3,r6
800084c0:	fa eb 00 08 	st.d	sp[8],r10
800084c4:	18 96       	mov	r6,r12
800084c6:	c0 f8       	rjmp	800084e4 <_dtoa_r+0x410>
800084c8:	fa ea 00 08 	ld.d	r10,sp[8]
800084cc:	ed b4 00 00 	bld	r4,0x0
800084d0:	c0 81       	brne	800084e0 <_dtoa_r+0x40c>
800084d2:	ec e8 00 00 	ld.d	r8,r6[0]
800084d6:	2f f5       	sub	r5,-1
800084d8:	e0 a0 10 88 	rcall	8000a5e8 <__avr32_f64_mul>
800084dc:	fa eb 00 08 	st.d	sp[8],r10
800084e0:	a1 54       	asr	r4,0x1
800084e2:	2f 86       	sub	r6,-8
800084e4:	58 04       	cp.w	r4,0
800084e6:	cf 11       	brne	800084c8 <_dtoa_r+0x3f4>
800084e8:	06 96       	mov	r6,r3
800084ea:	40 63       	lddsp	r3,sp[0x18]
800084ec:	41 4a       	lddsp	r10,sp[0x50]
800084ee:	58 0a       	cp.w	r10,0
800084f0:	c2 c0       	breq	80008548 <_dtoa_r+0x474>
800084f2:	fa e8 00 08 	ld.d	r8,sp[8]
800084f6:	58 01       	cp.w	r1,0
800084f8:	5f 94       	srgt	r4
800084fa:	fa e9 00 18 	st.d	sp[24],r8
800084fe:	30 08       	mov	r8,0
80008500:	30 09       	mov	r9,0
80008502:	ea 19 3f f0 	orh	r9,0x3ff0
80008506:	fa ea 00 18 	ld.d	r10,sp[24]
8000850a:	e0 a0 13 84 	rcall	8000ac12 <__avr32_f64_cmp_lt>
8000850e:	f9 bc 00 00 	moveq	r12,0
80008512:	f9 bc 01 01 	movne	r12,1
80008516:	e9 ec 00 0c 	and	r12,r4,r12
8000851a:	c1 70       	breq	80008548 <_dtoa_r+0x474>
8000851c:	40 98       	lddsp	r8,sp[0x24]
8000851e:	58 08       	cp.w	r8,0
80008520:	e0 8a 00 fd 	brle	8000871a <_dtoa_r+0x646>
80008524:	30 08       	mov	r8,0
80008526:	30 09       	mov	r9,0
80008528:	ea 19 40 24 	orh	r9,0x4024
8000852c:	ec c4 00 01 	sub	r4,r6,1
80008530:	fa ea 00 18 	ld.d	r10,sp[24]
80008534:	2f f5       	sub	r5,-1
80008536:	50 64       	stdsp	sp[0x18],r4
80008538:	e0 a0 10 58 	rcall	8000a5e8 <__avr32_f64_mul>
8000853c:	40 94       	lddsp	r4,sp[0x24]
8000853e:	14 98       	mov	r8,r10
80008540:	16 99       	mov	r9,r11
80008542:	fa e9 00 08 	st.d	sp[8],r8
80008546:	c0 38       	rjmp	8000854c <_dtoa_r+0x478>
80008548:	50 66       	stdsp	sp[0x18],r6
8000854a:	02 94       	mov	r4,r1
8000854c:	0a 9c       	mov	r12,r5
8000854e:	e0 a0 12 a8 	rcall	8000aa9e <__avr32_s32_to_f64>
80008552:	fa e8 00 08 	ld.d	r8,sp[8]
80008556:	e0 a0 10 49 	rcall	8000a5e8 <__avr32_f64_mul>
8000855a:	30 08       	mov	r8,0
8000855c:	30 09       	mov	r9,0
8000855e:	ea 19 40 1c 	orh	r9,0x401c
80008562:	e0 a0 11 fd 	rcall	8000a95c <__avr32_f64_add>
80008566:	14 98       	mov	r8,r10
80008568:	16 99       	mov	r9,r11
8000856a:	fa e9 00 28 	st.d	sp[40],r8
8000856e:	30 08       	mov	r8,0
80008570:	ea 18 fc c0 	orh	r8,0xfcc0
80008574:	40 a5       	lddsp	r5,sp[0x28]
80008576:	10 05       	add	r5,r8
80008578:	50 a5       	stdsp	sp[0x28],r5
8000857a:	58 04       	cp.w	r4,0
8000857c:	c2 21       	brne	800085c0 <_dtoa_r+0x4ec>
8000857e:	fa ea 00 08 	ld.d	r10,sp[8]
80008582:	30 08       	mov	r8,0
80008584:	30 09       	mov	r9,0
80008586:	ea 19 40 14 	orh	r9,0x4014
8000858a:	e0 a0 11 1b 	rcall	8000a7c0 <__avr32_f64_sub>
8000858e:	40 bc       	lddsp	r12,sp[0x2c]
80008590:	fa eb 00 08 	st.d	sp[8],r10
80008594:	14 98       	mov	r8,r10
80008596:	16 99       	mov	r9,r11
80008598:	18 9a       	mov	r10,r12
8000859a:	0a 9b       	mov	r11,r5
8000859c:	e0 a0 13 3b 	rcall	8000ac12 <__avr32_f64_cmp_lt>
800085a0:	e0 81 02 5b 	brne	80008a56 <_dtoa_r+0x982>
800085a4:	0a 98       	mov	r8,r5
800085a6:	40 b9       	lddsp	r9,sp[0x2c]
800085a8:	ee 18 80 00 	eorh	r8,0x8000
800085ac:	fa ea 00 08 	ld.d	r10,sp[8]
800085b0:	10 95       	mov	r5,r8
800085b2:	12 98       	mov	r8,r9
800085b4:	0a 99       	mov	r9,r5
800085b6:	e0 a0 13 2e 	rcall	8000ac12 <__avr32_f64_cmp_lt>
800085ba:	e0 81 02 45 	brne	80008a44 <_dtoa_r+0x970>
800085be:	ca e8       	rjmp	8000871a <_dtoa_r+0x646>
800085c0:	fe c9 c9 b8 	sub	r9,pc,-13896
800085c4:	e8 c8 00 01 	sub	r8,r4,1
800085c8:	40 d5       	lddsp	r5,sp[0x34]
800085ca:	58 05       	cp.w	r5,0
800085cc:	c5 40       	breq	80008674 <_dtoa_r+0x5a0>
800085ce:	30 0c       	mov	r12,0
800085d0:	f2 08 02 38 	ld.d	r8,r9[r8<<0x3]
800085d4:	51 3c       	stdsp	sp[0x4c],r12
800085d6:	30 0a       	mov	r10,0
800085d8:	30 0b       	mov	r11,0
800085da:	ea 1b 3f e0 	orh	r11,0x3fe0
800085de:	e0 a0 13 4f 	rcall	8000ac7c <__avr32_f64_div>
800085e2:	fa e8 00 28 	ld.d	r8,sp[40]
800085e6:	40 85       	lddsp	r5,sp[0x20]
800085e8:	e0 a0 10 ec 	rcall	8000a7c0 <__avr32_f64_sub>
800085ec:	fa eb 00 28 	st.d	sp[40],r10
800085f0:	fa ea 00 08 	ld.d	r10,sp[8]
800085f4:	e0 a0 12 3e 	rcall	8000aa70 <__avr32_f64_to_s32>
800085f8:	51 6c       	stdsp	sp[0x58],r12
800085fa:	e0 a0 12 52 	rcall	8000aa9e <__avr32_s32_to_f64>
800085fe:	14 98       	mov	r8,r10
80008600:	16 99       	mov	r9,r11
80008602:	fa ea 00 08 	ld.d	r10,sp[8]
80008606:	e0 a0 10 dd 	rcall	8000a7c0 <__avr32_f64_sub>
8000860a:	fa eb 00 08 	st.d	sp[8],r10
8000860e:	41 68       	lddsp	r8,sp[0x58]
80008610:	2d 08       	sub	r8,-48
80008612:	0a c8       	st.b	r5++,r8
80008614:	41 39       	lddsp	r9,sp[0x4c]
80008616:	2f f9       	sub	r9,-1
80008618:	51 39       	stdsp	sp[0x4c],r9
8000861a:	fa e8 00 28 	ld.d	r8,sp[40]
8000861e:	e0 a0 12 fa 	rcall	8000ac12 <__avr32_f64_cmp_lt>
80008622:	e0 81 03 43 	brne	80008ca8 <_dtoa_r+0xbd4>
80008626:	fa e8 00 08 	ld.d	r8,sp[8]
8000862a:	30 0a       	mov	r10,0
8000862c:	30 0b       	mov	r11,0
8000862e:	ea 1b 3f f0 	orh	r11,0x3ff0
80008632:	e0 a0 10 c7 	rcall	8000a7c0 <__avr32_f64_sub>
80008636:	fa e8 00 28 	ld.d	r8,sp[40]
8000863a:	e0 a0 12 ec 	rcall	8000ac12 <__avr32_f64_cmp_lt>
8000863e:	fa ea 00 28 	ld.d	r10,sp[40]
80008642:	30 08       	mov	r8,0
80008644:	30 09       	mov	r9,0
80008646:	ea 19 40 24 	orh	r9,0x4024
8000864a:	58 0c       	cp.w	r12,0
8000864c:	e0 81 00 e0 	brne	8000880c <_dtoa_r+0x738>
80008650:	41 3c       	lddsp	r12,sp[0x4c]
80008652:	08 3c       	cp.w	r12,r4
80008654:	c6 34       	brge	8000871a <_dtoa_r+0x646>
80008656:	e0 a0 0f c9 	rcall	8000a5e8 <__avr32_f64_mul>
8000865a:	30 08       	mov	r8,0
8000865c:	fa eb 00 28 	st.d	sp[40],r10
80008660:	30 09       	mov	r9,0
80008662:	ea 19 40 24 	orh	r9,0x4024
80008666:	fa ea 00 08 	ld.d	r10,sp[8]
8000866a:	e0 a0 0f bf 	rcall	8000a5e8 <__avr32_f64_mul>
8000866e:	fa eb 00 08 	st.d	sp[8],r10
80008672:	cb fb       	rjmp	800085f0 <_dtoa_r+0x51c>
80008674:	40 85       	lddsp	r5,sp[0x20]
80008676:	08 05       	add	r5,r4
80008678:	f2 08 02 3a 	ld.d	r10,r9[r8<<0x3]
8000867c:	51 35       	stdsp	sp[0x4c],r5
8000867e:	fa e8 00 28 	ld.d	r8,sp[40]
80008682:	40 85       	lddsp	r5,sp[0x20]
80008684:	e0 a0 0f b2 	rcall	8000a5e8 <__avr32_f64_mul>
80008688:	fa eb 00 28 	st.d	sp[40],r10
8000868c:	fa ea 00 08 	ld.d	r10,sp[8]
80008690:	e0 a0 11 f0 	rcall	8000aa70 <__avr32_f64_to_s32>
80008694:	51 6c       	stdsp	sp[0x58],r12
80008696:	e0 a0 12 04 	rcall	8000aa9e <__avr32_s32_to_f64>
8000869a:	14 98       	mov	r8,r10
8000869c:	16 99       	mov	r9,r11
8000869e:	fa ea 00 08 	ld.d	r10,sp[8]
800086a2:	e0 a0 10 8f 	rcall	8000a7c0 <__avr32_f64_sub>
800086a6:	fa eb 00 08 	st.d	sp[8],r10
800086aa:	41 68       	lddsp	r8,sp[0x58]
800086ac:	2d 08       	sub	r8,-48
800086ae:	0a c8       	st.b	r5++,r8
800086b0:	41 3c       	lddsp	r12,sp[0x4c]
800086b2:	18 35       	cp.w	r5,r12
800086b4:	c2 a1       	brne	80008708 <_dtoa_r+0x634>
800086b6:	30 08       	mov	r8,0
800086b8:	30 09       	mov	r9,0
800086ba:	ea 19 3f e0 	orh	r9,0x3fe0
800086be:	fa ea 00 28 	ld.d	r10,sp[40]
800086c2:	e0 a0 11 4d 	rcall	8000a95c <__avr32_f64_add>
800086c6:	40 85       	lddsp	r5,sp[0x20]
800086c8:	fa e8 00 08 	ld.d	r8,sp[8]
800086cc:	08 05       	add	r5,r4
800086ce:	e0 a0 12 a2 	rcall	8000ac12 <__avr32_f64_cmp_lt>
800086d2:	e0 81 00 9d 	brne	8000880c <_dtoa_r+0x738>
800086d6:	fa e8 00 28 	ld.d	r8,sp[40]
800086da:	30 0a       	mov	r10,0
800086dc:	30 0b       	mov	r11,0
800086de:	ea 1b 3f e0 	orh	r11,0x3fe0
800086e2:	e0 a0 10 6f 	rcall	8000a7c0 <__avr32_f64_sub>
800086e6:	14 98       	mov	r8,r10
800086e8:	16 99       	mov	r9,r11
800086ea:	fa ea 00 08 	ld.d	r10,sp[8]
800086ee:	e0 a0 12 92 	rcall	8000ac12 <__avr32_f64_cmp_lt>
800086f2:	c1 40       	breq	8000871a <_dtoa_r+0x646>
800086f4:	33 09       	mov	r9,48
800086f6:	0a 98       	mov	r8,r5
800086f8:	11 7a       	ld.ub	r10,--r8
800086fa:	f2 0a 18 00 	cp.b	r10,r9
800086fe:	e0 81 02 d5 	brne	80008ca8 <_dtoa_r+0xbd4>
80008702:	10 95       	mov	r5,r8
80008704:	cf 9b       	rjmp	800086f6 <_dtoa_r+0x622>
80008706:	d7 03       	nop
80008708:	30 08       	mov	r8,0
8000870a:	30 09       	mov	r9,0
8000870c:	ea 19 40 24 	orh	r9,0x4024
80008710:	e0 a0 0f 6c 	rcall	8000a5e8 <__avr32_f64_mul>
80008714:	fa eb 00 08 	st.d	sp[8],r10
80008718:	cb ab       	rjmp	8000868c <_dtoa_r+0x5b8>
8000871a:	fa ea 00 3c 	ld.d	r10,sp[60]
8000871e:	fa eb 00 08 	st.d	sp[8],r10
80008722:	58 e6       	cp.w	r6,14
80008724:	5f ab       	srle	r11
80008726:	41 8a       	lddsp	r10,sp[0x60]
80008728:	30 08       	mov	r8,0
8000872a:	f4 09 11 ff 	rsub	r9,r10,-1
8000872e:	f7 e9 03 f9 	and	r9,r11,r9>>0x1f
80008732:	f0 09 18 00 	cp.b	r9,r8
80008736:	e0 80 00 84 	breq	8000883e <_dtoa_r+0x76a>
8000873a:	40 ea       	lddsp	r10,sp[0x38]
8000873c:	58 01       	cp.w	r1,0
8000873e:	5f a9       	srle	r9
80008740:	f3 ea 03 f9 	and	r9,r9,r10>>0x1f
80008744:	fe ca cb 3c 	sub	r10,pc,-13508
80008748:	f4 06 02 34 	ld.d	r4,r10[r6<<0x3]
8000874c:	fa e5 00 10 	st.d	sp[16],r4
80008750:	f0 09 18 00 	cp.b	r9,r8
80008754:	c1 50       	breq	8000877e <_dtoa_r+0x6aa>
80008756:	58 01       	cp.w	r1,0
80008758:	e0 81 01 76 	brne	80008a44 <_dtoa_r+0x970>
8000875c:	30 08       	mov	r8,0
8000875e:	30 09       	mov	r9,0
80008760:	ea 19 40 14 	orh	r9,0x4014
80008764:	08 9a       	mov	r10,r4
80008766:	0a 9b       	mov	r11,r5
80008768:	e0 a0 0f 40 	rcall	8000a5e8 <__avr32_f64_mul>
8000876c:	fa e8 00 08 	ld.d	r8,sp[8]
80008770:	e0 a0 12 1c 	rcall	8000aba8 <__avr32_f64_cmp_ge>
80008774:	e0 81 01 68 	brne	80008a44 <_dtoa_r+0x970>
80008778:	02 92       	mov	r2,r1
8000877a:	e0 8f 01 70 	bral	80008a5a <_dtoa_r+0x986>
8000877e:	40 85       	lddsp	r5,sp[0x20]
80008780:	30 14       	mov	r4,1
80008782:	fa e8 00 10 	ld.d	r8,sp[16]
80008786:	fa ea 00 08 	ld.d	r10,sp[8]
8000878a:	e0 a0 12 79 	rcall	8000ac7c <__avr32_f64_div>
8000878e:	e0 a0 11 71 	rcall	8000aa70 <__avr32_f64_to_s32>
80008792:	18 92       	mov	r2,r12
80008794:	e0 a0 11 85 	rcall	8000aa9e <__avr32_s32_to_f64>
80008798:	fa e8 00 10 	ld.d	r8,sp[16]
8000879c:	e0 a0 0f 26 	rcall	8000a5e8 <__avr32_f64_mul>
800087a0:	14 98       	mov	r8,r10
800087a2:	16 99       	mov	r9,r11
800087a4:	fa ea 00 08 	ld.d	r10,sp[8]
800087a8:	e0 a0 10 0c 	rcall	8000a7c0 <__avr32_f64_sub>
800087ac:	fa eb 00 08 	st.d	sp[8],r10
800087b0:	e4 c8 ff d0 	sub	r8,r2,-48
800087b4:	0a c8       	st.b	r5++,r8
800087b6:	30 09       	mov	r9,0
800087b8:	ea 19 40 24 	orh	r9,0x4024
800087bc:	30 08       	mov	r8,0
800087be:	02 34       	cp.w	r4,r1
800087c0:	c3 31       	brne	80008826 <_dtoa_r+0x752>
800087c2:	fa e8 00 08 	ld.d	r8,sp[8]
800087c6:	e0 a0 10 cb 	rcall	8000a95c <__avr32_f64_add>
800087ca:	16 91       	mov	r1,r11
800087cc:	14 90       	mov	r0,r10
800087ce:	14 98       	mov	r8,r10
800087d0:	02 99       	mov	r9,r1
800087d2:	fa ea 00 10 	ld.d	r10,sp[16]
800087d6:	e0 a0 12 1e 	rcall	8000ac12 <__avr32_f64_cmp_lt>
800087da:	c1 a1       	brne	8000880e <_dtoa_r+0x73a>
800087dc:	fa e8 00 10 	ld.d	r8,sp[16]
800087e0:	00 9a       	mov	r10,r0
800087e2:	02 9b       	mov	r11,r1
800087e4:	e0 a0 11 ce 	rcall	8000ab80 <__avr32_f64_cmp_eq>
800087e8:	e0 80 02 5f 	breq	80008ca6 <_dtoa_r+0xbd2>
800087ec:	e5 d2 c0 01 	bfextu	r2,r2,0x0,0x1
800087f0:	c0 f1       	brne	8000880e <_dtoa_r+0x73a>
800087f2:	e0 8f 02 5a 	bral	80008ca6 <_dtoa_r+0xbd2>
800087f6:	40 8a       	lddsp	r10,sp[0x20]
800087f8:	14 38       	cp.w	r8,r10
800087fa:	c0 30       	breq	80008800 <_dtoa_r+0x72c>
800087fc:	10 95       	mov	r5,r8
800087fe:	c0 98       	rjmp	80008810 <_dtoa_r+0x73c>
80008800:	33 08       	mov	r8,48
80008802:	40 89       	lddsp	r9,sp[0x20]
80008804:	2f f6       	sub	r6,-1
80008806:	b2 88       	st.b	r9[0x0],r8
80008808:	40 88       	lddsp	r8,sp[0x20]
8000880a:	c0 88       	rjmp	8000881a <_dtoa_r+0x746>
8000880c:	40 66       	lddsp	r6,sp[0x18]
8000880e:	33 99       	mov	r9,57
80008810:	0a 98       	mov	r8,r5
80008812:	11 7a       	ld.ub	r10,--r8
80008814:	f2 0a 18 00 	cp.b	r10,r9
80008818:	ce f0       	breq	800087f6 <_dtoa_r+0x722>
8000881a:	50 66       	stdsp	sp[0x18],r6
8000881c:	11 89       	ld.ub	r9,r8[0x0]
8000881e:	2f f9       	sub	r9,-1
80008820:	b0 89       	st.b	r8[0x0],r9
80008822:	e0 8f 02 43 	bral	80008ca8 <_dtoa_r+0xbd4>
80008826:	e0 a0 0e e1 	rcall	8000a5e8 <__avr32_f64_mul>
8000882a:	2f f4       	sub	r4,-1
8000882c:	fa eb 00 08 	st.d	sp[8],r10
80008830:	30 08       	mov	r8,0
80008832:	30 09       	mov	r9,0
80008834:	e0 a0 11 a6 	rcall	8000ab80 <__avr32_f64_cmp_eq>
80008838:	ca 50       	breq	80008782 <_dtoa_r+0x6ae>
8000883a:	e0 8f 02 36 	bral	80008ca6 <_dtoa_r+0xbd2>
8000883e:	40 d8       	lddsp	r8,sp[0x34]
80008840:	58 08       	cp.w	r8,0
80008842:	c0 51       	brne	8000884c <_dtoa_r+0x778>
80008844:	04 98       	mov	r8,r2
80008846:	00 95       	mov	r5,r0
80008848:	40 d4       	lddsp	r4,sp[0x34]
8000884a:	c3 48       	rjmp	800088b2 <_dtoa_r+0x7de>
8000884c:	40 c5       	lddsp	r5,sp[0x30]
8000884e:	58 15       	cp.w	r5,1
80008850:	e0 89 00 0e 	brgt	8000886c <_dtoa_r+0x798>
80008854:	41 74       	lddsp	r4,sp[0x5c]
80008856:	58 04       	cp.w	r4,0
80008858:	c0 40       	breq	80008860 <_dtoa_r+0x78c>
8000885a:	f4 c9 fb cd 	sub	r9,r10,-1075
8000885e:	c0 48       	rjmp	80008866 <_dtoa_r+0x792>
80008860:	41 99       	lddsp	r9,sp[0x64]
80008862:	f2 09 11 36 	rsub	r9,r9,54
80008866:	04 98       	mov	r8,r2
80008868:	00 95       	mov	r5,r0
8000886a:	c1 98       	rjmp	8000889c <_dtoa_r+0x7c8>
8000886c:	e2 c8 00 01 	sub	r8,r1,1
80008870:	10 32       	cp.w	r2,r8
80008872:	c0 55       	brlt	8000887c <_dtoa_r+0x7a8>
80008874:	e4 08 01 08 	sub	r8,r2,r8
80008878:	c0 88       	rjmp	80008888 <_dtoa_r+0x7b4>
8000887a:	d7 03       	nop
8000887c:	04 18       	sub	r8,r2
8000887e:	41 1c       	lddsp	r12,sp[0x44]
80008880:	10 02       	add	r2,r8
80008882:	10 0c       	add	r12,r8
80008884:	30 08       	mov	r8,0
80008886:	51 1c       	stdsp	sp[0x44],r12
80008888:	e0 01 01 05 	sub	r5,r0,r1
8000888c:	30 09       	mov	r9,0
8000888e:	0a 9b       	mov	r11,r5
80008890:	00 95       	mov	r5,r0
80008892:	58 01       	cp.w	r1,0
80008894:	c0 35       	brlt	8000889a <_dtoa_r+0x7c6>
80008896:	02 99       	mov	r9,r1
80008898:	c0 28       	rjmp	8000889c <_dtoa_r+0x7c8>
8000889a:	16 95       	mov	r5,r11
8000889c:	40 4b       	lddsp	r11,sp[0x10]
8000889e:	12 0b       	add	r11,r9
800088a0:	50 08       	stdsp	sp[0x0],r8
800088a2:	50 4b       	stdsp	sp[0x10],r11
800088a4:	12 00       	add	r0,r9
800088a6:	30 1b       	mov	r11,1
800088a8:	0e 9c       	mov	r12,r7
800088aa:	e0 a0 0a cd 	rcall	80009e44 <__i2b>
800088ae:	40 08       	lddsp	r8,sp[0x0]
800088b0:	18 94       	mov	r4,r12
800088b2:	40 4a       	lddsp	r10,sp[0x10]
800088b4:	58 05       	cp.w	r5,0
800088b6:	5f 99       	srgt	r9
800088b8:	58 0a       	cp.w	r10,0
800088ba:	5f 9a       	srgt	r10
800088bc:	f5 e9 00 09 	and	r9,r10,r9
800088c0:	c0 80       	breq	800088d0 <_dtoa_r+0x7fc>
800088c2:	40 4c       	lddsp	r12,sp[0x10]
800088c4:	f8 05 0d 49 	min	r9,r12,r5
800088c8:	12 1c       	sub	r12,r9
800088ca:	12 10       	sub	r0,r9
800088cc:	50 4c       	stdsp	sp[0x10],r12
800088ce:	12 15       	sub	r5,r9
800088d0:	58 02       	cp.w	r2,0
800088d2:	e0 8a 00 27 	brle	80008920 <_dtoa_r+0x84c>
800088d6:	40 db       	lddsp	r11,sp[0x34]
800088d8:	58 0b       	cp.w	r11,0
800088da:	c1 d0       	breq	80008914 <_dtoa_r+0x840>
800088dc:	58 08       	cp.w	r8,0
800088de:	e0 8a 00 17 	brle	8000890c <_dtoa_r+0x838>
800088e2:	10 9a       	mov	r10,r8
800088e4:	50 08       	stdsp	sp[0x0],r8
800088e6:	08 9b       	mov	r11,r4
800088e8:	0e 9c       	mov	r12,r7
800088ea:	e0 a0 0a f3 	rcall	80009ed0 <__pow5mult>
800088ee:	06 9a       	mov	r10,r3
800088f0:	18 9b       	mov	r11,r12
800088f2:	18 94       	mov	r4,r12
800088f4:	0e 9c       	mov	r12,r7
800088f6:	e0 a0 0a 27 	rcall	80009d44 <__multiply>
800088fa:	18 99       	mov	r9,r12
800088fc:	06 9b       	mov	r11,r3
800088fe:	50 19       	stdsp	sp[0x4],r9
80008900:	0e 9c       	mov	r12,r7
80008902:	e0 a0 08 d3 	rcall	80009aa8 <_Bfree>
80008906:	40 19       	lddsp	r9,sp[0x4]
80008908:	40 08       	lddsp	r8,sp[0x0]
8000890a:	12 93       	mov	r3,r9
8000890c:	e4 08 01 0a 	sub	r10,r2,r8
80008910:	c0 80       	breq	80008920 <_dtoa_r+0x84c>
80008912:	c0 28       	rjmp	80008916 <_dtoa_r+0x842>
80008914:	04 9a       	mov	r10,r2
80008916:	06 9b       	mov	r11,r3
80008918:	0e 9c       	mov	r12,r7
8000891a:	e0 a0 0a db 	rcall	80009ed0 <__pow5mult>
8000891e:	18 93       	mov	r3,r12
80008920:	30 1b       	mov	r11,1
80008922:	0e 9c       	mov	r12,r7
80008924:	e0 a0 0a 90 	rcall	80009e44 <__i2b>
80008928:	41 1a       	lddsp	r10,sp[0x44]
8000892a:	18 92       	mov	r2,r12
8000892c:	58 0a       	cp.w	r10,0
8000892e:	e0 8a 00 07 	brle	8000893c <_dtoa_r+0x868>
80008932:	18 9b       	mov	r11,r12
80008934:	0e 9c       	mov	r12,r7
80008936:	e0 a0 0a cd 	rcall	80009ed0 <__pow5mult>
8000893a:	18 92       	mov	r2,r12
8000893c:	40 c9       	lddsp	r9,sp[0x30]
8000893e:	58 19       	cp.w	r9,1
80008940:	e0 89 00 14 	brgt	80008968 <_dtoa_r+0x894>
80008944:	40 38       	lddsp	r8,sp[0xc]
80008946:	58 08       	cp.w	r8,0
80008948:	c1 01       	brne	80008968 <_dtoa_r+0x894>
8000894a:	40 29       	lddsp	r9,sp[0x8]
8000894c:	f1 d9 c0 14 	bfextu	r8,r9,0x0,0x14
80008950:	c0 c1       	brne	80008968 <_dtoa_r+0x894>
80008952:	12 98       	mov	r8,r9
80008954:	e6 18 7f f0 	andh	r8,0x7ff0,COH
80008958:	c0 80       	breq	80008968 <_dtoa_r+0x894>
8000895a:	40 4c       	lddsp	r12,sp[0x10]
8000895c:	30 1b       	mov	r11,1
8000895e:	2f fc       	sub	r12,-1
80008960:	2f f0       	sub	r0,-1
80008962:	50 4c       	stdsp	sp[0x10],r12
80008964:	50 6b       	stdsp	sp[0x18],r11
80008966:	c0 38       	rjmp	8000896c <_dtoa_r+0x898>
80008968:	30 0a       	mov	r10,0
8000896a:	50 6a       	stdsp	sp[0x18],r10
8000896c:	41 19       	lddsp	r9,sp[0x44]
8000896e:	58 09       	cp.w	r9,0
80008970:	c0 31       	brne	80008976 <_dtoa_r+0x8a2>
80008972:	30 1c       	mov	r12,1
80008974:	c0 98       	rjmp	80008986 <_dtoa_r+0x8b2>
80008976:	64 48       	ld.w	r8,r2[0x10]
80008978:	2f c8       	sub	r8,-4
8000897a:	e4 08 03 2c 	ld.w	r12,r2[r8<<0x2]
8000897e:	e0 a0 07 f9 	rcall	80009970 <__hi0bits>
80008982:	f8 0c 11 20 	rsub	r12,r12,32
80008986:	40 4b       	lddsp	r11,sp[0x10]
80008988:	f8 0b 00 08 	add	r8,r12,r11
8000898c:	f1 d8 c0 05 	bfextu	r8,r8,0x0,0x5
80008990:	c0 c0       	breq	800089a8 <_dtoa_r+0x8d4>
80008992:	f0 08 11 20 	rsub	r8,r8,32
80008996:	58 48       	cp.w	r8,4
80008998:	e0 8a 00 06 	brle	800089a4 <_dtoa_r+0x8d0>
8000899c:	20 48       	sub	r8,4
8000899e:	10 0b       	add	r11,r8
800089a0:	50 4b       	stdsp	sp[0x10],r11
800089a2:	c0 78       	rjmp	800089b0 <_dtoa_r+0x8dc>
800089a4:	58 48       	cp.w	r8,4
800089a6:	c0 70       	breq	800089b4 <_dtoa_r+0x8e0>
800089a8:	40 4a       	lddsp	r10,sp[0x10]
800089aa:	2e 48       	sub	r8,-28
800089ac:	10 0a       	add	r10,r8
800089ae:	50 4a       	stdsp	sp[0x10],r10
800089b0:	10 00       	add	r0,r8
800089b2:	10 05       	add	r5,r8
800089b4:	58 00       	cp.w	r0,0
800089b6:	e0 8a 00 08 	brle	800089c6 <_dtoa_r+0x8f2>
800089ba:	06 9b       	mov	r11,r3
800089bc:	00 9a       	mov	r10,r0
800089be:	0e 9c       	mov	r12,r7
800089c0:	e0 a0 09 7e 	rcall	80009cbc <__lshift>
800089c4:	18 93       	mov	r3,r12
800089c6:	40 49       	lddsp	r9,sp[0x10]
800089c8:	58 09       	cp.w	r9,0
800089ca:	e0 8a 00 08 	brle	800089da <_dtoa_r+0x906>
800089ce:	04 9b       	mov	r11,r2
800089d0:	12 9a       	mov	r10,r9
800089d2:	0e 9c       	mov	r12,r7
800089d4:	e0 a0 09 74 	rcall	80009cbc <__lshift>
800089d8:	18 92       	mov	r2,r12
800089da:	41 48       	lddsp	r8,sp[0x50]
800089dc:	58 08       	cp.w	r8,0
800089de:	c1 b0       	breq	80008a14 <_dtoa_r+0x940>
800089e0:	04 9b       	mov	r11,r2
800089e2:	06 9c       	mov	r12,r3
800089e4:	e0 a0 08 48 	rcall	80009a74 <__mcmp>
800089e8:	c1 64       	brge	80008a14 <_dtoa_r+0x940>
800089ea:	06 9b       	mov	r11,r3
800089ec:	30 09       	mov	r9,0
800089ee:	30 aa       	mov	r10,10
800089f0:	0e 9c       	mov	r12,r7
800089f2:	e0 a0 0a 31 	rcall	80009e54 <__multadd>
800089f6:	20 16       	sub	r6,1
800089f8:	18 93       	mov	r3,r12
800089fa:	40 dc       	lddsp	r12,sp[0x34]
800089fc:	58 0c       	cp.w	r12,0
800089fe:	c0 31       	brne	80008a04 <_dtoa_r+0x930>
80008a00:	40 91       	lddsp	r1,sp[0x24]
80008a02:	c0 98       	rjmp	80008a14 <_dtoa_r+0x940>
80008a04:	08 9b       	mov	r11,r4
80008a06:	40 91       	lddsp	r1,sp[0x24]
80008a08:	30 09       	mov	r9,0
80008a0a:	30 aa       	mov	r10,10
80008a0c:	0e 9c       	mov	r12,r7
80008a0e:	e0 a0 0a 23 	rcall	80009e54 <__multadd>
80008a12:	18 94       	mov	r4,r12
80008a14:	58 01       	cp.w	r1,0
80008a16:	5f a9       	srle	r9
80008a18:	40 cb       	lddsp	r11,sp[0x30]
80008a1a:	58 2b       	cp.w	r11,2
80008a1c:	5f 98       	srgt	r8
80008a1e:	f3 e8 00 08 	and	r8,r9,r8
80008a22:	c2 50       	breq	80008a6c <_dtoa_r+0x998>
80008a24:	58 01       	cp.w	r1,0
80008a26:	c1 11       	brne	80008a48 <_dtoa_r+0x974>
80008a28:	04 9b       	mov	r11,r2
80008a2a:	02 99       	mov	r9,r1
80008a2c:	30 5a       	mov	r10,5
80008a2e:	0e 9c       	mov	r12,r7
80008a30:	e0 a0 0a 12 	rcall	80009e54 <__multadd>
80008a34:	18 92       	mov	r2,r12
80008a36:	18 9b       	mov	r11,r12
80008a38:	06 9c       	mov	r12,r3
80008a3a:	e0 a0 08 1d 	rcall	80009a74 <__mcmp>
80008a3e:	e0 89 00 0f 	brgt	80008a5c <_dtoa_r+0x988>
80008a42:	c0 38       	rjmp	80008a48 <_dtoa_r+0x974>
80008a44:	30 02       	mov	r2,0
80008a46:	04 94       	mov	r4,r2
80008a48:	40 ea       	lddsp	r10,sp[0x38]
80008a4a:	30 09       	mov	r9,0
80008a4c:	5c da       	com	r10
80008a4e:	40 85       	lddsp	r5,sp[0x20]
80008a50:	50 6a       	stdsp	sp[0x18],r10
80008a52:	50 49       	stdsp	sp[0x10],r9
80008a54:	c1 39       	rjmp	80008c7a <_dtoa_r+0xba6>
80008a56:	08 92       	mov	r2,r4
80008a58:	40 66       	lddsp	r6,sp[0x18]
80008a5a:	04 94       	mov	r4,r2
80008a5c:	2f f6       	sub	r6,-1
80008a5e:	50 66       	stdsp	sp[0x18],r6
80008a60:	33 18       	mov	r8,49
80008a62:	40 85       	lddsp	r5,sp[0x20]
80008a64:	0a c8       	st.b	r5++,r8
80008a66:	30 08       	mov	r8,0
80008a68:	50 48       	stdsp	sp[0x10],r8
80008a6a:	c0 89       	rjmp	80008c7a <_dtoa_r+0xba6>
80008a6c:	40 dc       	lddsp	r12,sp[0x34]
80008a6e:	58 0c       	cp.w	r12,0
80008a70:	e0 80 00 b9 	breq	80008be2 <_dtoa_r+0xb0e>
80008a74:	58 05       	cp.w	r5,0
80008a76:	e0 8a 00 08 	brle	80008a86 <_dtoa_r+0x9b2>
80008a7a:	08 9b       	mov	r11,r4
80008a7c:	0a 9a       	mov	r10,r5
80008a7e:	0e 9c       	mov	r12,r7
80008a80:	e0 a0 09 1e 	rcall	80009cbc <__lshift>
80008a84:	18 94       	mov	r4,r12
80008a86:	40 6b       	lddsp	r11,sp[0x18]
80008a88:	58 0b       	cp.w	r11,0
80008a8a:	c0 31       	brne	80008a90 <_dtoa_r+0x9bc>
80008a8c:	08 9c       	mov	r12,r4
80008a8e:	c1 38       	rjmp	80008ab4 <_dtoa_r+0x9e0>
80008a90:	68 1b       	ld.w	r11,r4[0x4]
80008a92:	0e 9c       	mov	r12,r7
80008a94:	e0 a0 08 24 	rcall	80009adc <_Balloc>
80008a98:	68 4a       	ld.w	r10,r4[0x10]
80008a9a:	18 95       	mov	r5,r12
80008a9c:	e8 cb ff f4 	sub	r11,r4,-12
80008aa0:	2f ea       	sub	r10,-2
80008aa2:	2f 4c       	sub	r12,-12
80008aa4:	a3 6a       	lsl	r10,0x2
80008aa6:	fe b0 e7 81 	rcall	800059a8 <memcpy>
80008aaa:	0a 9b       	mov	r11,r5
80008aac:	30 1a       	mov	r10,1
80008aae:	0e 9c       	mov	r12,r7
80008ab0:	e0 a0 09 06 	rcall	80009cbc <__lshift>
80008ab4:	50 44       	stdsp	sp[0x10],r4
80008ab6:	40 3a       	lddsp	r10,sp[0xc]
80008ab8:	30 19       	mov	r9,1
80008aba:	f5 da c0 01 	bfextu	r10,r10,0x0,0x1
80008abe:	18 94       	mov	r4,r12
80008ac0:	50 da       	stdsp	sp[0x34],r10
80008ac2:	40 85       	lddsp	r5,sp[0x20]
80008ac4:	50 69       	stdsp	sp[0x18],r9
80008ac6:	50 26       	stdsp	sp[0x8],r6
80008ac8:	50 e1       	stdsp	sp[0x38],r1
80008aca:	04 9b       	mov	r11,r2
80008acc:	06 9c       	mov	r12,r3
80008ace:	fe b0 fa 73 	rcall	80007fb4 <quorem>
80008ad2:	40 4b       	lddsp	r11,sp[0x10]
80008ad4:	f8 c0 ff d0 	sub	r0,r12,-48
80008ad8:	06 9c       	mov	r12,r3
80008ada:	e0 a0 07 cd 	rcall	80009a74 <__mcmp>
80008ade:	08 9a       	mov	r10,r4
80008ae0:	50 9c       	stdsp	sp[0x24],r12
80008ae2:	04 9b       	mov	r11,r2
80008ae4:	0e 9c       	mov	r12,r7
80008ae6:	e0 a0 08 83 	rcall	80009bec <__mdiff>
80008aea:	18 91       	mov	r1,r12
80008aec:	78 38       	ld.w	r8,r12[0xc]
80008aee:	58 08       	cp.w	r8,0
80008af0:	c0 30       	breq	80008af6 <_dtoa_r+0xa22>
80008af2:	30 16       	mov	r6,1
80008af4:	c0 68       	rjmp	80008b00 <_dtoa_r+0xa2c>
80008af6:	18 9b       	mov	r11,r12
80008af8:	06 9c       	mov	r12,r3
80008afa:	e0 a0 07 bd 	rcall	80009a74 <__mcmp>
80008afe:	18 96       	mov	r6,r12
80008b00:	0e 9c       	mov	r12,r7
80008b02:	02 9b       	mov	r11,r1
80008b04:	e0 a0 07 d2 	rcall	80009aa8 <_Bfree>
80008b08:	40 cc       	lddsp	r12,sp[0x30]
80008b0a:	ed ec 10 08 	or	r8,r6,r12
80008b0e:	c1 11       	brne	80008b30 <_dtoa_r+0xa5c>
80008b10:	40 db       	lddsp	r11,sp[0x34]
80008b12:	58 0b       	cp.w	r11,0
80008b14:	c0 e1       	brne	80008b30 <_dtoa_r+0xa5c>
80008b16:	40 26       	lddsp	r6,sp[0x8]
80008b18:	e0 40 00 39 	cp.w	r0,57
80008b1c:	c3 40       	breq	80008b84 <_dtoa_r+0xab0>
80008b1e:	50 66       	stdsp	sp[0x18],r6
80008b20:	40 9a       	lddsp	r10,sp[0x24]
80008b22:	e0 c8 ff ff 	sub	r8,r0,-1
80008b26:	58 0a       	cp.w	r10,0
80008b28:	f0 00 17 90 	movgt	r0,r8
80008b2c:	0a c0       	st.b	r5++,r0
80008b2e:	ca 68       	rjmp	80008c7a <_dtoa_r+0xba6>
80008b30:	40 99       	lddsp	r9,sp[0x24]
80008b32:	58 09       	cp.w	r9,0
80008b34:	c0 85       	brlt	80008b44 <_dtoa_r+0xa70>
80008b36:	12 98       	mov	r8,r9
80008b38:	40 cc       	lddsp	r12,sp[0x30]
80008b3a:	18 48       	or	r8,r12
80008b3c:	c1 d1       	brne	80008b76 <_dtoa_r+0xaa2>
80008b3e:	40 db       	lddsp	r11,sp[0x34]
80008b40:	58 0b       	cp.w	r11,0
80008b42:	c1 a1       	brne	80008b76 <_dtoa_r+0xaa2>
80008b44:	0c 99       	mov	r9,r6
80008b46:	40 26       	lddsp	r6,sp[0x8]
80008b48:	58 09       	cp.w	r9,0
80008b4a:	e0 8a 00 21 	brle	80008b8c <_dtoa_r+0xab8>
80008b4e:	06 9b       	mov	r11,r3
80008b50:	30 1a       	mov	r10,1
80008b52:	0e 9c       	mov	r12,r7
80008b54:	e0 a0 08 b4 	rcall	80009cbc <__lshift>
80008b58:	04 9b       	mov	r11,r2
80008b5a:	18 93       	mov	r3,r12
80008b5c:	e0 a0 07 8c 	rcall	80009a74 <__mcmp>
80008b60:	e0 89 00 06 	brgt	80008b6c <_dtoa_r+0xa98>
80008b64:	c1 41       	brne	80008b8c <_dtoa_r+0xab8>
80008b66:	ed b0 00 00 	bld	r0,0x0
80008b6a:	c1 11       	brne	80008b8c <_dtoa_r+0xab8>
80008b6c:	e0 40 00 39 	cp.w	r0,57
80008b70:	c0 a0       	breq	80008b84 <_dtoa_r+0xab0>
80008b72:	2f f0       	sub	r0,-1
80008b74:	c0 c8       	rjmp	80008b8c <_dtoa_r+0xab8>
80008b76:	58 06       	cp.w	r6,0
80008b78:	e0 8a 00 0c 	brle	80008b90 <_dtoa_r+0xabc>
80008b7c:	40 26       	lddsp	r6,sp[0x8]
80008b7e:	e0 40 00 39 	cp.w	r0,57
80008b82:	c0 41       	brne	80008b8a <_dtoa_r+0xab6>
80008b84:	33 98       	mov	r8,57
80008b86:	0a c8       	st.b	r5++,r8
80008b88:	c6 78       	rjmp	80008c56 <_dtoa_r+0xb82>
80008b8a:	2f f0       	sub	r0,-1
80008b8c:	0a c0       	st.b	r5++,r0
80008b8e:	c7 58       	rjmp	80008c78 <_dtoa_r+0xba4>
80008b90:	0a c0       	st.b	r5++,r0
80008b92:	40 6a       	lddsp	r10,sp[0x18]
80008b94:	40 e9       	lddsp	r9,sp[0x38]
80008b96:	12 3a       	cp.w	r10,r9
80008b98:	c4 30       	breq	80008c1e <_dtoa_r+0xb4a>
80008b9a:	06 9b       	mov	r11,r3
80008b9c:	30 09       	mov	r9,0
80008b9e:	30 aa       	mov	r10,10
80008ba0:	0e 9c       	mov	r12,r7
80008ba2:	e0 a0 09 59 	rcall	80009e54 <__multadd>
80008ba6:	40 48       	lddsp	r8,sp[0x10]
80008ba8:	18 93       	mov	r3,r12
80008baa:	08 38       	cp.w	r8,r4
80008bac:	c0 91       	brne	80008bbe <_dtoa_r+0xaea>
80008bae:	10 9b       	mov	r11,r8
80008bb0:	30 09       	mov	r9,0
80008bb2:	30 aa       	mov	r10,10
80008bb4:	0e 9c       	mov	r12,r7
80008bb6:	e0 a0 09 4f 	rcall	80009e54 <__multadd>
80008bba:	50 4c       	stdsp	sp[0x10],r12
80008bbc:	c0 e8       	rjmp	80008bd8 <_dtoa_r+0xb04>
80008bbe:	40 4b       	lddsp	r11,sp[0x10]
80008bc0:	30 09       	mov	r9,0
80008bc2:	30 aa       	mov	r10,10
80008bc4:	0e 9c       	mov	r12,r7
80008bc6:	e0 a0 09 47 	rcall	80009e54 <__multadd>
80008bca:	08 9b       	mov	r11,r4
80008bcc:	50 4c       	stdsp	sp[0x10],r12
80008bce:	30 09       	mov	r9,0
80008bd0:	30 aa       	mov	r10,10
80008bd2:	0e 9c       	mov	r12,r7
80008bd4:	e0 a0 09 40 	rcall	80009e54 <__multadd>
80008bd8:	18 94       	mov	r4,r12
80008bda:	40 6c       	lddsp	r12,sp[0x18]
80008bdc:	2f fc       	sub	r12,-1
80008bde:	50 6c       	stdsp	sp[0x18],r12
80008be0:	c7 5b       	rjmp	80008aca <_dtoa_r+0x9f6>
80008be2:	30 18       	mov	r8,1
80008be4:	06 90       	mov	r0,r3
80008be6:	40 85       	lddsp	r5,sp[0x20]
80008be8:	08 93       	mov	r3,r4
80008bea:	0c 94       	mov	r4,r6
80008bec:	10 96       	mov	r6,r8
80008bee:	04 9b       	mov	r11,r2
80008bf0:	00 9c       	mov	r12,r0
80008bf2:	fe b0 f9 e1 	rcall	80007fb4 <quorem>
80008bf6:	2d 0c       	sub	r12,-48
80008bf8:	0a cc       	st.b	r5++,r12
80008bfa:	02 36       	cp.w	r6,r1
80008bfc:	c0 a4       	brge	80008c10 <_dtoa_r+0xb3c>
80008bfe:	00 9b       	mov	r11,r0
80008c00:	30 09       	mov	r9,0
80008c02:	30 aa       	mov	r10,10
80008c04:	0e 9c       	mov	r12,r7
80008c06:	2f f6       	sub	r6,-1
80008c08:	e0 a0 09 26 	rcall	80009e54 <__multadd>
80008c0c:	18 90       	mov	r0,r12
80008c0e:	cf 0b       	rjmp	80008bee <_dtoa_r+0xb1a>
80008c10:	08 96       	mov	r6,r4
80008c12:	30 0b       	mov	r11,0
80008c14:	06 94       	mov	r4,r3
80008c16:	50 4b       	stdsp	sp[0x10],r11
80008c18:	00 93       	mov	r3,r0
80008c1a:	18 90       	mov	r0,r12
80008c1c:	c0 28       	rjmp	80008c20 <_dtoa_r+0xb4c>
80008c1e:	40 26       	lddsp	r6,sp[0x8]
80008c20:	06 9b       	mov	r11,r3
80008c22:	30 1a       	mov	r10,1
80008c24:	0e 9c       	mov	r12,r7
80008c26:	e0 a0 08 4b 	rcall	80009cbc <__lshift>
80008c2a:	04 9b       	mov	r11,r2
80008c2c:	18 93       	mov	r3,r12
80008c2e:	e0 a0 07 23 	rcall	80009a74 <__mcmp>
80008c32:	e0 89 00 12 	brgt	80008c56 <_dtoa_r+0xb82>
80008c36:	c1 b1       	brne	80008c6c <_dtoa_r+0xb98>
80008c38:	e1 d0 c0 01 	bfextu	r0,r0,0x0,0x1
80008c3c:	c0 d1       	brne	80008c56 <_dtoa_r+0xb82>
80008c3e:	c1 78       	rjmp	80008c6c <_dtoa_r+0xb98>
80008c40:	40 89       	lddsp	r9,sp[0x20]
80008c42:	12 38       	cp.w	r8,r9
80008c44:	c0 30       	breq	80008c4a <_dtoa_r+0xb76>
80008c46:	10 95       	mov	r5,r8
80008c48:	c0 88       	rjmp	80008c58 <_dtoa_r+0xb84>
80008c4a:	2f f6       	sub	r6,-1
80008c4c:	50 66       	stdsp	sp[0x18],r6
80008c4e:	33 18       	mov	r8,49
80008c50:	40 8c       	lddsp	r12,sp[0x20]
80008c52:	b8 88       	st.b	r12[0x0],r8
80008c54:	c1 38       	rjmp	80008c7a <_dtoa_r+0xba6>
80008c56:	33 9a       	mov	r10,57
80008c58:	0a 98       	mov	r8,r5
80008c5a:	11 79       	ld.ub	r9,--r8
80008c5c:	f4 09 18 00 	cp.b	r9,r10
80008c60:	cf 00       	breq	80008c40 <_dtoa_r+0xb6c>
80008c62:	2f f9       	sub	r9,-1
80008c64:	b0 89       	st.b	r8[0x0],r9
80008c66:	c0 98       	rjmp	80008c78 <_dtoa_r+0xba4>
80008c68:	10 95       	mov	r5,r8
80008c6a:	c0 28       	rjmp	80008c6e <_dtoa_r+0xb9a>
80008c6c:	33 09       	mov	r9,48
80008c6e:	0a 98       	mov	r8,r5
80008c70:	11 7a       	ld.ub	r10,--r8
80008c72:	f2 0a 18 00 	cp.b	r10,r9
80008c76:	cf 90       	breq	80008c68 <_dtoa_r+0xb94>
80008c78:	50 66       	stdsp	sp[0x18],r6
80008c7a:	04 9b       	mov	r11,r2
80008c7c:	0e 9c       	mov	r12,r7
80008c7e:	e0 a0 07 15 	rcall	80009aa8 <_Bfree>
80008c82:	58 04       	cp.w	r4,0
80008c84:	c1 20       	breq	80008ca8 <_dtoa_r+0xbd4>
80008c86:	40 4b       	lddsp	r11,sp[0x10]
80008c88:	08 3b       	cp.w	r11,r4
80008c8a:	5f 19       	srne	r9
80008c8c:	58 0b       	cp.w	r11,0
80008c8e:	5f 18       	srne	r8
80008c90:	f3 e8 00 08 	and	r8,r9,r8
80008c94:	c0 40       	breq	80008c9c <_dtoa_r+0xbc8>
80008c96:	0e 9c       	mov	r12,r7
80008c98:	e0 a0 07 08 	rcall	80009aa8 <_Bfree>
80008c9c:	08 9b       	mov	r11,r4
80008c9e:	0e 9c       	mov	r12,r7
80008ca0:	e0 a0 07 04 	rcall	80009aa8 <_Bfree>
80008ca4:	c0 28       	rjmp	80008ca8 <_dtoa_r+0xbd4>
80008ca6:	50 66       	stdsp	sp[0x18],r6
80008ca8:	06 9b       	mov	r11,r3
80008caa:	0e 9c       	mov	r12,r7
80008cac:	e0 a0 06 fe 	rcall	80009aa8 <_Bfree>
80008cb0:	30 08       	mov	r8,0
80008cb2:	aa 88       	st.b	r5[0x0],r8
80008cb4:	40 68       	lddsp	r8,sp[0x18]
80008cb6:	41 5a       	lddsp	r10,sp[0x54]
80008cb8:	2f f8       	sub	r8,-1
80008cba:	95 08       	st.w	r10[0x0],r8
80008cbc:	41 29       	lddsp	r9,sp[0x48]
80008cbe:	58 09       	cp.w	r9,0
80008cc0:	c0 30       	breq	80008cc6 <_dtoa_r+0xbf2>
80008cc2:	41 28       	lddsp	r8,sp[0x48]
80008cc4:	91 05       	st.w	r8[0x0],r5
80008cc6:	40 8c       	lddsp	r12,sp[0x20]
80008cc8:	2e 6d       	sub	sp,-104
80008cca:	d8 32       	popm	r0-r7,pc

80008ccc <_fflush_r>:
80008ccc:	d4 21       	pushm	r4-r7,lr
80008cce:	16 97       	mov	r7,r11
80008cd0:	18 96       	mov	r6,r12
80008cd2:	76 48       	ld.w	r8,r11[0x10]
80008cd4:	58 08       	cp.w	r8,0
80008cd6:	c7 d0       	breq	80008dd0 <_fflush_r+0x104>
80008cd8:	58 0c       	cp.w	r12,0
80008cda:	c0 50       	breq	80008ce4 <_fflush_r+0x18>
80008cdc:	78 68       	ld.w	r8,r12[0x18]
80008cde:	58 08       	cp.w	r8,0
80008ce0:	c0 21       	brne	80008ce4 <_fflush_r+0x18>
80008ce2:	cc bc       	rcall	80008e78 <__sinit>
80008ce4:	fe c8 d1 90 	sub	r8,pc,-11888
80008ce8:	10 37       	cp.w	r7,r8
80008cea:	c0 31       	brne	80008cf0 <_fflush_r+0x24>
80008cec:	6c 07       	ld.w	r7,r6[0x0]
80008cee:	c0 c8       	rjmp	80008d06 <_fflush_r+0x3a>
80008cf0:	fe c8 d1 7c 	sub	r8,pc,-11908
80008cf4:	10 37       	cp.w	r7,r8
80008cf6:	c0 31       	brne	80008cfc <_fflush_r+0x30>
80008cf8:	6c 17       	ld.w	r7,r6[0x4]
80008cfa:	c0 68       	rjmp	80008d06 <_fflush_r+0x3a>
80008cfc:	fe c8 d1 68 	sub	r8,pc,-11928
80008d00:	10 37       	cp.w	r7,r8
80008d02:	c0 21       	brne	80008d06 <_fflush_r+0x3a>
80008d04:	6c 27       	ld.w	r7,r6[0x8]
80008d06:	8e 6a       	ld.sh	r10,r7[0xc]
80008d08:	ed ba 00 03 	bld	r10,0x3
80008d0c:	c4 10       	breq	80008d8e <_fflush_r+0xc2>
80008d0e:	ab ba       	sbr	r10,0xb
80008d10:	ae 6a       	st.h	r7[0xc],r10
80008d12:	6e 18       	ld.w	r8,r7[0x4]
80008d14:	58 08       	cp.w	r8,0
80008d16:	e0 89 00 06 	brgt	80008d22 <_fflush_r+0x56>
80008d1a:	6f 08       	ld.w	r8,r7[0x40]
80008d1c:	58 08       	cp.w	r8,0
80008d1e:	e0 8a 00 59 	brle	80008dd0 <_fflush_r+0x104>
80008d22:	6e b8       	ld.w	r8,r7[0x2c]
80008d24:	58 08       	cp.w	r8,0
80008d26:	c5 50       	breq	80008dd0 <_fflush_r+0x104>
80008d28:	e2 1a 10 00 	andl	r10,0x1000,COH
80008d2c:	c0 30       	breq	80008d32 <_fflush_r+0x66>
80008d2e:	6f 55       	ld.w	r5,r7[0x54]
80008d30:	c0 f8       	rjmp	80008d4e <_fflush_r+0x82>
80008d32:	30 19       	mov	r9,1
80008d34:	6e 8b       	ld.w	r11,r7[0x20]
80008d36:	0c 9c       	mov	r12,r6
80008d38:	5d 18       	icall	r8
80008d3a:	18 95       	mov	r5,r12
80008d3c:	5b fc       	cp.w	r12,-1
80008d3e:	c0 81       	brne	80008d4e <_fflush_r+0x82>
80008d40:	6c 38       	ld.w	r8,r6[0xc]
80008d42:	59 d8       	cp.w	r8,29
80008d44:	c4 60       	breq	80008dd0 <_fflush_r+0x104>
80008d46:	8e 68       	ld.sh	r8,r7[0xc]
80008d48:	a7 a8       	sbr	r8,0x6
80008d4a:	ae 68       	st.h	r7[0xc],r8
80008d4c:	d8 22       	popm	r4-r7,pc
80008d4e:	8e 68       	ld.sh	r8,r7[0xc]
80008d50:	ed b8 00 02 	bld	r8,0x2
80008d54:	c0 81       	brne	80008d64 <_fflush_r+0x98>
80008d56:	6e 18       	ld.w	r8,r7[0x4]
80008d58:	10 15       	sub	r5,r8
80008d5a:	6e d8       	ld.w	r8,r7[0x34]
80008d5c:	58 08       	cp.w	r8,0
80008d5e:	c0 30       	breq	80008d64 <_fflush_r+0x98>
80008d60:	6f 08       	ld.w	r8,r7[0x40]
80008d62:	10 15       	sub	r5,r8
80008d64:	6e b8       	ld.w	r8,r7[0x2c]
80008d66:	0c 9c       	mov	r12,r6
80008d68:	30 09       	mov	r9,0
80008d6a:	0a 9a       	mov	r10,r5
80008d6c:	6e 8b       	ld.w	r11,r7[0x20]
80008d6e:	5d 18       	icall	r8
80008d70:	8e 68       	ld.sh	r8,r7[0xc]
80008d72:	0a 3c       	cp.w	r12,r5
80008d74:	c2 61       	brne	80008dc0 <_fflush_r+0xf4>
80008d76:	ab d8       	cbr	r8,0xb
80008d78:	30 0c       	mov	r12,0
80008d7a:	6e 49       	ld.w	r9,r7[0x10]
80008d7c:	ae 68       	st.h	r7[0xc],r8
80008d7e:	8f 1c       	st.w	r7[0x4],r12
80008d80:	8f 09       	st.w	r7[0x0],r9
80008d82:	ed b8 00 0c 	bld	r8,0xc
80008d86:	c2 51       	brne	80008dd0 <_fflush_r+0x104>
80008d88:	ef 45 00 54 	st.w	r7[84],r5
80008d8c:	d8 22       	popm	r4-r7,pc
80008d8e:	6e 45       	ld.w	r5,r7[0x10]
80008d90:	58 05       	cp.w	r5,0
80008d92:	c1 f0       	breq	80008dd0 <_fflush_r+0x104>
80008d94:	6e 04       	ld.w	r4,r7[0x0]
80008d96:	8f 05       	st.w	r7[0x0],r5
80008d98:	f5 da c0 02 	bfextu	r10,r10,0x0,0x2
80008d9c:	c0 30       	breq	80008da2 <_fflush_r+0xd6>
80008d9e:	30 08       	mov	r8,0
80008da0:	c0 28       	rjmp	80008da4 <_fflush_r+0xd8>
80008da2:	6e 58       	ld.w	r8,r7[0x14]
80008da4:	8f 28       	st.w	r7[0x8],r8
80008da6:	0a 14       	sub	r4,r5
80008da8:	c1 18       	rjmp	80008dca <_fflush_r+0xfe>
80008daa:	08 99       	mov	r9,r4
80008dac:	0a 9a       	mov	r10,r5
80008dae:	6e a8       	ld.w	r8,r7[0x28]
80008db0:	6e 8b       	ld.w	r11,r7[0x20]
80008db2:	0c 9c       	mov	r12,r6
80008db4:	5d 18       	icall	r8
80008db6:	18 14       	sub	r4,r12
80008db8:	58 0c       	cp.w	r12,0
80008dba:	e0 89 00 07 	brgt	80008dc8 <_fflush_r+0xfc>
80008dbe:	8e 68       	ld.sh	r8,r7[0xc]
80008dc0:	a7 a8       	sbr	r8,0x6
80008dc2:	3f fc       	mov	r12,-1
80008dc4:	ae 68       	st.h	r7[0xc],r8
80008dc6:	d8 22       	popm	r4-r7,pc
80008dc8:	18 05       	add	r5,r12
80008dca:	58 04       	cp.w	r4,0
80008dcc:	fe 99 ff ef 	brgt	80008daa <_fflush_r+0xde>
80008dd0:	d8 2a       	popm	r4-r7,pc,r12=0
80008dd2:	d7 03       	nop

80008dd4 <__sfp_lock_acquire>:
80008dd4:	5e fc       	retal	r12

80008dd6 <__sfp_lock_release>:
80008dd6:	5e fc       	retal	r12

80008dd8 <_cleanup_r>:
80008dd8:	d4 01       	pushm	lr
80008dda:	fe cb e8 6e 	sub	r11,pc,-6034
80008dde:	e0 a0 02 f7 	rcall	800093cc <_fwalk>
80008de2:	d8 02       	popm	pc

80008de4 <__sfmoreglue>:
80008de4:	d4 21       	pushm	r4-r7,lr
80008de6:	16 95       	mov	r5,r11
80008de8:	f6 06 10 5c 	mul	r6,r11,92
80008dec:	ec cb ff f4 	sub	r11,r6,-12
80008df0:	e0 a0 03 7e 	rcall	800094ec <_malloc_r>
80008df4:	18 97       	mov	r7,r12
80008df6:	c0 90       	breq	80008e08 <__sfmoreglue+0x24>
80008df8:	99 15       	st.w	r12[0x4],r5
80008dfa:	30 0b       	mov	r11,0
80008dfc:	2f 4c       	sub	r12,-12
80008dfe:	0c 9a       	mov	r10,r6
80008e00:	8f 2c       	st.w	r7[0x8],r12
80008e02:	8f 0b       	st.w	r7[0x0],r11
80008e04:	fe b0 e6 76 	rcall	80005af0 <memset>
80008e08:	0e 9c       	mov	r12,r7
80008e0a:	d8 22       	popm	r4-r7,pc

80008e0c <__sfp>:
80008e0c:	d4 21       	pushm	r4-r7,lr
80008e0e:	fe c8 d2 56 	sub	r8,pc,-11690
80008e12:	18 96       	mov	r6,r12
80008e14:	70 07       	ld.w	r7,r8[0x0]
80008e16:	6e 68       	ld.w	r8,r7[0x18]
80008e18:	58 08       	cp.w	r8,0
80008e1a:	c0 31       	brne	80008e20 <__sfp+0x14>
80008e1c:	0e 9c       	mov	r12,r7
80008e1e:	c2 dc       	rcall	80008e78 <__sinit>
80008e20:	ee c7 ff 28 	sub	r7,r7,-216
80008e24:	30 05       	mov	r5,0
80008e26:	6e 2c       	ld.w	r12,r7[0x8]
80008e28:	6e 18       	ld.w	r8,r7[0x4]
80008e2a:	c0 68       	rjmp	80008e36 <__sfp+0x2a>
80008e2c:	98 69       	ld.sh	r9,r12[0xc]
80008e2e:	ea 09 19 00 	cp.h	r9,r5
80008e32:	c1 10       	breq	80008e54 <__sfp+0x48>
80008e34:	2a 4c       	sub	r12,-92
80008e36:	20 18       	sub	r8,1
80008e38:	cf a7       	brpl	80008e2c <__sfp+0x20>
80008e3a:	6e 08       	ld.w	r8,r7[0x0]
80008e3c:	58 08       	cp.w	r8,0
80008e3e:	c0 61       	brne	80008e4a <__sfp+0x3e>
80008e40:	30 4b       	mov	r11,4
80008e42:	0c 9c       	mov	r12,r6
80008e44:	cd 0f       	rcall	80008de4 <__sfmoreglue>
80008e46:	8f 0c       	st.w	r7[0x0],r12
80008e48:	c0 30       	breq	80008e4e <__sfp+0x42>
80008e4a:	6e 07       	ld.w	r7,r7[0x0]
80008e4c:	ce db       	rjmp	80008e26 <__sfp+0x1a>
80008e4e:	30 c8       	mov	r8,12
80008e50:	8d 38       	st.w	r6[0xc],r8
80008e52:	d8 22       	popm	r4-r7,pc
80008e54:	30 08       	mov	r8,0
80008e56:	f9 48 00 4c 	st.w	r12[76],r8
80008e5a:	99 08       	st.w	r12[0x0],r8
80008e5c:	99 28       	st.w	r12[0x8],r8
80008e5e:	99 18       	st.w	r12[0x4],r8
80008e60:	99 48       	st.w	r12[0x10],r8
80008e62:	99 58       	st.w	r12[0x14],r8
80008e64:	99 68       	st.w	r12[0x18],r8
80008e66:	99 d8       	st.w	r12[0x34],r8
80008e68:	99 e8       	st.w	r12[0x38],r8
80008e6a:	f9 48 00 48 	st.w	r12[72],r8
80008e6e:	3f f8       	mov	r8,-1
80008e70:	b8 78       	st.h	r12[0xe],r8
80008e72:	30 18       	mov	r8,1
80008e74:	b8 68       	st.h	r12[0xc],r8
80008e76:	d8 22       	popm	r4-r7,pc

80008e78 <__sinit>:
80008e78:	d4 21       	pushm	r4-r7,lr
80008e7a:	18 96       	mov	r6,r12
80008e7c:	78 67       	ld.w	r7,r12[0x18]
80008e7e:	58 07       	cp.w	r7,0
80008e80:	c4 91       	brne	80008f12 <__sinit+0x9a>
80008e82:	fe c8 00 aa 	sub	r8,pc,170
80008e86:	30 15       	mov	r5,1
80008e88:	99 a8       	st.w	r12[0x28],r8
80008e8a:	f9 47 00 d8 	st.w	r12[216],r7
80008e8e:	f9 47 00 dc 	st.w	r12[220],r7
80008e92:	f9 47 00 e0 	st.w	r12[224],r7
80008e96:	99 65       	st.w	r12[0x18],r5
80008e98:	cb af       	rcall	80008e0c <__sfp>
80008e9a:	8d 0c       	st.w	r6[0x0],r12
80008e9c:	0c 9c       	mov	r12,r6
80008e9e:	cb 7f       	rcall	80008e0c <__sfp>
80008ea0:	8d 1c       	st.w	r6[0x4],r12
80008ea2:	0c 9c       	mov	r12,r6
80008ea4:	cb 4f       	rcall	80008e0c <__sfp>
80008ea6:	6c 09       	ld.w	r9,r6[0x0]
80008ea8:	30 48       	mov	r8,4
80008eaa:	93 07       	st.w	r9[0x0],r7
80008eac:	b2 68       	st.h	r9[0xc],r8
80008eae:	93 17       	st.w	r9[0x4],r7
80008eb0:	93 27       	st.w	r9[0x8],r7
80008eb2:	6c 18       	ld.w	r8,r6[0x4]
80008eb4:	b2 77       	st.h	r9[0xe],r7
80008eb6:	93 47       	st.w	r9[0x10],r7
80008eb8:	93 57       	st.w	r9[0x14],r7
80008eba:	93 67       	st.w	r9[0x18],r7
80008ebc:	93 89       	st.w	r9[0x20],r9
80008ebe:	91 07       	st.w	r8[0x0],r7
80008ec0:	91 17       	st.w	r8[0x4],r7
80008ec2:	91 27       	st.w	r8[0x8],r7
80008ec4:	fe ce eb e8 	sub	lr,pc,-5144
80008ec8:	fe cb ec 18 	sub	r11,pc,-5096
80008ecc:	93 9e       	st.w	r9[0x24],lr
80008ece:	93 ab       	st.w	r9[0x28],r11
80008ed0:	fe ca ec 40 	sub	r10,pc,-5056
80008ed4:	fe c4 ec 4c 	sub	r4,pc,-5044
80008ed8:	93 ba       	st.w	r9[0x2c],r10
80008eda:	93 c4       	st.w	r9[0x30],r4
80008edc:	30 99       	mov	r9,9
80008ede:	b0 69       	st.h	r8[0xc],r9
80008ee0:	b0 75       	st.h	r8[0xe],r5
80008ee2:	91 c4       	st.w	r8[0x30],r4
80008ee4:	91 47       	st.w	r8[0x10],r7
80008ee6:	91 57       	st.w	r8[0x14],r7
80008ee8:	91 67       	st.w	r8[0x18],r7
80008eea:	91 88       	st.w	r8[0x20],r8
80008eec:	91 9e       	st.w	r8[0x24],lr
80008eee:	91 ab       	st.w	r8[0x28],r11
80008ef0:	91 ba       	st.w	r8[0x2c],r10
80008ef2:	8d 2c       	st.w	r6[0x8],r12
80008ef4:	31 28       	mov	r8,18
80008ef6:	99 07       	st.w	r12[0x0],r7
80008ef8:	b8 68       	st.h	r12[0xc],r8
80008efa:	99 17       	st.w	r12[0x4],r7
80008efc:	99 27       	st.w	r12[0x8],r7
80008efe:	30 28       	mov	r8,2
80008f00:	b8 78       	st.h	r12[0xe],r8
80008f02:	99 c4       	st.w	r12[0x30],r4
80008f04:	99 67       	st.w	r12[0x18],r7
80008f06:	99 9e       	st.w	r12[0x24],lr
80008f08:	99 ab       	st.w	r12[0x28],r11
80008f0a:	99 ba       	st.w	r12[0x2c],r10
80008f0c:	99 47       	st.w	r12[0x10],r7
80008f0e:	99 57       	st.w	r12[0x14],r7
80008f10:	99 8c       	st.w	r12[0x20],r12
80008f12:	d8 22       	popm	r4-r7,pc

80008f14 <_malloc_trim_r>:
80008f14:	d4 21       	pushm	r4-r7,lr
80008f16:	16 95       	mov	r5,r11
80008f18:	18 97       	mov	r7,r12
80008f1a:	e0 a0 05 29 	rcall	8000996c <__malloc_lock>
80008f1e:	e0 64 01 e8 	mov	r4,488
80008f22:	68 28       	ld.w	r8,r4[0x8]
80008f24:	70 16       	ld.w	r6,r8[0x4]
80008f26:	e0 16 ff fc 	andl	r6,0xfffc
80008f2a:	ec c8 ff 91 	sub	r8,r6,-111
80008f2e:	f0 05 01 05 	sub	r5,r8,r5
80008f32:	e0 15 ff 80 	andl	r5,0xff80
80008f36:	ea c5 00 80 	sub	r5,r5,128
80008f3a:	e0 45 00 7f 	cp.w	r5,127
80008f3e:	e0 8a 00 25 	brle	80008f88 <_malloc_trim_r+0x74>
80008f42:	30 0b       	mov	r11,0
80008f44:	0e 9c       	mov	r12,r7
80008f46:	e0 a0 09 91 	rcall	8000a268 <_sbrk_r>
80008f4a:	68 28       	ld.w	r8,r4[0x8]
80008f4c:	0c 08       	add	r8,r6
80008f4e:	10 3c       	cp.w	r12,r8
80008f50:	c1 c1       	brne	80008f88 <_malloc_trim_r+0x74>
80008f52:	ea 0b 11 00 	rsub	r11,r5,0
80008f56:	0e 9c       	mov	r12,r7
80008f58:	e0 a0 09 88 	rcall	8000a268 <_sbrk_r>
80008f5c:	5b fc       	cp.w	r12,-1
80008f5e:	c1 91       	brne	80008f90 <_malloc_trim_r+0x7c>
80008f60:	30 0b       	mov	r11,0
80008f62:	0e 9c       	mov	r12,r7
80008f64:	e0 a0 09 82 	rcall	8000a268 <_sbrk_r>
80008f68:	68 28       	ld.w	r8,r4[0x8]
80008f6a:	f8 08 01 09 	sub	r9,r12,r8
80008f6e:	58 f9       	cp.w	r9,15
80008f70:	e0 8a 00 0c 	brle	80008f88 <_malloc_trim_r+0x74>
80008f74:	a1 a9       	sbr	r9,0x0
80008f76:	91 19       	st.w	r8[0x4],r9
80008f78:	e0 68 05 f4 	mov	r8,1524
80008f7c:	70 09       	ld.w	r9,r8[0x0]
80008f7e:	e0 68 0f 34 	mov	r8,3892
80008f82:	f8 09 01 09 	sub	r9,r12,r9
80008f86:	91 09       	st.w	r8[0x0],r9
80008f88:	0e 9c       	mov	r12,r7
80008f8a:	e0 a0 04 f2 	rcall	8000996e <__malloc_unlock>
80008f8e:	d8 2a       	popm	r4-r7,pc,r12=0
80008f90:	68 28       	ld.w	r8,r4[0x8]
80008f92:	0a 16       	sub	r6,r5
80008f94:	a1 a6       	sbr	r6,0x0
80008f96:	91 16       	st.w	r8[0x4],r6
80008f98:	e0 68 0f 34 	mov	r8,3892
80008f9c:	70 09       	ld.w	r9,r8[0x0]
80008f9e:	0a 19       	sub	r9,r5
80008fa0:	0e 9c       	mov	r12,r7
80008fa2:	91 09       	st.w	r8[0x0],r9
80008fa4:	e0 a0 04 e5 	rcall	8000996e <__malloc_unlock>
80008fa8:	da 2a       	popm	r4-r7,pc,r12=1
80008faa:	d7 03       	nop

80008fac <_free_r>:
80008fac:	d4 21       	pushm	r4-r7,lr
80008fae:	16 96       	mov	r6,r11
80008fb0:	18 97       	mov	r7,r12
80008fb2:	58 0b       	cp.w	r11,0
80008fb4:	e0 80 00 be 	breq	80009130 <_free_r+0x184>
80008fb8:	e0 a0 04 da 	rcall	8000996c <__malloc_lock>
80008fbc:	20 86       	sub	r6,8
80008fbe:	e0 6a 01 e8 	mov	r10,488
80008fc2:	6c 18       	ld.w	r8,r6[0x4]
80008fc4:	74 2e       	ld.w	lr,r10[0x8]
80008fc6:	f9 d8 c0 01 	bfextu	r12,r8,0x0,0x1
80008fca:	a1 c8       	cbr	r8,0x0
80008fcc:	ec 08 00 09 	add	r9,r6,r8
80008fd0:	72 1b       	ld.w	r11,r9[0x4]
80008fd2:	e0 1b ff fc 	andl	r11,0xfffc
80008fd6:	1c 39       	cp.w	r9,lr
80008fd8:	c1 e1       	brne	80009014 <_free_r+0x68>
80008fda:	f6 08 00 08 	add	r8,r11,r8
80008fde:	58 0c       	cp.w	r12,0
80008fe0:	c0 81       	brne	80008ff0 <_free_r+0x44>
80008fe2:	6c 09       	ld.w	r9,r6[0x0]
80008fe4:	12 16       	sub	r6,r9
80008fe6:	12 08       	add	r8,r9
80008fe8:	6c 3b       	ld.w	r11,r6[0xc]
80008fea:	6c 29       	ld.w	r9,r6[0x8]
80008fec:	97 29       	st.w	r11[0x8],r9
80008fee:	93 3b       	st.w	r9[0xc],r11
80008ff0:	10 99       	mov	r9,r8
80008ff2:	95 26       	st.w	r10[0x8],r6
80008ff4:	a1 a9       	sbr	r9,0x0
80008ff6:	8d 19       	st.w	r6[0x4],r9
80008ff8:	e0 69 05 f0 	mov	r9,1520
80008ffc:	72 09       	ld.w	r9,r9[0x0]
80008ffe:	12 38       	cp.w	r8,r9
80009000:	c0 63       	brcs	8000900c <_free_r+0x60>
80009002:	e0 68 0f 30 	mov	r8,3888
80009006:	0e 9c       	mov	r12,r7
80009008:	70 0b       	ld.w	r11,r8[0x0]
8000900a:	c8 5f       	rcall	80008f14 <_malloc_trim_r>
8000900c:	0e 9c       	mov	r12,r7
8000900e:	e0 a0 04 b0 	rcall	8000996e <__malloc_unlock>
80009012:	d8 22       	popm	r4-r7,pc
80009014:	93 1b       	st.w	r9[0x4],r11
80009016:	58 0c       	cp.w	r12,0
80009018:	c0 30       	breq	8000901e <_free_r+0x72>
8000901a:	30 0c       	mov	r12,0
8000901c:	c0 e8       	rjmp	80009038 <_free_r+0x8c>
8000901e:	6c 0e       	ld.w	lr,r6[0x0]
80009020:	f4 c5 ff f8 	sub	r5,r10,-8
80009024:	1c 08       	add	r8,lr
80009026:	1c 16       	sub	r6,lr
80009028:	6c 2e       	ld.w	lr,r6[0x8]
8000902a:	0a 3e       	cp.w	lr,r5
8000902c:	c0 31       	brne	80009032 <_free_r+0x86>
8000902e:	30 1c       	mov	r12,1
80009030:	c0 48       	rjmp	80009038 <_free_r+0x8c>
80009032:	6c 35       	ld.w	r5,r6[0xc]
80009034:	8b 2e       	st.w	r5[0x8],lr
80009036:	9d 35       	st.w	lr[0xc],r5
80009038:	f2 0b 00 0e 	add	lr,r9,r11
8000903c:	7c 1e       	ld.w	lr,lr[0x4]
8000903e:	ed be 00 00 	bld	lr,0x0
80009042:	c1 40       	breq	8000906a <_free_r+0xbe>
80009044:	16 08       	add	r8,r11
80009046:	58 0c       	cp.w	r12,0
80009048:	c0 d1       	brne	80009062 <_free_r+0xb6>
8000904a:	e0 6e 01 e8 	mov	lr,488
8000904e:	72 2b       	ld.w	r11,r9[0x8]
80009050:	2f 8e       	sub	lr,-8
80009052:	1c 3b       	cp.w	r11,lr
80009054:	c0 71       	brne	80009062 <_free_r+0xb6>
80009056:	97 36       	st.w	r11[0xc],r6
80009058:	97 26       	st.w	r11[0x8],r6
8000905a:	8d 2b       	st.w	r6[0x8],r11
8000905c:	8d 3b       	st.w	r6[0xc],r11
8000905e:	30 1c       	mov	r12,1
80009060:	c0 58       	rjmp	8000906a <_free_r+0xbe>
80009062:	72 2b       	ld.w	r11,r9[0x8]
80009064:	72 39       	ld.w	r9,r9[0xc]
80009066:	93 2b       	st.w	r9[0x8],r11
80009068:	97 39       	st.w	r11[0xc],r9
8000906a:	10 99       	mov	r9,r8
8000906c:	ec 08 09 08 	st.w	r6[r8],r8
80009070:	a1 a9       	sbr	r9,0x0
80009072:	8d 19       	st.w	r6[0x4],r9
80009074:	58 0c       	cp.w	r12,0
80009076:	c5 a1       	brne	8000912a <_free_r+0x17e>
80009078:	e0 48 01 ff 	cp.w	r8,511
8000907c:	e0 8b 00 13 	brhi	800090a2 <_free_r+0xf6>
80009080:	a3 98       	lsr	r8,0x3
80009082:	f4 08 00 39 	add	r9,r10,r8<<0x3
80009086:	72 2b       	ld.w	r11,r9[0x8]
80009088:	8d 39       	st.w	r6[0xc],r9
8000908a:	8d 2b       	st.w	r6[0x8],r11
8000908c:	97 36       	st.w	r11[0xc],r6
8000908e:	93 26       	st.w	r9[0x8],r6
80009090:	a3 48       	asr	r8,0x2
80009092:	74 19       	ld.w	r9,r10[0x4]
80009094:	30 1b       	mov	r11,1
80009096:	f6 08 09 48 	lsl	r8,r11,r8
8000909a:	f3 e8 10 08 	or	r8,r9,r8
8000909e:	95 18       	st.w	r10[0x4],r8
800090a0:	c4 58       	rjmp	8000912a <_free_r+0x17e>
800090a2:	f0 0b 16 09 	lsr	r11,r8,0x9
800090a6:	58 4b       	cp.w	r11,4
800090a8:	e0 8b 00 06 	brhi	800090b4 <_free_r+0x108>
800090ac:	f0 0b 16 06 	lsr	r11,r8,0x6
800090b0:	2c 8b       	sub	r11,-56
800090b2:	c2 08       	rjmp	800090f2 <_free_r+0x146>
800090b4:	59 4b       	cp.w	r11,20
800090b6:	e0 8b 00 04 	brhi	800090be <_free_r+0x112>
800090ba:	2a 5b       	sub	r11,-91
800090bc:	c1 b8       	rjmp	800090f2 <_free_r+0x146>
800090be:	e0 4b 00 54 	cp.w	r11,84
800090c2:	e0 8b 00 06 	brhi	800090ce <_free_r+0x122>
800090c6:	f0 0b 16 0c 	lsr	r11,r8,0xc
800090ca:	29 2b       	sub	r11,-110
800090cc:	c1 38       	rjmp	800090f2 <_free_r+0x146>
800090ce:	e0 4b 01 54 	cp.w	r11,340
800090d2:	e0 8b 00 06 	brhi	800090de <_free_r+0x132>
800090d6:	f0 0b 16 0f 	lsr	r11,r8,0xf
800090da:	28 9b       	sub	r11,-119
800090dc:	c0 b8       	rjmp	800090f2 <_free_r+0x146>
800090de:	e0 4b 05 54 	cp.w	r11,1364
800090e2:	e0 88 00 05 	brls	800090ec <_free_r+0x140>
800090e6:	37 eb       	mov	r11,126
800090e8:	c0 58       	rjmp	800090f2 <_free_r+0x146>
800090ea:	d7 03       	nop
800090ec:	f0 0b 16 12 	lsr	r11,r8,0x12
800090f0:	28 4b       	sub	r11,-124
800090f2:	f4 0b 00 3c 	add	r12,r10,r11<<0x3
800090f6:	78 29       	ld.w	r9,r12[0x8]
800090f8:	18 39       	cp.w	r9,r12
800090fa:	c0 e1       	brne	80009116 <_free_r+0x16a>
800090fc:	74 18       	ld.w	r8,r10[0x4]
800090fe:	a3 4b       	asr	r11,0x2
80009100:	30 1c       	mov	r12,1
80009102:	f8 0b 09 4b 	lsl	r11,r12,r11
80009106:	f1 eb 10 0b 	or	r11,r8,r11
8000910a:	12 98       	mov	r8,r9
8000910c:	95 1b       	st.w	r10[0x4],r11
8000910e:	c0 a8       	rjmp	80009122 <_free_r+0x176>
80009110:	72 29       	ld.w	r9,r9[0x8]
80009112:	18 39       	cp.w	r9,r12
80009114:	c0 60       	breq	80009120 <_free_r+0x174>
80009116:	72 1a       	ld.w	r10,r9[0x4]
80009118:	e0 1a ff fc 	andl	r10,0xfffc
8000911c:	14 38       	cp.w	r8,r10
8000911e:	cf 93       	brcs	80009110 <_free_r+0x164>
80009120:	72 38       	ld.w	r8,r9[0xc]
80009122:	8d 38       	st.w	r6[0xc],r8
80009124:	8d 29       	st.w	r6[0x8],r9
80009126:	93 36       	st.w	r9[0xc],r6
80009128:	91 26       	st.w	r8[0x8],r6
8000912a:	0e 9c       	mov	r12,r7
8000912c:	e0 a0 04 21 	rcall	8000996e <__malloc_unlock>
80009130:	d8 22       	popm	r4-r7,pc
80009132:	d7 03       	nop

80009134 <__sfvwrite_r>:
80009134:	d4 31       	pushm	r0-r7,lr
80009136:	20 3d       	sub	sp,12
80009138:	14 94       	mov	r4,r10
8000913a:	18 95       	mov	r5,r12
8000913c:	16 97       	mov	r7,r11
8000913e:	74 28       	ld.w	r8,r10[0x8]
80009140:	58 08       	cp.w	r8,0
80009142:	e0 80 01 41 	breq	800093c4 <__sfvwrite_r+0x290>
80009146:	96 68       	ld.sh	r8,r11[0xc]
80009148:	ed b8 00 03 	bld	r8,0x3
8000914c:	c0 41       	brne	80009154 <__sfvwrite_r+0x20>
8000914e:	76 48       	ld.w	r8,r11[0x10]
80009150:	58 08       	cp.w	r8,0
80009152:	c0 c1       	brne	8000916a <__sfvwrite_r+0x36>
80009154:	0e 9b       	mov	r11,r7
80009156:	0a 9c       	mov	r12,r5
80009158:	fe b0 f6 c0 	rcall	80007ed8 <__swsetup_r>
8000915c:	c0 70       	breq	8000916a <__sfvwrite_r+0x36>
8000915e:	8e 68       	ld.sh	r8,r7[0xc]
80009160:	a7 a8       	sbr	r8,0x6
80009162:	ae 68       	st.h	r7[0xc],r8
80009164:	30 98       	mov	r8,9
80009166:	8b 38       	st.w	r5[0xc],r8
80009168:	c2 c9       	rjmp	800093c0 <__sfvwrite_r+0x28c>
8000916a:	8e 63       	ld.sh	r3,r7[0xc]
8000916c:	68 00       	ld.w	r0,r4[0x0]
8000916e:	06 96       	mov	r6,r3
80009170:	e2 16 00 02 	andl	r6,0x2,COH
80009174:	c2 10       	breq	800091b6 <__sfvwrite_r+0x82>
80009176:	30 03       	mov	r3,0
80009178:	e0 62 04 00 	mov	r2,1024
8000917c:	06 96       	mov	r6,r3
8000917e:	c0 48       	rjmp	80009186 <__sfvwrite_r+0x52>
80009180:	60 03       	ld.w	r3,r0[0x0]
80009182:	60 16       	ld.w	r6,r0[0x4]
80009184:	2f 80       	sub	r0,-8
80009186:	58 06       	cp.w	r6,0
80009188:	cf c0       	breq	80009180 <__sfvwrite_r+0x4c>
8000918a:	e0 46 04 00 	cp.w	r6,1024
8000918e:	ec 09 17 80 	movls	r9,r6
80009192:	e4 09 17 b0 	movhi	r9,r2
80009196:	06 9a       	mov	r10,r3
80009198:	6e a8       	ld.w	r8,r7[0x28]
8000919a:	6e 8b       	ld.w	r11,r7[0x20]
8000919c:	0a 9c       	mov	r12,r5
8000919e:	5d 18       	icall	r8
800091a0:	18 16       	sub	r6,r12
800091a2:	58 0c       	cp.w	r12,0
800091a4:	e0 8a 01 0b 	brle	800093ba <__sfvwrite_r+0x286>
800091a8:	68 28       	ld.w	r8,r4[0x8]
800091aa:	18 18       	sub	r8,r12
800091ac:	89 28       	st.w	r4[0x8],r8
800091ae:	e0 80 01 0b 	breq	800093c4 <__sfvwrite_r+0x290>
800091b2:	18 03       	add	r3,r12
800091b4:	ce 9b       	rjmp	80009186 <__sfvwrite_r+0x52>
800091b6:	e7 d3 c0 01 	bfextu	r3,r3,0x0,0x1
800091ba:	c0 70       	breq	800091c8 <__sfvwrite_r+0x94>
800091bc:	50 06       	stdsp	sp[0x0],r6
800091be:	0c 93       	mov	r3,r6
800091c0:	0c 91       	mov	r1,r6
800091c2:	50 15       	stdsp	sp[0x4],r5
800091c4:	08 92       	mov	r2,r4
800091c6:	c9 e8       	rjmp	80009302 <__sfvwrite_r+0x1ce>
800091c8:	06 96       	mov	r6,r3
800091ca:	08 91       	mov	r1,r4
800091cc:	c0 48       	rjmp	800091d4 <__sfvwrite_r+0xa0>
800091ce:	60 03       	ld.w	r3,r0[0x0]
800091d0:	60 16       	ld.w	r6,r0[0x4]
800091d2:	2f 80       	sub	r0,-8
800091d4:	58 06       	cp.w	r6,0
800091d6:	cf c0       	breq	800091ce <__sfvwrite_r+0x9a>
800091d8:	8e 68       	ld.sh	r8,r7[0xc]
800091da:	6e 24       	ld.w	r4,r7[0x8]
800091dc:	10 99       	mov	r9,r8
800091de:	e2 19 02 00 	andl	r9,0x200,COH
800091e2:	c5 50       	breq	8000928c <__sfvwrite_r+0x158>
800091e4:	08 36       	cp.w	r6,r4
800091e6:	c4 33       	brcs	8000926c <__sfvwrite_r+0x138>
800091e8:	10 99       	mov	r9,r8
800091ea:	e2 19 04 80 	andl	r9,0x480,COH
800091ee:	c3 f0       	breq	8000926c <__sfvwrite_r+0x138>
800091f0:	6e 4b       	ld.w	r11,r7[0x10]
800091f2:	6e 09       	ld.w	r9,r7[0x0]
800091f4:	16 19       	sub	r9,r11
800091f6:	50 09       	stdsp	sp[0x0],r9
800091f8:	6e 59       	ld.w	r9,r7[0x14]
800091fa:	10 9c       	mov	r12,r8
800091fc:	f2 09 00 1a 	add	r10,r9,r9<<0x1
80009200:	30 28       	mov	r8,2
80009202:	f4 08 0c 08 	divs	r8,r10,r8
80009206:	fa e9 00 04 	st.d	sp[4],r8
8000920a:	10 94       	mov	r4,r8
8000920c:	40 09       	lddsp	r9,sp[0x0]
8000920e:	e2 1c 04 00 	andl	r12,0x400,COH
80009212:	2f f9       	sub	r9,-1
80009214:	0c 09       	add	r9,r6
80009216:	12 38       	cp.w	r8,r9
80009218:	f2 04 17 30 	movlo	r4,r9
8000921c:	58 0c       	cp.w	r12,0
8000921e:	c1 00       	breq	8000923e <__sfvwrite_r+0x10a>
80009220:	08 9b       	mov	r11,r4
80009222:	0a 9c       	mov	r12,r5
80009224:	c6 4d       	rcall	800094ec <_malloc_r>
80009226:	18 92       	mov	r2,r12
80009228:	c1 40       	breq	80009250 <__sfvwrite_r+0x11c>
8000922a:	40 0a       	lddsp	r10,sp[0x0]
8000922c:	6e 4b       	ld.w	r11,r7[0x10]
8000922e:	fe b0 e3 bd 	rcall	800059a8 <memcpy>
80009232:	8e 68       	ld.sh	r8,r7[0xc]
80009234:	e0 18 fb 7f 	andl	r8,0xfb7f
80009238:	a7 b8       	sbr	r8,0x7
8000923a:	ae 68       	st.h	r7[0xc],r8
8000923c:	c0 d8       	rjmp	80009256 <__sfvwrite_r+0x122>
8000923e:	08 9a       	mov	r10,r4
80009240:	0a 9c       	mov	r12,r5
80009242:	e0 a0 06 8d 	rcall	80009f5c <_realloc_r>
80009246:	18 92       	mov	r2,r12
80009248:	c0 71       	brne	80009256 <__sfvwrite_r+0x122>
8000924a:	6e 4b       	ld.w	r11,r7[0x10]
8000924c:	0a 9c       	mov	r12,r5
8000924e:	ca fe       	rcall	80008fac <_free_r>
80009250:	30 c8       	mov	r8,12
80009252:	8b 38       	st.w	r5[0xc],r8
80009254:	cb 38       	rjmp	800093ba <__sfvwrite_r+0x286>
80009256:	40 0a       	lddsp	r10,sp[0x0]
80009258:	40 09       	lddsp	r9,sp[0x0]
8000925a:	e8 0a 01 0a 	sub	r10,r4,r10
8000925e:	e4 09 00 08 	add	r8,r2,r9
80009262:	8f 54       	st.w	r7[0x14],r4
80009264:	8f 2a       	st.w	r7[0x8],r10
80009266:	8f 08       	st.w	r7[0x0],r8
80009268:	8f 42       	st.w	r7[0x10],r2
8000926a:	0c 94       	mov	r4,r6
8000926c:	08 36       	cp.w	r6,r4
8000926e:	ec 04 17 30 	movlo	r4,r6
80009272:	06 9b       	mov	r11,r3
80009274:	08 9a       	mov	r10,r4
80009276:	6e 0c       	ld.w	r12,r7[0x0]
80009278:	e0 a0 03 5b 	rcall	8000992e <memmove>
8000927c:	6e 08       	ld.w	r8,r7[0x0]
8000927e:	08 08       	add	r8,r4
80009280:	8f 08       	st.w	r7[0x0],r8
80009282:	6e 28       	ld.w	r8,r7[0x8]
80009284:	08 18       	sub	r8,r4
80009286:	0c 94       	mov	r4,r6
80009288:	8f 28       	st.w	r7[0x8],r8
8000928a:	c3 08       	rjmp	800092ea <__sfvwrite_r+0x1b6>
8000928c:	08 36       	cp.w	r6,r4
8000928e:	5f ba       	srhi	r10
80009290:	6e 0c       	ld.w	r12,r7[0x0]
80009292:	6e 48       	ld.w	r8,r7[0x10]
80009294:	10 3c       	cp.w	r12,r8
80009296:	5f b8       	srhi	r8
80009298:	f5 e8 00 08 	and	r8,r10,r8
8000929c:	f2 08 18 00 	cp.b	r8,r9
800092a0:	c0 e0       	breq	800092bc <__sfvwrite_r+0x188>
800092a2:	06 9b       	mov	r11,r3
800092a4:	08 9a       	mov	r10,r4
800092a6:	e0 a0 03 44 	rcall	8000992e <memmove>
800092aa:	6e 08       	ld.w	r8,r7[0x0]
800092ac:	08 08       	add	r8,r4
800092ae:	0e 9b       	mov	r11,r7
800092b0:	8f 08       	st.w	r7[0x0],r8
800092b2:	0a 9c       	mov	r12,r5
800092b4:	fe b0 fd 0c 	rcall	80008ccc <_fflush_r>
800092b8:	c1 90       	breq	800092ea <__sfvwrite_r+0x1b6>
800092ba:	c8 08       	rjmp	800093ba <__sfvwrite_r+0x286>
800092bc:	6e 59       	ld.w	r9,r7[0x14]
800092be:	12 36       	cp.w	r6,r9
800092c0:	c0 a3       	brcs	800092d4 <__sfvwrite_r+0x1a0>
800092c2:	6e a8       	ld.w	r8,r7[0x28]
800092c4:	06 9a       	mov	r10,r3
800092c6:	6e 8b       	ld.w	r11,r7[0x20]
800092c8:	0a 9c       	mov	r12,r5
800092ca:	5d 18       	icall	r8
800092cc:	18 94       	mov	r4,r12
800092ce:	e0 89 00 0e 	brgt	800092ea <__sfvwrite_r+0x1b6>
800092d2:	c7 48       	rjmp	800093ba <__sfvwrite_r+0x286>
800092d4:	0c 9a       	mov	r10,r6
800092d6:	06 9b       	mov	r11,r3
800092d8:	e0 a0 03 2b 	rcall	8000992e <memmove>
800092dc:	6e 08       	ld.w	r8,r7[0x0]
800092de:	0c 08       	add	r8,r6
800092e0:	0c 94       	mov	r4,r6
800092e2:	8f 08       	st.w	r7[0x0],r8
800092e4:	6e 28       	ld.w	r8,r7[0x8]
800092e6:	0c 18       	sub	r8,r6
800092e8:	8f 28       	st.w	r7[0x8],r8
800092ea:	62 28       	ld.w	r8,r1[0x8]
800092ec:	08 18       	sub	r8,r4
800092ee:	83 28       	st.w	r1[0x8],r8
800092f0:	c6 a0       	breq	800093c4 <__sfvwrite_r+0x290>
800092f2:	08 16       	sub	r6,r4
800092f4:	08 03       	add	r3,r4
800092f6:	c6 fb       	rjmp	800091d4 <__sfvwrite_r+0xa0>
800092f8:	60 03       	ld.w	r3,r0[0x0]
800092fa:	60 11       	ld.w	r1,r0[0x4]
800092fc:	30 08       	mov	r8,0
800092fe:	2f 80       	sub	r0,-8
80009300:	50 08       	stdsp	sp[0x0],r8
80009302:	58 01       	cp.w	r1,0
80009304:	cf a0       	breq	800092f8 <__sfvwrite_r+0x1c4>
80009306:	40 0a       	lddsp	r10,sp[0x0]
80009308:	58 0a       	cp.w	r10,0
8000930a:	c1 11       	brne	8000932c <__sfvwrite_r+0x1f8>
8000930c:	02 9a       	mov	r10,r1
8000930e:	30 ab       	mov	r11,10
80009310:	06 9c       	mov	r12,r3
80009312:	e0 a0 03 03 	rcall	80009918 <memchr>
80009316:	c0 70       	breq	80009324 <__sfvwrite_r+0x1f0>
80009318:	f8 c6 ff ff 	sub	r6,r12,-1
8000931c:	30 19       	mov	r9,1
8000931e:	06 16       	sub	r6,r3
80009320:	50 09       	stdsp	sp[0x0],r9
80009322:	c0 58       	rjmp	8000932c <__sfvwrite_r+0x1f8>
80009324:	30 18       	mov	r8,1
80009326:	e2 c6 ff ff 	sub	r6,r1,-1
8000932a:	50 08       	stdsp	sp[0x0],r8
8000932c:	02 36       	cp.w	r6,r1
8000932e:	ec 04 17 80 	movls	r4,r6
80009332:	e2 04 17 b0 	movhi	r4,r1
80009336:	6e 59       	ld.w	r9,r7[0x14]
80009338:	6e 25       	ld.w	r5,r7[0x8]
8000933a:	f2 05 00 05 	add	r5,r9,r5
8000933e:	0a 34       	cp.w	r4,r5
80009340:	5f 9a       	srgt	r10
80009342:	6e 0c       	ld.w	r12,r7[0x0]
80009344:	6e 48       	ld.w	r8,r7[0x10]
80009346:	10 3c       	cp.w	r12,r8
80009348:	5f b8       	srhi	r8
8000934a:	f5 e8 00 08 	and	r8,r10,r8
8000934e:	30 0a       	mov	r10,0
80009350:	f4 08 18 00 	cp.b	r8,r10
80009354:	c0 e0       	breq	80009370 <__sfvwrite_r+0x23c>
80009356:	06 9b       	mov	r11,r3
80009358:	0a 9a       	mov	r10,r5
8000935a:	e0 a0 02 ea 	rcall	8000992e <memmove>
8000935e:	6e 08       	ld.w	r8,r7[0x0]
80009360:	0a 08       	add	r8,r5
80009362:	0e 9b       	mov	r11,r7
80009364:	8f 08       	st.w	r7[0x0],r8
80009366:	40 1c       	lddsp	r12,sp[0x4]
80009368:	fe b0 fc b2 	rcall	80008ccc <_fflush_r>
8000936c:	c1 80       	breq	8000939c <__sfvwrite_r+0x268>
8000936e:	c2 68       	rjmp	800093ba <__sfvwrite_r+0x286>
80009370:	12 34       	cp.w	r4,r9
80009372:	c0 a5       	brlt	80009386 <__sfvwrite_r+0x252>
80009374:	6e a8       	ld.w	r8,r7[0x28]
80009376:	06 9a       	mov	r10,r3
80009378:	6e 8b       	ld.w	r11,r7[0x20]
8000937a:	40 1c       	lddsp	r12,sp[0x4]
8000937c:	5d 18       	icall	r8
8000937e:	18 95       	mov	r5,r12
80009380:	e0 89 00 0e 	brgt	8000939c <__sfvwrite_r+0x268>
80009384:	c1 b8       	rjmp	800093ba <__sfvwrite_r+0x286>
80009386:	08 9a       	mov	r10,r4
80009388:	06 9b       	mov	r11,r3
8000938a:	e0 a0 02 d2 	rcall	8000992e <memmove>
8000938e:	6e 08       	ld.w	r8,r7[0x0]
80009390:	08 08       	add	r8,r4
80009392:	08 95       	mov	r5,r4
80009394:	8f 08       	st.w	r7[0x0],r8
80009396:	6e 28       	ld.w	r8,r7[0x8]
80009398:	08 18       	sub	r8,r4
8000939a:	8f 28       	st.w	r7[0x8],r8
8000939c:	0a 16       	sub	r6,r5
8000939e:	c0 71       	brne	800093ac <__sfvwrite_r+0x278>
800093a0:	0e 9b       	mov	r11,r7
800093a2:	40 1c       	lddsp	r12,sp[0x4]
800093a4:	fe b0 fc 94 	rcall	80008ccc <_fflush_r>
800093a8:	c0 91       	brne	800093ba <__sfvwrite_r+0x286>
800093aa:	50 06       	stdsp	sp[0x0],r6
800093ac:	64 28       	ld.w	r8,r2[0x8]
800093ae:	0a 18       	sub	r8,r5
800093b0:	85 28       	st.w	r2[0x8],r8
800093b2:	c0 90       	breq	800093c4 <__sfvwrite_r+0x290>
800093b4:	0a 11       	sub	r1,r5
800093b6:	0a 03       	add	r3,r5
800093b8:	ca 5b       	rjmp	80009302 <__sfvwrite_r+0x1ce>
800093ba:	8e 68       	ld.sh	r8,r7[0xc]
800093bc:	a7 a8       	sbr	r8,0x6
800093be:	ae 68       	st.h	r7[0xc],r8
800093c0:	3f fc       	mov	r12,-1
800093c2:	c0 28       	rjmp	800093c6 <__sfvwrite_r+0x292>
800093c4:	30 0c       	mov	r12,0
800093c6:	2f dd       	sub	sp,-12
800093c8:	d8 32       	popm	r0-r7,pc
800093ca:	d7 03       	nop

800093cc <_fwalk>:
800093cc:	d4 31       	pushm	r0-r7,lr
800093ce:	30 05       	mov	r5,0
800093d0:	16 91       	mov	r1,r11
800093d2:	f8 c7 ff 28 	sub	r7,r12,-216
800093d6:	0a 92       	mov	r2,r5
800093d8:	fe b0 fc fe 	rcall	80008dd4 <__sfp_lock_acquire>
800093dc:	3f f3       	mov	r3,-1
800093de:	c1 68       	rjmp	8000940a <_fwalk+0x3e>
800093e0:	6e 26       	ld.w	r6,r7[0x8]
800093e2:	6e 14       	ld.w	r4,r7[0x4]
800093e4:	2f 46       	sub	r6,-12
800093e6:	c0 c8       	rjmp	800093fe <_fwalk+0x32>
800093e8:	8c 08       	ld.sh	r8,r6[0x0]
800093ea:	e4 08 19 00 	cp.h	r8,r2
800093ee:	c0 70       	breq	800093fc <_fwalk+0x30>
800093f0:	8c 18       	ld.sh	r8,r6[0x2]
800093f2:	e6 08 19 00 	cp.h	r8,r3
800093f6:	c0 30       	breq	800093fc <_fwalk+0x30>
800093f8:	5d 11       	icall	r1
800093fa:	18 45       	or	r5,r12
800093fc:	2a 46       	sub	r6,-92
800093fe:	20 14       	sub	r4,1
80009400:	ec cc 00 0c 	sub	r12,r6,12
80009404:	58 04       	cp.w	r4,0
80009406:	cf 14       	brge	800093e8 <_fwalk+0x1c>
80009408:	6e 07       	ld.w	r7,r7[0x0]
8000940a:	58 07       	cp.w	r7,0
8000940c:	ce a1       	brne	800093e0 <_fwalk+0x14>
8000940e:	fe b0 fc e4 	rcall	80008dd6 <__sfp_lock_release>
80009412:	0a 9c       	mov	r12,r5
80009414:	d8 32       	popm	r0-r7,pc
80009416:	d7 03       	nop

80009418 <_localeconv_r>:
80009418:	fe cc d8 5c 	sub	r12,pc,-10148
8000941c:	5e fc       	retal	r12
8000941e:	d7 03       	nop

80009420 <__smakebuf_r>:
80009420:	d4 21       	pushm	r4-r7,lr
80009422:	20 fd       	sub	sp,60
80009424:	96 68       	ld.sh	r8,r11[0xc]
80009426:	16 97       	mov	r7,r11
80009428:	18 96       	mov	r6,r12
8000942a:	e2 18 00 02 	andl	r8,0x2,COH
8000942e:	c3 c1       	brne	800094a6 <__smakebuf_r+0x86>
80009430:	96 7b       	ld.sh	r11,r11[0xe]
80009432:	f0 0b 19 00 	cp.h	r11,r8
80009436:	c0 55       	brlt	80009440 <__smakebuf_r+0x20>
80009438:	1a 9a       	mov	r10,sp
8000943a:	e0 a0 08 a1 	rcall	8000a57c <_fstat_r>
8000943e:	c0 f4       	brge	8000945c <__smakebuf_r+0x3c>
80009440:	8e 65       	ld.sh	r5,r7[0xc]
80009442:	0a 98       	mov	r8,r5
80009444:	ab b8       	sbr	r8,0xb
80009446:	e2 15 00 80 	andl	r5,0x80,COH
8000944a:	ae 68       	st.h	r7[0xc],r8
8000944c:	30 04       	mov	r4,0
8000944e:	e0 68 04 00 	mov	r8,1024
80009452:	f9 b5 01 40 	movne	r5,64
80009456:	f0 05 17 00 	moveq	r5,r8
8000945a:	c1 c8       	rjmp	80009492 <__smakebuf_r+0x72>
8000945c:	40 18       	lddsp	r8,sp[0x4]
8000945e:	e2 18 f0 00 	andl	r8,0xf000,COH
80009462:	e0 48 20 00 	cp.w	r8,8192
80009466:	5f 04       	sreq	r4
80009468:	e0 48 80 00 	cp.w	r8,32768
8000946c:	c0 e1       	brne	80009488 <__smakebuf_r+0x68>
8000946e:	6e b9       	ld.w	r9,r7[0x2c]
80009470:	fe c8 f1 e0 	sub	r8,pc,-3616
80009474:	10 39       	cp.w	r9,r8
80009476:	c0 91       	brne	80009488 <__smakebuf_r+0x68>
80009478:	8e 68       	ld.sh	r8,r7[0xc]
8000947a:	e0 65 04 00 	mov	r5,1024
8000947e:	ab a8       	sbr	r8,0xa
80009480:	ef 45 00 50 	st.w	r7[80],r5
80009484:	ae 68       	st.h	r7[0xc],r8
80009486:	c0 68       	rjmp	80009492 <__smakebuf_r+0x72>
80009488:	8e 68       	ld.sh	r8,r7[0xc]
8000948a:	e0 65 04 00 	mov	r5,1024
8000948e:	ab b8       	sbr	r8,0xb
80009490:	ae 68       	st.h	r7[0xc],r8
80009492:	0a 9b       	mov	r11,r5
80009494:	0c 9c       	mov	r12,r6
80009496:	c2 bc       	rcall	800094ec <_malloc_r>
80009498:	8e 68       	ld.sh	r8,r7[0xc]
8000949a:	c0 d1       	brne	800094b4 <__smakebuf_r+0x94>
8000949c:	ed b8 00 09 	bld	r8,0x9
800094a0:	c1 b0       	breq	800094d6 <__smakebuf_r+0xb6>
800094a2:	a1 b8       	sbr	r8,0x1
800094a4:	ae 68       	st.h	r7[0xc],r8
800094a6:	ee c8 ff b9 	sub	r8,r7,-71
800094aa:	8f 48       	st.w	r7[0x10],r8
800094ac:	8f 08       	st.w	r7[0x0],r8
800094ae:	30 18       	mov	r8,1
800094b0:	8f 58       	st.w	r7[0x14],r8
800094b2:	c1 28       	rjmp	800094d6 <__smakebuf_r+0xb6>
800094b4:	a7 b8       	sbr	r8,0x7
800094b6:	8f 4c       	st.w	r7[0x10],r12
800094b8:	ae 68       	st.h	r7[0xc],r8
800094ba:	8f 55       	st.w	r7[0x14],r5
800094bc:	fe c8 06 e4 	sub	r8,pc,1764
800094c0:	8f 0c       	st.w	r7[0x0],r12
800094c2:	8d a8       	st.w	r6[0x28],r8
800094c4:	58 04       	cp.w	r4,0
800094c6:	c0 80       	breq	800094d6 <__smakebuf_r+0xb6>
800094c8:	8e 7c       	ld.sh	r12,r7[0xe]
800094ca:	e0 a0 07 4b 	rcall	8000a360 <isatty>
800094ce:	c0 40       	breq	800094d6 <__smakebuf_r+0xb6>
800094d0:	8e 68       	ld.sh	r8,r7[0xc]
800094d2:	a1 a8       	sbr	r8,0x0
800094d4:	ae 68       	st.h	r7[0xc],r8
800094d6:	2f 1d       	sub	sp,-60
800094d8:	d8 22       	popm	r4-r7,pc
800094da:	d7 03       	nop

800094dc <malloc>:
800094dc:	d4 01       	pushm	lr
800094de:	e0 68 01 e4 	mov	r8,484
800094e2:	18 9b       	mov	r11,r12
800094e4:	70 0c       	ld.w	r12,r8[0x0]
800094e6:	c0 3c       	rcall	800094ec <_malloc_r>
800094e8:	d8 02       	popm	pc
800094ea:	d7 03       	nop

800094ec <_malloc_r>:
800094ec:	d4 31       	pushm	r0-r7,lr
800094ee:	f6 c8 ff f5 	sub	r8,r11,-11
800094f2:	18 95       	mov	r5,r12
800094f4:	10 97       	mov	r7,r8
800094f6:	e0 17 ff f8 	andl	r7,0xfff8
800094fa:	59 68       	cp.w	r8,22
800094fc:	f9 b7 08 10 	movls	r7,16
80009500:	16 37       	cp.w	r7,r11
80009502:	5f 38       	srlo	r8
80009504:	f1 e7 13 f8 	or	r8,r8,r7>>0x1f
80009508:	c0 50       	breq	80009512 <_malloc_r+0x26>
8000950a:	30 c8       	mov	r8,12
8000950c:	99 38       	st.w	r12[0xc],r8
8000950e:	e0 8f 01 f6 	bral	800098fa <_malloc_r+0x40e>
80009512:	e0 a0 02 2d 	rcall	8000996c <__malloc_lock>
80009516:	e0 47 01 f7 	cp.w	r7,503
8000951a:	e0 8b 00 1d 	brhi	80009554 <_malloc_r+0x68>
8000951e:	ee 03 16 03 	lsr	r3,r7,0x3
80009522:	e0 68 01 e8 	mov	r8,488
80009526:	f0 03 00 38 	add	r8,r8,r3<<0x3
8000952a:	70 36       	ld.w	r6,r8[0xc]
8000952c:	10 36       	cp.w	r6,r8
8000952e:	c0 61       	brne	8000953a <_malloc_r+0x4e>
80009530:	ec c8 ff f8 	sub	r8,r6,-8
80009534:	70 36       	ld.w	r6,r8[0xc]
80009536:	10 36       	cp.w	r6,r8
80009538:	c0 c0       	breq	80009550 <_malloc_r+0x64>
8000953a:	6c 18       	ld.w	r8,r6[0x4]
8000953c:	e0 18 ff fc 	andl	r8,0xfffc
80009540:	6c 3a       	ld.w	r10,r6[0xc]
80009542:	ec 08 00 09 	add	r9,r6,r8
80009546:	0a 9c       	mov	r12,r5
80009548:	6c 28       	ld.w	r8,r6[0x8]
8000954a:	95 28       	st.w	r10[0x8],r8
8000954c:	91 3a       	st.w	r8[0xc],r10
8000954e:	c4 78       	rjmp	800095dc <_malloc_r+0xf0>
80009550:	2f e3       	sub	r3,-2
80009552:	c4 d8       	rjmp	800095ec <_malloc_r+0x100>
80009554:	ee 03 16 09 	lsr	r3,r7,0x9
80009558:	c0 41       	brne	80009560 <_malloc_r+0x74>
8000955a:	ee 03 16 03 	lsr	r3,r7,0x3
8000955e:	c2 68       	rjmp	800095aa <_malloc_r+0xbe>
80009560:	58 43       	cp.w	r3,4
80009562:	e0 8b 00 06 	brhi	8000956e <_malloc_r+0x82>
80009566:	ee 03 16 06 	lsr	r3,r7,0x6
8000956a:	2c 83       	sub	r3,-56
8000956c:	c1 f8       	rjmp	800095aa <_malloc_r+0xbe>
8000956e:	59 43       	cp.w	r3,20
80009570:	e0 8b 00 04 	brhi	80009578 <_malloc_r+0x8c>
80009574:	2a 53       	sub	r3,-91
80009576:	c1 a8       	rjmp	800095aa <_malloc_r+0xbe>
80009578:	e0 43 00 54 	cp.w	r3,84
8000957c:	e0 8b 00 06 	brhi	80009588 <_malloc_r+0x9c>
80009580:	ee 03 16 0c 	lsr	r3,r7,0xc
80009584:	29 23       	sub	r3,-110
80009586:	c1 28       	rjmp	800095aa <_malloc_r+0xbe>
80009588:	e0 43 01 54 	cp.w	r3,340
8000958c:	e0 8b 00 06 	brhi	80009598 <_malloc_r+0xac>
80009590:	ee 03 16 0f 	lsr	r3,r7,0xf
80009594:	28 93       	sub	r3,-119
80009596:	c0 a8       	rjmp	800095aa <_malloc_r+0xbe>
80009598:	e0 43 05 54 	cp.w	r3,1364
8000959c:	e0 88 00 04 	brls	800095a4 <_malloc_r+0xb8>
800095a0:	37 e3       	mov	r3,126
800095a2:	c0 48       	rjmp	800095aa <_malloc_r+0xbe>
800095a4:	ee 03 16 12 	lsr	r3,r7,0x12
800095a8:	28 43       	sub	r3,-124
800095aa:	e0 6a 01 e8 	mov	r10,488
800095ae:	f4 03 00 3a 	add	r10,r10,r3<<0x3
800095b2:	74 36       	ld.w	r6,r10[0xc]
800095b4:	c1 98       	rjmp	800095e6 <_malloc_r+0xfa>
800095b6:	6c 19       	ld.w	r9,r6[0x4]
800095b8:	e0 19 ff fc 	andl	r9,0xfffc
800095bc:	f2 07 01 0b 	sub	r11,r9,r7
800095c0:	58 fb       	cp.w	r11,15
800095c2:	e0 8a 00 04 	brle	800095ca <_malloc_r+0xde>
800095c6:	20 13       	sub	r3,1
800095c8:	c1 18       	rjmp	800095ea <_malloc_r+0xfe>
800095ca:	6c 38       	ld.w	r8,r6[0xc]
800095cc:	58 0b       	cp.w	r11,0
800095ce:	c0 b5       	brlt	800095e4 <_malloc_r+0xf8>
800095d0:	6c 2a       	ld.w	r10,r6[0x8]
800095d2:	ec 09 00 09 	add	r9,r6,r9
800095d6:	0a 9c       	mov	r12,r5
800095d8:	91 2a       	st.w	r8[0x8],r10
800095da:	95 38       	st.w	r10[0xc],r8
800095dc:	72 18       	ld.w	r8,r9[0x4]
800095de:	a1 a8       	sbr	r8,0x0
800095e0:	93 18       	st.w	r9[0x4],r8
800095e2:	cb c8       	rjmp	8000975a <_malloc_r+0x26e>
800095e4:	10 96       	mov	r6,r8
800095e6:	14 36       	cp.w	r6,r10
800095e8:	ce 71       	brne	800095b6 <_malloc_r+0xca>
800095ea:	2f f3       	sub	r3,-1
800095ec:	e0 6a 01 e8 	mov	r10,488
800095f0:	f4 cc ff f8 	sub	r12,r10,-8
800095f4:	78 26       	ld.w	r6,r12[0x8]
800095f6:	18 36       	cp.w	r6,r12
800095f8:	c6 c0       	breq	800096d0 <_malloc_r+0x1e4>
800095fa:	6c 19       	ld.w	r9,r6[0x4]
800095fc:	e0 19 ff fc 	andl	r9,0xfffc
80009600:	f2 07 01 08 	sub	r8,r9,r7
80009604:	58 f8       	cp.w	r8,15
80009606:	e0 89 00 8f 	brgt	80009724 <_malloc_r+0x238>
8000960a:	99 3c       	st.w	r12[0xc],r12
8000960c:	99 2c       	st.w	r12[0x8],r12
8000960e:	58 08       	cp.w	r8,0
80009610:	c0 55       	brlt	8000961a <_malloc_r+0x12e>
80009612:	ec 09 00 09 	add	r9,r6,r9
80009616:	0a 9c       	mov	r12,r5
80009618:	ce 2b       	rjmp	800095dc <_malloc_r+0xf0>
8000961a:	e0 49 01 ff 	cp.w	r9,511
8000961e:	e0 8b 00 13 	brhi	80009644 <_malloc_r+0x158>
80009622:	a3 99       	lsr	r9,0x3
80009624:	f4 09 00 38 	add	r8,r10,r9<<0x3
80009628:	70 2b       	ld.w	r11,r8[0x8]
8000962a:	8d 38       	st.w	r6[0xc],r8
8000962c:	8d 2b       	st.w	r6[0x8],r11
8000962e:	97 36       	st.w	r11[0xc],r6
80009630:	91 26       	st.w	r8[0x8],r6
80009632:	a3 49       	asr	r9,0x2
80009634:	74 18       	ld.w	r8,r10[0x4]
80009636:	30 1b       	mov	r11,1
80009638:	f6 09 09 49 	lsl	r9,r11,r9
8000963c:	f1 e9 10 09 	or	r9,r8,r9
80009640:	95 19       	st.w	r10[0x4],r9
80009642:	c4 78       	rjmp	800096d0 <_malloc_r+0x1e4>
80009644:	f2 0a 16 09 	lsr	r10,r9,0x9
80009648:	58 4a       	cp.w	r10,4
8000964a:	e0 8b 00 07 	brhi	80009658 <_malloc_r+0x16c>
8000964e:	f2 0a 16 06 	lsr	r10,r9,0x6
80009652:	2c 8a       	sub	r10,-56
80009654:	c2 08       	rjmp	80009694 <_malloc_r+0x1a8>
80009656:	d7 03       	nop
80009658:	59 4a       	cp.w	r10,20
8000965a:	e0 8b 00 04 	brhi	80009662 <_malloc_r+0x176>
8000965e:	2a 5a       	sub	r10,-91
80009660:	c1 a8       	rjmp	80009694 <_malloc_r+0x1a8>
80009662:	e0 4a 00 54 	cp.w	r10,84
80009666:	e0 8b 00 06 	brhi	80009672 <_malloc_r+0x186>
8000966a:	f2 0a 16 0c 	lsr	r10,r9,0xc
8000966e:	29 2a       	sub	r10,-110
80009670:	c1 28       	rjmp	80009694 <_malloc_r+0x1a8>
80009672:	e0 4a 01 54 	cp.w	r10,340
80009676:	e0 8b 00 06 	brhi	80009682 <_malloc_r+0x196>
8000967a:	f2 0a 16 0f 	lsr	r10,r9,0xf
8000967e:	28 9a       	sub	r10,-119
80009680:	c0 a8       	rjmp	80009694 <_malloc_r+0x1a8>
80009682:	e0 4a 05 54 	cp.w	r10,1364
80009686:	e0 88 00 04 	brls	8000968e <_malloc_r+0x1a2>
8000968a:	37 ea       	mov	r10,126
8000968c:	c0 48       	rjmp	80009694 <_malloc_r+0x1a8>
8000968e:	f2 0a 16 12 	lsr	r10,r9,0x12
80009692:	28 4a       	sub	r10,-124
80009694:	e0 6b 01 e8 	mov	r11,488
80009698:	f6 0a 00 34 	add	r4,r11,r10<<0x3
8000969c:	68 28       	ld.w	r8,r4[0x8]
8000969e:	08 38       	cp.w	r8,r4
800096a0:	c0 e1       	brne	800096bc <_malloc_r+0x1d0>
800096a2:	76 19       	ld.w	r9,r11[0x4]
800096a4:	a3 4a       	asr	r10,0x2
800096a6:	30 1e       	mov	lr,1
800096a8:	fc 0a 09 4a 	lsl	r10,lr,r10
800096ac:	f3 ea 10 0a 	or	r10,r9,r10
800096b0:	10 99       	mov	r9,r8
800096b2:	97 1a       	st.w	r11[0x4],r10
800096b4:	c0 a8       	rjmp	800096c8 <_malloc_r+0x1dc>
800096b6:	70 28       	ld.w	r8,r8[0x8]
800096b8:	08 38       	cp.w	r8,r4
800096ba:	c0 60       	breq	800096c6 <_malloc_r+0x1da>
800096bc:	70 1a       	ld.w	r10,r8[0x4]
800096be:	e0 1a ff fc 	andl	r10,0xfffc
800096c2:	14 39       	cp.w	r9,r10
800096c4:	cf 93       	brcs	800096b6 <_malloc_r+0x1ca>
800096c6:	70 39       	ld.w	r9,r8[0xc]
800096c8:	8d 39       	st.w	r6[0xc],r9
800096ca:	8d 28       	st.w	r6[0x8],r8
800096cc:	91 36       	st.w	r8[0xc],r6
800096ce:	93 26       	st.w	r9[0x8],r6
800096d0:	e6 08 14 02 	asr	r8,r3,0x2
800096d4:	30 1b       	mov	r11,1
800096d6:	e0 64 01 e8 	mov	r4,488
800096da:	f6 08 09 4b 	lsl	r11,r11,r8
800096de:	68 18       	ld.w	r8,r4[0x4]
800096e0:	10 3b       	cp.w	r11,r8
800096e2:	e0 8b 00 69 	brhi	800097b4 <_malloc_r+0x2c8>
800096e6:	f7 e8 00 09 	and	r9,r11,r8
800096ea:	c0 b1       	brne	80009700 <_malloc_r+0x214>
800096ec:	e0 13 ff fc 	andl	r3,0xfffc
800096f0:	a1 7b       	lsl	r11,0x1
800096f2:	2f c3       	sub	r3,-4
800096f4:	c0 38       	rjmp	800096fa <_malloc_r+0x20e>
800096f6:	2f c3       	sub	r3,-4
800096f8:	a1 7b       	lsl	r11,0x1
800096fa:	f7 e8 00 09 	and	r9,r11,r8
800096fe:	cf c0       	breq	800096f6 <_malloc_r+0x20a>
80009700:	e8 03 00 3e 	add	lr,r4,r3<<0x3
80009704:	06 92       	mov	r2,r3
80009706:	1c 91       	mov	r1,lr
80009708:	62 36       	ld.w	r6,r1[0xc]
8000970a:	c2 d8       	rjmp	80009764 <_malloc_r+0x278>
8000970c:	6c 1a       	ld.w	r10,r6[0x4]
8000970e:	e0 1a ff fc 	andl	r10,0xfffc
80009712:	f4 07 01 08 	sub	r8,r10,r7
80009716:	58 f8       	cp.w	r8,15
80009718:	e0 8a 00 15 	brle	80009742 <_malloc_r+0x256>
8000971c:	6c 3a       	ld.w	r10,r6[0xc]
8000971e:	6c 29       	ld.w	r9,r6[0x8]
80009720:	95 29       	st.w	r10[0x8],r9
80009722:	93 3a       	st.w	r9[0xc],r10
80009724:	0e 99       	mov	r9,r7
80009726:	ec 07 00 07 	add	r7,r6,r7
8000972a:	a1 a9       	sbr	r9,0x0
8000972c:	99 37       	st.w	r12[0xc],r7
8000972e:	99 27       	st.w	r12[0x8],r7
80009730:	8d 19       	st.w	r6[0x4],r9
80009732:	ee 08 09 08 	st.w	r7[r8],r8
80009736:	8f 2c       	st.w	r7[0x8],r12
80009738:	8f 3c       	st.w	r7[0xc],r12
8000973a:	a1 a8       	sbr	r8,0x0
8000973c:	0a 9c       	mov	r12,r5
8000973e:	8f 18       	st.w	r7[0x4],r8
80009740:	c0 d8       	rjmp	8000975a <_malloc_r+0x26e>
80009742:	6c 39       	ld.w	r9,r6[0xc]
80009744:	58 08       	cp.w	r8,0
80009746:	c0 e5       	brlt	80009762 <_malloc_r+0x276>
80009748:	ec 0a 00 0a 	add	r10,r6,r10
8000974c:	74 18       	ld.w	r8,r10[0x4]
8000974e:	a1 a8       	sbr	r8,0x0
80009750:	0a 9c       	mov	r12,r5
80009752:	95 18       	st.w	r10[0x4],r8
80009754:	6c 28       	ld.w	r8,r6[0x8]
80009756:	93 28       	st.w	r9[0x8],r8
80009758:	91 39       	st.w	r8[0xc],r9
8000975a:	c0 ad       	rcall	8000996e <__malloc_unlock>
8000975c:	ec cc ff f8 	sub	r12,r6,-8
80009760:	d8 32       	popm	r0-r7,pc
80009762:	12 96       	mov	r6,r9
80009764:	02 36       	cp.w	r6,r1
80009766:	cd 31       	brne	8000970c <_malloc_r+0x220>
80009768:	2f f2       	sub	r2,-1
8000976a:	f1 d2 c0 02 	bfextu	r8,r2,0x0,0x2
8000976e:	c0 30       	breq	80009774 <_malloc_r+0x288>
80009770:	2f 81       	sub	r1,-8
80009772:	cc bb       	rjmp	80009708 <_malloc_r+0x21c>
80009774:	1c 98       	mov	r8,lr
80009776:	f3 d3 c0 02 	bfextu	r9,r3,0x0,0x2
8000977a:	c0 81       	brne	8000978a <_malloc_r+0x29e>
8000977c:	68 19       	ld.w	r9,r4[0x4]
8000977e:	f6 08 11 ff 	rsub	r8,r11,-1
80009782:	f3 e8 00 08 	and	r8,r9,r8
80009786:	89 18       	st.w	r4[0x4],r8
80009788:	c0 78       	rjmp	80009796 <_malloc_r+0x2aa>
8000978a:	f0 c9 00 08 	sub	r9,r8,8
8000978e:	20 13       	sub	r3,1
80009790:	70 08       	ld.w	r8,r8[0x0]
80009792:	12 38       	cp.w	r8,r9
80009794:	cf 10       	breq	80009776 <_malloc_r+0x28a>
80009796:	a1 7b       	lsl	r11,0x1
80009798:	68 18       	ld.w	r8,r4[0x4]
8000979a:	10 3b       	cp.w	r11,r8
8000979c:	e0 8b 00 0c 	brhi	800097b4 <_malloc_r+0x2c8>
800097a0:	58 0b       	cp.w	r11,0
800097a2:	c0 90       	breq	800097b4 <_malloc_r+0x2c8>
800097a4:	04 93       	mov	r3,r2
800097a6:	c0 38       	rjmp	800097ac <_malloc_r+0x2c0>
800097a8:	2f c3       	sub	r3,-4
800097aa:	a1 7b       	lsl	r11,0x1
800097ac:	f7 e8 00 09 	and	r9,r11,r8
800097b0:	ca 81       	brne	80009700 <_malloc_r+0x214>
800097b2:	cf bb       	rjmp	800097a8 <_malloc_r+0x2bc>
800097b4:	68 23       	ld.w	r3,r4[0x8]
800097b6:	66 12       	ld.w	r2,r3[0x4]
800097b8:	e0 12 ff fc 	andl	r2,0xfffc
800097bc:	0e 32       	cp.w	r2,r7
800097be:	5f 39       	srlo	r9
800097c0:	e4 07 01 08 	sub	r8,r2,r7
800097c4:	58 f8       	cp.w	r8,15
800097c6:	5f aa       	srle	r10
800097c8:	f5 e9 10 09 	or	r9,r10,r9
800097cc:	e0 80 00 98 	breq	800098fc <_malloc_r+0x410>
800097d0:	e0 68 0f 30 	mov	r8,3888
800097d4:	70 01       	ld.w	r1,r8[0x0]
800097d6:	e0 68 05 f4 	mov	r8,1524
800097da:	2f 01       	sub	r1,-16
800097dc:	70 08       	ld.w	r8,r8[0x0]
800097de:	0e 01       	add	r1,r7
800097e0:	5b f8       	cp.w	r8,-1
800097e2:	c0 40       	breq	800097ea <_malloc_r+0x2fe>
800097e4:	28 11       	sub	r1,-127
800097e6:	e0 11 ff 80 	andl	r1,0xff80
800097ea:	02 9b       	mov	r11,r1
800097ec:	0a 9c       	mov	r12,r5
800097ee:	e0 a0 05 3d 	rcall	8000a268 <_sbrk_r>
800097f2:	18 96       	mov	r6,r12
800097f4:	5b fc       	cp.w	r12,-1
800097f6:	c7 40       	breq	800098de <_malloc_r+0x3f2>
800097f8:	e6 02 00 08 	add	r8,r3,r2
800097fc:	10 3c       	cp.w	r12,r8
800097fe:	c0 32       	brcc	80009804 <_malloc_r+0x318>
80009800:	08 33       	cp.w	r3,r4
80009802:	c6 e1       	brne	800098de <_malloc_r+0x3f2>
80009804:	e0 6a 0f 34 	mov	r10,3892
80009808:	74 09       	ld.w	r9,r10[0x0]
8000980a:	e2 09 00 09 	add	r9,r1,r9
8000980e:	95 09       	st.w	r10[0x0],r9
80009810:	10 36       	cp.w	r6,r8
80009812:	c0 a1       	brne	80009826 <_malloc_r+0x33a>
80009814:	f5 d6 c0 07 	bfextu	r10,r6,0x0,0x7
80009818:	c0 71       	brne	80009826 <_malloc_r+0x33a>
8000981a:	e2 02 00 02 	add	r2,r1,r2
8000981e:	68 28       	ld.w	r8,r4[0x8]
80009820:	a1 a2       	sbr	r2,0x0
80009822:	91 12       	st.w	r8[0x4],r2
80009824:	c4 c8       	rjmp	800098bc <_malloc_r+0x3d0>
80009826:	e0 6a 05 f4 	mov	r10,1524
8000982a:	74 0b       	ld.w	r11,r10[0x0]
8000982c:	5b fb       	cp.w	r11,-1
8000982e:	c0 31       	brne	80009834 <_malloc_r+0x348>
80009830:	95 06       	st.w	r10[0x0],r6
80009832:	c0 78       	rjmp	80009840 <_malloc_r+0x354>
80009834:	ec 09 00 09 	add	r9,r6,r9
80009838:	e0 6a 0f 34 	mov	r10,3892
8000983c:	10 19       	sub	r9,r8
8000983e:	95 09       	st.w	r10[0x0],r9
80009840:	f1 d6 c0 03 	bfextu	r8,r6,0x0,0x3
80009844:	c0 40       	breq	8000984c <_malloc_r+0x360>
80009846:	f0 08 11 08 	rsub	r8,r8,8
8000984a:	10 06       	add	r6,r8
8000984c:	28 08       	sub	r8,-128
8000984e:	ec 01 00 01 	add	r1,r6,r1
80009852:	0a 9c       	mov	r12,r5
80009854:	e3 d1 c0 07 	bfextu	r1,r1,0x0,0x7
80009858:	f0 01 01 01 	sub	r1,r8,r1
8000985c:	02 9b       	mov	r11,r1
8000985e:	e0 a0 05 05 	rcall	8000a268 <_sbrk_r>
80009862:	30 08       	mov	r8,0
80009864:	5b fc       	cp.w	r12,-1
80009866:	c0 31       	brne	8000986c <_malloc_r+0x380>
80009868:	0c 9c       	mov	r12,r6
8000986a:	10 91       	mov	r1,r8
8000986c:	e0 68 0f 34 	mov	r8,3892
80009870:	0c 1c       	sub	r12,r6
80009872:	70 09       	ld.w	r9,r8[0x0]
80009874:	02 0c       	add	r12,r1
80009876:	89 26       	st.w	r4[0x8],r6
80009878:	a1 ac       	sbr	r12,0x0
8000987a:	12 01       	add	r1,r9
8000987c:	8d 1c       	st.w	r6[0x4],r12
8000987e:	91 01       	st.w	r8[0x0],r1
80009880:	08 33       	cp.w	r3,r4
80009882:	c1 d0       	breq	800098bc <_malloc_r+0x3d0>
80009884:	58 f2       	cp.w	r2,15
80009886:	e0 8b 00 05 	brhi	80009890 <_malloc_r+0x3a4>
8000988a:	30 18       	mov	r8,1
8000988c:	8d 18       	st.w	r6[0x4],r8
8000988e:	c2 88       	rjmp	800098de <_malloc_r+0x3f2>
80009890:	30 59       	mov	r9,5
80009892:	20 c2       	sub	r2,12
80009894:	e0 12 ff f8 	andl	r2,0xfff8
80009898:	e6 02 00 08 	add	r8,r3,r2
8000989c:	91 29       	st.w	r8[0x8],r9
8000989e:	91 19       	st.w	r8[0x4],r9
800098a0:	66 18       	ld.w	r8,r3[0x4]
800098a2:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
800098a6:	e5 e8 10 08 	or	r8,r2,r8
800098aa:	87 18       	st.w	r3[0x4],r8
800098ac:	58 f2       	cp.w	r2,15
800098ae:	e0 88 00 07 	brls	800098bc <_malloc_r+0x3d0>
800098b2:	e6 cb ff f8 	sub	r11,r3,-8
800098b6:	0a 9c       	mov	r12,r5
800098b8:	fe b0 fb 7a 	rcall	80008fac <_free_r>
800098bc:	e0 68 0f 34 	mov	r8,3892
800098c0:	e0 69 0f 2c 	mov	r9,3884
800098c4:	70 08       	ld.w	r8,r8[0x0]
800098c6:	72 0a       	ld.w	r10,r9[0x0]
800098c8:	14 38       	cp.w	r8,r10
800098ca:	e0 88 00 03 	brls	800098d0 <_malloc_r+0x3e4>
800098ce:	93 08       	st.w	r9[0x0],r8
800098d0:	e0 69 0f 28 	mov	r9,3880
800098d4:	72 0a       	ld.w	r10,r9[0x0]
800098d6:	14 38       	cp.w	r8,r10
800098d8:	e0 88 00 03 	brls	800098de <_malloc_r+0x3f2>
800098dc:	93 08       	st.w	r9[0x0],r8
800098de:	68 28       	ld.w	r8,r4[0x8]
800098e0:	70 18       	ld.w	r8,r8[0x4]
800098e2:	e0 18 ff fc 	andl	r8,0xfffc
800098e6:	0e 38       	cp.w	r8,r7
800098e8:	5f 39       	srlo	r9
800098ea:	0e 18       	sub	r8,r7
800098ec:	58 f8       	cp.w	r8,15
800098ee:	5f aa       	srle	r10
800098f0:	f5 e9 10 09 	or	r9,r10,r9
800098f4:	c0 40       	breq	800098fc <_malloc_r+0x410>
800098f6:	0a 9c       	mov	r12,r5
800098f8:	c3 bc       	rcall	8000996e <__malloc_unlock>
800098fa:	d8 3a       	popm	r0-r7,pc,r12=0
800098fc:	68 26       	ld.w	r6,r4[0x8]
800098fe:	a1 a8       	sbr	r8,0x0
80009900:	0e 99       	mov	r9,r7
80009902:	a1 a9       	sbr	r9,0x0
80009904:	8d 19       	st.w	r6[0x4],r9
80009906:	ec 07 00 07 	add	r7,r6,r7
8000990a:	0a 9c       	mov	r12,r5
8000990c:	89 27       	st.w	r4[0x8],r7
8000990e:	8f 18       	st.w	r7[0x4],r8
80009910:	c2 fc       	rcall	8000996e <__malloc_unlock>
80009912:	ec cc ff f8 	sub	r12,r6,-8
80009916:	d8 32       	popm	r0-r7,pc

80009918 <memchr>:
80009918:	f7 db c0 08 	bfextu	r11,r11,0x0,0x8
8000991c:	c0 68       	rjmp	80009928 <memchr+0x10>
8000991e:	20 1a       	sub	r10,1
80009920:	19 88       	ld.ub	r8,r12[0x0]
80009922:	16 38       	cp.w	r8,r11
80009924:	5e 0c       	reteq	r12
80009926:	2f fc       	sub	r12,-1
80009928:	58 0a       	cp.w	r10,0
8000992a:	cf a1       	brne	8000991e <memchr+0x6>
8000992c:	5e fa       	retal	r10

8000992e <memmove>:
8000992e:	d4 01       	pushm	lr
80009930:	18 3b       	cp.w	r11,r12
80009932:	c1 92       	brcc	80009964 <memmove+0x36>
80009934:	f6 0a 00 09 	add	r9,r11,r10
80009938:	12 3c       	cp.w	r12,r9
8000993a:	c1 52       	brcc	80009964 <memmove+0x36>
8000993c:	f8 0a 00 0b 	add	r11,r12,r10
80009940:	30 08       	mov	r8,0
80009942:	c0 68       	rjmp	8000994e <memmove+0x20>
80009944:	f2 08 07 0e 	ld.ub	lr,r9[r8]
80009948:	20 1a       	sub	r10,1
8000994a:	f6 08 0b 0e 	st.b	r11[r8],lr
8000994e:	20 18       	sub	r8,1
80009950:	58 0a       	cp.w	r10,0
80009952:	cf 91       	brne	80009944 <memmove+0x16>
80009954:	d8 02       	popm	pc
80009956:	f6 08 07 09 	ld.ub	r9,r11[r8]
8000995a:	20 1a       	sub	r10,1
8000995c:	f8 08 0b 09 	st.b	r12[r8],r9
80009960:	2f f8       	sub	r8,-1
80009962:	c0 28       	rjmp	80009966 <memmove+0x38>
80009964:	30 08       	mov	r8,0
80009966:	58 0a       	cp.w	r10,0
80009968:	cf 71       	brne	80009956 <memmove+0x28>
8000996a:	d8 02       	popm	pc

8000996c <__malloc_lock>:
8000996c:	5e fc       	retal	r12

8000996e <__malloc_unlock>:
8000996e:	5e fc       	retal	r12

80009970 <__hi0bits>:
80009970:	18 98       	mov	r8,r12
80009972:	f0 0a 15 10 	lsl	r10,r8,0x10
80009976:	18 99       	mov	r9,r12
80009978:	e0 19 00 00 	andl	r9,0x0
8000997c:	f4 08 17 00 	moveq	r8,r10
80009980:	f9 bc 00 10 	moveq	r12,16
80009984:	f9 bc 01 00 	movne	r12,0
80009988:	f8 ca ff f8 	sub	r10,r12,-8
8000998c:	10 99       	mov	r9,r8
8000998e:	e6 19 ff 00 	andh	r9,0xff00,COH
80009992:	f4 0c 17 00 	moveq	r12,r10
80009996:	f0 0a 15 08 	lsl	r10,r8,0x8
8000999a:	58 09       	cp.w	r9,0
8000999c:	f4 08 17 00 	moveq	r8,r10
800099a0:	f8 ca ff fc 	sub	r10,r12,-4
800099a4:	10 99       	mov	r9,r8
800099a6:	e6 19 f0 00 	andh	r9,0xf000,COH
800099aa:	f4 0c 17 00 	moveq	r12,r10
800099ae:	f0 0a 15 04 	lsl	r10,r8,0x4
800099b2:	58 09       	cp.w	r9,0
800099b4:	f4 08 17 00 	moveq	r8,r10
800099b8:	f8 ca ff fe 	sub	r10,r12,-2
800099bc:	10 99       	mov	r9,r8
800099be:	e6 19 c0 00 	andh	r9,0xc000,COH
800099c2:	f4 0c 17 00 	moveq	r12,r10
800099c6:	f0 0a 15 02 	lsl	r10,r8,0x2
800099ca:	58 09       	cp.w	r9,0
800099cc:	f4 08 17 00 	moveq	r8,r10
800099d0:	58 08       	cp.w	r8,0
800099d2:	5e 5c       	retlt	r12
800099d4:	e6 18 40 00 	andh	r8,0x4000,COH
800099d8:	2f fc       	sub	r12,-1
800099da:	58 08       	cp.w	r8,0
800099dc:	f8 0c 17 10 	movne	r12,r12
800099e0:	f9 bc 00 20 	moveq	r12,32
800099e4:	5e fc       	retal	r12

800099e6 <__lo0bits>:
800099e6:	18 99       	mov	r9,r12
800099e8:	78 08       	ld.w	r8,r12[0x0]
800099ea:	f9 d8 c0 03 	bfextu	r12,r8,0x0,0x3
800099ee:	c1 00       	breq	80009a0e <__lo0bits+0x28>
800099f0:	ed b8 00 00 	bld	r8,0x0
800099f4:	c0 21       	brne	800099f8 <__lo0bits+0x12>
800099f6:	5e fd       	retal	0
800099f8:	ed b8 00 01 	bld	r8,0x1
800099fc:	c0 51       	brne	80009a06 <__lo0bits+0x20>
800099fe:	a1 98       	lsr	r8,0x1
80009a00:	30 1c       	mov	r12,1
80009a02:	93 08       	st.w	r9[0x0],r8
80009a04:	5e fc       	retal	r12
80009a06:	a3 88       	lsr	r8,0x2
80009a08:	30 2c       	mov	r12,2
80009a0a:	93 08       	st.w	r9[0x0],r8
80009a0c:	5e fc       	retal	r12
80009a0e:	f0 0b 16 10 	lsr	r11,r8,0x10
80009a12:	f5 d8 c0 10 	bfextu	r10,r8,0x0,0x10
80009a16:	f6 08 17 00 	moveq	r8,r11
80009a1a:	f9 bc 00 10 	moveq	r12,16
80009a1e:	f8 cb ff f8 	sub	r11,r12,-8
80009a22:	f5 d8 c0 08 	bfextu	r10,r8,0x0,0x8
80009a26:	f6 0c 17 00 	moveq	r12,r11
80009a2a:	f0 0b 16 08 	lsr	r11,r8,0x8
80009a2e:	58 0a       	cp.w	r10,0
80009a30:	f6 08 17 00 	moveq	r8,r11
80009a34:	f8 cb ff fc 	sub	r11,r12,-4
80009a38:	f5 d8 c0 04 	bfextu	r10,r8,0x0,0x4
80009a3c:	f6 0c 17 00 	moveq	r12,r11
80009a40:	f0 0b 16 04 	lsr	r11,r8,0x4
80009a44:	58 0a       	cp.w	r10,0
80009a46:	f6 08 17 00 	moveq	r8,r11
80009a4a:	f8 cb ff fe 	sub	r11,r12,-2
80009a4e:	f5 d8 c0 02 	bfextu	r10,r8,0x0,0x2
80009a52:	f6 0c 17 00 	moveq	r12,r11
80009a56:	f0 0b 16 02 	lsr	r11,r8,0x2
80009a5a:	58 0a       	cp.w	r10,0
80009a5c:	f6 08 17 00 	moveq	r8,r11
80009a60:	ed b8 00 00 	bld	r8,0x0
80009a64:	c0 60       	breq	80009a70 <__lo0bits+0x8a>
80009a66:	a1 98       	lsr	r8,0x1
80009a68:	c0 31       	brne	80009a6e <__lo0bits+0x88>
80009a6a:	32 0c       	mov	r12,32
80009a6c:	5e fc       	retal	r12
80009a6e:	2f fc       	sub	r12,-1
80009a70:	93 08       	st.w	r9[0x0],r8
80009a72:	5e fc       	retal	r12

80009a74 <__mcmp>:
80009a74:	d4 01       	pushm	lr
80009a76:	18 98       	mov	r8,r12
80009a78:	76 49       	ld.w	r9,r11[0x10]
80009a7a:	78 4c       	ld.w	r12,r12[0x10]
80009a7c:	12 1c       	sub	r12,r9
80009a7e:	c1 31       	brne	80009aa4 <__mcmp+0x30>
80009a80:	2f b9       	sub	r9,-5
80009a82:	a3 69       	lsl	r9,0x2
80009a84:	12 0b       	add	r11,r9
80009a86:	f0 09 00 09 	add	r9,r8,r9
80009a8a:	2e c8       	sub	r8,-20
80009a8c:	13 4e       	ld.w	lr,--r9
80009a8e:	17 4a       	ld.w	r10,--r11
80009a90:	14 3e       	cp.w	lr,r10
80009a92:	c0 60       	breq	80009a9e <__mcmp+0x2a>
80009a94:	f9 bc 03 ff 	movlo	r12,-1
80009a98:	f9 bc 02 01 	movhs	r12,1
80009a9c:	d8 02       	popm	pc
80009a9e:	10 39       	cp.w	r9,r8
80009aa0:	fe 9b ff f6 	brhi	80009a8c <__mcmp+0x18>
80009aa4:	d8 02       	popm	pc
80009aa6:	d7 03       	nop

80009aa8 <_Bfree>:
80009aa8:	d4 21       	pushm	r4-r7,lr
80009aaa:	18 97       	mov	r7,r12
80009aac:	16 95       	mov	r5,r11
80009aae:	78 96       	ld.w	r6,r12[0x24]
80009ab0:	58 06       	cp.w	r6,0
80009ab2:	c0 91       	brne	80009ac4 <_Bfree+0x1c>
80009ab4:	31 0c       	mov	r12,16
80009ab6:	fe b0 fd 13 	rcall	800094dc <malloc>
80009aba:	99 36       	st.w	r12[0xc],r6
80009abc:	8f 9c       	st.w	r7[0x24],r12
80009abe:	99 16       	st.w	r12[0x4],r6
80009ac0:	99 26       	st.w	r12[0x8],r6
80009ac2:	99 06       	st.w	r12[0x0],r6
80009ac4:	58 05       	cp.w	r5,0
80009ac6:	c0 90       	breq	80009ad8 <_Bfree+0x30>
80009ac8:	6a 19       	ld.w	r9,r5[0x4]
80009aca:	6e 98       	ld.w	r8,r7[0x24]
80009acc:	70 38       	ld.w	r8,r8[0xc]
80009ace:	f0 09 03 2a 	ld.w	r10,r8[r9<<0x2]
80009ad2:	8b 0a       	st.w	r5[0x0],r10
80009ad4:	f0 09 09 25 	st.w	r8[r9<<0x2],r5
80009ad8:	d8 22       	popm	r4-r7,pc
80009ada:	d7 03       	nop

80009adc <_Balloc>:
80009adc:	d4 21       	pushm	r4-r7,lr
80009ade:	18 97       	mov	r7,r12
80009ae0:	16 96       	mov	r6,r11
80009ae2:	78 95       	ld.w	r5,r12[0x24]
80009ae4:	58 05       	cp.w	r5,0
80009ae6:	c0 91       	brne	80009af8 <_Balloc+0x1c>
80009ae8:	31 0c       	mov	r12,16
80009aea:	fe b0 fc f9 	rcall	800094dc <malloc>
80009aee:	99 35       	st.w	r12[0xc],r5
80009af0:	8f 9c       	st.w	r7[0x24],r12
80009af2:	99 15       	st.w	r12[0x4],r5
80009af4:	99 25       	st.w	r12[0x8],r5
80009af6:	99 05       	st.w	r12[0x0],r5
80009af8:	6e 95       	ld.w	r5,r7[0x24]
80009afa:	6a 38       	ld.w	r8,r5[0xc]
80009afc:	58 08       	cp.w	r8,0
80009afe:	c0 b1       	brne	80009b14 <_Balloc+0x38>
80009b00:	31 0a       	mov	r10,16
80009b02:	30 4b       	mov	r11,4
80009b04:	0e 9c       	mov	r12,r7
80009b06:	e0 a0 04 95 	rcall	8000a430 <_calloc_r>
80009b0a:	8b 3c       	st.w	r5[0xc],r12
80009b0c:	6e 98       	ld.w	r8,r7[0x24]
80009b0e:	70 3c       	ld.w	r12,r8[0xc]
80009b10:	58 0c       	cp.w	r12,0
80009b12:	c1 b0       	breq	80009b48 <_Balloc+0x6c>
80009b14:	6e 98       	ld.w	r8,r7[0x24]
80009b16:	70 38       	ld.w	r8,r8[0xc]
80009b18:	f0 06 00 28 	add	r8,r8,r6<<0x2
80009b1c:	70 0c       	ld.w	r12,r8[0x0]
80009b1e:	58 0c       	cp.w	r12,0
80009b20:	c0 40       	breq	80009b28 <_Balloc+0x4c>
80009b22:	78 09       	ld.w	r9,r12[0x0]
80009b24:	91 09       	st.w	r8[0x0],r9
80009b26:	c0 e8       	rjmp	80009b42 <_Balloc+0x66>
80009b28:	0e 9c       	mov	r12,r7
80009b2a:	30 17       	mov	r7,1
80009b2c:	0e 9b       	mov	r11,r7
80009b2e:	ee 06 09 47 	lsl	r7,r7,r6
80009b32:	ee ca ff fb 	sub	r10,r7,-5
80009b36:	a3 6a       	lsl	r10,0x2
80009b38:	e0 a0 04 7c 	rcall	8000a430 <_calloc_r>
80009b3c:	c0 60       	breq	80009b48 <_Balloc+0x6c>
80009b3e:	99 16       	st.w	r12[0x4],r6
80009b40:	99 27       	st.w	r12[0x8],r7
80009b42:	30 08       	mov	r8,0
80009b44:	99 38       	st.w	r12[0xc],r8
80009b46:	99 48       	st.w	r12[0x10],r8
80009b48:	d8 22       	popm	r4-r7,pc
80009b4a:	d7 03       	nop

80009b4c <__d2b>:
80009b4c:	d4 31       	pushm	r0-r7,lr
80009b4e:	20 2d       	sub	sp,8
80009b50:	16 93       	mov	r3,r11
80009b52:	12 96       	mov	r6,r9
80009b54:	10 95       	mov	r5,r8
80009b56:	14 92       	mov	r2,r10
80009b58:	30 1b       	mov	r11,1
80009b5a:	cc 1f       	rcall	80009adc <_Balloc>
80009b5c:	f3 d3 c0 14 	bfextu	r9,r3,0x0,0x14
80009b60:	50 09       	stdsp	sp[0x0],r9
80009b62:	f1 d3 c0 1f 	bfextu	r8,r3,0x0,0x1f
80009b66:	18 94       	mov	r4,r12
80009b68:	f0 01 16 14 	lsr	r1,r8,0x14
80009b6c:	c0 30       	breq	80009b72 <__d2b+0x26>
80009b6e:	b5 a9       	sbr	r9,0x14
80009b70:	50 09       	stdsp	sp[0x0],r9
80009b72:	58 02       	cp.w	r2,0
80009b74:	c1 d0       	breq	80009bae <__d2b+0x62>
80009b76:	fa cc ff f8 	sub	r12,sp,-8
80009b7a:	18 d2       	st.w	--r12,r2
80009b7c:	c3 5f       	rcall	800099e6 <__lo0bits>
80009b7e:	40 18       	lddsp	r8,sp[0x4]
80009b80:	c0 d0       	breq	80009b9a <__d2b+0x4e>
80009b82:	40 09       	lddsp	r9,sp[0x0]
80009b84:	f8 0a 11 20 	rsub	r10,r12,32
80009b88:	f2 0a 09 4a 	lsl	r10,r9,r10
80009b8c:	f5 e8 10 08 	or	r8,r10,r8
80009b90:	89 58       	st.w	r4[0x14],r8
80009b92:	f2 0c 0a 49 	lsr	r9,r9,r12
80009b96:	50 09       	stdsp	sp[0x0],r9
80009b98:	c0 28       	rjmp	80009b9c <__d2b+0x50>
80009b9a:	89 58       	st.w	r4[0x14],r8
80009b9c:	40 08       	lddsp	r8,sp[0x0]
80009b9e:	58 08       	cp.w	r8,0
80009ba0:	f9 b3 01 02 	movne	r3,2
80009ba4:	f9 b3 00 01 	moveq	r3,1
80009ba8:	89 68       	st.w	r4[0x18],r8
80009baa:	89 43       	st.w	r4[0x10],r3
80009bac:	c0 88       	rjmp	80009bbc <__d2b+0x70>
80009bae:	1a 9c       	mov	r12,sp
80009bb0:	c1 bf       	rcall	800099e6 <__lo0bits>
80009bb2:	30 13       	mov	r3,1
80009bb4:	40 08       	lddsp	r8,sp[0x0]
80009bb6:	2e 0c       	sub	r12,-32
80009bb8:	89 43       	st.w	r4[0x10],r3
80009bba:	89 58       	st.w	r4[0x14],r8
80009bbc:	58 01       	cp.w	r1,0
80009bbe:	c0 90       	breq	80009bd0 <__d2b+0x84>
80009bc0:	e2 c1 04 33 	sub	r1,r1,1075
80009bc4:	18 01       	add	r1,r12
80009bc6:	8d 01       	st.w	r6[0x0],r1
80009bc8:	f8 0c 11 35 	rsub	r12,r12,53
80009bcc:	8b 0c       	st.w	r5[0x0],r12
80009bce:	c0 c8       	rjmp	80009be6 <__d2b+0x9a>
80009bd0:	e6 c8 ff fc 	sub	r8,r3,-4
80009bd4:	f8 cc 04 32 	sub	r12,r12,1074
80009bd8:	a5 73       	lsl	r3,0x5
80009bda:	8d 0c       	st.w	r6[0x0],r12
80009bdc:	e8 08 03 2c 	ld.w	r12,r4[r8<<0x2]
80009be0:	cc 8e       	rcall	80009970 <__hi0bits>
80009be2:	18 13       	sub	r3,r12
80009be4:	8b 03       	st.w	r5[0x0],r3
80009be6:	08 9c       	mov	r12,r4
80009be8:	2f ed       	sub	sp,-8
80009bea:	d8 32       	popm	r0-r7,pc

80009bec <__mdiff>:
80009bec:	d4 31       	pushm	r0-r7,lr
80009bee:	74 48       	ld.w	r8,r10[0x10]
80009bf0:	76 45       	ld.w	r5,r11[0x10]
80009bf2:	16 97       	mov	r7,r11
80009bf4:	14 96       	mov	r6,r10
80009bf6:	10 15       	sub	r5,r8
80009bf8:	c1 31       	brne	80009c1e <__mdiff+0x32>
80009bfa:	2f b8       	sub	r8,-5
80009bfc:	ee ce ff ec 	sub	lr,r7,-20
80009c00:	a3 68       	lsl	r8,0x2
80009c02:	f4 08 00 0b 	add	r11,r10,r8
80009c06:	ee 08 00 08 	add	r8,r7,r8
80009c0a:	11 4a       	ld.w	r10,--r8
80009c0c:	17 49       	ld.w	r9,--r11
80009c0e:	12 3a       	cp.w	r10,r9
80009c10:	c0 30       	breq	80009c16 <__mdiff+0x2a>
80009c12:	c0 e2       	brcc	80009c2e <__mdiff+0x42>
80009c14:	c0 78       	rjmp	80009c22 <__mdiff+0x36>
80009c16:	1c 38       	cp.w	r8,lr
80009c18:	fe 9b ff f9 	brhi	80009c0a <__mdiff+0x1e>
80009c1c:	c4 98       	rjmp	80009cae <__mdiff+0xc2>
80009c1e:	58 05       	cp.w	r5,0
80009c20:	c0 64       	brge	80009c2c <__mdiff+0x40>
80009c22:	0e 98       	mov	r8,r7
80009c24:	30 15       	mov	r5,1
80009c26:	0c 97       	mov	r7,r6
80009c28:	10 96       	mov	r6,r8
80009c2a:	c0 28       	rjmp	80009c2e <__mdiff+0x42>
80009c2c:	30 05       	mov	r5,0
80009c2e:	6e 1b       	ld.w	r11,r7[0x4]
80009c30:	c5 6f       	rcall	80009adc <_Balloc>
80009c32:	6e 49       	ld.w	r9,r7[0x10]
80009c34:	6c 44       	ld.w	r4,r6[0x10]
80009c36:	99 35       	st.w	r12[0xc],r5
80009c38:	2f b4       	sub	r4,-5
80009c3a:	f2 c5 ff fb 	sub	r5,r9,-5
80009c3e:	ec 04 00 24 	add	r4,r6,r4<<0x2
80009c42:	ee 05 00 25 	add	r5,r7,r5<<0x2
80009c46:	2e c6       	sub	r6,-20
80009c48:	2e c7       	sub	r7,-20
80009c4a:	f8 c8 ff ec 	sub	r8,r12,-20
80009c4e:	30 0a       	mov	r10,0
80009c50:	0f 0e       	ld.w	lr,r7++
80009c52:	0d 0b       	ld.w	r11,r6++
80009c54:	fc 02 16 10 	lsr	r2,lr,0x10
80009c58:	f6 03 16 10 	lsr	r3,r11,0x10
80009c5c:	fd de c0 10 	bfextu	lr,lr,0x0,0x10
80009c60:	e4 03 01 03 	sub	r3,r2,r3
80009c64:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009c68:	fc 0b 01 0b 	sub	r11,lr,r11
80009c6c:	f6 0a 00 0a 	add	r10,r11,r10
80009c70:	b0 1a       	st.h	r8[0x2],r10
80009c72:	b1 4a       	asr	r10,0x10
80009c74:	e6 0a 00 0a 	add	r10,r3,r10
80009c78:	b0 0a       	st.h	r8[0x0],r10
80009c7a:	2f c8       	sub	r8,-4
80009c7c:	b1 4a       	asr	r10,0x10
80009c7e:	08 36       	cp.w	r6,r4
80009c80:	ce 83       	brcs	80009c50 <__mdiff+0x64>
80009c82:	c0 d8       	rjmp	80009c9c <__mdiff+0xb0>
80009c84:	0f 0b       	ld.w	r11,r7++
80009c86:	f6 0e 16 10 	lsr	lr,r11,0x10
80009c8a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009c8e:	16 0a       	add	r10,r11
80009c90:	b0 1a       	st.h	r8[0x2],r10
80009c92:	b1 4a       	asr	r10,0x10
80009c94:	1c 0a       	add	r10,lr
80009c96:	b0 0a       	st.h	r8[0x0],r10
80009c98:	2f c8       	sub	r8,-4
80009c9a:	b1 4a       	asr	r10,0x10
80009c9c:	0a 37       	cp.w	r7,r5
80009c9e:	cf 33       	brcs	80009c84 <__mdiff+0x98>
80009ca0:	c0 28       	rjmp	80009ca4 <__mdiff+0xb8>
80009ca2:	20 19       	sub	r9,1
80009ca4:	11 4a       	ld.w	r10,--r8
80009ca6:	58 0a       	cp.w	r10,0
80009ca8:	cf d0       	breq	80009ca2 <__mdiff+0xb6>
80009caa:	99 49       	st.w	r12[0x10],r9
80009cac:	d8 32       	popm	r0-r7,pc
80009cae:	30 0b       	mov	r11,0
80009cb0:	c1 6f       	rcall	80009adc <_Balloc>
80009cb2:	30 18       	mov	r8,1
80009cb4:	99 48       	st.w	r12[0x10],r8
80009cb6:	30 08       	mov	r8,0
80009cb8:	99 58       	st.w	r12[0x14],r8
80009cba:	d8 32       	popm	r0-r7,pc

80009cbc <__lshift>:
80009cbc:	d4 31       	pushm	r0-r7,lr
80009cbe:	16 97       	mov	r7,r11
80009cc0:	76 46       	ld.w	r6,r11[0x10]
80009cc2:	f4 02 14 05 	asr	r2,r10,0x5
80009cc6:	2f f6       	sub	r6,-1
80009cc8:	14 93       	mov	r3,r10
80009cca:	18 94       	mov	r4,r12
80009ccc:	04 06       	add	r6,r2
80009cce:	76 1b       	ld.w	r11,r11[0x4]
80009cd0:	6e 28       	ld.w	r8,r7[0x8]
80009cd2:	c0 38       	rjmp	80009cd8 <__lshift+0x1c>
80009cd4:	2f fb       	sub	r11,-1
80009cd6:	a1 78       	lsl	r8,0x1
80009cd8:	10 36       	cp.w	r6,r8
80009cda:	fe 99 ff fd 	brgt	80009cd4 <__lshift+0x18>
80009cde:	08 9c       	mov	r12,r4
80009ce0:	cf ee       	rcall	80009adc <_Balloc>
80009ce2:	30 09       	mov	r9,0
80009ce4:	18 95       	mov	r5,r12
80009ce6:	f8 c8 ff ec 	sub	r8,r12,-20
80009cea:	12 9a       	mov	r10,r9
80009cec:	c0 38       	rjmp	80009cf2 <__lshift+0x36>
80009cee:	10 aa       	st.w	r8++,r10
80009cf0:	2f f9       	sub	r9,-1
80009cf2:	04 39       	cp.w	r9,r2
80009cf4:	cf d5       	brlt	80009cee <__lshift+0x32>
80009cf6:	6e 4b       	ld.w	r11,r7[0x10]
80009cf8:	e7 d3 c0 05 	bfextu	r3,r3,0x0,0x5
80009cfc:	2f bb       	sub	r11,-5
80009cfe:	ee c9 ff ec 	sub	r9,r7,-20
80009d02:	ee 0b 00 2b 	add	r11,r7,r11<<0x2
80009d06:	58 03       	cp.w	r3,0
80009d08:	c1 30       	breq	80009d2e <__lshift+0x72>
80009d0a:	e6 0c 11 20 	rsub	r12,r3,32
80009d0e:	30 0a       	mov	r10,0
80009d10:	72 02       	ld.w	r2,r9[0x0]
80009d12:	e4 03 09 42 	lsl	r2,r2,r3
80009d16:	04 4a       	or	r10,r2
80009d18:	10 aa       	st.w	r8++,r10
80009d1a:	13 0a       	ld.w	r10,r9++
80009d1c:	f4 0c 0a 4a 	lsr	r10,r10,r12
80009d20:	16 39       	cp.w	r9,r11
80009d22:	cf 73       	brcs	80009d10 <__lshift+0x54>
80009d24:	91 0a       	st.w	r8[0x0],r10
80009d26:	58 0a       	cp.w	r10,0
80009d28:	c0 70       	breq	80009d36 <__lshift+0x7a>
80009d2a:	2f f6       	sub	r6,-1
80009d2c:	c0 58       	rjmp	80009d36 <__lshift+0x7a>
80009d2e:	13 0a       	ld.w	r10,r9++
80009d30:	10 aa       	st.w	r8++,r10
80009d32:	16 39       	cp.w	r9,r11
80009d34:	cf d3       	brcs	80009d2e <__lshift+0x72>
80009d36:	08 9c       	mov	r12,r4
80009d38:	20 16       	sub	r6,1
80009d3a:	0e 9b       	mov	r11,r7
80009d3c:	8b 46       	st.w	r5[0x10],r6
80009d3e:	cb 5e       	rcall	80009aa8 <_Bfree>
80009d40:	0a 9c       	mov	r12,r5
80009d42:	d8 32       	popm	r0-r7,pc

80009d44 <__multiply>:
80009d44:	d4 31       	pushm	r0-r7,lr
80009d46:	20 2d       	sub	sp,8
80009d48:	16 96       	mov	r6,r11
80009d4a:	14 95       	mov	r5,r10
80009d4c:	76 49       	ld.w	r9,r11[0x10]
80009d4e:	74 48       	ld.w	r8,r10[0x10]
80009d50:	10 39       	cp.w	r9,r8
80009d52:	c0 34       	brge	80009d58 <__multiply+0x14>
80009d54:	14 96       	mov	r6,r10
80009d56:	16 95       	mov	r5,r11
80009d58:	6c 1b       	ld.w	r11,r6[0x4]
80009d5a:	6c 28       	ld.w	r8,r6[0x8]
80009d5c:	f6 c9 ff ff 	sub	r9,r11,-1
80009d60:	6c 43       	ld.w	r3,r6[0x10]
80009d62:	6a 42       	ld.w	r2,r5[0x10]
80009d64:	e4 03 00 07 	add	r7,r2,r3
80009d68:	10 37       	cp.w	r7,r8
80009d6a:	f2 0b 17 90 	movgt	r11,r9
80009d6e:	cb 7e       	rcall	80009adc <_Balloc>
80009d70:	ee c4 ff fb 	sub	r4,r7,-5
80009d74:	f8 c9 ff ec 	sub	r9,r12,-20
80009d78:	f8 04 00 24 	add	r4,r12,r4<<0x2
80009d7c:	30 0a       	mov	r10,0
80009d7e:	12 98       	mov	r8,r9
80009d80:	c0 28       	rjmp	80009d84 <__multiply+0x40>
80009d82:	10 aa       	st.w	r8++,r10
80009d84:	08 38       	cp.w	r8,r4
80009d86:	cf e3       	brcs	80009d82 <__multiply+0x3e>
80009d88:	2f b3       	sub	r3,-5
80009d8a:	2f b2       	sub	r2,-5
80009d8c:	ec 03 00 23 	add	r3,r6,r3<<0x2
80009d90:	ea 02 00 22 	add	r2,r5,r2<<0x2
80009d94:	ec cb ff ec 	sub	r11,r6,-20
80009d98:	50 12       	stdsp	sp[0x4],r2
80009d9a:	ea ca ff ec 	sub	r10,r5,-20
80009d9e:	c4 48       	rjmp	80009e26 <__multiply+0xe2>
80009da0:	94 95       	ld.uh	r5,r10[0x2]
80009da2:	58 05       	cp.w	r5,0
80009da4:	c2 00       	breq	80009de4 <__multiply+0xa0>
80009da6:	12 98       	mov	r8,r9
80009da8:	16 96       	mov	r6,r11
80009daa:	30 0e       	mov	lr,0
80009dac:	50 09       	stdsp	sp[0x0],r9
80009dae:	0d 02       	ld.w	r2,r6++
80009db0:	e4 00 16 10 	lsr	r0,r2,0x10
80009db4:	70 01       	ld.w	r1,r8[0x0]
80009db6:	70 09       	ld.w	r9,r8[0x0]
80009db8:	b1 81       	lsr	r1,0x10
80009dba:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
80009dbe:	e0 05 03 41 	mac	r1,r0,r5
80009dc2:	ab 32       	mul	r2,r5
80009dc4:	e1 d9 c0 10 	bfextu	r0,r9,0x0,0x10
80009dc8:	00 02       	add	r2,r0
80009dca:	e4 0e 00 0e 	add	lr,r2,lr
80009dce:	b0 1e       	st.h	r8[0x2],lr
80009dd0:	b1 8e       	lsr	lr,0x10
80009dd2:	1c 01       	add	r1,lr
80009dd4:	b0 01       	st.h	r8[0x0],r1
80009dd6:	e2 0e 16 10 	lsr	lr,r1,0x10
80009dda:	2f c8       	sub	r8,-4
80009ddc:	06 36       	cp.w	r6,r3
80009dde:	ce 83       	brcs	80009dae <__multiply+0x6a>
80009de0:	40 09       	lddsp	r9,sp[0x0]
80009de2:	91 0e       	st.w	r8[0x0],lr
80009de4:	94 86       	ld.uh	r6,r10[0x0]
80009de6:	58 06       	cp.w	r6,0
80009de8:	c1 d0       	breq	80009e22 <__multiply+0xde>
80009dea:	72 02       	ld.w	r2,r9[0x0]
80009dec:	12 98       	mov	r8,r9
80009dee:	16 9e       	mov	lr,r11
80009df0:	30 05       	mov	r5,0
80009df2:	b0 12       	st.h	r8[0x2],r2
80009df4:	1d 01       	ld.w	r1,lr++
80009df6:	90 82       	ld.uh	r2,r8[0x0]
80009df8:	e1 d1 c0 10 	bfextu	r0,r1,0x0,0x10
80009dfc:	ad 30       	mul	r0,r6
80009dfe:	e0 02 00 02 	add	r2,r0,r2
80009e02:	e4 05 00 05 	add	r5,r2,r5
80009e06:	b0 05       	st.h	r8[0x0],r5
80009e08:	b1 85       	lsr	r5,0x10
80009e0a:	b1 81       	lsr	r1,0x10
80009e0c:	2f c8       	sub	r8,-4
80009e0e:	ad 31       	mul	r1,r6
80009e10:	90 92       	ld.uh	r2,r8[0x2]
80009e12:	e2 02 00 02 	add	r2,r1,r2
80009e16:	0a 02       	add	r2,r5
80009e18:	e4 05 16 10 	lsr	r5,r2,0x10
80009e1c:	06 3e       	cp.w	lr,r3
80009e1e:	ce a3       	brcs	80009df2 <__multiply+0xae>
80009e20:	91 02       	st.w	r8[0x0],r2
80009e22:	2f ca       	sub	r10,-4
80009e24:	2f c9       	sub	r9,-4
80009e26:	40 18       	lddsp	r8,sp[0x4]
80009e28:	10 3a       	cp.w	r10,r8
80009e2a:	cb b3       	brcs	80009da0 <__multiply+0x5c>
80009e2c:	c0 28       	rjmp	80009e30 <__multiply+0xec>
80009e2e:	20 17       	sub	r7,1
80009e30:	58 07       	cp.w	r7,0
80009e32:	e0 8a 00 05 	brle	80009e3c <__multiply+0xf8>
80009e36:	09 48       	ld.w	r8,--r4
80009e38:	58 08       	cp.w	r8,0
80009e3a:	cf a0       	breq	80009e2e <__multiply+0xea>
80009e3c:	99 47       	st.w	r12[0x10],r7
80009e3e:	2f ed       	sub	sp,-8
80009e40:	d8 32       	popm	r0-r7,pc
80009e42:	d7 03       	nop

80009e44 <__i2b>:
80009e44:	d4 21       	pushm	r4-r7,lr
80009e46:	16 97       	mov	r7,r11
80009e48:	30 1b       	mov	r11,1
80009e4a:	c4 9e       	rcall	80009adc <_Balloc>
80009e4c:	30 19       	mov	r9,1
80009e4e:	99 57       	st.w	r12[0x14],r7
80009e50:	99 49       	st.w	r12[0x10],r9
80009e52:	d8 22       	popm	r4-r7,pc

80009e54 <__multadd>:
80009e54:	d4 31       	pushm	r0-r7,lr
80009e56:	30 08       	mov	r8,0
80009e58:	12 95       	mov	r5,r9
80009e5a:	16 97       	mov	r7,r11
80009e5c:	18 96       	mov	r6,r12
80009e5e:	76 44       	ld.w	r4,r11[0x10]
80009e60:	f6 c9 ff ec 	sub	r9,r11,-20
80009e64:	72 0b       	ld.w	r11,r9[0x0]
80009e66:	f6 0c 16 10 	lsr	r12,r11,0x10
80009e6a:	f7 db c0 10 	bfextu	r11,r11,0x0,0x10
80009e6e:	f4 0c 02 4c 	mul	r12,r10,r12
80009e72:	f4 0b 03 45 	mac	r5,r10,r11
80009e76:	f7 d5 c0 10 	bfextu	r11,r5,0x0,0x10
80009e7a:	b1 85       	lsr	r5,0x10
80009e7c:	18 05       	add	r5,r12
80009e7e:	ea 0c 15 10 	lsl	r12,r5,0x10
80009e82:	f8 0b 00 0b 	add	r11,r12,r11
80009e86:	12 ab       	st.w	r9++,r11
80009e88:	2f f8       	sub	r8,-1
80009e8a:	b1 85       	lsr	r5,0x10
80009e8c:	08 38       	cp.w	r8,r4
80009e8e:	ce b5       	brlt	80009e64 <__multadd+0x10>
80009e90:	58 05       	cp.w	r5,0
80009e92:	c1 c0       	breq	80009eca <__multadd+0x76>
80009e94:	6e 28       	ld.w	r8,r7[0x8]
80009e96:	10 34       	cp.w	r4,r8
80009e98:	c1 35       	brlt	80009ebe <__multadd+0x6a>
80009e9a:	6e 1b       	ld.w	r11,r7[0x4]
80009e9c:	0c 9c       	mov	r12,r6
80009e9e:	2f fb       	sub	r11,-1
80009ea0:	c1 ee       	rcall	80009adc <_Balloc>
80009ea2:	6e 4a       	ld.w	r10,r7[0x10]
80009ea4:	ee cb ff f4 	sub	r11,r7,-12
80009ea8:	18 93       	mov	r3,r12
80009eaa:	2f ea       	sub	r10,-2
80009eac:	2f 4c       	sub	r12,-12
80009eae:	a3 6a       	lsl	r10,0x2
80009eb0:	fe b0 dd 7c 	rcall	800059a8 <memcpy>
80009eb4:	0e 9b       	mov	r11,r7
80009eb6:	0c 9c       	mov	r12,r6
80009eb8:	fe b0 fd f8 	rcall	80009aa8 <_Bfree>
80009ebc:	06 97       	mov	r7,r3
80009ebe:	e8 c8 ff ff 	sub	r8,r4,-1
80009ec2:	2f b4       	sub	r4,-5
80009ec4:	8f 48       	st.w	r7[0x10],r8
80009ec6:	ee 04 09 25 	st.w	r7[r4<<0x2],r5
80009eca:	0e 9c       	mov	r12,r7
80009ecc:	d8 32       	popm	r0-r7,pc
80009ece:	d7 03       	nop

80009ed0 <__pow5mult>:
80009ed0:	d4 31       	pushm	r0-r7,lr
80009ed2:	14 96       	mov	r6,r10
80009ed4:	18 97       	mov	r7,r12
80009ed6:	16 94       	mov	r4,r11
80009ed8:	f1 da c0 02 	bfextu	r8,r10,0x0,0x2
80009edc:	c0 90       	breq	80009eee <__pow5mult+0x1e>
80009ede:	20 18       	sub	r8,1
80009ee0:	fe c9 e2 e4 	sub	r9,pc,-7452
80009ee4:	f2 08 03 2a 	ld.w	r10,r9[r8<<0x2]
80009ee8:	30 09       	mov	r9,0
80009eea:	cb 5f       	rcall	80009e54 <__multadd>
80009eec:	18 94       	mov	r4,r12
80009eee:	a3 46       	asr	r6,0x2
80009ef0:	c3 40       	breq	80009f58 <__pow5mult+0x88>
80009ef2:	6e 95       	ld.w	r5,r7[0x24]
80009ef4:	58 05       	cp.w	r5,0
80009ef6:	c0 91       	brne	80009f08 <__pow5mult+0x38>
80009ef8:	31 0c       	mov	r12,16
80009efa:	fe b0 fa f1 	rcall	800094dc <malloc>
80009efe:	99 35       	st.w	r12[0xc],r5
80009f00:	8f 9c       	st.w	r7[0x24],r12
80009f02:	99 15       	st.w	r12[0x4],r5
80009f04:	99 25       	st.w	r12[0x8],r5
80009f06:	99 05       	st.w	r12[0x0],r5
80009f08:	6e 93       	ld.w	r3,r7[0x24]
80009f0a:	66 25       	ld.w	r5,r3[0x8]
80009f0c:	58 05       	cp.w	r5,0
80009f0e:	c0 c1       	brne	80009f26 <__pow5mult+0x56>
80009f10:	e0 6b 02 71 	mov	r11,625
80009f14:	0e 9c       	mov	r12,r7
80009f16:	c9 7f       	rcall	80009e44 <__i2b>
80009f18:	87 2c       	st.w	r3[0x8],r12
80009f1a:	30 08       	mov	r8,0
80009f1c:	18 95       	mov	r5,r12
80009f1e:	99 08       	st.w	r12[0x0],r8
80009f20:	c0 38       	rjmp	80009f26 <__pow5mult+0x56>
80009f22:	06 9c       	mov	r12,r3
80009f24:	18 95       	mov	r5,r12
80009f26:	ed b6 00 00 	bld	r6,0x0
80009f2a:	c0 b1       	brne	80009f40 <__pow5mult+0x70>
80009f2c:	08 9b       	mov	r11,r4
80009f2e:	0a 9a       	mov	r10,r5
80009f30:	0e 9c       	mov	r12,r7
80009f32:	c0 9f       	rcall	80009d44 <__multiply>
80009f34:	08 9b       	mov	r11,r4
80009f36:	18 93       	mov	r3,r12
80009f38:	0e 9c       	mov	r12,r7
80009f3a:	06 94       	mov	r4,r3
80009f3c:	fe b0 fd b6 	rcall	80009aa8 <_Bfree>
80009f40:	a1 56       	asr	r6,0x1
80009f42:	c0 b0       	breq	80009f58 <__pow5mult+0x88>
80009f44:	6a 03       	ld.w	r3,r5[0x0]
80009f46:	58 03       	cp.w	r3,0
80009f48:	ce d1       	brne	80009f22 <__pow5mult+0x52>
80009f4a:	0a 9a       	mov	r10,r5
80009f4c:	0a 9b       	mov	r11,r5
80009f4e:	0e 9c       	mov	r12,r7
80009f50:	cf ae       	rcall	80009d44 <__multiply>
80009f52:	8b 0c       	st.w	r5[0x0],r12
80009f54:	99 03       	st.w	r12[0x0],r3
80009f56:	ce 7b       	rjmp	80009f24 <__pow5mult+0x54>
80009f58:	08 9c       	mov	r12,r4
80009f5a:	d8 32       	popm	r0-r7,pc

80009f5c <_realloc_r>:
80009f5c:	d4 31       	pushm	r0-r7,lr
80009f5e:	20 1d       	sub	sp,4
80009f60:	16 94       	mov	r4,r11
80009f62:	18 92       	mov	r2,r12
80009f64:	14 9b       	mov	r11,r10
80009f66:	58 04       	cp.w	r4,0
80009f68:	c0 51       	brne	80009f72 <_realloc_r+0x16>
80009f6a:	fe b0 fa c1 	rcall	800094ec <_malloc_r>
80009f6e:	18 95       	mov	r5,r12
80009f70:	c5 39       	rjmp	8000a216 <_realloc_r+0x2ba>
80009f72:	50 0a       	stdsp	sp[0x0],r10
80009f74:	fe b0 fc fc 	rcall	8000996c <__malloc_lock>
80009f78:	40 0b       	lddsp	r11,sp[0x0]
80009f7a:	f6 c8 ff f5 	sub	r8,r11,-11
80009f7e:	e8 c1 00 08 	sub	r1,r4,8
80009f82:	10 96       	mov	r6,r8
80009f84:	62 1c       	ld.w	r12,r1[0x4]
80009f86:	e0 16 ff f8 	andl	r6,0xfff8
80009f8a:	59 68       	cp.w	r8,22
80009f8c:	f9 b6 08 10 	movls	r6,16
80009f90:	16 36       	cp.w	r6,r11
80009f92:	5f 38       	srlo	r8
80009f94:	f1 e6 13 f8 	or	r8,r8,r6>>0x1f
80009f98:	c0 50       	breq	80009fa2 <_realloc_r+0x46>
80009f9a:	30 c8       	mov	r8,12
80009f9c:	30 05       	mov	r5,0
80009f9e:	85 38       	st.w	r2[0xc],r8
80009fa0:	c3 b9       	rjmp	8000a216 <_realloc_r+0x2ba>
80009fa2:	18 90       	mov	r0,r12
80009fa4:	e0 10 ff fc 	andl	r0,0xfffc
80009fa8:	0c 30       	cp.w	r0,r6
80009faa:	e0 84 01 0b 	brge	8000a1c0 <_realloc_r+0x264>
80009fae:	e0 68 01 e8 	mov	r8,488
80009fb2:	e2 00 00 09 	add	r9,r1,r0
80009fb6:	70 25       	ld.w	r5,r8[0x8]
80009fb8:	0a 39       	cp.w	r9,r5
80009fba:	c0 90       	breq	80009fcc <_realloc_r+0x70>
80009fbc:	72 1a       	ld.w	r10,r9[0x4]
80009fbe:	a1 ca       	cbr	r10,0x0
80009fc0:	f2 0a 00 0a 	add	r10,r9,r10
80009fc4:	74 1a       	ld.w	r10,r10[0x4]
80009fc6:	ed ba 00 00 	bld	r10,0x0
80009fca:	c2 20       	breq	8000a00e <_realloc_r+0xb2>
80009fcc:	72 1a       	ld.w	r10,r9[0x4]
80009fce:	e0 1a ff fc 	andl	r10,0xfffc
80009fd2:	f4 00 00 03 	add	r3,r10,r0
80009fd6:	0a 39       	cp.w	r9,r5
80009fd8:	c1 31       	brne	80009ffe <_realloc_r+0xa2>
80009fda:	ec c7 ff f0 	sub	r7,r6,-16
80009fde:	0e 33       	cp.w	r3,r7
80009fe0:	c1 95       	brlt	8000a012 <_realloc_r+0xb6>
80009fe2:	e2 06 00 09 	add	r9,r1,r6
80009fe6:	0c 13       	sub	r3,r6
80009fe8:	a1 a3       	sbr	r3,0x0
80009fea:	93 13       	st.w	r9[0x4],r3
80009fec:	91 29       	st.w	r8[0x8],r9
80009fee:	04 9c       	mov	r12,r2
80009ff0:	62 18       	ld.w	r8,r1[0x4]
80009ff2:	08 95       	mov	r5,r4
80009ff4:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80009ff8:	10 46       	or	r6,r8
80009ffa:	83 16       	st.w	r1[0x4],r6
80009ffc:	c0 b9       	rjmp	8000a212 <_realloc_r+0x2b6>
80009ffe:	0c 33       	cp.w	r3,r6
8000a000:	c0 95       	brlt	8000a012 <_realloc_r+0xb6>
8000a002:	72 28       	ld.w	r8,r9[0x8]
8000a004:	02 97       	mov	r7,r1
8000a006:	72 39       	ld.w	r9,r9[0xc]
8000a008:	93 28       	st.w	r9[0x8],r8
8000a00a:	91 39       	st.w	r8[0xc],r9
8000a00c:	cd c8       	rjmp	8000a1c4 <_realloc_r+0x268>
8000a00e:	30 0a       	mov	r10,0
8000a010:	14 99       	mov	r9,r10
8000a012:	ed bc 00 00 	bld	r12,0x0
8000a016:	e0 80 00 95 	breq	8000a140 <_realloc_r+0x1e4>
8000a01a:	62 07       	ld.w	r7,r1[0x0]
8000a01c:	e2 07 01 07 	sub	r7,r1,r7
8000a020:	6e 1c       	ld.w	r12,r7[0x4]
8000a022:	e0 1c ff fc 	andl	r12,0xfffc
8000a026:	58 09       	cp.w	r9,0
8000a028:	c5 60       	breq	8000a0d4 <_realloc_r+0x178>
8000a02a:	f8 00 00 03 	add	r3,r12,r0
8000a02e:	0a 39       	cp.w	r9,r5
8000a030:	c4 81       	brne	8000a0c0 <_realloc_r+0x164>
8000a032:	14 03       	add	r3,r10
8000a034:	ec c9 ff f0 	sub	r9,r6,-16
8000a038:	12 33       	cp.w	r3,r9
8000a03a:	c4 d5       	brlt	8000a0d4 <_realloc_r+0x178>
8000a03c:	6e 3a       	ld.w	r10,r7[0xc]
8000a03e:	6e 29       	ld.w	r9,r7[0x8]
8000a040:	95 29       	st.w	r10[0x8],r9
8000a042:	93 3a       	st.w	r9[0xc],r10
8000a044:	ee c5 ff f8 	sub	r5,r7,-8
8000a048:	e0 ca 00 04 	sub	r10,r0,4
8000a04c:	e0 4a 00 24 	cp.w	r10,36
8000a050:	e0 8b 00 25 	brhi	8000a09a <_realloc_r+0x13e>
8000a054:	0a 99       	mov	r9,r5
8000a056:	59 3a       	cp.w	r10,19
8000a058:	e0 88 00 1a 	brls	8000a08c <_realloc_r+0x130>
8000a05c:	09 09       	ld.w	r9,r4++
8000a05e:	8b 09       	st.w	r5[0x0],r9
8000a060:	09 09       	ld.w	r9,r4++
8000a062:	8f 39       	st.w	r7[0xc],r9
8000a064:	ee c9 ff f0 	sub	r9,r7,-16
8000a068:	59 ba       	cp.w	r10,27
8000a06a:	e0 88 00 11 	brls	8000a08c <_realloc_r+0x130>
8000a06e:	09 0b       	ld.w	r11,r4++
8000a070:	93 0b       	st.w	r9[0x0],r11
8000a072:	09 09       	ld.w	r9,r4++
8000a074:	8f 59       	st.w	r7[0x14],r9
8000a076:	ee c9 ff e8 	sub	r9,r7,-24
8000a07a:	e0 4a 00 24 	cp.w	r10,36
8000a07e:	c0 71       	brne	8000a08c <_realloc_r+0x130>
8000a080:	09 0a       	ld.w	r10,r4++
8000a082:	93 0a       	st.w	r9[0x0],r10
8000a084:	ee c9 ff e0 	sub	r9,r7,-32
8000a088:	09 0a       	ld.w	r10,r4++
8000a08a:	8f 7a       	st.w	r7[0x1c],r10
8000a08c:	09 0a       	ld.w	r10,r4++
8000a08e:	12 aa       	st.w	r9++,r10
8000a090:	68 0a       	ld.w	r10,r4[0x0]
8000a092:	93 0a       	st.w	r9[0x0],r10
8000a094:	68 1a       	ld.w	r10,r4[0x4]
8000a096:	93 1a       	st.w	r9[0x4],r10
8000a098:	c0 78       	rjmp	8000a0a6 <_realloc_r+0x14a>
8000a09a:	50 08       	stdsp	sp[0x0],r8
8000a09c:	08 9b       	mov	r11,r4
8000a09e:	0a 9c       	mov	r12,r5
8000a0a0:	fe b0 fc 47 	rcall	8000992e <memmove>
8000a0a4:	40 08       	lddsp	r8,sp[0x0]
8000a0a6:	ee 06 00 09 	add	r9,r7,r6
8000a0aa:	0c 13       	sub	r3,r6
8000a0ac:	a1 a3       	sbr	r3,0x0
8000a0ae:	93 13       	st.w	r9[0x4],r3
8000a0b0:	91 29       	st.w	r8[0x8],r9
8000a0b2:	04 9c       	mov	r12,r2
8000a0b4:	6e 18       	ld.w	r8,r7[0x4]
8000a0b6:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a0ba:	10 46       	or	r6,r8
8000a0bc:	8f 16       	st.w	r7[0x4],r6
8000a0be:	ca a8       	rjmp	8000a212 <_realloc_r+0x2b6>
8000a0c0:	14 03       	add	r3,r10
8000a0c2:	0c 33       	cp.w	r3,r6
8000a0c4:	c0 85       	brlt	8000a0d4 <_realloc_r+0x178>
8000a0c6:	72 28       	ld.w	r8,r9[0x8]
8000a0c8:	72 39       	ld.w	r9,r9[0xc]
8000a0ca:	93 28       	st.w	r9[0x8],r8
8000a0cc:	91 39       	st.w	r8[0xc],r9
8000a0ce:	6e 28       	ld.w	r8,r7[0x8]
8000a0d0:	6e 39       	ld.w	r9,r7[0xc]
8000a0d2:	c0 78       	rjmp	8000a0e0 <_realloc_r+0x184>
8000a0d4:	f8 00 00 03 	add	r3,r12,r0
8000a0d8:	0c 33       	cp.w	r3,r6
8000a0da:	c3 35       	brlt	8000a140 <_realloc_r+0x1e4>
8000a0dc:	6e 39       	ld.w	r9,r7[0xc]
8000a0de:	6e 28       	ld.w	r8,r7[0x8]
8000a0e0:	93 28       	st.w	r9[0x8],r8
8000a0e2:	91 39       	st.w	r8[0xc],r9
8000a0e4:	e0 ca 00 04 	sub	r10,r0,4
8000a0e8:	ee cc ff f8 	sub	r12,r7,-8
8000a0ec:	e0 4a 00 24 	cp.w	r10,36
8000a0f0:	e0 8b 00 24 	brhi	8000a138 <_realloc_r+0x1dc>
8000a0f4:	59 3a       	cp.w	r10,19
8000a0f6:	e0 88 00 1a 	brls	8000a12a <_realloc_r+0x1ce>
8000a0fa:	09 08       	ld.w	r8,r4++
8000a0fc:	99 08       	st.w	r12[0x0],r8
8000a0fe:	09 08       	ld.w	r8,r4++
8000a100:	8f 38       	st.w	r7[0xc],r8
8000a102:	ee cc ff f0 	sub	r12,r7,-16
8000a106:	59 ba       	cp.w	r10,27
8000a108:	e0 88 00 11 	brls	8000a12a <_realloc_r+0x1ce>
8000a10c:	09 08       	ld.w	r8,r4++
8000a10e:	99 08       	st.w	r12[0x0],r8
8000a110:	09 08       	ld.w	r8,r4++
8000a112:	8f 58       	st.w	r7[0x14],r8
8000a114:	ee cc ff e8 	sub	r12,r7,-24
8000a118:	e0 4a 00 24 	cp.w	r10,36
8000a11c:	c0 71       	brne	8000a12a <_realloc_r+0x1ce>
8000a11e:	09 08       	ld.w	r8,r4++
8000a120:	99 08       	st.w	r12[0x0],r8
8000a122:	ee cc ff e0 	sub	r12,r7,-32
8000a126:	09 08       	ld.w	r8,r4++
8000a128:	8f 78       	st.w	r7[0x1c],r8
8000a12a:	09 08       	ld.w	r8,r4++
8000a12c:	18 a8       	st.w	r12++,r8
8000a12e:	68 08       	ld.w	r8,r4[0x0]
8000a130:	99 08       	st.w	r12[0x0],r8
8000a132:	68 18       	ld.w	r8,r4[0x4]
8000a134:	99 18       	st.w	r12[0x4],r8
8000a136:	c4 78       	rjmp	8000a1c4 <_realloc_r+0x268>
8000a138:	08 9b       	mov	r11,r4
8000a13a:	fe b0 fb fa 	rcall	8000992e <memmove>
8000a13e:	c4 38       	rjmp	8000a1c4 <_realloc_r+0x268>
8000a140:	04 9c       	mov	r12,r2
8000a142:	fe b0 f9 d5 	rcall	800094ec <_malloc_r>
8000a146:	18 95       	mov	r5,r12
8000a148:	c3 a0       	breq	8000a1bc <_realloc_r+0x260>
8000a14a:	62 18       	ld.w	r8,r1[0x4]
8000a14c:	f8 c9 00 08 	sub	r9,r12,8
8000a150:	a1 c8       	cbr	r8,0x0
8000a152:	e2 08 00 08 	add	r8,r1,r8
8000a156:	10 39       	cp.w	r9,r8
8000a158:	c0 71       	brne	8000a166 <_realloc_r+0x20a>
8000a15a:	72 13       	ld.w	r3,r9[0x4]
8000a15c:	02 97       	mov	r7,r1
8000a15e:	e0 13 ff fc 	andl	r3,0xfffc
8000a162:	00 03       	add	r3,r0
8000a164:	c3 08       	rjmp	8000a1c4 <_realloc_r+0x268>
8000a166:	e0 ca 00 04 	sub	r10,r0,4
8000a16a:	e0 4a 00 24 	cp.w	r10,36
8000a16e:	e0 8b 00 20 	brhi	8000a1ae <_realloc_r+0x252>
8000a172:	08 99       	mov	r9,r4
8000a174:	18 98       	mov	r8,r12
8000a176:	59 3a       	cp.w	r10,19
8000a178:	e0 88 00 14 	brls	8000a1a0 <_realloc_r+0x244>
8000a17c:	13 0b       	ld.w	r11,r9++
8000a17e:	10 ab       	st.w	r8++,r11
8000a180:	13 0b       	ld.w	r11,r9++
8000a182:	10 ab       	st.w	r8++,r11
8000a184:	59 ba       	cp.w	r10,27
8000a186:	e0 88 00 0d 	brls	8000a1a0 <_realloc_r+0x244>
8000a18a:	13 0b       	ld.w	r11,r9++
8000a18c:	10 ab       	st.w	r8++,r11
8000a18e:	13 0b       	ld.w	r11,r9++
8000a190:	10 ab       	st.w	r8++,r11
8000a192:	e0 4a 00 24 	cp.w	r10,36
8000a196:	c0 51       	brne	8000a1a0 <_realloc_r+0x244>
8000a198:	13 0a       	ld.w	r10,r9++
8000a19a:	10 aa       	st.w	r8++,r10
8000a19c:	13 0a       	ld.w	r10,r9++
8000a19e:	10 aa       	st.w	r8++,r10
8000a1a0:	13 0a       	ld.w	r10,r9++
8000a1a2:	10 aa       	st.w	r8++,r10
8000a1a4:	72 0a       	ld.w	r10,r9[0x0]
8000a1a6:	91 0a       	st.w	r8[0x0],r10
8000a1a8:	72 19       	ld.w	r9,r9[0x4]
8000a1aa:	91 19       	st.w	r8[0x4],r9
8000a1ac:	c0 48       	rjmp	8000a1b4 <_realloc_r+0x258>
8000a1ae:	08 9b       	mov	r11,r4
8000a1b0:	fe b0 fb bf 	rcall	8000992e <memmove>
8000a1b4:	08 9b       	mov	r11,r4
8000a1b6:	04 9c       	mov	r12,r2
8000a1b8:	fe b0 f6 fa 	rcall	80008fac <_free_r>
8000a1bc:	04 9c       	mov	r12,r2
8000a1be:	c2 a8       	rjmp	8000a212 <_realloc_r+0x2b6>
8000a1c0:	00 93       	mov	r3,r0
8000a1c2:	02 97       	mov	r7,r1
8000a1c4:	e6 06 01 09 	sub	r9,r3,r6
8000a1c8:	6e 18       	ld.w	r8,r7[0x4]
8000a1ca:	58 f9       	cp.w	r9,15
8000a1cc:	e0 88 00 16 	brls	8000a1f8 <_realloc_r+0x29c>
8000a1d0:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a1d4:	ed e8 10 08 	or	r8,r6,r8
8000a1d8:	8f 18       	st.w	r7[0x4],r8
8000a1da:	12 98       	mov	r8,r9
8000a1dc:	a1 a8       	sbr	r8,0x0
8000a1de:	ee 06 00 0b 	add	r11,r7,r6
8000a1e2:	f6 09 00 09 	add	r9,r11,r9
8000a1e6:	97 18       	st.w	r11[0x4],r8
8000a1e8:	72 18       	ld.w	r8,r9[0x4]
8000a1ea:	a1 a8       	sbr	r8,0x0
8000a1ec:	2f 8b       	sub	r11,-8
8000a1ee:	93 18       	st.w	r9[0x4],r8
8000a1f0:	04 9c       	mov	r12,r2
8000a1f2:	fe b0 f6 dd 	rcall	80008fac <_free_r>
8000a1f6:	c0 b8       	rjmp	8000a20c <_realloc_r+0x2b0>
8000a1f8:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000a1fc:	e7 e8 10 08 	or	r8,r3,r8
8000a200:	8f 18       	st.w	r7[0x4],r8
8000a202:	ee 03 00 03 	add	r3,r7,r3
8000a206:	66 18       	ld.w	r8,r3[0x4]
8000a208:	a1 a8       	sbr	r8,0x0
8000a20a:	87 18       	st.w	r3[0x4],r8
8000a20c:	04 9c       	mov	r12,r2
8000a20e:	ee c5 ff f8 	sub	r5,r7,-8
8000a212:	fe b0 fb ae 	rcall	8000996e <__malloc_unlock>
8000a216:	0a 9c       	mov	r12,r5
8000a218:	2f fd       	sub	sp,-4
8000a21a:	d8 32       	popm	r0-r7,pc

8000a21c <__isinfd>:
8000a21c:	14 98       	mov	r8,r10
8000a21e:	30 09       	mov	r9,0
8000a220:	ea 19 7f f0 	orh	r9,0x7ff0
8000a224:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000a228:	f0 0b 11 00 	rsub	r11,r8,0
8000a22c:	f7 e8 10 08 	or	r8,r11,r8
8000a230:	f5 e8 13 f8 	or	r8,r10,r8>>0x1f
8000a234:	f2 08 01 08 	sub	r8,r9,r8
8000a238:	f0 0c 11 00 	rsub	r12,r8,0
8000a23c:	f9 e8 10 08 	or	r8,r12,r8
8000a240:	f0 0c 14 1f 	asr	r12,r8,0x1f
8000a244:	2f fc       	sub	r12,-1
8000a246:	5e fc       	retal	r12

8000a248 <__isnand>:
8000a248:	14 98       	mov	r8,r10
8000a24a:	f5 db c0 1f 	bfextu	r10,r11,0x0,0x1f
8000a24e:	f0 0c 11 00 	rsub	r12,r8,0
8000a252:	10 4c       	or	r12,r8
8000a254:	30 08       	mov	r8,0
8000a256:	ea 18 7f f0 	orh	r8,0x7ff0
8000a25a:	f5 ec 13 fc 	or	r12,r10,r12>>0x1f
8000a25e:	f0 0c 01 0c 	sub	r12,r8,r12
8000a262:	bf 9c       	lsr	r12,0x1f
8000a264:	5e fc       	retal	r12
8000a266:	d7 03       	nop

8000a268 <_sbrk_r>:
8000a268:	d4 21       	pushm	r4-r7,lr
8000a26a:	30 08       	mov	r8,0
8000a26c:	18 97       	mov	r7,r12
8000a26e:	e0 66 0f 98 	mov	r6,3992
8000a272:	16 9c       	mov	r12,r11
8000a274:	8d 08       	st.w	r6[0x0],r8
8000a276:	ca fc       	rcall	8000a3d4 <_sbrk>
8000a278:	5b fc       	cp.w	r12,-1
8000a27a:	c0 51       	brne	8000a284 <_sbrk_r+0x1c>
8000a27c:	6c 08       	ld.w	r8,r6[0x0]
8000a27e:	58 08       	cp.w	r8,0
8000a280:	c0 20       	breq	8000a284 <_sbrk_r+0x1c>
8000a282:	8f 38       	st.w	r7[0xc],r8
8000a284:	d8 22       	popm	r4-r7,pc
8000a286:	d7 03       	nop

8000a288 <__sclose>:
8000a288:	d4 01       	pushm	lr
8000a28a:	96 7b       	ld.sh	r11,r11[0xe]
8000a28c:	cf ec       	rcall	8000a488 <_close_r>
8000a28e:	d8 02       	popm	pc

8000a290 <__sseek>:
8000a290:	d4 21       	pushm	r4-r7,lr
8000a292:	16 97       	mov	r7,r11
8000a294:	96 7b       	ld.sh	r11,r11[0xe]
8000a296:	c8 5d       	rcall	8000a5a0 <_lseek_r>
8000a298:	8e 68       	ld.sh	r8,r7[0xc]
8000a29a:	5b fc       	cp.w	r12,-1
8000a29c:	c0 41       	brne	8000a2a4 <__sseek+0x14>
8000a29e:	ad c8       	cbr	r8,0xc
8000a2a0:	ae 68       	st.h	r7[0xc],r8
8000a2a2:	d8 22       	popm	r4-r7,pc
8000a2a4:	ad a8       	sbr	r8,0xc
8000a2a6:	ef 4c 00 54 	st.w	r7[84],r12
8000a2aa:	ae 68       	st.h	r7[0xc],r8
8000a2ac:	d8 22       	popm	r4-r7,pc
8000a2ae:	d7 03       	nop

8000a2b0 <__swrite>:
8000a2b0:	d4 21       	pushm	r4-r7,lr
8000a2b2:	96 68       	ld.sh	r8,r11[0xc]
8000a2b4:	16 97       	mov	r7,r11
8000a2b6:	14 95       	mov	r5,r10
8000a2b8:	12 94       	mov	r4,r9
8000a2ba:	e2 18 01 00 	andl	r8,0x100,COH
8000a2be:	18 96       	mov	r6,r12
8000a2c0:	c0 50       	breq	8000a2ca <__swrite+0x1a>
8000a2c2:	30 29       	mov	r9,2
8000a2c4:	30 0a       	mov	r10,0
8000a2c6:	96 7b       	ld.sh	r11,r11[0xe]
8000a2c8:	c6 cd       	rcall	8000a5a0 <_lseek_r>
8000a2ca:	8e 68       	ld.sh	r8,r7[0xc]
8000a2cc:	ad c8       	cbr	r8,0xc
8000a2ce:	08 99       	mov	r9,r4
8000a2d0:	0a 9a       	mov	r10,r5
8000a2d2:	8e 7b       	ld.sh	r11,r7[0xe]
8000a2d4:	0c 9c       	mov	r12,r6
8000a2d6:	ae 68       	st.h	r7[0xc],r8
8000a2d8:	c9 ac       	rcall	8000a40c <_write_r>
8000a2da:	d8 22       	popm	r4-r7,pc

8000a2dc <__sread>:
8000a2dc:	d4 21       	pushm	r4-r7,lr
8000a2de:	16 97       	mov	r7,r11
8000a2e0:	96 7b       	ld.sh	r11,r11[0xe]
8000a2e2:	c7 1d       	rcall	8000a5c4 <_read_r>
8000a2e4:	c0 65       	brlt	8000a2f0 <__sread+0x14>
8000a2e6:	6f 58       	ld.w	r8,r7[0x54]
8000a2e8:	18 08       	add	r8,r12
8000a2ea:	ef 48 00 54 	st.w	r7[84],r8
8000a2ee:	d8 22       	popm	r4-r7,pc
8000a2f0:	8e 68       	ld.sh	r8,r7[0xc]
8000a2f2:	ad c8       	cbr	r8,0xc
8000a2f4:	ae 68       	st.h	r7[0xc],r8
8000a2f6:	d8 22       	popm	r4-r7,pc

8000a2f8 <strlen>:
8000a2f8:	30 09       	mov	r9,0
8000a2fa:	18 98       	mov	r8,r12
8000a2fc:	c0 28       	rjmp	8000a300 <strlen+0x8>
8000a2fe:	2f f8       	sub	r8,-1
8000a300:	11 8a       	ld.ub	r10,r8[0x0]
8000a302:	f2 0a 18 00 	cp.b	r10,r9
8000a306:	cf c1       	brne	8000a2fe <strlen+0x6>
8000a308:	f0 0c 01 0c 	sub	r12,r8,r12
8000a30c:	5e fc       	retal	r12
8000a30e:	d7 03       	nop

8000a310 <_close>:
8000a310:	30 28       	mov	r8,2
8000a312:	d6 73       	breakpoint
8000a314:	3f fc       	mov	r12,-1
8000a316:	35 8b       	mov	r11,88
8000a318:	58 0c       	cp.w	r12,0
8000a31a:	5e 4c       	retge	r12
8000a31c:	e0 6a 0f 98 	mov	r10,3992
8000a320:	95 0b       	st.w	r10[0x0],r11
8000a322:	5e fc       	retal	r12

8000a324 <_lseek>:
8000a324:	30 58       	mov	r8,5
8000a326:	d6 73       	breakpoint
8000a328:	3f fc       	mov	r12,-1
8000a32a:	35 8b       	mov	r11,88
8000a32c:	58 0c       	cp.w	r12,0
8000a32e:	5e 4c       	retge	r12
8000a330:	e0 6a 0f 98 	mov	r10,3992
8000a334:	95 0b       	st.w	r10[0x0],r11
8000a336:	5e fc       	retal	r12

8000a338 <_read>:
8000a338:	30 38       	mov	r8,3
8000a33a:	d6 73       	breakpoint
8000a33c:	3f fc       	mov	r12,-1
8000a33e:	35 8b       	mov	r11,88
8000a340:	58 0c       	cp.w	r12,0
8000a342:	5e 4c       	retge	r12
8000a344:	e0 6a 0f 98 	mov	r10,3992
8000a348:	95 0b       	st.w	r10[0x0],r11
8000a34a:	5e fc       	retal	r12

8000a34c <_write>:
8000a34c:	30 48       	mov	r8,4
8000a34e:	d6 73       	breakpoint
8000a350:	3f fc       	mov	r12,-1
8000a352:	35 8b       	mov	r11,88
8000a354:	58 0c       	cp.w	r12,0
8000a356:	5e 4c       	retge	r12
8000a358:	e0 6a 0f 98 	mov	r10,3992
8000a35c:	95 0b       	st.w	r10[0x0],r11
8000a35e:	5e fc       	retal	r12

8000a360 <isatty>:
8000a360:	30 b8       	mov	r8,11
8000a362:	d6 73       	breakpoint
8000a364:	3f fc       	mov	r12,-1
8000a366:	35 8b       	mov	r11,88
8000a368:	58 0c       	cp.w	r12,0
8000a36a:	5e 4c       	retge	r12
8000a36c:	e0 6a 0f 98 	mov	r10,3992
8000a370:	95 0b       	st.w	r10[0x0],r11
8000a372:	5e fc       	retal	r12

8000a374 <_fstat_host>:
8000a374:	30 98       	mov	r8,9
8000a376:	d6 73       	breakpoint
8000a378:	3f fc       	mov	r12,-1
8000a37a:	35 8b       	mov	r11,88
8000a37c:	58 0c       	cp.w	r12,0
8000a37e:	5e 4c       	retge	r12
8000a380:	e0 6a 0f 98 	mov	r10,3992
8000a384:	95 0b       	st.w	r10[0x0],r11
8000a386:	5e fc       	retal	r12

8000a388 <_fstat>:
8000a388:	d4 21       	pushm	r4-r7,lr
8000a38a:	21 0d       	sub	sp,64
8000a38c:	16 97       	mov	r7,r11
8000a38e:	1a 9b       	mov	r11,sp
8000a390:	cf 2f       	rcall	8000a374 <_fstat_host>
8000a392:	c0 34       	brge	8000a398 <_fstat+0x10>
8000a394:	3f fc       	mov	r12,-1
8000a396:	c1 c8       	rjmp	8000a3ce <_fstat+0x46>
8000a398:	40 08       	lddsp	r8,sp[0x0]
8000a39a:	ae 08       	st.h	r7[0x0],r8
8000a39c:	40 18       	lddsp	r8,sp[0x4]
8000a39e:	ae 18       	st.h	r7[0x2],r8
8000a3a0:	40 28       	lddsp	r8,sp[0x8]
8000a3a2:	8f 18       	st.w	r7[0x4],r8
8000a3a4:	40 38       	lddsp	r8,sp[0xc]
8000a3a6:	ae 48       	st.h	r7[0x8],r8
8000a3a8:	40 48       	lddsp	r8,sp[0x10]
8000a3aa:	ae 58       	st.h	r7[0xa],r8
8000a3ac:	40 58       	lddsp	r8,sp[0x14]
8000a3ae:	ae 68       	st.h	r7[0xc],r8
8000a3b0:	40 68       	lddsp	r8,sp[0x18]
8000a3b2:	ae 78       	st.h	r7[0xe],r8
8000a3b4:	40 88       	lddsp	r8,sp[0x20]
8000a3b6:	8f 48       	st.w	r7[0x10],r8
8000a3b8:	40 a8       	lddsp	r8,sp[0x28]
8000a3ba:	8f b8       	st.w	r7[0x2c],r8
8000a3bc:	40 c8       	lddsp	r8,sp[0x30]
8000a3be:	8f c8       	st.w	r7[0x30],r8
8000a3c0:	40 d8       	lddsp	r8,sp[0x34]
8000a3c2:	8f 58       	st.w	r7[0x14],r8
8000a3c4:	40 e8       	lddsp	r8,sp[0x38]
8000a3c6:	30 0c       	mov	r12,0
8000a3c8:	8f 78       	st.w	r7[0x1c],r8
8000a3ca:	40 f8       	lddsp	r8,sp[0x3c]
8000a3cc:	8f 98       	st.w	r7[0x24],r8
8000a3ce:	2f 0d       	sub	sp,-64
8000a3d0:	d8 22       	popm	r4-r7,pc
8000a3d2:	d7 03       	nop

8000a3d4 <_sbrk>:
8000a3d4:	d4 01       	pushm	lr
8000a3d6:	e0 68 0f 5c 	mov	r8,3932
8000a3da:	70 09       	ld.w	r9,r8[0x0]
8000a3dc:	58 09       	cp.w	r9,0
8000a3de:	c0 41       	brne	8000a3e6 <_sbrk+0x12>
8000a3e0:	e0 69 0f a0 	mov	r9,4000
8000a3e4:	91 09       	st.w	r8[0x0],r9
8000a3e6:	e0 69 0f 5c 	mov	r9,3932
8000a3ea:	e0 6a 70 00 	mov	r10,28672
8000a3ee:	72 08       	ld.w	r8,r9[0x0]
8000a3f0:	f0 0c 00 0c 	add	r12,r8,r12
8000a3f4:	14 3c       	cp.w	r12,r10
8000a3f6:	e0 8b 00 04 	brhi	8000a3fe <_sbrk+0x2a>
8000a3fa:	93 0c       	st.w	r9[0x0],r12
8000a3fc:	c0 58       	rjmp	8000a406 <_sbrk+0x32>
8000a3fe:	c5 5c       	rcall	8000a4a8 <__errno>
8000a400:	30 c8       	mov	r8,12
8000a402:	99 08       	st.w	r12[0x0],r8
8000a404:	3f f8       	mov	r8,-1
8000a406:	10 9c       	mov	r12,r8
8000a408:	d8 02       	popm	pc
8000a40a:	d7 03       	nop

8000a40c <_write_r>:
8000a40c:	d4 21       	pushm	r4-r7,lr
8000a40e:	16 98       	mov	r8,r11
8000a410:	18 97       	mov	r7,r12
8000a412:	10 9c       	mov	r12,r8
8000a414:	30 08       	mov	r8,0
8000a416:	14 9b       	mov	r11,r10
8000a418:	e0 66 0f 98 	mov	r6,3992
8000a41c:	12 9a       	mov	r10,r9
8000a41e:	8d 08       	st.w	r6[0x0],r8
8000a420:	c9 6f       	rcall	8000a34c <_write>
8000a422:	5b fc       	cp.w	r12,-1
8000a424:	c0 51       	brne	8000a42e <_write_r+0x22>
8000a426:	6c 08       	ld.w	r8,r6[0x0]
8000a428:	58 08       	cp.w	r8,0
8000a42a:	c0 20       	breq	8000a42e <_write_r+0x22>
8000a42c:	8f 38       	st.w	r7[0xc],r8
8000a42e:	d8 22       	popm	r4-r7,pc

8000a430 <_calloc_r>:
8000a430:	d4 21       	pushm	r4-r7,lr
8000a432:	f4 0b 02 4b 	mul	r11,r10,r11
8000a436:	fe b0 f8 5b 	rcall	800094ec <_malloc_r>
8000a43a:	18 97       	mov	r7,r12
8000a43c:	c2 30       	breq	8000a482 <_calloc_r+0x52>
8000a43e:	f8 fa ff fc 	ld.w	r10,r12[-4]
8000a442:	e0 1a ff fc 	andl	r10,0xfffc
8000a446:	20 4a       	sub	r10,4
8000a448:	e0 4a 00 24 	cp.w	r10,36
8000a44c:	e0 8b 00 18 	brhi	8000a47c <_calloc_r+0x4c>
8000a450:	18 98       	mov	r8,r12
8000a452:	59 3a       	cp.w	r10,19
8000a454:	e0 88 00 0f 	brls	8000a472 <_calloc_r+0x42>
8000a458:	30 09       	mov	r9,0
8000a45a:	10 a9       	st.w	r8++,r9
8000a45c:	10 a9       	st.w	r8++,r9
8000a45e:	59 ba       	cp.w	r10,27
8000a460:	e0 88 00 09 	brls	8000a472 <_calloc_r+0x42>
8000a464:	10 a9       	st.w	r8++,r9
8000a466:	10 a9       	st.w	r8++,r9
8000a468:	e0 4a 00 24 	cp.w	r10,36
8000a46c:	c0 31       	brne	8000a472 <_calloc_r+0x42>
8000a46e:	10 a9       	st.w	r8++,r9
8000a470:	10 a9       	st.w	r8++,r9
8000a472:	30 09       	mov	r9,0
8000a474:	10 a9       	st.w	r8++,r9
8000a476:	91 19       	st.w	r8[0x4],r9
8000a478:	91 09       	st.w	r8[0x0],r9
8000a47a:	c0 48       	rjmp	8000a482 <_calloc_r+0x52>
8000a47c:	30 0b       	mov	r11,0
8000a47e:	fe b0 db 39 	rcall	80005af0 <memset>
8000a482:	0e 9c       	mov	r12,r7
8000a484:	d8 22       	popm	r4-r7,pc
8000a486:	d7 03       	nop

8000a488 <_close_r>:
8000a488:	d4 21       	pushm	r4-r7,lr
8000a48a:	30 08       	mov	r8,0
8000a48c:	18 97       	mov	r7,r12
8000a48e:	e0 66 0f 98 	mov	r6,3992
8000a492:	16 9c       	mov	r12,r11
8000a494:	8d 08       	st.w	r6[0x0],r8
8000a496:	c3 df       	rcall	8000a310 <_close>
8000a498:	5b fc       	cp.w	r12,-1
8000a49a:	c0 51       	brne	8000a4a4 <_close_r+0x1c>
8000a49c:	6c 08       	ld.w	r8,r6[0x0]
8000a49e:	58 08       	cp.w	r8,0
8000a4a0:	c0 20       	breq	8000a4a4 <_close_r+0x1c>
8000a4a2:	8f 38       	st.w	r7[0xc],r8
8000a4a4:	d8 22       	popm	r4-r7,pc
8000a4a6:	d7 03       	nop

8000a4a8 <__errno>:
8000a4a8:	e0 68 01 e4 	mov	r8,484
8000a4ac:	70 0c       	ld.w	r12,r8[0x0]
8000a4ae:	2f 4c       	sub	r12,-12
8000a4b0:	5e fc       	retal	r12
8000a4b2:	d7 03       	nop

8000a4b4 <_fclose_r>:
8000a4b4:	d4 21       	pushm	r4-r7,lr
8000a4b6:	18 96       	mov	r6,r12
8000a4b8:	16 97       	mov	r7,r11
8000a4ba:	58 0b       	cp.w	r11,0
8000a4bc:	c0 31       	brne	8000a4c2 <_fclose_r+0xe>
8000a4be:	16 95       	mov	r5,r11
8000a4c0:	c5 38       	rjmp	8000a566 <_fclose_r+0xb2>
8000a4c2:	fe b0 f4 89 	rcall	80008dd4 <__sfp_lock_acquire>
8000a4c6:	58 06       	cp.w	r6,0
8000a4c8:	c0 70       	breq	8000a4d6 <_fclose_r+0x22>
8000a4ca:	6c 68       	ld.w	r8,r6[0x18]
8000a4cc:	58 08       	cp.w	r8,0
8000a4ce:	c0 41       	brne	8000a4d6 <_fclose_r+0x22>
8000a4d0:	0c 9c       	mov	r12,r6
8000a4d2:	fe b0 f4 d3 	rcall	80008e78 <__sinit>
8000a4d6:	fe c8 e9 82 	sub	r8,pc,-5758
8000a4da:	10 37       	cp.w	r7,r8
8000a4dc:	c0 31       	brne	8000a4e2 <_fclose_r+0x2e>
8000a4de:	6c 07       	ld.w	r7,r6[0x0]
8000a4e0:	c0 c8       	rjmp	8000a4f8 <_fclose_r+0x44>
8000a4e2:	fe c8 e9 6e 	sub	r8,pc,-5778
8000a4e6:	10 37       	cp.w	r7,r8
8000a4e8:	c0 31       	brne	8000a4ee <_fclose_r+0x3a>
8000a4ea:	6c 17       	ld.w	r7,r6[0x4]
8000a4ec:	c0 68       	rjmp	8000a4f8 <_fclose_r+0x44>
8000a4ee:	fe c8 e9 5a 	sub	r8,pc,-5798
8000a4f2:	10 37       	cp.w	r7,r8
8000a4f4:	c0 21       	brne	8000a4f8 <_fclose_r+0x44>
8000a4f6:	6c 27       	ld.w	r7,r6[0x8]
8000a4f8:	8e 69       	ld.sh	r9,r7[0xc]
8000a4fa:	30 08       	mov	r8,0
8000a4fc:	f0 09 19 00 	cp.h	r9,r8
8000a500:	c0 51       	brne	8000a50a <_fclose_r+0x56>
8000a502:	fe b0 f4 6a 	rcall	80008dd6 <__sfp_lock_release>
8000a506:	30 05       	mov	r5,0
8000a508:	c2 f8       	rjmp	8000a566 <_fclose_r+0xb2>
8000a50a:	0e 9b       	mov	r11,r7
8000a50c:	0c 9c       	mov	r12,r6
8000a50e:	fe b0 f3 df 	rcall	80008ccc <_fflush_r>
8000a512:	6e c8       	ld.w	r8,r7[0x30]
8000a514:	18 95       	mov	r5,r12
8000a516:	58 08       	cp.w	r8,0
8000a518:	c0 60       	breq	8000a524 <_fclose_r+0x70>
8000a51a:	6e 8b       	ld.w	r11,r7[0x20]
8000a51c:	0c 9c       	mov	r12,r6
8000a51e:	5d 18       	icall	r8
8000a520:	f9 b5 05 ff 	movlt	r5,-1
8000a524:	8e 68       	ld.sh	r8,r7[0xc]
8000a526:	ed b8 00 07 	bld	r8,0x7
8000a52a:	c0 51       	brne	8000a534 <_fclose_r+0x80>
8000a52c:	6e 4b       	ld.w	r11,r7[0x10]
8000a52e:	0c 9c       	mov	r12,r6
8000a530:	fe b0 f5 3e 	rcall	80008fac <_free_r>
8000a534:	6e db       	ld.w	r11,r7[0x34]
8000a536:	58 0b       	cp.w	r11,0
8000a538:	c0 a0       	breq	8000a54c <_fclose_r+0x98>
8000a53a:	ee c8 ff bc 	sub	r8,r7,-68
8000a53e:	10 3b       	cp.w	r11,r8
8000a540:	c0 40       	breq	8000a548 <_fclose_r+0x94>
8000a542:	0c 9c       	mov	r12,r6
8000a544:	fe b0 f5 34 	rcall	80008fac <_free_r>
8000a548:	30 08       	mov	r8,0
8000a54a:	8f d8       	st.w	r7[0x34],r8
8000a54c:	6f 2b       	ld.w	r11,r7[0x48]
8000a54e:	58 0b       	cp.w	r11,0
8000a550:	c0 70       	breq	8000a55e <_fclose_r+0xaa>
8000a552:	0c 9c       	mov	r12,r6
8000a554:	fe b0 f5 2c 	rcall	80008fac <_free_r>
8000a558:	30 08       	mov	r8,0
8000a55a:	ef 48 00 48 	st.w	r7[72],r8
8000a55e:	30 08       	mov	r8,0
8000a560:	ae 68       	st.h	r7[0xc],r8
8000a562:	fe b0 f4 3a 	rcall	80008dd6 <__sfp_lock_release>
8000a566:	0a 9c       	mov	r12,r5
8000a568:	d8 22       	popm	r4-r7,pc
8000a56a:	d7 03       	nop

8000a56c <fclose>:
8000a56c:	d4 01       	pushm	lr
8000a56e:	e0 68 01 e4 	mov	r8,484
8000a572:	18 9b       	mov	r11,r12
8000a574:	70 0c       	ld.w	r12,r8[0x0]
8000a576:	c9 ff       	rcall	8000a4b4 <_fclose_r>
8000a578:	d8 02       	popm	pc
8000a57a:	d7 03       	nop

8000a57c <_fstat_r>:
8000a57c:	d4 21       	pushm	r4-r7,lr
8000a57e:	16 98       	mov	r8,r11
8000a580:	18 97       	mov	r7,r12
8000a582:	10 9c       	mov	r12,r8
8000a584:	30 08       	mov	r8,0
8000a586:	e0 66 0f 98 	mov	r6,3992
8000a58a:	14 9b       	mov	r11,r10
8000a58c:	8d 08       	st.w	r6[0x0],r8
8000a58e:	cf de       	rcall	8000a388 <_fstat>
8000a590:	5b fc       	cp.w	r12,-1
8000a592:	c0 51       	brne	8000a59c <_fstat_r+0x20>
8000a594:	6c 08       	ld.w	r8,r6[0x0]
8000a596:	58 08       	cp.w	r8,0
8000a598:	c0 20       	breq	8000a59c <_fstat_r+0x20>
8000a59a:	8f 38       	st.w	r7[0xc],r8
8000a59c:	d8 22       	popm	r4-r7,pc
8000a59e:	d7 03       	nop

8000a5a0 <_lseek_r>:
8000a5a0:	d4 21       	pushm	r4-r7,lr
8000a5a2:	16 98       	mov	r8,r11
8000a5a4:	18 97       	mov	r7,r12
8000a5a6:	10 9c       	mov	r12,r8
8000a5a8:	30 08       	mov	r8,0
8000a5aa:	14 9b       	mov	r11,r10
8000a5ac:	e0 66 0f 98 	mov	r6,3992
8000a5b0:	12 9a       	mov	r10,r9
8000a5b2:	8d 08       	st.w	r6[0x0],r8
8000a5b4:	cb 8e       	rcall	8000a324 <_lseek>
8000a5b6:	5b fc       	cp.w	r12,-1
8000a5b8:	c0 51       	brne	8000a5c2 <_lseek_r+0x22>
8000a5ba:	6c 08       	ld.w	r8,r6[0x0]
8000a5bc:	58 08       	cp.w	r8,0
8000a5be:	c0 20       	breq	8000a5c2 <_lseek_r+0x22>
8000a5c0:	8f 38       	st.w	r7[0xc],r8
8000a5c2:	d8 22       	popm	r4-r7,pc

8000a5c4 <_read_r>:
8000a5c4:	d4 21       	pushm	r4-r7,lr
8000a5c6:	16 98       	mov	r8,r11
8000a5c8:	18 97       	mov	r7,r12
8000a5ca:	10 9c       	mov	r12,r8
8000a5cc:	30 08       	mov	r8,0
8000a5ce:	14 9b       	mov	r11,r10
8000a5d0:	e0 66 0f 98 	mov	r6,3992
8000a5d4:	12 9a       	mov	r10,r9
8000a5d6:	8d 08       	st.w	r6[0x0],r8
8000a5d8:	cb 0e       	rcall	8000a338 <_read>
8000a5da:	5b fc       	cp.w	r12,-1
8000a5dc:	c0 51       	brne	8000a5e6 <_read_r+0x22>
8000a5de:	6c 08       	ld.w	r8,r6[0x0]
8000a5e0:	58 08       	cp.w	r8,0
8000a5e2:	c0 20       	breq	8000a5e6 <_read_r+0x22>
8000a5e4:	8f 38       	st.w	r7[0xc],r8
8000a5e6:	d8 22       	popm	r4-r7,pc

8000a5e8 <__avr32_f64_mul>:
8000a5e8:	f5 eb 10 1c 	or	r12,r10,r11<<0x1
8000a5ec:	e0 80 00 dc 	breq	8000a7a4 <__avr32_f64_mul_op1_zero>
8000a5f0:	d4 21       	pushm	r4-r7,lr
8000a5f2:	f7 e9 20 0e 	eor	lr,r11,r9
8000a5f6:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000a5fa:	30 15       	mov	r5,1
8000a5fc:	c4 30       	breq	8000a682 <__avr32_f64_mul_op1_subnormal>
8000a5fe:	ab 6b       	lsl	r11,0xa
8000a600:	f7 ea 13 6b 	or	r11,r11,r10>>0x16
8000a604:	ab 6a       	lsl	r10,0xa
8000a606:	f7 d5 d3 c2 	bfins	r11,r5,0x1e,0x2
8000a60a:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000a60e:	c5 c0       	breq	8000a6c6 <__avr32_f64_mul_op2_subnormal>
8000a610:	a1 78       	lsl	r8,0x1
8000a612:	5c f9       	rol	r9
8000a614:	f3 d5 d2 ab 	bfins	r9,r5,0x15,0xb
8000a618:	e0 47 07 ff 	cp.w	r7,2047
8000a61c:	c7 70       	breq	8000a70a <__avr32_f64_mul_op_nan_or_inf>
8000a61e:	e0 46 07 ff 	cp.w	r6,2047
8000a622:	c7 40       	breq	8000a70a <__avr32_f64_mul_op_nan_or_inf>
8000a624:	ee 06 00 0c 	add	r12,r7,r6
8000a628:	e0 2c 03 fe 	sub	r12,1022
8000a62c:	f6 08 06 44 	mulu.d	r4,r11,r8
8000a630:	f4 09 07 44 	macu.d	r4,r10,r9
8000a634:	f4 08 06 46 	mulu.d	r6,r10,r8
8000a638:	f6 09 06 4a 	mulu.d	r10,r11,r9
8000a63c:	08 07       	add	r7,r4
8000a63e:	f4 05 00 4a 	adc	r10,r10,r5
8000a642:	5c 0b       	acr	r11
8000a644:	ed bb 00 14 	bld	r11,0x14
8000a648:	c0 50       	breq	8000a652 <__avr32_f64_mul+0x6a>
8000a64a:	a1 77       	lsl	r7,0x1
8000a64c:	5c fa       	rol	r10
8000a64e:	5c fb       	rol	r11
8000a650:	20 1c       	sub	r12,1
8000a652:	58 0c       	cp.w	r12,0
8000a654:	e0 8a 00 6f 	brle	8000a732 <__avr32_f64_mul_res_subnormal>
8000a658:	e0 4c 07 ff 	cp.w	r12,2047
8000a65c:	e0 84 00 9c 	brge	8000a794 <__avr32_f64_mul_res_inf>
8000a660:	f7 dc d2 8b 	bfins	r11,r12,0x14,0xb
8000a664:	ed ea 11 f6 	or	r6,r6,r10<<0x1f
8000a668:	ef e6 12 17 	or	r7,r7,r6>>0x1
8000a66c:	ee 17 80 00 	eorh	r7,0x8000
8000a670:	f1 b7 04 20 	satu	r7,0x1
8000a674:	0e 0a       	add	r10,r7
8000a676:	5c 0b       	acr	r11
8000a678:	ed be 00 1f 	bld	lr,0x1f
8000a67c:	ef bb 00 1f 	bst	r11,0x1f
8000a680:	d8 22       	popm	r4-r7,pc

8000a682 <__avr32_f64_mul_op1_subnormal>:
8000a682:	e4 1b 00 0f 	andh	r11,0xf
8000a686:	f4 0c 12 00 	clz	r12,r10
8000a68a:	f6 06 12 00 	clz	r6,r11
8000a68e:	f7 bc 03 e1 	sublo	r12,-31
8000a692:	f8 06 17 30 	movlo	r6,r12
8000a696:	f7 b6 02 01 	subhs	r6,1
8000a69a:	e0 46 00 20 	cp.w	r6,32
8000a69e:	c0 d4       	brge	8000a6b8 <__avr32_f64_mul_op1_subnormal+0x36>
8000a6a0:	ec 0c 11 20 	rsub	r12,r6,32
8000a6a4:	f6 06 09 4b 	lsl	r11,r11,r6
8000a6a8:	f4 0c 0a 4c 	lsr	r12,r10,r12
8000a6ac:	18 4b       	or	r11,r12
8000a6ae:	f4 06 09 4a 	lsl	r10,r10,r6
8000a6b2:	20 b6       	sub	r6,11
8000a6b4:	0c 17       	sub	r7,r6
8000a6b6:	ca ab       	rjmp	8000a60a <__avr32_f64_mul+0x22>
8000a6b8:	f4 06 09 4b 	lsl	r11,r10,r6
8000a6bc:	c6 40       	breq	8000a784 <__avr32_f64_mul_res_zero>
8000a6be:	30 0a       	mov	r10,0
8000a6c0:	20 b6       	sub	r6,11
8000a6c2:	0c 17       	sub	r7,r6
8000a6c4:	ca 3b       	rjmp	8000a60a <__avr32_f64_mul+0x22>

8000a6c6 <__avr32_f64_mul_op2_subnormal>:
8000a6c6:	e4 19 00 0f 	andh	r9,0xf
8000a6ca:	f0 0c 12 00 	clz	r12,r8
8000a6ce:	f2 05 12 00 	clz	r5,r9
8000a6d2:	f7 bc 03 ea 	sublo	r12,-22
8000a6d6:	f8 05 17 30 	movlo	r5,r12
8000a6da:	f7 b5 02 0a 	subhs	r5,10
8000a6de:	e0 45 00 20 	cp.w	r5,32
8000a6e2:	c0 d4       	brge	8000a6fc <__avr32_f64_mul_op2_subnormal+0x36>
8000a6e4:	ea 0c 11 20 	rsub	r12,r5,32
8000a6e8:	f2 05 09 49 	lsl	r9,r9,r5
8000a6ec:	f0 0c 0a 4c 	lsr	r12,r8,r12
8000a6f0:	18 49       	or	r9,r12
8000a6f2:	f0 05 09 48 	lsl	r8,r8,r5
8000a6f6:	20 25       	sub	r5,2
8000a6f8:	0a 16       	sub	r6,r5
8000a6fa:	c8 fb       	rjmp	8000a618 <__avr32_f64_mul+0x30>
8000a6fc:	f0 05 09 49 	lsl	r9,r8,r5
8000a700:	c4 20       	breq	8000a784 <__avr32_f64_mul_res_zero>
8000a702:	30 08       	mov	r8,0
8000a704:	20 25       	sub	r5,2
8000a706:	0a 16       	sub	r6,r5
8000a708:	c8 8b       	rjmp	8000a618 <__avr32_f64_mul+0x30>

8000a70a <__avr32_f64_mul_op_nan_or_inf>:
8000a70a:	e4 19 00 0f 	andh	r9,0xf
8000a70e:	e4 1b 00 0f 	andh	r11,0xf
8000a712:	14 4b       	or	r11,r10
8000a714:	10 49       	or	r9,r8
8000a716:	e0 47 07 ff 	cp.w	r7,2047
8000a71a:	c0 91       	brne	8000a72c <__avr32_f64_mul_op1_not_naninf>
8000a71c:	58 0b       	cp.w	r11,0
8000a71e:	c3 81       	brne	8000a78e <__avr32_f64_mul_res_nan>
8000a720:	e0 46 07 ff 	cp.w	r6,2047
8000a724:	c3 81       	brne	8000a794 <__avr32_f64_mul_res_inf>
8000a726:	58 09       	cp.w	r9,0
8000a728:	c3 60       	breq	8000a794 <__avr32_f64_mul_res_inf>
8000a72a:	c3 28       	rjmp	8000a78e <__avr32_f64_mul_res_nan>

8000a72c <__avr32_f64_mul_op1_not_naninf>:
8000a72c:	58 09       	cp.w	r9,0
8000a72e:	c3 30       	breq	8000a794 <__avr32_f64_mul_res_inf>
8000a730:	c2 f8       	rjmp	8000a78e <__avr32_f64_mul_res_nan>

8000a732 <__avr32_f64_mul_res_subnormal>:
8000a732:	5c 3c       	neg	r12
8000a734:	2f fc       	sub	r12,-1
8000a736:	f1 bc 04 c0 	satu	r12,0x6
8000a73a:	e0 4c 00 20 	cp.w	r12,32
8000a73e:	c1 14       	brge	8000a760 <__avr32_f64_mul_res_subnormal+0x2e>
8000a740:	f8 08 11 20 	rsub	r8,r12,32
8000a744:	0e 46       	or	r6,r7
8000a746:	ee 0c 0a 47 	lsr	r7,r7,r12
8000a74a:	f4 08 09 49 	lsl	r9,r10,r8
8000a74e:	12 47       	or	r7,r9
8000a750:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000a754:	f6 08 09 49 	lsl	r9,r11,r8
8000a758:	12 4a       	or	r10,r9
8000a75a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000a75e:	c8 3b       	rjmp	8000a664 <__avr32_f64_mul+0x7c>
8000a760:	f8 08 11 20 	rsub	r8,r12,32
8000a764:	f9 b9 00 00 	moveq	r9,0
8000a768:	c0 30       	breq	8000a76e <__avr32_f64_mul_res_subnormal+0x3c>
8000a76a:	f6 08 09 49 	lsl	r9,r11,r8
8000a76e:	0e 46       	or	r6,r7
8000a770:	ed ea 10 16 	or	r6,r6,r10<<0x1
8000a774:	f4 0c 0a 4a 	lsr	r10,r10,r12
8000a778:	f3 ea 10 07 	or	r7,r9,r10
8000a77c:	f6 0c 0a 4a 	lsr	r10,r11,r12
8000a780:	30 0b       	mov	r11,0
8000a782:	c7 1b       	rjmp	8000a664 <__avr32_f64_mul+0x7c>

8000a784 <__avr32_f64_mul_res_zero>:
8000a784:	1c 9b       	mov	r11,lr
8000a786:	e6 1b 80 00 	andh	r11,0x8000,COH
8000a78a:	30 0a       	mov	r10,0
8000a78c:	d8 22       	popm	r4-r7,pc

8000a78e <__avr32_f64_mul_res_nan>:
8000a78e:	3f fb       	mov	r11,-1
8000a790:	3f fa       	mov	r10,-1
8000a792:	d8 22       	popm	r4-r7,pc

8000a794 <__avr32_f64_mul_res_inf>:
8000a794:	f0 6b 00 00 	mov	r11,-1048576
8000a798:	ed be 00 1f 	bld	lr,0x1f
8000a79c:	ef bb 00 1f 	bst	r11,0x1f
8000a7a0:	30 0a       	mov	r10,0
8000a7a2:	d8 22       	popm	r4-r7,pc

8000a7a4 <__avr32_f64_mul_op1_zero>:
8000a7a4:	f7 e9 20 0b 	eor	r11,r11,r9
8000a7a8:	e6 1b 80 00 	andh	r11,0x8000,COH
8000a7ac:	f9 d9 c2 8b 	bfextu	r12,r9,0x14,0xb
8000a7b0:	e0 4c 07 ff 	cp.w	r12,2047
8000a7b4:	5e 1c       	retne	r12
8000a7b6:	3f fa       	mov	r10,-1
8000a7b8:	3f fb       	mov	r11,-1
8000a7ba:	5e fc       	retal	r12

8000a7bc <__avr32_f64_sub_from_add>:
8000a7bc:	ee 19 80 00 	eorh	r9,0x8000

8000a7c0 <__avr32_f64_sub>:
8000a7c0:	f7 e9 20 0c 	eor	r12,r11,r9
8000a7c4:	e0 86 00 ca 	brmi	8000a958 <__avr32_f64_add_from_sub>
8000a7c8:	eb cd 40 e0 	pushm	r5-r7,lr
8000a7cc:	16 9c       	mov	r12,r11
8000a7ce:	e6 1c 80 00 	andh	r12,0x8000,COH
8000a7d2:	bf db       	cbr	r11,0x1f
8000a7d4:	bf d9       	cbr	r9,0x1f
8000a7d6:	10 3a       	cp.w	r10,r8
8000a7d8:	f2 0b 13 00 	cpc	r11,r9
8000a7dc:	c0 92       	brcc	8000a7ee <__avr32_f64_sub+0x2e>
8000a7de:	16 97       	mov	r7,r11
8000a7e0:	12 9b       	mov	r11,r9
8000a7e2:	0e 99       	mov	r9,r7
8000a7e4:	14 97       	mov	r7,r10
8000a7e6:	10 9a       	mov	r10,r8
8000a7e8:	0e 98       	mov	r8,r7
8000a7ea:	ee 1c 80 00 	eorh	r12,0x8000
8000a7ee:	f6 07 16 14 	lsr	r7,r11,0x14
8000a7f2:	ab 7b       	lsl	r11,0xb
8000a7f4:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000a7f8:	ab 7a       	lsl	r10,0xb
8000a7fa:	bf bb       	sbr	r11,0x1f
8000a7fc:	f2 06 16 14 	lsr	r6,r9,0x14
8000a800:	c4 50       	breq	8000a88a <__avr32_f64_sub_opL_subnormal>
8000a802:	ab 79       	lsl	r9,0xb
8000a804:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000a808:	ab 78       	lsl	r8,0xb
8000a80a:	bf b9       	sbr	r9,0x1f

8000a80c <__avr32_f64_sub_opL_subnormal_done>:
8000a80c:	e0 47 07 ff 	cp.w	r7,2047
8000a810:	c5 00       	breq	8000a8b0 <__avr32_f64_sub_opH_nan_or_inf>
8000a812:	0e 26       	rsub	r6,r7
8000a814:	c1 20       	breq	8000a838 <__avr32_f64_sub_shift_done>
8000a816:	ec 05 11 20 	rsub	r5,r6,32
8000a81a:	e0 46 00 20 	cp.w	r6,32
8000a81e:	c7 d2       	brcc	8000a918 <__avr32_f64_sub_longshift>
8000a820:	f0 05 09 4e 	lsl	lr,r8,r5
8000a824:	f2 05 09 45 	lsl	r5,r9,r5
8000a828:	f0 06 0a 48 	lsr	r8,r8,r6
8000a82c:	f2 06 0a 49 	lsr	r9,r9,r6
8000a830:	0a 48       	or	r8,r5
8000a832:	58 0e       	cp.w	lr,0
8000a834:	5f 1e       	srne	lr
8000a836:	1c 48       	or	r8,lr

8000a838 <__avr32_f64_sub_shift_done>:
8000a838:	10 1a       	sub	r10,r8
8000a83a:	f6 09 01 4b 	sbc	r11,r11,r9
8000a83e:	f6 06 12 00 	clz	r6,r11
8000a842:	c0 e0       	breq	8000a85e <__avr32_f64_sub_longnormalize_done>
8000a844:	c7 93       	brcs	8000a936 <__avr32_f64_sub_longnormalize>
8000a846:	ec 0e 11 20 	rsub	lr,r6,32
8000a84a:	f6 06 09 4b 	lsl	r11,r11,r6
8000a84e:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000a852:	1c 4b       	or	r11,lr
8000a854:	f4 06 09 4a 	lsl	r10,r10,r6
8000a858:	0c 17       	sub	r7,r6
8000a85a:	e0 8a 00 3a 	brle	8000a8ce <__avr32_f64_sub_subnormal_result>

8000a85e <__avr32_f64_sub_longnormalize_done>:
8000a85e:	f4 09 15 15 	lsl	r9,r10,0x15
8000a862:	ab 9a       	lsr	r10,0xb
8000a864:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000a868:	ab 9b       	lsr	r11,0xb
8000a86a:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000a86e:	18 4b       	or	r11,r12

8000a870 <__avr32_f64_sub_round>:
8000a870:	30 07       	mov	r7,0
8000a872:	ea 17 80 00 	orh	r7,0x8000
8000a876:	ed ba 00 00 	bld	r10,0x0
8000a87a:	f7 b7 01 ff 	subne	r7,-1
8000a87e:	0e 39       	cp.w	r9,r7
8000a880:	5f 29       	srhs	r9
8000a882:	12 0a       	add	r10,r9
8000a884:	5c 0b       	acr	r11
8000a886:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000a88a <__avr32_f64_sub_opL_subnormal>:
8000a88a:	ab 79       	lsl	r9,0xb
8000a88c:	f3 e8 13 59 	or	r9,r9,r8>>0x15
8000a890:	ab 78       	lsl	r8,0xb
8000a892:	f3 e8 10 0e 	or	lr,r9,r8
8000a896:	f9 b6 01 01 	movne	r6,1
8000a89a:	ee 0e 11 00 	rsub	lr,r7,0
8000a89e:	f9 b7 00 01 	moveq	r7,1
8000a8a2:	ef bb 00 1f 	bst	r11,0x1f
8000a8a6:	f7 ea 10 0e 	or	lr,r11,r10
8000a8aa:	f9 b7 00 00 	moveq	r7,0
8000a8ae:	ca fb       	rjmp	8000a80c <__avr32_f64_sub_opL_subnormal_done>

8000a8b0 <__avr32_f64_sub_opH_nan_or_inf>:
8000a8b0:	bf db       	cbr	r11,0x1f
8000a8b2:	f7 ea 10 0e 	or	lr,r11,r10
8000a8b6:	c0 81       	brne	8000a8c6 <__avr32_f64_sub_return_nan>
8000a8b8:	e0 46 07 ff 	cp.w	r6,2047
8000a8bc:	c0 50       	breq	8000a8c6 <__avr32_f64_sub_return_nan>
8000a8be:	f9 e7 11 4b 	or	r11,r12,r7<<0x14
8000a8c2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000a8c6 <__avr32_f64_sub_return_nan>:
8000a8c6:	3f fa       	mov	r10,-1
8000a8c8:	3f fb       	mov	r11,-1
8000a8ca:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000a8ce <__avr32_f64_sub_subnormal_result>:
8000a8ce:	5c 37       	neg	r7
8000a8d0:	2f f7       	sub	r7,-1
8000a8d2:	f1 b7 04 c0 	satu	r7,0x6
8000a8d6:	e0 47 00 20 	cp.w	r7,32
8000a8da:	c1 14       	brge	8000a8fc <__avr32_f64_sub_subnormal_result+0x2e>
8000a8dc:	ee 08 11 20 	rsub	r8,r7,32
8000a8e0:	f4 08 09 49 	lsl	r9,r10,r8
8000a8e4:	5f 16       	srne	r6
8000a8e6:	f4 07 0a 4a 	lsr	r10,r10,r7
8000a8ea:	0c 4a       	or	r10,r6
8000a8ec:	f6 08 09 49 	lsl	r9,r11,r8
8000a8f0:	f5 e9 10 0a 	or	r10,r10,r9
8000a8f4:	f4 07 0a 4b 	lsr	r11,r10,r7
8000a8f8:	30 07       	mov	r7,0
8000a8fa:	cb 2b       	rjmp	8000a85e <__avr32_f64_sub_longnormalize_done>
8000a8fc:	ee 08 11 40 	rsub	r8,r7,64
8000a900:	f6 08 09 49 	lsl	r9,r11,r8
8000a904:	14 49       	or	r9,r10
8000a906:	5f 16       	srne	r6
8000a908:	f6 07 0a 4a 	lsr	r10,r11,r7
8000a90c:	0c 4a       	or	r10,r6
8000a90e:	30 0b       	mov	r11,0
8000a910:	30 07       	mov	r7,0
8000a912:	ca 6b       	rjmp	8000a85e <__avr32_f64_sub_longnormalize_done>
8000a914:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000a918 <__avr32_f64_sub_longshift>:
8000a918:	f1 b6 04 c0 	satu	r6,0x6
8000a91c:	f0 0e 17 00 	moveq	lr,r8
8000a920:	c0 40       	breq	8000a928 <__avr32_f64_sub_longshift+0x10>
8000a922:	f2 05 09 4e 	lsl	lr,r9,r5
8000a926:	10 4e       	or	lr,r8
8000a928:	f2 06 0a 48 	lsr	r8,r9,r6
8000a92c:	30 09       	mov	r9,0
8000a92e:	58 0e       	cp.w	lr,0
8000a930:	5f 1e       	srne	lr
8000a932:	1c 48       	or	r8,lr
8000a934:	c8 2b       	rjmp	8000a838 <__avr32_f64_sub_shift_done>

8000a936 <__avr32_f64_sub_longnormalize>:
8000a936:	f4 06 12 00 	clz	r6,r10
8000a93a:	f9 b7 03 00 	movlo	r7,0
8000a93e:	f9 b6 03 00 	movlo	r6,0
8000a942:	f9 bc 03 00 	movlo	r12,0
8000a946:	f7 b6 02 e0 	subhs	r6,-32
8000a94a:	f4 06 09 4b 	lsl	r11,r10,r6
8000a94e:	30 0a       	mov	r10,0
8000a950:	0c 17       	sub	r7,r6
8000a952:	fe 9a ff be 	brle	8000a8ce <__avr32_f64_sub_subnormal_result>
8000a956:	c8 4b       	rjmp	8000a85e <__avr32_f64_sub_longnormalize_done>

8000a958 <__avr32_f64_add_from_sub>:
8000a958:	ee 19 80 00 	eorh	r9,0x8000

8000a95c <__avr32_f64_add>:
8000a95c:	f7 e9 20 0c 	eor	r12,r11,r9
8000a960:	fe 96 ff 2e 	brmi	8000a7bc <__avr32_f64_sub_from_add>
8000a964:	eb cd 40 e0 	pushm	r5-r7,lr
8000a968:	16 9c       	mov	r12,r11
8000a96a:	e6 1c 80 00 	andh	r12,0x8000,COH
8000a96e:	bf db       	cbr	r11,0x1f
8000a970:	bf d9       	cbr	r9,0x1f
8000a972:	12 3b       	cp.w	r11,r9
8000a974:	c0 72       	brcc	8000a982 <__avr32_f64_add+0x26>
8000a976:	16 97       	mov	r7,r11
8000a978:	12 9b       	mov	r11,r9
8000a97a:	0e 99       	mov	r9,r7
8000a97c:	14 97       	mov	r7,r10
8000a97e:	10 9a       	mov	r10,r8
8000a980:	0e 98       	mov	r8,r7
8000a982:	30 0e       	mov	lr,0
8000a984:	ef db c2 8b 	bfextu	r7,r11,0x14,0xb
8000a988:	f7 db c0 14 	bfextu	r11,r11,0x0,0x14
8000a98c:	b5 ab       	sbr	r11,0x14
8000a98e:	ed d9 c2 8b 	bfextu	r6,r9,0x14,0xb
8000a992:	c6 30       	breq	8000aa58 <__avr32_f64_add_op2_subnormal>
8000a994:	f3 d9 c0 14 	bfextu	r9,r9,0x0,0x14
8000a998:	b5 a9       	sbr	r9,0x14
8000a99a:	e0 47 07 ff 	cp.w	r7,2047
8000a99e:	c2 80       	breq	8000a9ee <__avr32_f64_add_opH_nan_or_inf>
8000a9a0:	0e 26       	rsub	r6,r7
8000a9a2:	c1 20       	breq	8000a9c6 <__avr32_f64_add_shift_done>
8000a9a4:	e0 46 00 36 	cp.w	r6,54
8000a9a8:	c1 52       	brcc	8000a9d2 <__avr32_f64_add_res_of_done>
8000a9aa:	ec 05 11 20 	rsub	r5,r6,32
8000a9ae:	e0 46 00 20 	cp.w	r6,32
8000a9b2:	c3 62       	brcc	8000aa1e <__avr32_f64_add_longshift>
8000a9b4:	f0 05 09 4e 	lsl	lr,r8,r5
8000a9b8:	f2 05 09 45 	lsl	r5,r9,r5
8000a9bc:	f0 06 0a 48 	lsr	r8,r8,r6
8000a9c0:	f2 06 0a 49 	lsr	r9,r9,r6
8000a9c4:	0a 48       	or	r8,r5

8000a9c6 <__avr32_f64_add_shift_done>:
8000a9c6:	10 0a       	add	r10,r8
8000a9c8:	f6 09 00 4b 	adc	r11,r11,r9
8000a9cc:	ed bb 00 15 	bld	r11,0x15
8000a9d0:	c3 50       	breq	8000aa3a <__avr32_f64_add_res_of>

8000a9d2 <__avr32_f64_add_res_of_done>:
8000a9d2:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000a9d6:	18 4b       	or	r11,r12

8000a9d8 <__avr32_f64_add_round>:
8000a9d8:	f9 da c0 01 	bfextu	r12,r10,0x0,0x1
8000a9dc:	18 4e       	or	lr,r12
8000a9de:	ee 1e 80 00 	eorh	lr,0x8000
8000a9e2:	f1 be 04 20 	satu	lr,0x1
8000a9e6:	1c 0a       	add	r10,lr
8000a9e8:	5c 0b       	acr	r11
8000a9ea:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000a9ee <__avr32_f64_add_opH_nan_or_inf>:
8000a9ee:	b5 cb       	cbr	r11,0x14
8000a9f0:	f7 ea 10 0e 	or	lr,r11,r10
8000a9f4:	c1 11       	brne	8000aa16 <__avr32_f64_add_return_nan>
8000a9f6:	e0 46 07 ff 	cp.w	r6,2047
8000a9fa:	c0 30       	breq	8000aa00 <__avr32_f64_add_opL_nan_or_inf>
8000a9fc:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000aa00 <__avr32_f64_add_opL_nan_or_inf>:
8000aa00:	b5 c9       	cbr	r9,0x14
8000aa02:	f3 e8 10 0e 	or	lr,r9,r8
8000aa06:	c0 81       	brne	8000aa16 <__avr32_f64_add_return_nan>
8000aa08:	30 0a       	mov	r10,0
8000aa0a:	30 0b       	mov	r11,0
8000aa0c:	ea 1b 7f f0 	orh	r11,0x7ff0
8000aa10:	18 4b       	or	r11,r12
8000aa12:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000aa16 <__avr32_f64_add_return_nan>:
8000aa16:	3f fa       	mov	r10,-1
8000aa18:	3f fb       	mov	r11,-1
8000aa1a:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000aa1e <__avr32_f64_add_longshift>:
8000aa1e:	f1 b6 04 c0 	satu	r6,0x6
8000aa22:	f0 0e 17 00 	moveq	lr,r8
8000aa26:	c0 60       	breq	8000aa32 <__avr32_f64_add_longshift+0x14>
8000aa28:	f2 05 09 4e 	lsl	lr,r9,r5
8000aa2c:	58 08       	cp.w	r8,0
8000aa2e:	5f 18       	srne	r8
8000aa30:	10 4e       	or	lr,r8
8000aa32:	f2 06 0a 48 	lsr	r8,r9,r6
8000aa36:	30 09       	mov	r9,0
8000aa38:	cc 7b       	rjmp	8000a9c6 <__avr32_f64_add_shift_done>

8000aa3a <__avr32_f64_add_res_of>:
8000aa3a:	fd ee 10 1e 	or	lr,lr,lr<<0x1
8000aa3e:	a1 9b       	lsr	r11,0x1
8000aa40:	5d 0a       	ror	r10
8000aa42:	5d 0e       	ror	lr
8000aa44:	2f f7       	sub	r7,-1
8000aa46:	e0 47 07 ff 	cp.w	r7,2047
8000aa4a:	f9 ba 00 00 	moveq	r10,0
8000aa4e:	f9 bb 00 00 	moveq	r11,0
8000aa52:	f9 be 00 00 	moveq	lr,0
8000aa56:	cb eb       	rjmp	8000a9d2 <__avr32_f64_add_res_of_done>

8000aa58 <__avr32_f64_add_op2_subnormal>:
8000aa58:	30 16       	mov	r6,1
8000aa5a:	58 07       	cp.w	r7,0
8000aa5c:	c9 f1       	brne	8000a99a <__avr32_f64_add+0x3e>
8000aa5e:	b5 cb       	cbr	r11,0x14
8000aa60:	10 0a       	add	r10,r8
8000aa62:	f6 09 00 4b 	adc	r11,r11,r9
8000aa66:	18 4b       	or	r11,r12
8000aa68:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc

8000aa6c <__avr32_f64_to_u32>:
8000aa6c:	58 0b       	cp.w	r11,0
8000aa6e:	5e 6d       	retmi	0

8000aa70 <__avr32_f64_to_s32>:
8000aa70:	f6 0c 15 01 	lsl	r12,r11,0x1
8000aa74:	b5 9c       	lsr	r12,0x15
8000aa76:	e0 2c 03 ff 	sub	r12,1023
8000aa7a:	5e 3d       	retlo	0
8000aa7c:	f8 0c 11 1f 	rsub	r12,r12,31
8000aa80:	16 99       	mov	r9,r11
8000aa82:	ab 7b       	lsl	r11,0xb
8000aa84:	bf bb       	sbr	r11,0x1f
8000aa86:	f7 ea 13 5b 	or	r11,r11,r10>>0x15
8000aa8a:	f6 0c 0a 4b 	lsr	r11,r11,r12
8000aa8e:	a1 79       	lsl	r9,0x1
8000aa90:	5e 2b       	reths	r11
8000aa92:	5c 3b       	neg	r11
8000aa94:	5e fb       	retal	r11

8000aa96 <__avr32_u32_to_f64>:
8000aa96:	f8 cb 00 00 	sub	r11,r12,0
8000aa9a:	30 0c       	mov	r12,0
8000aa9c:	c0 38       	rjmp	8000aaa2 <__avr32_s32_to_f64+0x4>

8000aa9e <__avr32_s32_to_f64>:
8000aa9e:	18 9b       	mov	r11,r12
8000aaa0:	5c 4b       	abs	r11
8000aaa2:	30 0a       	mov	r10,0
8000aaa4:	5e 0b       	reteq	r11
8000aaa6:	d4 01       	pushm	lr
8000aaa8:	e0 69 04 1e 	mov	r9,1054
8000aaac:	f6 08 12 00 	clz	r8,r11
8000aab0:	c1 70       	breq	8000aade <__avr32_s32_to_f64+0x40>
8000aab2:	c0 c3       	brcs	8000aaca <__avr32_s32_to_f64+0x2c>
8000aab4:	f0 0e 11 20 	rsub	lr,r8,32
8000aab8:	f6 08 09 4b 	lsl	r11,r11,r8
8000aabc:	f4 0e 0a 4e 	lsr	lr,r10,lr
8000aac0:	1c 4b       	or	r11,lr
8000aac2:	f4 08 09 4a 	lsl	r10,r10,r8
8000aac6:	10 19       	sub	r9,r8
8000aac8:	c0 b8       	rjmp	8000aade <__avr32_s32_to_f64+0x40>
8000aaca:	f4 08 12 00 	clz	r8,r10
8000aace:	f9 b8 03 00 	movlo	r8,0
8000aad2:	f7 b8 02 e0 	subhs	r8,-32
8000aad6:	f4 08 09 4b 	lsl	r11,r10,r8
8000aada:	30 0a       	mov	r10,0
8000aadc:	10 19       	sub	r9,r8
8000aade:	58 09       	cp.w	r9,0
8000aae0:	e0 89 00 30 	brgt	8000ab40 <__avr32_s32_to_f64+0xa2>
8000aae4:	5c 39       	neg	r9
8000aae6:	2f f9       	sub	r9,-1
8000aae8:	e0 49 00 36 	cp.w	r9,54
8000aaec:	c0 43       	brcs	8000aaf4 <__avr32_s32_to_f64+0x56>
8000aaee:	30 0b       	mov	r11,0
8000aaf0:	30 0a       	mov	r10,0
8000aaf2:	c2 68       	rjmp	8000ab3e <__avr32_s32_to_f64+0xa0>
8000aaf4:	2f 69       	sub	r9,-10
8000aaf6:	f2 08 11 20 	rsub	r8,r9,32
8000aafa:	e0 49 00 20 	cp.w	r9,32
8000aafe:	c0 b2       	brcc	8000ab14 <__avr32_s32_to_f64+0x76>
8000ab00:	f4 08 09 4e 	lsl	lr,r10,r8
8000ab04:	f6 08 09 48 	lsl	r8,r11,r8
8000ab08:	f4 09 0a 4a 	lsr	r10,r10,r9
8000ab0c:	f6 09 0a 4b 	lsr	r11,r11,r9
8000ab10:	10 4b       	or	r11,r8
8000ab12:	c0 88       	rjmp	8000ab22 <__avr32_s32_to_f64+0x84>
8000ab14:	f6 08 09 4e 	lsl	lr,r11,r8
8000ab18:	14 4e       	or	lr,r10
8000ab1a:	16 9a       	mov	r10,r11
8000ab1c:	30 0b       	mov	r11,0
8000ab1e:	f4 09 0a 4a 	lsr	r10,r10,r9
8000ab22:	ed ba 00 00 	bld	r10,0x0
8000ab26:	c0 92       	brcc	8000ab38 <__avr32_s32_to_f64+0x9a>
8000ab28:	1c 7e       	tst	lr,lr
8000ab2a:	c0 41       	brne	8000ab32 <__avr32_s32_to_f64+0x94>
8000ab2c:	ed ba 00 01 	bld	r10,0x1
8000ab30:	c0 42       	brcc	8000ab38 <__avr32_s32_to_f64+0x9a>
8000ab32:	2f fa       	sub	r10,-1
8000ab34:	f7 bb 02 ff 	subhs	r11,-1
8000ab38:	5c fc       	rol	r12
8000ab3a:	5d 0b       	ror	r11
8000ab3c:	5d 0a       	ror	r10
8000ab3e:	d8 02       	popm	pc
8000ab40:	e0 68 03 ff 	mov	r8,1023
8000ab44:	ed ba 00 0b 	bld	r10,0xb
8000ab48:	f7 b8 00 ff 	subeq	r8,-1
8000ab4c:	10 0a       	add	r10,r8
8000ab4e:	5c 0b       	acr	r11
8000ab50:	f7 b9 03 fe 	sublo	r9,-2
8000ab54:	e0 49 07 ff 	cp.w	r9,2047
8000ab58:	c0 65       	brlt	8000ab64 <__avr32_s32_to_f64+0xc6>
8000ab5a:	30 0a       	mov	r10,0
8000ab5c:	30 0b       	mov	r11,0
8000ab5e:	ea 1b ff e0 	orh	r11,0xffe0
8000ab62:	c0 c8       	rjmp	8000ab7a <__floatsidf_return_op1>
8000ab64:	ed bb 00 1f 	bld	r11,0x1f
8000ab68:	f7 b9 01 01 	subne	r9,1
8000ab6c:	ab 9a       	lsr	r10,0xb
8000ab6e:	f5 eb 11 5a 	or	r10,r10,r11<<0x15
8000ab72:	a1 7b       	lsl	r11,0x1
8000ab74:	ab 9b       	lsr	r11,0xb
8000ab76:	f7 e9 11 5b 	or	r11,r11,r9<<0x15

8000ab7a <__floatsidf_return_op1>:
8000ab7a:	a1 7c       	lsl	r12,0x1
8000ab7c:	5d 0b       	ror	r11
8000ab7e:	d8 02       	popm	pc

8000ab80 <__avr32_f64_cmp_eq>:
8000ab80:	10 3a       	cp.w	r10,r8
8000ab82:	f2 0b 13 00 	cpc	r11,r9
8000ab86:	c0 80       	breq	8000ab96 <__avr32_f64_cmp_eq+0x16>
8000ab88:	a1 7b       	lsl	r11,0x1
8000ab8a:	a1 79       	lsl	r9,0x1
8000ab8c:	14 4b       	or	r11,r10
8000ab8e:	12 4b       	or	r11,r9
8000ab90:	10 4b       	or	r11,r8
8000ab92:	5e 0f       	reteq	1
8000ab94:	5e fd       	retal	0
8000ab96:	a1 7b       	lsl	r11,0x1
8000ab98:	30 0c       	mov	r12,0
8000ab9a:	ea 1c ff e0 	orh	r12,0xffe0
8000ab9e:	58 0a       	cp.w	r10,0
8000aba0:	f8 0b 13 00 	cpc	r11,r12
8000aba4:	5e 8f       	retls	1
8000aba6:	5e fd       	retal	0

8000aba8 <__avr32_f64_cmp_ge>:
8000aba8:	1a de       	st.w	--sp,lr
8000abaa:	1a d7       	st.w	--sp,r7
8000abac:	a1 7b       	lsl	r11,0x1
8000abae:	5f 3c       	srlo	r12
8000abb0:	a1 79       	lsl	r9,0x1
8000abb2:	5f 37       	srlo	r7
8000abb4:	5c fc       	rol	r12
8000abb6:	30 0e       	mov	lr,0
8000abb8:	ea 1e ff e0 	orh	lr,0xffe0
8000abbc:	58 0a       	cp.w	r10,0
8000abbe:	fc 0b 13 00 	cpc	r11,lr
8000abc2:	e0 8b 00 1d 	brhi	8000abfc <__avr32_f64_cmp_ge+0x54>
8000abc6:	58 08       	cp.w	r8,0
8000abc8:	fc 09 13 00 	cpc	r9,lr
8000abcc:	e0 8b 00 18 	brhi	8000abfc <__avr32_f64_cmp_ge+0x54>
8000abd0:	58 0b       	cp.w	r11,0
8000abd2:	f5 ba 00 00 	subfeq	r10,0
8000abd6:	c1 50       	breq	8000ac00 <__avr32_f64_cmp_ge+0x58>
8000abd8:	1b 07       	ld.w	r7,sp++
8000abda:	1b 0e       	ld.w	lr,sp++
8000abdc:	58 3c       	cp.w	r12,3
8000abde:	c0 a0       	breq	8000abf2 <__avr32_f64_cmp_ge+0x4a>
8000abe0:	58 1c       	cp.w	r12,1
8000abe2:	c0 33       	brcs	8000abe8 <__avr32_f64_cmp_ge+0x40>
8000abe4:	5e 0f       	reteq	1
8000abe6:	5e 1d       	retne	0
8000abe8:	10 3a       	cp.w	r10,r8
8000abea:	f2 0b 13 00 	cpc	r11,r9
8000abee:	5e 2f       	reths	1
8000abf0:	5e 3d       	retlo	0
8000abf2:	14 38       	cp.w	r8,r10
8000abf4:	f6 09 13 00 	cpc	r9,r11
8000abf8:	5e 2f       	reths	1
8000abfa:	5e 3d       	retlo	0
8000abfc:	1b 07       	ld.w	r7,sp++
8000abfe:	d8 0a       	popm	pc,r12=0
8000ac00:	58 17       	cp.w	r7,1
8000ac02:	5f 0c       	sreq	r12
8000ac04:	58 09       	cp.w	r9,0
8000ac06:	f5 b8 00 00 	subfeq	r8,0
8000ac0a:	1b 07       	ld.w	r7,sp++
8000ac0c:	1b 0e       	ld.w	lr,sp++
8000ac0e:	5e 0f       	reteq	1
8000ac10:	5e fc       	retal	r12

8000ac12 <__avr32_f64_cmp_lt>:
8000ac12:	1a de       	st.w	--sp,lr
8000ac14:	1a d7       	st.w	--sp,r7
8000ac16:	a1 7b       	lsl	r11,0x1
8000ac18:	5f 3c       	srlo	r12
8000ac1a:	a1 79       	lsl	r9,0x1
8000ac1c:	5f 37       	srlo	r7
8000ac1e:	5c fc       	rol	r12
8000ac20:	30 0e       	mov	lr,0
8000ac22:	ea 1e ff e0 	orh	lr,0xffe0
8000ac26:	58 0a       	cp.w	r10,0
8000ac28:	fc 0b 13 00 	cpc	r11,lr
8000ac2c:	e0 8b 00 1d 	brhi	8000ac66 <__avr32_f64_cmp_lt+0x54>
8000ac30:	58 08       	cp.w	r8,0
8000ac32:	fc 09 13 00 	cpc	r9,lr
8000ac36:	e0 8b 00 18 	brhi	8000ac66 <__avr32_f64_cmp_lt+0x54>
8000ac3a:	58 0b       	cp.w	r11,0
8000ac3c:	f5 ba 00 00 	subfeq	r10,0
8000ac40:	c1 50       	breq	8000ac6a <__avr32_f64_cmp_lt+0x58>
8000ac42:	1b 07       	ld.w	r7,sp++
8000ac44:	1b 0e       	ld.w	lr,sp++
8000ac46:	58 3c       	cp.w	r12,3
8000ac48:	c0 a0       	breq	8000ac5c <__avr32_f64_cmp_lt+0x4a>
8000ac4a:	58 1c       	cp.w	r12,1
8000ac4c:	c0 33       	brcs	8000ac52 <__avr32_f64_cmp_lt+0x40>
8000ac4e:	5e 0d       	reteq	0
8000ac50:	5e 1f       	retne	1
8000ac52:	10 3a       	cp.w	r10,r8
8000ac54:	f2 0b 13 00 	cpc	r11,r9
8000ac58:	5e 2d       	reths	0
8000ac5a:	5e 3f       	retlo	1
8000ac5c:	14 38       	cp.w	r8,r10
8000ac5e:	f6 09 13 00 	cpc	r9,r11
8000ac62:	5e 2d       	reths	0
8000ac64:	5e 3f       	retlo	1
8000ac66:	1b 07       	ld.w	r7,sp++
8000ac68:	d8 0a       	popm	pc,r12=0
8000ac6a:	58 17       	cp.w	r7,1
8000ac6c:	5f 1c       	srne	r12
8000ac6e:	58 09       	cp.w	r9,0
8000ac70:	f5 b8 00 00 	subfeq	r8,0
8000ac74:	1b 07       	ld.w	r7,sp++
8000ac76:	1b 0e       	ld.w	lr,sp++
8000ac78:	5e 0d       	reteq	0
8000ac7a:	5e fc       	retal	r12

8000ac7c <__avr32_f64_div>:
8000ac7c:	eb cd 40 ff 	pushm	r0-r7,lr
8000ac80:	f7 e9 20 0e 	eor	lr,r11,r9
8000ac84:	f6 07 16 14 	lsr	r7,r11,0x14
8000ac88:	a9 7b       	lsl	r11,0x9
8000ac8a:	f7 ea 13 7b 	or	r11,r11,r10>>0x17
8000ac8e:	a9 7a       	lsl	r10,0x9
8000ac90:	bd bb       	sbr	r11,0x1d
8000ac92:	e4 1b 3f ff 	andh	r11,0x3fff
8000ac96:	ab d7       	cbr	r7,0xb
8000ac98:	e0 80 00 cd 	breq	8000ae32 <__avr32_f64_div_round_subnormal+0x54>
8000ac9c:	e0 47 07 ff 	cp.w	r7,2047
8000aca0:	e0 84 00 b6 	brge	8000ae0c <__avr32_f64_div_round_subnormal+0x2e>
8000aca4:	f2 06 16 14 	lsr	r6,r9,0x14
8000aca8:	a9 79       	lsl	r9,0x9
8000acaa:	f3 e8 13 79 	or	r9,r9,r8>>0x17
8000acae:	a9 78       	lsl	r8,0x9
8000acb0:	bd b9       	sbr	r9,0x1d
8000acb2:	e4 19 3f ff 	andh	r9,0x3fff
8000acb6:	ab d6       	cbr	r6,0xb
8000acb8:	e0 80 00 e3 	breq	8000ae7e <__avr32_f64_div_round_subnormal+0xa0>
8000acbc:	e0 46 07 ff 	cp.w	r6,2047
8000acc0:	e0 84 00 b3 	brge	8000ae26 <__avr32_f64_div_round_subnormal+0x48>
8000acc4:	0c 17       	sub	r7,r6
8000acc6:	fe 37 fc 01 	sub	r7,-1023
8000acca:	30 0c       	mov	r12,0
8000accc:	ea 1c 80 00 	orh	r12,0x8000
8000acd0:	f8 03 16 01 	lsr	r3,r12,0x1
8000acd4:	e9 d9 c3 62 	bfextu	r4,r9,0x1b,0x2
8000acd8:	5c d4       	com	r4
8000acda:	e7 d4 d3 82 	bfins	r3,r4,0x1c,0x2
8000acde:	e6 09 06 44 	mulu.d	r4,r3,r9
8000ace2:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000ace6:	e6 05 06 44 	mulu.d	r4,r3,r5
8000acea:	ea 03 15 02 	lsl	r3,r5,0x2
8000acee:	e6 09 06 44 	mulu.d	r4,r3,r9
8000acf2:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000acf6:	e6 05 06 44 	mulu.d	r4,r3,r5
8000acfa:	ea 03 15 02 	lsl	r3,r5,0x2
8000acfe:	e6 09 06 44 	mulu.d	r4,r3,r9
8000ad02:	f8 05 01 25 	sub	r5,r12,r5<<0x2
8000ad06:	e6 05 06 44 	mulu.d	r4,r3,r5
8000ad0a:	ea 03 15 02 	lsl	r3,r5,0x2
8000ad0e:	e6 08 06 40 	mulu.d	r0,r3,r8
8000ad12:	e4 09 07 40 	macu.d	r0,r2,r9
8000ad16:	e6 09 06 44 	mulu.d	r4,r3,r9
8000ad1a:	02 04       	add	r4,r1
8000ad1c:	5c 05       	acr	r5
8000ad1e:	a3 65       	lsl	r5,0x2
8000ad20:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000ad24:	a3 64       	lsl	r4,0x2
8000ad26:	5c 34       	neg	r4
8000ad28:	f8 05 01 45 	sbc	r5,r12,r5
8000ad2c:	e6 04 06 40 	mulu.d	r0,r3,r4
8000ad30:	e4 05 07 40 	macu.d	r0,r2,r5
8000ad34:	e6 05 06 44 	mulu.d	r4,r3,r5
8000ad38:	02 04       	add	r4,r1
8000ad3a:	5c 05       	acr	r5
8000ad3c:	ea 03 15 02 	lsl	r3,r5,0x2
8000ad40:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000ad44:	e8 02 15 02 	lsl	r2,r4,0x2
8000ad48:	e6 08 06 40 	mulu.d	r0,r3,r8
8000ad4c:	e4 09 07 40 	macu.d	r0,r2,r9
8000ad50:	e6 09 06 44 	mulu.d	r4,r3,r9
8000ad54:	02 04       	add	r4,r1
8000ad56:	5c 05       	acr	r5
8000ad58:	a3 65       	lsl	r5,0x2
8000ad5a:	eb e4 13 e5 	or	r5,r5,r4>>0x1e
8000ad5e:	a3 64       	lsl	r4,0x2
8000ad60:	5c 34       	neg	r4
8000ad62:	f8 05 01 45 	sbc	r5,r12,r5
8000ad66:	e6 04 06 40 	mulu.d	r0,r3,r4
8000ad6a:	e4 05 07 40 	macu.d	r0,r2,r5
8000ad6e:	e6 05 06 44 	mulu.d	r4,r3,r5
8000ad72:	02 04       	add	r4,r1
8000ad74:	5c 05       	acr	r5
8000ad76:	ea 03 15 02 	lsl	r3,r5,0x2
8000ad7a:	e7 e4 13 e3 	or	r3,r3,r4>>0x1e
8000ad7e:	e8 02 15 02 	lsl	r2,r4,0x2
8000ad82:	e6 0a 06 40 	mulu.d	r0,r3,r10
8000ad86:	e4 0b 07 40 	macu.d	r0,r2,r11
8000ad8a:	e6 0b 06 42 	mulu.d	r2,r3,r11
8000ad8e:	02 02       	add	r2,r1
8000ad90:	5c 03       	acr	r3
8000ad92:	ed b3 00 1c 	bld	r3,0x1c
8000ad96:	c0 90       	breq	8000ada8 <__avr32_f64_div+0x12c>
8000ad98:	a1 72       	lsl	r2,0x1
8000ad9a:	5c f3       	rol	r3
8000ad9c:	20 17       	sub	r7,1
8000ad9e:	a3 9a       	lsr	r10,0x3
8000ada0:	f5 eb 11 da 	or	r10,r10,r11<<0x1d
8000ada4:	a3 9b       	lsr	r11,0x3
8000ada6:	c0 58       	rjmp	8000adb0 <__avr32_f64_div+0x134>
8000ada8:	a5 8a       	lsr	r10,0x4
8000adaa:	f5 eb 11 ca 	or	r10,r10,r11<<0x1c
8000adae:	a5 8b       	lsr	r11,0x4
8000adb0:	58 07       	cp.w	r7,0
8000adb2:	e0 8a 00 8b 	brle	8000aec8 <__avr32_f64_div_res_subnormal>
8000adb6:	e0 12 ff 00 	andl	r2,0xff00
8000adba:	e8 12 00 80 	orl	r2,0x80
8000adbe:	e6 08 06 40 	mulu.d	r0,r3,r8
8000adc2:	e4 09 07 40 	macu.d	r0,r2,r9
8000adc6:	e4 08 06 44 	mulu.d	r4,r2,r8
8000adca:	e6 09 06 48 	mulu.d	r8,r3,r9
8000adce:	00 05       	add	r5,r0
8000add0:	f0 01 00 48 	adc	r8,r8,r1
8000add4:	5c 09       	acr	r9
8000add6:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000adda:	58 04       	cp.w	r4,0
8000addc:	5c 25       	cpc	r5

8000adde <__avr32_f64_div_round_subnormal>:
8000adde:	f4 08 13 00 	cpc	r8,r10
8000ade2:	f6 09 13 00 	cpc	r9,r11
8000ade6:	5f 36       	srlo	r6
8000ade8:	f8 06 17 00 	moveq	r6,r12
8000adec:	e4 0a 16 08 	lsr	r10,r2,0x8
8000adf0:	f5 e3 11 8a 	or	r10,r10,r3<<0x18
8000adf4:	e6 0b 16 08 	lsr	r11,r3,0x8
8000adf8:	f7 d7 d2 8b 	bfins	r11,r7,0x14,0xb
8000adfc:	ed be 00 1f 	bld	lr,0x1f
8000ae00:	ef bb 00 1f 	bst	r11,0x1f
8000ae04:	0c 0a       	add	r10,r6
8000ae06:	5c 0b       	acr	r11
8000ae08:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000ae0c:	e4 1b 00 0f 	andh	r11,0xf
8000ae10:	14 4b       	or	r11,r10
8000ae12:	e0 81 00 a7 	brne	8000af60 <__avr32_f64_div_res_subnormal+0x98>
8000ae16:	f2 06 16 14 	lsr	r6,r9,0x14
8000ae1a:	ab d6       	cbr	r6,0xb
8000ae1c:	e0 46 07 ff 	cp.w	r6,2047
8000ae20:	e0 81 00 a4 	brne	8000af68 <__avr32_f64_div_res_subnormal+0xa0>
8000ae24:	c9 e8       	rjmp	8000af60 <__avr32_f64_div_res_subnormal+0x98>
8000ae26:	e4 19 00 0f 	andh	r9,0xf
8000ae2a:	10 49       	or	r9,r8
8000ae2c:	e0 81 00 9a 	brne	8000af60 <__avr32_f64_div_res_subnormal+0x98>
8000ae30:	c9 28       	rjmp	8000af54 <__avr32_f64_div_res_subnormal+0x8c>
8000ae32:	a3 7b       	lsl	r11,0x3
8000ae34:	f7 ea 13 db 	or	r11,r11,r10>>0x1d
8000ae38:	a3 7a       	lsl	r10,0x3
8000ae3a:	f5 eb 10 04 	or	r4,r10,r11
8000ae3e:	e0 80 00 a0 	breq	8000af7e <__avr32_f64_div_op1_zero>
8000ae42:	f6 04 12 00 	clz	r4,r11
8000ae46:	c1 70       	breq	8000ae74 <__avr32_f64_div_round_subnormal+0x96>
8000ae48:	c0 c3       	brcs	8000ae60 <__avr32_f64_div_round_subnormal+0x82>
8000ae4a:	e8 05 11 20 	rsub	r5,r4,32
8000ae4e:	f6 04 09 4b 	lsl	r11,r11,r4
8000ae52:	f4 05 0a 45 	lsr	r5,r10,r5
8000ae56:	0a 4b       	or	r11,r5
8000ae58:	f4 04 09 4a 	lsl	r10,r10,r4
8000ae5c:	08 17       	sub	r7,r4
8000ae5e:	c0 b8       	rjmp	8000ae74 <__avr32_f64_div_round_subnormal+0x96>
8000ae60:	f4 04 12 00 	clz	r4,r10
8000ae64:	f9 b4 03 00 	movlo	r4,0
8000ae68:	f7 b4 02 e0 	subhs	r4,-32
8000ae6c:	f4 04 09 4b 	lsl	r11,r10,r4
8000ae70:	30 0a       	mov	r10,0
8000ae72:	08 17       	sub	r7,r4
8000ae74:	a3 8a       	lsr	r10,0x2
8000ae76:	f5 eb 11 ea 	or	r10,r10,r11<<0x1e
8000ae7a:	a3 8b       	lsr	r11,0x2
8000ae7c:	c1 0b       	rjmp	8000ac9c <__avr32_f64_div+0x20>
8000ae7e:	a3 79       	lsl	r9,0x3
8000ae80:	f3 e8 13 d9 	or	r9,r9,r8>>0x1d
8000ae84:	a3 78       	lsl	r8,0x3
8000ae86:	f3 e8 10 04 	or	r4,r9,r8
8000ae8a:	c6 f0       	breq	8000af68 <__avr32_f64_div_res_subnormal+0xa0>
8000ae8c:	f2 04 12 00 	clz	r4,r9
8000ae90:	c1 70       	breq	8000aebe <__avr32_f64_div_round_subnormal+0xe0>
8000ae92:	c0 c3       	brcs	8000aeaa <__avr32_f64_div_round_subnormal+0xcc>
8000ae94:	e8 05 11 20 	rsub	r5,r4,32
8000ae98:	f2 04 09 49 	lsl	r9,r9,r4
8000ae9c:	f0 05 0a 45 	lsr	r5,r8,r5
8000aea0:	0a 49       	or	r9,r5
8000aea2:	f0 04 09 48 	lsl	r8,r8,r4
8000aea6:	08 16       	sub	r6,r4
8000aea8:	c0 b8       	rjmp	8000aebe <__avr32_f64_div_round_subnormal+0xe0>
8000aeaa:	f0 04 12 00 	clz	r4,r8
8000aeae:	f9 b4 03 00 	movlo	r4,0
8000aeb2:	f7 b4 02 e0 	subhs	r4,-32
8000aeb6:	f0 04 09 49 	lsl	r9,r8,r4
8000aeba:	30 08       	mov	r8,0
8000aebc:	08 16       	sub	r6,r4
8000aebe:	a3 88       	lsr	r8,0x2
8000aec0:	f1 e9 11 e8 	or	r8,r8,r9<<0x1e
8000aec4:	a3 89       	lsr	r9,0x2
8000aec6:	cf ba       	rjmp	8000acbc <__avr32_f64_div+0x40>

8000aec8 <__avr32_f64_div_res_subnormal>:
8000aec8:	5c 37       	neg	r7
8000aeca:	2f f7       	sub	r7,-1
8000aecc:	f1 b7 04 c0 	satu	r7,0x6
8000aed0:	e0 47 00 20 	cp.w	r7,32
8000aed4:	c1 54       	brge	8000aefe <__avr32_f64_div_res_subnormal+0x36>
8000aed6:	ee 06 11 20 	rsub	r6,r7,32
8000aeda:	e4 07 0a 42 	lsr	r2,r2,r7
8000aede:	e6 06 09 4c 	lsl	r12,r3,r6
8000aee2:	18 42       	or	r2,r12
8000aee4:	e6 07 0a 43 	lsr	r3,r3,r7
8000aee8:	f4 06 09 41 	lsl	r1,r10,r6
8000aeec:	f4 07 0a 4a 	lsr	r10,r10,r7
8000aef0:	f6 06 09 4c 	lsl	r12,r11,r6
8000aef4:	18 4a       	or	r10,r12
8000aef6:	f6 07 0a 4b 	lsr	r11,r11,r7
8000aefa:	30 00       	mov	r0,0
8000aefc:	c1 58       	rjmp	8000af26 <__avr32_f64_div_res_subnormal+0x5e>
8000aefe:	ee 06 11 20 	rsub	r6,r7,32
8000af02:	f9 b0 00 00 	moveq	r0,0
8000af06:	f9 bc 00 00 	moveq	r12,0
8000af0a:	c0 50       	breq	8000af14 <__avr32_f64_div_res_subnormal+0x4c>
8000af0c:	f4 06 09 40 	lsl	r0,r10,r6
8000af10:	f6 06 09 4c 	lsl	r12,r11,r6
8000af14:	e6 07 0a 42 	lsr	r2,r3,r7
8000af18:	30 03       	mov	r3,0
8000af1a:	f4 07 0a 41 	lsr	r1,r10,r7
8000af1e:	18 41       	or	r1,r12
8000af20:	f6 07 0a 4a 	lsr	r10,r11,r7
8000af24:	30 0b       	mov	r11,0
8000af26:	e0 12 ff 00 	andl	r2,0xff00
8000af2a:	e8 12 00 80 	orl	r2,0x80
8000af2e:	e6 08 06 46 	mulu.d	r6,r3,r8
8000af32:	e4 09 07 46 	macu.d	r6,r2,r9
8000af36:	e4 08 06 44 	mulu.d	r4,r2,r8
8000af3a:	e6 09 06 48 	mulu.d	r8,r3,r9
8000af3e:	0c 05       	add	r5,r6
8000af40:	f0 07 00 48 	adc	r8,r8,r7
8000af44:	5c 09       	acr	r9
8000af46:	30 07       	mov	r7,0
8000af48:	f9 d2 c1 01 	bfextu	r12,r2,0x8,0x1
8000af4c:	00 34       	cp.w	r4,r0
8000af4e:	e2 05 13 00 	cpc	r5,r1
8000af52:	c4 6b       	rjmp	8000adde <__avr32_f64_div_round_subnormal>
8000af54:	1c 9b       	mov	r11,lr
8000af56:	e6 1b 80 00 	andh	r11,0x8000,COH
8000af5a:	30 0a       	mov	r10,0
8000af5c:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000af60:	3f fb       	mov	r11,-1
8000af62:	30 0a       	mov	r10,0
8000af64:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc
8000af68:	f5 eb 10 04 	or	r4,r10,r11
8000af6c:	c0 90       	breq	8000af7e <__avr32_f64_div_op1_zero>
8000af6e:	1c 9b       	mov	r11,lr
8000af70:	e6 1b 80 00 	andh	r11,0x8000,COH
8000af74:	ea 1b 7f f0 	orh	r11,0x7ff0
8000af78:	30 0a       	mov	r10,0
8000af7a:	e3 cd 80 ff 	ldm	sp++,r0-r7,pc

8000af7e <__avr32_f64_div_op1_zero>:
8000af7e:	f1 e9 10 15 	or	r5,r8,r9<<0x1
8000af82:	ce f0       	breq	8000af60 <__avr32_f64_div_res_subnormal+0x98>
8000af84:	e9 d9 c2 8b 	bfextu	r4,r9,0x14,0xb
8000af88:	e0 44 07 ff 	cp.w	r4,2047
8000af8c:	ce 41       	brne	8000af54 <__avr32_f64_div_res_subnormal+0x8c>
8000af8e:	f1 e9 10 c5 	or	r5,r8,r9<<0xc
8000af92:	ce 10       	breq	8000af54 <__avr32_f64_div_res_subnormal+0x8c>
8000af94:	ce 6b       	rjmp	8000af60 <__avr32_f64_div_res_subnormal+0x98>
8000af96:	d7 03       	nop

8000af98 <__avr32_umod64>:
8000af98:	d4 31       	pushm	r0-r7,lr
8000af9a:	1a 97       	mov	r7,sp
8000af9c:	20 2d       	sub	sp,8
8000af9e:	10 96       	mov	r6,r8
8000afa0:	12 9e       	mov	lr,r9
8000afa2:	14 9c       	mov	r12,r10
8000afa4:	16 93       	mov	r3,r11
8000afa6:	16 95       	mov	r5,r11
8000afa8:	58 09       	cp.w	r9,0
8000afaa:	e0 81 00 89 	brne	8000b0bc <__avr32_umod64+0x124>
8000afae:	16 38       	cp.w	r8,r11
8000afb0:	e0 88 00 12 	brls	8000afd4 <__avr32_umod64+0x3c>
8000afb4:	f0 08 12 00 	clz	r8,r8
8000afb8:	c5 20       	breq	8000b05c <__avr32_umod64+0xc4>
8000afba:	f6 08 09 45 	lsl	r5,r11,r8
8000afbe:	ec 08 09 46 	lsl	r6,r6,r8
8000afc2:	f0 0b 11 20 	rsub	r11,r8,32
8000afc6:	f4 08 09 4c 	lsl	r12,r10,r8
8000afca:	f4 0b 0a 4b 	lsr	r11,r10,r11
8000afce:	f7 e5 10 05 	or	r5,r11,r5
8000afd2:	c4 58       	rjmp	8000b05c <__avr32_umod64+0xc4>
8000afd4:	58 08       	cp.w	r8,0
8000afd6:	c0 51       	brne	8000afe0 <__avr32_umod64+0x48>
8000afd8:	30 19       	mov	r9,1
8000afda:	f2 08 0d 08 	divu	r8,r9,r8
8000afde:	10 96       	mov	r6,r8
8000afe0:	ec 08 12 00 	clz	r8,r6
8000afe4:	c0 31       	brne	8000afea <__avr32_umod64+0x52>
8000afe6:	0c 15       	sub	r5,r6
8000afe8:	c3 a8       	rjmp	8000b05c <__avr32_umod64+0xc4>
8000afea:	f0 03 11 20 	rsub	r3,r8,32
8000afee:	f4 03 0a 4b 	lsr	r11,r10,r3
8000aff2:	ec 08 09 46 	lsl	r6,r6,r8
8000aff6:	ea 08 09 49 	lsl	r9,r5,r8
8000affa:	ea 03 0a 43 	lsr	r3,r5,r3
8000affe:	f7 e9 10 09 	or	r9,r11,r9
8000b002:	ec 0e 16 10 	lsr	lr,r6,0x10
8000b006:	eb d6 c0 10 	bfextu	r5,r6,0x0,0x10
8000b00a:	e6 0e 0d 02 	divu	r2,r3,lr
8000b00e:	f2 0c 16 10 	lsr	r12,r9,0x10
8000b012:	ea 02 02 4b 	mul	r11,r5,r2
8000b016:	f9 e3 11 0c 	or	r12,r12,r3<<0x10
8000b01a:	16 3c       	cp.w	r12,r11
8000b01c:	c0 92       	brcc	8000b02e <__avr32_umod64+0x96>
8000b01e:	0c 0c       	add	r12,r6
8000b020:	0c 3c       	cp.w	r12,r6
8000b022:	c0 63       	brcs	8000b02e <__avr32_umod64+0x96>
8000b024:	f8 06 00 03 	add	r3,r12,r6
8000b028:	16 3c       	cp.w	r12,r11
8000b02a:	e6 0c 17 30 	movlo	r12,r3
8000b02e:	f8 0b 01 03 	sub	r3,r12,r11
8000b032:	f3 d9 c0 10 	bfextu	r9,r9,0x0,0x10
8000b036:	e6 0e 0d 02 	divu	r2,r3,lr
8000b03a:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000b03e:	a5 35       	mul	r5,r2
8000b040:	0a 39       	cp.w	r9,r5
8000b042:	c0 92       	brcc	8000b054 <__avr32_umod64+0xbc>
8000b044:	0c 09       	add	r9,r6
8000b046:	0c 39       	cp.w	r9,r6
8000b048:	c0 63       	brcs	8000b054 <__avr32_umod64+0xbc>
8000b04a:	f2 06 00 0b 	add	r11,r9,r6
8000b04e:	0a 39       	cp.w	r9,r5
8000b050:	f6 09 17 30 	movlo	r9,r11
8000b054:	f2 05 01 05 	sub	r5,r9,r5
8000b058:	f4 08 09 4c 	lsl	r12,r10,r8
8000b05c:	ec 0a 16 10 	lsr	r10,r6,0x10
8000b060:	fd d6 c0 10 	bfextu	lr,r6,0x0,0x10
8000b064:	ea 0a 0d 02 	divu	r2,r5,r10
8000b068:	f8 09 16 10 	lsr	r9,r12,0x10
8000b06c:	fc 02 02 4b 	mul	r11,lr,r2
8000b070:	f3 e3 11 09 	or	r9,r9,r3<<0x10
8000b074:	16 39       	cp.w	r9,r11
8000b076:	c0 92       	brcc	8000b088 <__avr32_umod64+0xf0>
8000b078:	0c 09       	add	r9,r6
8000b07a:	0c 39       	cp.w	r9,r6
8000b07c:	c0 63       	brcs	8000b088 <__avr32_umod64+0xf0>
8000b07e:	f2 06 00 05 	add	r5,r9,r6
8000b082:	16 39       	cp.w	r9,r11
8000b084:	ea 09 17 30 	movlo	r9,r5
8000b088:	f2 0b 01 0b 	sub	r11,r9,r11
8000b08c:	f9 dc c0 10 	bfextu	r12,r12,0x0,0x10
8000b090:	f6 0a 0d 0a 	divu	r10,r11,r10
8000b094:	f9 eb 11 0c 	or	r12,r12,r11<<0x10
8000b098:	fc 0a 02 4a 	mul	r10,lr,r10
8000b09c:	14 3c       	cp.w	r12,r10
8000b09e:	c0 92       	brcc	8000b0b0 <__avr32_umod64+0x118>
8000b0a0:	0c 0c       	add	r12,r6
8000b0a2:	0c 3c       	cp.w	r12,r6
8000b0a4:	c0 63       	brcs	8000b0b0 <__avr32_umod64+0x118>
8000b0a6:	f8 06 00 06 	add	r6,r12,r6
8000b0aa:	14 3c       	cp.w	r12,r10
8000b0ac:	ec 0c 17 30 	movlo	r12,r6
8000b0b0:	f8 0a 01 0a 	sub	r10,r12,r10
8000b0b4:	30 0b       	mov	r11,0
8000b0b6:	f4 08 0a 4a 	lsr	r10,r10,r8
8000b0ba:	c8 38       	rjmp	8000b1c0 <__avr32_umod64+0x228>
8000b0bc:	16 39       	cp.w	r9,r11
8000b0be:	e0 8b 00 81 	brhi	8000b1c0 <__avr32_umod64+0x228>
8000b0c2:	f2 09 12 00 	clz	r9,r9
8000b0c6:	c1 21       	brne	8000b0ea <__avr32_umod64+0x152>
8000b0c8:	10 3a       	cp.w	r10,r8
8000b0ca:	5f 2b       	srhs	r11
8000b0cc:	1c 33       	cp.w	r3,lr
8000b0ce:	5f ba       	srhi	r10
8000b0d0:	f7 ea 10 0a 	or	r10,r11,r10
8000b0d4:	f2 0a 18 00 	cp.b	r10,r9
8000b0d8:	c0 60       	breq	8000b0e4 <__avr32_umod64+0x14c>
8000b0da:	f8 08 01 0b 	sub	r11,r12,r8
8000b0de:	e6 0e 01 45 	sbc	r5,r3,lr
8000b0e2:	16 9c       	mov	r12,r11
8000b0e4:	0a 9b       	mov	r11,r5
8000b0e6:	18 9a       	mov	r10,r12
8000b0e8:	c6 c8       	rjmp	8000b1c0 <__avr32_umod64+0x228>
8000b0ea:	fc 09 09 45 	lsl	r5,lr,r9
8000b0ee:	f6 09 09 4b 	lsl	r11,r11,r9
8000b0f2:	f2 0c 11 20 	rsub	r12,r9,32
8000b0f6:	f0 09 09 46 	lsl	r6,r8,r9
8000b0fa:	e6 0c 0a 43 	lsr	r3,r3,r12
8000b0fe:	f4 0c 0a 42 	lsr	r2,r10,r12
8000b102:	f4 09 09 4e 	lsl	lr,r10,r9
8000b106:	16 42       	or	r2,r11
8000b108:	f0 0c 0a 48 	lsr	r8,r8,r12
8000b10c:	0a 48       	or	r8,r5
8000b10e:	f0 01 16 10 	lsr	r1,r8,0x10
8000b112:	e6 01 0d 0a 	divu	r10,r3,r1
8000b116:	ee eb ff f8 	st.d	r7[-8],r10
8000b11a:	ee f5 ff f8 	ld.w	r5,r7[-8]
8000b11e:	14 9b       	mov	r11,r10
8000b120:	e7 d8 c0 10 	bfextu	r3,r8,0x0,0x10
8000b124:	e4 0a 16 10 	lsr	r10,r2,0x10
8000b128:	f5 e5 11 0a 	or	r10,r10,r5<<0x10
8000b12c:	f6 03 02 45 	mul	r5,r11,r3
8000b130:	0a 3a       	cp.w	r10,r5
8000b132:	c1 02       	brcc	8000b152 <__avr32_umod64+0x1ba>
8000b134:	20 1b       	sub	r11,1
8000b136:	10 0a       	add	r10,r8
8000b138:	10 3a       	cp.w	r10,r8
8000b13a:	c0 c3       	brcs	8000b152 <__avr32_umod64+0x1ba>
8000b13c:	f6 c0 00 01 	sub	r0,r11,1
8000b140:	ef 40 ff f8 	st.w	r7[-8],r0
8000b144:	f4 08 00 00 	add	r0,r10,r8
8000b148:	0a 3a       	cp.w	r10,r5
8000b14a:	c0 42       	brcc	8000b152 <__avr32_umod64+0x1ba>
8000b14c:	ee fb ff f8 	ld.w	r11,r7[-8]
8000b150:	00 9a       	mov	r10,r0
8000b152:	0a 1a       	sub	r10,r5
8000b154:	e5 d2 c0 10 	bfextu	r2,r2,0x0,0x10
8000b158:	f4 01 0d 00 	divu	r0,r10,r1
8000b15c:	e5 e1 11 02 	or	r2,r2,r1<<0x10
8000b160:	e0 03 02 43 	mul	r3,r0,r3
8000b164:	00 91       	mov	r1,r0
8000b166:	06 32       	cp.w	r2,r3
8000b168:	c0 d2       	brcc	8000b182 <__avr32_umod64+0x1ea>
8000b16a:	20 11       	sub	r1,1
8000b16c:	10 02       	add	r2,r8
8000b16e:	10 32       	cp.w	r2,r8
8000b170:	c0 93       	brcs	8000b182 <__avr32_umod64+0x1ea>
8000b172:	e2 c5 00 01 	sub	r5,r1,1
8000b176:	e4 08 00 0a 	add	r10,r2,r8
8000b17a:	06 32       	cp.w	r2,r3
8000b17c:	c0 32       	brcc	8000b182 <__avr32_umod64+0x1ea>
8000b17e:	0a 91       	mov	r1,r5
8000b180:	14 92       	mov	r2,r10
8000b182:	e3 eb 11 0b 	or	r11,r1,r11<<0x10
8000b186:	06 12       	sub	r2,r3
8000b188:	f6 06 06 4a 	mulu.d	r10,r11,r6
8000b18c:	14 95       	mov	r5,r10
8000b18e:	04 3b       	cp.w	r11,r2
8000b190:	e0 8b 00 08 	brhi	8000b1a0 <__avr32_umod64+0x208>
8000b194:	5f 03       	sreq	r3
8000b196:	1c 3a       	cp.w	r10,lr
8000b198:	5f ba       	srhi	r10
8000b19a:	e7 ea 00 0a 	and	r10,r3,r10
8000b19e:	c0 60       	breq	8000b1aa <__avr32_umod64+0x212>
8000b1a0:	ea 06 01 0a 	sub	r10,r5,r6
8000b1a4:	f6 08 01 4b 	sbc	r11,r11,r8
8000b1a8:	14 95       	mov	r5,r10
8000b1aa:	fc 05 01 0a 	sub	r10,lr,r5
8000b1ae:	e4 0b 01 42 	sbc	r2,r2,r11
8000b1b2:	e4 09 0a 4b 	lsr	r11,r2,r9
8000b1b6:	f4 09 0a 4a 	lsr	r10,r10,r9
8000b1ba:	e4 0c 09 42 	lsl	r2,r2,r12
8000b1be:	04 4a       	or	r10,r2
8000b1c0:	2f ed       	sub	sp,-8
8000b1c2:	d8 32       	popm	r0-r7,pc

Disassembly of section .exception:

8000b200 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
8000b200:	c0 08       	rjmp	8000b200 <_evba>
	...

8000b204 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
8000b204:	c0 08       	rjmp	8000b204 <_handle_TLB_Multiple_Hit>
	...

8000b208 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
8000b208:	c0 08       	rjmp	8000b208 <_handle_Bus_Error_Data_Fetch>
	...

8000b20c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000b20c:	c0 08       	rjmp	8000b20c <_handle_Bus_Error_Instruction_Fetch>
	...

8000b210 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
8000b210:	c0 08       	rjmp	8000b210 <_handle_NMI>
	...

8000b214 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
8000b214:	c0 08       	rjmp	8000b214 <_handle_Instruction_Address>
	...

8000b218 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
8000b218:	c0 08       	rjmp	8000b218 <_handle_ITLB_Protection>
	...

8000b21c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000b21c:	c0 08       	rjmp	8000b21c <_handle_Breakpoint>
	...

8000b220 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
8000b220:	c0 08       	rjmp	8000b220 <_handle_Illegal_Opcode>
	...

8000b224 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
8000b224:	c0 08       	rjmp	8000b224 <_handle_Unimplemented_Instruction>
	...

8000b228 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
8000b228:	c0 08       	rjmp	8000b228 <_handle_Privilege_Violation>
	...

8000b22c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000b22c:	c0 08       	rjmp	8000b22c <_handle_Floating_Point>
	...

8000b230 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
8000b230:	c0 08       	rjmp	8000b230 <_handle_Coprocessor_Absent>
	...

8000b234 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
8000b234:	c0 08       	rjmp	8000b234 <_handle_Data_Address_Read>
	...

8000b238 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
8000b238:	c0 08       	rjmp	8000b238 <_handle_Data_Address_Write>
	...

8000b23c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000b23c:	c0 08       	rjmp	8000b23c <_handle_DTLB_Protection_Read>
	...

8000b240 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
8000b240:	c0 08       	rjmp	8000b240 <_handle_DTLB_Protection_Write>
	...

8000b244 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
8000b244:	c0 08       	rjmp	8000b244 <_handle_DTLB_Modified>
	...

8000b250 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
8000b250:	c0 08       	rjmp	8000b250 <_handle_ITLB_Miss>
	...

8000b260 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
8000b260:	c0 08       	rjmp	8000b260 <_handle_DTLB_Miss_Read>
	...

8000b270 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
8000b270:	c0 08       	rjmp	8000b270 <_handle_DTLB_Miss_Write>
	...

8000b300 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
8000b300:	c0 08       	rjmp	8000b300 <_handle_Supervisor_Call>
8000b302:	d7 03       	nop

8000b304 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000b304:	30 0c       	mov	r12,0
8000b306:	fe b0 bb 23 	rcall	8000294c <_get_interrupt_handler>
8000b30a:	58 0c       	cp.w	r12,0
8000b30c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000b310:	d6 03       	rete

8000b312 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000b312:	30 1c       	mov	r12,1
8000b314:	fe b0 bb 1c 	rcall	8000294c <_get_interrupt_handler>
8000b318:	58 0c       	cp.w	r12,0
8000b31a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000b31e:	d6 03       	rete

8000b320 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000b320:	30 2c       	mov	r12,2
8000b322:	fe b0 bb 15 	rcall	8000294c <_get_interrupt_handler>
8000b326:	58 0c       	cp.w	r12,0
8000b328:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000b32c:	d6 03       	rete

8000b32e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000b32e:	30 3c       	mov	r12,3
8000b330:	fe b0 bb 0e 	rcall	8000294c <_get_interrupt_handler>
8000b334:	58 0c       	cp.w	r12,0
8000b336:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000b33a:	d6 03       	rete
8000b33c:	d7 03       	nop
8000b33e:	d7 03       	nop
8000b340:	d7 03       	nop
8000b342:	d7 03       	nop
8000b344:	d7 03       	nop
8000b346:	d7 03       	nop
8000b348:	d7 03       	nop
8000b34a:	d7 03       	nop
8000b34c:	d7 03       	nop
8000b34e:	d7 03       	nop
8000b350:	d7 03       	nop
8000b352:	d7 03       	nop
8000b354:	d7 03       	nop
8000b356:	d7 03       	nop
8000b358:	d7 03       	nop
8000b35a:	d7 03       	nop
8000b35c:	d7 03       	nop
8000b35e:	d7 03       	nop
8000b360:	d7 03       	nop
8000b362:	d7 03       	nop
8000b364:	d7 03       	nop
8000b366:	d7 03       	nop
8000b368:	d7 03       	nop
8000b36a:	d7 03       	nop
8000b36c:	d7 03       	nop
8000b36e:	d7 03       	nop
8000b370:	d7 03       	nop
8000b372:	d7 03       	nop
8000b374:	d7 03       	nop
8000b376:	d7 03       	nop
8000b378:	d7 03       	nop
8000b37a:	d7 03       	nop
8000b37c:	d7 03       	nop
8000b37e:	d7 03       	nop
8000b380:	d7 03       	nop
8000b382:	d7 03       	nop
8000b384:	d7 03       	nop
8000b386:	d7 03       	nop
8000b388:	d7 03       	nop
8000b38a:	d7 03       	nop
8000b38c:	d7 03       	nop
8000b38e:	d7 03       	nop
8000b390:	d7 03       	nop
8000b392:	d7 03       	nop
8000b394:	d7 03       	nop
8000b396:	d7 03       	nop
8000b398:	d7 03       	nop
8000b39a:	d7 03       	nop
8000b39c:	d7 03       	nop
8000b39e:	d7 03       	nop
8000b3a0:	d7 03       	nop
8000b3a2:	d7 03       	nop
8000b3a4:	d7 03       	nop
8000b3a6:	d7 03       	nop
8000b3a8:	d7 03       	nop
8000b3aa:	d7 03       	nop
8000b3ac:	d7 03       	nop
8000b3ae:	d7 03       	nop
8000b3b0:	d7 03       	nop
8000b3b2:	d7 03       	nop
8000b3b4:	d7 03       	nop
8000b3b6:	d7 03       	nop
8000b3b8:	d7 03       	nop
8000b3ba:	d7 03       	nop
8000b3bc:	d7 03       	nop
8000b3be:	d7 03       	nop
8000b3c0:	d7 03       	nop
8000b3c2:	d7 03       	nop
8000b3c4:	d7 03       	nop
8000b3c6:	d7 03       	nop
8000b3c8:	d7 03       	nop
8000b3ca:	d7 03       	nop
8000b3cc:	d7 03       	nop
8000b3ce:	d7 03       	nop
8000b3d0:	d7 03       	nop
8000b3d2:	d7 03       	nop
8000b3d4:	d7 03       	nop
8000b3d6:	d7 03       	nop
8000b3d8:	d7 03       	nop
8000b3da:	d7 03       	nop
8000b3dc:	d7 03       	nop
8000b3de:	d7 03       	nop
8000b3e0:	d7 03       	nop
8000b3e2:	d7 03       	nop
8000b3e4:	d7 03       	nop
8000b3e6:	d7 03       	nop
8000b3e8:	d7 03       	nop
8000b3ea:	d7 03       	nop
8000b3ec:	d7 03       	nop
8000b3ee:	d7 03       	nop
8000b3f0:	d7 03       	nop
8000b3f2:	d7 03       	nop
8000b3f4:	d7 03       	nop
8000b3f6:	d7 03       	nop
8000b3f8:	d7 03       	nop
8000b3fa:	d7 03       	nop
8000b3fc:	d7 03       	nop
8000b3fe:	d7 03       	nop
