//NAME: COMP412
//NETID: comp412
//SIM INPUT:
//OUTPUT: 4032
//
// Comp 412 Lab #1 - s10_test4.i
//
// This tests to make sure it doesn't break down with a lot of registers.
//	This use 64 registers because that is what the simulator can handle.
//
// Example usage: sim < s10_test4.i

loadI  1  => r1
loadI  2  => r2
loadI  3  => r3
loadI  4  => r4
loadI  5  => r5
loadI  6  => r6
loadI  7  => r7
loadI  8  => r8
loadI  9  => r9
loadI  10  => r10
loadI  11  => r11
loadI  12  => r12
loadI  13  => r13
loadI  14  => r14
loadI  15  => r15
loadI  16  => r16
loadI  17  => r17
loadI  18  => r18
loadI  19  => r19
loadI  20  => r20
loadI  21  => r21
loadI  22  => r22
loadI  23  => r23
loadI  24  => r24
loadI  25  => r25
loadI  26  => r26
loadI  27  => r27
loadI  28  => r28
loadI  29  => r29
loadI  30  => r30
loadI  31  => r31
loadI  32  => r32
loadI  33  => r33
loadI  34  => r34
loadI  35  => r35
loadI  36  => r36
loadI  37  => r37
loadI  38  => r38
loadI  39  => r39
loadI  40  => r40
loadI  41  => r41
loadI  42  => r42
loadI  43  => r43
loadI  44  => r44
loadI  45  => r45
loadI  46  => r46
loadI  47  => r47
loadI  48  => r48
loadI  49  => r49
loadI  50  => r50
loadI  51  => r51
loadI  52  => r52
loadI  53  => r53
loadI  54  => r54
loadI  55  => r55
loadI  56  => r56
loadI  57  => r57
loadI  58  => r58
loadI  59  => r59
loadI  60  => r60
loadI  61  => r61
loadI  62  => r62
loadI  63  => r63
add r63,r1 =>r63
add r63,r2 =>r63
add r63,r3 =>r63
add r63,r4 =>r63
add r63,r5 =>r63
add r63,r6 =>r63
add r63,r7 =>r63
add r63,r8 =>r63
add r63,r9 =>r63
add r63,r10 =>r63
add r63,r11 =>r63
add r63,r12 =>r63
add r63,r13 =>r63
add r63,r14 =>r63
add r63,r15 =>r63
add r63,r16 =>r63
add r63,r17 =>r63
add r63,r18 =>r63
add r63,r19 =>r63
add r63,r20 =>r63
add r63,r21 =>r63
add r63,r22 =>r63
add r63,r23 =>r63
add r63,r24 =>r63
add r63,r25 =>r63
add r63,r26 =>r63
add r63,r27 =>r63
add r63,r28 =>r63
add r63,r29 =>r63
add r63,r30 =>r63
add r63,r31 =>r63
add r63,r32 =>r63
add r63,r33 =>r63
add r63,r34 =>r63
add r63,r35 =>r63
add r63,r36 =>r63
add r63,r37 =>r63
add r63,r38 =>r63
add r63,r39 =>r63
add r63,r40 =>r63
add r63,r41 =>r63
add r63,r42 =>r63
add r63,r43 =>r63
add r63,r44 =>r63
add r63,r45 =>r63
add r63,r46 =>r63
add r63,r47 =>r63
add r63,r48 =>r63
add r63,r49 =>r63
add r63,r50 =>r63
add r63,r51 =>r63
add r63,r52 =>r63
add r63,r53 =>r63
add r63,r54 =>r63
add r63,r55 =>r63
add r63,r56 =>r63
add r63,r57 =>r63
add r63,r58 =>r63
add r63,r59 =>r63
add r63,r60 =>r63
add r63,r61 =>r63
add r63,r62 =>r63
add r63,r63 =>r63

loadI	1500 => r0
store	r63		=>	r0
output 1500
