Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.4 |     *     |
| Licensed DW Building Blocks        | O-2018.06-DWBB_201806.4 |     *     |
============================================================================


Information: There are 612 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MUX2TO1_N_g32_0'
  Processing 'REGISTER_NBIT_N_g71'
  Processing 'memory_stage'
  Processing 'REGISTER_NBIT_N_g141'
  Processing 'ADDER_N_g32_0'
  Processing 'MUX8TO1_N_g32'
  Processing 'ABS_UNIT_N_g32'
  Processing 'ARITH_RIGHT_SHIFTER_N_g5'
  Processing 'BITWISE_XOR_N_g32'
  Processing 'BITWISE_AND_N_g32'
  Processing 'ADDER_SUBTRACTOR_N_g32'
  Processing 'ALU'
  Processing 'MUX4TO1_N_g32_0'
  Processing 'MUX2TO1_N_g7'
  Processing 'control_hazard_det_unit'
  Processing 'forwarding_unit'
Information: Added key list 'DesignWare' to design 'forwarding_unit'. (DDB-72)
  Processing 'ALUcontrol'
  Processing 'EXECUTION_STAGE'
  Processing 'REGISTER_NBIT_N_g160'
  Processing 'CU'
  Processing 'MUX2TO1_N_g12'
  Processing 'data_hazard_det_unit'
Information: Added key list 'DesignWare' to design 'data_hazard_det_unit'. (DDB-72)
  Processing 'IMM_GEN'
  Processing 'RF_ADDR_WIDTH_g5_DATA_WIDTH_g32'
Information: Added key list 'DesignWare' to design 'RF_ADDR_WIDTH_g5_DATA_WIDTH_g32'. (DDB-72)
  Processing 'DECODE_STAGE'
  Processing 'REGISTER_NBIT_N_g65'
  Processing 'branch_prediction_table_DATA_WIDTH_g33'
  Processing 'REGISTER_PC_N_g32'
  Processing 'instr_fetch'
  Processing 'RISC_V'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ADDER_N_g32_1_DW01_add_0'
  Processing 'ABS_UNIT_N_g32_DW01_add_0'
  Processing 'ADDER_SUBTRACTOR_N_g32_DW01_sub_0'
  Processing 'ADDER_SUBTRACTOR_N_g32_DW01_add_0'
  Processing 'ADDER_N_g32_0_DW01_add_0'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:03:10   20128.8      0.82       5.5       6.1                          
    0:03:13   20130.6      0.82       5.4       6.1                          
    0:03:13   20130.6      0.82       5.4       6.1                          
    0:03:14   20129.8      0.82       5.4       6.1                          
    0:03:16   20129.8      0.82       5.4       6.1                          
    0:03:54   16208.4      0.79       4.3       0.0                          
    0:03:58   16207.4      0.76       4.0       0.0                          
    0:04:12   16208.4      0.69       3.9       0.0                          
    0:04:12   16207.6      0.68       3.8       0.0                          
    0:04:14   16207.6      0.68       3.8       0.0                          
    0:04:14   16207.6      0.68       3.8       0.0                          
    0:04:14   16207.6      0.68       3.8       0.0                          
    0:04:14   16207.6      0.68       3.8       0.0                          
    0:04:14   16207.6      0.68       3.8       0.0                          
    0:04:14   16207.6      0.68       3.8       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:04:15   16207.6      0.68       3.8       0.0                          
    0:04:16   16228.7      0.62       3.4       0.0 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:18   16251.0      0.59       3.2       0.0 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:20   16282.1      0.50       2.7       0.0 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:22   16300.2      0.48       2.4       0.0 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:23   16308.5      0.47       2.3       4.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:25   16310.9      0.46       2.2       4.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:28   16322.6      0.42       2.1       4.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:31   16321.8      0.42       2.0       5.5 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:33   16329.7      0.41       1.9       5.5 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:35   16339.8      0.38       1.8       5.5 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:37   16340.4      0.37       1.7       5.5 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:39   16343.6      0.35       1.6       5.5 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:40   16356.6      0.32       1.5      29.0 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:42   16370.7      0.31       1.4      29.0 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:44   16374.7      0.31       1.4      29.0 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:45   16377.1      0.30       1.4      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:48   16381.6      0.29       1.3      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:52   16387.5      0.27       1.2      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:53   16405.3      0.27       1.2      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:55   16409.8      0.26       1.1      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:57   16419.1      0.25       1.1      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:58   16419.1      0.25       1.1      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:04:59   16420.7      0.24       1.0      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:00   16421.2      0.24       1.0      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:03   16425.8      0.23       1.0      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:04   16425.8      0.23       0.9      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:05   16425.5      0.22       0.9      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:06   16426.3      0.22       0.9      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:08   16426.8      0.22       0.9      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:09   16427.9      0.21       0.8      29.8 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:11   16435.3      0.20       0.8      57.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:12   16436.4      0.20       0.8      57.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:13   16435.9      0.20       0.8      57.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:15   16436.7      0.20       0.8      57.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:18   16453.2      0.19       0.7      52.4 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:19   16463.0      0.19       0.7      76.7 i_reg_EX_MEM/REGISTER_OUT_Q_reg[69]/D
    0:05:20   16464.1      0.18       0.7      76.7 i_reg_EX_MEM/REGISTER_OUT_Q_reg[69]/D
    0:05:22   16463.3      0.17       0.6      76.7 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:23   16472.3      0.15       0.6      76.7 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:25   16481.4      0.13       0.5     100.9 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:26   16483.0      0.13       0.5     100.9 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:27   16483.0      0.12       0.5     100.9 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:29   16482.2      0.12       0.4     108.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:30   16490.1      0.12       0.4     108.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:32   16504.5      0.10       0.3     108.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:33   16508.8      0.09       0.3     108.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:36   16508.8      0.08       0.3     108.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:37   16508.8      0.08       0.2     108.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:42   16509.6      0.08       0.2     108.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:43   16513.5      0.07       0.2     108.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:44   16528.4      0.04       0.1     108.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:46   16534.8      0.03       0.1     108.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:47   16540.9      0.01       0.0     108.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[36]/D
    0:05:49   16546.5      0.00       0.0     108.2 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:05:49   16546.5      0.00       0.0     108.2                          
    0:05:49   16544.7      0.00       0.0     108.2                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:49   16544.7      0.00       0.0     108.2                          
    0:05:51   16513.3      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:05:51   16513.3      0.00       0.0       0.0                          
    0:05:51   16513.3      0.00       0.0       0.0                          
    0:06:01   16486.7      0.02       0.0       0.0                          
    0:06:02   16485.6      0.02       0.0       0.0                          
    0:06:02   16485.6      0.02       0.0       0.0                          
    0:06:02   16485.6      0.02       0.0       0.0                          
    0:06:02   16485.6      0.02       0.0       0.0                          
    0:06:04   16488.3      0.01       0.0       0.0                          
    0:06:05   16490.7      0.01       0.0       0.0                          
    0:06:06   16493.9      0.00       0.0       0.0                          
    0:06:08   16493.1      0.00       0.0       0.0                          
    0:06:09   16449.2      0.02       0.0       0.0                          
    0:06:10   16445.4      0.02       0.0       0.0                          
    0:06:10   16445.4      0.02       0.0       0.0                          
    0:06:10   16445.4      0.02       0.0       0.0                          
    0:06:10   16445.4      0.02       0.0       0.0                          
    0:06:10   16445.4      0.02       0.0       0.0                          
    0:06:10   16445.4      0.02       0.0       0.0                          
    0:06:13   16448.6      0.01       0.0       0.0 i_reg_EX_MEM/REGISTER_OUT_Q_reg[106]/D
    0:06:16   16457.2      0.00       0.0       0.0                          
Loading db file '/software/dk/nangate45/synopsys/NangateOpenCellLibrary_typical_ecsm_nowlm.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'RISC_V' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'i_execution_stage/i_CHDU_id/CHDU_CLK': 1627 load(s), 1 driver(s)
1
