// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
// Date        : Sat Dec 16 16:42:59 2023
// Host        : LAPTOP-LCTKS4O4 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ AES_wiring_mux4_0_0_stub.v
// Design      : AES_wiring_mux4_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7a35tcpg236-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "mux4,Vivado 2023.1" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(in1, in2, in3, in4, in5, in6, in7, in8, in9, in10, in11, in12, 
  in13, in14, in15, in16, sel, outM)
/* synthesis syn_black_box black_box_pad_pin="in1[7:0],in2[7:0],in3[7:0],in4[7:0],in5[7:0],in6[7:0],in7[7:0],in8[7:0],in9[7:0],in10[7:0],in11[7:0],in12[7:0],in13[7:0],in14[7:0],in15[7:0],in16[7:0],sel[3:0],outM[7:0]" */;
  input [7:0]in1;
  input [7:0]in2;
  input [7:0]in3;
  input [7:0]in4;
  input [7:0]in5;
  input [7:0]in6;
  input [7:0]in7;
  input [7:0]in8;
  input [7:0]in9;
  input [7:0]in10;
  input [7:0]in11;
  input [7:0]in12;
  input [7:0]in13;
  input [7:0]in14;
  input [7:0]in15;
  input [7:0]in16;
  input [3:0]sel;
  output [7:0]outM;
endmodule
