INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2019.2/zuchengyuanli/shiyan7_multiCPU/multiCPU.srcs/sources_1/ip/data_ram/sim/data_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2019.2/zuchengyuanli/shiyan7_multiCPU/multiCPU.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Vivado2019.2/zuchengyuanli/shiyan7_multiCPU/multiCPU.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
