<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\Pmod\Pmod_ADC\sample\TangPrimer9K_1ch\impl\gwsynthesis\tangnano9k.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\Pmod\Pmod_ADC\sample\TangPrimer9K_1ch\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-6</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Jan 04 22:58:26 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>6596</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>5338</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>375</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>999</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Base</td>
<td>50.000</td>
<td>20.000
<td>0.000</td>
<td>25.000</td>
<td></td>
<td></td>
<td>gw_gao_inst_0/tck_ibuf/I </td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>inst_1/overflow_s0/Q </td>
</tr>
<tr>
<td>fb_inst/n5_6</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>fb_inst/n5_s2/F </td>
</tr>
<tr>
<td>inst_1_0_1</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>inst_1/counter_6_s0/Q </td>
</tr>
<tr>
<td>processCounter[2]</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>processCounter_2_s0/Q </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>50.000(MHz)</td>
<td>155.383(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>tck_pad_i</td>
<td>20.000(MHz)</td>
<td>85.438(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>AD_CLK_d</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">49.182(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>fb_inst/n5_6</td>
<td>50.000(MHz)</td>
<td>52.760(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>inst_1_0_1</td>
<td>50.000(MHz)</td>
<td>109.383(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>processCounter[2]</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">44.692(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>tck_pad_i</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Setup</td>
<td>-0.332</td>
<td>1</td>
</tr>
<tr>
<td>AD_CLK_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fb_inst/n5_6</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>fb_inst/n5_6</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_1_0_1</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>inst_1_0_1</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>processCounter[2]</td>
<td>Setup</td>
<td>-33.502</td>
<td>67</td>
</tr>
<tr>
<td>processCounter[2]</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-10.714</td>
<td>processCounter_7_s0/Q</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[10]</td>
<td>AD_CLK_d:[R]</td>
<td>processCounter[2]:[F]</td>
<td>10.000</td>
<td>-1.372</td>
<td>22.012</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-9.899</td>
<td>processCounter_7_s0/Q</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[2]</td>
<td>AD_CLK_d:[R]</td>
<td>processCounter[2]:[F]</td>
<td>10.000</td>
<td>-1.372</td>
<td>21.197</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-9.246</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_859_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>20.118</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-8.609</td>
<td>processCounter_7_s0/Q</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[11]</td>
<td>AD_CLK_d:[R]</td>
<td>processCounter[2]:[F]</td>
<td>10.000</td>
<td>-1.372</td>
<td>19.907</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-8.399</td>
<td>processCounter_7_s0/Q</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[3]</td>
<td>AD_CLK_d:[R]</td>
<td>processCounter[2]:[F]</td>
<td>10.000</td>
<td>-1.372</td>
<td>19.697</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-8.391</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_784_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>19.264</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-8.327</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_659_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>19.199</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-8.322</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_699_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>19.194</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-7.949</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_667_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>18.821</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-7.876</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_907_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>18.749</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-7.827</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_707_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>18.699</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-7.821</td>
<td>processCounter_7_s0/Q</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[9]</td>
<td>AD_CLK_d:[R]</td>
<td>processCounter[2]:[F]</td>
<td>10.000</td>
<td>-1.372</td>
<td>19.119</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-7.748</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_779_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>18.620</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-7.730</td>
<td>processCounter_7_s0/Q</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[15]</td>
<td>AD_CLK_d:[R]</td>
<td>processCounter[2]:[F]</td>
<td>10.000</td>
<td>-1.372</td>
<td>19.029</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-7.730</td>
<td>processCounter_7_s0/Q</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[7]</td>
<td>AD_CLK_d:[R]</td>
<td>processCounter[2]:[F]</td>
<td>10.000</td>
<td>-1.372</td>
<td>19.029</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-7.725</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_864_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>18.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-7.725</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_704_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>18.597</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-7.721</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_777_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>18.593</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-7.683</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_897_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>18.555</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-7.677</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_827_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>18.549</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-7.501</td>
<td>processCounter_7_s0/Q</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[1]</td>
<td>AD_CLK_d:[R]</td>
<td>processCounter[2]:[F]</td>
<td>10.000</td>
<td>-1.372</td>
<td>18.799</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-7.500</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_747_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>18.372</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-7.401</td>
<td>n113_s2/I0</td>
<td>recieveADC_recieveADC_RAMREG_937_G[0]_s1/CE</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>-0.945</td>
<td>18.273</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-7.248</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>sum_6_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>1.372</td>
<td>15.447</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-7.248</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
<td>set_value_3_s0/D</td>
<td>processCounter[2]:[F]</td>
<td>AD_CLK_d:[R]</td>
<td>10.000</td>
<td>1.372</td>
<td>15.447</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.317</td>
<td>n25_s0/I1</td>
<td>processCounter_2_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.396</td>
</tr>
<tr>
<td>2</td>
<td>0.017</td>
<td>n25_s0/I1</td>
<td>processCounter_3_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.730</td>
</tr>
<tr>
<td>3</td>
<td>0.048</td>
<td>n25_s0/I1</td>
<td>processCounter_4_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.761</td>
</tr>
<tr>
<td>4</td>
<td>0.054</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
<td>inst_1_0_1:[R]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.898</td>
<td>0.982</td>
</tr>
<tr>
<td>5</td>
<td>0.079</td>
<td>n25_s0/I1</td>
<td>processCounter_5_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.792</td>
</tr>
<tr>
<td>6</td>
<td>0.110</td>
<td>n25_s0/I1</td>
<td>processCounter_6_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.823</td>
</tr>
<tr>
<td>7</td>
<td>0.141</td>
<td>n25_s0/I1</td>
<td>processCounter_7_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.854</td>
</tr>
<tr>
<td>8</td>
<td>0.172</td>
<td>n25_s0/I1</td>
<td>processCounter_8_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.885</td>
</tr>
<tr>
<td>9</td>
<td>0.203</td>
<td>n25_s0/I1</td>
<td>processCounter_9_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.916</td>
</tr>
<tr>
<td>10</td>
<td>0.234</td>
<td>n25_s0/I1</td>
<td>processCounter_10_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.947</td>
</tr>
<tr>
<td>11</td>
<td>0.265</td>
<td>n25_s0/I1</td>
<td>processCounter_11_s0/D</td>
<td>processCounter[2]:[R]</td>
<td>AD_CLK_d:[R]</td>
<td>0.000</td>
<td>-0.683</td>
<td>0.978</td>
</tr>
<tr>
<td>12</td>
<td>0.447</td>
<td>sum_6_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.550</td>
</tr>
<tr>
<td>13</td>
<td>0.553</td>
<td>set_value_1_s0/Q</td>
<td>fb_inst/value_buffer_1_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>fb_inst/n5_6:[R]</td>
<td>0.000</td>
<td>-0.353</td>
<td>0.937</td>
</tr>
<tr>
<td>14</td>
<td>0.668</td>
<td>fb_inst/ti/m_clk_s1/D</td>
<td>fb_inst/ti/m_clk_s1/D</td>
<td>fb_inst/n5_6:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>-1.029</td>
<td>1.727</td>
</tr>
<tr>
<td>15</td>
<td>0.682</td>
<td>sum_10_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
<td>AD_CLK_d:[R]</td>
<td>inst_1_0_1:[R]</td>
<td>0.000</td>
<td>-1.074</td>
<td>1.785</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_0_s1/Q</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_0_s1/D</td>
<td>processCounter[2]:[F]</td>
<td>processCounter[2]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_3_s1/Q</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_3_s1/D</td>
<td>processCounter[2]:[F]</td>
<td>processCounter[2]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_4_s1/Q</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_4_s1/D</td>
<td>processCounter[2]:[F]</td>
<td>processCounter[2]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_2_s1/Q</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_2_s1/D</td>
<td>processCounter[2]:[F]</td>
<td>processCounter[2]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_4_s1/Q</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_4_s1/D</td>
<td>processCounter[2]:[F]</td>
<td>processCounter[2]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_2_s1/Q</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_2_s1/D</td>
<td>processCounter[2]:[F]</td>
<td>processCounter[2]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_4_s1/Q</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_4_s1/D</td>
<td>processCounter[2]:[F]</td>
<td>processCounter[2]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_0_s1/Q</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_0_s1/D</td>
<td>processCounter[2]:[F]</td>
<td>processCounter[2]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_1_s1/Q</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_1_s1/D</td>
<td>processCounter[2]:[F]</td>
<td>processCounter[2]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/btfy_cnt_4_s1/Q</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/btfy_cnt_4_s1/D</td>
<td>processCounter[2]:[F]</td>
<td>processCounter[2]:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>5.730</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>3.737</td>
</tr>
<tr>
<td>2</td>
<td>5.730</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>3.737</td>
</tr>
<tr>
<td>3</td>
<td>5.730</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>3.737</td>
</tr>
<tr>
<td>4</td>
<td>6.219</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>3.248</td>
</tr>
<tr>
<td>5</td>
<td>6.224</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>3.243</td>
</tr>
<tr>
<td>6</td>
<td>6.224</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>3.243</td>
</tr>
<tr>
<td>7</td>
<td>6.709</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>2.759</td>
</tr>
<tr>
<td>8</td>
<td>6.709</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>2.759</td>
</tr>
<tr>
<td>9</td>
<td>6.709</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>2.759</td>
</tr>
<tr>
<td>10</td>
<td>6.709</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>2.759</td>
</tr>
<tr>
<td>11</td>
<td>6.709</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>2.759</td>
</tr>
<tr>
<td>12</td>
<td>6.709</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>2.759</td>
</tr>
<tr>
<td>13</td>
<td>6.709</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>2.759</td>
</tr>
<tr>
<td>14</td>
<td>6.709</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>2.759</td>
</tr>
<tr>
<td>15</td>
<td>6.709</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>2.759</td>
</tr>
<tr>
<td>16</td>
<td>6.709</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>2.759</td>
</tr>
<tr>
<td>17</td>
<td>6.709</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>2.759</td>
</tr>
<tr>
<td>18</td>
<td>6.709</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>2.759</td>
</tr>
<tr>
<td>19</td>
<td>6.709</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>2.759</td>
</tr>
<tr>
<td>20</td>
<td>7.525</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>1.942</td>
</tr>
<tr>
<td>21</td>
<td>7.659</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>1.808</td>
</tr>
<tr>
<td>22</td>
<td>7.659</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>1.808</td>
</tr>
<tr>
<td>23</td>
<td>7.664</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>1.803</td>
</tr>
<tr>
<td>24</td>
<td>7.664</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>1.803</td>
</tr>
<tr>
<td>25</td>
<td>7.664</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>10.000</td>
<td>0.490</td>
<td>1.803</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.247</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.548</td>
<td>0.841</td>
</tr>
<tr>
<td>2</td>
<td>0.531</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.548</td>
<td>1.124</td>
</tr>
<tr>
<td>3</td>
<td>0.531</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>tck_pad_i:[R]</td>
<td>0.000</td>
<td>-0.548</td>
<td>1.124</td>
</tr>
<tr>
<td>4</td>
<td>10.936</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.602</td>
</tr>
<tr>
<td>5</td>
<td>10.944</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.609</td>
</tr>
<tr>
<td>6</td>
<td>10.944</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.609</td>
</tr>
<tr>
<td>7</td>
<td>10.944</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.609</td>
</tr>
<tr>
<td>8</td>
<td>11.182</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.847</td>
</tr>
<tr>
<td>9</td>
<td>11.182</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.847</td>
</tr>
<tr>
<td>10</td>
<td>11.182</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.847</td>
</tr>
<tr>
<td>11</td>
<td>11.182</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.847</td>
</tr>
<tr>
<td>12</td>
<td>11.192</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.857</td>
</tr>
<tr>
<td>13</td>
<td>11.192</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.857</td>
</tr>
<tr>
<td>14</td>
<td>11.192</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.857</td>
</tr>
<tr>
<td>15</td>
<td>11.200</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.866</td>
</tr>
<tr>
<td>16</td>
<td>11.204</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.869</td>
</tr>
<tr>
<td>17</td>
<td>11.204</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.869</td>
</tr>
<tr>
<td>18</td>
<td>11.204</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.869</td>
</tr>
<tr>
<td>19</td>
<td>11.208</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.873</td>
</tr>
<tr>
<td>20</td>
<td>11.211</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.877</td>
</tr>
<tr>
<td>21</td>
<td>11.211</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.877</td>
</tr>
<tr>
<td>22</td>
<td>11.211</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.877</td>
</tr>
<tr>
<td>23</td>
<td>11.211</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.877</td>
</tr>
<tr>
<td>24</td>
<td>11.211</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.877</td>
</tr>
<tr>
<td>25</td>
<td>11.211</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
<td>inst_1_0_1:[F]</td>
<td>inst_1_0_1:[R]</td>
<td>-10.000</td>
<td>0.350</td>
<td>0.877</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.545</td>
<td>8.795</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>7.545</td>
<td>8.795</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>7.545</td>
<td>8.795</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>7.545</td>
<td>8.795</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0</td>
</tr>
<tr>
<td>5</td>
<td>7.545</td>
<td>8.795</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0</td>
</tr>
<tr>
<td>6</td>
<td>7.545</td>
<td>8.795</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td>7</td>
<td>7.545</td>
<td>8.795</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
<tr>
<td>8</td>
<td>7.545</td>
<td>8.795</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>7.545</td>
<td>8.795</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td>10</td>
<td>7.545</td>
<td>8.795</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>inst_1_0_1</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_syn_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.958</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>12.976</td>
<td>11.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s270/S0</td>
</tr>
<tr>
<td>13.478</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s270/O</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s257/I1</td>
</tr>
<tr>
<td>13.641</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s257/O</td>
</tr>
<tr>
<td>13.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s251/I0</td>
</tr>
<tr>
<td>13.804</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s251/O</td>
</tr>
<tr>
<td>17.044</td>
<td>3.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>recieveADC_RAMOUT_508_G[0]_s3/I1</td>
</tr>
<tr>
<td>17.670</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_508_G[0]_s3/F</td>
</tr>
<tr>
<td>17.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>recieveADC_RAMOUT_508_G[0]_s2/I3</td>
</tr>
<tr>
<td>18.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_508_G[0]_s2/F</td>
</tr>
<tr>
<td>19.755</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td>fft_inst/fft_top_inst/pxna_di_im_2_s0/I2</td>
</tr>
<tr>
<td>20.854</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[3][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/pxna_di_im_2_s0/F</td>
</tr>
<tr>
<td>22.958</td>
<td>2.104</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.317</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>12.287</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.652, 16.591%; route: 17.902, 81.327%; tC2Q: 0.458, 2.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.317, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.899</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>22.142</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>12.976</td>
<td>11.572</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s270/S0</td>
</tr>
<tr>
<td>13.478</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C43[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s270/O</td>
</tr>
<tr>
<td>13.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s257/I1</td>
</tr>
<tr>
<td>13.641</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C43[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s257/O</td>
</tr>
<tr>
<td>13.641</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][B]</td>
<td>recieveADC_RAMOUT_571_G[6]_s251/I0</td>
</tr>
<tr>
<td>13.804</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C42[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_571_G[6]_s251/O</td>
</tr>
<tr>
<td>17.044</td>
<td>3.240</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td>recieveADC_RAMOUT_508_G[0]_s3/I1</td>
</tr>
<tr>
<td>17.670</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_508_G[0]_s3/F</td>
</tr>
<tr>
<td>17.675</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[3][B]</td>
<td>recieveADC_RAMOUT_508_G[0]_s2/I3</td>
</tr>
<tr>
<td>18.774</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R13C29[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_508_G[0]_s2/F</td>
</tr>
<tr>
<td>19.755</td>
<td>0.980</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td>fft_inst/fft_top_inst/pxna_di_re_2_s0/I2</td>
</tr>
<tr>
<td>20.854</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C22[0][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/pxna_di_re_2_s0/F</td>
</tr>
<tr>
<td>22.142</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.317</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>12.287</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.652, 17.229%; route: 17.087, 80.609%; tC2Q: 0.458, 2.162%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.317, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.246</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.118</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_859_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>27.904</td>
<td>10.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td>recieveADC_s12499/I3</td>
</tr>
<tr>
<td>28.965</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C36[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12499/F</td>
</tr>
<tr>
<td>30.118</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_859_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>recieveADC_recieveADC_RAMREG_859_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_859_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C36[1][A]</td>
<td>recieveADC_recieveADC_RAMREG_859_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.541, 17.601%; route: 13.919, 69.188%; tC2Q: 2.658, 13.211%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>12.343</td>
<td>10.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>recieveADC_RAMOUT_698_G[6]_s269/S0</td>
</tr>
<tr>
<td>12.845</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s269/O</td>
</tr>
<tr>
<td>12.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td>recieveADC_RAMOUT_698_G[6]_s257/I0</td>
</tr>
<tr>
<td>13.008</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s257/O</td>
</tr>
<tr>
<td>13.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>recieveADC_RAMOUT_698_G[6]_s251/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s251/O</td>
</tr>
<tr>
<td>16.417</td>
<td>3.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>recieveADC_RAMOUT_635_G[0]_s3/I1</td>
</tr>
<tr>
<td>17.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_635_G[0]_s3/F</td>
</tr>
<tr>
<td>17.048</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][B]</td>
<td>recieveADC_RAMOUT_635_G[0]_s2/I3</td>
</tr>
<tr>
<td>18.109</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C23[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_635_G[0]_s2/F</td>
</tr>
<tr>
<td>18.532</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td>fft_inst/fft_top_inst/pxna_di_im_3_s0/I2</td>
</tr>
<tr>
<td>19.564</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[0][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/pxna_di_im_3_s0/F</td>
</tr>
<tr>
<td>20.853</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.317</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>12.287</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.547, 17.818%; route: 15.902, 79.880%; tC2Q: 0.458, 2.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.317, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.399</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>12.343</td>
<td>10.939</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td>recieveADC_RAMOUT_698_G[6]_s269/S0</td>
</tr>
<tr>
<td>12.845</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s269/O</td>
</tr>
<tr>
<td>12.845</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td>recieveADC_RAMOUT_698_G[6]_s257/I0</td>
</tr>
<tr>
<td>13.008</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C40[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s257/O</td>
</tr>
<tr>
<td>13.008</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td>recieveADC_RAMOUT_698_G[6]_s251/I0</td>
</tr>
<tr>
<td>13.171</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C39[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_698_G[6]_s251/O</td>
</tr>
<tr>
<td>16.417</td>
<td>3.246</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td>recieveADC_RAMOUT_635_G[0]_s3/I1</td>
</tr>
<tr>
<td>17.043</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R12C23[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_635_G[0]_s3/F</td>
</tr>
<tr>
<td>17.048</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C23[3][B]</td>
<td>recieveADC_RAMOUT_635_G[0]_s2/I3</td>
</tr>
<tr>
<td>18.109</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R12C23[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_635_G[0]_s2/F</td>
</tr>
<tr>
<td>18.532</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C23[3][B]</td>
<td>fft_inst/fft_top_inst/pxna_di_re_3_s0/I2</td>
</tr>
<tr>
<td>19.354</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C23[3][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/pxna_di_re_3_s0/F</td>
</tr>
<tr>
<td>20.643</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.317</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>12.287</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.337, 16.941%; route: 15.902, 80.732%; tC2Q: 0.458, 2.327%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.317, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.391</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.264</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_784_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>26.940</td>
<td>10.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[3][A]</td>
<td>recieveADC_s12432/I3</td>
</tr>
<tr>
<td>27.742</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C33[3][A]</td>
<td style=" background: #97FFFF;">recieveADC_s12432/F</td>
</tr>
<tr>
<td>29.264</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_784_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_784_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_784_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_784_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.282, 17.037%; route: 13.324, 69.166%; tC2Q: 2.658, 13.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.327</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_659_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>27.420</td>
<td>10.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td>recieveADC_s12403/I3</td>
</tr>
<tr>
<td>28.045</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C35[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12403/F</td>
</tr>
<tr>
<td>29.199</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_659_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_659_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_659_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C35[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_659_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 16.173%; route: 13.436, 69.984%; tC2Q: 2.658, 13.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_699_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>27.415</td>
<td>10.480</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td>recieveADC_s12371/I3</td>
</tr>
<tr>
<td>28.040</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C34[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12371/F</td>
</tr>
<tr>
<td>29.194</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_699_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_699_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_699_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C34[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_699_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 16.177%; route: 13.432, 69.977%; tC2Q: 2.658, 13.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.949</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_667_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>27.411</td>
<td>10.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td>recieveADC_s12397/I3</td>
</tr>
<tr>
<td>28.036</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C23[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12397/F</td>
</tr>
<tr>
<td>28.821</td>
<td>0.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_667_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_667_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_667_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_667_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 16.498%; route: 13.058, 69.381%; tC2Q: 2.658, 14.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.876</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_907_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>26.922</td>
<td>9.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[2][B]</td>
<td>recieveADC_s12589/I3</td>
</tr>
<tr>
<td>27.547</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C24[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12589/F</td>
</tr>
<tr>
<td>28.749</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_907_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_907_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_907_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_907_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 16.561%; route: 12.986, 69.263%; tC2Q: 2.658, 14.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_707_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>26.922</td>
<td>9.986</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td>recieveADC_s12365/I3</td>
</tr>
<tr>
<td>27.547</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C24[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12365/F</td>
</tr>
<tr>
<td>28.699</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_707_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>recieveADC_recieveADC_RAMREG_707_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_707_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C24[2][A]</td>
<td>recieveADC_recieveADC_RAMREG_707_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 16.605%; route: 12.936, 69.182%; tC2Q: 2.658, 14.213%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.821</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>11.360</td>
<td>9.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>recieveADC_RAMOUT_444_G[6]_s273/S0</td>
</tr>
<tr>
<td>11.862</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_444_G[6]_s273/O</td>
</tr>
<tr>
<td>11.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>recieveADC_RAMOUT_444_G[6]_s259/I0</td>
</tr>
<tr>
<td>12.025</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_444_G[6]_s259/O</td>
</tr>
<tr>
<td>12.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[3][B]</td>
<td>recieveADC_RAMOUT_444_G[6]_s252/I0</td>
</tr>
<tr>
<td>12.188</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_444_G[6]_s252/O</td>
</tr>
<tr>
<td>14.300</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td>recieveADC_RAMOUT_381_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C28[3][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_381_G[0]_s2/F</td>
</tr>
<tr>
<td>17.506</td>
<td>2.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td>fft_inst/fft_top_inst/pxna_di_im_1_s0/I2</td>
</tr>
<tr>
<td>18.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[1][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/pxna_di_im_1_s0/F</td>
</tr>
<tr>
<td>20.064</td>
<td>1.459</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.317</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>12.287</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.026, 15.827%; route: 15.635, 81.775%; tC2Q: 0.458, 2.397%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.317, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.748</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_779_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>26.442</td>
<td>9.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>recieveADC_s12435/I3</td>
</tr>
<tr>
<td>27.468</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12435/F</td>
</tr>
<tr>
<td>28.620</td>
<td>1.153</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_779_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>recieveADC_recieveADC_RAMREG_779_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_779_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>recieveADC_recieveADC_RAMREG_779_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.506, 18.829%; route: 12.456, 66.898%; tC2Q: 2.658, 14.273%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>10.391</td>
<td>8.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[2][B]</td>
<td>recieveADC_RAMOUT_1206_G[6]_s269/S0</td>
</tr>
<tr>
<td>10.893</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C35[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_1206_G[6]_s269/O</td>
</tr>
<tr>
<td>10.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>recieveADC_RAMOUT_1206_G[6]_s257/I0</td>
</tr>
<tr>
<td>11.056</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_1206_G[6]_s257/O</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>recieveADC_RAMOUT_1206_G[6]_s251/I0</td>
</tr>
<tr>
<td>11.219</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_1206_G[6]_s251/O</td>
</tr>
<tr>
<td>13.980</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>recieveADC_RAMOUT_1143_G[0]_s2/I1</td>
</tr>
<tr>
<td>15.012</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_1143_G[0]_s2/F</td>
</tr>
<tr>
<td>15.018</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>recieveADC_RAMOUT_1143_G[0]_s1/I3</td>
</tr>
<tr>
<td>15.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C26[0][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_1143_G[0]_s1/F</td>
</tr>
<tr>
<td>17.586</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td>fft_inst/fft_top_inst/pxna_di_im_7_s0/I2</td>
</tr>
<tr>
<td>18.685</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[1][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/pxna_di_im_7_s0/F</td>
</tr>
<tr>
<td>19.974</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.317</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>12.287</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.585, 18.840%; route: 14.985, 78.751%; tC2Q: 0.458, 2.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.317, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>10.391</td>
<td>8.987</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[2][B]</td>
<td>recieveADC_RAMOUT_1206_G[6]_s269/S0</td>
</tr>
<tr>
<td>10.893</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C35[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_1206_G[6]_s269/O</td>
</tr>
<tr>
<td>10.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td>recieveADC_RAMOUT_1206_G[6]_s257/I0</td>
</tr>
<tr>
<td>11.056</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C35[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_1206_G[6]_s257/O</td>
</tr>
<tr>
<td>11.056</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td>recieveADC_RAMOUT_1206_G[6]_s251/I0</td>
</tr>
<tr>
<td>11.219</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_1206_G[6]_s251/O</td>
</tr>
<tr>
<td>13.980</td>
<td>2.761</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td>recieveADC_RAMOUT_1143_G[0]_s2/I1</td>
</tr>
<tr>
<td>15.012</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R7C26[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_1143_G[0]_s2/F</td>
</tr>
<tr>
<td>15.018</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C26[0][A]</td>
<td>recieveADC_RAMOUT_1143_G[0]_s1/I3</td>
</tr>
<tr>
<td>15.644</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R7C26[0][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_1143_G[0]_s1/F</td>
</tr>
<tr>
<td>17.586</td>
<td>1.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td>fft_inst/fft_top_inst/pxna_di_re_7_s0/I2</td>
</tr>
<tr>
<td>18.685</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C23[3][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/pxna_di_re_7_s0/F</td>
</tr>
<tr>
<td>19.974</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.317</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>12.287</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.585, 18.840%; route: 14.985, 78.751%; tC2Q: 0.458, 2.409%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.317, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_864_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>26.451</td>
<td>9.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td>recieveADC_s12496/I3</td>
</tr>
<tr>
<td>27.076</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C33[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12496/F</td>
</tr>
<tr>
<td>28.597</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_864_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>recieveADC_recieveADC_RAMREG_864_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_864_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[2][A]</td>
<td>recieveADC_recieveADC_RAMREG_864_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 16.696%; route: 12.835, 69.013%; tC2Q: 2.658, 14.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.725</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.597</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_704_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>26.451</td>
<td>9.515</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td>recieveADC_s12368/I3</td>
</tr>
<tr>
<td>27.076</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C33[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12368/F</td>
</tr>
<tr>
<td>28.597</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_704_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>recieveADC_recieveADC_RAMREG_704_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_704_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C33[1][A]</td>
<td>recieveADC_recieveADC_RAMREG_704_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 16.696%; route: 12.835, 69.013%; tC2Q: 2.658, 14.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_777_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>26.446</td>
<td>9.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td>recieveADC_s12437/I3</td>
</tr>
<tr>
<td>27.071</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C32[0][A]</td>
<td style=" background: #97FFFF;">recieveADC_s12437/F</td>
</tr>
<tr>
<td>28.593</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_777_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>recieveADC_recieveADC_RAMREG_777_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_777_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[2][A]</td>
<td>recieveADC_recieveADC_RAMREG_777_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 16.700%; route: 12.830, 69.006%; tC2Q: 2.658, 14.294%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.555</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_897_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>26.442</td>
<td>9.506</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>recieveADC_s12597/I3</td>
</tr>
<tr>
<td>27.067</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12597/F</td>
</tr>
<tr>
<td>28.555</td>
<td>1.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_897_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_897_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_897_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>recieveADC_recieveADC_RAMREG_897_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 16.734%; route: 12.792, 68.943%; tC2Q: 2.658, 14.324%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.677</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.549</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_827_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>27.411</td>
<td>10.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td>recieveADC_s12525/I3</td>
</tr>
<tr>
<td>28.213</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C23[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12525/F</td>
</tr>
<tr>
<td>28.549</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_827_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>recieveADC_recieveADC_RAMREG_827_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_827_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[1][A]</td>
<td>recieveADC_recieveADC_RAMREG_827_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.282, 17.694%; route: 12.609, 67.978%; tC2Q: 2.658, 14.328%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>19.744</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.244</td>
</tr>
<tr>
<td class="label">From</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>1.404</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>159</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">processCounter_7_s0/Q</td>
</tr>
<tr>
<td>11.360</td>
<td>9.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td>recieveADC_RAMOUT_444_G[6]_s273/S0</td>
</tr>
<tr>
<td>11.862</td>
<td>0.502</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[2][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_444_G[6]_s273/O</td>
</tr>
<tr>
<td>11.862</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td>recieveADC_RAMOUT_444_G[6]_s259/I0</td>
</tr>
<tr>
<td>12.025</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C42[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_444_G[6]_s259/O</td>
</tr>
<tr>
<td>12.025</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C41[3][B]</td>
<td>recieveADC_RAMOUT_444_G[6]_s252/I0</td>
</tr>
<tr>
<td>12.188</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C41[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_444_G[6]_s252/O</td>
</tr>
<tr>
<td>14.300</td>
<td>2.112</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C28[3][A]</td>
<td>recieveADC_RAMOUT_381_G[0]_s2/I0</td>
</tr>
<tr>
<td>15.399</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R20C28[3][A]</td>
<td style=" background: #97FFFF;">recieveADC_RAMOUT_381_G[0]_s2/F</td>
</tr>
<tr>
<td>17.506</td>
<td>2.107</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td>fft_inst/fft_top_inst/pxna_di_re_1_s0/I2</td>
</tr>
<tr>
<td>18.605</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C23[0][B]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/pxna_di_re_1_s0/F</td>
</tr>
<tr>
<td>19.744</td>
<td>1.139</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DIB[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.317</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>12.287</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td>12.244</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.026, 16.097%; route: 15.315, 81.465%; tC2Q: 0.458, 2.438%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.317, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.500</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.372</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_747_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>27.411</td>
<td>10.475</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C23[1][B]</td>
<td>recieveADC_s12461/I3</td>
</tr>
<tr>
<td>28.036</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C23[1][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12461/F</td>
</tr>
<tr>
<td>28.372</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[2][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_747_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C23[2][A]</td>
<td>recieveADC_recieveADC_RAMREG_747_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_747_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C23[2][A]</td>
<td>recieveADC_recieveADC_RAMREG_747_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 16.901%; route: 12.609, 68.633%; tC2Q: 2.658, 14.466%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.401</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>28.273</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.872</td>
</tr>
<tr>
<td class="label">From</td>
<td>n113_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>recieveADC_recieveADC_RAMREG_937_G[0]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.658</td>
<td>2.658</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" font-weight:bold;">n113_s2/I0</td>
</tr>
<tr>
<td>13.690</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][A]</td>
<td style=" background: #97FFFF;">n113_s2/F</td>
</tr>
<tr>
<td>13.695</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C26[0][B]</td>
<td>n113_s1/I0</td>
</tr>
<tr>
<td>14.321</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R11C26[0][B]</td>
<td style=" background: #97FFFF;">n113_s1/F</td>
</tr>
<tr>
<td>16.114</td>
<td>1.793</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C29[1][A]</td>
<td>recieveADC_s11883/I1</td>
</tr>
<tr>
<td>16.936</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>256</td>
<td>R8C29[1][A]</td>
<td style=" background: #97FFFF;">recieveADC_s11883/F</td>
</tr>
<tr>
<td>26.446</td>
<td>9.510</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[3][B]</td>
<td>recieveADC_s12565/I3</td>
</tr>
<tr>
<td>27.071</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C32[3][B]</td>
<td style=" background: #97FFFF;">recieveADC_s12565/F</td>
</tr>
<tr>
<td>28.273</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td style=" font-weight:bold;">recieveADC_recieveADC_RAMREG_937_G[0]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>recieveADC_recieveADC_RAMREG_937_G[0]_s1/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>recieveADC_recieveADC_RAMREG_937_G[0]_s1</td>
</tr>
<tr>
<td>20.872</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>recieveADC_recieveADC_RAMREG_937_G[0]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.945</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.105, 16.992%; route: 12.510, 68.463%; tC2Q: 2.658, 14.545%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>sum_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.317</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.777</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>18.219</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s50/I1</td>
</tr>
<tr>
<td>18.845</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s50/F</td>
</tr>
<tr>
<td>18.850</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>19.476</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>21.442</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>n294_s1/I3</td>
</tr>
<tr>
<td>22.541</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">n294_s1/F</td>
</tr>
<tr>
<td>23.355</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>n293_s1/I2</td>
</tr>
<tr>
<td>24.157</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">n293_s1/F</td>
</tr>
<tr>
<td>24.580</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>25.679</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">n293_s0/F</td>
</tr>
<tr>
<td>26.015</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>26.716</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">n327_s/SUM</td>
</tr>
<tr>
<td>27.764</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td style=" font-weight:bold;">sum_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td>sum_6_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>sum_6_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[0][B]</td>
<td>sum_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.317, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.953, 32.065%; route: 7.034, 45.536%; tC2Q: 3.460, 22.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>27.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.515</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>set_value_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>12.317</td>
<td>2.317</td>
<td>tNET</td>
<td>FF</td>
<td>16</td>
<td>BSRAM_R10[6]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/CLKB</td>
</tr>
<tr>
<td>15.777</td>
<td>3.460</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>BSRAM_R10[6]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/mem_r_mem_r_0_0_s/DOB[0]</td>
</tr>
<tr>
<td>18.219</td>
<td>2.442</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td>fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s50/I1</td>
</tr>
<tr>
<td>18.845</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C16[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/mem_inst/pmem/reMem/pxna_do_re_0_s50/F</td>
</tr>
<tr>
<td>18.850</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C16[0][A]</td>
<td>fft_inst/fft_top_inst/udxk_inst/ud_xk_re_0_s/I1</td>
</tr>
<tr>
<td>19.476</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R17C16[0][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/udxk_inst/ud_xk_re_0_s/F</td>
</tr>
<tr>
<td>21.442</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C19[0][B]</td>
<td>n294_s1/I3</td>
</tr>
<tr>
<td>22.541</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R12C19[0][B]</td>
<td style=" background: #97FFFF;">n294_s1/F</td>
</tr>
<tr>
<td>23.355</td>
<td>0.814</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C20[3][B]</td>
<td>n293_s1/I2</td>
</tr>
<tr>
<td>24.157</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C20[3][B]</td>
<td style=" background: #97FFFF;">n293_s1/F</td>
</tr>
<tr>
<td>24.580</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td>n293_s0/I0</td>
</tr>
<tr>
<td>25.679</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C21[3][A]</td>
<td style=" background: #97FFFF;">n293_s0/F</td>
</tr>
<tr>
<td>26.015</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td>n327_s/I1</td>
</tr>
<tr>
<td>26.716</td>
<td>0.701</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R11C21[0][B]</td>
<td style=" background: #97FFFF;">n327_s/SUM</td>
</tr>
<tr>
<td>27.764</td>
<td>1.048</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td style=" font-weight:bold;">set_value_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>20.945</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>set_value_3_s0/CLK</td>
</tr>
<tr>
<td>20.915</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>set_value_3_s0</td>
</tr>
<tr>
<td>20.515</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C21[1][B]</td>
<td>set_value_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.372</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.317, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.953, 32.065%; route: 7.034, 45.536%; tC2Q: 3.460, 22.399%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.945, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.396</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.396</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/SUM</td>
</tr>
<tr>
<td>0.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">processCounter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_2_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 99.404%; route: 0.000, 0.000%; tC2Q: 0.002, 0.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.730</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/SUM</td>
</tr>
<tr>
<td>0.730</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td style=" font-weight:bold;">processCounter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td>processCounter_3_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_3_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[1][B]</td>
<td>processCounter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.728, 99.677%; route: 0.000, 0.000%; tC2Q: 0.002, 0.323%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.048</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.761</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/SUM</td>
</tr>
<tr>
<td>0.761</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" font-weight:bold;">processCounter_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>processCounter_4_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_4_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[2][A]</td>
<td>processCounter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.759, 99.690%; route: 0.000, 0.000%; tC2Q: 0.002, 0.310%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.054</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>102.739</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>102.685</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>101.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/CLK</td>
</tr>
<tr>
<td>102.090</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>22</td>
<td>R24C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_wr_s1/Q</td>
</tr>
<tr>
<td>102.367</td>
<td>0.277</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/n1677_s1/I2</td>
</tr>
<tr>
<td>102.739</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" background: #97FFFF;">gw_gao_inst_0/u_la0_top/n1677_s1/F</td>
</tr>
<tr>
<td>102.739</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>100.000</td>
<td>100.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>100.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>100.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>100.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>101.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>239</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>102.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>102.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>102.685</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.898</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.879%; route: 0.277, 28.179%; tC2Q: 0.333, 33.942%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.079</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.792</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/SUM</td>
</tr>
<tr>
<td>0.792</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td style=" font-weight:bold;">processCounter_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td>processCounter_5_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_5_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C31[2][B]</td>
<td>processCounter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.790, 99.702%; route: 0.000, 0.000%; tC2Q: 0.002, 0.298%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.110</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.823</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>0.823</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/SUM</td>
</tr>
<tr>
<td>0.823</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" font-weight:bold;">processCounter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>processCounter_6_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_6_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[0][A]</td>
<td>processCounter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.821, 99.713%; route: 0.000, 0.000%; tC2Q: 0.002, 0.287%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.141</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.854</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>0.428</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>0.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[0][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>0.854</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td style=" background: #97FFFF;">n20_s0/SUM</td>
</tr>
<tr>
<td>0.854</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td style=" font-weight:bold;">processCounter_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>processCounter_7_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_7_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[0][B]</td>
<td>processCounter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.852, 99.724%; route: 0.000, 0.000%; tC2Q: 0.002, 0.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.172</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>0.428</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>0.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[0][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>0.459</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>0.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][A]</td>
<td>n19_s0/CIN</td>
</tr>
<tr>
<td>0.885</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/SUM</td>
</tr>
<tr>
<td>0.885</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td style=" font-weight:bold;">processCounter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>processCounter_8_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_8_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[1][A]</td>
<td>processCounter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.883, 99.733%; route: 0.000, 0.000%; tC2Q: 0.002, 0.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.203</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.916</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>0.428</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>0.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[0][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>0.459</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>0.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][A]</td>
<td>n19_s0/CIN</td>
</tr>
<tr>
<td>0.490</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>0.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][B]</td>
<td>n18_s0/CIN</td>
</tr>
<tr>
<td>0.916</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">n18_s0/SUM</td>
</tr>
<tr>
<td>0.916</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td style=" font-weight:bold;">processCounter_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>processCounter_9_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_9_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[1][B]</td>
<td>processCounter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.914, 99.742%; route: 0.000, 0.000%; tC2Q: 0.002, 0.258%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>0.428</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>0.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[0][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>0.459</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>0.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][A]</td>
<td>n19_s0/CIN</td>
</tr>
<tr>
<td>0.490</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>0.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][B]</td>
<td>n18_s0/CIN</td>
</tr>
<tr>
<td>0.521</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">n18_s0/COUT</td>
</tr>
<tr>
<td>0.521</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[2][A]</td>
<td>n17_s0/CIN</td>
</tr>
<tr>
<td>0.947</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td style=" background: #97FFFF;">n17_s0/SUM</td>
</tr>
<tr>
<td>0.947</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td style=" font-weight:bold;">processCounter_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td>processCounter_10_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_10_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[2][A]</td>
<td>processCounter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.945, 99.751%; route: 0.000, 0.000%; tC2Q: 0.002, 0.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.713</td>
</tr>
<tr>
<td class="label">From</td>
<td>n25_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][A]</td>
<td style=" font-weight:bold;">n25_s0/I1</td>
</tr>
<tr>
<td>0.304</td>
<td>0.302</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][A]</td>
<td style=" background: #97FFFF;">n25_s0/COUT</td>
</tr>
<tr>
<td>0.304</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[1][B]</td>
<td>n24_s0/CIN</td>
</tr>
<tr>
<td>0.335</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[1][B]</td>
<td style=" background: #97FFFF;">n24_s0/COUT</td>
</tr>
<tr>
<td>0.335</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][A]</td>
<td>n23_s0/CIN</td>
</tr>
<tr>
<td>0.366</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][A]</td>
<td style=" background: #97FFFF;">n23_s0/COUT</td>
</tr>
<tr>
<td>0.366</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C31[2][B]</td>
<td>n22_s0/CIN</td>
</tr>
<tr>
<td>0.397</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C31[2][B]</td>
<td style=" background: #97FFFF;">n22_s0/COUT</td>
</tr>
<tr>
<td>0.397</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[0][A]</td>
<td>n21_s0/CIN</td>
</tr>
<tr>
<td>0.428</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][A]</td>
<td style=" background: #97FFFF;">n21_s0/COUT</td>
</tr>
<tr>
<td>0.428</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[0][B]</td>
<td>n20_s0/CIN</td>
</tr>
<tr>
<td>0.459</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[0][B]</td>
<td style=" background: #97FFFF;">n20_s0/COUT</td>
</tr>
<tr>
<td>0.459</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][A]</td>
<td>n19_s0/CIN</td>
</tr>
<tr>
<td>0.490</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][A]</td>
<td style=" background: #97FFFF;">n19_s0/COUT</td>
</tr>
<tr>
<td>0.490</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[1][B]</td>
<td>n18_s0/CIN</td>
</tr>
<tr>
<td>0.521</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[1][B]</td>
<td style=" background: #97FFFF;">n18_s0/COUT</td>
</tr>
<tr>
<td>0.521</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[2][A]</td>
<td>n17_s0/CIN</td>
</tr>
<tr>
<td>0.552</td>
<td>0.031</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td style=" background: #97FFFF;">n17_s0/COUT</td>
</tr>
<tr>
<td>0.552</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R5C32[2][B]</td>
<td>n16_s0/CIN</td>
</tr>
<tr>
<td>0.978</td>
<td>0.426</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C32[2][B]</td>
<td style=" background: #97FFFF;">n16_s0/SUM</td>
</tr>
<tr>
<td>0.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[2][B]</td>
<td style=" font-weight:bold;">processCounter_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C32[2][B]</td>
<td>processCounter_11_s0/CLK</td>
</tr>
<tr>
<td>0.713</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>processCounter_11_s0</td>
</tr>
<tr>
<td>0.713</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C32[2][B]</td>
<td>processCounter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.683</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.976, 99.759%; route: 0.000, 0.000%; tC2Q: 0.002, 0.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.447</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.233</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>sum_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C21[0][B]</td>
<td>sum_6_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R12C21[0][B]</td>
<td style=" font-weight:bold;">sum_6_s0/Q</td>
</tr>
<tr>
<td>2.233</td>
<td>1.217</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C13[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C13[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.217, 78.496%; tC2Q: 0.333, 21.504%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.620</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>set_value_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/value_buffer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td>set_value_1_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R11C19[2][A]</td>
<td style=" font-weight:bold;">set_value_1_s0/Q</td>
</tr>
<tr>
<td>1.620</td>
<td>0.603</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td style=" font-weight:bold;">fb_inst/value_buffer_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R13C18[0][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>1.037</td>
<td>1.037</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>fb_inst/value_buffer_1_s0/CLK</td>
</tr>
<tr>
<td>1.067</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/value_buffer_1_s0</td>
</tr>
<tr>
<td>1.067</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[1][A]</td>
<td>fb_inst/value_buffer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.603, 64.410%; tC2Q: 0.333, 35.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.037, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.668</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.059</td>
</tr>
<tr>
<td class="label">From</td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>fb_inst/n5_6:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/n5_6</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>515</td>
<td>R13C18[0][A]</td>
<td>fb_inst/n5_s2/F</td>
</tr>
<tr>
<td>1.727</td>
<td>1.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td style=" font-weight:bold;">fb_inst/ti/m_clk_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>IOR17[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>fb_inst/ti/m_clk_s1/CLK</td>
</tr>
<tr>
<td>1.059</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
<tr>
<td>1.059</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C18[2][A]</td>
<td>fb_inst/ti/m_clk_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 1.727, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.682</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">From</td>
<td>sum_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AD_CLK_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>AD_CLK_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1070</td>
<td>R27C19[1][B]</td>
<td>inst_1/overflow_s0/Q</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C21[2][B]</td>
<td>sum_10_s0/CLK</td>
</tr>
<tr>
<td>1.016</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C21[2][B]</td>
<td style=" font-weight:bold;">sum_10_s0/Q</td>
</tr>
<tr>
<td>2.468</td>
<td>1.452</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0/CLK</td>
</tr>
<tr>
<td>1.787</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
<tr>
<td>1.787</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C13[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_dly_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.074</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.683, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.452, 81.329%; tC2Q: 0.333, 18.671%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_0_s1/CLK</td>
</tr>
<tr>
<td>12.023</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R17C6[0][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_0_s1/Q</td>
</tr>
<tr>
<td>12.025</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/n104_s0/I0</td>
</tr>
<tr>
<td>12.397</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/n104_s0/F</td>
</tr>
<tr>
<td>12.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_0_s1/CLK</td>
</tr>
<tr>
<td>11.689</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C6[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_3_s1/CLK</td>
</tr>
<tr>
<td>12.023</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R18C6[1][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_3_s1/Q</td>
</tr>
<tr>
<td>12.025</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/n101_s0/I0</td>
</tr>
<tr>
<td>12.397</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/n101_s0/F</td>
</tr>
<tr>
<td>12.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_3_s1/CLK</td>
</tr>
<tr>
<td>11.689</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C6[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_4_s1/CLK</td>
</tr>
<tr>
<td>12.023</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_4_s1/Q</td>
</tr>
<tr>
<td>12.025</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/n100_s0/I0</td>
</tr>
<tr>
<td>12.397</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/n100_s0/F</td>
</tr>
<tr>
<td>12.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_4_s1/CLK</td>
</tr>
<tr>
<td>11.689</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_dwnad_1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_2_s1/CLK</td>
</tr>
<tr>
<td>12.023</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R17C5[0][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_2_s1/Q</td>
</tr>
<tr>
<td>12.025</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/n96_s0/I0</td>
</tr>
<tr>
<td>12.397</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/n96_s0/F</td>
</tr>
<tr>
<td>12.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_2_s1/CLK</td>
</tr>
<tr>
<td>11.689</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C5[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_4_s1/CLK</td>
</tr>
<tr>
<td>12.023</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R17C5[1][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_4_s1/Q</td>
</tr>
<tr>
<td>12.025</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/n94_s0/I0</td>
</tr>
<tr>
<td>12.397</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/n94_s0/F</td>
</tr>
<tr>
<td>12.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_4_s1/CLK</td>
</tr>
<tr>
<td>11.689</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C5[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_2_s1/CLK</td>
</tr>
<tr>
<td>12.023</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R18C5[0][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_2_s1/Q</td>
</tr>
<tr>
<td>12.025</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/n90_s0/I0</td>
</tr>
<tr>
<td>12.397</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/n90_s0/F</td>
</tr>
<tr>
<td>12.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_2_s1/CLK</td>
</tr>
<tr>
<td>11.689</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C5[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_4_s1/CLK</td>
</tr>
<tr>
<td>12.023</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R18C5[1][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_4_s1/Q</td>
</tr>
<tr>
<td>12.025</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/n88_s0/I0</td>
</tr>
<tr>
<td>12.397</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/n88_s0/F</td>
</tr>
<tr>
<td>12.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_4_s1/CLK</td>
</tr>
<tr>
<td>11.689</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C5[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/cclt_upwad_1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_0_s1/CLK</td>
</tr>
<tr>
<td>12.023</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>4</td>
<td>R16C6[1][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_0_s1/Q</td>
</tr>
<tr>
<td>12.025</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/n74_s0/I2</td>
</tr>
<tr>
<td>12.397</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/n74_s0/F</td>
</tr>
<tr>
<td>12.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_0_s1/CLK</td>
</tr>
<tr>
<td>11.689</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_1_s1/CLK</td>
</tr>
<tr>
<td>12.023</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_1_s1/Q</td>
</tr>
<tr>
<td>12.025</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/n73_s0/I3</td>
</tr>
<tr>
<td>12.397</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/n73_s0/F</td>
</tr>
<tr>
<td>12.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_1_s1/CLK</td>
</tr>
<tr>
<td>11.689</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C6[0][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/lvl_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.397</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.689</td>
</tr>
<tr>
<td class="label">From</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/btfy_cnt_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/btfy_cnt_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>processCounter[2]:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/btfy_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>12.023</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>3</td>
<td>R17C6[1][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/btfy_cnt_4_s1/Q</td>
</tr>
<tr>
<td>12.025</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/n42_s0/I3</td>
</tr>
<tr>
<td>12.397</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td style=" background: #97FFFF;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/n42_s0/F</td>
</tr>
<tr>
<td>12.397</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td style=" font-weight:bold;">fft_inst/fft_top_inst/tf_inst/ctrl_inst/btfy_cnt_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>processCounter[2]</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>197</td>
<td>R5C31[1][A]</td>
<td>processCounter_2_s0/Q</td>
</tr>
<tr>
<td>11.689</td>
<td>1.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/btfy_cnt_4_s1/CLK</td>
</tr>
<tr>
<td>11.689</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R17C6[1][A]</td>
<td>fft_inst/fft_top_inst/tf_inst/ctrl_inst/btfy_cnt_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.689, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.699</td>
<td>3.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.278, 87.734%; tC2Q: 0.458, 12.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.699</td>
<td>3.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C16[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.278, 87.734%; tC2Q: 0.458, 12.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>5.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.699</td>
<td>3.278</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C16[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.278, 87.734%; tC2Q: 0.458, 12.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.210</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.210</td>
<td>2.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C16[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.789, 85.887%; tC2Q: 0.458, 14.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.205</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C16[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C16[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C16[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.785, 85.867%; tC2Q: 0.458, 14.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>16.205</td>
<td>2.785</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C16[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.785, 85.867%; tC2Q: 0.458, 14.133%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.721</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C14[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_0_s5</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 83.385%; tC2Q: 0.458, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.721</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 83.385%; tC2Q: 0.458, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.721</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C14[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 83.385%; tC2Q: 0.458, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.721</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C14[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 83.385%; tC2Q: 0.458, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.721</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C14[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 83.385%; tC2Q: 0.458, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.721</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 83.385%; tC2Q: 0.458, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.721</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C14[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 83.385%; tC2Q: 0.458, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.721</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C14[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 83.385%; tC2Q: 0.458, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.721</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C15[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C15[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C15[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 83.385%; tC2Q: 0.458, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.721</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C14[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 83.385%; tC2Q: 0.458, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.721</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C14[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 83.385%; tC2Q: 0.458, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.721</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C14[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C14[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 83.385%; tC2Q: 0.458, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>15.721</td>
<td>2.300</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C14[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_mem_addr_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.300, 83.385%; tC2Q: 0.458, 16.615%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.904</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.904</td>
<td>1.484</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C18[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.484, 76.400%; tC2Q: 0.458, 23.600%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.770</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.350, 74.649%; tC2Q: 0.458, 25.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.659</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.770</td>
<td>1.350</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.350, 74.649%; tC2Q: 0.458, 25.351%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.766</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.345, 74.585%; tC2Q: 0.458, 25.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.766</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.345, 74.585%; tC2Q: 0.458, 25.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.664</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.766</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>22.429</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>13.420</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>14.766</td>
<td>1.345</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>22.472</td>
<td>2.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>22.429</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C19[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/triger_level_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.490</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.962, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.345, 74.585%; tC2Q: 0.458, 25.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.472, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>52.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>52.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>52.947</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>239</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 60.354%; tC2Q: 0.333, 39.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>52.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>53.231</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>239</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 70.356%; tC2Q: 0.333, 29.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.531</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>53.231</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>52.700</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>tck_pad_i:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>52.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>52.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>53.231</td>
<td>0.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>50.000</td>
<td>50.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>tck_pad_i</td>
</tr>
<tr>
<td>50.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/I</td>
</tr>
<tr>
<td>50.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>IOL11[B]</td>
<td>gw_gao_inst_0/tck_ibuf/O</td>
</tr>
<tr>
<td>50.844</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_pad_i</td>
</tr>
<tr>
<td>51.689</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>239</td>
<td>-</td>
<td>gw_gao_inst_0/u_gw_jtag/tck_o</td>
</tr>
<tr>
<td>52.655</td>
<td>0.966</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0/CLK</td>
</tr>
<tr>
<td>52.685</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
<tr>
<td>52.700</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_tck_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.548</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.791, 70.356%; tC2Q: 0.333, 29.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.689, 63.613%; route: 0.966, 36.387%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.936</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.708</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.708</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 44.611%; tC2Q: 0.333, 55.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.716</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 45.293%; tC2Q: 0.333, 54.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.716</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C17[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_addr_inc_en_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 45.293%; tC2Q: 0.333, 54.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.716</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_zero_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.276, 45.293%; tC2Q: 0.333, 54.707%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.953</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.514, 60.644%; tC2Q: 0.333, 39.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.953</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.514, 60.644%; tC2Q: 0.333, 39.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.953</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C19[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.514, 60.644%; tC2Q: 0.333, 39.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.953</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.953</td>
<td>0.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.514, 60.644%; tC2Q: 0.333, 39.356%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.963</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C19[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 61.102%; tC2Q: 0.333, 38.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.963</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C19[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/trigger_seq_start_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 61.102%; tC2Q: 0.333, 38.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.963</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.963</td>
<td>0.524</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C19[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.524, 61.102%; tC2Q: 0.333, 38.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.972</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.972</td>
<td>0.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_dly_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.532, 61.489%; tC2Q: 0.333, 38.511%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.976</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C17[1][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 61.655%; tC2Q: 0.333, 38.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.976</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_window_sel_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 61.655%; tC2Q: 0.333, 38.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.204</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.976</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.976</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/capture_end_dly_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/capture_end_dly_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 61.655%; tC2Q: 0.333, 38.345%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.208</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.979</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.979</td>
<td>0.540</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/start_reg_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C18[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/start_reg_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.540, 61.820%; tC2Q: 0.333, 38.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.983</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C17[1][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_sep_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.543, 61.983%; tC2Q: 0.333, 38.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.983</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[0][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C17[0][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/match_bitwise_pre_reg_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.543, 61.983%; tC2Q: 0.333, 38.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.983</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C17[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.543, 61.983%; tC2Q: 0.333, 38.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.983</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C17[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.543, 61.983%; tC2Q: 0.333, 38.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.983</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][A]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C17[2][A]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.543, 61.983%; tC2Q: 0.333, 38.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.772</td>
</tr>
<tr>
<td class="label">From</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>inst_1_0_1:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>inst_1_0_1:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.106</td>
<td>2.106</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C19[0][B]</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
<tr>
<td>12.440</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>55</td>
<td>R25C19[0][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/rst_ao_s0/Q</td>
</tr>
<tr>
<td>12.983</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td style=" font-weight:bold;">gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>R27C20[2][B]</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1/CLK</td>
</tr>
<tr>
<td>1.772</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C17[2][B]</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_length_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.350</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.106, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.543, 61.983%; tC2Q: 0.333, 38.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.757, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.545</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.795</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.545</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.795</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_force_triger_syn_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.545</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.795</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/internal_reg_start_syn_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.545</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.795</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_2_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.545</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.795</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/data_reg_1_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.545</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.795</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/capture_loop_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.545</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.795</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_mem_ctrl/mem_mem_0_13_s/CLKA</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.545</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.795</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/u_ao_match_0/trig_dly_in_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.545</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.795</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.545</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.795</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_syn_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>12.962</td>
<td>2.962</td>
<td>tNET</td>
<td>FF</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_syn_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>inst_1_0_1</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>inst_1/counter_6_s0/Q</td>
</tr>
<tr>
<td>21.757</td>
<td>1.757</td>
<td>tNET</td>
<td>RR</td>
<td>gw_gao_inst_0/u_la0_top/rst_ao_syn_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1282</td>
<td>processCounter[8]</td>
<td>-8.555</td>
<td>10.274</td>
</tr>
<tr>
<td>1070</td>
<td>AD_CLK_d</td>
<td>-10.714</td>
<td>1.391</td>
</tr>
<tr>
<td>1030</td>
<td>fft_inst_6_3</td>
<td>3.620</td>
<td>6.863</td>
</tr>
<tr>
<td>517</td>
<td>processCounter[11]</td>
<td>-7.420</td>
<td>7.436</td>
</tr>
<tr>
<td>515</td>
<td>n5_6</td>
<td>1.046</td>
<td>2.651</td>
</tr>
<tr>
<td>258</td>
<td>n312_7</td>
<td>1.268</td>
<td>3.664</td>
</tr>
<tr>
<td>257</td>
<td>recieveADC_12904</td>
<td>-4.886</td>
<td>6.791</td>
</tr>
<tr>
<td>256</td>
<td>recieveADC_12911</td>
<td>-6.657</td>
<td>9.020</td>
</tr>
<tr>
<td>256</td>
<td>recieveADC_12912</td>
<td>-9.246</td>
<td>10.969</td>
</tr>
<tr>
<td>256</td>
<td>recieveADC_12913</td>
<td>-6.784</td>
<td>8.716</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R5C32</td>
<td>84.72%</td>
</tr>
<tr>
<td>R11C13</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C14</td>
<td>84.72%</td>
</tr>
<tr>
<td>R26C19</td>
<td>84.72%</td>
</tr>
<tr>
<td>R12C7</td>
<td>83.33%</td>
</tr>
<tr>
<td>R21C14</td>
<td>83.33%</td>
</tr>
<tr>
<td>R4C14</td>
<td>83.33%</td>
</tr>
<tr>
<td>R8C17</td>
<td>83.33%</td>
</tr>
<tr>
<td>R26C10</td>
<td>83.33%</td>
</tr>
<tr>
<td>R13C13</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
