(c) Copyright 2012-2015 Xilinx, Inc. All Rights Reserved.
#-----------------------------------------------------------
# Tool version  : sds++ 2014.4 20150228
# Start time    : Mon Oct 24 05:28:30 PM CEST 2016
# Command line  : sds++ -Wall -O3 -I../src -c -fmessage-length=0 -MTsrc/madd.o -sds-hw madd madd.cpp -sds-end -MMD -MP -MFsrc/madd.d -MTsrc/madd.d -o src/madd.o ../src/madd.cpp -sds-pf zed
# Log file      : /home/trungnguyen/SDSoC/tutorial/tut_workspace/matrix_mult_lab1/SDRelease/_sds/reports/sds_madd.log
# Journal file  : /home/trungnguyen/SDSoC/tutorial/tut_workspace/matrix_mult_lab1/SDRelease/_sds/reports/sds_madd.jou
# Report file   : /home/trungnguyen/SDSoC/tutorial/tut_workspace/matrix_mult_lab1/SDRelease/_sds/reports/sds_madd.rpt
#-----------------------------------------------------------

High-Level Synthesis
--------------------

  Vivado HLS Report : /home/trungnguyen/SDSoC/tutorial/tut_workspace/matrix_mult_lab1/SDRelease/_sds/vhls/madd/solution/syn/report/madd_csynth.rpt



================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |   5.95|      5.15|        0.74|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1037|  1037|  1038|  1038|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- L_hls_label_0  |  1035|  1035|        13|          1|          1|  1024|    yes   |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|     66|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      2|     324|    424|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     35|
|Register         |        -|      -|     162|     11|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      2|     486|    536|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|   ~0  |   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |               Instance               |               Module              | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |madd_fadd_32ns_32ns_32_9_full_dsp_U1  |madd_fadd_32ns_32ns_32_9_full_dsp  |        0|      2|  324|  424|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+
    |Total                                 |                                   |        0|      2|  324|  424|
    +--------------------------------------+-----------------------------------+---------+-------+-----+-----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_s_fu_166_p2                  |     +    |      0|  0|   6|           6|           1|
    |indvar_flatten_next_fu_146_p2  |     +    |      0|  0|  11|          11|           1|
    |j_1_fu_202_p2                  |     +    |      0|  0|   6|           6|           1|
    |tmp_2_fu_196_p2                |     +    |      0|  0|  10|          10|          10|
    |i_mid2_fu_172_p3               |  Select  |      0|  0|   6|           1|           6|
    |j_mid2_fu_158_p3               |  Select  |      0|  0|   6|           1|           1|
    |exitcond4_fu_152_p2            |   icmp   |      0|  0|   7|           6|           7|
    |exitcond_flatten_fu_140_p2     |   icmp   |      0|  0|  14|          11|          12|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  66|          52|          39|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |C_WEN_A                 |   4|          2|    4|          8|
    |ap_NS_fsm               |   1|          4|    1|          4|
    |ap_reg_ppiten_pp0_it12  |   1|          2|    1|          2|
    |i_phi_fu_117_p4         |   6|          2|    6|         12|
    |i_reg_113               |   6|          2|    6|         12|
    |indvar_flatten_reg_102  |  11|          2|   11|         22|
    |j_reg_124               |   6|          2|    6|         12|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  35|         16|   35|         72|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |A_load_reg_252            |  32|   0|   32|          0|
    |B_load_reg_257            |  32|   0|   32|          0|
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12    |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8     |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9     |   1|   0|    1|          0|
    |exitcond_flatten_reg_213  |   1|   0|    1|          0|
    |i_mid2_reg_222            |   6|   0|    6|          0|
    |i_reg_113                 |   6|   0|    6|          0|
    |indvar_flatten_reg_102    |  11|   0|   11|          0|
    |j_reg_124                 |   6|   0|    6|          0|
    |tmp_2_reg_227             |  10|   0|   10|          0|
    |tmp_3_reg_237             |  10|   0|   64|         54|
    |tmp_4_reg_262             |  32|   0|   32|          0|
    |exitcond_flatten_reg_213  |   0|   1|    1|          0|
    |tmp_3_reg_237             |   0|  10|   64|         54|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 162|  11|  281|        108|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------+-----+-----+------------+--------------+--------------+
| RTL Ports| Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------+-----+-----+------------+--------------+--------------+
|ap_clk    |  in |    1| ap_ctrl_hs |     madd     | return value |
|ap_rst_n  |  in |    1| ap_ctrl_hs |     madd     | return value |
|ap_start  |  in |    1| ap_ctrl_hs |     madd     | return value |
|ap_done   | out |    1| ap_ctrl_hs |     madd     | return value |
|ap_idle   | out |    1| ap_ctrl_hs |     madd     | return value |
|ap_ready  | out |    1| ap_ctrl_hs |     madd     | return value |
|A_Addr_A  | out |   32|    bram    |       A      |     array    |
|A_EN_A    | out |    1|    bram    |       A      |     array    |
|A_WEN_A   | out |    4|    bram    |       A      |     array    |
|A_Din_A   | out |   32|    bram    |       A      |     array    |
|A_Dout_A  |  in |   32|    bram    |       A      |     array    |
|A_Clk_A   | out |    1|    bram    |       A      |     array    |
|A_Rst_A   | out |    1|    bram    |       A      |     array    |
|B_Addr_A  | out |   32|    bram    |       B      |     array    |
|B_EN_A    | out |    1|    bram    |       B      |     array    |
|B_WEN_A   | out |    4|    bram    |       B      |     array    |
|B_Din_A   | out |   32|    bram    |       B      |     array    |
|B_Dout_A  |  in |   32|    bram    |       B      |     array    |
|B_Clk_A   | out |    1|    bram    |       B      |     array    |
|B_Rst_A   | out |    1|    bram    |       B      |     array    |
|C_Addr_A  | out |   32|    bram    |       C      |     array    |
|C_EN_A    | out |    1|    bram    |       C      |     array    |
|C_WEN_A   | out |    4|    bram    |       C      |     array    |
|C_Din_A   | out |   32|    bram    |       C      |     array    |
|C_Dout_A  |  in |   32|    bram    |       C      |     array    |
|C_Clk_A   | out |    1|    bram    |       C      |     array    |
|C_Rst_A   | out |    1|    bram    |       C      |     array    |
+----------+-----+-----+------------+--------------+--------------+

