Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Sat May 30 22:46:24 2015
| Host              : Dtysky running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_1 -file B:/Complex_Mind/FPGA-Imaging-Library/Master/LocalFilter/RankFilter/timing_report.txt
| Design            : RankFifter
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 300 register/latch pins with no clock driven by root clock pin: clk (HIGH)

con_enable_reg[0]/C
con_enable_reg[1]/C
con_enable_reg[2]/C
con_enable_reg[3]/C
genblk4[0].genblk1[1].big_flag_reg[0][1]/C
genblk4[0].genblk1[1].big_flag_reg[1][0]/C
genblk4[0].genblk1[2].big_flag_reg[0][2]/C
genblk4[0].genblk1[2].big_flag_reg[2][0]/C
genblk4[0].genblk1[3].big_flag_reg[0][3]/C
genblk4[0].genblk1[3].big_flag_reg[3][0]/C
genblk4[0].genblk1[4].big_flag_reg[0][4]/C
genblk4[0].genblk1[4].big_flag_reg[4][0]/C
genblk4[0].genblk1[5].big_flag_reg[0][5]/C
genblk4[0].genblk1[5].big_flag_reg[5][0]/C
genblk4[0].genblk1[6].big_flag_reg[0][6]/C
genblk4[0].genblk1[6].big_flag_reg[6][0]/C
genblk4[0].genblk1[7].big_flag_reg[0][7]/C
genblk4[0].genblk1[7].big_flag_reg[7][0]/C
genblk4[0].genblk1[8].big_flag_reg[0][8]/C
genblk4[0].genblk1[8].big_flag_reg[8][0]/C
genblk4[1].genblk1[2].big_flag_reg[1][2]/C
genblk4[1].genblk1[2].big_flag_reg[2][1]/C
genblk4[1].genblk1[3].big_flag_reg[1][3]/C
genblk4[1].genblk1[3].big_flag_reg[3][1]/C
genblk4[1].genblk1[4].big_flag_reg[1][4]/C
genblk4[1].genblk1[4].big_flag_reg[4][1]/C
genblk4[1].genblk1[5].big_flag_reg[1][5]/C
genblk4[1].genblk1[5].big_flag_reg[5][1]/C
genblk4[1].genblk1[6].big_flag_reg[1][6]/C
genblk4[1].genblk1[6].big_flag_reg[6][1]/C
genblk4[1].genblk1[7].big_flag_reg[1][7]/C
genblk4[1].genblk1[7].big_flag_reg[7][1]/C
genblk4[1].genblk1[8].big_flag_reg[1][8]/C
genblk4[1].genblk1[8].big_flag_reg[8][1]/C
genblk4[2].genblk1[3].big_flag_reg[2][3]/C
genblk4[2].genblk1[3].big_flag_reg[3][2]/C
genblk4[2].genblk1[4].big_flag_reg[2][4]/C
genblk4[2].genblk1[4].big_flag_reg[4][2]/C
genblk4[2].genblk1[5].big_flag_reg[2][5]/C
genblk4[2].genblk1[5].big_flag_reg[5][2]/C
genblk4[2].genblk1[6].big_flag_reg[2][6]/C
genblk4[2].genblk1[6].big_flag_reg[6][2]/C
genblk4[2].genblk1[7].big_flag_reg[2][7]/C
genblk4[2].genblk1[7].big_flag_reg[7][2]/C
genblk4[2].genblk1[8].big_flag_reg[2][8]/C
genblk4[2].genblk1[8].big_flag_reg[8][2]/C
genblk4[3].genblk1[4].big_flag_reg[3][4]/C
genblk4[3].genblk1[4].big_flag_reg[4][3]/C
genblk4[3].genblk1[5].big_flag_reg[3][5]/C
genblk4[3].genblk1[5].big_flag_reg[5][3]/C
genblk4[3].genblk1[6].big_flag_reg[3][6]/C
genblk4[3].genblk1[6].big_flag_reg[6][3]/C
genblk4[3].genblk1[7].big_flag_reg[3][7]/C
genblk4[3].genblk1[7].big_flag_reg[7][3]/C
genblk4[3].genblk1[8].big_flag_reg[3][8]/C
genblk4[3].genblk1[8].big_flag_reg[8][3]/C
genblk4[4].genblk1[5].big_flag_reg[4][5]/C
genblk4[4].genblk1[5].big_flag_reg[5][4]/C
genblk4[4].genblk1[6].big_flag_reg[4][6]/C
genblk4[4].genblk1[6].big_flag_reg[6][4]/C
genblk4[4].genblk1[7].big_flag_reg[4][7]/C
genblk4[4].genblk1[7].big_flag_reg[7][4]/C
genblk4[4].genblk1[8].big_flag_reg[4][8]/C
genblk4[4].genblk1[8].big_flag_reg[8][4]/C
genblk4[5].genblk1[6].big_flag_reg[5][6]/C
genblk4[5].genblk1[6].big_flag_reg[6][5]/C
genblk4[5].genblk1[7].big_flag_reg[5][7]/C
genblk4[5].genblk1[7].big_flag_reg[7][5]/C
genblk4[5].genblk1[8].big_flag_reg[5][8]/C
genblk4[5].genblk1[8].big_flag_reg[8][5]/C
genblk4[6].genblk1[7].big_flag_reg[6][7]/C
genblk4[6].genblk1[7].big_flag_reg[7][6]/C
genblk4[6].genblk1[8].big_flag_reg[6][8]/C
genblk4[6].genblk1[8].big_flag_reg[8][6]/C
genblk4[7].genblk1[8].big_flag_reg[7][8]/C
genblk4[7].genblk1[8].big_flag_reg[8][7]/C
pipe[0].pixel[0].genblk1[0].sum_reg[0][0]/C
pipe[0].pixel[0].genblk1[0].sum_reg[0][1]/C
pipe[0].pixel[0].genblk1[0].sum_reg[0][2]/C
pipe[0].pixel[0].genblk1[1].sum_reg[1][0]/C
pipe[0].pixel[1].genblk1[0].sum_reg[0][0]/C
pipe[0].pixel[1].genblk1[0].sum_reg[0][1]/C
pipe[0].pixel[1].genblk1[0].sum_reg[0][2]/C
pipe[0].pixel[1].genblk1[1].sum_reg[1][0]/C
pipe[0].pixel[2].genblk1[0].sum_reg[0][0]/C
pipe[0].pixel[2].genblk1[0].sum_reg[0][1]/C
pipe[0].pixel[2].genblk1[0].sum_reg[0][2]/C
pipe[0].pixel[2].genblk1[1].sum_reg[1][0]/C
pipe[0].pixel[3].genblk1[0].sum_reg[0][0]/C
pipe[0].pixel[3].genblk1[0].sum_reg[0][1]/C
pipe[0].pixel[3].genblk1[0].sum_reg[0][2]/C
pipe[0].pixel[3].genblk1[1].sum_reg[1][0]/C
pipe[0].pixel[4].genblk1[0].sum_reg[0][0]/C
pipe[0].pixel[4].genblk1[0].sum_reg[0][1]/C
pipe[0].pixel[4].genblk1[0].sum_reg[0][2]/C
pipe[0].pixel[4].genblk1[1].sum_reg[1][0]/C
pipe[0].pixel[5].genblk1[0].sum_reg[0][0]/C
pipe[0].pixel[5].genblk1[0].sum_reg[0][1]/C
pipe[0].pixel[5].genblk1[0].sum_reg[0][2]/C
pipe[0].pixel[5].genblk1[1].sum_reg[1][0]/C
pipe[0].pixel[6].genblk1[0].sum_reg[0][0]/C
pipe[0].pixel[6].genblk1[0].sum_reg[0][1]/C
pipe[0].pixel[6].genblk1[0].sum_reg[0][2]/C
pipe[0].pixel[6].genblk1[1].sum_reg[1][0]/C
pipe[0].pixel[7].genblk1[0].sum_reg[0][0]/C
pipe[0].pixel[7].genblk1[0].sum_reg[0][1]/C
pipe[0].pixel[7].genblk1[0].sum_reg[0][2]/C
pipe[0].pixel[7].genblk1[1].sum_reg[1][0]/C
pipe[0].pixel[8].genblk1[0].sum_reg[0][0]/C
pipe[0].pixel[8].genblk1[0].sum_reg[0][1]/C
pipe[0].pixel[8].genblk1[0].sum_reg[0][2]/C
pipe[0].pixel[8].genblk1[0].sum_reg[0][3]/C
pipe[1].pixel[0].genblk1[0].sum_reg[0][0]/C
pipe[1].pixel[0].genblk1[0].sum_reg[0][1]/C
pipe[1].pixel[0].genblk1[0].sum_reg[0][2]/C
pipe[1].pixel[0].genblk1[0].sum_reg[0][3]/C
pipe[1].pixel[1].genblk1[0].sum_reg[0][0]/C
pipe[1].pixel[1].genblk1[0].sum_reg[0][1]/C
pipe[1].pixel[1].genblk1[0].sum_reg[0][2]/C
pipe[1].pixel[1].genblk1[0].sum_reg[0][3]/C
pipe[1].pixel[2].genblk1[0].sum_reg[0][0]/C
pipe[1].pixel[2].genblk1[0].sum_reg[0][1]/C
pipe[1].pixel[2].genblk1[0].sum_reg[0][2]/C
pipe[1].pixel[2].genblk1[0].sum_reg[0][3]/C
pipe[1].pixel[3].genblk1[0].sum_reg[0][0]/C
pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
pipe[1].pixel[3].genblk1[0].sum_reg[0][2]/C
pipe[1].pixel[3].genblk1[0].sum_reg[0][3]/C
pipe[1].pixel[4].genblk1[0].sum_reg[0][0]/C
pipe[1].pixel[4].genblk1[0].sum_reg[0][1]/C
pipe[1].pixel[4].genblk1[0].sum_reg[0][2]/C
pipe[1].pixel[4].genblk1[0].sum_reg[0][3]/C
pipe[1].pixel[5].genblk1[0].sum_reg[0][0]/C
pipe[1].pixel[5].genblk1[0].sum_reg[0][1]/C
pipe[1].pixel[5].genblk1[0].sum_reg[0][2]/C
pipe[1].pixel[5].genblk1[0].sum_reg[0][3]/C
pipe[1].pixel[6].genblk1[0].sum_reg[0][0]/C
pipe[1].pixel[6].genblk1[0].sum_reg[0][1]/C
pipe[1].pixel[6].genblk1[0].sum_reg[0][2]/C
pipe[1].pixel[6].genblk1[0].sum_reg[0][3]/C
pipe[1].pixel[7].genblk1[0].sum_reg[0][0]/C
pipe[1].pixel[7].genblk1[0].sum_reg[0][1]/C
pipe[1].pixel[7].genblk1[0].sum_reg[0][2]/C
pipe[1].pixel[7].genblk1[0].sum_reg[0][3]/C
pipe[1].pixel[8].genblk1[0].sum_reg[0][0]/C
pipe[1].pixel[8].genblk1[0].sum_reg[0][1]/C
pipe[1].pixel[8].genblk1[0].sum_reg[0][2]/C
pipe[1].pixel[8].genblk1[0].sum_reg[0][3]/C
pipemode.buffer[2].(null)[0].b_reg[0][0]_srl3/CLK
pipemode.buffer[2].(null)[0].b_reg[0][1]_srl3/CLK
pipemode.buffer[2].(null)[0].b_reg[0][2]_srl3/CLK
pipemode.buffer[2].(null)[0].b_reg[0][3]_srl3/CLK
pipemode.buffer[2].(null)[0].b_reg[0][4]_srl3/CLK
pipemode.buffer[2].(null)[0].b_reg[0][5]_srl3/CLK
pipemode.buffer[2].(null)[0].b_reg[0][6]_srl3/CLK
pipemode.buffer[2].(null)[0].b_reg[0][7]_srl3/CLK
pipemode.buffer[2].(null)[1].b_reg[1][0]_srl3/CLK
pipemode.buffer[2].(null)[1].b_reg[1][1]_srl3/CLK
pipemode.buffer[2].(null)[1].b_reg[1][2]_srl3/CLK
pipemode.buffer[2].(null)[1].b_reg[1][3]_srl3/CLK
pipemode.buffer[2].(null)[1].b_reg[1][4]_srl3/CLK
pipemode.buffer[2].(null)[1].b_reg[1][5]_srl3/CLK
pipemode.buffer[2].(null)[1].b_reg[1][6]_srl3/CLK
pipemode.buffer[2].(null)[1].b_reg[1][7]_srl3/CLK
pipemode.buffer[2].(null)[2].b_reg[2][0]_srl3/CLK
pipemode.buffer[2].(null)[2].b_reg[2][1]_srl3/CLK
pipemode.buffer[2].(null)[2].b_reg[2][2]_srl3/CLK
pipemode.buffer[2].(null)[2].b_reg[2][3]_srl3/CLK
pipemode.buffer[2].(null)[2].b_reg[2][4]_srl3/CLK
pipemode.buffer[2].(null)[2].b_reg[2][5]_srl3/CLK
pipemode.buffer[2].(null)[2].b_reg[2][6]_srl3/CLK
pipemode.buffer[2].(null)[2].b_reg[2][7]_srl3/CLK
pipemode.buffer[2].(null)[3].b_reg[3][0]_srl3/CLK
pipemode.buffer[2].(null)[3].b_reg[3][1]_srl3/CLK
pipemode.buffer[2].(null)[3].b_reg[3][2]_srl3/CLK
pipemode.buffer[2].(null)[3].b_reg[3][3]_srl3/CLK
pipemode.buffer[2].(null)[3].b_reg[3][4]_srl3/CLK
pipemode.buffer[2].(null)[3].b_reg[3][5]_srl3/CLK
pipemode.buffer[2].(null)[3].b_reg[3][6]_srl3/CLK
pipemode.buffer[2].(null)[3].b_reg[3][7]_srl3/CLK
pipemode.buffer[2].(null)[4].b_reg[4][0]_srl3/CLK
pipemode.buffer[2].(null)[4].b_reg[4][1]_srl3/CLK
pipemode.buffer[2].(null)[4].b_reg[4][2]_srl3/CLK
pipemode.buffer[2].(null)[4].b_reg[4][3]_srl3/CLK
pipemode.buffer[2].(null)[4].b_reg[4][4]_srl3/CLK
pipemode.buffer[2].(null)[4].b_reg[4][5]_srl3/CLK
pipemode.buffer[2].(null)[4].b_reg[4][6]_srl3/CLK
pipemode.buffer[2].(null)[4].b_reg[4][7]_srl3/CLK
pipemode.buffer[2].(null)[5].b_reg[5][0]_srl3/CLK
pipemode.buffer[2].(null)[5].b_reg[5][1]_srl3/CLK
pipemode.buffer[2].(null)[5].b_reg[5][2]_srl3/CLK
pipemode.buffer[2].(null)[5].b_reg[5][3]_srl3/CLK
pipemode.buffer[2].(null)[5].b_reg[5][4]_srl3/CLK
pipemode.buffer[2].(null)[5].b_reg[5][5]_srl3/CLK
pipemode.buffer[2].(null)[5].b_reg[5][6]_srl3/CLK
pipemode.buffer[2].(null)[5].b_reg[5][7]_srl3/CLK
pipemode.buffer[2].(null)[6].b_reg[6][0]_srl3/CLK
pipemode.buffer[2].(null)[6].b_reg[6][1]_srl3/CLK
pipemode.buffer[2].(null)[6].b_reg[6][2]_srl3/CLK
pipemode.buffer[2].(null)[6].b_reg[6][3]_srl3/CLK
pipemode.buffer[2].(null)[6].b_reg[6][4]_srl3/CLK
pipemode.buffer[2].(null)[6].b_reg[6][5]_srl3/CLK
pipemode.buffer[2].(null)[6].b_reg[6][6]_srl3/CLK
pipemode.buffer[2].(null)[6].b_reg[6][7]_srl3/CLK
pipemode.buffer[2].(null)[7].b_reg[7][0]_srl3/CLK
pipemode.buffer[2].(null)[7].b_reg[7][1]_srl3/CLK
pipemode.buffer[2].(null)[7].b_reg[7][2]_srl3/CLK
pipemode.buffer[2].(null)[7].b_reg[7][3]_srl3/CLK
pipemode.buffer[2].(null)[7].b_reg[7][4]_srl3/CLK
pipemode.buffer[2].(null)[7].b_reg[7][5]_srl3/CLK
pipemode.buffer[2].(null)[7].b_reg[7][6]_srl3/CLK
pipemode.buffer[2].(null)[7].b_reg[7][7]_srl3/CLK
pipemode.buffer[2].(null)[8].b_reg[8][0]_srl3/CLK
pipemode.buffer[2].(null)[8].b_reg[8][1]_srl3/CLK
pipemode.buffer[2].(null)[8].b_reg[8][2]_srl3/CLK
pipemode.buffer[2].(null)[8].b_reg[8][3]_srl3/CLK
pipemode.buffer[2].(null)[8].b_reg[8][4]_srl3/CLK
pipemode.buffer[2].(null)[8].b_reg[8][5]_srl3/CLK
pipemode.buffer[2].(null)[8].b_reg[8][6]_srl3/CLK
pipemode.buffer[2].(null)[8].b_reg[8][7]_srl3/CLK
pipemode.buffer[3].(null)[0].b_reg[0][0]/C
pipemode.buffer[3].(null)[0].b_reg[0][1]/C
pipemode.buffer[3].(null)[0].b_reg[0][2]/C
pipemode.buffer[3].(null)[0].b_reg[0][3]/C
pipemode.buffer[3].(null)[0].b_reg[0][4]/C
pipemode.buffer[3].(null)[0].b_reg[0][5]/C
pipemode.buffer[3].(null)[0].b_reg[0][6]/C
pipemode.buffer[3].(null)[0].b_reg[0][7]/C
pipemode.buffer[3].(null)[1].b_reg[1][0]/C
pipemode.buffer[3].(null)[1].b_reg[1][1]/C
pipemode.buffer[3].(null)[1].b_reg[1][2]/C
pipemode.buffer[3].(null)[1].b_reg[1][3]/C
pipemode.buffer[3].(null)[1].b_reg[1][4]/C
pipemode.buffer[3].(null)[1].b_reg[1][5]/C
pipemode.buffer[3].(null)[1].b_reg[1][6]/C
pipemode.buffer[3].(null)[1].b_reg[1][7]/C
pipemode.buffer[3].(null)[2].b_reg[2][0]/C
pipemode.buffer[3].(null)[2].b_reg[2][1]/C
pipemode.buffer[3].(null)[2].b_reg[2][2]/C
pipemode.buffer[3].(null)[2].b_reg[2][3]/C
pipemode.buffer[3].(null)[2].b_reg[2][4]/C
pipemode.buffer[3].(null)[2].b_reg[2][5]/C
pipemode.buffer[3].(null)[2].b_reg[2][6]/C
pipemode.buffer[3].(null)[2].b_reg[2][7]/C
pipemode.buffer[3].(null)[3].b_reg[3][0]/C
pipemode.buffer[3].(null)[3].b_reg[3][1]/C
pipemode.buffer[3].(null)[3].b_reg[3][2]/C
pipemode.buffer[3].(null)[3].b_reg[3][3]/C
pipemode.buffer[3].(null)[3].b_reg[3][4]/C
pipemode.buffer[3].(null)[3].b_reg[3][5]/C
pipemode.buffer[3].(null)[3].b_reg[3][6]/C
pipemode.buffer[3].(null)[3].b_reg[3][7]/C
pipemode.buffer[3].(null)[4].b_reg[4][0]/C
pipemode.buffer[3].(null)[4].b_reg[4][1]/C
pipemode.buffer[3].(null)[4].b_reg[4][2]/C
pipemode.buffer[3].(null)[4].b_reg[4][3]/C
pipemode.buffer[3].(null)[4].b_reg[4][4]/C
pipemode.buffer[3].(null)[4].b_reg[4][5]/C
pipemode.buffer[3].(null)[4].b_reg[4][6]/C
pipemode.buffer[3].(null)[4].b_reg[4][7]/C
pipemode.buffer[3].(null)[5].b_reg[5][0]/C
pipemode.buffer[3].(null)[5].b_reg[5][1]/C
pipemode.buffer[3].(null)[5].b_reg[5][2]/C
pipemode.buffer[3].(null)[5].b_reg[5][3]/C
pipemode.buffer[3].(null)[5].b_reg[5][4]/C
pipemode.buffer[3].(null)[5].b_reg[5][5]/C
pipemode.buffer[3].(null)[5].b_reg[5][6]/C
pipemode.buffer[3].(null)[5].b_reg[5][7]/C
pipemode.buffer[3].(null)[6].b_reg[6][0]/C
pipemode.buffer[3].(null)[6].b_reg[6][1]/C
pipemode.buffer[3].(null)[6].b_reg[6][2]/C
pipemode.buffer[3].(null)[6].b_reg[6][3]/C
pipemode.buffer[3].(null)[6].b_reg[6][4]/C
pipemode.buffer[3].(null)[6].b_reg[6][5]/C
pipemode.buffer[3].(null)[6].b_reg[6][6]/C
pipemode.buffer[3].(null)[6].b_reg[6][7]/C
pipemode.buffer[3].(null)[7].b_reg[7][0]/C
pipemode.buffer[3].(null)[7].b_reg[7][1]/C
pipemode.buffer[3].(null)[7].b_reg[7][2]/C
pipemode.buffer[3].(null)[7].b_reg[7][3]/C
pipemode.buffer[3].(null)[7].b_reg[7][4]/C
pipemode.buffer[3].(null)[7].b_reg[7][5]/C
pipemode.buffer[3].(null)[7].b_reg[7][6]/C
pipemode.buffer[3].(null)[7].b_reg[7][7]/C
pipemode.buffer[3].(null)[8].b_reg[8][0]/C
pipemode.buffer[3].(null)[8].b_reg[8][1]/C
pipemode.buffer[3].(null)[8].b_reg[8][2]/C
pipemode.buffer[3].(null)[8].b_reg[8][3]/C
pipemode.buffer[3].(null)[8].b_reg[8][4]/C
pipemode.buffer[3].(null)[8].b_reg[8][5]/C
pipemode.buffer[3].(null)[8].b_reg[8][6]/C
pipemode.buffer[3].(null)[8].b_reg[8][7]/C
reg_out_data_reg[0]/C
reg_out_data_reg[1]/C
reg_out_data_reg[2]/C
reg_out_data_reg[3]/C
reg_out_data_reg[4]/C
reg_out_data_reg[5]/C
reg_out_data_reg[6]/C
reg_out_data_reg[7]/C


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 304 pins that are not constrained for maximum delay. (HIGH)

con_enable_reg[0]/CLR
con_enable_reg[0]/D
con_enable_reg[1]/CLR
con_enable_reg[1]/D
con_enable_reg[2]/CLR
con_enable_reg[2]/D
con_enable_reg[3]/CLR
con_enable_reg[3]/D
genblk4[0].genblk1[1].big_flag_reg[0][1]/D
genblk4[0].genblk1[1].big_flag_reg[1][0]/D
genblk4[0].genblk1[2].big_flag_reg[0][2]/D
genblk4[0].genblk1[2].big_flag_reg[2][0]/D
genblk4[0].genblk1[3].big_flag_reg[0][3]/D
genblk4[0].genblk1[3].big_flag_reg[3][0]/D
genblk4[0].genblk1[4].big_flag_reg[0][4]/D
genblk4[0].genblk1[4].big_flag_reg[4][0]/D
genblk4[0].genblk1[5].big_flag_reg[0][5]/D
genblk4[0].genblk1[5].big_flag_reg[5][0]/D
genblk4[0].genblk1[6].big_flag_reg[0][6]/D
genblk4[0].genblk1[6].big_flag_reg[6][0]/D
genblk4[0].genblk1[7].big_flag_reg[0][7]/D
genblk4[0].genblk1[7].big_flag_reg[7][0]/D
genblk4[0].genblk1[8].big_flag_reg[0][8]/D
genblk4[0].genblk1[8].big_flag_reg[8][0]/D
genblk4[1].genblk1[2].big_flag_reg[1][2]/D
genblk4[1].genblk1[2].big_flag_reg[2][1]/D
genblk4[1].genblk1[3].big_flag_reg[1][3]/D
genblk4[1].genblk1[3].big_flag_reg[3][1]/D
genblk4[1].genblk1[4].big_flag_reg[1][4]/D
genblk4[1].genblk1[4].big_flag_reg[4][1]/D
genblk4[1].genblk1[5].big_flag_reg[1][5]/D
genblk4[1].genblk1[5].big_flag_reg[5][1]/D
genblk4[1].genblk1[6].big_flag_reg[1][6]/D
genblk4[1].genblk1[6].big_flag_reg[6][1]/D
genblk4[1].genblk1[7].big_flag_reg[1][7]/D
genblk4[1].genblk1[7].big_flag_reg[7][1]/D
genblk4[1].genblk1[8].big_flag_reg[1][8]/D
genblk4[1].genblk1[8].big_flag_reg[8][1]/D
genblk4[2].genblk1[3].big_flag_reg[2][3]/D
genblk4[2].genblk1[3].big_flag_reg[3][2]/D
genblk4[2].genblk1[4].big_flag_reg[2][4]/D
genblk4[2].genblk1[4].big_flag_reg[4][2]/D
genblk4[2].genblk1[5].big_flag_reg[2][5]/D
genblk4[2].genblk1[5].big_flag_reg[5][2]/D
genblk4[2].genblk1[6].big_flag_reg[2][6]/D
genblk4[2].genblk1[6].big_flag_reg[6][2]/D
genblk4[2].genblk1[7].big_flag_reg[2][7]/D
genblk4[2].genblk1[7].big_flag_reg[7][2]/D
genblk4[2].genblk1[8].big_flag_reg[2][8]/D
genblk4[2].genblk1[8].big_flag_reg[8][2]/D
genblk4[3].genblk1[4].big_flag_reg[3][4]/D
genblk4[3].genblk1[4].big_flag_reg[4][3]/D
genblk4[3].genblk1[5].big_flag_reg[3][5]/D
genblk4[3].genblk1[5].big_flag_reg[5][3]/D
genblk4[3].genblk1[6].big_flag_reg[3][6]/D
genblk4[3].genblk1[6].big_flag_reg[6][3]/D
genblk4[3].genblk1[7].big_flag_reg[3][7]/D
genblk4[3].genblk1[7].big_flag_reg[7][3]/D
genblk4[3].genblk1[8].big_flag_reg[3][8]/D
genblk4[3].genblk1[8].big_flag_reg[8][3]/D
genblk4[4].genblk1[5].big_flag_reg[4][5]/D
genblk4[4].genblk1[5].big_flag_reg[5][4]/D
genblk4[4].genblk1[6].big_flag_reg[4][6]/D
genblk4[4].genblk1[6].big_flag_reg[6][4]/D
genblk4[4].genblk1[7].big_flag_reg[4][7]/D
genblk4[4].genblk1[7].big_flag_reg[7][4]/D
genblk4[4].genblk1[8].big_flag_reg[4][8]/D
genblk4[4].genblk1[8].big_flag_reg[8][4]/D
genblk4[5].genblk1[6].big_flag_reg[5][6]/D
genblk4[5].genblk1[6].big_flag_reg[6][5]/D
genblk4[5].genblk1[7].big_flag_reg[5][7]/D
genblk4[5].genblk1[7].big_flag_reg[7][5]/D
genblk4[5].genblk1[8].big_flag_reg[5][8]/D
genblk4[5].genblk1[8].big_flag_reg[8][5]/D
genblk4[6].genblk1[7].big_flag_reg[6][7]/D
genblk4[6].genblk1[7].big_flag_reg[7][6]/D
genblk4[6].genblk1[8].big_flag_reg[6][8]/D
genblk4[6].genblk1[8].big_flag_reg[8][6]/D
genblk4[7].genblk1[8].big_flag_reg[7][8]/D
genblk4[7].genblk1[8].big_flag_reg[8][7]/D
pipe[0].pixel[0].genblk1[0].sum_reg[0][0]/D
pipe[0].pixel[0].genblk1[0].sum_reg[0][1]/D
pipe[0].pixel[0].genblk1[0].sum_reg[0][2]/D
pipe[0].pixel[0].genblk1[1].sum_reg[1][0]/D
pipe[0].pixel[1].genblk1[0].sum_reg[0][0]/D
pipe[0].pixel[1].genblk1[0].sum_reg[0][1]/D
pipe[0].pixel[1].genblk1[0].sum_reg[0][2]/D
pipe[0].pixel[1].genblk1[1].sum_reg[1][0]/D
pipe[0].pixel[2].genblk1[0].sum_reg[0][0]/D
pipe[0].pixel[2].genblk1[0].sum_reg[0][1]/D
pipe[0].pixel[2].genblk1[0].sum_reg[0][2]/D
pipe[0].pixel[2].genblk1[1].sum_reg[1][0]/D
pipe[0].pixel[3].genblk1[0].sum_reg[0][0]/D
pipe[0].pixel[3].genblk1[0].sum_reg[0][1]/D
pipe[0].pixel[3].genblk1[0].sum_reg[0][2]/D
pipe[0].pixel[3].genblk1[1].sum_reg[1][0]/D
pipe[0].pixel[4].genblk1[0].sum_reg[0][0]/D
pipe[0].pixel[4].genblk1[0].sum_reg[0][1]/D
pipe[0].pixel[4].genblk1[0].sum_reg[0][2]/D
pipe[0].pixel[4].genblk1[1].sum_reg[1][0]/D
pipe[0].pixel[5].genblk1[0].sum_reg[0][0]/D
pipe[0].pixel[5].genblk1[0].sum_reg[0][1]/D
pipe[0].pixel[5].genblk1[0].sum_reg[0][2]/D
pipe[0].pixel[5].genblk1[1].sum_reg[1][0]/D
pipe[0].pixel[6].genblk1[0].sum_reg[0][0]/D
pipe[0].pixel[6].genblk1[0].sum_reg[0][1]/D
pipe[0].pixel[6].genblk1[0].sum_reg[0][2]/D
pipe[0].pixel[6].genblk1[1].sum_reg[1][0]/D
pipe[0].pixel[7].genblk1[0].sum_reg[0][0]/D
pipe[0].pixel[7].genblk1[0].sum_reg[0][1]/D
pipe[0].pixel[7].genblk1[0].sum_reg[0][2]/D
pipe[0].pixel[7].genblk1[1].sum_reg[1][0]/D
pipe[0].pixel[8].genblk1[0].sum_reg[0][0]/D
pipe[0].pixel[8].genblk1[0].sum_reg[0][1]/D
pipe[0].pixel[8].genblk1[0].sum_reg[0][2]/D
pipe[0].pixel[8].genblk1[0].sum_reg[0][3]/D
pipe[1].pixel[0].genblk1[0].sum_reg[0][0]/D
pipe[1].pixel[0].genblk1[0].sum_reg[0][1]/D
pipe[1].pixel[0].genblk1[0].sum_reg[0][2]/D
pipe[1].pixel[0].genblk1[0].sum_reg[0][3]/D
pipe[1].pixel[1].genblk1[0].sum_reg[0][0]/D
pipe[1].pixel[1].genblk1[0].sum_reg[0][1]/D
pipe[1].pixel[1].genblk1[0].sum_reg[0][2]/D
pipe[1].pixel[1].genblk1[0].sum_reg[0][3]/D
pipe[1].pixel[2].genblk1[0].sum_reg[0][0]/D
pipe[1].pixel[2].genblk1[0].sum_reg[0][1]/D
pipe[1].pixel[2].genblk1[0].sum_reg[0][2]/D
pipe[1].pixel[2].genblk1[0].sum_reg[0][3]/D
pipe[1].pixel[3].genblk1[0].sum_reg[0][0]/D
pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/D
pipe[1].pixel[3].genblk1[0].sum_reg[0][2]/D
pipe[1].pixel[3].genblk1[0].sum_reg[0][3]/D
pipe[1].pixel[4].genblk1[0].sum_reg[0][0]/D
pipe[1].pixel[4].genblk1[0].sum_reg[0][1]/D
pipe[1].pixel[4].genblk1[0].sum_reg[0][2]/D
pipe[1].pixel[4].genblk1[0].sum_reg[0][3]/D
pipe[1].pixel[5].genblk1[0].sum_reg[0][0]/D
pipe[1].pixel[5].genblk1[0].sum_reg[0][1]/D
pipe[1].pixel[5].genblk1[0].sum_reg[0][2]/D
pipe[1].pixel[5].genblk1[0].sum_reg[0][3]/D
pipe[1].pixel[6].genblk1[0].sum_reg[0][0]/D
pipe[1].pixel[6].genblk1[0].sum_reg[0][1]/D
pipe[1].pixel[6].genblk1[0].sum_reg[0][2]/D
pipe[1].pixel[6].genblk1[0].sum_reg[0][3]/D
pipe[1].pixel[7].genblk1[0].sum_reg[0][0]/D
pipe[1].pixel[7].genblk1[0].sum_reg[0][1]/D
pipe[1].pixel[7].genblk1[0].sum_reg[0][2]/D
pipe[1].pixel[7].genblk1[0].sum_reg[0][3]/D
pipe[1].pixel[8].genblk1[0].sum_reg[0][0]/D
pipe[1].pixel[8].genblk1[0].sum_reg[0][1]/D
pipe[1].pixel[8].genblk1[0].sum_reg[0][2]/D
pipe[1].pixel[8].genblk1[0].sum_reg[0][3]/D
pipemode.buffer[2].(null)[0].b_reg[0][0]_srl3/D
pipemode.buffer[2].(null)[0].b_reg[0][1]_srl3/D
pipemode.buffer[2].(null)[0].b_reg[0][2]_srl3/D
pipemode.buffer[2].(null)[0].b_reg[0][3]_srl3/D
pipemode.buffer[2].(null)[0].b_reg[0][4]_srl3/D
pipemode.buffer[2].(null)[0].b_reg[0][5]_srl3/D
pipemode.buffer[2].(null)[0].b_reg[0][6]_srl3/D
pipemode.buffer[2].(null)[0].b_reg[0][7]_srl3/D
pipemode.buffer[2].(null)[1].b_reg[1][0]_srl3/D
pipemode.buffer[2].(null)[1].b_reg[1][1]_srl3/D
pipemode.buffer[2].(null)[1].b_reg[1][2]_srl3/D
pipemode.buffer[2].(null)[1].b_reg[1][3]_srl3/D
pipemode.buffer[2].(null)[1].b_reg[1][4]_srl3/D
pipemode.buffer[2].(null)[1].b_reg[1][5]_srl3/D
pipemode.buffer[2].(null)[1].b_reg[1][6]_srl3/D
pipemode.buffer[2].(null)[1].b_reg[1][7]_srl3/D
pipemode.buffer[2].(null)[2].b_reg[2][0]_srl3/D
pipemode.buffer[2].(null)[2].b_reg[2][1]_srl3/D
pipemode.buffer[2].(null)[2].b_reg[2][2]_srl3/D
pipemode.buffer[2].(null)[2].b_reg[2][3]_srl3/D
pipemode.buffer[2].(null)[2].b_reg[2][4]_srl3/D
pipemode.buffer[2].(null)[2].b_reg[2][5]_srl3/D
pipemode.buffer[2].(null)[2].b_reg[2][6]_srl3/D
pipemode.buffer[2].(null)[2].b_reg[2][7]_srl3/D
pipemode.buffer[2].(null)[3].b_reg[3][0]_srl3/D
pipemode.buffer[2].(null)[3].b_reg[3][1]_srl3/D
pipemode.buffer[2].(null)[3].b_reg[3][2]_srl3/D
pipemode.buffer[2].(null)[3].b_reg[3][3]_srl3/D
pipemode.buffer[2].(null)[3].b_reg[3][4]_srl3/D
pipemode.buffer[2].(null)[3].b_reg[3][5]_srl3/D
pipemode.buffer[2].(null)[3].b_reg[3][6]_srl3/D
pipemode.buffer[2].(null)[3].b_reg[3][7]_srl3/D
pipemode.buffer[2].(null)[4].b_reg[4][0]_srl3/D
pipemode.buffer[2].(null)[4].b_reg[4][1]_srl3/D
pipemode.buffer[2].(null)[4].b_reg[4][2]_srl3/D
pipemode.buffer[2].(null)[4].b_reg[4][3]_srl3/D
pipemode.buffer[2].(null)[4].b_reg[4][4]_srl3/D
pipemode.buffer[2].(null)[4].b_reg[4][5]_srl3/D
pipemode.buffer[2].(null)[4].b_reg[4][6]_srl3/D
pipemode.buffer[2].(null)[4].b_reg[4][7]_srl3/D
pipemode.buffer[2].(null)[5].b_reg[5][0]_srl3/D
pipemode.buffer[2].(null)[5].b_reg[5][1]_srl3/D
pipemode.buffer[2].(null)[5].b_reg[5][2]_srl3/D
pipemode.buffer[2].(null)[5].b_reg[5][3]_srl3/D
pipemode.buffer[2].(null)[5].b_reg[5][4]_srl3/D
pipemode.buffer[2].(null)[5].b_reg[5][5]_srl3/D
pipemode.buffer[2].(null)[5].b_reg[5][6]_srl3/D
pipemode.buffer[2].(null)[5].b_reg[5][7]_srl3/D
pipemode.buffer[2].(null)[6].b_reg[6][0]_srl3/D
pipemode.buffer[2].(null)[6].b_reg[6][1]_srl3/D
pipemode.buffer[2].(null)[6].b_reg[6][2]_srl3/D
pipemode.buffer[2].(null)[6].b_reg[6][3]_srl3/D
pipemode.buffer[2].(null)[6].b_reg[6][4]_srl3/D
pipemode.buffer[2].(null)[6].b_reg[6][5]_srl3/D
pipemode.buffer[2].(null)[6].b_reg[6][6]_srl3/D
pipemode.buffer[2].(null)[6].b_reg[6][7]_srl3/D
pipemode.buffer[2].(null)[7].b_reg[7][0]_srl3/D
pipemode.buffer[2].(null)[7].b_reg[7][1]_srl3/D
pipemode.buffer[2].(null)[7].b_reg[7][2]_srl3/D
pipemode.buffer[2].(null)[7].b_reg[7][3]_srl3/D
pipemode.buffer[2].(null)[7].b_reg[7][4]_srl3/D
pipemode.buffer[2].(null)[7].b_reg[7][5]_srl3/D
pipemode.buffer[2].(null)[7].b_reg[7][6]_srl3/D
pipemode.buffer[2].(null)[7].b_reg[7][7]_srl3/D
pipemode.buffer[2].(null)[8].b_reg[8][0]_srl3/D
pipemode.buffer[2].(null)[8].b_reg[8][1]_srl3/D
pipemode.buffer[2].(null)[8].b_reg[8][2]_srl3/D
pipemode.buffer[2].(null)[8].b_reg[8][3]_srl3/D
pipemode.buffer[2].(null)[8].b_reg[8][4]_srl3/D
pipemode.buffer[2].(null)[8].b_reg[8][5]_srl3/D
pipemode.buffer[2].(null)[8].b_reg[8][6]_srl3/D
pipemode.buffer[2].(null)[8].b_reg[8][7]_srl3/D
pipemode.buffer[3].(null)[0].b_reg[0][0]/D
pipemode.buffer[3].(null)[0].b_reg[0][1]/D
pipemode.buffer[3].(null)[0].b_reg[0][2]/D
pipemode.buffer[3].(null)[0].b_reg[0][3]/D
pipemode.buffer[3].(null)[0].b_reg[0][4]/D
pipemode.buffer[3].(null)[0].b_reg[0][5]/D
pipemode.buffer[3].(null)[0].b_reg[0][6]/D
pipemode.buffer[3].(null)[0].b_reg[0][7]/D
pipemode.buffer[3].(null)[1].b_reg[1][0]/D
pipemode.buffer[3].(null)[1].b_reg[1][1]/D
pipemode.buffer[3].(null)[1].b_reg[1][2]/D
pipemode.buffer[3].(null)[1].b_reg[1][3]/D
pipemode.buffer[3].(null)[1].b_reg[1][4]/D
pipemode.buffer[3].(null)[1].b_reg[1][5]/D
pipemode.buffer[3].(null)[1].b_reg[1][6]/D
pipemode.buffer[3].(null)[1].b_reg[1][7]/D
pipemode.buffer[3].(null)[2].b_reg[2][0]/D
pipemode.buffer[3].(null)[2].b_reg[2][1]/D
pipemode.buffer[3].(null)[2].b_reg[2][2]/D
pipemode.buffer[3].(null)[2].b_reg[2][3]/D
pipemode.buffer[3].(null)[2].b_reg[2][4]/D
pipemode.buffer[3].(null)[2].b_reg[2][5]/D
pipemode.buffer[3].(null)[2].b_reg[2][6]/D
pipemode.buffer[3].(null)[2].b_reg[2][7]/D
pipemode.buffer[3].(null)[3].b_reg[3][0]/D
pipemode.buffer[3].(null)[3].b_reg[3][1]/D
pipemode.buffer[3].(null)[3].b_reg[3][2]/D
pipemode.buffer[3].(null)[3].b_reg[3][3]/D
pipemode.buffer[3].(null)[3].b_reg[3][4]/D
pipemode.buffer[3].(null)[3].b_reg[3][5]/D
pipemode.buffer[3].(null)[3].b_reg[3][6]/D
pipemode.buffer[3].(null)[3].b_reg[3][7]/D
pipemode.buffer[3].(null)[4].b_reg[4][0]/D
pipemode.buffer[3].(null)[4].b_reg[4][1]/D
pipemode.buffer[3].(null)[4].b_reg[4][2]/D
pipemode.buffer[3].(null)[4].b_reg[4][3]/D
pipemode.buffer[3].(null)[4].b_reg[4][4]/D
pipemode.buffer[3].(null)[4].b_reg[4][5]/D
pipemode.buffer[3].(null)[4].b_reg[4][6]/D
pipemode.buffer[3].(null)[4].b_reg[4][7]/D
pipemode.buffer[3].(null)[5].b_reg[5][0]/D
pipemode.buffer[3].(null)[5].b_reg[5][1]/D
pipemode.buffer[3].(null)[5].b_reg[5][2]/D
pipemode.buffer[3].(null)[5].b_reg[5][3]/D
pipemode.buffer[3].(null)[5].b_reg[5][4]/D
pipemode.buffer[3].(null)[5].b_reg[5][5]/D
pipemode.buffer[3].(null)[5].b_reg[5][6]/D
pipemode.buffer[3].(null)[5].b_reg[5][7]/D
pipemode.buffer[3].(null)[6].b_reg[6][0]/D
pipemode.buffer[3].(null)[6].b_reg[6][1]/D
pipemode.buffer[3].(null)[6].b_reg[6][2]/D
pipemode.buffer[3].(null)[6].b_reg[6][3]/D
pipemode.buffer[3].(null)[6].b_reg[6][4]/D
pipemode.buffer[3].(null)[6].b_reg[6][5]/D
pipemode.buffer[3].(null)[6].b_reg[6][6]/D
pipemode.buffer[3].(null)[6].b_reg[6][7]/D
pipemode.buffer[3].(null)[7].b_reg[7][0]/D
pipemode.buffer[3].(null)[7].b_reg[7][1]/D
pipemode.buffer[3].(null)[7].b_reg[7][2]/D
pipemode.buffer[3].(null)[7].b_reg[7][3]/D
pipemode.buffer[3].(null)[7].b_reg[7][4]/D
pipemode.buffer[3].(null)[7].b_reg[7][5]/D
pipemode.buffer[3].(null)[7].b_reg[7][6]/D
pipemode.buffer[3].(null)[7].b_reg[7][7]/D
pipemode.buffer[3].(null)[8].b_reg[8][0]/D
pipemode.buffer[3].(null)[8].b_reg[8][1]/D
pipemode.buffer[3].(null)[8].b_reg[8][2]/D
pipemode.buffer[3].(null)[8].b_reg[8][3]/D
pipemode.buffer[3].(null)[8].b_reg[8][4]/D
pipemode.buffer[3].(null)[8].b_reg[8][5]/D
pipemode.buffer[3].(null)[8].b_reg[8][6]/D
pipemode.buffer[3].(null)[8].b_reg[8][7]/D
reg_out_data_reg[0]/D
reg_out_data_reg[1]/D
reg_out_data_reg[2]/D
reg_out_data_reg[3]/D
reg_out_data_reg[4]/D
reg_out_data_reg[5]/D
reg_out_data_reg[6]/D
reg_out_data_reg[7]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 79 input ports with no input delay specified. (HIGH)

clk
in_data[0]
in_data[10]
in_data[11]
in_data[12]
in_data[13]
in_data[14]
in_data[15]
in_data[16]
in_data[17]
in_data[18]
in_data[19]
in_data[1]
in_data[20]
in_data[21]
in_data[22]
in_data[23]
in_data[24]
in_data[25]
in_data[26]
in_data[27]
in_data[28]
in_data[29]
in_data[2]
in_data[30]
in_data[31]
in_data[32]
in_data[33]
in_data[34]
in_data[35]
in_data[36]
in_data[37]
in_data[38]
in_data[39]
in_data[3]
in_data[40]
in_data[41]
in_data[42]
in_data[43]
in_data[44]
in_data[45]
in_data[46]
in_data[47]
in_data[48]
in_data[49]
in_data[4]
in_data[50]
in_data[51]
in_data[52]
in_data[53]
in_data[54]
in_data[55]
in_data[56]
in_data[57]
in_data[58]
in_data[59]
in_data[5]
in_data[60]
in_data[61]
in_data[62]
in_data[63]
in_data[64]
in_data[65]
in_data[66]
in_data[67]
in_data[68]
in_data[69]
in_data[6]
in_data[70]
in_data[71]
in_data[7]
in_data[8]
in_data[9]
in_enable
rank[0]
rank[1]
rank[2]
rank[3]
rst_n

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

out_data[0]
out_data[1]
out_data[2]
out_data[3]
out_data[4]
out_data[5]
out_data[6]
out_data[7]
out_ready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  313          inf        0.000                      0                  313           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           313 Endpoints
Min Delay           313 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.705ns  (logic 1.683ns (45.425%)  route 2.022ns (54.575%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/Q
                         net (fo=1, unplaced)         0.311     0.807    pipe[1].pixel[3].genblk1[0].sum_reg[0]__0[1]
                                                                      r  reg_out_data[7]_i_30/I5
                         LUT6 (Prop_lut6_I5_O)        0.295     1.102 f  reg_out_data[7]_i_30/O
                         net (fo=1, unplaced)         0.419     1.521    n_0_reg_out_data[7]_i_30
                                                                      f  reg_out_data[7]_i_21/I2
                         LUT3 (Prop_lut3_I2_O)        0.118     1.639 f  reg_out_data[7]_i_21/O
                         net (fo=4, unplaced)         0.494     2.133    rank_list22_out
                                                                      f  reg_out_data[7]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.322     2.455 f  reg_out_data[7]_i_13/O
                         net (fo=1, unplaced)         0.311     2.766    n_0_reg_out_data[7]_i_13
                                                                      f  reg_out_data[7]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.328     3.094 r  reg_out_data[7]_i_4/O
                         net (fo=8, unplaced)         0.487     3.581    sel0[2]
                                                                      r  reg_out_data[0]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.705 r  reg_out_data[0]_i_1/O
                         net (fo=1, unplaced)         0.000     3.705    b[0]
                         FDRE                                         r  reg_out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_data_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.705ns  (logic 1.683ns (45.425%)  route 2.022ns (54.575%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/Q
                         net (fo=1, unplaced)         0.311     0.807    pipe[1].pixel[3].genblk1[0].sum_reg[0]__0[1]
                                                                      r  reg_out_data[7]_i_30/I5
                         LUT6 (Prop_lut6_I5_O)        0.295     1.102 f  reg_out_data[7]_i_30/O
                         net (fo=1, unplaced)         0.419     1.521    n_0_reg_out_data[7]_i_30
                                                                      f  reg_out_data[7]_i_21/I2
                         LUT3 (Prop_lut3_I2_O)        0.118     1.639 f  reg_out_data[7]_i_21/O
                         net (fo=4, unplaced)         0.494     2.133    rank_list22_out
                                                                      f  reg_out_data[7]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.322     2.455 f  reg_out_data[7]_i_13/O
                         net (fo=1, unplaced)         0.311     2.766    n_0_reg_out_data[7]_i_13
                                                                      f  reg_out_data[7]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.328     3.094 r  reg_out_data[7]_i_4/O
                         net (fo=8, unplaced)         0.487     3.581    sel0[2]
                                                                      r  reg_out_data[1]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.705 r  reg_out_data[1]_i_1/O
                         net (fo=1, unplaced)         0.000     3.705    b[1]
                         FDRE                                         r  reg_out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.705ns  (logic 1.683ns (45.425%)  route 2.022ns (54.575%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/Q
                         net (fo=1, unplaced)         0.311     0.807    pipe[1].pixel[3].genblk1[0].sum_reg[0]__0[1]
                                                                      r  reg_out_data[7]_i_30/I5
                         LUT6 (Prop_lut6_I5_O)        0.295     1.102 f  reg_out_data[7]_i_30/O
                         net (fo=1, unplaced)         0.419     1.521    n_0_reg_out_data[7]_i_30
                                                                      f  reg_out_data[7]_i_21/I2
                         LUT3 (Prop_lut3_I2_O)        0.118     1.639 f  reg_out_data[7]_i_21/O
                         net (fo=4, unplaced)         0.494     2.133    rank_list22_out
                                                                      f  reg_out_data[7]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.322     2.455 f  reg_out_data[7]_i_13/O
                         net (fo=1, unplaced)         0.311     2.766    n_0_reg_out_data[7]_i_13
                                                                      f  reg_out_data[7]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.328     3.094 r  reg_out_data[7]_i_4/O
                         net (fo=8, unplaced)         0.487     3.581    sel0[2]
                                                                      r  reg_out_data[2]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.705 r  reg_out_data[2]_i_1/O
                         net (fo=1, unplaced)         0.000     3.705    b[2]
                         FDRE                                         r  reg_out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.705ns  (logic 1.683ns (45.425%)  route 2.022ns (54.575%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/Q
                         net (fo=1, unplaced)         0.311     0.807    pipe[1].pixel[3].genblk1[0].sum_reg[0]__0[1]
                                                                      r  reg_out_data[7]_i_30/I5
                         LUT6 (Prop_lut6_I5_O)        0.295     1.102 f  reg_out_data[7]_i_30/O
                         net (fo=1, unplaced)         0.419     1.521    n_0_reg_out_data[7]_i_30
                                                                      f  reg_out_data[7]_i_21/I2
                         LUT3 (Prop_lut3_I2_O)        0.118     1.639 f  reg_out_data[7]_i_21/O
                         net (fo=4, unplaced)         0.494     2.133    rank_list22_out
                                                                      f  reg_out_data[7]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.322     2.455 f  reg_out_data[7]_i_13/O
                         net (fo=1, unplaced)         0.311     2.766    n_0_reg_out_data[7]_i_13
                                                                      f  reg_out_data[7]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.328     3.094 r  reg_out_data[7]_i_4/O
                         net (fo=8, unplaced)         0.487     3.581    sel0[2]
                                                                      r  reg_out_data[3]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.705 r  reg_out_data[3]_i_1/O
                         net (fo=1, unplaced)         0.000     3.705    b[3]
                         FDRE                                         r  reg_out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.705ns  (logic 1.683ns (45.425%)  route 2.022ns (54.575%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/Q
                         net (fo=1, unplaced)         0.311     0.807    pipe[1].pixel[3].genblk1[0].sum_reg[0]__0[1]
                                                                      r  reg_out_data[7]_i_30/I5
                         LUT6 (Prop_lut6_I5_O)        0.295     1.102 f  reg_out_data[7]_i_30/O
                         net (fo=1, unplaced)         0.419     1.521    n_0_reg_out_data[7]_i_30
                                                                      f  reg_out_data[7]_i_21/I2
                         LUT3 (Prop_lut3_I2_O)        0.118     1.639 f  reg_out_data[7]_i_21/O
                         net (fo=4, unplaced)         0.494     2.133    rank_list22_out
                                                                      f  reg_out_data[7]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.322     2.455 f  reg_out_data[7]_i_13/O
                         net (fo=1, unplaced)         0.311     2.766    n_0_reg_out_data[7]_i_13
                                                                      f  reg_out_data[7]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.328     3.094 r  reg_out_data[7]_i_4/O
                         net (fo=8, unplaced)         0.487     3.581    sel0[2]
                                                                      r  reg_out_data[4]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.705 r  reg_out_data[4]_i_1/O
                         net (fo=1, unplaced)         0.000     3.705    b[4]
                         FDRE                                         r  reg_out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.705ns  (logic 1.683ns (45.425%)  route 2.022ns (54.575%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/Q
                         net (fo=1, unplaced)         0.311     0.807    pipe[1].pixel[3].genblk1[0].sum_reg[0]__0[1]
                                                                      r  reg_out_data[7]_i_30/I5
                         LUT6 (Prop_lut6_I5_O)        0.295     1.102 f  reg_out_data[7]_i_30/O
                         net (fo=1, unplaced)         0.419     1.521    n_0_reg_out_data[7]_i_30
                                                                      f  reg_out_data[7]_i_21/I2
                         LUT3 (Prop_lut3_I2_O)        0.118     1.639 f  reg_out_data[7]_i_21/O
                         net (fo=4, unplaced)         0.494     2.133    rank_list22_out
                                                                      f  reg_out_data[7]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.322     2.455 f  reg_out_data[7]_i_13/O
                         net (fo=1, unplaced)         0.311     2.766    n_0_reg_out_data[7]_i_13
                                                                      f  reg_out_data[7]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.328     3.094 r  reg_out_data[7]_i_4/O
                         net (fo=8, unplaced)         0.487     3.581    sel0[2]
                                                                      r  reg_out_data[5]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.705 r  reg_out_data[5]_i_1/O
                         net (fo=1, unplaced)         0.000     3.705    b[5]
                         FDRE                                         r  reg_out_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.705ns  (logic 1.683ns (45.425%)  route 2.022ns (54.575%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/Q
                         net (fo=1, unplaced)         0.311     0.807    pipe[1].pixel[3].genblk1[0].sum_reg[0]__0[1]
                                                                      r  reg_out_data[7]_i_30/I5
                         LUT6 (Prop_lut6_I5_O)        0.295     1.102 f  reg_out_data[7]_i_30/O
                         net (fo=1, unplaced)         0.419     1.521    n_0_reg_out_data[7]_i_30
                                                                      f  reg_out_data[7]_i_21/I2
                         LUT3 (Prop_lut3_I2_O)        0.118     1.639 f  reg_out_data[7]_i_21/O
                         net (fo=4, unplaced)         0.494     2.133    rank_list22_out
                                                                      f  reg_out_data[7]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.322     2.455 f  reg_out_data[7]_i_13/O
                         net (fo=1, unplaced)         0.311     2.766    n_0_reg_out_data[7]_i_13
                                                                      f  reg_out_data[7]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.328     3.094 r  reg_out_data[7]_i_4/O
                         net (fo=8, unplaced)         0.487     3.581    sel0[2]
                                                                      r  reg_out_data[6]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.705 r  reg_out_data[6]_i_1/O
                         net (fo=1, unplaced)         0.000     3.705    b[6]
                         FDRE                                         r  reg_out_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            reg_out_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.705ns  (logic 1.683ns (45.425%)  route 2.022ns (54.575%))
  Logic Levels:           6  (FDRE=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  pipe[1].pixel[3].genblk1[0].sum_reg[0][1]/Q
                         net (fo=1, unplaced)         0.311     0.807    pipe[1].pixel[3].genblk1[0].sum_reg[0]__0[1]
                                                                      r  reg_out_data[7]_i_30/I5
                         LUT6 (Prop_lut6_I5_O)        0.295     1.102 f  reg_out_data[7]_i_30/O
                         net (fo=1, unplaced)         0.419     1.521    n_0_reg_out_data[7]_i_30
                                                                      f  reg_out_data[7]_i_21/I2
                         LUT3 (Prop_lut3_I2_O)        0.118     1.639 f  reg_out_data[7]_i_21/O
                         net (fo=4, unplaced)         0.494     2.133    rank_list22_out
                                                                      f  reg_out_data[7]_i_13/I4
                         LUT5 (Prop_lut5_I4_O)        0.322     2.455 f  reg_out_data[7]_i_13/O
                         net (fo=1, unplaced)         0.311     2.766    n_0_reg_out_data[7]_i_13
                                                                      f  reg_out_data[7]_i_4/I4
                         LUT5 (Prop_lut5_I4_O)        0.328     3.094 r  reg_out_data[7]_i_4/O
                         net (fo=8, unplaced)         0.487     3.581    sel0[2]
                                                                      r  reg_out_data[7]_i_1/I3
                         LUT5 (Prop_lut5_I3_O)        0.124     3.705 r  reg_out_data[7]_i_1/O
                         net (fo=1, unplaced)         0.000     3.705    b[7]
                         FDRE                                         r  reg_out_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk4[6].genblk1[8].big_flag_reg[8][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[0].pixel[8].genblk1[0].sum_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.802ns  (logic 1.269ns (45.289%)  route 1.533ns (54.711%))
  Logic Levels:           4  (FDRE=1 LUT2=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  genblk4[6].genblk1[8].big_flag_reg[8][6]/C
                         FDRE (Prop_fdre_C_Q)         0.496     0.496 r  genblk4[6].genblk1[8].big_flag_reg[8][6]/Q
                         net (fo=6, unplaced)         0.773     1.269    genblk4[6].genblk1[8].big_flag_reg[8]
                                                                      r  pipe[0].pixel[8].genblk1[0].sum[0][3]_i_4/I1
                         LUT3 (Prop_lut3_I1_O)        0.321     1.590 f  pipe[0].pixel[8].genblk1[0].sum[0][3]_i_4/O
                         net (fo=1, unplaced)         0.311     1.901    n_0_pipe[0].pixel[8].genblk1[0].sum[0][3]_i_4
                                                                      f  pipe[0].pixel[8].genblk1[0].sum[0][3]_i_3/I3
                         LUT6 (Prop_lut6_I3_O)        0.328     2.229 r  pipe[0].pixel[8].genblk1[0].sum[0][3]_i_3/O
                         net (fo=1, unplaced)         0.449     2.678    n_0_pipe[0].pixel[8].genblk1[0].sum[0][3]_i_3
                                                                      r  pipe[0].pixel[8].genblk1[0].sum[0][3]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     2.802 r  pipe[0].pixel[8].genblk1[0].sum[0][3]_i_1/O
                         net (fo=1, unplaced)         0.000     2.802    p_6_out[3]
                         FDRE                                         r  pipe[0].pixel[8].genblk1[0].sum_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 in_data[11]
                            (input port)
  Destination:            genblk4[0].genblk1[1].big_flag_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.700ns  (logic 0.798ns (29.556%)  route 1.902ns (70.444%))
  Logic Levels:           3  (CARRY4=1 LUT1=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  in_data[11]
                         net (fo=16, unset)           0.973     0.973    in_data[11]
                                                                      r  genblk4[0].genblk1[1].big_flag[0][1]_i_8/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.097 r  genblk4[0].genblk1[1].big_flag[0][1]_i_8/O
                         net (fo=1, unplaced)         0.000     1.097    n_0_genblk4[0].genblk1[1].big_flag[0][1]_i_8
                                                                      r  genblk4[0].genblk1[1].big_flag_reg[0][1]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.647 f  genblk4[0].genblk1[1].big_flag_reg[0][1]_i_1/CO[3]
                         net (fo=2, unplaced)         0.929     2.576    p_0_in
                                                                      f  genblk4[0].genblk1[1].big_flag[1][0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     2.700 r  genblk4[0].genblk1[1].big_flag[1][0]_i_1/O
                         net (fo=1, unplaced)         0.000     2.700    n_0_genblk4[0].genblk1[1].big_flag[1][0]_i_1
                         FDRE                                         r  genblk4[0].genblk1[1].big_flag_reg[1][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pipe[0].pixel[8].genblk1[0].sum_reg[0][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[1].pixel[8].genblk1[0].sum_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.806%)  route 0.141ns (47.194%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[0].pixel[8].genblk1[0].sum_reg[0][0]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  pipe[0].pixel[8].genblk1[0].sum_reg[0][0]/Q
                         net (fo=1, unplaced)         0.141     0.299    pipe[0].pixel[8].genblk1[0].sum_reg[0]__0[0]
                         FDRE                                         r  pipe[1].pixel[8].genblk1[0].sum_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[0].pixel[8].genblk1[0].sum_reg[0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[1].pixel[8].genblk1[0].sum_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.806%)  route 0.141ns (47.194%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[0].pixel[8].genblk1[0].sum_reg[0][1]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  pipe[0].pixel[8].genblk1[0].sum_reg[0][1]/Q
                         net (fo=1, unplaced)         0.141     0.299    pipe[0].pixel[8].genblk1[0].sum_reg[0]__0[1]
                         FDRE                                         r  pipe[1].pixel[8].genblk1[0].sum_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[0].pixel[8].genblk1[0].sum_reg[0][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[1].pixel[8].genblk1[0].sum_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.806%)  route 0.141ns (47.194%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[0].pixel[8].genblk1[0].sum_reg[0][2]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  pipe[0].pixel[8].genblk1[0].sum_reg[0][2]/Q
                         net (fo=1, unplaced)         0.141     0.299    pipe[0].pixel[8].genblk1[0].sum_reg[0]__0[2]
                         FDRE                                         r  pipe[1].pixel[8].genblk1[0].sum_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pipe[0].pixel[8].genblk1[0].sum_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[1].pixel[8].genblk1[0].sum_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.158ns (52.806%)  route 0.141ns (47.194%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  pipe[0].pixel[8].genblk1[0].sum_reg[0][3]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  pipe[0].pixel[8].genblk1[0].sum_reg[0][3]/Q
                         net (fo=1, unplaced)         0.141     0.299    pipe[0].pixel[8].genblk1[0].sum_reg[0]__0[3]
                         FDRE                                         r  pipe[1].pixel[8].genblk1[0].sum_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk4[0].genblk1[8].big_flag_reg[0][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[0].pixel[0].genblk1[1].sum_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  genblk4[0].genblk1[8].big_flag_reg[0][8]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  genblk4[0].genblk1[8].big_flag_reg[0][8]/Q
                         net (fo=1, unplaced)         0.161     0.319    genblk4[0].genblk1[8].big_flag_reg[0]
                         FDRE                                         r  pipe[0].pixel[0].genblk1[1].sum_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk4[1].genblk1[8].big_flag_reg[1][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[0].pixel[1].genblk1[1].sum_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  genblk4[1].genblk1[8].big_flag_reg[1][8]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  genblk4[1].genblk1[8].big_flag_reg[1][8]/Q
                         net (fo=1, unplaced)         0.161     0.319    genblk4[1].genblk1[8].big_flag_reg[1]
                         FDRE                                         r  pipe[0].pixel[1].genblk1[1].sum_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk4[2].genblk1[8].big_flag_reg[2][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[0].pixel[2].genblk1[1].sum_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  genblk4[2].genblk1[8].big_flag_reg[2][8]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  genblk4[2].genblk1[8].big_flag_reg[2][8]/Q
                         net (fo=1, unplaced)         0.161     0.319    genblk4[2].genblk1[8].big_flag_reg[2]
                         FDRE                                         r  pipe[0].pixel[2].genblk1[1].sum_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk4[3].genblk1[8].big_flag_reg[3][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[0].pixel[3].genblk1[1].sum_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  genblk4[3].genblk1[8].big_flag_reg[3][8]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  genblk4[3].genblk1[8].big_flag_reg[3][8]/Q
                         net (fo=1, unplaced)         0.161     0.319    genblk4[3].genblk1[8].big_flag_reg[3]
                         FDRE                                         r  pipe[0].pixel[3].genblk1[1].sum_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk4[4].genblk1[8].big_flag_reg[4][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[0].pixel[4].genblk1[1].sum_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  genblk4[4].genblk1[8].big_flag_reg[4][8]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  genblk4[4].genblk1[8].big_flag_reg[4][8]/Q
                         net (fo=1, unplaced)         0.161     0.319    genblk4[4].genblk1[8].big_flag_reg[4]
                         FDRE                                         r  pipe[0].pixel[4].genblk1[1].sum_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk4[5].genblk1[8].big_flag_reg[5][8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pipe[0].pixel[5].genblk1[1].sum_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.158ns (49.527%)  route 0.161ns (50.473%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         FDRE                         0.000     0.000 r  genblk4[5].genblk1[8].big_flag_reg[5][8]/C
                         FDRE (Prop_fdre_C_Q)         0.158     0.158 r  genblk4[5].genblk1[8].big_flag_reg[5][8]/Q
                         net (fo=1, unplaced)         0.161     0.319    genblk4[5].genblk1[8].big_flag_reg[5]
                         FDRE                                         r  pipe[0].pixel[5].genblk1[1].sum_reg[1][0]/D
  -------------------------------------------------------------------    -------------------





