\hypertarget{group__ALT__QSPI__DEV__CFG}{}\section{Flash Device Configuration}
\label{group__ALT__QSPI__DEV__CFG}\index{Flash Device Configuration@{Flash Device Configuration}}
\subsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structALT__QSPI__DEV__SIZE__CONFIG__s}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+S\+I\+Z\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}}
\item 
struct \mbox{\hyperlink{structALT__QSPI__TIMING__CONFIG__s}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}}
\item 
struct \mbox{\hyperlink{structALT__QSPI__DEV__INST__CONFIG__s}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}}
\end{DoxyCompactItemize}
\subsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga9270168a24ae2256573f5c8cbc5ec691}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+e}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga4d03e307842e1ed33be0039a56ef62c3}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga1963b85b7d2bbc2e56ba43d807c9c1b0}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+e}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaffe96455cbf44fb3adb844c576c045fe}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gabea2bac97b47b7da32cf093e97de90e8}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+e}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga5a183c627f4dc5f1469a227c748b01ec}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+t}}
\item 
typedef struct \mbox{\hyperlink{structALT__QSPI__DEV__SIZE__CONFIG__s}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+S\+I\+Z\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaeeacf956659047dac90f9dde87817817}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+S\+I\+Z\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga88c43312b86922e74346d404644293fb}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+e}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga96e07c567fa1c448c58c463c4068a136}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+t}}
\item 
typedef enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga502f6a88a9d3e4e133385beabcb27487}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+e}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga4255485b5b3ba0a98cb3294b3bebbc8f}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+t}}
\item 
typedef struct \mbox{\hyperlink{structALT__QSPI__TIMING__CONFIG__s}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga81b5f892a981d0ecb8fb454b3a1e1230}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}}
\item 
typedef struct \mbox{\hyperlink{structALT__QSPI__DEV__INST__CONFIG__s}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga56516b11d66633580f54d1cc69c7aa8e}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}}
\end{DoxyCompactItemize}
\subsection*{Enumerations}
\begin{DoxyCompactItemize}
\item 
enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga9270168a24ae2256573f5c8cbc5ec691}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gga9270168a24ae2256573f5c8cbc5ec691afb96856dab19888c593c7fe78b5edf88}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+\+S\+I\+N\+G\+LE}} = 0, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gga9270168a24ae2256573f5c8cbc5ec691a2be68997cef72630cee7ded3508411b6}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+\+D\+U\+AL}} = 1, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gga9270168a24ae2256573f5c8cbc5ec691a9283c5071f2cb9b4f2efad83f9ed077f}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+\+Q\+U\+AD}} = 2
 \}
\item 
enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga1963b85b7d2bbc2e56ba43d807c9c1b0}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gga1963b85b7d2bbc2e56ba43d807c9c1b0a861f8eecff9a1a5c9ffaaae955e19c9a}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+S\+E\+L\+E\+CT}} = 0, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gga1963b85b7d2bbc2e56ba43d807c9c1b0a91cc34e8b7f68e5b01bfa136ac495e9b}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+\+D\+E\+C\+O\+DE}} = 1
 \}
\item 
enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gabea2bac97b47b7da32cf093e97de90e8}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+e}} \{ \newline
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8ab5cd16d0d185fd1705e8d0aab1a68e05}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+2}} = 0x0, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8ad64febf6b3beb2a14a58f731e33cc344}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+4}} = 0x1, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a508ebd2aa0135751e08048c9833cc0ab}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+6}} = 0x2, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a0043e08642b406cbdef6d3c0faa95c37}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+8}} = 0x3, 
\newline
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a40d0c7fa3788eedc724401e2256041bd}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+10}} = 0x4, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a35690352c58b3e29f1cdf7b8c2050e9c}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+12}} = 0x5, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a8fa330d383751faaf2e52a033a8cc472}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+14}} = 0x6, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8ad16760a22fb7086057189046a39b616a}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+16}} = 0x7, 
\newline
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8aac167e71fa802384d84bc5535bbd2c90}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+18}} = 0x8, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a63c9c85749afc11a78f8ea99f078c263}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+20}} = 0x9, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8ac6d8d0dbb9f0b086c54826b205920c30}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+22}} = 0xA, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8af45b74d75c1101960f888f1a794883af}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+24}} = 0xB, 
\newline
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a371c5fd6339c1d4aba0bfd51407cf511}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+26}} = 0xC, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a56fe6f0b9aebca1cfeb7ae10fb27dfc2}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+28}} = 0xD, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a853f6f9d1e78a599831cc066c540b5a8}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+30}} = 0xE, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8aa58d4a81e0c629b434f2e94cbc4f132e}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+32}} = 0xF
 \}
\item 
enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga88c43312b86922e74346d404644293fb}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gga88c43312b86922e74346d404644293fba122fd7e7c3dec89da7199e37a9375425}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+\+A\+C\+T\+I\+VE}} = 0, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gga88c43312b86922e74346d404644293fba650b44ac04eb8913bca57ff13d23a606}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+\+I\+N\+A\+C\+T\+I\+VE}} = 1
 \}
\item 
enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga502f6a88a9d3e4e133385beabcb27487}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+e}} \{ \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gga502f6a88a9d3e4e133385beabcb27487a065e37683982f92400a26bc6cbb4a6ed}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW}} = 0, 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gga502f6a88a9d3e4e133385beabcb27487a81ba9aecb92f48a899774d08ffc546e2}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH}} = 1
 \}
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga5a183c627f4dc5f1469a227c748b01ec}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+t}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga49ab5eb9e2067a6724b0bd41162eb359}{alt\+\_\+qspi\+\_\+baud\+\_\+rate\+\_\+div\+\_\+get}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga964033a111f879c5ddfab32cfec0b5f6}{alt\+\_\+qspi\+\_\+baud\+\_\+rate\+\_\+div\+\_\+set}} (const \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga5a183c627f4dc5f1469a227c748b01ec}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+t}} baud\+\_\+rate\+\_\+div)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga4ecb1d5a8109c664aea8b1dc950dd9e4}{alt\+\_\+qspi\+\_\+chip\+\_\+select\+\_\+config\+\_\+get}} (uint32\+\_\+t $\ast$cs, \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaffe96455cbf44fb3adb844c576c045fe}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+t}} $\ast$cs\+\_\+mode)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga26f3a0e03cc1bca6f76c1fb6c1195864}{alt\+\_\+qspi\+\_\+chip\+\_\+select\+\_\+config\+\_\+set}} (const uint32\+\_\+t cs, const \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaffe96455cbf44fb3adb844c576c045fe}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+t}} cs\+\_\+mode)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gab73dc90410cd0b88c97e836b68cfcd11}{alt\+\_\+qspi\+\_\+mode\+\_\+bit\+\_\+disable}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gac4eb6995a032a293aa3ff09739344712}{alt\+\_\+qspi\+\_\+mode\+\_\+bit\+\_\+enable}} (void)
\item 
uint32\+\_\+t \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga842b7ccf9d836ca4073713967ffc1272}{alt\+\_\+qspi\+\_\+mode\+\_\+bit\+\_\+config\+\_\+get}} (void)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gada3ca0ace7fbbf8bd1ea1ce2ad9dada0}{alt\+\_\+qspi\+\_\+mode\+\_\+bit\+\_\+config\+\_\+set}} (const uint32\+\_\+t mode\+\_\+bits)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga18f9aa687fa06f6ac72deade0d74e2dd}{alt\+\_\+qspi\+\_\+device\+\_\+size\+\_\+config\+\_\+get}} (\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaeeacf956659047dac90f9dde87817817}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+S\+I\+Z\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga80c5f6f70f44a4ddf9f4766b0f643b10}{alt\+\_\+qspi\+\_\+device\+\_\+size\+\_\+config\+\_\+set}} (const \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaeeacf956659047dac90f9dde87817817}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+S\+I\+Z\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaabb39817428dc541ded23202db2c5029}{alt\+\_\+qspi\+\_\+device\+\_\+read\+\_\+config\+\_\+get}} (\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga56516b11d66633580f54d1cc69c7aa8e}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaf6a82874a4199a30a940ac23a84d12d6}{alt\+\_\+qspi\+\_\+device\+\_\+read\+\_\+config\+\_\+set}} (const \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga56516b11d66633580f54d1cc69c7aa8e}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaf930e784718f5bb26125f4ad782c0d27}{alt\+\_\+qspi\+\_\+device\+\_\+write\+\_\+config\+\_\+get}} (\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga56516b11d66633580f54d1cc69c7aa8e}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gafc72bb52ae38dbe7a9260c730d96428a}{alt\+\_\+qspi\+\_\+device\+\_\+write\+\_\+config\+\_\+set}} (const \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga56516b11d66633580f54d1cc69c7aa8e}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga5f89298f2ed75c53da574d53cfbd747a}{alt\+\_\+qspi\+\_\+timing\+\_\+config\+\_\+get}} (\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga81b5f892a981d0ecb8fb454b3a1e1230}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg)
\item 
\mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga1d0afe5312fe0294ef67f6525c52cf1e}{alt\+\_\+qspi\+\_\+timing\+\_\+config\+\_\+set}} (const \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga81b5f892a981d0ecb8fb454b3a1e1230}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$cfg)
\end{DoxyCompactItemize}


\subsection{Detailed Description}
The declarations and functions in this group are used to configure the Q\+S\+PI controller interface to external flash devices.

The following steps describe how to initialize and configure the Q\+S\+PI controller to operate with a flash device.


\begin{DoxyItemize}
\item Wait until any pending Q\+S\+PI operations have completed.
\item Disable the Q\+S\+PI controller using \mbox{\hyperlink{group__ALT__QSPI__CSR_ga22df5a849bd115eef330974c03734fc1}{alt\+\_\+qspi\+\_\+disable()}}.
\item Configure the device for optimal read transaction performance using \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaf6a82874a4199a30a940ac23a84d12d6}{alt\+\_\+qspi\+\_\+device\+\_\+read\+\_\+config\+\_\+set()}}.
\item Configure the device for optimal write transaction performance using \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gafc72bb52ae38dbe7a9260c730d96428a}{alt\+\_\+qspi\+\_\+device\+\_\+write\+\_\+config\+\_\+set()}}.
\item Enable (\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gab73dc90410cd0b88c97e836b68cfcd11}{alt\+\_\+qspi\+\_\+mode\+\_\+bit\+\_\+disable()}}) or disable (\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gab73dc90410cd0b88c97e836b68cfcd11}{alt\+\_\+qspi\+\_\+mode\+\_\+bit\+\_\+disable()}}) the mode bits per the device requirements. If mode bits are enabled, then configure the mode bit values using \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gada3ca0ace7fbbf8bd1ea1ce2ad9dada0}{alt\+\_\+qspi\+\_\+mode\+\_\+bit\+\_\+config\+\_\+set()}}.
\item Configure the device size and write protection information using \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga80c5f6f70f44a4ddf9f4766b0f643b10}{alt\+\_\+qspi\+\_\+device\+\_\+size\+\_\+config\+\_\+set()}}.
\item Configure the Q\+S\+PI device delay and timing settings using \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gafc72bb52ae38dbe7a9260c730d96428a}{alt\+\_\+qspi\+\_\+device\+\_\+write\+\_\+config\+\_\+set()}}.
\item Configure the baud divisor setting to define the required clock frequency to the device using \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga964033a111f879c5ddfab32cfec0b5f6}{alt\+\_\+qspi\+\_\+baud\+\_\+rate\+\_\+div\+\_\+set()}}.
\item Enable the Q\+S\+PI controller using \mbox{\hyperlink{group__ALT__QSPI__CSR_ga68501b9717901e2d160297a802728772}{alt\+\_\+qspi\+\_\+enable()}}. 
\end{DoxyItemize}

\subsection{Typedef Documentation}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga5a183c627f4dc5f1469a227c748b01ec}\label{group__ALT__QSPI__DEV__CFG_ga5a183c627f4dc5f1469a227c748b01ec}} 
\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_t@{ALT\_QSPI\_BAUD\_DIV\_t}}
\index{ALT\_QSPI\_BAUD\_DIV\_t@{ALT\_QSPI\_BAUD\_DIV\_t}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_BAUD\_DIV\_t}{ALT\_QSPI\_BAUD\_DIV\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gabea2bac97b47b7da32cf093e97de90e8}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+e}}  \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga5a183c627f4dc5f1469a227c748b01ec}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+t}}}

This type enumerates the Q\+S\+PI controller master baud rate divisor selections. \mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga96e07c567fa1c448c58c463c4068a136}\label{group__ALT__QSPI__DEV__CFG_ga96e07c567fa1c448c58c463c4068a136}} 
\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_CLK\_PHASE\_t@{ALT\_QSPI\_CLK\_PHASE\_t}}
\index{ALT\_QSPI\_CLK\_PHASE\_t@{ALT\_QSPI\_CLK\_PHASE\_t}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_CLK\_PHASE\_t}{ALT\_QSPI\_CLK\_PHASE\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga88c43312b86922e74346d404644293fb}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+e}}  \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga96e07c567fa1c448c58c463c4068a136}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+t}}}

This type enumerates the Q\+S\+PI clock phase activity options outside the S\+PI word. \mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga4255485b5b3ba0a98cb3294b3bebbc8f}\label{group__ALT__QSPI__DEV__CFG_ga4255485b5b3ba0a98cb3294b3bebbc8f}} 
\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_CLK\_POLARITY\_t@{ALT\_QSPI\_CLK\_POLARITY\_t}}
\index{ALT\_QSPI\_CLK\_POLARITY\_t@{ALT\_QSPI\_CLK\_POLARITY\_t}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_CLK\_POLARITY\_t}{ALT\_QSPI\_CLK\_POLARITY\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga502f6a88a9d3e4e133385beabcb27487}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+e}}  \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga4255485b5b3ba0a98cb3294b3bebbc8f}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+t}}}

This type enumerates the Q\+S\+PI clock polarity options outside the S\+PI word. \mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gaffe96455cbf44fb3adb844c576c045fe}\label{group__ALT__QSPI__DEV__CFG_gaffe96455cbf44fb3adb844c576c045fe}} 
\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_CS\_MODE\_t@{ALT\_QSPI\_CS\_MODE\_t}}
\index{ALT\_QSPI\_CS\_MODE\_t@{ALT\_QSPI\_CS\_MODE\_t}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_CS\_MODE\_t}{ALT\_QSPI\_CS\_MODE\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga1963b85b7d2bbc2e56ba43d807c9c1b0}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+e}}  \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaffe96455cbf44fb3adb844c576c045fe}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+t}}}

This type enumerates the mode configurations available for driving the ss\+\_\+n\mbox{[}3\+:0\mbox{]} device chip selects. The chip selects may be controlled as either in a \textquotesingle{}1 of 4\textquotesingle{} or \textquotesingle{}4 to 16 decode\textquotesingle{} mode. \mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga56516b11d66633580f54d1cc69c7aa8e}\label{group__ALT__QSPI__DEV__CFG_ga56516b11d66633580f54d1cc69c7aa8e}} 
\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_DEV\_INST\_CONFIG\_t@{ALT\_QSPI\_DEV\_INST\_CONFIG\_t}}
\index{ALT\_QSPI\_DEV\_INST\_CONFIG\_t@{ALT\_QSPI\_DEV\_INST\_CONFIG\_t}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_DEV\_INST\_CONFIG\_t}{ALT\_QSPI\_DEV\_INST\_CONFIG\_t}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{structALT__QSPI__DEV__INST__CONFIG__s}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}}  \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga56516b11d66633580f54d1cc69c7aa8e}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}}}

Device Instruction Configuration

This type defines a structure for specifying the optimal instruction set configuration to use with a target flash device. \mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gaeeacf956659047dac90f9dde87817817}\label{group__ALT__QSPI__DEV__CFG_gaeeacf956659047dac90f9dde87817817}} 
\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_DEV\_SIZE\_CONFIG\_t@{ALT\_QSPI\_DEV\_SIZE\_CONFIG\_t}}
\index{ALT\_QSPI\_DEV\_SIZE\_CONFIG\_t@{ALT\_QSPI\_DEV\_SIZE\_CONFIG\_t}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_DEV\_SIZE\_CONFIG\_t}{ALT\_QSPI\_DEV\_SIZE\_CONFIG\_t}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{structALT__QSPI__DEV__SIZE__CONFIG__s}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+S\+I\+Z\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}}  \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaeeacf956659047dac90f9dde87817817}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+S\+I\+Z\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}}}

Device Size Configuration

This type defines the structure used to specify flash device size and write protect regions. \mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga4d03e307842e1ed33be0039a56ef62c3}\label{group__ALT__QSPI__DEV__CFG_ga4d03e307842e1ed33be0039a56ef62c3}} 
\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_MODE\_t@{ALT\_QSPI\_MODE\_t}}
\index{ALT\_QSPI\_MODE\_t@{ALT\_QSPI\_MODE\_t}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_MODE\_t}{ALT\_QSPI\_MODE\_t}}
{\footnotesize\ttfamily typedef enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga9270168a24ae2256573f5c8cbc5ec691}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+e}}  \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga4d03e307842e1ed33be0039a56ef62c3}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+t}}}

This type enumerates the operational modes the Q\+S\+PI controller can be configured for. It may apply to instruction, address, and/or data width interactions between the Q\+S\+PI controller and the flash device. \mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga81b5f892a981d0ecb8fb454b3a1e1230}\label{group__ALT__QSPI__DEV__CFG_ga81b5f892a981d0ecb8fb454b3a1e1230}} 
\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_TIMING\_CONFIG\_t@{ALT\_QSPI\_TIMING\_CONFIG\_t}}
\index{ALT\_QSPI\_TIMING\_CONFIG\_t@{ALT\_QSPI\_TIMING\_CONFIG\_t}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_TIMING\_CONFIG\_t}{ALT\_QSPI\_TIMING\_CONFIG\_t}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{structALT__QSPI__TIMING__CONFIG__s}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+s}}  \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga81b5f892a981d0ecb8fb454b3a1e1230}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}}}

Q\+S\+PI Controller Timing Configuration

This type defines the structure used to configure timing paramaters used by the Q\+S\+PI controller to communicate with a target flash device.

All timing values are defined in cycles of the S\+PI master ref clock. 

\subsection{Enumeration Type Documentation}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gabea2bac97b47b7da32cf093e97de90e8}\label{group__ALT__QSPI__DEV__CFG_gabea2bac97b47b7da32cf093e97de90e8}} 
\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_e@{ALT\_QSPI\_BAUD\_DIV\_e}}
\index{ALT\_QSPI\_BAUD\_DIV\_e@{ALT\_QSPI\_BAUD\_DIV\_e}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_BAUD\_DIV\_e}{ALT\_QSPI\_BAUD\_DIV\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gabea2bac97b47b7da32cf093e97de90e8}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+e}}}

This type enumerates the Q\+S\+PI controller master baud rate divisor selections. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_2@{ALT\_QSPI\_BAUD\_DIV\_2}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_2@{ALT\_QSPI\_BAUD\_DIV\_2}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8ab5cd16d0d185fd1705e8d0aab1a68e05}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8ab5cd16d0d185fd1705e8d0aab1a68e05}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+2&Divide by 2 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_4@{ALT\_QSPI\_BAUD\_DIV\_4}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_4@{ALT\_QSPI\_BAUD\_DIV\_4}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8ad64febf6b3beb2a14a58f731e33cc344}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8ad64febf6b3beb2a14a58f731e33cc344}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+4&Divide by 4 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_6@{ALT\_QSPI\_BAUD\_DIV\_6}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_6@{ALT\_QSPI\_BAUD\_DIV\_6}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a508ebd2aa0135751e08048c9833cc0ab}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a508ebd2aa0135751e08048c9833cc0ab}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+6&Divide by 6 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_8@{ALT\_QSPI\_BAUD\_DIV\_8}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_8@{ALT\_QSPI\_BAUD\_DIV\_8}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a0043e08642b406cbdef6d3c0faa95c37}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a0043e08642b406cbdef6d3c0faa95c37}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+8&Divide by 8 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_10@{ALT\_QSPI\_BAUD\_DIV\_10}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_10@{ALT\_QSPI\_BAUD\_DIV\_10}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a40d0c7fa3788eedc724401e2256041bd}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a40d0c7fa3788eedc724401e2256041bd}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+10&Divide by 10 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_12@{ALT\_QSPI\_BAUD\_DIV\_12}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_12@{ALT\_QSPI\_BAUD\_DIV\_12}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a35690352c58b3e29f1cdf7b8c2050e9c}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a35690352c58b3e29f1cdf7b8c2050e9c}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+12&Divide by 12 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_14@{ALT\_QSPI\_BAUD\_DIV\_14}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_14@{ALT\_QSPI\_BAUD\_DIV\_14}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a8fa330d383751faaf2e52a033a8cc472}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a8fa330d383751faaf2e52a033a8cc472}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+14&Divide by 14 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_16@{ALT\_QSPI\_BAUD\_DIV\_16}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_16@{ALT\_QSPI\_BAUD\_DIV\_16}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8ad16760a22fb7086057189046a39b616a}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8ad16760a22fb7086057189046a39b616a}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+16&Divide by 16 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_18@{ALT\_QSPI\_BAUD\_DIV\_18}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_18@{ALT\_QSPI\_BAUD\_DIV\_18}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8aac167e71fa802384d84bc5535bbd2c90}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8aac167e71fa802384d84bc5535bbd2c90}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+18&Divide by 18 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_20@{ALT\_QSPI\_BAUD\_DIV\_20}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_20@{ALT\_QSPI\_BAUD\_DIV\_20}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a63c9c85749afc11a78f8ea99f078c263}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a63c9c85749afc11a78f8ea99f078c263}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+20&Divide by 20 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_22@{ALT\_QSPI\_BAUD\_DIV\_22}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_22@{ALT\_QSPI\_BAUD\_DIV\_22}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8ac6d8d0dbb9f0b086c54826b205920c30}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8ac6d8d0dbb9f0b086c54826b205920c30}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+22&Divide by 22 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_24@{ALT\_QSPI\_BAUD\_DIV\_24}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_24@{ALT\_QSPI\_BAUD\_DIV\_24}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8af45b74d75c1101960f888f1a794883af}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8af45b74d75c1101960f888f1a794883af}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+24&Divide by 24 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_26@{ALT\_QSPI\_BAUD\_DIV\_26}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_26@{ALT\_QSPI\_BAUD\_DIV\_26}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a371c5fd6339c1d4aba0bfd51407cf511}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a371c5fd6339c1d4aba0bfd51407cf511}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+26&Divide by 26 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_28@{ALT\_QSPI\_BAUD\_DIV\_28}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_28@{ALT\_QSPI\_BAUD\_DIV\_28}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a56fe6f0b9aebca1cfeb7ae10fb27dfc2}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a56fe6f0b9aebca1cfeb7ae10fb27dfc2}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+28&Divide by 28 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_30@{ALT\_QSPI\_BAUD\_DIV\_30}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_30@{ALT\_QSPI\_BAUD\_DIV\_30}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a853f6f9d1e78a599831cc066c540b5a8}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8a853f6f9d1e78a599831cc066c540b5a8}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+30&Divide by 30 \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_BAUD\_DIV\_32@{ALT\_QSPI\_BAUD\_DIV\_32}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_BAUD\_DIV\_32@{ALT\_QSPI\_BAUD\_DIV\_32}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8aa58d4a81e0c629b434f2e94cbc4f132e}\label{group__ALT__QSPI__DEV__CFG_ggabea2bac97b47b7da32cf093e97de90e8aa58d4a81e0c629b434f2e94cbc4f132e}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+32&Divide by 32 \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga88c43312b86922e74346d404644293fb}\label{group__ALT__QSPI__DEV__CFG_ga88c43312b86922e74346d404644293fb}} 
\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_CLK\_PHASE\_e@{ALT\_QSPI\_CLK\_PHASE\_e}}
\index{ALT\_QSPI\_CLK\_PHASE\_e@{ALT\_QSPI\_CLK\_PHASE\_e}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_CLK\_PHASE\_e}{ALT\_QSPI\_CLK\_PHASE\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga88c43312b86922e74346d404644293fb}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+e}}}

This type enumerates the Q\+S\+PI clock phase activity options outside the S\+PI word. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_CLK\_PHASE\_ACTIVE@{ALT\_QSPI\_CLK\_PHASE\_ACTIVE}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_CLK\_PHASE\_ACTIVE@{ALT\_QSPI\_CLK\_PHASE\_ACTIVE}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gga88c43312b86922e74346d404644293fba122fd7e7c3dec89da7199e37a9375425}\label{group__ALT__QSPI__DEV__CFG_gga88c43312b86922e74346d404644293fba122fd7e7c3dec89da7199e37a9375425}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+\+A\+C\+T\+I\+VE&The S\+PI clock is active outside the word \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_CLK\_PHASE\_INACTIVE@{ALT\_QSPI\_CLK\_PHASE\_INACTIVE}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_CLK\_PHASE\_INACTIVE@{ALT\_QSPI\_CLK\_PHASE\_INACTIVE}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gga88c43312b86922e74346d404644293fba650b44ac04eb8913bca57ff13d23a606}\label{group__ALT__QSPI__DEV__CFG_gga88c43312b86922e74346d404644293fba650b44ac04eb8913bca57ff13d23a606}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+H\+A\+S\+E\+\_\+\+I\+N\+A\+C\+T\+I\+VE&The S\+PI clock is inactive outside the word \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga502f6a88a9d3e4e133385beabcb27487}\label{group__ALT__QSPI__DEV__CFG_ga502f6a88a9d3e4e133385beabcb27487}} 
\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_CLK\_POLARITY\_e@{ALT\_QSPI\_CLK\_POLARITY\_e}}
\index{ALT\_QSPI\_CLK\_POLARITY\_e@{ALT\_QSPI\_CLK\_POLARITY\_e}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_CLK\_POLARITY\_e}{ALT\_QSPI\_CLK\_POLARITY\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga502f6a88a9d3e4e133385beabcb27487}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+e}}}

This type enumerates the Q\+S\+PI clock polarity options outside the S\+PI word. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_CLK\_POLARITY\_LOW@{ALT\_QSPI\_CLK\_POLARITY\_LOW}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_CLK\_POLARITY\_LOW@{ALT\_QSPI\_CLK\_POLARITY\_LOW}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gga502f6a88a9d3e4e133385beabcb27487a065e37683982f92400a26bc6cbb4a6ed}\label{group__ALT__QSPI__DEV__CFG_gga502f6a88a9d3e4e133385beabcb27487a065e37683982f92400a26bc6cbb4a6ed}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+L\+OW&S\+PI clock is quiescent low outside the word. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_CLK\_POLARITY\_HIGH@{ALT\_QSPI\_CLK\_POLARITY\_HIGH}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_CLK\_POLARITY\_HIGH@{ALT\_QSPI\_CLK\_POLARITY\_HIGH}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gga502f6a88a9d3e4e133385beabcb27487a81ba9aecb92f48a899774d08ffc546e2}\label{group__ALT__QSPI__DEV__CFG_gga502f6a88a9d3e4e133385beabcb27487a81ba9aecb92f48a899774d08ffc546e2}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+L\+K\+\_\+\+P\+O\+L\+A\+R\+I\+T\+Y\+\_\+\+H\+I\+GH&S\+PI clock is quiescent high outside the word. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga1963b85b7d2bbc2e56ba43d807c9c1b0}\label{group__ALT__QSPI__DEV__CFG_ga1963b85b7d2bbc2e56ba43d807c9c1b0}} 
\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_CS\_MODE\_e@{ALT\_QSPI\_CS\_MODE\_e}}
\index{ALT\_QSPI\_CS\_MODE\_e@{ALT\_QSPI\_CS\_MODE\_e}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_CS\_MODE\_e}{ALT\_QSPI\_CS\_MODE\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga1963b85b7d2bbc2e56ba43d807c9c1b0}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+e}}}

This type enumerates the mode configurations available for driving the ss\+\_\+n\mbox{[}3\+:0\mbox{]} device chip selects. The chip selects may be controlled as either in a \textquotesingle{}1 of 4\textquotesingle{} or \textquotesingle{}4 to 16 decode\textquotesingle{} mode. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_CS\_MODE\_SINGLE\_SELECT@{ALT\_QSPI\_CS\_MODE\_SINGLE\_SELECT}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_CS\_MODE\_SINGLE\_SELECT@{ALT\_QSPI\_CS\_MODE\_SINGLE\_SELECT}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gga1963b85b7d2bbc2e56ba43d807c9c1b0a861f8eecff9a1a5c9ffaaae955e19c9a}\label{group__ALT__QSPI__DEV__CFG_gga1963b85b7d2bbc2e56ba43d807c9c1b0a861f8eecff9a1a5c9ffaaae955e19c9a}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+S\+E\+L\+E\+CT&Select 1 of 4 chip select ss\+\_\+n\mbox{[}3\+:0\mbox{]} \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_CS\_MODE\_DECODE@{ALT\_QSPI\_CS\_MODE\_DECODE}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_CS\_MODE\_DECODE@{ALT\_QSPI\_CS\_MODE\_DECODE}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gga1963b85b7d2bbc2e56ba43d807c9c1b0a91cc34e8b7f68e5b01bfa136ac495e9b}\label{group__ALT__QSPI__DEV__CFG_gga1963b85b7d2bbc2e56ba43d807c9c1b0a91cc34e8b7f68e5b01bfa136ac495e9b}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+\+D\+E\+C\+O\+DE&Select external 4 to 16 decode of ss\+\_\+n\mbox{[}3\+:0\mbox{]}. \\
\hline

\end{DoxyEnumFields}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga9270168a24ae2256573f5c8cbc5ec691}\label{group__ALT__QSPI__DEV__CFG_ga9270168a24ae2256573f5c8cbc5ec691}} 
\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_MODE\_e@{ALT\_QSPI\_MODE\_e}}
\index{ALT\_QSPI\_MODE\_e@{ALT\_QSPI\_MODE\_e}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{ALT\_QSPI\_MODE\_e}{ALT\_QSPI\_MODE\_e}}
{\footnotesize\ttfamily enum \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga9270168a24ae2256573f5c8cbc5ec691}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+e}}}

This type enumerates the operational modes the Q\+S\+PI controller can be configured for. It may apply to instruction, address, and/or data width interactions between the Q\+S\+PI controller and the flash device. \begin{DoxyEnumFields}{Enumerator}
\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_MODE\_SINGLE@{ALT\_QSPI\_MODE\_SINGLE}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_MODE\_SINGLE@{ALT\_QSPI\_MODE\_SINGLE}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gga9270168a24ae2256573f5c8cbc5ec691afb96856dab19888c593c7fe78b5edf88}\label{group__ALT__QSPI__DEV__CFG_gga9270168a24ae2256573f5c8cbc5ec691afb96856dab19888c593c7fe78b5edf88}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+\+S\+I\+N\+G\+LE&Use Standard Single S\+PI (S\+I\+O-\/\+S\+PI) mode (bits always transferred into the device on D\+Q0 only). Supported by all S\+PI flash devices. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_MODE\_DUAL@{ALT\_QSPI\_MODE\_DUAL}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_MODE\_DUAL@{ALT\_QSPI\_MODE\_DUAL}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gga9270168a24ae2256573f5c8cbc5ec691a2be68997cef72630cee7ded3508411b6}\label{group__ALT__QSPI__DEV__CFG_gga9270168a24ae2256573f5c8cbc5ec691a2be68997cef72630cee7ded3508411b6}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+\+D\+U\+AL&Use Dual S\+PI (D\+I\+O-\/\+S\+PI) S\+PI mode where bits are transferred on D\+Q0 and D\+Q1. \\
\hline

\raisebox{\heightof{T}}[0pt][0pt]{\index{ALT\_QSPI\_MODE\_QUAD@{ALT\_QSPI\_MODE\_QUAD}!Flash Device Configuration@{Flash Device Configuration}}\index{Flash Device Configuration@{Flash Device Configuration}!ALT\_QSPI\_MODE\_QUAD@{ALT\_QSPI\_MODE\_QUAD}}}\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gga9270168a24ae2256573f5c8cbc5ec691a9283c5071f2cb9b4f2efad83f9ed077f}\label{group__ALT__QSPI__DEV__CFG_gga9270168a24ae2256573f5c8cbc5ec691a9283c5071f2cb9b4f2efad83f9ed077f}} 
A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+M\+O\+D\+E\+\_\+\+Q\+U\+AD&Use Dual S\+PI (Q\+I\+O-\/\+S\+PI) S\+PI mode where bits are transferred on D\+Q0, D\+Q1, D\+Q3, and D\+Q3. \\
\hline

\end{DoxyEnumFields}


\subsection{Function Documentation}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga49ab5eb9e2067a6724b0bd41162eb359}\label{group__ALT__QSPI__DEV__CFG_ga49ab5eb9e2067a6724b0bd41162eb359}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_baud\_rate\_div\_get@{alt\_qspi\_baud\_rate\_div\_get}}
\index{alt\_qspi\_baud\_rate\_div\_get@{alt\_qspi\_baud\_rate\_div\_get}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_baud\_rate\_div\_get()}{alt\_qspi\_baud\_rate\_div\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga5a183c627f4dc5f1469a227c748b01ec}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+t}} alt\+\_\+qspi\+\_\+baud\+\_\+rate\+\_\+div\+\_\+get (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Get the current value of the Q\+S\+PI master baud rate divisor.

\begin{DoxyReturn}{Returns}
The value of the Q\+S\+PI master baud rate divisor. 
\end{DoxyReturn}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga964033a111f879c5ddfab32cfec0b5f6}\label{group__ALT__QSPI__DEV__CFG_ga964033a111f879c5ddfab32cfec0b5f6}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_baud\_rate\_div\_set@{alt\_qspi\_baud\_rate\_div\_set}}
\index{alt\_qspi\_baud\_rate\_div\_set@{alt\_qspi\_baud\_rate\_div\_set}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_baud\_rate\_div\_set()}{alt\_qspi\_baud\_rate\_div\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+baud\+\_\+rate\+\_\+div\+\_\+set (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga5a183c627f4dc5f1469a227c748b01ec}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+B\+A\+U\+D\+\_\+\+D\+I\+V\+\_\+t}}}]{baud\+\_\+rate\+\_\+div }\end{DoxyParamCaption})}

Set the current value of the Q\+S\+PI master baud rate divisor.

Sets the value of the Q\+S\+PI master baud rate divisor.


\begin{DoxyParams}{Parameters}
{\em baud\+\_\+rate\+\_\+div} & The master baud rate divisor. Valid range includes even values 2 to 32.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga4ecb1d5a8109c664aea8b1dc950dd9e4}\label{group__ALT__QSPI__DEV__CFG_ga4ecb1d5a8109c664aea8b1dc950dd9e4}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_chip\_select\_config\_get@{alt\_qspi\_chip\_select\_config\_get}}
\index{alt\_qspi\_chip\_select\_config\_get@{alt\_qspi\_chip\_select\_config\_get}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_chip\_select\_config\_get()}{alt\_qspi\_chip\_select\_config\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+chip\+\_\+select\+\_\+config\+\_\+get (\begin{DoxyParamCaption}\item[{uint32\+\_\+t $\ast$}]{cs,  }\item[{\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaffe96455cbf44fb3adb844c576c045fe}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+t}} $\ast$}]{cs\+\_\+mode }\end{DoxyParamCaption})}

Get the current Q\+S\+PI device peripheral chip select output and decode function configuration values.


\begin{DoxyParams}{Parameters}
{\em cs} & \mbox{[}out\mbox{]} The chip select line output values.\\
\hline
{\em cs\+\_\+mode} & \mbox{[}out\mbox{]} The decode mode to use for the chip selects.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga26f3a0e03cc1bca6f76c1fb6c1195864}\label{group__ALT__QSPI__DEV__CFG_ga26f3a0e03cc1bca6f76c1fb6c1195864}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_chip\_select\_config\_set@{alt\_qspi\_chip\_select\_config\_set}}
\index{alt\_qspi\_chip\_select\_config\_set@{alt\_qspi\_chip\_select\_config\_set}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_chip\_select\_config\_set()}{alt\_qspi\_chip\_select\_config\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+chip\+\_\+select\+\_\+config\+\_\+set (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{cs,  }\item[{const \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaffe96455cbf44fb3adb844c576c045fe}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+t}}}]{cs\+\_\+mode }\end{DoxyParamCaption})}

Set the Q\+S\+PI device peripheral chip select outputs and decode function configuration.

The chip select lines output values operate according to the selected chip select decode mode. If {\itshape cs\+\_\+mode} is A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+\+S\+I\+N\+G\+L\+E\+\_\+\+S\+E\+L\+E\+CT then cs\mbox{[}3\+:0\mbox{]} are output thus\+:

\tabulinesep=1mm
\begin{longtabu}spread 0pt [c]{*{2}{|X[-1]}|}
\hline
\cellcolor{\tableheadbgcolor}\textbf{ cs\mbox{[}3\+:0\mbox{]}  }&\cellcolor{\tableheadbgcolor}\textbf{ n\+\_\+ss\+\_\+out\mbox{[}3\+:0\mbox{]}   }\\\cline{1-2}
\endfirsthead
\hline
\endfoot
\hline
\cellcolor{\tableheadbgcolor}\textbf{ cs\mbox{[}3\+:0\mbox{]}  }&\cellcolor{\tableheadbgcolor}\textbf{ n\+\_\+ss\+\_\+out\mbox{[}3\+:0\mbox{]}   }\\\cline{1-2}
\endhead
xxx0  &1110   \\\cline{1-2}
xx01  &1101   \\\cline{1-2}
x011  &1011   \\\cline{1-2}
0111  &0111   \\\cline{1-2}
1111  &1111 (no peripheral selected)   \\\cline{1-2}
\end{longtabu}


Otherwise if {\itshape cs\+\_\+mode} is A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+C\+S\+\_\+\+M\+O\+D\+E\+\_\+\+D\+E\+C\+O\+DE then cs\mbox{[}3\+:0\mbox{]} directly drives n\+\_\+ss\+\_\+out\mbox{[}3\+:0\mbox{]}.


\begin{DoxyParams}{Parameters}
{\em cs} & The chip select line output values.\\
\hline
{\em cs\+\_\+mode} & The decode mode to use for the chip selects.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gaabb39817428dc541ded23202db2c5029}\label{group__ALT__QSPI__DEV__CFG_gaabb39817428dc541ded23202db2c5029}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_device\_read\_config\_get@{alt\_qspi\_device\_read\_config\_get}}
\index{alt\_qspi\_device\_read\_config\_get@{alt\_qspi\_device\_read\_config\_get}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_device\_read\_config\_get()}{alt\_qspi\_device\_read\_config\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+device\+\_\+read\+\_\+config\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga56516b11d66633580f54d1cc69c7aa8e}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg }\end{DoxyParamCaption})}

Get the current Q\+S\+PI device read instruction configuration.


\begin{DoxyParams}{Parameters}
{\em cfg} & \mbox{[}out\mbox{]} Pointer to a A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t structure to contain the returned Q\+S\+PI controller instruction configuration used when performing read transactions with the device.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gaf6a82874a4199a30a940ac23a84d12d6}\label{group__ALT__QSPI__DEV__CFG_gaf6a82874a4199a30a940ac23a84d12d6}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_device\_read\_config\_set@{alt\_qspi\_device\_read\_config\_set}}
\index{alt\_qspi\_device\_read\_config\_set@{alt\_qspi\_device\_read\_config\_set}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_device\_read\_config\_set()}{alt\_qspi\_device\_read\_config\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+device\+\_\+read\+\_\+config\+\_\+set (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga56516b11d66633580f54d1cc69c7aa8e}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg }\end{DoxyParamCaption})}

Set the Q\+S\+PI device read instruction configuration.

This A\+PI requires that the Q\+S\+PI controller be idle, as determined by \mbox{\hyperlink{group__ALT__QSPI__CSR_gaeaa7e762d8b79b1989385c978174b7b8}{alt\+\_\+qspi\+\_\+is\+\_\+idle()}}.


\begin{DoxyParams}{Parameters}
{\em cfg} & Pointer to a A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t structure specifying the desired op code, transfer widths, and dummy cycles for the Q\+S\+PI controller to use when performing read transactions with the device.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga18f9aa687fa06f6ac72deade0d74e2dd}\label{group__ALT__QSPI__DEV__CFG_ga18f9aa687fa06f6ac72deade0d74e2dd}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_device\_size\_config\_get@{alt\_qspi\_device\_size\_config\_get}}
\index{alt\_qspi\_device\_size\_config\_get@{alt\_qspi\_device\_size\_config\_get}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_device\_size\_config\_get()}{alt\_qspi\_device\_size\_config\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+device\+\_\+size\+\_\+config\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaeeacf956659047dac90f9dde87817817}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+S\+I\+Z\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg }\end{DoxyParamCaption})}

Get the current flash device size and write protection configuration.


\begin{DoxyParams}{Parameters}
{\em cfg} & \mbox{[}out\mbox{]} Pointer to a A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+S\+I\+Z\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t structure to contain the returned flash device size and write protection configuration.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga80c5f6f70f44a4ddf9f4766b0f643b10}\label{group__ALT__QSPI__DEV__CFG_ga80c5f6f70f44a4ddf9f4766b0f643b10}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_device\_size\_config\_set@{alt\_qspi\_device\_size\_config\_set}}
\index{alt\_qspi\_device\_size\_config\_set@{alt\_qspi\_device\_size\_config\_set}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_device\_size\_config\_set()}{alt\_qspi\_device\_size\_config\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+device\+\_\+size\+\_\+config\+\_\+set (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gaeeacf956659047dac90f9dde87817817}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+S\+I\+Z\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg }\end{DoxyParamCaption})}

Set the flash device size and write protection configuration.


\begin{DoxyParams}{Parameters}
{\em cfg} & Pointer to a A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+S\+I\+Z\+E\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t structure containing the flash device size and write protection configuration.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gaf930e784718f5bb26125f4ad782c0d27}\label{group__ALT__QSPI__DEV__CFG_gaf930e784718f5bb26125f4ad782c0d27}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_device\_write\_config\_get@{alt\_qspi\_device\_write\_config\_get}}
\index{alt\_qspi\_device\_write\_config\_get@{alt\_qspi\_device\_write\_config\_get}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_device\_write\_config\_get()}{alt\_qspi\_device\_write\_config\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+device\+\_\+write\+\_\+config\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga56516b11d66633580f54d1cc69c7aa8e}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg }\end{DoxyParamCaption})}

Get the current Q\+S\+PI device write instruction configuration.


\begin{DoxyParams}{Parameters}
{\em cfg} & \mbox{[}out\mbox{]} Pointer to a A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t structure to contain the returned Q\+S\+PI controller instruction configuration used when performing write transactions with the device.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gafc72bb52ae38dbe7a9260c730d96428a}\label{group__ALT__QSPI__DEV__CFG_gafc72bb52ae38dbe7a9260c730d96428a}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_device\_write\_config\_set@{alt\_qspi\_device\_write\_config\_set}}
\index{alt\_qspi\_device\_write\_config\_set@{alt\_qspi\_device\_write\_config\_set}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_device\_write\_config\_set()}{alt\_qspi\_device\_write\_config\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+device\+\_\+write\+\_\+config\+\_\+set (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga56516b11d66633580f54d1cc69c7aa8e}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg }\end{DoxyParamCaption})}

Set the Q\+S\+PI device write instruction configuration.

This A\+PI requires that the Q\+S\+PI controller be idle, as determined by \mbox{\hyperlink{group__ALT__QSPI__CSR_gaeaa7e762d8b79b1989385c978174b7b8}{alt\+\_\+qspi\+\_\+is\+\_\+idle()}}.


\begin{DoxyParams}{Parameters}
{\em cfg} & Pointer to a A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+D\+E\+V\+\_\+\+I\+N\+S\+T\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t structure specifying the desired op code, transfer widths, and dummy cycles for the Q\+S\+PI controller to use when performing write transactions with the device.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga842b7ccf9d836ca4073713967ffc1272}\label{group__ALT__QSPI__DEV__CFG_ga842b7ccf9d836ca4073713967ffc1272}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_mode\_bit\_config\_get@{alt\_qspi\_mode\_bit\_config\_get}}
\index{alt\_qspi\_mode\_bit\_config\_get@{alt\_qspi\_mode\_bit\_config\_get}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_mode\_bit\_config\_get()}{alt\_qspi\_mode\_bit\_config\_get()}}
{\footnotesize\ttfamily uint32\+\_\+t alt\+\_\+qspi\+\_\+mode\+\_\+bit\+\_\+config\+\_\+get (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Get the current value of the Mode Bit Configuration register.

\begin{DoxyReturn}{Returns}
The 8 bit value that is sent to the device following the address bytes when the mode bit is enabled (see\+: \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gac4eb6995a032a293aa3ff09739344712}{alt\+\_\+qspi\+\_\+mode\+\_\+bit\+\_\+enable()}}) 
\end{DoxyReturn}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gada3ca0ace7fbbf8bd1ea1ce2ad9dada0}\label{group__ALT__QSPI__DEV__CFG_gada3ca0ace7fbbf8bd1ea1ce2ad9dada0}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_mode\_bit\_config\_set@{alt\_qspi\_mode\_bit\_config\_set}}
\index{alt\_qspi\_mode\_bit\_config\_set@{alt\_qspi\_mode\_bit\_config\_set}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_mode\_bit\_config\_set()}{alt\_qspi\_mode\_bit\_config\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+mode\+\_\+bit\+\_\+config\+\_\+set (\begin{DoxyParamCaption}\item[{const uint32\+\_\+t}]{mode\+\_\+bits }\end{DoxyParamCaption})}

Set the value of the Mode Bit Configuration register.

Set the value of the 8 bits that are sent to the device following the address bytes when the mode bit is enabled (see\+: \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_gac4eb6995a032a293aa3ff09739344712}{alt\+\_\+qspi\+\_\+mode\+\_\+bit\+\_\+enable()}})

This A\+PI requires that the Q\+S\+PI controller be idle, as determined by \mbox{\hyperlink{group__ALT__QSPI__CSR_gaeaa7e762d8b79b1989385c978174b7b8}{alt\+\_\+qspi\+\_\+is\+\_\+idle()}}.


\begin{DoxyParams}{Parameters}
{\em mode\+\_\+bits} & The 8 bit value sent to the device following the address bytes.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gab73dc90410cd0b88c97e836b68cfcd11}\label{group__ALT__QSPI__DEV__CFG_gab73dc90410cd0b88c97e836b68cfcd11}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_mode\_bit\_disable@{alt\_qspi\_mode\_bit\_disable}}
\index{alt\_qspi\_mode\_bit\_disable@{alt\_qspi\_mode\_bit\_disable}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_mode\_bit\_disable()}{alt\_qspi\_mode\_bit\_disable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+mode\+\_\+bit\+\_\+disable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Disable the mode bits from being sent after the address bytes.

Prevent the mode bits defined in the Mode Bit Configuration register from being sent following the address bytes.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_gac4eb6995a032a293aa3ff09739344712}\label{group__ALT__QSPI__DEV__CFG_gac4eb6995a032a293aa3ff09739344712}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_mode\_bit\_enable@{alt\_qspi\_mode\_bit\_enable}}
\index{alt\_qspi\_mode\_bit\_enable@{alt\_qspi\_mode\_bit\_enable}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_mode\_bit\_enable()}{alt\_qspi\_mode\_bit\_enable()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+mode\+\_\+bit\+\_\+enable (\begin{DoxyParamCaption}\item[{void}]{ }\end{DoxyParamCaption})}

Enable the mode bits to be sent after the address bytes.

Ensure the mode bits defined in the Mode Bit Configuration register to be sent following the address bytes.


\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga5f89298f2ed75c53da574d53cfbd747a}\label{group__ALT__QSPI__DEV__CFG_ga5f89298f2ed75c53da574d53cfbd747a}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_timing\_config\_get@{alt\_qspi\_timing\_config\_get}}
\index{alt\_qspi\_timing\_config\_get@{alt\_qspi\_timing\_config\_get}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_timing\_config\_get()}{alt\_qspi\_timing\_config\_get()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+timing\+\_\+config\+\_\+get (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga81b5f892a981d0ecb8fb454b3a1e1230}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg }\end{DoxyParamCaption})}

Get the Q\+S\+PI device delay and timing configuration parameters.

This function returns the settings of the chip select delay and timing configurations.


\begin{DoxyParams}{Parameters}
{\em cfg} & \mbox{[}out\mbox{]} Pointer to a A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t structure to return the device timing and delay settings.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
\mbox{\Hypertarget{group__ALT__QSPI__DEV__CFG_ga1d0afe5312fe0294ef67f6525c52cf1e}\label{group__ALT__QSPI__DEV__CFG_ga1d0afe5312fe0294ef67f6525c52cf1e}} 
\index{Flash Device Configuration@{Flash Device Configuration}!alt\_qspi\_timing\_config\_set@{alt\_qspi\_timing\_config\_set}}
\index{alt\_qspi\_timing\_config\_set@{alt\_qspi\_timing\_config\_set}!Flash Device Configuration@{Flash Device Configuration}}
\subsubsection{\texorpdfstring{alt\_qspi\_timing\_config\_set()}{alt\_qspi\_timing\_config\_set()}}
{\footnotesize\ttfamily \mbox{\hyperlink{hwlib_8h_abdb0d369f069723ca55d6c94bcaaaa12}{A\+L\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+O\+DE}} alt\+\_\+qspi\+\_\+timing\+\_\+config\+\_\+set (\begin{DoxyParamCaption}\item[{const \mbox{\hyperlink{group__ALT__QSPI__DEV__CFG_ga81b5f892a981d0ecb8fb454b3a1e1230}{A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t}} $\ast$}]{cfg }\end{DoxyParamCaption})}

Set the Q\+S\+PI device delay and timing configuration parameters.

This function allows the user to configure how the chip select is driven after each flash access. This is required as each device may have different timing requirements. As the serial clock frequency is increased, these timing parameters become more important and can be adjusted to meet the requirements of a specific flash device. All timings are defined in cycles of the S\+PI master ref clock.

This A\+PI requires that the Q\+S\+PI controller be idle, as determined by \mbox{\hyperlink{group__ALT__QSPI__CSR_gaeaa7e762d8b79b1989385c978174b7b8}{alt\+\_\+qspi\+\_\+is\+\_\+idle()}}.


\begin{DoxyParams}{Parameters}
{\em cfg} & Pointer to a A\+L\+T\+\_\+\+Q\+S\+P\+I\+\_\+\+T\+I\+M\+I\+N\+G\+\_\+\+C\+O\+N\+F\+I\+G\+\_\+t structure specifying the desired timing and delay settings.\\
\hline
\end{DoxyParams}

\begin{DoxyRetVals}{Return values}
{\em A\+L\+T\+\_\+\+E\+\_\+\+S\+U\+C\+C\+E\+SS} & Indicates successful completion. \\
\hline
{\em A\+L\+T\+\_\+\+E\+\_\+\+E\+R\+R\+OR} & Indicates an error occurred. \\
\hline
\end{DoxyRetVals}
