set architecture "LIFCL"
set device "LIFCL-40"
set package "CABGA256"
set speed "7_High-Performance_1.0V"
set WRAPPER_INST "lscc_i2c_master_inst"
set APB_ENABLE 0
set FAMILY "LIFCL"
set FIFO_DEPTH 16
set FIFO_IMPL "LUT"
set TX_FIFO_AE_FLAG 2
set RX_FIFO_AF_FLAG 14
set SYS_CLOCK_FREQ 48
set PRESCALER 237


ldc_set_port -iobuf {PULLMODE=UP} [get_ports {scl_io}]
ldc_set_port -iobuf {PULLMODE=UP} [get_ports {sda_io}]

create_clock -name {clk_i} -period 20 [get_ports clk_i]