<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › vmwgfx › vmwgfx_irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>vmwgfx_irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/**************************************************************************</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright © 2009 VMware, Inc., Palo Alto, CA., USA</span>
<span class="cm"> * All Rights Reserved.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the</span>
<span class="cm"> * &quot;Software&quot;), to deal in the Software without restriction, including</span>
<span class="cm"> * without limitation the rights to use, copy, modify, merge, publish,</span>
<span class="cm"> * distribute, sub license, and/or sell copies of the Software, and to</span>
<span class="cm"> * permit persons to whom the Software is furnished to do so, subject to</span>
<span class="cm"> * the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice (including the</span>
<span class="cm"> * next paragraph) shall be included in all copies or substantial portions</span>
<span class="cm"> * of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDERS, AUTHORS AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM,</span>
<span class="cm"> * DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR</span>
<span class="cm"> * OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE</span>
<span class="cm"> * USE OR OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> **************************************************************************/</span>

<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;vmwgfx_drv.h&quot;</span>

<span class="cp">#define VMW_FENCE_WRAP (1 &lt;&lt; 24)</span>

<span class="n">irqreturn_t</span> <span class="nf">vmw_irq_handler</span><span class="p">(</span><span class="n">DRM_IRQ_ARGS</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="p">)</span><span class="n">arg</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">vmw_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">status</span><span class="p">,</span> <span class="n">masked_status</span><span class="p">;</span>

	<span class="n">spin_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">inl</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">io_start</span> <span class="o">+</span> <span class="n">VMWGFX_IRQSTATUS_PORT</span><span class="p">);</span>
	<span class="n">masked_status</span> <span class="o">=</span> <span class="n">status</span> <span class="o">&amp;</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">;</span>
	<span class="n">spin_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">status</span><span class="p">))</span>
		<span class="n">outl</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">io_start</span> <span class="o">+</span> <span class="n">VMWGFX_IRQSTATUS_PORT</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">masked_status</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">masked_status</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">SVGA_IRQFLAG_ANY_FENCE</span> <span class="o">|</span>
			     <span class="n">SVGA_IRQFLAG_FENCE_GOAL</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">vmw_fences_update</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fman</span><span class="p">);</span>
		<span class="n">wake_up_all</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fence_queue</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">masked_status</span> <span class="o">&amp;</span> <span class="n">SVGA_IRQFLAG_FIFO_PROGRESS</span><span class="p">)</span>
		<span class="n">wake_up_all</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo_queue</span><span class="p">);</span>


	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">bool</span> <span class="nf">vmw_fifo_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">seqno</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">busy</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
	<span class="n">busy</span> <span class="o">=</span> <span class="n">vmw_read</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_BUSY</span><span class="p">);</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>

	<span class="k">return</span> <span class="p">(</span><span class="n">busy</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">vmw_update_seqno</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">vmw_fifo_state</span> <span class="o">*</span><span class="n">fifo_state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">__le32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">fifo_mem</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio_virt</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">seqno</span> <span class="o">=</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_FENCE</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">last_read_seqno</span> <span class="o">!=</span> <span class="n">seqno</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">last_read_seqno</span> <span class="o">=</span> <span class="n">seqno</span><span class="p">;</span>
		<span class="n">vmw_marker_pull</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">marker_queue</span><span class="p">,</span> <span class="n">seqno</span><span class="p">);</span>
		<span class="n">vmw_fences_update</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fman</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">vmw_seqno_passed</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
			 <span class="kt">uint32_t</span> <span class="n">seqno</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">vmw_fifo_state</span> <span class="o">*</span><span class="n">fifo_state</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">last_read_seqno</span> <span class="o">-</span> <span class="n">seqno</span> <span class="o">&lt;</span> <span class="n">VMW_FENCE_WRAP</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="n">fifo_state</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo</span><span class="p">;</span>
	<span class="n">vmw_update_seqno</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">fifo_state</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">last_read_seqno</span> <span class="o">-</span> <span class="n">seqno</span> <span class="o">&lt;</span> <span class="n">VMW_FENCE_WRAP</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span> <span class="n">SVGA_FIFO_CAP_FENCE</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">vmw_fifo_idle</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">seqno</span><span class="p">))</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>

	<span class="cm">/**</span>
<span class="cm">	 * Then check if the seqno is higher than what we&#39;ve actually</span>
<span class="cm">	 * emitted. Then the fence is stale and signaled.</span>
<span class="cm">	 */</span>

	<span class="n">ret</span> <span class="o">=</span> <span class="p">((</span><span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">marker_seq</span><span class="p">)</span> <span class="o">-</span> <span class="n">seqno</span><span class="p">)</span>
	       <span class="o">&gt;</span> <span class="n">VMW_FENCE_WRAP</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">vmw_fallback_wait</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
		      <span class="n">bool</span> <span class="n">lazy</span><span class="p">,</span>
		      <span class="n">bool</span> <span class="n">fifo_idle</span><span class="p">,</span>
		      <span class="kt">uint32_t</span> <span class="n">seqno</span><span class="p">,</span>
		      <span class="n">bool</span> <span class="n">interruptible</span><span class="p">,</span>
		      <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">vmw_fifo_state</span> <span class="o">*</span><span class="n">fifo_state</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo</span><span class="p">;</span>

	<span class="kt">uint32_t</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">signal_seq</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">end_jiffies</span> <span class="o">=</span> <span class="n">jiffies</span> <span class="o">+</span> <span class="n">timeout</span><span class="p">;</span>
	<span class="n">bool</span> <span class="p">(</span><span class="o">*</span><span class="n">wait_condition</span><span class="p">)(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="p">,</span> <span class="kt">uint32_t</span><span class="p">);</span>
	<span class="n">DEFINE_WAIT</span><span class="p">(</span><span class="n">__wait</span><span class="p">);</span>

	<span class="n">wait_condition</span> <span class="o">=</span> <span class="p">(</span><span class="n">fifo_idle</span><span class="p">)</span> <span class="o">?</span> <span class="o">&amp;</span><span class="n">vmw_fifo_idle</span> <span class="o">:</span>
		<span class="o">&amp;</span><span class="n">vmw_seqno_passed</span><span class="p">;</span>

	<span class="cm">/**</span>
<span class="cm">	 * Block command submission while waiting for idle.</span>
<span class="cm">	 */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">fifo_idle</span><span class="p">)</span>
		<span class="n">down_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">rwsem</span><span class="p">);</span>
	<span class="n">signal_seq</span> <span class="o">=</span> <span class="n">atomic_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">marker_seq</span><span class="p">);</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(;;)</span> <span class="p">{</span>
		<span class="n">prepare_to_wait</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fence_queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">__wait</span><span class="p">,</span>
				<span class="p">(</span><span class="n">interruptible</span><span class="p">)</span> <span class="o">?</span>
				<span class="n">TASK_INTERRUPTIBLE</span> <span class="o">:</span> <span class="n">TASK_UNINTERRUPTIBLE</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">wait_condition</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">seqno</span><span class="p">))</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">time_after_eq</span><span class="p">(</span><span class="n">jiffies</span><span class="p">,</span> <span class="n">end_jiffies</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;SVGA device lockup.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lazy</span><span class="p">)</span>
			<span class="n">schedule_timeout</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="o">++</span><span class="n">count</span> <span class="o">&amp;</span> <span class="mh">0x0F</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/**</span>
<span class="cm">			 * FIXME: Use schedule_hr_timeout here for</span>
<span class="cm">			 * newer kernels and lower CPU utilization.</span>
<span class="cm">			 */</span>

			<span class="n">__set_current_state</span><span class="p">(</span><span class="n">TASK_RUNNING</span><span class="p">);</span>
			<span class="n">schedule</span><span class="p">();</span>
			<span class="n">__set_current_state</span><span class="p">((</span><span class="n">interruptible</span><span class="p">)</span> <span class="o">?</span>
					    <span class="n">TASK_INTERRUPTIBLE</span> <span class="o">:</span>
					    <span class="n">TASK_UNINTERRUPTIBLE</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">interruptible</span> <span class="o">&amp;&amp;</span> <span class="n">signal_pending</span><span class="p">(</span><span class="n">current</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">ERESTARTSYS</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">finish_wait</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fence_queue</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">__wait</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">fifo_idle</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">__le32</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">fifo_mem</span> <span class="o">=</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">mmio_virt</span><span class="p">;</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">signal_seq</span><span class="p">,</span> <span class="n">fifo_mem</span> <span class="o">+</span> <span class="n">SVGA_FIFO_FENCE</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">wake_up_all</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fence_queue</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fifo_idle</span><span class="p">)</span>
		<span class="n">up_read</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fifo_state</span><span class="o">-&gt;</span><span class="n">rwsem</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">vmw_seqno_waiter_add</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fence_queue_waiters</span><span class="o">++</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_flags</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
		<span class="n">outl</span><span class="p">(</span><span class="n">SVGA_IRQFLAG_ANY_FENCE</span><span class="p">,</span>
		     <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">io_start</span> <span class="o">+</span> <span class="n">VMWGFX_IRQSTATUS_PORT</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_mask</span> <span class="o">|=</span> <span class="n">SVGA_IRQFLAG_ANY_FENCE</span><span class="p">;</span>
		<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_IRQMASK</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">vmw_seqno_waiter_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">--</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fence_queue_waiters</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_flags</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SVGA_IRQFLAG_ANY_FENCE</span><span class="p">;</span>
		<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_IRQMASK</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
<span class="p">}</span>


<span class="kt">void</span> <span class="nf">vmw_goal_waiter_add</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">goal_queue_waiters</span><span class="o">++</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_flags</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
		<span class="n">outl</span><span class="p">(</span><span class="n">SVGA_IRQFLAG_FENCE_GOAL</span><span class="p">,</span>
		     <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">io_start</span> <span class="o">+</span> <span class="n">VMWGFX_IRQSTATUS_PORT</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_mask</span> <span class="o">|=</span> <span class="n">SVGA_IRQFLAG_FENCE_GOAL</span><span class="p">;</span>
		<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_IRQMASK</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">vmw_goal_waiter_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">--</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">goal_queue_waiters</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">irq_flags</span><span class="p">;</span>

		<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
		<span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_mask</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SVGA_IRQFLAG_FENCE_GOAL</span><span class="p">;</span>
		<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_IRQMASK</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_mask</span><span class="p">);</span>
		<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">,</span> <span class="n">irq_flags</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">vmw_wait_seqno</span><span class="p">(</span><span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span><span class="p">,</span>
		      <span class="n">bool</span> <span class="n">lazy</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">seqno</span><span class="p">,</span>
		      <span class="n">bool</span> <span class="n">interruptible</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">timeout</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">long</span> <span class="n">ret</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">vmw_fifo_state</span> <span class="o">*</span><span class="n">fifo</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fifo</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">last_read_seqno</span> <span class="o">-</span> <span class="n">seqno</span> <span class="o">&lt;</span> <span class="n">VMW_FENCE_WRAP</span><span class="p">))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">vmw_seqno_passed</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">seqno</span><span class="p">)))</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">vmw_fifo_ping_host</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_SYNC_GENERIC</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">fifo</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span> <span class="n">SVGA_FIFO_CAP_FENCE</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">vmw_fallback_wait</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">lazy</span><span class="p">,</span> <span class="nb">true</span><span class="p">,</span> <span class="n">seqno</span><span class="p">,</span>
					 <span class="n">interruptible</span><span class="p">,</span> <span class="n">timeout</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span> <span class="n">SVGA_CAP_IRQMASK</span><span class="p">))</span>
		<span class="k">return</span> <span class="n">vmw_fallback_wait</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">lazy</span><span class="p">,</span> <span class="nb">false</span><span class="p">,</span> <span class="n">seqno</span><span class="p">,</span>
					 <span class="n">interruptible</span><span class="p">,</span> <span class="n">timeout</span><span class="p">);</span>

	<span class="n">vmw_seqno_waiter_add</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">interruptible</span><span class="p">)</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_event_interruptible_timeout</span>
		    <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fence_queue</span><span class="p">,</span>
		     <span class="n">vmw_seqno_passed</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">seqno</span><span class="p">),</span>
		     <span class="n">timeout</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="n">wait_event_timeout</span>
		    <span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">fence_queue</span><span class="p">,</span>
		     <span class="n">vmw_seqno_passed</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">seqno</span><span class="p">),</span>
		     <span class="n">timeout</span><span class="p">);</span>

	<span class="n">vmw_seqno_waiter_remove</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">unlikely</span><span class="p">(</span><span class="n">ret</span> <span class="o">==</span> <span class="mi">0</span><span class="p">))</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">likely</span><span class="p">(</span><span class="n">ret</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">))</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">vmw_irq_preinstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">vmw_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">status</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span> <span class="n">SVGA_CAP_IRQMASK</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">irq_lock</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">inl</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">io_start</span> <span class="o">+</span> <span class="n">VMWGFX_IRQSTATUS_PORT</span><span class="p">);</span>
	<span class="n">outl</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">io_start</span> <span class="o">+</span> <span class="n">VMWGFX_IRQSTATUS_PORT</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">vmw_irq_postinstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">vmw_irq_uninstall</span><span class="p">(</span><span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">vmw_private</span> <span class="o">*</span><span class="n">dev_priv</span> <span class="o">=</span> <span class="n">vmw_priv</span><span class="p">(</span><span class="n">dev</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">status</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">capabilities</span> <span class="o">&amp;</span> <span class="n">SVGA_CAP_IRQMASK</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="n">mutex_lock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>
	<span class="n">vmw_write</span><span class="p">(</span><span class="n">dev_priv</span><span class="p">,</span> <span class="n">SVGA_REG_IRQMASK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mutex_unlock</span><span class="p">(</span><span class="o">&amp;</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">hw_mutex</span><span class="p">);</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">inl</span><span class="p">(</span><span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">io_start</span> <span class="o">+</span> <span class="n">VMWGFX_IRQSTATUS_PORT</span><span class="p">);</span>
	<span class="n">outl</span><span class="p">(</span><span class="n">status</span><span class="p">,</span> <span class="n">dev_priv</span><span class="o">-&gt;</span><span class="n">io_start</span> <span class="o">+</span> <span class="n">VMWGFX_IRQSTATUS_PORT</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
