# Microsemi Physical design constraints file

# Design Name: VKPFSOC_H264 

# Family: PolarFireSoC , Die: MPFS250TS , Package: FCG1152 , Speed grade: -1 


#
# Local clock constraints
#


#
# Region constraints
#


#
# Core cell constraints
#

set_location -inst_name FIC_0_PERIPHERALS_inst_0/PF_XCVR_ERM_C0_0/I_XCVR/LANE0 -fixed true -x 2460 -y 125
set_location -inst_name CLOCKS_AND_RESETS_inst_0/PF_XCVR_REF_CLK_C0_0/PF_XCVR_REF_CLK_C0_0/I_IO -fixed true -x 2466 -y 152
set_location -inst_name FIC_0_PERIPHERALS_inst_0/PF_TX_PLL_C1_0/PF_TX_PLL_C0_0/txpll_isnt_0 -fixed true -x 2460 -y 101