// Generated by CIRCT firtool-1.62.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module TLWidthWidget_2(
  input          clock,
                 reset,
  output         auto_in_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_in_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]   auto_in_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_in_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_in_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [4:0]   auto_in_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0]  auto_in_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [7:0]   auto_in_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0]  auto_in_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_in_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_in_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_in_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]   auto_in_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [4:0]   auto_in_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0]  auto_in_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [7:0]   auto_in_b_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_in_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_in_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]   auto_in_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_in_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_in_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [4:0]   auto_in_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0]  auto_in_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [63:0]  auto_in_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_in_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_in_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_in_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]   auto_in_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]   auto_in_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]   auto_in_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [4:0]   auto_in_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]   auto_in_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_in_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [63:0]  auto_in_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_in_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_in_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]   auto_in_e_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_out_a_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_out_a_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]   auto_out_a_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_out_a_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_out_a_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [4:0]   auto_out_a_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0]  auto_out_a_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_out_a_bits_mask,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [255:0] auto_out_a_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_out_a_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_out_b_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_out_b_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]   auto_out_b_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [4:0]   auto_out_b_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [31:0]  auto_out_b_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_out_c_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_out_c_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [2:0]   auto_out_c_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_out_c_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_out_c_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [4:0]   auto_out_c_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [31:0]  auto_out_c_bits_address,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [255:0] auto_out_c_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_out_c_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
                 auto_out_d_ready,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_out_d_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]   auto_out_d_bits_opcode,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]   auto_out_d_bits_param,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [2:0]   auto_out_d_bits_size,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [4:0]   auto_out_d_bits_source,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [1:0]   auto_out_d_bits_sink,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_out_d_bits_denied,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input  [255:0] auto_out_d_bits_data,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  input          auto_out_d_bits_corrupt,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output         auto_out_e_valid,	// src/main/scala/diplomacy/LazyModule.scala:367:18
  output [1:0]   auto_out_e_bits_sink	// src/main/scala/diplomacy/LazyModule.scala:367:18
);

  wire [255:0]     _repeated_repeater_io_deq_bits_data;	// src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_a_valid_0 = auto_in_a_valid;
  wire [2:0]       auto_in_a_bits_opcode_0 = auto_in_a_bits_opcode;
  wire [2:0]       auto_in_a_bits_param_0 = auto_in_a_bits_param;
  wire [2:0]       auto_in_a_bits_size_0 = auto_in_a_bits_size;
  wire [4:0]       auto_in_a_bits_source_0 = auto_in_a_bits_source;
  wire [31:0]      auto_in_a_bits_address_0 = auto_in_a_bits_address;
  wire [7:0]       auto_in_a_bits_mask_0 = auto_in_a_bits_mask;
  wire [63:0]      auto_in_a_bits_data_0 = auto_in_a_bits_data;
  wire             auto_in_a_bits_corrupt_0 = auto_in_a_bits_corrupt;
  wire             auto_in_b_ready_0 = auto_in_b_ready;
  wire             auto_in_c_valid_0 = auto_in_c_valid;
  wire [2:0]       auto_in_c_bits_opcode_0 = auto_in_c_bits_opcode;
  wire [2:0]       auto_in_c_bits_param_0 = auto_in_c_bits_param;
  wire [2:0]       auto_in_c_bits_size_0 = auto_in_c_bits_size;
  wire [4:0]       auto_in_c_bits_source_0 = auto_in_c_bits_source;
  wire [31:0]      auto_in_c_bits_address_0 = auto_in_c_bits_address;
  wire [63:0]      auto_in_c_bits_data_0 = auto_in_c_bits_data;
  wire             auto_in_c_bits_corrupt_0 = auto_in_c_bits_corrupt;
  wire             auto_in_d_ready_0 = auto_in_d_ready;
  wire             auto_in_e_valid_0 = auto_in_e_valid;
  wire [1:0]       auto_in_e_bits_sink_0 = auto_in_e_bits_sink;
  wire             auto_out_a_ready_0 = auto_out_a_ready;
  wire             auto_out_b_valid_0 = auto_out_b_valid;
  wire [1:0]       auto_out_b_bits_param_0 = auto_out_b_bits_param;
  wire [4:0]       auto_out_b_bits_source_0 = auto_out_b_bits_source;
  wire [31:0]      auto_out_b_bits_address_0 = auto_out_b_bits_address;
  wire             auto_out_c_ready_0 = auto_out_c_ready;
  wire             auto_out_d_valid_0 = auto_out_d_valid;
  wire [2:0]       auto_out_d_bits_opcode_0 = auto_out_d_bits_opcode;
  wire [1:0]       auto_out_d_bits_param_0 = auto_out_d_bits_param;
  wire [2:0]       auto_out_d_bits_size_0 = auto_out_d_bits_size;
  wire [4:0]       auto_out_d_bits_source_0 = auto_out_d_bits_source;
  wire [1:0]       auto_out_d_bits_sink_0 = auto_out_d_bits_sink;
  wire             auto_out_d_bits_denied_0 = auto_out_d_bits_denied;
  wire [255:0]     auto_out_d_bits_data_0 = auto_out_d_bits_data;
  wire             auto_out_d_bits_corrupt_0 = auto_out_d_bits_corrupt;
  wire             auto_in_e_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:102:35
  wire             auto_out_e_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:102:35
  wire             nodeIn_e_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:102:35
  wire             nodeOut_e_ready = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:102:35
  wire             repeat_first_1 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:101:25, :102:35
  wire             repeat_last_1 = 1'h1;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:102:35
  wire             auto_in_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_in_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             auto_out_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_a_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_a_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_a_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_a_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_a_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_a_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_a_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_b_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_c_bits_user_amba_prot_bufferable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_c_bits_user_amba_prot_modifiable = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_c_bits_user_amba_prot_readalloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_c_bits_user_amba_prot_writealloc = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_c_bits_user_amba_prot_privileged = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_c_bits_user_amba_prot_secure = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeOut_c_bits_user_amba_prot_fetch = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             repeat_1 = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             cated_1_bits_corrupt = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire             repeat_hasData_opdata = 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
  wire [1:0]       repeat_limit_1 = 2'h3;	// src/main/scala/tilelink/WidthWidget.scala:98:47
  wire [7:0]       nodeIn_b_bits_mask = 8'hFF;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:123:{43,55}
  wire [7:0]       repeat_nodeIn_b_bits_mask_mux_0 = 8'hFF;	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}
  wire [7:0]       repeat_nodeIn_b_bits_mask_mux_1 = 8'hFF;	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}
  wire [7:0]       repeat_nodeIn_b_bits_mask_mux_2 = 8'hFF;	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}
  wire [7:0]       repeat_nodeIn_b_bits_mask_mux_3 = 8'hFF;	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}
  wire [63:0]      auto_in_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:160:31
  wire [63:0]      nodeIn_b_bits_data = 64'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:160:31
  wire [31:0]      auto_out_b_bits_mask = 32'hFFFFFFFF;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/Repeater.scala:35:26
  wire [31:0]      nodeOut_b_bits_mask = 32'hFFFFFFFF;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/Repeater.scala:35:26
  wire [31:0]      cated_1_bits_mask = 32'hFFFFFFFF;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/Repeater.scala:35:26
  wire [255:0]     auto_out_b_bits_data = 256'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:156:25, :158:39, src/main/scala/util/Repeater.scala:35:26
  wire [255:0]     nodeOut_b_bits_data = 256'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:156:25, :158:39, src/main/scala/util/Repeater.scala:35:26
  wire [255:0]     cated_1_bits_data = 256'h0;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:156:25, :158:39, src/main/scala/util/Repeater.scala:35:26
  wire [2:0]       auto_in_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/Repeater.scala:35:26
  wire [2:0]       auto_in_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/Repeater.scala:35:26
  wire [2:0]       auto_out_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/Repeater.scala:35:26
  wire [2:0]       auto_out_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/Repeater.scala:35:26
  wire [2:0]       nodeIn_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/Repeater.scala:35:26
  wire [2:0]       nodeOut_b_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/Repeater.scala:35:26
  wire [2:0]       nodeOut_b_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/Repeater.scala:35:26
  wire [2:0]       cated_1_bits_opcode = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/Repeater.scala:35:26
  wire [2:0]       cated_1_bits_size = 3'h6;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/Repeater.scala:35:26
  wire             nodeIn_a_valid = auto_in_a_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_a_bits_opcode = auto_in_a_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_a_bits_param = auto_in_a_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_a_bits_size = auto_in_a_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]       nodeIn_a_bits_source = auto_in_a_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]      nodeIn_a_bits_address = auto_in_a_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]       nodeIn_a_bits_mask = auto_in_a_bits_mask_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]      nodeIn_a_bits_data = auto_in_a_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_a_bits_corrupt = auto_in_a_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_b_ready = auto_in_b_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       nodeIn_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]       nodeIn_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]      nodeIn_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_c_valid = auto_in_c_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_c_bits_opcode = auto_in_c_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_c_bits_param = auto_in_c_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_c_bits_size = auto_in_c_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]       nodeIn_c_bits_source = auto_in_c_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]      nodeIn_c_bits_address = auto_in_c_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]      nodeIn_c_bits_data = auto_in_c_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_c_bits_corrupt = auto_in_c_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_ready = auto_in_d_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]       nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]      nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeIn_e_valid = auto_in_e_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       nodeIn_e_bits_sink = auto_in_e_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             nodeOut_a_ready = auto_out_a_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]       nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [255:0]     nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_b_valid = auto_out_b_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_b_bits_param = auto_out_b_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]       nodeOut_b_bits_source = auto_out_b_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      nodeOut_b_bits_address = auto_out_b_bits_address_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_c_ready = auto_out_c_ready_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]       nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [255:0]     nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_d_valid = auto_out_d_valid_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_d_bits_opcode = auto_out_d_bits_opcode_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_d_bits_param = auto_out_d_bits_param_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_d_bits_size = auto_out_d_bits_size_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]       nodeOut_d_bits_source = auto_out_d_bits_source_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_d_bits_sink = auto_out_d_bits_sink_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_d_bits_denied = auto_out_d_bits_denied_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [255:0]     nodeOut_d_bits_data = auto_out_d_bits_data_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_d_bits_corrupt = auto_out_d_bits_corrupt_0;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_in_a_ready_0 = nodeIn_a_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeOut_a_bits_opcode = nodeIn_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_a_bits_param = nodeIn_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_a_bits_size = nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_a_bits_source = nodeIn_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_a_bits_address = nodeIn_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [7:0]       nodeOut_a_bits_mask_odata_0 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [7:0]       nodeOut_a_bits_mask_odata_1 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [7:0]       nodeOut_a_bits_mask_odata_2 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [7:0]       nodeOut_a_bits_mask_odata_3 = nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [63:0]      nodeOut_a_bits_data_odata_0 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [63:0]      nodeOut_a_bits_data_odata_1 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [63:0]      nodeOut_a_bits_data_odata_2 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [63:0]      nodeOut_a_bits_data_odata_3 = nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire             cated_1_ready = nodeIn_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire             cated_1_valid;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire             auto_in_b_valid_0 = nodeIn_b_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       cated_1_bits_param;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [1:0]       auto_in_b_bits_param_0 = nodeIn_b_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]       cated_1_bits_source;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [4:0]       auto_in_b_bits_source_0 = nodeIn_b_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [31:0]      cated_1_bits_address;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [31:0]      auto_in_b_bits_address_0 = nodeIn_b_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [7:0]       auto_in_b_bits_mask_0 = nodeIn_b_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             auto_in_c_ready_0 = nodeIn_c_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeOut_c_bits_opcode = nodeIn_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_c_bits_param = nodeIn_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_c_bits_size = nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_c_bits_source = nodeIn_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_c_bits_address = nodeIn_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire [63:0]      nodeOut_c_bits_data_odata_0 = nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [63:0]      nodeOut_c_bits_data_odata_1 = nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [63:0]      nodeOut_c_bits_data_odata_2 = nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire [63:0]      nodeOut_c_bits_data_odata_3 = nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:60:47
  wire             cated_ready = nodeIn_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire             cated_valid;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire             auto_in_d_valid_0 = nodeIn_d_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       cated_bits_opcode;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [2:0]       auto_in_d_bits_opcode_0 = nodeIn_d_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       cated_bits_param;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [1:0]       auto_in_d_bits_param_0 = nodeIn_d_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [2:0]       cated_bits_size;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [2:0]       auto_in_d_bits_size_0 = nodeIn_d_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [4:0]       cated_bits_source;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [4:0]       auto_in_d_bits_source_0 = nodeIn_d_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [1:0]       cated_bits_sink;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [1:0]       auto_in_d_bits_sink_0 = nodeIn_d_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             cated_bits_denied;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire             auto_in_d_bits_denied_0 = nodeIn_d_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire [63:0]      auto_in_d_bits_data_0 = nodeIn_d_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  wire             cated_bits_corrupt;	// src/main/scala/tilelink/WidthWidget.scala:156:25
  wire             auto_in_d_bits_corrupt_0 = nodeIn_d_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17
  assign nodeOut_e_valid = nodeIn_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  assign nodeOut_e_bits_sink = nodeIn_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17
  wire             auto_out_a_valid_0 = nodeOut_a_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_a_bits_opcode_0 = nodeOut_a_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_a_bits_param_0 = nodeOut_a_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_a_bits_size_0 = nodeOut_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       nodeOut_a_bits_mask_sizeOH_shiftAmount = nodeOut_a_bits_size;	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]       auto_out_a_bits_source_0 = nodeOut_a_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      auto_out_a_bits_address_0 = nodeOut_a_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      auto_out_a_bits_mask_0 = nodeOut_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [255:0]     auto_out_a_bits_data_0 = nodeOut_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             corrupt_out;	// src/main/scala/tilelink/WidthWidget.scala:42:36
  wire             auto_out_a_bits_corrupt_0 = nodeOut_a_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_b_ready_0 = nodeOut_b_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_c_valid_0 = nodeOut_c_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_c_bits_opcode_0 = nodeOut_c_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_c_bits_param_0 = nodeOut_c_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [2:0]       auto_out_c_bits_size_0 = nodeOut_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [4:0]       auto_out_c_bits_source_0 = nodeOut_c_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [31:0]      auto_out_c_bits_address_0 = nodeOut_c_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [255:0]     auto_out_c_bits_data_0 = nodeOut_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             corrupt_out_1;	// src/main/scala/tilelink/WidthWidget.scala:42:36
  wire             auto_out_c_bits_corrupt_0 = nodeOut_c_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_d_ready_0 = nodeOut_d_ready;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             auto_out_e_valid_0 = nodeOut_e_valid;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire [1:0]       auto_out_e_bits_sink_0 = nodeOut_e_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1205:17
  wire             hasData = ~(nodeIn_a_bits_opcode[2]);	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:93:{28,37}
  wire [11:0]      _limit_T_1 = 12'h1F << nodeIn_a_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:235:71
  wire [1:0]       limit = ~(_limit_T_1[4:3]);	// src/main/scala/tilelink/WidthWidget.scala:33:47, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [1:0]       count;	// src/main/scala/tilelink/WidthWidget.scala:35:27
  wire             first = count == 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:35:27, :36:26, :105:15, :106:{21,29}
  wire             last = count == limit | ~hasData;	// src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :37:{26,36,39}
  wire             enable_0 = (count & limit) == 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,63,72}, :105:15, :106:{21,29}
  wire             enable_1 = ({count[1], ~(count[0])} & limit) == 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}, :105:15, :106:{21,29}
  wire             enable_2 = ((count ^ 2'h2) & limit) == 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}, :105:15, :106:{21,29}
  wire             enable_3 = (~count & limit) == 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}, :105:15, :106:{21,29}
  reg              corrupt_reg;	// src/main/scala/tilelink/WidthWidget.scala:40:32
  assign corrupt_out = nodeIn_a_bits_corrupt | corrupt_reg;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:40:32, :42:36
  assign nodeOut_a_bits_corrupt = corrupt_out;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:42:36
  assign nodeIn_a_ready = nodeOut_a_ready | ~last;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/WidthWidget.scala:37:36, :71:{29,32}
  assign nodeOut_a_valid = nodeIn_a_valid & last;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/WidthWidget.scala:37:36, :72:29
  reg              nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:57:41
  wire             nodeOut_a_bits_data_masked_enable_0 =
    enable_0 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire             nodeOut_a_bits_data_masked_enable_1 =
    enable_1 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire             nodeOut_a_bits_data_masked_enable_2 =
    enable_2 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire             nodeOut_a_bits_data_masked_enable_3 =
    enable_3 | ~nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  reg  [63:0]      nodeOut_a_bits_data_rdata_0;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [63:0]      nodeOut_a_bits_data_rdata_1;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [63:0]      nodeOut_a_bits_data_rdata_2;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  wire [63:0]      nodeOut_a_bits_data_mdata_0 =
    nodeOut_a_bits_data_masked_enable_0
      ? nodeOut_a_bits_data_odata_0
      : nodeOut_a_bits_data_rdata_0;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [63:0]      nodeOut_a_bits_data_mdata_1 =
    nodeOut_a_bits_data_masked_enable_1
      ? nodeOut_a_bits_data_odata_1
      : nodeOut_a_bits_data_rdata_1;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [63:0]      nodeOut_a_bits_data_mdata_2 =
    nodeOut_a_bits_data_masked_enable_2
      ? nodeOut_a_bits_data_odata_2
      : nodeOut_a_bits_data_rdata_2;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [63:0]      nodeOut_a_bits_data_mdata_3 =
    nodeOut_a_bits_data_masked_enable_3
      ? nodeOut_a_bits_data_odata_3
      : nodeIn_a_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :63:88
  wire [127:0]     nodeOut_a_bits_data_lo =
    {nodeOut_a_bits_data_mdata_1, nodeOut_a_bits_data_mdata_0};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [127:0]     nodeOut_a_bits_data_hi =
    {nodeOut_a_bits_data_mdata_3, nodeOut_a_bits_data_mdata_2};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  assign nodeOut_a_bits_data = {nodeOut_a_bits_data_hi, nodeOut_a_bits_data_lo};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:68:12
  wire [7:0]       _nodeOut_a_bits_mask_sizeOH_T_1 =
    8'h1 << nodeOut_a_bits_mask_sizeOH_shiftAmount;	// src/main/scala/chisel3/util/OneHot.scala:64:49, :65:12
  wire [4:0]       nodeOut_a_bits_mask_sizeOH =
    {_nodeOut_a_bits_mask_sizeOH_T_1[4:1], 1'h1};	// src/main/scala/chisel3/util/OneHot.scala:65:{12,27}, src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:102:35, src/main/scala/util/Misc.scala:202:81
  wire             _nodeOut_a_bits_mask_T = nodeOut_a_bits_size > 3'h4;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/Misc.scala:206:21
  wire             nodeOut_a_bits_mask_size = nodeOut_a_bits_mask_sizeOH[4];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             nodeOut_a_bits_mask_bit = nodeOut_a_bits_address[4];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/Misc.scala:210:26
  wire             nodeOut_a_bits_mask_eq_1 = nodeOut_a_bits_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_nbit = ~nodeOut_a_bits_mask_bit;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             nodeOut_a_bits_mask_eq = nodeOut_a_bits_mask_nbit;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc =
    _nodeOut_a_bits_mask_T | nodeOut_a_bits_mask_size & nodeOut_a_bits_mask_eq;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_acc_1 =
    _nodeOut_a_bits_mask_T | nodeOut_a_bits_mask_size & nodeOut_a_bits_mask_eq_1;	// src/main/scala/util/Misc.scala:206:21, :209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_size_1 = nodeOut_a_bits_mask_sizeOH[3];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             nodeOut_a_bits_mask_bit_1 = nodeOut_a_bits_address[3];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/Misc.scala:210:26
  wire             nodeOut_a_bits_mask_nbit_1 = ~nodeOut_a_bits_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             nodeOut_a_bits_mask_eq_2 =
    nodeOut_a_bits_mask_eq & nodeOut_a_bits_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_2 =
    nodeOut_a_bits_mask_acc | nodeOut_a_bits_mask_size_1 & nodeOut_a_bits_mask_eq_2;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_3 =
    nodeOut_a_bits_mask_eq & nodeOut_a_bits_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_3 =
    nodeOut_a_bits_mask_acc | nodeOut_a_bits_mask_size_1 & nodeOut_a_bits_mask_eq_3;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_4 =
    nodeOut_a_bits_mask_eq_1 & nodeOut_a_bits_mask_nbit_1;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_4 =
    nodeOut_a_bits_mask_acc_1 | nodeOut_a_bits_mask_size_1 & nodeOut_a_bits_mask_eq_4;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_5 =
    nodeOut_a_bits_mask_eq_1 & nodeOut_a_bits_mask_bit_1;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_5 =
    nodeOut_a_bits_mask_acc_1 | nodeOut_a_bits_mask_size_1 & nodeOut_a_bits_mask_eq_5;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_size_2 = nodeOut_a_bits_mask_sizeOH[2];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             nodeOut_a_bits_mask_bit_2 = nodeOut_a_bits_address[2];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/Misc.scala:210:26
  wire             nodeOut_a_bits_mask_nbit_2 = ~nodeOut_a_bits_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             nodeOut_a_bits_mask_eq_6 =
    nodeOut_a_bits_mask_eq_2 & nodeOut_a_bits_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_6 =
    nodeOut_a_bits_mask_acc_2 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_6;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_7 =
    nodeOut_a_bits_mask_eq_2 & nodeOut_a_bits_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_7 =
    nodeOut_a_bits_mask_acc_2 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_7;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_8 =
    nodeOut_a_bits_mask_eq_3 & nodeOut_a_bits_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_8 =
    nodeOut_a_bits_mask_acc_3 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_8;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_9 =
    nodeOut_a_bits_mask_eq_3 & nodeOut_a_bits_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_9 =
    nodeOut_a_bits_mask_acc_3 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_9;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_10 =
    nodeOut_a_bits_mask_eq_4 & nodeOut_a_bits_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_10 =
    nodeOut_a_bits_mask_acc_4 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_10;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_11 =
    nodeOut_a_bits_mask_eq_4 & nodeOut_a_bits_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_11 =
    nodeOut_a_bits_mask_acc_4 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_11;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_12 =
    nodeOut_a_bits_mask_eq_5 & nodeOut_a_bits_mask_nbit_2;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_12 =
    nodeOut_a_bits_mask_acc_5 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_12;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_13 =
    nodeOut_a_bits_mask_eq_5 & nodeOut_a_bits_mask_bit_2;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_13 =
    nodeOut_a_bits_mask_acc_5 | nodeOut_a_bits_mask_size_2 & nodeOut_a_bits_mask_eq_13;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_size_3 = nodeOut_a_bits_mask_sizeOH[1];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             nodeOut_a_bits_mask_bit_3 = nodeOut_a_bits_address[1];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/Misc.scala:210:26
  wire             nodeOut_a_bits_mask_nbit_3 = ~nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             nodeOut_a_bits_mask_eq_14 =
    nodeOut_a_bits_mask_eq_6 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_14 =
    nodeOut_a_bits_mask_acc_6 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_14;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_15 =
    nodeOut_a_bits_mask_eq_6 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_15 =
    nodeOut_a_bits_mask_acc_6 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_15;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_16 =
    nodeOut_a_bits_mask_eq_7 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_16 =
    nodeOut_a_bits_mask_acc_7 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_16;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_17 =
    nodeOut_a_bits_mask_eq_7 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_17 =
    nodeOut_a_bits_mask_acc_7 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_17;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_18 =
    nodeOut_a_bits_mask_eq_8 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_18 =
    nodeOut_a_bits_mask_acc_8 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_18;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_19 =
    nodeOut_a_bits_mask_eq_8 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_19 =
    nodeOut_a_bits_mask_acc_8 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_19;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_20 =
    nodeOut_a_bits_mask_eq_9 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_20 =
    nodeOut_a_bits_mask_acc_9 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_20;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_21 =
    nodeOut_a_bits_mask_eq_9 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_21 =
    nodeOut_a_bits_mask_acc_9 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_21;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_22 =
    nodeOut_a_bits_mask_eq_10 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_22 =
    nodeOut_a_bits_mask_acc_10 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_22;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_23 =
    nodeOut_a_bits_mask_eq_10 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_23 =
    nodeOut_a_bits_mask_acc_10 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_23;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_24 =
    nodeOut_a_bits_mask_eq_11 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_24 =
    nodeOut_a_bits_mask_acc_11 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_24;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_25 =
    nodeOut_a_bits_mask_eq_11 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_25 =
    nodeOut_a_bits_mask_acc_11 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_25;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_26 =
    nodeOut_a_bits_mask_eq_12 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_26 =
    nodeOut_a_bits_mask_acc_12 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_26;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_27 =
    nodeOut_a_bits_mask_eq_12 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_27 =
    nodeOut_a_bits_mask_acc_12 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_27;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_28 =
    nodeOut_a_bits_mask_eq_13 & nodeOut_a_bits_mask_nbit_3;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_28 =
    nodeOut_a_bits_mask_acc_13 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_28;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_29 =
    nodeOut_a_bits_mask_eq_13 & nodeOut_a_bits_mask_bit_3;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_29 =
    nodeOut_a_bits_mask_acc_13 | nodeOut_a_bits_mask_size_3 & nodeOut_a_bits_mask_eq_29;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_size_4 = nodeOut_a_bits_mask_sizeOH[0];	// src/main/scala/util/Misc.scala:202:81, :209:26
  wire             nodeOut_a_bits_mask_bit_4 = nodeOut_a_bits_address[0];	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/util/Misc.scala:210:26
  wire             nodeOut_a_bits_mask_nbit_4 = ~nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :211:20
  wire             nodeOut_a_bits_mask_eq_30 =
    nodeOut_a_bits_mask_eq_14 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_30 =
    nodeOut_a_bits_mask_acc_14 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_30;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_31 =
    nodeOut_a_bits_mask_eq_14 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_31 =
    nodeOut_a_bits_mask_acc_14 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_31;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_32 =
    nodeOut_a_bits_mask_eq_15 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_32 =
    nodeOut_a_bits_mask_acc_15 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_32;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_33 =
    nodeOut_a_bits_mask_eq_15 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_33 =
    nodeOut_a_bits_mask_acc_15 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_33;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_34 =
    nodeOut_a_bits_mask_eq_16 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_34 =
    nodeOut_a_bits_mask_acc_16 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_34;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_35 =
    nodeOut_a_bits_mask_eq_16 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_35 =
    nodeOut_a_bits_mask_acc_16 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_35;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_36 =
    nodeOut_a_bits_mask_eq_17 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_36 =
    nodeOut_a_bits_mask_acc_17 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_36;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_37 =
    nodeOut_a_bits_mask_eq_17 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_37 =
    nodeOut_a_bits_mask_acc_17 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_37;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_38 =
    nodeOut_a_bits_mask_eq_18 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_38 =
    nodeOut_a_bits_mask_acc_18 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_38;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_39 =
    nodeOut_a_bits_mask_eq_18 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_39 =
    nodeOut_a_bits_mask_acc_18 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_39;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_40 =
    nodeOut_a_bits_mask_eq_19 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_40 =
    nodeOut_a_bits_mask_acc_19 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_40;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_41 =
    nodeOut_a_bits_mask_eq_19 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_41 =
    nodeOut_a_bits_mask_acc_19 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_41;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_42 =
    nodeOut_a_bits_mask_eq_20 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_42 =
    nodeOut_a_bits_mask_acc_20 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_42;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_43 =
    nodeOut_a_bits_mask_eq_20 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_43 =
    nodeOut_a_bits_mask_acc_20 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_43;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_44 =
    nodeOut_a_bits_mask_eq_21 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_44 =
    nodeOut_a_bits_mask_acc_21 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_44;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_45 =
    nodeOut_a_bits_mask_eq_21 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_45 =
    nodeOut_a_bits_mask_acc_21 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_45;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_46 =
    nodeOut_a_bits_mask_eq_22 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_46 =
    nodeOut_a_bits_mask_acc_22 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_46;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_47 =
    nodeOut_a_bits_mask_eq_22 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_47 =
    nodeOut_a_bits_mask_acc_22 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_47;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_48 =
    nodeOut_a_bits_mask_eq_23 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_48 =
    nodeOut_a_bits_mask_acc_23 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_48;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_49 =
    nodeOut_a_bits_mask_eq_23 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_49 =
    nodeOut_a_bits_mask_acc_23 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_49;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_50 =
    nodeOut_a_bits_mask_eq_24 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_50 =
    nodeOut_a_bits_mask_acc_24 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_50;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_51 =
    nodeOut_a_bits_mask_eq_24 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_51 =
    nodeOut_a_bits_mask_acc_24 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_51;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_52 =
    nodeOut_a_bits_mask_eq_25 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_52 =
    nodeOut_a_bits_mask_acc_25 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_52;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_53 =
    nodeOut_a_bits_mask_eq_25 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_53 =
    nodeOut_a_bits_mask_acc_25 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_53;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_54 =
    nodeOut_a_bits_mask_eq_26 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_54 =
    nodeOut_a_bits_mask_acc_26 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_54;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_55 =
    nodeOut_a_bits_mask_eq_26 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_55 =
    nodeOut_a_bits_mask_acc_26 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_55;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_56 =
    nodeOut_a_bits_mask_eq_27 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_56 =
    nodeOut_a_bits_mask_acc_27 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_56;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_57 =
    nodeOut_a_bits_mask_eq_27 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_57 =
    nodeOut_a_bits_mask_acc_27 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_57;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_58 =
    nodeOut_a_bits_mask_eq_28 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_58 =
    nodeOut_a_bits_mask_acc_28 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_58;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_59 =
    nodeOut_a_bits_mask_eq_28 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_59 =
    nodeOut_a_bits_mask_acc_28 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_59;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_60 =
    nodeOut_a_bits_mask_eq_29 & nodeOut_a_bits_mask_nbit_4;	// src/main/scala/util/Misc.scala:211:20, :214:27
  wire             nodeOut_a_bits_mask_acc_60 =
    nodeOut_a_bits_mask_acc_29 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_60;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire             nodeOut_a_bits_mask_eq_61 =
    nodeOut_a_bits_mask_eq_29 & nodeOut_a_bits_mask_bit_4;	// src/main/scala/util/Misc.scala:210:26, :214:27
  wire             nodeOut_a_bits_mask_acc_61 =
    nodeOut_a_bits_mask_acc_29 | nodeOut_a_bits_mask_size_4 & nodeOut_a_bits_mask_eq_61;	// src/main/scala/util/Misc.scala:209:26, :214:27, :215:{29,38}
  wire [1:0]       nodeOut_a_bits_mask_lo_lo_lo_lo =
    {nodeOut_a_bits_mask_acc_31, nodeOut_a_bits_mask_acc_30};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       nodeOut_a_bits_mask_lo_lo_lo_hi =
    {nodeOut_a_bits_mask_acc_33, nodeOut_a_bits_mask_acc_32};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       nodeOut_a_bits_mask_lo_lo_lo =
    {nodeOut_a_bits_mask_lo_lo_lo_hi, nodeOut_a_bits_mask_lo_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       nodeOut_a_bits_mask_lo_lo_hi_lo =
    {nodeOut_a_bits_mask_acc_35, nodeOut_a_bits_mask_acc_34};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       nodeOut_a_bits_mask_lo_lo_hi_hi =
    {nodeOut_a_bits_mask_acc_37, nodeOut_a_bits_mask_acc_36};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       nodeOut_a_bits_mask_lo_lo_hi =
    {nodeOut_a_bits_mask_lo_lo_hi_hi, nodeOut_a_bits_mask_lo_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       nodeOut_a_bits_mask_lo_lo =
    {nodeOut_a_bits_mask_lo_lo_hi, nodeOut_a_bits_mask_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       nodeOut_a_bits_mask_lo_hi_lo_lo =
    {nodeOut_a_bits_mask_acc_39, nodeOut_a_bits_mask_acc_38};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       nodeOut_a_bits_mask_lo_hi_lo_hi =
    {nodeOut_a_bits_mask_acc_41, nodeOut_a_bits_mask_acc_40};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       nodeOut_a_bits_mask_lo_hi_lo =
    {nodeOut_a_bits_mask_lo_hi_lo_hi, nodeOut_a_bits_mask_lo_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       nodeOut_a_bits_mask_lo_hi_hi_lo =
    {nodeOut_a_bits_mask_acc_43, nodeOut_a_bits_mask_acc_42};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       nodeOut_a_bits_mask_lo_hi_hi_hi =
    {nodeOut_a_bits_mask_acc_45, nodeOut_a_bits_mask_acc_44};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       nodeOut_a_bits_mask_lo_hi_hi =
    {nodeOut_a_bits_mask_lo_hi_hi_hi, nodeOut_a_bits_mask_lo_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       nodeOut_a_bits_mask_lo_hi =
    {nodeOut_a_bits_mask_lo_hi_hi, nodeOut_a_bits_mask_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]      nodeOut_a_bits_mask_lo =
    {nodeOut_a_bits_mask_lo_hi, nodeOut_a_bits_mask_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       nodeOut_a_bits_mask_hi_lo_lo_lo =
    {nodeOut_a_bits_mask_acc_47, nodeOut_a_bits_mask_acc_46};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       nodeOut_a_bits_mask_hi_lo_lo_hi =
    {nodeOut_a_bits_mask_acc_49, nodeOut_a_bits_mask_acc_48};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       nodeOut_a_bits_mask_hi_lo_lo =
    {nodeOut_a_bits_mask_hi_lo_lo_hi, nodeOut_a_bits_mask_hi_lo_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       nodeOut_a_bits_mask_hi_lo_hi_lo =
    {nodeOut_a_bits_mask_acc_51, nodeOut_a_bits_mask_acc_50};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       nodeOut_a_bits_mask_hi_lo_hi_hi =
    {nodeOut_a_bits_mask_acc_53, nodeOut_a_bits_mask_acc_52};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       nodeOut_a_bits_mask_hi_lo_hi =
    {nodeOut_a_bits_mask_hi_lo_hi_hi, nodeOut_a_bits_mask_hi_lo_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       nodeOut_a_bits_mask_hi_lo =
    {nodeOut_a_bits_mask_hi_lo_hi, nodeOut_a_bits_mask_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       nodeOut_a_bits_mask_hi_hi_lo_lo =
    {nodeOut_a_bits_mask_acc_55, nodeOut_a_bits_mask_acc_54};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       nodeOut_a_bits_mask_hi_hi_lo_hi =
    {nodeOut_a_bits_mask_acc_57, nodeOut_a_bits_mask_acc_56};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       nodeOut_a_bits_mask_hi_hi_lo =
    {nodeOut_a_bits_mask_hi_hi_lo_hi, nodeOut_a_bits_mask_hi_hi_lo_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [1:0]       nodeOut_a_bits_mask_hi_hi_hi_lo =
    {nodeOut_a_bits_mask_acc_59, nodeOut_a_bits_mask_acc_58};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [1:0]       nodeOut_a_bits_mask_hi_hi_hi_hi =
    {nodeOut_a_bits_mask_acc_61, nodeOut_a_bits_mask_acc_60};	// src/main/scala/util/Misc.scala:215:29, :222:10
  wire [3:0]       nodeOut_a_bits_mask_hi_hi_hi =
    {nodeOut_a_bits_mask_hi_hi_hi_hi, nodeOut_a_bits_mask_hi_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [7:0]       nodeOut_a_bits_mask_hi_hi =
    {nodeOut_a_bits_mask_hi_hi_hi, nodeOut_a_bits_mask_hi_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  wire [15:0]      nodeOut_a_bits_mask_hi =
    {nodeOut_a_bits_mask_hi_hi, nodeOut_a_bits_mask_hi_lo};	// src/main/scala/util/Misc.scala:222:10
  reg              nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:57:41
  wire             nodeOut_a_bits_mask_masked_enable_0 =
    enable_0 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire             nodeOut_a_bits_mask_masked_enable_1 =
    enable_1 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire             nodeOut_a_bits_mask_masked_enable_2 =
    enable_2 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire             nodeOut_a_bits_mask_masked_enable_3 =
    enable_3 | ~nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  reg  [7:0]       nodeOut_a_bits_mask_rdata_0;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [7:0]       nodeOut_a_bits_mask_rdata_1;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [7:0]       nodeOut_a_bits_mask_rdata_2;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  wire [7:0]       nodeOut_a_bits_mask_mdata_0 =
    nodeOut_a_bits_mask_masked_enable_0
      ? nodeOut_a_bits_mask_odata_0
      : nodeOut_a_bits_mask_rdata_0;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [7:0]       nodeOut_a_bits_mask_mdata_1 =
    nodeOut_a_bits_mask_masked_enable_1
      ? nodeOut_a_bits_mask_odata_1
      : nodeOut_a_bits_mask_rdata_1;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [7:0]       nodeOut_a_bits_mask_mdata_2 =
    nodeOut_a_bits_mask_masked_enable_2
      ? nodeOut_a_bits_mask_odata_2
      : nodeOut_a_bits_mask_rdata_2;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [7:0]       nodeOut_a_bits_mask_mdata_3 =
    nodeOut_a_bits_mask_masked_enable_3
      ? nodeOut_a_bits_mask_odata_3
      : nodeIn_a_bits_mask;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :63:88
  wire [15:0]      nodeOut_a_bits_mask_lo_1 =
    {nodeOut_a_bits_mask_mdata_1, nodeOut_a_bits_mask_mdata_0};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [15:0]      nodeOut_a_bits_mask_hi_1 =
    {nodeOut_a_bits_mask_mdata_3, nodeOut_a_bits_mask_mdata_2};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  assign nodeOut_a_bits_mask =
    {nodeOut_a_bits_mask_hi, nodeOut_a_bits_mask_lo}
    & (hasData ? {nodeOut_a_bits_mask_hi_1, nodeOut_a_bits_mask_lo_1} : 32'hFFFFFFFF);	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/Edges.scala:93:28, src/main/scala/tilelink/WidthWidget.scala:68:12, :80:{88,93}, :156:25, src/main/scala/util/Misc.scala:222:10, src/main/scala/util/Repeater.scala:35:26
  assign nodeIn_d_valid = cated_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  assign nodeIn_d_bits_opcode = cated_bits_opcode;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  assign nodeIn_d_bits_param = cated_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  assign nodeIn_d_bits_size = cated_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  assign nodeIn_d_bits_source = cated_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  assign nodeIn_d_bits_sink = cated_bits_sink;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  assign nodeIn_d_bits_denied = cated_bits_denied;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  assign nodeIn_d_bits_corrupt = cated_bits_corrupt;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [255:0]     cated_bits_data =
    {_repeated_repeater_io_deq_bits_data[255:64], nodeOut_d_bits_data[63:0]};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:156:25, :158:39, :159:37, :160:31, src/main/scala/util/Repeater.scala:35:26
  wire             repeat_hasData = cated_bits_opcode[0];	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [11:0]      _repeat_limit_T_1 = 12'h1F << cated_bits_size;	// src/main/scala/tilelink/WidthWidget.scala:156:25, src/main/scala/util/package.scala:235:71
  wire [1:0]       repeat_limit = ~(_repeat_limit_T_1[4:3]);	// src/main/scala/tilelink/WidthWidget.scala:98:47, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [1:0]       repeat_count;	// src/main/scala/tilelink/WidthWidget.scala:100:26
  wire             repeat_first = repeat_count == 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:100:26, :101:25, :105:15, :106:{21,29}
  wire             repeat_last = repeat_count == repeat_limit | ~repeat_hasData;	// src/main/scala/tilelink/Edges.scala:107:36, src/main/scala/tilelink/WidthWidget.scala:98:47, :100:26, :102:{25,35,38}
  reg  [1:0]       repeat_sel_sel_sources_0;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_1;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_2;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_3;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_4;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_5;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_6;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_7;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_8;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_9;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_10;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_11;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_12;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_13;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_14;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_15;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_16;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_17;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_18;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_20;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_21;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  reg  [1:0]       repeat_sel_sel_sources_22;	// src/main/scala/tilelink/WidthWidget.scala:181:27
  wire [1:0]       repeat_sel_sel_a_sel = nodeIn_a_bits_address[4:3];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:182:38
  wire             repeat_sel_sel_bypass =
    nodeIn_a_valid & nodeIn_a_bits_source == cated_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25, :190:{33,53}
  reg  [1:0]       repeat_sel_hold_r;	// src/main/scala/tilelink/WidthWidget.scala:116:47
  wire [31:0][1:0] _GEN =
    {{repeat_sel_sel_sources_0},
     {repeat_sel_sel_sources_0},
     {repeat_sel_sel_sources_0},
     {repeat_sel_sel_sources_0},
     {repeat_sel_sel_sources_0},
     {repeat_sel_sel_sources_0},
     {repeat_sel_sel_sources_0},
     {repeat_sel_sel_sources_0},
     {repeat_sel_sel_sources_0},
     {repeat_sel_sel_sources_22},
     {repeat_sel_sel_sources_21},
     {repeat_sel_sel_sources_20},
     {2'h0},
     {repeat_sel_sel_sources_18},
     {repeat_sel_sel_sources_17},
     {repeat_sel_sel_sources_16},
     {repeat_sel_sel_sources_15},
     {repeat_sel_sel_sources_14},
     {repeat_sel_sel_sources_13},
     {repeat_sel_sel_sources_12},
     {repeat_sel_sel_sources_11},
     {repeat_sel_sel_sources_10},
     {repeat_sel_sel_sources_9},
     {repeat_sel_sel_sources_8},
     {repeat_sel_sel_sources_7},
     {repeat_sel_sel_sources_6},
     {repeat_sel_sel_sources_5},
     {repeat_sel_sel_sources_4},
     {repeat_sel_sel_sources_3},
     {repeat_sel_sel_sources_2},
     {repeat_sel_sel_sources_1},
     {repeat_sel_sel_sources_0}};	// src/main/scala/tilelink/WidthWidget.scala:105:15, :106:{21,29}, :116:47, :181:27
  wire [1:0]       repeat_sel_hold =
    repeat_first ? _GEN[cated_bits_source] : repeat_sel_hold_r;	// src/main/scala/tilelink/WidthWidget.scala:101:25, :116:{25,47}, :156:25
  wire [1:0]       repeat_sel = repeat_sel_hold & ~repeat_limit;	// src/main/scala/tilelink/WidthWidget.scala:98:47, :116:25, :117:{16,18}
  wire [1:0]       repeat_index = repeat_sel | repeat_count;	// src/main/scala/tilelink/WidthWidget.scala:100:26, :117:16, :121:24
  wire [63:0]      repeat_nodeIn_d_bits_data_mux_0 = cated_bits_data[63:0];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [63:0]      repeat_nodeIn_d_bits_data_mux_1 = cated_bits_data[127:64];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [63:0]      repeat_nodeIn_d_bits_data_mux_2 = cated_bits_data[191:128];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [63:0]      repeat_nodeIn_d_bits_data_mux_3 = cated_bits_data[255:192];	// src/main/scala/tilelink/WidthWidget.scala:123:{43,55}, :156:25
  wire [3:0][63:0] _GEN_0 =
    {{repeat_nodeIn_d_bits_data_mux_3},
     {repeat_nodeIn_d_bits_data_mux_2},
     {repeat_nodeIn_d_bits_data_mux_1},
     {repeat_nodeIn_d_bits_data_mux_0}};	// src/main/scala/tilelink/WidthWidget.scala:123:43, :132:30
  assign nodeIn_d_bits_data = _GEN_0[repeat_index];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:121:24, :132:30
  wire             repeat_0 = ~repeat_last;	// src/main/scala/tilelink/WidthWidget.scala:102:35, :143:7, :154:26
  assign nodeIn_b_valid = cated_1_valid;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  assign nodeIn_b_bits_param = cated_1_bits_param;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  assign nodeIn_b_bits_source = cated_1_bits_source;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  assign nodeIn_b_bits_address = cated_1_bits_address;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:156:25
  wire [1:0]       repeat_sel_1 = cated_1_bits_address[4:3];	// src/main/scala/tilelink/WidthWidget.scala:112:39, :156:25
  wire [1:0]       repeat_index_1 = repeat_sel_1;	// src/main/scala/tilelink/WidthWidget.scala:112:39, :121:24
  wire             hasData_1 = nodeIn_c_bits_opcode[0];	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/Edges.scala:103:36
  wire [11:0]      _limit_T_5 = 12'h1F << nodeIn_c_bits_size;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/util/package.scala:235:71
  wire [1:0]       limit_1 = ~(_limit_T_5[4:3]);	// src/main/scala/tilelink/WidthWidget.scala:33:47, src/main/scala/util/package.scala:235:{46,71,76}
  reg  [1:0]       count_1;	// src/main/scala/tilelink/WidthWidget.scala:35:27
  wire             first_1 = count_1 == 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:35:27, :36:26, :105:15, :106:{21,29}
  wire             last_1 = count_1 == limit_1 | ~hasData_1;	// src/main/scala/tilelink/Edges.scala:103:36, src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :37:{26,36,39}
  wire             enable_0_1 = (count_1 & limit_1) == 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,63,72}, :105:15, :106:{21,29}
  wire             enable_1_1 = ({count_1[1], ~(count_1[0])} & limit_1) == 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}, :105:15, :106:{21,29}
  wire             enable_2_1 = ((count_1 ^ 2'h2) & limit_1) == 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}, :105:15, :106:{21,29}
  wire             enable_3_1 = (~count_1 & limit_1) == 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:33:47, :35:27, :38:{47,56,63,72}, :105:15, :106:{21,29}
  reg              corrupt_reg_1;	// src/main/scala/tilelink/WidthWidget.scala:40:32
  assign corrupt_out_1 = nodeIn_c_bits_corrupt | corrupt_reg_1;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:40:32, :42:36
  assign nodeOut_c_bits_corrupt = corrupt_out_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:42:36
  assign nodeIn_c_ready = nodeOut_c_ready | ~last_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/WidthWidget.scala:37:36, :71:{29,32}
  assign nodeOut_c_valid = nodeIn_c_valid & last_1;	// src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/WidthWidget.scala:37:36, :72:29
  reg              nodeOut_c_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:57:41
  wire             nodeOut_c_bits_data_masked_enable_0 =
    enable_0_1 | ~nodeOut_c_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire             nodeOut_c_bits_data_masked_enable_1 =
    enable_1_1 | ~nodeOut_c_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire             nodeOut_c_bits_data_masked_enable_2 =
    enable_2_1 | ~nodeOut_c_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  wire             nodeOut_c_bits_data_masked_enable_3 =
    enable_3_1 | ~nodeOut_c_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:38:47, :57:41, :58:{42,45}
  reg  [63:0]      nodeOut_c_bits_data_rdata_0;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [63:0]      nodeOut_c_bits_data_rdata_1;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  reg  [63:0]      nodeOut_c_bits_data_rdata_2;	// src/main/scala/tilelink/WidthWidget.scala:61:24
  wire [63:0]      nodeOut_c_bits_data_mdata_0 =
    nodeOut_c_bits_data_masked_enable_0
      ? nodeOut_c_bits_data_odata_0
      : nodeOut_c_bits_data_rdata_0;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [63:0]      nodeOut_c_bits_data_mdata_1 =
    nodeOut_c_bits_data_masked_enable_1
      ? nodeOut_c_bits_data_odata_1
      : nodeOut_c_bits_data_rdata_1;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [63:0]      nodeOut_c_bits_data_mdata_2 =
    nodeOut_c_bits_data_masked_enable_2
      ? nodeOut_c_bits_data_odata_2
      : nodeOut_c_bits_data_rdata_2;	// src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :61:24, :63:88
  wire [63:0]      nodeOut_c_bits_data_mdata_3 =
    nodeOut_c_bits_data_masked_enable_3
      ? nodeOut_c_bits_data_odata_3
      : nodeIn_c_bits_data;	// src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:58:42, :60:47, :63:88
  wire [127:0]     nodeOut_c_bits_data_lo =
    {nodeOut_c_bits_data_mdata_1, nodeOut_c_bits_data_mdata_0};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  wire [127:0]     nodeOut_c_bits_data_hi =
    {nodeOut_c_bits_data_mdata_3, nodeOut_c_bits_data_mdata_2};	// src/main/scala/tilelink/WidthWidget.scala:63:88, :68:12
  assign nodeOut_c_bits_data = {nodeOut_c_bits_data_hi, nodeOut_c_bits_data_lo};	// src/main/scala/diplomacy/Nodes.scala:1205:17, src/main/scala/tilelink/WidthWidget.scala:68:12
  always @(posedge clock) begin
    automatic logic _repeat_sel_sel_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    automatic logic _nodeOut_a_bits_data_T_2;	// src/main/scala/tilelink/WidthWidget.scala:64:23
    automatic logic _nodeOut_a_bits_mask_T_4;	// src/main/scala/tilelink/WidthWidget.scala:64:23
    automatic logic _nodeOut_c_bits_data_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    automatic logic _nodeOut_c_bits_data_T_2;	// src/main/scala/tilelink/WidthWidget.scala:64:23
    _repeat_sel_sel_T = nodeIn_a_ready & nodeIn_a_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
    _nodeOut_a_bits_data_T_2 = _repeat_sel_sel_T & ~last;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/WidthWidget.scala:37:36, :64:23, :71:32
    _nodeOut_a_bits_mask_T_4 = _repeat_sel_sel_T & ~last;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/WidthWidget.scala:37:36, :64:23, :71:32
    _nodeOut_c_bits_data_T = nodeIn_c_ready & nodeIn_c_valid;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
    _nodeOut_c_bits_data_T_2 = _nodeOut_c_bits_data_T & ~last_1;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/tilelink/WidthWidget.scala:37:36, :64:23, :71:32
    if (reset) begin
      count <= 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:35:27, :105:15, :106:{21,29}
      corrupt_reg <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:40:32, :154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
      nodeOut_a_bits_data_rdata_written_once <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:57:41, :154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
      nodeOut_a_bits_mask_rdata_written_once <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:57:41, :154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
      repeat_count <= 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:100:26, :105:15, :106:{21,29}
      count_1 <= 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:35:27, :105:15, :106:{21,29}
      corrupt_reg_1 <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:40:32, :154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
      nodeOut_c_bits_data_rdata_written_once <= 1'h0;	// src/main/scala/diplomacy/LazyModule.scala:367:18, src/main/scala/diplomacy/Nodes.scala:1205:17, :1214:17, src/main/scala/tilelink/Edges.scala:98:28, src/main/scala/tilelink/Nodes.scala:24:25, src/main/scala/tilelink/WidthWidget.scala:57:41, :154:26, :156:25, src/main/scala/util/Repeater.scala:35:26
    end
    else begin
      if (_repeat_sel_sel_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (last)	// src/main/scala/tilelink/WidthWidget.scala:37:36
          count <= 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:35:27, :105:15, :106:{21,29}
        else	// src/main/scala/tilelink/WidthWidget.scala:37:36
          count <= count + 2'h1;	// src/main/scala/tilelink/WidthWidget.scala:35:27, :45:24
        corrupt_reg <= ~last & corrupt_out;	// src/main/scala/tilelink/WidthWidget.scala:37:36, :40:32, :42:36, :46:21, :47:21, :49:23
      end
      nodeOut_a_bits_data_rdata_written_once <=
        _nodeOut_a_bits_data_T_2 | nodeOut_a_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:57:41, :64:{23,33}, :65:30
      nodeOut_a_bits_mask_rdata_written_once <=
        _nodeOut_a_bits_mask_T_4 | nodeOut_a_bits_mask_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:57:41, :64:{23,33}, :65:30
      if (nodeIn_d_ready & nodeIn_d_valid) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17
        if (repeat_last)	// src/main/scala/tilelink/WidthWidget.scala:102:35
          repeat_count <= 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:100:26, :105:15, :106:{21,29}
        else	// src/main/scala/tilelink/WidthWidget.scala:102:35
          repeat_count <= repeat_count + 2'h1;	// src/main/scala/tilelink/WidthWidget.scala:45:24, :100:26, :105:24
      end
      if (_nodeOut_c_bits_data_T) begin	// src/main/scala/chisel3/util/Decoupled.scala:52:35
        if (last_1)	// src/main/scala/tilelink/WidthWidget.scala:37:36
          count_1 <= 2'h0;	// src/main/scala/tilelink/WidthWidget.scala:35:27, :105:15, :106:{21,29}
        else	// src/main/scala/tilelink/WidthWidget.scala:37:36
          count_1 <= count_1 + 2'h1;	// src/main/scala/tilelink/WidthWidget.scala:35:27, :45:24
        corrupt_reg_1 <= ~last_1 & corrupt_out_1;	// src/main/scala/tilelink/WidthWidget.scala:37:36, :40:32, :42:36, :46:21, :47:21, :49:23
      end
      nodeOut_c_bits_data_rdata_written_once <=
        _nodeOut_c_bits_data_T_2 | nodeOut_c_bits_data_rdata_written_once;	// src/main/scala/tilelink/WidthWidget.scala:57:41, :64:{23,33}, :65:30
    end
    if (_nodeOut_a_bits_data_T_2) begin	// src/main/scala/tilelink/WidthWidget.scala:64:23
      nodeOut_a_bits_data_rdata_0 <= nodeOut_a_bits_data_mdata_0;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_1 <= nodeOut_a_bits_data_mdata_1;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_data_rdata_2 <= nodeOut_a_bits_data_mdata_2;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
    end
    if (_nodeOut_a_bits_mask_T_4) begin	// src/main/scala/tilelink/WidthWidget.scala:64:23
      nodeOut_a_bits_mask_rdata_0 <= nodeOut_a_bits_mask_mdata_0;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_1 <= nodeOut_a_bits_mask_mdata_1;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_a_bits_mask_rdata_2 <= nodeOut_a_bits_mask_mdata_2;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
    end
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h0)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/chisel3/util/OneHot.scala:65:12, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_0 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h1)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_1 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h2)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_2 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h3)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_3 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h4)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_4 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h5)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_5 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h6)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_6 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h7)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_7 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h8)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_8 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h9)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_9 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'hA)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_10 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'hB)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_11 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'hC)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_12 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'hD)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_13 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'hE)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_14 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'hF)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_15 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h10)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_16 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h11)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_17 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h12)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_18 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h14)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_20 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h15)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_21 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (_repeat_sel_sel_T & nodeIn_a_bits_source == 5'h16)	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/diplomacy/Nodes.scala:1214:17, src/main/scala/tilelink/WidthWidget.scala:181:27, :183:26, :184:37
      repeat_sel_sel_sources_22 <= repeat_sel_sel_a_sel;	// src/main/scala/tilelink/WidthWidget.scala:181:27, :182:38
    if (repeat_first)	// src/main/scala/tilelink/WidthWidget.scala:101:25
      repeat_sel_hold_r <= _GEN[cated_bits_source];	// src/main/scala/tilelink/WidthWidget.scala:116:47, :156:25
    if (_nodeOut_c_bits_data_T_2) begin	// src/main/scala/tilelink/WidthWidget.scala:64:23
      nodeOut_c_bits_data_rdata_0 <= nodeOut_c_bits_data_mdata_0;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_c_bits_data_rdata_1 <= nodeOut_c_bits_data_mdata_1;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
      nodeOut_c_bits_data_rdata_2 <= nodeOut_c_bits_data_mdata_2;	// src/main/scala/tilelink/WidthWidget.scala:61:24, :63:88
    end
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:14];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [3:0] i = 4'h0; i < 4'hF; i += 4'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        count = _RANDOM[4'h0][1:0];	// src/main/scala/tilelink/WidthWidget.scala:35:27
        corrupt_reg = _RANDOM[4'h0][2];	// src/main/scala/tilelink/WidthWidget.scala:35:27, :40:32
        nodeOut_a_bits_data_rdata_written_once = _RANDOM[4'h0][3];	// src/main/scala/tilelink/WidthWidget.scala:35:27, :57:41
        nodeOut_a_bits_data_rdata_0 =
          {_RANDOM[4'h0][31:4], _RANDOM[4'h1], _RANDOM[4'h2][3:0]};	// src/main/scala/tilelink/WidthWidget.scala:35:27, :61:24
        nodeOut_a_bits_data_rdata_1 =
          {_RANDOM[4'h2][31:4], _RANDOM[4'h3], _RANDOM[4'h4][3:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_data_rdata_2 =
          {_RANDOM[4'h4][31:4], _RANDOM[4'h5], _RANDOM[4'h6][3:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_written_once = _RANDOM[4'h6][4];	// src/main/scala/tilelink/WidthWidget.scala:57:41, :61:24
        nodeOut_a_bits_mask_rdata_0 = _RANDOM[4'h6][12:5];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_1 = _RANDOM[4'h6][20:13];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_a_bits_mask_rdata_2 = _RANDOM[4'h6][28:21];	// src/main/scala/tilelink/WidthWidget.scala:61:24
        repeat_count = _RANDOM[4'h6][30:29];	// src/main/scala/tilelink/WidthWidget.scala:61:24, :100:26
        repeat_sel_sel_sources_0 = {_RANDOM[4'h6][31], _RANDOM[4'h7][0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24, :181:27
        repeat_sel_sel_sources_1 = _RANDOM[4'h7][2:1];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_2 = _RANDOM[4'h7][4:3];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_3 = _RANDOM[4'h7][6:5];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_4 = _RANDOM[4'h7][8:7];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_5 = _RANDOM[4'h7][10:9];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_6 = _RANDOM[4'h7][12:11];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_7 = _RANDOM[4'h7][14:13];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_8 = _RANDOM[4'h7][16:15];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_9 = _RANDOM[4'h7][18:17];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_10 = _RANDOM[4'h7][20:19];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_11 = _RANDOM[4'h7][22:21];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_12 = _RANDOM[4'h7][24:23];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_13 = _RANDOM[4'h7][26:25];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_14 = _RANDOM[4'h7][28:27];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_15 = _RANDOM[4'h7][30:29];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_16 = {_RANDOM[4'h7][31], _RANDOM[4'h8][0]};	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_17 = _RANDOM[4'h8][2:1];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_18 = _RANDOM[4'h8][4:3];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_20 = _RANDOM[4'h8][8:7];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_21 = _RANDOM[4'h8][10:9];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_sel_sources_22 = _RANDOM[4'h8][12:11];	// src/main/scala/tilelink/WidthWidget.scala:181:27
        repeat_sel_hold_r = _RANDOM[4'h8][14:13];	// src/main/scala/tilelink/WidthWidget.scala:116:47, :181:27
        count_1 = _RANDOM[4'h8][18:17];	// src/main/scala/tilelink/WidthWidget.scala:35:27, :181:27
        corrupt_reg_1 = _RANDOM[4'h8][19];	// src/main/scala/tilelink/WidthWidget.scala:40:32, :181:27
        nodeOut_c_bits_data_rdata_written_once = _RANDOM[4'h8][20];	// src/main/scala/tilelink/WidthWidget.scala:57:41, :181:27
        nodeOut_c_bits_data_rdata_0 =
          {_RANDOM[4'h8][31:21], _RANDOM[4'h9], _RANDOM[4'hA][20:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24, :181:27
        nodeOut_c_bits_data_rdata_1 =
          {_RANDOM[4'hA][31:21], _RANDOM[4'hB], _RANDOM[4'hC][20:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
        nodeOut_c_bits_data_rdata_2 =
          {_RANDOM[4'hC][31:21], _RANDOM[4'hD], _RANDOM[4'hE][20:0]};	// src/main/scala/tilelink/WidthWidget.scala:61:24
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  TLMonitor_6 monitor (	// src/main/scala/tilelink/Nodes.scala:24:25
    .clock                (clock),
    .reset                (reset),
    .io_in_a_ready        (nodeIn_a_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_valid        (nodeIn_a_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_opcode  (nodeIn_a_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_param   (nodeIn_a_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_size    (nodeIn_a_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_source  (nodeIn_a_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_address (nodeIn_a_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_mask    (nodeIn_a_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_data    (nodeIn_a_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_a_bits_corrupt (nodeIn_a_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_ready        (nodeIn_b_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_valid        (nodeIn_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_param   (nodeIn_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_source  (nodeIn_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_address (nodeIn_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_b_bits_mask    (nodeIn_b_bits_mask),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_ready        (nodeIn_c_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_valid        (nodeIn_c_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_opcode  (nodeIn_c_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_param   (nodeIn_c_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_size    (nodeIn_c_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_source  (nodeIn_c_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_address (nodeIn_c_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_data    (nodeIn_c_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_c_bits_corrupt (nodeIn_c_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_ready        (nodeIn_d_ready),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_valid        (nodeIn_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_opcode  (nodeIn_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_param   (nodeIn_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_size    (nodeIn_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_source  (nodeIn_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_sink    (nodeIn_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_denied  (nodeIn_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_data    (nodeIn_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_d_bits_corrupt (nodeIn_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_valid        (nodeIn_e_valid),	// src/main/scala/diplomacy/Nodes.scala:1214:17
    .io_in_e_bits_sink    (nodeIn_e_bits_sink)	// src/main/scala/diplomacy/Nodes.scala:1214:17
  );
  Repeater repeated_repeater (	// src/main/scala/util/Repeater.scala:35:26
    .clock               (clock),
    .reset               (reset),
    .io_repeat           (repeat_0),	// src/main/scala/tilelink/WidthWidget.scala:154:26
    .io_enq_ready        (nodeOut_d_ready),
    .io_enq_valid        (nodeOut_d_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_opcode  (nodeOut_d_bits_opcode),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_param   (nodeOut_d_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_size    (nodeOut_d_bits_size),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_source  (nodeOut_d_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_sink    (nodeOut_d_bits_sink),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_denied  (nodeOut_d_bits_denied),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_data    (nodeOut_d_bits_data),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_corrupt (nodeOut_d_bits_corrupt),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_ready        (cated_ready),	// src/main/scala/tilelink/WidthWidget.scala:156:25
    .io_deq_valid        (cated_valid),
    .io_deq_bits_opcode  (cated_bits_opcode),
    .io_deq_bits_param   (cated_bits_param),
    .io_deq_bits_size    (cated_bits_size),
    .io_deq_bits_source  (cated_bits_source),
    .io_deq_bits_sink    (cated_bits_sink),
    .io_deq_bits_denied  (cated_bits_denied),
    .io_deq_bits_data    (_repeated_repeater_io_deq_bits_data),
    .io_deq_bits_corrupt (cated_bits_corrupt)
  );
  Repeater_1 repeated_repeater_1 (	// src/main/scala/util/Repeater.scala:35:26
    .io_enq_ready        (nodeOut_b_ready),
    .io_enq_valid        (nodeOut_b_valid),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_param   (nodeOut_b_bits_param),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_source  (nodeOut_b_bits_source),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_enq_bits_address (nodeOut_b_bits_address),	// src/main/scala/diplomacy/Nodes.scala:1205:17
    .io_deq_ready        (cated_1_ready),	// src/main/scala/tilelink/WidthWidget.scala:156:25
    .io_deq_valid        (cated_1_valid),
    .io_deq_bits_param   (cated_1_bits_param),
    .io_deq_bits_source  (cated_1_bits_source),
    .io_deq_bits_address (cated_1_bits_address)
  );
  assign auto_in_a_ready = auto_in_a_ready_0;
  assign auto_in_b_valid = auto_in_b_valid_0;
  assign auto_in_b_bits_param = auto_in_b_bits_param_0;
  assign auto_in_b_bits_source = auto_in_b_bits_source_0;
  assign auto_in_b_bits_address = auto_in_b_bits_address_0;
  assign auto_in_b_bits_mask = auto_in_b_bits_mask_0;
  assign auto_in_c_ready = auto_in_c_ready_0;
  assign auto_in_d_valid = auto_in_d_valid_0;
  assign auto_in_d_bits_opcode = auto_in_d_bits_opcode_0;
  assign auto_in_d_bits_param = auto_in_d_bits_param_0;
  assign auto_in_d_bits_size = auto_in_d_bits_size_0;
  assign auto_in_d_bits_source = auto_in_d_bits_source_0;
  assign auto_in_d_bits_sink = auto_in_d_bits_sink_0;
  assign auto_in_d_bits_denied = auto_in_d_bits_denied_0;
  assign auto_in_d_bits_data = auto_in_d_bits_data_0;
  assign auto_in_d_bits_corrupt = auto_in_d_bits_corrupt_0;
  assign auto_out_a_valid = auto_out_a_valid_0;
  assign auto_out_a_bits_opcode = auto_out_a_bits_opcode_0;
  assign auto_out_a_bits_param = auto_out_a_bits_param_0;
  assign auto_out_a_bits_size = auto_out_a_bits_size_0;
  assign auto_out_a_bits_source = auto_out_a_bits_source_0;
  assign auto_out_a_bits_address = auto_out_a_bits_address_0;
  assign auto_out_a_bits_mask = auto_out_a_bits_mask_0;
  assign auto_out_a_bits_data = auto_out_a_bits_data_0;
  assign auto_out_a_bits_corrupt = auto_out_a_bits_corrupt_0;
  assign auto_out_b_ready = auto_out_b_ready_0;
  assign auto_out_c_valid = auto_out_c_valid_0;
  assign auto_out_c_bits_opcode = auto_out_c_bits_opcode_0;
  assign auto_out_c_bits_param = auto_out_c_bits_param_0;
  assign auto_out_c_bits_size = auto_out_c_bits_size_0;
  assign auto_out_c_bits_source = auto_out_c_bits_source_0;
  assign auto_out_c_bits_address = auto_out_c_bits_address_0;
  assign auto_out_c_bits_data = auto_out_c_bits_data_0;
  assign auto_out_c_bits_corrupt = auto_out_c_bits_corrupt_0;
  assign auto_out_d_ready = auto_out_d_ready_0;
  assign auto_out_e_valid = auto_out_e_valid_0;
  assign auto_out_e_bits_sink = auto_out_e_bits_sink_0;
endmodule

