-- TB EXAMPLE PFRL 2023-2024

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use std.textio.all;

entity project_tb is
end project_tb;

architecture project_tb_arch of project_tb is
    constant CLOCK_PERIOD : time := 20 ns;
    signal tb_clk : std_logic := '0';
    signal tb_rst, tb_start, tb_done : std_logic;
    signal tb_add : std_logic_vector(15 downto 0);
    signal tb_k   : std_logic_vector(9 downto 0);

    signal tb_o_mem_addr, exc_o_mem_addr, init_o_mem_addr : std_logic_vector(15 downto 0);
    signal tb_o_mem_data, exc_o_mem_data, init_o_mem_data : std_logic_vector(7 downto 0);
    signal tb_i_mem_data : std_logic_vector(7 downto 0);
    signal tb_o_mem_we, tb_o_mem_en, exc_o_mem_we, exc_o_mem_en, init_o_mem_we, init_o_mem_en : std_logic;

    type ram_type is array (65535 downto 0) of std_logic_vector(7 downto 0);
    signal RAM : ram_type := (OTHERS => "00000000");

constant SCENARIO_LENGTH : integer := 196;
    type scenario_type is array (0 to SCENARIO_LENGTH*2-1) of integer;

signal scenario_input : scenario_type := (174,0,0,0,236,0,76,0,235,0,137,0,65,0,167,0,0,0,2,0,18,0,0,0,208,0,233,0,127,0,90,0,39,0,0,0,57,0,79,0,97,0,29,0,224,0,0,0,0,0,110,0,233,0,226,0,255,0,0,0,100,0,85,0,16,0,0,0,52,0,197,0,22,0,163,0,9,0,190,0,183,0,0,0,197,0,33,0,229,0,218,0,136,0,31,0,246,0,64,0,145,0,74,0,0,0,21,0,15,0,56,0,153,0,148,0,10,0,8,0,221,0,201,0,7,0,160,0,0,0,0,0,0,0,250,0,0,0,183,0,37,0,76,0,85,0,126,0,201,0,38,0,185,0,178,0,48,0,225,0,212,0,0,0,0,0,29,0,135,0,171,0,157,0,21,0,245,0,16,0,81,0,51,0,144,0,177,0,0,0,175,0,255,0,231,0,0,0,225,0,1,0,71,0,213,0,174,0,0,0,123,0,0,0,225,0,143,0,102,0,60,0,32,0,0,0,228,0,130,0,0,0,25,0,207,0,139,0,211,0,240,0,48,0,78,0,0,0,248,0,97,0,146,0,26,0,47,0,106,0,205,0,212,0,110,0,55,0,204,0,11,0,118,0,79,0,86,0,10,0,177,0,37,0,0,0,143,0,73,0,42,0,170,0,0,0,0,0,166,0,13,0,148,0,169,0,238,0,241,0,245,0,18,0,0,0,80,0,63,0,117,0,42,0,224,0,251,0,36,0,184,0,41,0,0,0,250,0,180,0,217,0,28,0,128,0,0,0,36,0,0,0,96,0,124,0,182,0,210,0,0,0,0,0,178,0,226,0,0,0,236,0,51,0,0,0,208,0,183,0,12,0,14,0,11,0,0,0,0,0,234,0);
signal scenario_full  : scenario_type := (174,31,174,30,236,31,76,31,235,31,137,31,65,31,167,31,167,30,2,31,18,31,18,30,208,31,233,31,127,31,90,31,39,31,39,30,57,31,79,31,97,31,29,31,224,31,224,30,224,29,110,31,233,31,226,31,255,31,255,30,100,31,85,31,16,31,16,30,52,31,197,31,22,31,163,31,9,31,190,31,183,31,183,30,197,31,33,31,229,31,218,31,136,31,31,31,246,31,64,31,145,31,74,31,74,30,21,31,15,31,56,31,153,31,148,31,10,31,8,31,221,31,201,31,7,31,160,31,160,30,160,29,160,28,250,31,250,30,183,31,37,31,76,31,85,31,126,31,201,31,38,31,185,31,178,31,48,31,225,31,212,31,212,30,212,29,29,31,135,31,171,31,157,31,21,31,245,31,16,31,81,31,51,31,144,31,177,31,177,30,175,31,255,31,231,31,231,30,225,31,1,31,71,31,213,31,174,31,174,30,123,31,123,30,225,31,143,31,102,31,60,31,32,31,32,30,228,31,130,31,130,30,25,31,207,31,139,31,211,31,240,31,48,31,78,31,78,30,248,31,97,31,146,31,26,31,47,31,106,31,205,31,212,31,110,31,55,31,204,31,11,31,118,31,79,31,86,31,10,31,177,31,37,31,37,30,143,31,73,31,42,31,170,31,170,30,170,29,166,31,13,31,148,31,169,31,238,31,241,31,245,31,18,31,18,30,80,31,63,31,117,31,42,31,224,31,251,31,36,31,184,31,41,31,41,30,250,31,180,31,217,31,28,31,128,31,128,30,36,31,36,30,96,31,124,31,182,31,210,31,210,30,210,29,178,31,226,31,226,30,236,31,51,31,51,30,208,31,183,31,12,31,14,31,11,31,11,30,11,29,234,31);

    signal memory_control : std_logic := '0';
    
    constant SCENARIO_ADDRESS : integer := 1234;

    component project_reti_logiche is
        port (
                i_clk : in std_logic;
                i_rst : in std_logic;
                i_start : in std_logic;
                i_add : in std_logic_vector(15 downto 0);
                i_k   : in std_logic_vector(9 downto 0);
                
                o_done : out std_logic;
                
                o_mem_addr : out std_logic_vector(15 downto 0);
                i_mem_data : in  std_logic_vector(7 downto 0);
                o_mem_data : out std_logic_vector(7 downto 0);
                o_mem_we   : out std_logic;
                o_mem_en   : out std_logic
        );
    end component project_reti_logiche;

begin
    UUT : project_reti_logiche
    port map(
                i_clk   => tb_clk,
                i_rst   => tb_rst,
                i_start => tb_start,
                i_add   => tb_add,
                i_k     => tb_k,
                
                o_done => tb_done,
                
                o_mem_addr => exc_o_mem_addr,
                i_mem_data => tb_i_mem_data,
                o_mem_data => exc_o_mem_data,
                o_mem_we   => exc_o_mem_we,
                o_mem_en   => exc_o_mem_en
    );

    -- Clock generation
    tb_clk <= not tb_clk after CLOCK_PERIOD/2;

    -- Process related to the memory
    MEM : process (tb_clk)
    begin
        if tb_clk'event and tb_clk = '1' then
            if tb_o_mem_en = '1' then
                if tb_o_mem_we = '1' then
                    RAM(to_integer(unsigned(tb_o_mem_addr))) <= tb_o_mem_data after 1 ns;
                    tb_i_mem_data <= tb_o_mem_data after 1 ns;
                else
                    tb_i_mem_data <= RAM(to_integer(unsigned(tb_o_mem_addr))) after 1 ns;
                end if;
            end if;
        end if;
    end process;
    
    memory_signal_swapper : process(memory_control, init_o_mem_addr, init_o_mem_data,
                                    init_o_mem_en,  init_o_mem_we,   exc_o_mem_addr,
                                    exc_o_mem_data, exc_o_mem_en, exc_o_mem_we)
    begin
        -- This is necessary for the testbench to work: we swap the memory
        -- signals from the component to the testbench when needed.
    
        tb_o_mem_addr <= init_o_mem_addr;
        tb_o_mem_data <= init_o_mem_data;
        tb_o_mem_en   <= init_o_mem_en;
        tb_o_mem_we   <= init_o_mem_we;

        if memory_control = '1' then
            tb_o_mem_addr <= exc_o_mem_addr;
            tb_o_mem_data <= exc_o_mem_data;
            tb_o_mem_en   <= exc_o_mem_en;
            tb_o_mem_we   <= exc_o_mem_we;
        end if;
    end process;
    
    -- This process provides the correct scenario on the signal controlled by the TB
    create_scenario : process
    begin
        wait for 50 ns;

        -- Signal initialization and reset of the component
        tb_start <= '0';
        tb_add <= (others=>'0');
        tb_k   <= (others=>'0');
        tb_rst <= '1';
        
        -- Wait some time for the component to reset...
        wait for 50 ns;
        
        tb_rst <= '0';
        memory_control <= '0';  -- Memory controlled by the testbench
        
        wait until falling_edge(tb_clk); -- Skew the testbench transitions with respect to the clock

        -- Configure the memory        
        for i in 0 to SCENARIO_LENGTH*2-1 loop
            init_o_mem_addr<= std_logic_vector(to_unsigned(SCENARIO_ADDRESS+i, 16));
            init_o_mem_data<= std_logic_vector(to_unsigned(scenario_input(i),8));
            init_o_mem_en  <= '1';
            init_o_mem_we  <= '1';
            wait until rising_edge(tb_clk);   
        end loop;
        
        wait until falling_edge(tb_clk);

        memory_control <= '1';  -- Memory controlled by the component
        
        tb_add <= std_logic_vector(to_unsigned(SCENARIO_ADDRESS, 16));
        tb_k   <= std_logic_vector(to_unsigned(SCENARIO_LENGTH, 10));
        
        tb_start <= '1';

        while tb_done /= '1' loop                
            wait until rising_edge(tb_clk);
        end loop;

        wait for 5 ns;
        
        tb_start <= '0';
        
        wait;
        
    end process;

    -- Process without sensitivity list designed to test the actual component.
    test_routine : process
    begin

        wait until tb_rst = '1';
        wait for 25 ns;
        assert tb_done = '0' report "TEST FALLITO o_done !=0 during reset" severity failure;
        wait until tb_rst = '0';

        wait until falling_edge(tb_clk);
        assert tb_done = '0' report "TEST FALLITO o_done !=0 after reset before start" severity failure;
        
        wait until rising_edge(tb_start);

        while tb_done /= '1' loop                
            wait until rising_edge(tb_clk);
        end loop;

        assert tb_o_mem_en = '0' or tb_o_mem_we = '0' report "TEST FALLITO o_mem_en !=0 memory should not be written after done." severity failure;

        for i in 0 to SCENARIO_LENGTH*2-1 loop
            assert RAM(SCENARIO_ADDRESS+i) = std_logic_vector(to_unsigned(scenario_full(i),8)) report "TEST FALLITO @ OFFSET=" & integer'image(i) & " expected= " & integer'image(scenario_full(i)) & " actual=" & integer'image(to_integer(unsigned(RAM(i)))) severity failure;
        end loop;

        wait until falling_edge(tb_start);
        assert tb_done = '1' report "TEST FALLITO o_done !=0 after reset before start" severity failure;
        wait until falling_edge(tb_done);

        assert false report "Simulation Ended! TEST PASSATO (EXAMPLE)" severity failure;
    end process;

end architecture;
