<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1692</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:14px;font-family:Times;color:#0860a8;}
	.ft04{font-size:16px;font-family:Times;color:#0860a8;}
	.ft05{font-size:18px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1692-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1692.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:68px;white-space:nowrap" class="ft00">36-8&#160;Vol. 3C</p>
<p style="position:absolute;top:47px;left:68px;white-space:nowrap" class="ft01">INTEL® PROCESSOR TRACE</p>
<p style="position:absolute;top:100px;left:68px;white-space:nowrap" class="ft07">as&#160;PSB,&#160;will be generated normally&#160;regardless. Further,&#160;PIP&#160;and VMCS continue&#160;to be&#160;generated,&#160;as indicators&#160;of&#160;<br/>what software&#160;is running.</p>
<p style="position:absolute;top:161px;left:68px;white-space:nowrap" class="ft03">36.2.5.5 &#160;&#160;Filter&#160;Enable (FilterEn)</p>
<p style="position:absolute;top:188px;left:68px;white-space:nowrap" class="ft07">Filter&#160;Enable indicates that&#160;the Instruction Pointer&#160;(IP) is&#160;within&#160;the range of IPs that&#160;Intel PT is&#160;configured&#160;to&#160;watch.&#160;<br/>Software&#160;can get the&#160;state of Filter Enable&#160;by a&#160;RDMSR&#160;of&#160;IA32_RTIT_STATUS.FilterEn. For details on&#160;configuration&#160;<br/>and use&#160;of IP filtering, se<a href="o_fe12b1e2a880e0ce-1689.html">e Section 36.2.4.3.<br/></a>On clearing of FilterEn&#160;that&#160;also clears PacketEn, a Packet&#160;Generation Disable&#160;(TIP.PGD)&#160;will&#160;be&#160;generated, but&#160;<br/>unlike&#160;the ContextEn&#160;case, the IP payload may not&#160;be suppressed. For direct, unconditional branches, as well as&#160;for&#160;<br/>indirect branches (including RETs), the&#160;PGD generated by&#160;leaving&#160;the tracing region and&#160;clearing&#160;FilterEn will&#160;<br/>contain the&#160;target&#160;IP. This&#160;means that&#160;IPs from outside the&#160;configured&#160;range&#160;can be&#160;exposed in&#160;the trace,&#160;as long&#160;<br/>as they&#160;are within context.&#160;<br/>When&#160;FilterEn&#160;is&#160;0,&#160;control flow&#160;packets are not generated (e.g.,&#160;TNT,&#160;TIP).&#160;However,&#160;some&#160;packets, such&#160;as PIP,&#160;<br/>MTC,&#160;and PSB,&#160;may still&#160;be generated while FilterEn is clear.&#160;For details on packet&#160;enable&#160;dependencies, se<a href="o_fe12b1e2a880e0ce-1719.html">e Section&#160;<br/>36.4.1.<br/></a>After TraceEn is&#160;set, FilterEn&#160;is set to&#160;1 at&#160;all times&#160;if&#160;there is&#160;no IP filter&#160;range configured&#160;by&#160;software&#160;<br/>(IA32_RTIT_CTL.ADDRn_CFG != 1, for all&#160;n),&#160;or if the&#160;processor does&#160;not&#160;support IP&#160;filtering (i.e.,&#160;<br/>CPUID.(EAX=14H, ECX=0):EBX.IPFILT_WRSTPRSV[bit&#160;2] = 0).&#160;FilterEn will toggle&#160;only&#160;when TraceEn=1 and&#160;<br/>ContextEn=1,&#160;and&#160;when&#160;at least one&#160;range&#160;is&#160;configured&#160;for IP&#160;filtering.</p>
<p style="position:absolute;top:488px;left:68px;white-space:nowrap" class="ft04">36.2.6 Trace&#160;</p>
<p style="position:absolute;top:488px;left:196px;white-space:nowrap" class="ft04">Output</p>
<p style="position:absolute;top:517px;left:68px;white-space:nowrap" class="ft07">Intel PT output should&#160;be viewed&#160;independently&#160;from&#160;trace content&#160;and filtering mechanisms. The options available&#160;<br/>for&#160;trace&#160;output can&#160;vary&#160;across processor generations and platforms.&#160;<br/>Trace output&#160;is&#160;written out using&#160;one of the&#160;following&#160;output schemes, as&#160;configured&#160;by&#160;the ToPA&#160;and&#160;FabricEn bit&#160;<br/>fields of IA32_RTIT_CT<a href="o_fe12b1e2a880e0ce-1700.html">L (see Section 36.2.7.2</a>):</p>
<p style="position:absolute;top:594px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:595px;left:93px;white-space:nowrap" class="ft02">A&#160;single, contiguous&#160;region of physical address&#160;space.&#160;</p>
<p style="position:absolute;top:616px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:617px;left:93px;white-space:nowrap" class="ft07">A&#160;collection of variable-sized&#160;regions of physical memory.&#160;These&#160;regions&#160;are linked together by&#160;tables&#160;of&#160;<br/>pointers to those regions, referred&#160;to&#160;as Table&#160;of Physical Addresses (<b>ToPA</b>). The trace output&#160;stores bypass&#160;<br/>the caches&#160;and&#160;the TLBs,&#160;but are not serializing.&#160;This is&#160;intended to&#160;minimize the&#160;performance&#160;impact of the&#160;<br/>output.</p>
<p style="position:absolute;top:688px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:689px;left:93px;white-space:nowrap" class="ft02">A platform-specific&#160;trace&#160;transport&#160;subsystem.</p>
<p style="position:absolute;top:712px;left:68px;white-space:nowrap" class="ft07">Regardless&#160;of the output&#160;scheme&#160;chosen, Intel PT stores bypass the processor caches by default. This ensures that&#160;<br/>they don't&#160;consume&#160;precious&#160;cache&#160;space, but&#160;they do&#160;not have&#160;the serializing aspects associated&#160;with&#160;un-cache-<br/>able&#160;(UC) stores. Software should&#160;avoid&#160;using MTRRs to&#160;mark&#160;any portion&#160;of&#160;the Intel PT output&#160;region&#160;as&#160;UC, as&#160;<br/>this may&#160;override the behavior described above&#160;and force&#160;Intel PT stores to&#160;UC,&#160;thereby incurring&#160;severe perfor-<br/>mance impact.<br/>There&#160;is no guarantee that a packet will be written to memory or other trace endpoint after some fixed number&#160;of&#160;<br/>cycles&#160;after&#160;a packet-producing instruction executes.&#160;The only way to&#160;assure that&#160;all packets&#160;generated&#160;have&#160;<br/>reached their&#160;endpoint&#160;is to&#160;clear TraceEn&#160;and follow&#160;that with a&#160;store,&#160;fence,&#160;or serializing instruction; doing&#160;so&#160;<br/>ensures&#160;that&#160;all buffered&#160;packets&#160;are flushed&#160;out of the&#160;processor.&#160;</p>
<p style="position:absolute;top:894px;left:68px;white-space:nowrap" class="ft03">36.2.6.1 &#160;&#160;Single&#160;Range Output</p>
<p style="position:absolute;top:921px;left:68px;white-space:nowrap" class="ft08">When IA32_RTIT_CTL.ToPA&#160;and&#160;IA32_RTIT_CTL.FabricEn&#160;bits&#160;are&#160;clear,&#160;trace packet&#160;output is&#160;sent to&#160;a single,&#160;<br/>contiguous memory&#160;(or MMIO if DRAM is&#160;not available)&#160;range&#160;defined&#160;by a&#160;base&#160;address in&#160;<br/>IA32_RTIT_OUTP<a href="o_fe12b1e2a880e0ce-1705.html">UT_BASE (Section 36.2.7.7</a>)&#160;and mask&#160;value in IA32_RTIT_OUTPUT_MASK_PTRS&#160;<a href="o_fe12b1e2a880e0ce-1706.html">(Section&#160;<br/>36.2.7.8).&#160;</a>The&#160;current&#160;write pointer in this&#160;range&#160;is&#160;also stored&#160;in IA32_RTIT_OUTPUT_MASK_PTRS.&#160;This output&#160;<br/>range is&#160;circular, meaning&#160;that when the&#160;writes&#160;wrap&#160;around&#160;the end of the buffer they&#160;begin&#160;again at&#160;the&#160;base&#160;<br/>address.<br/>This output&#160;method is&#160;best suited for&#160;cases where Intel PT output&#160;is either:</p>
<p style="position:absolute;top:1048px;left:68px;white-space:nowrap" class="ft05">•</p>
<p style="position:absolute;top:1048px;left:93px;white-space:nowrap" class="ft02">Configured&#160;to be directed to&#160;a sufficiently&#160;large&#160;contiguous region&#160;of DRAM.&#160;</p>
</div>
</body>
</html>
