{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1685015921365 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "FFT_qsim EP3C5F256C8 " "Automatically selected device EP3C5F256C8 for design FFT_qsim" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1685015921425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685015921447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685015921447 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1685015921447 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1685015921489 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C10F256C8 " "Device EP3C10F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685015921606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16F256C8 " "Device EP3C16F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685015921606 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25F256C8 " "Device EP3C25F256C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1685015921606 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1685015921606 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 240 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685015921607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 242 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685015921607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 244 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685015921607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 246 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685015921607 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 248 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1685015921607 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1685015921607 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1685015921608 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "84 84 " "No exact pin location assignment(s) for 84 pins of 84 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_out_en " "Pin data_out_en not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { data_out_en } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 7 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re0\[0\] " "Pin fft_data_out_re0\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re0[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re0\[1\] " "Pin fft_data_out_re0\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re0[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re0\[2\] " "Pin fft_data_out_re0\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re0[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re0\[3\] " "Pin fft_data_out_re0\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re0[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re0\[4\] " "Pin fft_data_out_re0\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re0[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im0\[0\] " "Pin fft_data_out_im0\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im0[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im0\[1\] " "Pin fft_data_out_im0\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im0[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im0\[2\] " "Pin fft_data_out_im0\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im0[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im0\[3\] " "Pin fft_data_out_im0\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im0[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im0\[4\] " "Pin fft_data_out_im0\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im0[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re1\[0\] " "Pin fft_data_out_re1\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re1[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re1\[1\] " "Pin fft_data_out_re1\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re1[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re1\[2\] " "Pin fft_data_out_re1\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re1[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re1\[3\] " "Pin fft_data_out_re1\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re1[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re1\[4\] " "Pin fft_data_out_re1\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re1[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im1\[0\] " "Pin fft_data_out_im1\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im1[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im1\[1\] " "Pin fft_data_out_im1\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im1[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im1\[2\] " "Pin fft_data_out_im1\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im1[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im1\[3\] " "Pin fft_data_out_im1\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im1[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im1\[4\] " "Pin fft_data_out_im1\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im1[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re2\[0\] " "Pin fft_data_out_re2\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re2[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re2\[1\] " "Pin fft_data_out_re2\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re2[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re2\[2\] " "Pin fft_data_out_re2\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re2[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re2\[3\] " "Pin fft_data_out_re2\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re2[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re2\[4\] " "Pin fft_data_out_re2\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re2[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im2\[0\] " "Pin fft_data_out_im2\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im2[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im2\[1\] " "Pin fft_data_out_im2\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im2[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im2\[2\] " "Pin fft_data_out_im2\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im2[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im2\[3\] " "Pin fft_data_out_im2\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im2[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im2\[4\] " "Pin fft_data_out_im2\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im2[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re3\[0\] " "Pin fft_data_out_re3\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re3[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re3\[1\] " "Pin fft_data_out_re3\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re3[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re3\[2\] " "Pin fft_data_out_re3\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re3[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re3\[3\] " "Pin fft_data_out_re3\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re3[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_re3\[4\] " "Pin fft_data_out_re3\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_re3[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_re3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im3\[0\] " "Pin fft_data_out_im3\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im3[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im3\[1\] " "Pin fft_data_out_im3\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im3[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im3\[2\] " "Pin fft_data_out_im3\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im3[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im3\[3\] " "Pin fft_data_out_im3\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im3[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "fft_data_out_im3\[4\] " "Pin fft_data_out_im3\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { fft_data_out_im3[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { fft_data_out_im3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re0\[0\] " "Pin ifft_data_out_re0\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re0[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re0\[1\] " "Pin ifft_data_out_re0\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re0[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re0\[2\] " "Pin ifft_data_out_re0\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re0[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re0\[3\] " "Pin ifft_data_out_re0\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re0[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re0\[4\] " "Pin ifft_data_out_re0\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re0[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im0\[0\] " "Pin ifft_data_out_im0\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im0[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im0\[1\] " "Pin ifft_data_out_im0\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im0[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im0\[2\] " "Pin ifft_data_out_im0\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im0[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im0\[3\] " "Pin ifft_data_out_im0\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im0[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im0\[4\] " "Pin ifft_data_out_im0\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im0[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re1\[0\] " "Pin ifft_data_out_re1\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re1[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re1\[1\] " "Pin ifft_data_out_re1\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re1[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re1\[2\] " "Pin ifft_data_out_re1\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re1[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re1\[3\] " "Pin ifft_data_out_re1\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re1[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re1\[4\] " "Pin ifft_data_out_re1\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re1[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im1\[0\] " "Pin ifft_data_out_im1\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im1[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im1\[1\] " "Pin ifft_data_out_im1\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im1[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im1\[2\] " "Pin ifft_data_out_im1\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im1[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im1\[3\] " "Pin ifft_data_out_im1\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im1[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im1\[4\] " "Pin ifft_data_out_im1\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im1[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re2\[0\] " "Pin ifft_data_out_re2\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re2[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re2\[1\] " "Pin ifft_data_out_re2\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re2[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re2\[2\] " "Pin ifft_data_out_re2\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re2[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re2\[3\] " "Pin ifft_data_out_re2\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re2[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re2\[4\] " "Pin ifft_data_out_re2\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re2[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im2\[0\] " "Pin ifft_data_out_im2\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im2[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 89 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im2\[1\] " "Pin ifft_data_out_im2\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im2[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 88 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im2\[2\] " "Pin ifft_data_out_im2\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im2[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im2\[3\] " "Pin ifft_data_out_im2\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im2[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im2\[4\] " "Pin ifft_data_out_im2\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im2[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re3\[0\] " "Pin ifft_data_out_re3\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re3[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 94 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re3\[1\] " "Pin ifft_data_out_re3\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re3[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 93 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re3\[2\] " "Pin ifft_data_out_re3\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re3[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 92 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re3\[3\] " "Pin ifft_data_out_re3\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re3[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 91 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_re3\[4\] " "Pin ifft_data_out_re3\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_re3[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 90 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im3\[0\] " "Pin ifft_data_out_im3\[0\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im3[0] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im3[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im3\[1\] " "Pin ifft_data_out_im3\[1\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im3[1] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im3[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im3\[2\] " "Pin ifft_data_out_im3\[2\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im3[2] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im3[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 97 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im3\[3\] " "Pin ifft_data_out_im3\[3\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im3[3] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im3[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 96 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ifft_data_out_im3\[4\] " "Pin ifft_data_out_im3\[4\] not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { ifft_data_out_im3[4] } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_im3[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 95 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { clk } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 2 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_n " "Pin rst_n not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { rst_n } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 3 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 101 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data_in_en " "Pin data_in_en not assigned to an exact location on the device" {  } { { "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "e:/software_installation/quartus/quartus/bin64/pin_planner.ppl" { data_in_en } } } { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 4 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 102 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1685015921823 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1685015921823 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FFT_qsim.sdc " "Synopsys Design Constraints File file not found: 'FFT_qsim.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1685015921923 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1685015921923 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1685015921924 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1685015921924 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1685015921924 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p)) " "Automatically promoted node clk~input (placed in PIN E2 (CLK0, DIFFCLK_0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685015921931 ""}  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 2 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 233 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685015921931 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node rst_n~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1685015921931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "data_out_en~reg0 " "Destination node data_out_en~reg0" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 173 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_out_en~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 145 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685015921931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft_data_out_re0\[1\]~0 " "Destination node ifft_data_out_re0\[1\]~0" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft_data_out_re0[1]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 146 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685015921931 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ifft1_en " "Destination node ifft1_en" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 82 -1 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ifft1_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 143 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1685015921931 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1685015921931 ""}  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 3 0 0 } } { "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "e:/software_installation/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 0 { 0 ""} 0 234 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1685015921931 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1685015922078 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685015922078 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1685015922078 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685015922078 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1685015922079 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1685015922079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1685015922079 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1685015922079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1685015922086 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1685015922086 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1685015922086 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "82 unused 2.5V 1 81 0 " "Number of I/O pins in group: 82 (unused VREF, 2.5V VCCIO, 1 input, 81 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1685015922087 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1685015922087 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1685015922087 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015922088 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015922088 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015922088 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015922088 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015922088 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015922088 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015922088 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1685015922088 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1685015922088 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1685015922088 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685015922105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1685015922414 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685015922442 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1685015922447 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1685015922885 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685015922886 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1685015923055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "E:/Software_workspace/FPGA/FFT/par/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1685015923496 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1685015923496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685015923714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1685015923715 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1685015923715 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.06 " "Total time spent on timing analysis during the Fitter is 0.06 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1685015923718 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685015923753 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685015923909 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1685015923942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1685015924041 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1685015924269 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Software_workspace/FPGA/FFT/par/output_files/FFT_qsim.fit.smsg " "Generated suppressed messages file E:/Software_workspace/FPGA/FFT/par/output_files/FFT_qsim.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1685015924533 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5759 " "Peak virtual memory: 5759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685015924821 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 19:58:44 2023 " "Processing ended: Thu May 25 19:58:44 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685015924821 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685015924821 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685015924821 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1685015924821 ""}
