<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/akiel/trunk/pub/mega_60k_test/impl/gwsynthesis/mega_60k_test.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/akiel/trunk/pub/mega_60k_test/src/pins.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/akiel/trunk/pub/mega_60k_test/src/mega_60k_test.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.12.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AT-LV60PG484AC2/I1</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AT-60</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb  5 08:35:55 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2/I1</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.945V 85C C2/I1</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9847</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>11948</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>HCLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>HCLK </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>HCLK</td>
<td>50.000(MHz)</td>
<td>77.712(MHz)</td>
<td>12</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>HCLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>HCLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>7.132</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_15349_REDUCAREG_G_s/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>12.802</td>
</tr>
<tr>
<td>2</td>
<td>7.228</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem1_15350_REDUCAREG_G_s/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>12.706</td>
</tr>
<tr>
<td>3</td>
<td>7.272</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem2_15111_REDUCAREG_G_s/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>12.669</td>
</tr>
<tr>
<td>4</td>
<td>7.328</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_15110_REDUCAREG_G_s/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>12.606</td>
</tr>
<tr>
<td>5</td>
<td>7.493</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem1_15112_REDUCAREG_G_s/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>12.448</td>
</tr>
<tr>
<td>6</td>
<td>7.576</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/ADA[8]</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>-0.388</td>
<td>12.875</td>
</tr>
<tr>
<td>7</td>
<td>7.691</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/ADA[10]</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>-0.388</td>
<td>12.760</td>
</tr>
<tr>
<td>8</td>
<td>7.694</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr0_9_s0/CE</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.057</td>
</tr>
<tr>
<td>9</td>
<td>7.708</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_9_s0/CE</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.043</td>
</tr>
<tr>
<td>10</td>
<td>7.743</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem0_15113_REDUCAREG_G_s/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>12.198</td>
</tr>
<tr>
<td>11</td>
<td>7.763</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s/ADA[8]</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>12.293</td>
</tr>
<tr>
<td>12</td>
<td>7.845</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s/ADA[10]</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>12.210</td>
</tr>
<tr>
<td>13</td>
<td>7.903</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_1_s/ADA[8]</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>-0.381</td>
<td>12.541</td>
</tr>
<tr>
<td>14</td>
<td>7.910</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_0_s0/CE</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>11.826</td>
</tr>
<tr>
<td>15</td>
<td>7.910</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_1_s0/CE</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.015</td>
<td>11.826</td>
</tr>
<tr>
<td>16</td>
<td>7.922</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_7_s/ADA[8]</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.141</td>
</tr>
<tr>
<td>17</td>
<td>7.923</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_RAMREG_11_G[10]_s1/CE</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>11.821</td>
</tr>
<tr>
<td>18</td>
<td>7.957</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_15348_REDUCAREG_G_s/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>11.984</td>
</tr>
<tr>
<td>19</td>
<td>7.985</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/sel_wf_v_s0/CE</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>11.759</td>
</tr>
<tr>
<td>20</td>
<td>7.985</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/v_flag_au_s0/CE</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>11.759</td>
</tr>
<tr>
<td>21</td>
<td>7.985</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/v_flag_wf_s0/CE</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>11.759</td>
</tr>
<tr>
<td>22</td>
<td>8.005</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_7_s/ADA[10]</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>12.058</td>
</tr>
<tr>
<td>23</td>
<td>8.017</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/z_flag_mux_s0/CE</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>11.726</td>
</tr>
<tr>
<td>24</td>
<td>8.018</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_1_s/ADA[10]</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>-0.381</td>
<td>12.426</td>
</tr>
<tr>
<td>25</td>
<td>8.047</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s/ADA[13]</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.008</td>
<td>12.009</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.144</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDATAM_30_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_6_s/DIB[0]</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.205</td>
<td>0.384</td>
</tr>
<tr>
<td>2</td>
<td>0.214</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_23_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_23_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.219</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_2_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_2_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.433</td>
</tr>
<tr>
<td>4</td>
<td>0.242</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_17_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_17_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.452</td>
</tr>
<tr>
<td>5</td>
<td>0.266</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDATAM_29_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_5_s/DIB[0]</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.494</td>
</tr>
<tr>
<td>6</td>
<td>0.268</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_30_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_30_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.490</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>8</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>9</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>10</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_17_s3/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_17_s3/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>11</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_22_s3/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_22_s3/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>12</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_30_s3/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_30_s3/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>13</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_2_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_2_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>14</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_19_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_19_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>15</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_20_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_20_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>16</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_22_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_22_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>17</td>
<td>0.275</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0/Q</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>18</td>
<td>0.275</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0/Q</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>19</td>
<td>0.275</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_1_s0/Q</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_1_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>20</td>
<td>0.275</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_3_s0/Q</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_3_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>21</td>
<td>0.275</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0/Q</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>22</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/ahb_data_state_0_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/ahb_data_state_0_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>23</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>24</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0/D</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.300</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>16.437</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_1022_0_s/RESET[0]</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.114</td>
</tr>
<tr>
<td>2</td>
<td>16.913</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_1023_0_s/RESET[0]</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>2.646</td>
</tr>
<tr>
<td>3</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_16_s3/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>2.009</td>
</tr>
<tr>
<td>4</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_18_s3/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>2.009</td>
</tr>
<tr>
<td>5</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/ahb_rd_en_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>6</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_11_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>7</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_19_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>8</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_23_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>9</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/ahb_wr_en_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>10</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu3_comp28to2_3_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>11</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu3_comp28to2_11_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>12</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_6_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>2.009</td>
</tr>
<tr>
<td>13</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_7_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>14</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_8_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>15</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_12_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>2.009</td>
</tr>
<tr>
<td>16</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_13_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>2.009</td>
</tr>
<tr>
<td>17</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_19_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>2.009</td>
</tr>
<tr>
<td>18</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_3_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>19</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_8_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>20</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_23_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>21</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/vc_corereset_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>22</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/c_maskints_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>23</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/bkpt_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
<tr>
<td>24</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_4_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>-0.008</td>
<td>2.009</td>
</tr>
<tr>
<td>25</td>
<td>17.720</td>
<td>Cortex_M1_instance/dbgRstGen_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_10_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.001</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.719</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_ex_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.867</td>
</tr>
<tr>
<td>2</td>
<td>0.719</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_ex_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.867</td>
</tr>
<tr>
<td>3</td>
<td>0.719</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_de_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.867</td>
</tr>
<tr>
<td>4</td>
<td>0.719</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_26_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.867</td>
</tr>
<tr>
<td>5</td>
<td>0.719</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_26_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.867</td>
</tr>
<tr>
<td>6</td>
<td>0.719</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_3_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.863</td>
</tr>
<tr>
<td>7</td>
<td>0.719</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_de_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.863</td>
</tr>
<tr>
<td>8</td>
<td>0.719</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_fe_s0/PRESET</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.863</td>
</tr>
<tr>
<td>9</td>
<td>0.724</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.872</td>
</tr>
<tr>
<td>10</td>
<td>0.724</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_ex_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.872</td>
</tr>
<tr>
<td>11</td>
<td>0.724</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_de_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.872</td>
</tr>
<tr>
<td>12</td>
<td>0.724</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.872</td>
</tr>
<tr>
<td>13</td>
<td>0.724</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/first_ex_phase_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.872</td>
</tr>
<tr>
<td>14</td>
<td>0.724</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.868</td>
</tr>
<tr>
<td>15</td>
<td>0.724</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_7_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.868</td>
</tr>
<tr>
<td>16</td>
<td>0.724</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_7_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.868</td>
</tr>
<tr>
<td>17</td>
<td>0.727</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_halt_req_ex_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.867</td>
</tr>
<tr>
<td>18</td>
<td>0.727</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_de_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.867</td>
</tr>
<tr>
<td>19</td>
<td>0.727</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_isb_de_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.193</td>
<td>0.867</td>
</tr>
<tr>
<td>20</td>
<td>0.727</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_halt_ack_s1/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.871</td>
</tr>
<tr>
<td>21</td>
<td>0.727</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_0_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.871</td>
</tr>
<tr>
<td>22</td>
<td>0.729</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_2_s0/PRESET</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.877</td>
</tr>
<tr>
<td>23</td>
<td>0.729</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_3_s0/PRESET</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.201</td>
<td>0.877</td>
</tr>
<tr>
<td>24</td>
<td>0.729</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_8_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.873</td>
</tr>
<tr>
<td>25</td>
<td>0.729</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/Q</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_9_s0/CLEAR</td>
<td>HCLK:[R]</td>
<td>HCLK:[R]</td>
<td>0.000</td>
<td>-0.197</td>
<td>0.873</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.370</td>
<td>8.232</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>HCLK</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s</td>
</tr>
<tr>
<td>2</td>
<td>7.370</td>
<td>8.232</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>HCLK</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_3_s</td>
</tr>
<tr>
<td>3</td>
<td>7.370</td>
<td>8.232</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>HCLK</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_4_s</td>
</tr>
<tr>
<td>4</td>
<td>7.370</td>
<td>8.232</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>HCLK</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>7.370</td>
<td>8.232</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>HCLK</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_2_s</td>
</tr>
<tr>
<td>6</td>
<td>7.370</td>
<td>8.232</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>HCLK</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_5_s</td>
</tr>
<tr>
<td>7</td>
<td>7.370</td>
<td>8.232</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>HCLK</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_6_s</td>
</tr>
<tr>
<td>8</td>
<td>7.370</td>
<td>8.232</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>HCLK</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_mem2_0_4_s</td>
</tr>
<tr>
<td>9</td>
<td>7.370</td>
<td>8.232</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>HCLK</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_mem2_0_6_s</td>
</tr>
<tr>
<td>10</td>
<td>7.373</td>
<td>8.235</td>
<td>0.862</td>
<td>Low Pulse Width</td>
<td>HCLK</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem1_mem1_0_0_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.132</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.634</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_15349_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>10.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>10.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/COUT</td>
</tr>
<tr>
<td>10.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/CIN</td>
</tr>
<tr>
<td>10.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/CIN</td>
</tr>
<tr>
<td>10.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/COUT</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/CIN</td>
</tr>
<tr>
<td>10.889</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C88[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/SUM</td>
</tr>
<tr>
<td>11.889</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C82[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/I2</td>
</tr>
<tr>
<td>12.099</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R37C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/F</td>
</tr>
<tr>
<td>13.682</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/I3</td>
</tr>
<tr>
<td>14.014</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/F</td>
</tr>
<tr>
<td>14.124</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/I3</td>
</tr>
<tr>
<td>14.334</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/F</td>
</tr>
<tr>
<td>14.460</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/I3</td>
</tr>
<tr>
<td>14.873</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C68[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/F</td>
</tr>
<tr>
<td>16.221</td>
<td>1.348</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C63[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_DTCMRDATA[16]_DOAL_G_0_s30/I2</td>
</tr>
<tr>
<td>16.634</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R44C63[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_DTCMRDATA[16]_DOAL_G_0_s30/F</td>
</tr>
<tr>
<td>16.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C63[1][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_15349_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.817</td>
<td>2.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C63[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_15349_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>23.766</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R44C63[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_15349_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.831, 29.925%; route: 8.665, 67.685%; tC2Q: 0.306, 2.390%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.750%; route: 2.529, 66.250%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.538</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem1_15350_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>10.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>10.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/COUT</td>
</tr>
<tr>
<td>10.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/CIN</td>
</tr>
<tr>
<td>10.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/CIN</td>
</tr>
<tr>
<td>10.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/COUT</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/CIN</td>
</tr>
<tr>
<td>10.889</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C88[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/SUM</td>
</tr>
<tr>
<td>11.889</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C82[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/I2</td>
</tr>
<tr>
<td>12.099</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R37C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/F</td>
</tr>
<tr>
<td>13.682</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/I3</td>
</tr>
<tr>
<td>14.014</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/F</td>
</tr>
<tr>
<td>14.124</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/I3</td>
</tr>
<tr>
<td>14.334</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/F</td>
</tr>
<tr>
<td>14.460</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/I3</td>
</tr>
<tr>
<td>14.873</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C68[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/F</td>
</tr>
<tr>
<td>16.125</td>
<td>1.252</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C67[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem1_DTCMRDATA[8]_DOAL_G_0_s30/I2</td>
</tr>
<tr>
<td>16.538</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C67[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem1_DTCMRDATA[8]_DOAL_G_0_s30/F</td>
</tr>
<tr>
<td>16.538</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C67[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem1_15350_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.817</td>
<td>2.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C67[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem1_15350_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>23.766</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C67[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem1_15350_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.831, 30.151%; route: 8.569, 67.441%; tC2Q: 0.306, 2.408%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.750%; route: 2.529, 66.250%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.501</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem2_15111_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>10.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>10.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/COUT</td>
</tr>
<tr>
<td>10.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/CIN</td>
</tr>
<tr>
<td>10.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/CIN</td>
</tr>
<tr>
<td>10.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/COUT</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/CIN</td>
</tr>
<tr>
<td>10.889</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C88[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/SUM</td>
</tr>
<tr>
<td>11.889</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C82[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/I2</td>
</tr>
<tr>
<td>12.099</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R37C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/F</td>
</tr>
<tr>
<td>13.682</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/I3</td>
</tr>
<tr>
<td>14.014</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/F</td>
</tr>
<tr>
<td>14.124</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/I3</td>
</tr>
<tr>
<td>14.334</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/F</td>
</tr>
<tr>
<td>14.460</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/I3</td>
</tr>
<tr>
<td>14.873</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C68[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/F</td>
</tr>
<tr>
<td>16.080</td>
<td>1.207</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem2_ITCMRDATA[16]_DOAL_G_0_s30/I2</td>
</tr>
<tr>
<td>16.501</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem2_ITCMRDATA[16]_DOAL_G_0_s30/F</td>
</tr>
<tr>
<td>16.501</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem2_15111_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem2_15111_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>23.774</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C68[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem2_15111_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 30.302%; route: 8.524, 67.282%; tC2Q: 0.306, 2.415%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.328</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.766</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_15110_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>10.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>10.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/COUT</td>
</tr>
<tr>
<td>10.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/CIN</td>
</tr>
<tr>
<td>10.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/CIN</td>
</tr>
<tr>
<td>10.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/COUT</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/CIN</td>
</tr>
<tr>
<td>10.889</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C88[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/SUM</td>
</tr>
<tr>
<td>11.889</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C82[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/I2</td>
</tr>
<tr>
<td>12.099</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R37C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/F</td>
</tr>
<tr>
<td>13.682</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/I3</td>
</tr>
<tr>
<td>14.014</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/F</td>
</tr>
<tr>
<td>14.124</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/I3</td>
</tr>
<tr>
<td>14.334</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/F</td>
</tr>
<tr>
<td>14.460</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/I3</td>
</tr>
<tr>
<td>14.873</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C68[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/F</td>
</tr>
<tr>
<td>16.017</td>
<td>1.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C67[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s40/I2</td>
</tr>
<tr>
<td>16.438</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C67[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s40/F</td>
</tr>
<tr>
<td>16.438</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C67[2][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_15110_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.817</td>
<td>2.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C67[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_15110_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>23.766</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C67[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_15110_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.839, 30.454%; route: 8.461, 67.119%; tC2Q: 0.306, 2.427%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.750%; route: 2.529, 66.250%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.493</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.280</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem1_15112_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>10.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>10.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/COUT</td>
</tr>
<tr>
<td>10.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/CIN</td>
</tr>
<tr>
<td>10.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/CIN</td>
</tr>
<tr>
<td>10.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/COUT</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/CIN</td>
</tr>
<tr>
<td>10.889</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C88[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/SUM</td>
</tr>
<tr>
<td>11.889</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C82[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/I2</td>
</tr>
<tr>
<td>12.099</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R37C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/F</td>
</tr>
<tr>
<td>13.682</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/I3</td>
</tr>
<tr>
<td>14.014</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/F</td>
</tr>
<tr>
<td>14.124</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/I3</td>
</tr>
<tr>
<td>14.334</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/F</td>
</tr>
<tr>
<td>14.460</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/I3</td>
</tr>
<tr>
<td>14.873</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C68[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/F</td>
</tr>
<tr>
<td>15.863</td>
<td>0.990</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C68[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem1_ITCMRDATA[8]_DOAL_G_0_s30/I2</td>
</tr>
<tr>
<td>16.280</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C68[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem1_ITCMRDATA[8]_DOAL_G_0_s30/F</td>
</tr>
<tr>
<td>16.280</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C68[3][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem1_15112_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C68[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem1_15112_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>23.774</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R45C68[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem1_15112_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.835, 30.808%; route: 8.307, 66.734%; tC2Q: 0.306, 2.458%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.576</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.647</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/SUM</td>
</tr>
<tr>
<td>11.427</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C81[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s7/I1</td>
</tr>
<tr>
<td>11.840</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R39C81[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s7/F</td>
</tr>
<tr>
<td>16.707</td>
<td>4.867</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>24.221</td>
<td>2.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/CLKA</td>
</tr>
<tr>
<td>24.284</td>
<td>0.063</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.388</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.424, 18.827%; route: 10.145, 78.796%; tC2Q: 0.306, 2.377%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 30.523%; route: 2.932, 69.477%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.691</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.592</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.284</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>10.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>10.727</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C88[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C81[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s7/I2</td>
</tr>
<tr>
<td>12.257</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R41C81[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s7/F</td>
</tr>
<tr>
<td>16.592</td>
<td>4.335</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>24.221</td>
<td>2.932</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/CLKA</td>
</tr>
<tr>
<td>24.284</td>
<td>0.063</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[3]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.388</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 19.279%; route: 9.994, 78.323%; tC2Q: 0.306, 2.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 30.523%; route: 2.932, 69.477%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.694</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr0_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C69[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
</tr>
<tr>
<td>6.839</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C70[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/I3</td>
</tr>
<tr>
<td>7.252</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R55C70[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/F</td>
</tr>
<tr>
<td>8.467</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/I0</td>
</tr>
<tr>
<td>8.880</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/F</td>
</tr>
<tr>
<td>9.144</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/F</td>
</tr>
<tr>
<td>9.356</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/I1</td>
</tr>
<tr>
<td>9.754</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/F</td>
</tr>
<tr>
<td>9.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/I3</td>
</tr>
<tr>
<td>10.088</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R33C69[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/I0</td>
</tr>
<tr>
<td>10.513</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>197</td>
<td>R33C69[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/F</td>
</tr>
<tr>
<td>12.539</td>
<td>2.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C72[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0/I2</td>
</tr>
<tr>
<td>12.960</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R41C72[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0/F</td>
</tr>
<tr>
<td>13.626</td>
<td>0.666</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C75[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n107_s6/I3</td>
</tr>
<tr>
<td>13.995</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R44C75[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n107_s6/F</td>
</tr>
<tr>
<td>15.890</td>
<td>1.895</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C73[1][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr0_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C73[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr0_9_s0/CLK</td>
</tr>
<tr>
<td>23.583</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C73[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr0_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.977, 24.691%; route: 8.774, 72.772%; tC2Q: 0.306, 2.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.876</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.583</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C69[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
</tr>
<tr>
<td>6.839</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C70[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/I3</td>
</tr>
<tr>
<td>7.252</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R55C70[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/F</td>
</tr>
<tr>
<td>8.467</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/I0</td>
</tr>
<tr>
<td>8.880</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/F</td>
</tr>
<tr>
<td>9.144</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/F</td>
</tr>
<tr>
<td>9.356</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/I1</td>
</tr>
<tr>
<td>9.754</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/F</td>
</tr>
<tr>
<td>9.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/I3</td>
</tr>
<tr>
<td>10.088</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R33C69[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/I0</td>
</tr>
<tr>
<td>10.513</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>197</td>
<td>R33C69[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/F</td>
</tr>
<tr>
<td>12.539</td>
<td>2.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C72[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0/I2</td>
</tr>
<tr>
<td>12.960</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R41C72[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C75[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n145_s1/I3</td>
</tr>
<tr>
<td>14.132</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R44C75[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n145_s1/F</td>
</tr>
<tr>
<td>15.876</td>
<td>1.744</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C73[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C73[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_9_s0/CLK</td>
</tr>
<tr>
<td>23.583</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C73[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.006, 24.960%; route: 8.731, 72.499%; tC2Q: 0.306, 2.541%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.743</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.030</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem0_15113_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>10.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>10.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/COUT</td>
</tr>
<tr>
<td>10.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/CIN</td>
</tr>
<tr>
<td>10.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/CIN</td>
</tr>
<tr>
<td>10.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/COUT</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/CIN</td>
</tr>
<tr>
<td>10.889</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C88[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/SUM</td>
</tr>
<tr>
<td>11.889</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C82[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/I2</td>
</tr>
<tr>
<td>12.099</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R37C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/F</td>
</tr>
<tr>
<td>13.682</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/I3</td>
</tr>
<tr>
<td>14.014</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/F</td>
</tr>
<tr>
<td>14.124</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/I3</td>
</tr>
<tr>
<td>14.334</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/F</td>
</tr>
<tr>
<td>14.460</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/I3</td>
</tr>
<tr>
<td>14.873</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C68[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/F</td>
</tr>
<tr>
<td>15.661</td>
<td>0.788</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C68[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem0_ITCMRDATA[0]_DOAL_G_0_s30/I2</td>
</tr>
<tr>
<td>16.030</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C68[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem0_ITCMRDATA[0]_DOAL_G_0_s30/F</td>
</tr>
<tr>
<td>16.030</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C68[2][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem0_15113_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C68[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem0_15113_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>23.774</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R42C68[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem0_15113_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.787, 31.046%; route: 8.105, 66.445%; tC2Q: 0.306, 2.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.763</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.125</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.647</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/SUM</td>
</tr>
<tr>
<td>11.427</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C81[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s7/I1</td>
</tr>
<tr>
<td>11.840</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R39C81[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s7/F</td>
</tr>
<tr>
<td>16.125</td>
<td>4.285</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[8]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[8]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s/CLKA</td>
</tr>
<tr>
<td>23.888</td>
<td>0.063</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[8]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.424, 19.719%; route: 9.563, 77.792%; tC2Q: 0.306, 2.489%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.042</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>10.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>10.727</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C88[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C81[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s7/I2</td>
</tr>
<tr>
<td>12.257</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R41C81[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s7/F</td>
</tr>
<tr>
<td>16.042</td>
<td>3.785</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[8]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[8]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s/CLKA</td>
</tr>
<tr>
<td>23.888</td>
<td>0.063</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[8]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 20.147%; route: 9.444, 77.346%; tC2Q: 0.306, 2.506%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.373</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.276</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.647</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/SUM</td>
</tr>
<tr>
<td>11.427</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C81[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s7/I1</td>
</tr>
<tr>
<td>11.840</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R39C81[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s7/F</td>
</tr>
<tr>
<td>16.373</td>
<td>4.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_1_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>24.213</td>
<td>2.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_1_s/CLKA</td>
</tr>
<tr>
<td>24.276</td>
<td>0.063</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.424, 19.329%; route: 9.811, 78.231%; tC2Q: 0.306, 2.440%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 30.578%; route: 2.925, 69.422%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C69[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
</tr>
<tr>
<td>6.839</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C70[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/I3</td>
</tr>
<tr>
<td>7.252</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R55C70[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/F</td>
</tr>
<tr>
<td>8.467</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/I0</td>
</tr>
<tr>
<td>8.880</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/F</td>
</tr>
<tr>
<td>9.144</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/F</td>
</tr>
<tr>
<td>9.356</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/I1</td>
</tr>
<tr>
<td>9.754</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/F</td>
</tr>
<tr>
<td>9.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/I3</td>
</tr>
<tr>
<td>10.088</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R33C69[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/I0</td>
</tr>
<tr>
<td>10.513</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>197</td>
<td>R33C69[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/F</td>
</tr>
<tr>
<td>12.539</td>
<td>2.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C72[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0/I2</td>
</tr>
<tr>
<td>12.960</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R41C72[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C75[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n145_s1/I3</td>
</tr>
<tr>
<td>14.132</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R44C75[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n145_s1/F</td>
</tr>
<tr>
<td>15.659</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C71[3][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.817</td>
<td>2.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C71[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_0_s0/CLK</td>
</tr>
<tr>
<td>23.568</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C71[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.006, 25.418%; route: 8.514, 71.994%; tC2Q: 0.306, 2.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.750%; route: 2.529, 66.250%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.659</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C69[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
</tr>
<tr>
<td>6.839</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C70[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/I3</td>
</tr>
<tr>
<td>7.252</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R55C70[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/F</td>
</tr>
<tr>
<td>8.467</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/I0</td>
</tr>
<tr>
<td>8.880</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/F</td>
</tr>
<tr>
<td>9.144</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/F</td>
</tr>
<tr>
<td>9.356</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/I1</td>
</tr>
<tr>
<td>9.754</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/F</td>
</tr>
<tr>
<td>9.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/I3</td>
</tr>
<tr>
<td>10.088</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R33C69[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/I0</td>
</tr>
<tr>
<td>10.513</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>197</td>
<td>R33C69[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/F</td>
</tr>
<tr>
<td>12.539</td>
<td>2.025</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C72[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0/I2</td>
</tr>
<tr>
<td>12.960</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>54</td>
<td>R41C72[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/adv_fe_to_de_s0/F</td>
</tr>
<tr>
<td>13.734</td>
<td>0.774</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C75[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n145_s1/I3</td>
</tr>
<tr>
<td>14.132</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>17</td>
<td>R44C75[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n145_s1/F</td>
</tr>
<tr>
<td>15.659</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C71[2][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_1_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.817</td>
<td>2.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C71[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_1_s0/CLK</td>
</tr>
<tr>
<td>23.568</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R55C71[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/held_instr1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.006, 25.418%; route: 8.514, 71.994%; tC2Q: 0.306, 2.587%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.750%; route: 2.529, 66.250%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.922</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.647</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/SUM</td>
</tr>
<tr>
<td>11.427</td>
<td>0.780</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C81[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s7/I1</td>
</tr>
<tr>
<td>11.840</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R39C81[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_10_s7/F</td>
</tr>
<tr>
<td>15.973</td>
<td>4.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[9][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_7_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[9][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_7_s/CLKA</td>
</tr>
<tr>
<td>23.895</td>
<td>0.063</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[9][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.424, 19.965%; route: 9.411, 77.514%; tC2Q: 0.306, 2.520%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.923</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.653</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_RAMREG_11_G[10]_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C69[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
</tr>
<tr>
<td>6.839</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C70[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/I3</td>
</tr>
<tr>
<td>7.252</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R55C70[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/F</td>
</tr>
<tr>
<td>8.467</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/I0</td>
</tr>
<tr>
<td>8.880</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/F</td>
</tr>
<tr>
<td>9.144</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/F</td>
</tr>
<tr>
<td>9.356</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/I1</td>
</tr>
<tr>
<td>9.754</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/F</td>
</tr>
<tr>
<td>9.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/I3</td>
</tr>
<tr>
<td>10.088</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R33C69[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/I0</td>
</tr>
<tr>
<td>10.513</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>197</td>
<td>R33C69[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/F</td>
</tr>
<tr>
<td>12.542</td>
<td>2.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_s1264/I2</td>
</tr>
<tr>
<td>12.963</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R53C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_s1264/F</td>
</tr>
<tr>
<td>15.653</td>
<td>2.690</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C81[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_RAMREG_11_G[10]_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C81[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_RAMREG_11_G[10]_s1/CLK</td>
</tr>
<tr>
<td>23.576</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C81[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_reg_file_b_RAMREG_11_G[10]_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.608, 22.062%; route: 8.907, 75.349%; tC2Q: 0.306, 2.589%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.957</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.774</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_15348_REDUCAREG_G_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>10.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>10.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/COUT</td>
</tr>
<tr>
<td>10.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/CIN</td>
</tr>
<tr>
<td>10.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/CIN</td>
</tr>
<tr>
<td>10.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/COUT</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/CIN</td>
</tr>
<tr>
<td>10.889</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C88[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/SUM</td>
</tr>
<tr>
<td>11.889</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C82[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/I2</td>
</tr>
<tr>
<td>12.099</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R37C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/F</td>
</tr>
<tr>
<td>13.682</td>
<td>1.583</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/I3</td>
</tr>
<tr>
<td>14.014</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s39/F</td>
</tr>
<tr>
<td>14.124</td>
<td>0.110</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/I3</td>
</tr>
<tr>
<td>14.334</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R35C68[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s35/F</td>
</tr>
<tr>
<td>14.460</td>
<td>0.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C68[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/I3</td>
</tr>
<tr>
<td>14.873</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R34C68[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_ITCMRDATA[24]_DOAL_G_0_s31/F</td>
</tr>
<tr>
<td>15.399</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C68[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_DTCMRDATA[24]_DOAL_G_0_s31/I2</td>
</tr>
<tr>
<td>15.816</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R39C68[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_DTCMRDATA[24]_DOAL_G_0_s31/F</td>
</tr>
<tr>
<td>15.816</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C68[3][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_15348_REDUCAREG_G_s/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C68[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_15348_REDUCAREG_G_s/CLK</td>
</tr>
<tr>
<td>23.774</td>
<td>-0.051</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R39C68[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_15348_REDUCAREG_G_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>12</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.835, 32.001%; route: 7.843, 65.446%; tC2Q: 0.306, 2.553%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/sel_wf_v_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C69[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
</tr>
<tr>
<td>6.839</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C70[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/I3</td>
</tr>
<tr>
<td>7.252</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R55C70[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/F</td>
</tr>
<tr>
<td>8.467</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/I0</td>
</tr>
<tr>
<td>8.880</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/F</td>
</tr>
<tr>
<td>9.144</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/F</td>
</tr>
<tr>
<td>9.356</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/I1</td>
</tr>
<tr>
<td>9.754</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/F</td>
</tr>
<tr>
<td>9.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/I3</td>
</tr>
<tr>
<td>10.088</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R33C69[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/I0</td>
</tr>
<tr>
<td>10.513</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>197</td>
<td>R33C69[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/F</td>
</tr>
<tr>
<td>12.527</td>
<td>2.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s/I0</td>
</tr>
<tr>
<td>12.925</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s/F</td>
</tr>
<tr>
<td>13.687</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C70[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/update_v_ex_Z_s/I2</td>
</tr>
<tr>
<td>14.104</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C70[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/update_v_ex_Z_s/F</td>
</tr>
<tr>
<td>15.591</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C91[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/sel_wf_v_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C91[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/sel_wf_v_s0/CLK</td>
</tr>
<tr>
<td>23.576</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C91[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/sel_wf_v_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.002, 25.529%; route: 8.451, 71.868%; tC2Q: 0.306, 2.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/v_flag_au_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C69[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
</tr>
<tr>
<td>6.839</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C70[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/I3</td>
</tr>
<tr>
<td>7.252</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R55C70[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/F</td>
</tr>
<tr>
<td>8.467</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/I0</td>
</tr>
<tr>
<td>8.880</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/F</td>
</tr>
<tr>
<td>9.144</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/F</td>
</tr>
<tr>
<td>9.356</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/I1</td>
</tr>
<tr>
<td>9.754</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/F</td>
</tr>
<tr>
<td>9.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/I3</td>
</tr>
<tr>
<td>10.088</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R33C69[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/I0</td>
</tr>
<tr>
<td>10.513</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>197</td>
<td>R33C69[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/F</td>
</tr>
<tr>
<td>12.527</td>
<td>2.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s/I0</td>
</tr>
<tr>
<td>12.925</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s/F</td>
</tr>
<tr>
<td>13.687</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C70[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/update_v_ex_Z_s/I2</td>
</tr>
<tr>
<td>14.104</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C70[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/update_v_ex_Z_s/F</td>
</tr>
<tr>
<td>15.591</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C91[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/v_flag_au_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C91[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/v_flag_au_s0/CLK</td>
</tr>
<tr>
<td>23.576</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C91[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/v_flag_au_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.002, 25.529%; route: 8.451, 71.868%; tC2Q: 0.306, 2.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.985</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/v_flag_wf_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C69[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
</tr>
<tr>
<td>6.839</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C70[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/I3</td>
</tr>
<tr>
<td>7.252</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R55C70[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/F</td>
</tr>
<tr>
<td>8.467</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/I0</td>
</tr>
<tr>
<td>8.880</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/F</td>
</tr>
<tr>
<td>9.144</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/F</td>
</tr>
<tr>
<td>9.356</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/I1</td>
</tr>
<tr>
<td>9.754</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/F</td>
</tr>
<tr>
<td>9.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/I3</td>
</tr>
<tr>
<td>10.088</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R33C69[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/I0</td>
</tr>
<tr>
<td>10.513</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>197</td>
<td>R33C69[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/F</td>
</tr>
<tr>
<td>12.527</td>
<td>2.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s/I0</td>
</tr>
<tr>
<td>12.925</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s/F</td>
</tr>
<tr>
<td>13.687</td>
<td>0.762</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C70[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/update_v_ex_Z_s/I2</td>
</tr>
<tr>
<td>14.104</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R42C70[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/update_v_ex_Z_s/F</td>
</tr>
<tr>
<td>15.591</td>
<td>1.487</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C91[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/v_flag_wf_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R43C91[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/v_flag_wf_s0/CLK</td>
</tr>
<tr>
<td>23.576</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R43C91[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/v_flag_wf_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.002, 25.529%; route: 8.451, 71.868%; tC2Q: 0.306, 2.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.005</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_7_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>10.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>10.727</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C88[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C81[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s7/I2</td>
</tr>
<tr>
<td>12.257</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R41C81[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s7/F</td>
</tr>
<tr>
<td>15.890</td>
<td>3.633</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[9][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_7_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[9][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_7_s/CLKA</td>
</tr>
<tr>
<td>23.895</td>
<td>0.063</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[9][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_7_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 20.401%; route: 9.292, 77.061%; tC2Q: 0.306, 2.538%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.017</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.558</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.576</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/z_flag_mux_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>16</td>
<td>R39C69[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_de_s0/Q</td>
</tr>
<tr>
<td>6.839</td>
<td>2.701</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C70[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/I3</td>
</tr>
<tr>
<td>7.252</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R55C70[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_fetch/n108_s3/F</td>
</tr>
<tr>
<td>8.467</td>
<td>1.215</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/I0</td>
</tr>
<tr>
<td>8.880</td>
<td>0.413</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R35C69[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_core_req_state_1x_0_s4/F</td>
</tr>
<tr>
<td>9.144</td>
<td>0.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/I3</td>
</tr>
<tr>
<td>9.354</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s4/F</td>
</tr>
<tr>
<td>9.356</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/I1</td>
</tr>
<tr>
<td>9.754</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s3/F</td>
</tr>
<tr>
<td>9.756</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/I3</td>
</tr>
<tr>
<td>10.088</td>
<td>0.332</td>
<td>tINS</td>
<td>RR</td>
<td>11</td>
<td>R33C69[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s1/F</td>
</tr>
<tr>
<td>10.092</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C69[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/I0</td>
</tr>
<tr>
<td>10.513</td>
<td>0.421</td>
<td>tINS</td>
<td>RR</td>
<td>197</td>
<td>R33C69[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/biu_rdy_s0/F</td>
</tr>
<tr>
<td>12.527</td>
<td>2.014</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C75[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s/I0</td>
</tr>
<tr>
<td>12.925</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R37C75[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/write_flags_ex_Z_s/F</td>
</tr>
<tr>
<td>13.729</td>
<td>0.804</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C70[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/update_n_ex_Z_s/I2</td>
</tr>
<tr>
<td>13.939</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R41C70[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/update_n_ex_Z_s/F</td>
</tr>
<tr>
<td>15.558</td>
<td>1.619</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C91[2][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/z_flag_mux_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C91[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/z_flag_mux_s0/CLK</td>
</tr>
<tr>
<td>23.576</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R41C91[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/z_flag_mux_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.795, 23.836%; route: 8.625, 73.554%; tC2Q: 0.306, 2.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.018</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.258</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>24.276</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>10.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>10.727</td>
<td>0.195</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C88[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/SUM</td>
</tr>
<tr>
<td>11.888</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R41C81[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s7/I2</td>
</tr>
<tr>
<td>12.257</td>
<td>0.369</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R41C81[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_12_s7/F</td>
</tr>
<tr>
<td>16.258</td>
<td>4.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_1_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>24.213</td>
<td>2.925</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_1_s/CLKA</td>
</tr>
<tr>
<td>24.276</td>
<td>0.063</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[4][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.381</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.460, 19.797%; route: 9.660, 77.740%; tC2Q: 0.306, 2.463%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 30.578%; route: 2.925, 69.422%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.047</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.888</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C78[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/CLK</td>
</tr>
<tr>
<td>4.138</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>64</td>
<td>R61C78[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex_1_s0/Q</td>
</tr>
<tr>
<td>6.471</td>
<td>2.333</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/S0</td>
</tr>
<tr>
<td>6.673</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C89[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s346/O</td>
</tr>
<tr>
<td>6.673</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C89[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/I1</td>
</tr>
<tr>
<td>6.742</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R51C89[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/reg_file_b_RAMOUT_472_G[3]_s326/O</td>
</tr>
<tr>
<td>8.301</td>
<td>1.559</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/I2</td>
</tr>
<tr>
<td>8.718</td>
<td>0.417</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s1/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C82[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.398</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R45C82[3][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/au_mux_a_2_s0/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.604</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/I0</td>
</tr>
<tr>
<td>10.172</td>
<td>0.450</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R42C86[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_2_s/COUT</td>
</tr>
<tr>
<td>10.172</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R42C86[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/CIN</td>
</tr>
<tr>
<td>10.212</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R42C86[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_3_s/COUT</td>
</tr>
<tr>
<td>10.212</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/CIN</td>
</tr>
<tr>
<td>10.252</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_4_s/COUT</td>
</tr>
<tr>
<td>10.252</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C86[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/CIN</td>
</tr>
<tr>
<td>10.292</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C86[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_5_s/COUT</td>
</tr>
<tr>
<td>10.292</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/CIN</td>
</tr>
<tr>
<td>10.332</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_6_s/COUT</td>
</tr>
<tr>
<td>10.332</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/CIN</td>
</tr>
<tr>
<td>10.372</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_7_s/COUT</td>
</tr>
<tr>
<td>10.372</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/CIN</td>
</tr>
<tr>
<td>10.412</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_8_s/COUT</td>
</tr>
<tr>
<td>10.412</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/CIN</td>
</tr>
<tr>
<td>10.452</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_9_s/COUT</td>
</tr>
<tr>
<td>10.452</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/CIN</td>
</tr>
<tr>
<td>10.492</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_10_s/COUT</td>
</tr>
<tr>
<td>10.492</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C87[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/CIN</td>
</tr>
<tr>
<td>10.532</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C87[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_11_s/COUT</td>
</tr>
<tr>
<td>10.532</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/CIN</td>
</tr>
<tr>
<td>10.572</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_12_s/COUT</td>
</tr>
<tr>
<td>10.572</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/CIN</td>
</tr>
<tr>
<td>10.612</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[0][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_13_s/COUT</td>
</tr>
<tr>
<td>10.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/CIN</td>
</tr>
<tr>
<td>10.652</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R42C88[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_14_s/COUT</td>
</tr>
<tr>
<td>10.652</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R42C88[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/CIN</td>
</tr>
<tr>
<td>10.889</td>
<td>0.237</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R42C88[1][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_alu_dec/u_adder/au_out_15_s/SUM</td>
</tr>
<tr>
<td>11.889</td>
<td>1.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C82[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/I2</td>
</tr>
<tr>
<td>12.099</td>
<td>0.210</td>
<td>tINS</td>
<td>RR</td>
<td>67</td>
<td>R37C82[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/DTCMADDR_Z_15_s7/F</td>
</tr>
<tr>
<td>15.841</td>
<td>3.742</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[8]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s/ADA[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R56[8]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s/CLKA</td>
</tr>
<tr>
<td>23.888</td>
<td>0.063</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R56[8]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.463, 20.510%; route: 9.240, 76.942%; tC2Q: 0.306, 2.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.707</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.563</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDATAM_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_6_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.323</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R40C59[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDATAM_30_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R40C59[2][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDATAM_30_s0/Q</td>
</tr>
<tr>
<td>2.707</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[11]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_6_s/DIB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[11]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_6_s/CLKB</td>
</tr>
<tr>
<td>2.563</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[11]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_6_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.205</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.988%; route: 1.371, 59.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 62.500%; tC2Q: 0.144, 37.500%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.214</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.763</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_23_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C52[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_23_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R39C52[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/TaReg_cdc_check_23_s0/Q</td>
</tr>
<tr>
<td>2.610</td>
<td>0.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C52[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_23_s2/I0</td>
</tr>
<tr>
<td>2.763</td>
<td>0.153</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R37C52[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/NextDapRdData_23_s2/F</td>
</tr>
<tr>
<td>2.763</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R37C52[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C52[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_23_s0/CLK</td>
</tr>
<tr>
<td>2.549</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C52[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApSlv/DAPRDATA_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 35.092%; route: 0.139, 31.881%; tC2Q: 0.144, 33.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.760</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C72[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_2_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R39C72[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_2_s0/Q</td>
</tr>
<tr>
<td>2.760</td>
<td>0.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C73[2][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C73[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_2_s0/CLK</td>
</tr>
<tr>
<td>2.541</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C73[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.289, 66.744%; tC2Q: 0.144, 33.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.783</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.541</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C65[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_17_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R51C65[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_17_s0/Q</td>
</tr>
<tr>
<td>2.635</td>
<td>0.163</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C65[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/n597_s17/I0</td>
</tr>
<tr>
<td>2.783</td>
<td>0.148</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C65[3][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/n597_s17/F</td>
</tr>
<tr>
<td>2.783</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C65[3][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C65[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_17_s0/CLK</td>
</tr>
<tr>
<td>2.541</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C65[3][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.847%; route: 1.379, 59.153%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.148, 32.743%; route: 0.163, 36.062%; tC2Q: 0.141, 31.195%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.266</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.559</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDATAM_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_5_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R39C57[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDATAM_29_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R39C57[2][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/HWDATAM_29_s0/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.350</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[10][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_5_s/DIB[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R38[10][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_5_s/CLKB</td>
</tr>
<tr>
<td>2.559</td>
<td>0.035</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R38[10][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_5_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.847%; route: 1.379, 59.153%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.350, 70.850%; tC2Q: 0.144, 29.150%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.268</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.553</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C65[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_30_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R44C65[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_30_s0/Q</td>
</tr>
<tr>
<td>2.615</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/n584_s17/I0</td>
</tr>
<tr>
<td>2.821</td>
<td>0.206</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/n584_s17/F</td>
</tr>
<tr>
<td>2.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_30_s0/CLK</td>
</tr>
<tr>
<td>2.553</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C65[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_dap_ahb_ap/uDAPAhbApMst/RdData_cdc_check_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.847%; route: 1.379, 59.153%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.206, 42.041%; route: 0.140, 28.571%; tC2Q: 0.144, 29.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C75[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0/CLK</td>
</tr>
<tr>
<td>2.468</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R44C75[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0/Q</td>
</tr>
<tr>
<td>2.474</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C75[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s1/I0</td>
</tr>
<tr>
<td>2.627</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R44C75[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_0_s1/F</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R44C75[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R44C75[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0/CLK</td>
</tr>
<tr>
<td>2.352</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R44C75[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C77[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0/CLK</td>
</tr>
<tr>
<td>2.468</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C77[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0/Q</td>
</tr>
<tr>
<td>2.474</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C77[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_12_s1/I0</td>
</tr>
<tr>
<td>2.627</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R48C77[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_12_s1/F</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C77[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C77[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0/CLK</td>
</tr>
<tr>
<td>2.352</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R48C77[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C75[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0/CLK</td>
</tr>
<tr>
<td>2.468</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R42C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0/Q</td>
</tr>
<tr>
<td>2.474</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C75[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_20_s1/I0</td>
</tr>
<tr>
<td>2.627</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R42C75[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_20_s1/F</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R42C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R42C75[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0/CLK</td>
</tr>
<tr>
<td>2.352</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R42C75[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_17_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_17_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C64[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_17_s3/CLK</td>
</tr>
<tr>
<td>2.468</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R51C64[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_17_s3/Q</td>
</tr>
<tr>
<td>2.474</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C64[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/n199_s3/I0</td>
</tr>
<tr>
<td>2.627</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C64[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/n199_s3/F</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C64[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_17_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C64[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_17_s3/CLK</td>
</tr>
<tr>
<td>2.352</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R51C64[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_17_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_22_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_22_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C64[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_22_s3/CLK</td>
</tr>
<tr>
<td>2.468</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R50C64[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_22_s3/Q</td>
</tr>
<tr>
<td>2.474</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C64[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/n194_s3/I0</td>
</tr>
<tr>
<td>2.627</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R50C64[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/n194_s3/F</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C64[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_22_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C64[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_22_s3/CLK</td>
</tr>
<tr>
<td>2.352</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C64[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_22_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_30_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_30_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C54[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_30_s3/CLK</td>
</tr>
<tr>
<td>2.468</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R49C54[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_30_s3/Q</td>
</tr>
<tr>
<td>2.474</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C54[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/n186_s3/I0</td>
</tr>
<tr>
<td>2.627</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C54[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/n186_s3/F</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C54[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_30_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C54[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_30_s3/CLK</td>
</tr>
<tr>
<td>2.352</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C54[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_30_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C89[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_2_s0/CLK</td>
</tr>
<tr>
<td>2.468</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R32C89[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_2_s0/Q</td>
</tr>
<tr>
<td>2.474</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C89[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_2_s0/I1</td>
</tr>
<tr>
<td>2.627</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R32C89[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_2_s0/F</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C89[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C89[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_2_s0/CLK</td>
</tr>
<tr>
<td>2.352</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C89[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_19_s0/CLK</td>
</tr>
<tr>
<td>2.468</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C87[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_19_s0/Q</td>
</tr>
<tr>
<td>2.474</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_19_s0/I1</td>
</tr>
<tr>
<td>2.627</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C87[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_19_s0/F</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C87[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_19_s0/CLK</td>
</tr>
<tr>
<td>2.352</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C87[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C77[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_20_s0/CLK</td>
</tr>
<tr>
<td>2.468</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R26C77[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_20_s0/Q</td>
</tr>
<tr>
<td>2.474</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C77[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_20_s0/I1</td>
</tr>
<tr>
<td>2.627</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C77[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_20_s0/F</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C77[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C77[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_20_s0/CLK</td>
</tr>
<tr>
<td>2.352</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C77[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.352</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_22_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C91[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_22_s0/CLK</td>
</tr>
<tr>
<td>2.468</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R33C91[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_22_s0/Q</td>
</tr>
<tr>
<td>2.474</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C91[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_22_s0/I1</td>
</tr>
<tr>
<td>2.627</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C91[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/nxt_irq_i_en_22_s0/F</td>
</tr>
<tr>
<td>2.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C91[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C91[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_22_s0/CLK</td>
</tr>
<tr>
<td>2.352</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C91[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/irq_i_en_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R22C90[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0/Q</td>
</tr>
<tr>
<td>2.478</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C90[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/nxt_hreadyout_s0/I0</td>
</tr>
<tr>
<td>2.631</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C90[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/nxt_hreadyout_s0/F</td>
</tr>
<tr>
<td>2.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C90[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C90[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0/CLK</td>
</tr>
<tr>
<td>2.356</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C90[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb9/HREADYOUT_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.847%; route: 1.379, 59.153%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.847%; route: 1.379, 59.153%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.323</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C76[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0/CLK</td>
</tr>
<tr>
<td>2.464</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R15C76[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0/Q</td>
</tr>
<tr>
<td>2.470</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C76[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/nxt_hreadyout_s0/I1</td>
</tr>
<tr>
<td>2.623</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C76[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/nxt_hreadyout_s0/F</td>
</tr>
<tr>
<td>2.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C76[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.323</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C76[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C76[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_ahb_spi_flash/HREADYOUT_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.988%; route: 1.371, 59.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.988%; route: 1.371, 59.012%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.323</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C96[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.464</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R22C96[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_1_s0/Q</td>
</tr>
<tr>
<td>2.470</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C96[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/nxt_tx_tick_cnt_1_s2/I3</td>
</tr>
<tr>
<td>2.623</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C96[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/nxt_tx_tick_cnt_1_s2/F</td>
</tr>
<tr>
<td>2.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C96[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.323</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C96[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C96[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.988%; route: 1.371, 59.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.988%; route: 1.371, 59.012%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.323</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C96[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.464</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R16C96[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_3_s0/Q</td>
</tr>
<tr>
<td>2.470</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C96[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/nxt_tx_tick_cnt_3_s2/I1</td>
</tr>
<tr>
<td>2.623</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C96[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/nxt_tx_tick_cnt_3_s2/F</td>
</tr>
<tr>
<td>2.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C96[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.323</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C96[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C96[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gw_apb_int_wrapper/u_integration_peripherals/u_cmsdk_apb_uart_1/tx_tick_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.988%; route: 1.371, 59.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.988%; route: 1.371, 59.012%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.323</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C76[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0/CLK</td>
</tr>
<tr>
<td>2.464</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R30C76[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0/Q</td>
</tr>
<tr>
<td>2.470</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C76[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext_s1/I0</td>
</tr>
<tr>
<td>2.623</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R30C76[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/NoPortNext_s1/F</td>
</tr>
<tr>
<td>2.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C76[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.323</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C76[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C76[0][A]</td>
<td>Cortex_M1_instance/u_GowinCM1AhbExtWrapper/u_GowinCM1AhbExt/u_gowinahbext/u_bus_matrix/uOutputstage11/uOutputArb/iNoPort_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.988%; route: 1.371, 59.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.988%; route: 1.371, 59.012%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.549</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/ahb_data_state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/ahb_data_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C68[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/ahb_data_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.665</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R33C68[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/ahb_data_state_0_s0/Q</td>
</tr>
<tr>
<td>2.671</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C68[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s0/I1</td>
</tr>
<tr>
<td>2.824</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R33C68[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/nxt_ahb_data_state_0_s0/F</td>
</tr>
<tr>
<td>2.824</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C68[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/ahb_data_state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C68[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/ahb_data_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.549</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R33C68[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_ahb/ahb_data_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C73[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R55C73[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3/Q</td>
</tr>
<tr>
<td>2.478</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C73[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n1161_s5/I1</td>
</tr>
<tr>
<td>2.631</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R55C73[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/n1161_s5/F</td>
</tr>
<tr>
<td>2.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R55C73[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R55C73[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3/CLK</td>
</tr>
<tr>
<td>2.356</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R55C73[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/ldm_base_loaded_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.847%; route: 1.379, 59.153%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.847%; route: 1.379, 59.153%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.623</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.348</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.323</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C76[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0/CLK</td>
</tr>
<tr>
<td>2.464</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R46C76[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0/Q</td>
</tr>
<tr>
<td>2.470</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C76[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s1/I0</td>
</tr>
<tr>
<td>2.623</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R46C76[0][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_1_s1/F</td>
</tr>
<tr>
<td>2.623</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C76[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.323</td>
<td>1.371</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C76[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0/CLK</td>
</tr>
<tr>
<td>2.348</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R46C76[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.988%; route: 1.371, 59.012%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.988%; route: 1.371, 59.012%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.356</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0/CLK</td>
</tr>
<tr>
<td>2.472</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R49C73[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0/Q</td>
</tr>
<tr>
<td>2.478</td>
<td>0.006</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s1/I0</td>
</tr>
<tr>
<td>2.631</td>
<td>0.153</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R49C73[1][A]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex2_8_s1/F</td>
</tr>
<tr>
<td>2.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C73[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.331</td>
<td>1.379</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C73[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0/CLK</td>
</tr>
<tr>
<td>2.356</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C73[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/imm_ex_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.847%; route: 1.379, 59.153%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.153, 51.000%; route: 0.006, 2.000%; tC2Q: 0.141, 47.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 40.847%; route: 1.379, 59.153%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.437</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.376</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_1022_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>4.131</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_6_s0/I0</td>
</tr>
<tr>
<td>6.199</td>
<td>0.262</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R46C95[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_6_s0/F</td>
</tr>
<tr>
<td>6.939</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R47[32]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_1022_0_s/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R47[32]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_1022_0_s/CLK[0]</td>
</tr>
<tr>
<td>23.376</td>
<td>-0.449</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R47[32]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_1022_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 8.414%; route: 2.546, 81.760%; tC2Q: 0.306, 9.827%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.913</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.471</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.384</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_1023_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>4.131</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>5.937</td>
<td>1.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C95[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_6_s0/I0</td>
</tr>
<tr>
<td>6.199</td>
<td>0.262</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>R46C95[2][B]</td>
<td style=" background: #97FFFF;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_nvic/u_ahb/n929_6_s0/F</td>
</tr>
<tr>
<td>6.471</td>
<td>0.272</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>DSP_R47[30]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_1023_0_s/RESET[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>DSP_R47[30]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_1023_0_s/CLK[0]</td>
</tr>
<tr>
<td>23.384</td>
<td>-0.449</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>DSP_R47[30]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_mul_shft/u_mul/mult_1023_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.262, 9.902%; route: 2.078, 78.534%; tC2Q: 0.306, 11.565%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_16_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C61[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_16_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C61[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_16_s3/CLK</td>
</tr>
<tr>
<td>23.554</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C61[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_16_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.715, 85.366%; tC2Q: 0.294, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_18_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C61[2][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_18_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C61[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_18_s3/CLK</td>
</tr>
<tr>
<td>23.554</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C61[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/dw_pcsr_18_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.715, 85.366%; tC2Q: 0.294, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/ahb_rd_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C60[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/ahb_rd_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C60[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/ahb_rd_en_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C60[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/ahb_rd_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C58[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C58[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_11_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C58[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C58[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C58[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_19_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C58[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C58[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C58[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_23_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C58[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/pre_msk_dw_comp1_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/ahb_wr_en_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C60[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/ahb_wr_en_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C60[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/ahb_wr_en_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C60[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_dw/ahb_wr_en_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu3_comp28to2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C52[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu3_comp28to2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C52[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu3_comp28to2_3_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C52[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu3_comp28to2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu3_comp28to2_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C52[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu3_comp28to2_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C52[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu3_comp28to2_11_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C52[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu3_comp28to2_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C53[1][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C53[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_6_s0/CLK</td>
</tr>
<tr>
<td>23.554</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C53[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.715, 85.366%; tC2Q: 0.294, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C52[2][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C52[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_7_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C52[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C52[2][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C52[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_8_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C52[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C53[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C53[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_12_s0/CLK</td>
</tr>
<tr>
<td>23.554</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C53[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.715, 85.366%; tC2Q: 0.294, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C53[2][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C53[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_13_s0/CLK</td>
</tr>
<tr>
<td>23.554</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C53[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.715, 85.366%; tC2Q: 0.294, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C53[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C53[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_19_s0/CLK</td>
</tr>
<tr>
<td>23.554</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C53[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/pre_msk_bu2_comp28to2_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.715, 85.366%; tC2Q: 0.294, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C54[2][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C54[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_3_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C54[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C54[2][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C54[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_8_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C54[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C52[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C52[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_23_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C52[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_bpu/bu0_comp28to2_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/vc_corereset_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C64[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/vc_corereset_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C64[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/vc_corereset_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C64[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/vc_corereset_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/c_maskints_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C66[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/c_maskints_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C66[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/c_maskints_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C66[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/c_maskints_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/bkpt_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C66[2][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/bkpt_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C66[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/bkpt_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C66[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ctl/bkpt_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.834</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.554</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.834</td>
<td>1.715</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C65[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.832</td>
<td>2.544</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C65[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_4_s0/CLK</td>
</tr>
<tr>
<td>23.554</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C65[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.715, 85.366%; tC2Q: 0.294, 14.634%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.618%; route: 2.544, 66.382%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>23.547</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/dbgRstGen_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>1.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>3.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB52[A]</td>
<td>Cortex_M1_instance/dbgRstGen_s0/CLK</td>
</tr>
<tr>
<td>4.119</td>
<td>0.294</td>
<td>tC2Q</td>
<td>RF</td>
<td>884</td>
<td>IOB52[A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/dbgRstGen_s0/Q</td>
</tr>
<tr>
<td>5.826</td>
<td>1.707</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R46C56[2][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>21.288</td>
<td>1.288</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>23.825</td>
<td>2.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R46C56[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_10_s0/CLK</td>
</tr>
<tr>
<td>23.547</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R46C56[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_debug_sys/dbg_ahb_mux/HRDATA_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.707, 85.311%; tC2Q: 0.294, 14.689%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.288, 33.684%; route: 2.536, 66.316%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_ex_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[2][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_ex_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_ex_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C69[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_ex_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 83.391%; tC2Q: 0.144, 16.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_ex_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C73[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_ex_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C73[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_ex_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C73[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ret_ld_pc_ex_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 83.391%; tC2Q: 0.144, 16.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_de_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[2][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_de_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C69[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_de_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C69[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_inv_imm_de_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 83.391%; tC2Q: 0.144, 16.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C73[3][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C73[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_26_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C73[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 83.391%; tC2Q: 0.144, 16.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C73[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_26_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C73[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_26_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C73[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 83.391%; tC2Q: 0.144, 16.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C72[1][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C72[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C72[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 83.314%; tC2Q: 0.144, 16.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_de_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C72[2][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_de_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C72[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_de_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C72[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_ld_pc_de_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 83.314%; tC2Q: 0.144, 16.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.719</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.190</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_fe_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.190</td>
<td>0.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C72[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_fe_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C72[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_fe_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C72[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/micro_code_fe_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.719, 83.314%; tC2Q: 0.144, 16.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.199</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C73[2][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C73[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C73[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/mask_sp_ex_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 83.486%; tC2Q: 0.144, 16.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_ex_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.199</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C73[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_ex_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C73[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_ex_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C73[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_ex_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 83.486%; tC2Q: 0.144, 16.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_de_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.199</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C73[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_de_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C73[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_de_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C73[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/push_xpsr_de_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 83.486%; tC2Q: 0.144, 16.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.199</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[3][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C69[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/locked_up_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 83.486%; tC2Q: 0.144, 16.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.199</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/first_ex_phase_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.199</td>
<td>0.728</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/first_ex_phase_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/first_ex_phase_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C69[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/first_ex_phase_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.728, 83.486%; tC2Q: 0.144, 16.514%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.195</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C72[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 83.410%; tC2Q: 0.144, 16.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.195</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[2][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_7_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C72[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 83.410%; tC2Q: 0.144, 16.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.724</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.195</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[1][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C72[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_7_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R36C72[1][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_de_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.724, 83.410%; tC2Q: 0.144, 16.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_halt_req_ex_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C67[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_halt_req_ex_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.520</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C67[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_halt_req_ex_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C67[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_halt_req_ex_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 83.391%; tC2Q: 0.144, 16.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.784%; route: 1.568, 62.216%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_de_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C71[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_de_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.520</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C71[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_de_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C71[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/lockup_br_de_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 83.391%; tC2Q: 0.144, 16.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.784%; route: 1.568, 62.216%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_isb_de_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.194</td>
<td>0.723</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C71[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_isb_de_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.520</td>
<td>1.568</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C71[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_isb_de_s0/CLK</td>
</tr>
<tr>
<td>2.467</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C71[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_isb_de_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.193</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.723, 83.391%; tC2Q: 0.144, 16.609%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.784%; route: 1.568, 62.216%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_halt_ack_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.198</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C70[0][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_halt_ack_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C70[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_halt_ack_s1/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C70[0][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/i_dbg_halt_ack_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.727, 83.467%; tC2Q: 0.144, 16.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.727</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.198</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.198</td>
<td>0.727</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C70[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R37C70[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_0_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R37C70[1][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/excpt_state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.727, 83.467%; tC2Q: 0.144, 16.533%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C73[2][B]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_2_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C73[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_2_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C73[2][B]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.733, 83.580%; tC2Q: 0.144, 16.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.204</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.475</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.204</td>
<td>0.733</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C73[0][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_3_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C73[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_3_s0/CLK</td>
</tr>
<tr>
<td>2.475</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C73[0][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/u_excpt/exc_ret_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.201</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.733, 83.580%; tC2Q: 0.144, 16.420%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.665%; route: 1.576, 62.335%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.200</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[2][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_8_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C72[2][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.729, 83.505%; tC2Q: 0.144, 16.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.471</td>
</tr>
<tr>
<td class="label">From</td>
<td>Cortex_M1_instance/sysRstGen_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>HCLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>HCLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.327</td>
<td>1.375</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C75[1][A]</td>
<td>Cortex_M1_instance/sysRstGen_3_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1520</td>
<td>R23C75[1][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/sysRstGen_3_s0/Q</td>
</tr>
<tr>
<td>3.200</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[3][A]</td>
<td style=" font-weight:bold;">Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>0.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>2941</td>
<td>IOB117[B]</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>2.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C72[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_9_s0/CLK</td>
</tr>
<tr>
<td>2.471</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C72[3][A]</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_ctrl/pc_ex_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.197</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.952, 40.918%; route: 1.375, 59.082%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.729, 83.505%; tC2Q: 0.144, 16.495%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.952, 37.724%; route: 1.572, 62.276%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.370</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HCLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>11.376</td>
<td>1.376</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>14.296</td>
<td>2.920</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>22.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.370</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HCLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>11.376</td>
<td>1.376</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>14.296</td>
<td>2.920</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>22.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.370</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HCLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>11.376</td>
<td>1.376</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>14.296</td>
<td>2.920</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_4_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>22.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_itcm/mem3_mem3_0_4_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.370</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HCLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>11.376</td>
<td>1.376</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>14.296</td>
<td>2.920</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_1_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>22.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_1_s/CLKA</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.370</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HCLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>11.376</td>
<td>1.376</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>14.296</td>
<td>2.920</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>22.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_2_s/CLKB</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.370</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HCLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_5_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>11.376</td>
<td>1.376</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>14.296</td>
<td>2.920</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_5_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>22.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_5_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.370</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HCLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>11.376</td>
<td>1.376</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>14.296</td>
<td>2.920</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_6_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>22.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem3_mem3_0_6_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.370</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HCLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_mem2_0_4_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>11.376</td>
<td>1.376</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>14.296</td>
<td>2.920</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_mem2_0_4_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>22.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_mem2_0_4_s/CLKA</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.370</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.232</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HCLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_mem2_0_6_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>11.376</td>
<td>1.376</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>14.296</td>
<td>2.920</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_mem2_0_6_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>22.528</td>
<td>1.576</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem2_mem2_0_6_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.373</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>8.235</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>HCLK</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem1_mem1_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>11.376</td>
<td>1.376</td>
<td>tINS</td>
<td>FF</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>14.289</td>
<td>2.913</td>
<td>tNET</td>
<td>FF</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem1_mem1_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>HCLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/I</td>
</tr>
<tr>
<td>20.952</td>
<td>0.952</td>
<td>tINS</td>
<td>RR</td>
<td>Cortex_M1_instance/HCLK_ibuf/O</td>
</tr>
<tr>
<td>22.524</td>
<td>1.572</td>
<td>tNET</td>
<td>RR</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_dtcm/mem1_mem1_0_0_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>2941</td>
<td>Cortex_M1_instance/HCLK_d</td>
<td>7.132</td>
<td>2.940</td>
</tr>
<tr>
<td>1520</td>
<td>Cortex_M1_instance/sysRstGen[3]</td>
<td>16.437</td>
<td>1.806</td>
</tr>
<tr>
<td>884</td>
<td>Cortex_M1_instance/dbgRstGen</td>
<td>17.007</td>
<td>1.878</td>
</tr>
<tr>
<td>256</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex[3]</td>
<td>7.722</td>
<td>2.298</td>
</tr>
<tr>
<td>256</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_b_ex[3]</td>
<td>7.324</td>
<td>2.619</td>
</tr>
<tr>
<td>197</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/biu_rdy</td>
<td>7.694</td>
<td>2.059</td>
</tr>
<tr>
<td>149</td>
<td>Cortex_M1_instance/dap_ext_dsel</td>
<td>12.414</td>
<td>3.135</td>
</tr>
<tr>
<td>142</td>
<td>Cortex_M1_instance/IOADDR_Z[4]</td>
<td>13.794</td>
<td>1.494</td>
</tr>
<tr>
<td>134</td>
<td>Cortex_M1_instance/IOADDR_Z[3]</td>
<td>13.183</td>
<td>2.465</td>
</tr>
<tr>
<td>128</td>
<td>Cortex_M1_instance/M1_inst/u_CortexM1DbgIntegration_inst/u_cortexm1/u_core/u_dp/u_r_bank/rptr_a_ex[2]</td>
<td>7.754</td>
<td>2.744</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C75</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C80</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C84</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C86</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C87</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C119</td>
<td>100.00%</td>
</tr>
<tr>
<td>R3C111</td>
<td>100.00%</td>
</tr>
<tr>
<td>R5C95</td>
<td>100.00%</td>
</tr>
<tr>
<td>R8C135</td>
<td>100.00%</td>
</tr>
<tr>
<td>R16C130</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name HCLK -period 20 -waveform {0 10} [get_ports {HCLK}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
