
---------- Begin Simulation Statistics ----------
final_tick                                 1079903200                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 131205                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402804                       # Number of bytes of host memory used
host_op_rate                                   228285                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.52                       # Real time elapsed on the host
host_tick_rate                               69596334                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2035851                       # Number of instructions simulated
sim_ops                                       3542217                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001080                       # Number of seconds simulated
sim_ticks                                  1079903200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               430692                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             24116                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            457972                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             235198                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          430692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           195494                       # Number of indirect misses.
system.cpu.branchPred.lookups                  484079                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   11248                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        12241                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2338045                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1903532                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             24223                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     341319                       # Number of branches committed
system.cpu.commit.bw_lim_events                589157                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          875003                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2035851                       # Number of instructions committed
system.cpu.commit.committedOps                3542217                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2310360                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.533188                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.725414                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1156541     50.06%     50.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       171232      7.41%     57.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       165933      7.18%     64.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       227497      9.85%     74.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       589157     25.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2310360                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      84176                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9334                       # Number of function calls committed.
system.cpu.commit.int_insts                   3479999                       # Number of committed integer instructions.
system.cpu.commit.loads                        487259                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20067      0.57%      0.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2781632     78.53%     79.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              27      0.00%     79.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            36453      1.03%     80.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           3625      0.10%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6208      0.18%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           12456      0.35%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12098      0.34%     81.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           7015      0.20%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1143      0.03%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd         1215      0.03%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         1792      0.05%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult         2048      0.06%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          465537     13.14%     94.64% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         155910      4.40%     99.05% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        21722      0.61%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12069      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3542217                       # Class of committed instruction
system.cpu.commit.refs                         655238                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2035851                       # Number of Instructions Simulated
system.cpu.committedOps                       3542217                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.326108                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.326108                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         7702                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33000                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        47600                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4180                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1022330                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4633115                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   290100                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1126968                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  24275                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 85849                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      570100                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2065                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      187292                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           162                       # TLB misses on write requests
system.cpu.fetch.Branches                      484079                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    237475                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2199403                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4583                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2798801                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  131                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           16                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           733                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   48550                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179305                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             324964                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             246446                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.036685                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2549522                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.925111                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931363                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1220634     47.88%     47.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    72134      2.83%     50.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57928      2.27%     52.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    75182      2.95%     55.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1123644     44.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2549522                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    137089                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    74957                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    213668000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    213667600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    213667600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    213667600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    213667600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    213667600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8080800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8080400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       635600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       635600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       635600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       635600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      5232800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      5197600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      5057200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      5088400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77261600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77228000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77189200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77189600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1630154000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          150237                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28619                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   370983                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.506419                       # Inst execution rate
system.cpu.iew.exec_refs                       759127                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     187282                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  691072                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                602386                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                933                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               573                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               197718                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4417161                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                571845                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             34444                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4066968                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3279                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  8938                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  24275                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15030                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           604                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39404                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       115125                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29738                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             64                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20452                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8167                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5694419                       # num instructions consuming a value
system.cpu.iew.wb_count                       4044598                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.567827                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3233445                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.498133                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4051774                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6276327                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3482775                       # number of integer regfile writes
system.cpu.ipc                               0.754086                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.754086                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26027      0.63%      0.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3205016     78.14%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   50      0.00%     78.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 40353      0.98%     79.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5128      0.13%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1228      0.03%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6781      0.17%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                16213      0.40%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13646      0.33%     80.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7539      0.18%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2117      0.05%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd            1256      0.03%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1808      0.04%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult           2080      0.05%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.17% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               554701     13.52%     94.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              176447      4.30%     99.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           27595      0.67%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13430      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4101415                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  100614                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              202510                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        97158                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             141360                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3974774                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10568102                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3947440                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5150798                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4416036                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4101415                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1125                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          874933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18263                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            393                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1304994                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2549522                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.608700                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.671177                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1167304     45.79%     45.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              167509      6.57%     52.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              294992     11.57%     63.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              334946     13.14%     77.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              584771     22.94%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2549522                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.519178                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      237598                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           360                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              6779                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1476                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               602386                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              197718                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1538877                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2699759                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  840173                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4845659                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               24                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  43186                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   339004                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15205                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5207                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11908341                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4558156                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6222450                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1155896                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  76491                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  24275                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                170915                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1376768                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            171447                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7209072                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19259                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                868                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    197888                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            917                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6138423                       # The number of ROB reads
system.cpu.rob.rob_writes                     9074512                       # The number of ROB writes
system.cpu.timesIdled                            1510                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          429                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37380                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              429                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          627                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            627                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              113                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9212                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22540                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              11980                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1303                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7909                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1348                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1348                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11980                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35868                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       936384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       936384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  936384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13328                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13328    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13328                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11122090                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           28927010                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17252                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4044                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23292                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                914                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2078                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2078                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17252                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7813                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        48896                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   56709                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       172096                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1240384                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1412480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10201                       # Total snoops (count)
system.l2bus.snoopTraffic                       83456                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29530                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014832                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.120884                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29092     98.52%     98.52% # Request fanout histogram
system.l2bus.snoop_fanout::1                      438      1.48%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29530                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            19968798                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18498884                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3228399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       234130                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           234130                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       234130                       # number of overall hits
system.cpu.icache.overall_hits::total          234130                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3344                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3344                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3344                       # number of overall misses
system.cpu.icache.overall_misses::total          3344                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    164506000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    164506000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    164506000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    164506000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       237474                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       237474                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       237474                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       237474                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014082                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014082                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014082                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014082                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49194.377990                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49194.377990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49194.377990                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49194.377990                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          127                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    42.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          654                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          654                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          654                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          654                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2690                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2690                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2690                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2690                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    133002400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    133002400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    133002400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    133002400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011328                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011328                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011328                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011328                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49443.271375                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49443.271375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49443.271375                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49443.271375                       # average overall mshr miss latency
system.cpu.icache.replacements                   2434                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       234130                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          234130                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3344                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3344                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    164506000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    164506000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       237474                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       237474                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014082                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49194.377990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49194.377990                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          654                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          654                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2690                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2690                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    133002400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    133002400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011328                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49443.271375                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49443.271375                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.455660                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              211110                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2434                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             86.733772                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.455660                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990061                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          140                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            477638                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           477638                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       662805                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           662805                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       662805                       # number of overall hits
system.cpu.dcache.overall_hits::total          662805                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34719                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34719                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34719                       # number of overall misses
system.cpu.dcache.overall_misses::total         34719                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1703889600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1703889600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1703889600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1703889600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       697524                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       697524                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       697524                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       697524                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.049775                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.049775                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.049775                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.049775                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 49076.574786                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 49076.574786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 49076.574786                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 49076.574786                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        30075                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          442                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               733                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.030014                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   110.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1636                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2741                       # number of writebacks
system.cpu.dcache.writebacks::total              2741                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22192                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22192                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22192                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12527                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12527                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4113                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16640                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    581420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    581420000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    581420000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    241236016                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    822656016                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017959                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017959                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017959                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023856                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46413.347170                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46413.347170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46413.347170                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58652.082665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 49438.462500                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15616                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       496927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          496927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32612                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1599353600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1599353600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       529539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       529539                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061586                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49041.874157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49041.874157                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22163                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10449                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    479777200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    479777200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019732                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019732                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45916.087664                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45916.087664                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       165878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         165878                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2107                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    104536000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    104536000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       167985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       167985                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012543                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49613.668723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49613.668723                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           29                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2078                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101642800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101642800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012370                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 48913.763234                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 48913.763234                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4113                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4113                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    241236016                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    241236016                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58652.082665                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58652.082665                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           975.495467                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              629853                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15616                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             40.333824                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   755.287219                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   220.208248                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.737585                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.215047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.952632                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          219                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          805                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          121                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          172                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.213867                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.786133                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1411688                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1411688                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             880                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4868                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          769                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6517                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            880                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4868                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          769                       # number of overall hits
system.l2cache.overall_hits::total               6517                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1809                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7659                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3344                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12812                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1809                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7659                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3344                       # number of overall misses
system.l2cache.overall_misses::total            12812                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122358800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    525215200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    232584938                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    880158938                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122358800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    525215200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    232584938                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    880158938                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2689                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12527                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4113                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19329                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2689                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12527                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4113                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19329                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.672741                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.611399                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.813032                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.662838                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.672741                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.611399                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.813032                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.662838                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67638.916528                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68574.905340                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69552.912081                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68698.012644                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67638.916528                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68574.905340                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69552.912081                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68698.012644                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1303                       # number of writebacks
system.l2cache.writebacks::total                 1303                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data           11                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           14                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             25                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data           11                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           14                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            25                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1809                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7648                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3330                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12787                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1809                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7648                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3330                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          541                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13328                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107886800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    463738800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    205288952                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    776914552                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107886800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    463738800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    205288952                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32425115                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    809339667                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.672741                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.610521                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.809628                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.661545                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.672741                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.610521                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.809628                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.689534                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59638.916528                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60635.303347                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61648.333934                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60758.156878                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59638.916528                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60635.303347                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61648.333934                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59935.517560                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60724.764931                       # average overall mshr miss latency
system.l2cache.replacements                      9286                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2741                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2741                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2741                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2741                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          355                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          355                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          541                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          541                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32425115                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32425115                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59935.517560                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59935.517560                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          728                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              728                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1350                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1350                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92980000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92980000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2078                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2078                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.649663                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.649663                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68874.074074                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68874.074074                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1348                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1348                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     82161600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     82161600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.648701                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.648701                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60950.741840                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60950.741840                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          880                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4140                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          769                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5789                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1809                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6309                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3344                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11462                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122358800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    432235200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    232584938                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    787178938                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2689                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10449                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4113                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17251                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.672741                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.603790                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.813032                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.664425                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67638.916528                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68510.889206                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69552.912081                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68677.276043                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           14                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           23                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1809                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6300                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3330                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11439                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107886800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    381577200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    205288952                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    694752952                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.672741                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.602929                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.809628                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.663092                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59638.916528                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60567.809524                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61648.333934                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60735.462191                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3700.313331                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25102                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9286                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.703209                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    12.611955                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   277.461883                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2403.017142                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   869.809543                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   137.412808                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003079                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.067740                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.586674                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.212356                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.033548                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.903397                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1153                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2943                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           23                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          140                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          989                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          962                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1864                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281494                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718506                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               312350                       # Number of tag accesses
system.l2cache.tags.data_accesses              312350                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1079903200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          489472                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       213120                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        34624                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              852992                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115776                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        83392                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            83392                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1809                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7648                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3330                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          541                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13328                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1303                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1303                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107209609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          453255440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    197351022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     32062133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              789878204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107209609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107209609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        77221736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              77221736                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        77221736                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107209609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         453255440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    197351022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     32062133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             867099940                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1115884400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                3573697                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403828                       # Number of bytes of host memory used
host_op_rate                                  6154594                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.61                       # Real time elapsed on the host
host_tick_rate                               59383804                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2165039                       # Number of instructions simulated
sim_ops                                       3729035                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000036                       # Number of seconds simulated
sim_ticks                                    35981200                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                13971                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               771                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             14949                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               6938                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           13971                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             7033                       # Number of indirect misses.
system.cpu.branchPred.lookups                   15068                       # Number of BP lookups
system.cpu.branchPred.usedRAS                      50                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          387                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     91058                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   136724                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               771                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      12679                       # Number of branches committed
system.cpu.commit.bw_lim_events                 26853                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           14343                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               129188                       # Number of instructions committed
system.cpu.commit.committedOps                 186818                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        83488                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.237663                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.588043                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        19322     23.14%     23.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        12890     15.44%     38.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6753      8.09%     46.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        17670     21.16%     67.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        26853     32.16%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        83488                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        390                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   26                       # Number of function calls committed.
system.cpu.commit.int_insts                    185303                       # Number of committed integer instructions.
system.cpu.commit.loads                         19359                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1376      0.74%      0.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           146789     78.57%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            8192      4.39%     83.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               49      0.03%     83.72% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.01%     83.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     83.73% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.02%     83.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     83.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     83.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     83.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     83.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     83.75% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              24      0.01%     83.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.76% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              34      0.02%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     83.78% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              48      0.03%     83.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             24      0.01%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     83.82% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            20      0.01%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     83.83% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           19243     10.30%     94.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          10779      5.77%     99.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          116      0.06%     99.96% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.04%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            186818                       # Class of committed instruction
system.cpu.commit.refs                          30210                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      129188                       # Number of Instructions Simulated
system.cpu.committedOps                        186818                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.696295                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.696295                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           19                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           19                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             1                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 19762                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 209295                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    12601                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     46589                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    787                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  7700                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       20244                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            11                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       11193                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                       15068                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     12966                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         72645                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   128                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         148284                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                    1574                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.167510                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              14007                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               6988                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.648461                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              87439                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.466188                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.841770                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    28449     32.54%     32.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2882      3.30%     35.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4756      5.44%     41.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2161      2.47%     43.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    49191     56.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                87439                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       971                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      604                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     10193200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     10193600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     10193200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     10193200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     10193200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     10193200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      1650000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      1650000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         8800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        38000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        37200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        38000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        36400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      3197600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      3195200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      3199200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      3204000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       77440800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  826                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    12937                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.158483                       # Inst execution rate
system.cpu.iew.exec_refs                        31432                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      11193                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    7642                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 21218                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                65                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                12104                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              201162                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 20239                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1124                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                194162                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     66                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    787                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    86                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             1299                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           25                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1859                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1254                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             25                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          556                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            270                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    276176                       # num instructions consuming a value
system.cpu.iew.wb_count                        193743                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.539681                       # average fanout of values written-back
system.cpu.iew.wb_producers                    149047                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.153825                       # insts written-back per cycle
system.cpu.iew.wb_sent                         193880                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   340113                       # number of integer regfile reads
system.cpu.int_regfile_writes                  176090                       # number of integer regfile writes
system.cpu.ipc                               1.436172                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.436172                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1684      0.86%      0.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                152901     78.30%     79.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 8199      4.20%     83.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    51      0.03%     83.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  57      0.03%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     83.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.02%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     83.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   47      0.02%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  114      0.06%     83.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     83.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  110      0.06%     83.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  40      0.02%     83.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     83.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     83.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 63      0.03%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     83.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                20339     10.41%     94.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               11301      5.79%     99.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             266      0.14%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             82      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 195286                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     813                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1651                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          744                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1652                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 192789                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             477102                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       192999                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            213878                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     201141                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    195286                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           14343                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               742                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        23356                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         87439                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.233397                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.482975                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               16985     19.42%     19.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               13240     15.14%     34.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               13726     15.70%     50.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               19358     22.14%     72.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               24130     27.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           87439                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.170978                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       12966                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              8303                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             7812                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                21218                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               12104                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   57385                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                            89953                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                    9178                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                304023                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   6614                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    16336                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     34                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    13                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                525507                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 206599                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              329993                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     50292                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1141                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    787                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 10500                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    25968                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1621                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           362499                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            346                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     19588                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       257796                       # The number of ROB reads
system.cpu.rob.rob_writes                      406279                       # The number of ROB writes
system.cpu.timesIdled                              24                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            240                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                1                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued           19                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified             19                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                1                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           96                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           193                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 94                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               93                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 3                       # Transaction distribution
system.membus.trans_dist::ReadExResp                3                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            94                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    290                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         6400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         6400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    6400                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                97                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      97    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  97                       # Request fanout histogram
system.membus.reqLayer2.occupancy               83594                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy             206706                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.6                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 116                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            24                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               193                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 19                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  4                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 4                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            116                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          105                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          255                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     360                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         6784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     9024                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               116                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                236                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.004237                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.065094                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      235     99.58%     99.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                        1      0.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  236                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              102000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.3                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               117585                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.3                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               42000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        35981200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        12915                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            12915                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        12915                       # number of overall hits
system.cpu.icache.overall_hits::total           12915                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           51                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             51                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           51                       # number of overall misses
system.cpu.icache.overall_misses::total            51                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2564400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2564400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2564400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2564400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        12966                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        12966                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        12966                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        12966                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003933                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003933                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003933                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003933                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 50282.352941                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50282.352941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 50282.352941                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50282.352941                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           15                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           36                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1854800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1854800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1854800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1854800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002776                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002776                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002776                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002776                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51522.222222                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51522.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51522.222222                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51522.222222                       # average overall mshr miss latency
system.cpu.icache.replacements                     35                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        12915                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           12915                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           51                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            51                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2564400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2564400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        12966                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        12966                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003933                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 50282.352941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50282.352941                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1854800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1854800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002776                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51522.222222                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51522.222222                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                 994                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                35                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             28.400000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          213                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           38                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             25967                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            25967                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        29696                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            29696                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        29696                       # number of overall hits
system.cpu.dcache.overall_hits::total           29696                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           97                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             97                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           97                       # number of overall misses
system.cpu.dcache.overall_misses::total            97                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5420400                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5420400                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5420400                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5420400                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        29793                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        29793                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        29793                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        29793                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003256                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003256                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003256                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003256                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 55880.412371                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55880.412371                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 55880.412371                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55880.412371                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 7                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           21                       # number of writebacks
system.cpu.dcache.writebacks::total                21                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           28                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           28                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           69                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           69                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           69                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           16                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           85                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3940000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3940000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       388385                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      4328385                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002316                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002316                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002316                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002853                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 57101.449275                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57101.449275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 57101.449275                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24274.062500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 50922.176471                       # average overall mshr miss latency
system.cpu.dcache.replacements                     85                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        18849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           18849                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           93                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            93                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5198000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5198000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        18942                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        18942                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004910                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55892.473118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55892.473118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           65                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           65                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3720800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3720800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003432                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 57243.076923                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 57243.076923                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        10847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          10847                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       222400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       222400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        10851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        10851                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000369                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data        55600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        55600                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       219200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       219200                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000369                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data        54800                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        54800                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           16                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           16                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       388385                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       388385                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 24274.062500                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 24274.062500                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                3196                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                85                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             37.600000                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   807.453048                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   216.546952                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.788528                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.211472                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          218                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          806                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          117                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          489                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.212891                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             59671                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            59671                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst               8                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              15                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           12                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  35                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst              8                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             15                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           12                       # number of overall hits
system.l2cache.overall_hits::total                 35                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            27                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            54                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                85                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           27                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           54                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total               85                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1745200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      3731200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       271600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      5748000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1745200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      3731200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       271600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      5748000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           35                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           69                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           16                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             120                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           35                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           69                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           16                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            120                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.771429                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.782609                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.708333                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.771429                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.782609                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.708333                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 64637.037037                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69096.296296                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        67900                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67623.529412                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 64637.037037                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69096.296296                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        67900                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67623.529412                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           27                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           54                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           85                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           27                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           54                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher           12                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           97                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1529200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      3299200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       239600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      5068000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1529200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      3299200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       239600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       655583                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      5723583                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.771429                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.782609                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.708333                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.771429                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.782609                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.808333                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 56637.037037                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 61096.296296                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59900                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59623.529412                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 56637.037037                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 61096.296296                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59900                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 54631.916667                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59006.010309                       # average overall mshr miss latency
system.l2cache.replacements                        97                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           21                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           21                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           21                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           21                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher           12                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total           12                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       655583                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       655583                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 54631.916667                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 54631.916667                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            1                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                1                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            3                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              3                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       206000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       206000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.750000                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 68666.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 68666.666667                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            3                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            3                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       182000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       182000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 60666.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 60666.666667                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           14                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           12                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           34                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           27                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           51                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           82                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1745200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      3525200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       271600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      5542000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           35                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           65                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          116                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.771429                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.784615                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.250000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.706897                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 64637.037037                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69121.568627                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        67900                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67585.365854                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           27                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           51                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           82                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1529200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      3117200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       239600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      4886000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.771429                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.784615                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.250000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.706897                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 56637.037037                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61121.568627                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        59900                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59585.365854                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    364                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   97                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.752577                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    33.061165                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   931.006848                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1994.638322                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   993.682067                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   143.611597                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008072                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.227297                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.486972                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.242598                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035061                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1136                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2960                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          129                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2         1006                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          782                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2136                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3           42                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.277344                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 2017                       # Number of tag accesses
system.l2cache.tags.data_accesses                2017                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     35981200                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            3456                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          768                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                6208                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               27                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               54                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher           12                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   97                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           48025080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           96050160                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher      7114827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     21344480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              172534546                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      48025080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          48025080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks         5336120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total               5336120                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks         5336120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          48025080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          96050160                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher      7114827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     21344480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             177870666                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1384026800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 590855                       # Simulator instruction rate (inst/s)
host_mem_usage                                4413044                       # Number of bytes of host memory used
host_op_rate                                  1053578                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.88                       # Real time elapsed on the host
host_tick_rate                               54937054                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2883849                       # Number of instructions simulated
sim_ops                                       5142395                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000268                       # Number of seconds simulated
sim_ticks                                   268142400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               150914                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7324                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            154967                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              71019                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          150914                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            79895                       # Number of indirect misses.
system.cpu.branchPred.lookups                  179474                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12052                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         5039                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    851326                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   457145                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              7382                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     156266                       # Number of branches committed
system.cpu.commit.bw_lim_events                224601                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          106156                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               718810                       # Number of instructions committed
system.cpu.commit.committedOps                1413360                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       604705                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.337272                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.564678                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       115892     19.17%     19.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       100365     16.60%     35.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        76950     12.73%     48.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        86897     14.37%     62.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       224601     37.14%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       604705                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      51936                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                11483                       # Number of function calls committed.
system.cpu.commit.int_insts                   1369687                       # Number of committed integer instructions.
system.cpu.commit.loads                        177013                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         5967      0.42%      0.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1079419     76.37%     76.79% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            2952      0.21%     77.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              219      0.02%     77.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2199      0.16%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.17% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.02%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.19% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             122      0.01%     77.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            8388      0.59%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            8472      0.60%     78.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          18643      1.32%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           111      0.01%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.72% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          171029     12.10%     91.82% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         108013      7.64%     99.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         5984      0.42%     99.89% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1602      0.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1413360                       # Class of committed instruction
system.cpu.commit.refs                         286628                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      718810                       # Number of Instructions Simulated
system.cpu.committedOps                       1413360                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.932591                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.932591                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued          119                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          238                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          444                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            60                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 38530                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                1579313                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   149891                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                    432958                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7411                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  6935                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      187837                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            97                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      114946                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             3                       # TLB misses on write requests
system.cpu.fetch.Branches                      179474                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    130860                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        481401                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   947                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                         810565                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           363                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   14822                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.267729                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             146482                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              83071                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.209156                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             635725                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.511827                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.805631                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   186348     29.31%     29.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    41682      6.56%     35.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    24115      3.79%     39.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    27401      4.31%     43.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   356179     56.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               635725                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     89073                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    46537                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)     75838400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)     75838400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)     75838400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)     75838400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)     75838400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)     75838400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       646400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       646800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       258000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       258000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       257600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       257600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      3687200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      3686000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      3686000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      3415600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     30718800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     30670400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     30725600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     30715600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total      594660000                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           34631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9624                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   162454                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.210948                       # Inst execution rate
system.cpu.iew.exec_refs                       302704                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     114884                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   28784                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                193297                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                217                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               759                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               120620                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1519505                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                187820                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             11720                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               1482122                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     48                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    97                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7411                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   173                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             3                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            14695                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          404                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        16286                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        11005                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         8549                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1075                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1616016                       # num instructions consuming a value
system.cpu.iew.wb_count                       1477432                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.634309                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1025054                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.203951                       # insts written-back per cycle
system.cpu.iew.wb_sent                        1479083                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  2184737                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1153800                       # number of integer regfile writes
system.cpu.ipc                               1.072281                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.072281                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              7192      0.48%      0.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1137573     76.15%     76.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 2953      0.20%     76.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   280      0.02%     76.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2312      0.15%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 266      0.02%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  156      0.01%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 8564      0.57%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 8564      0.57%     78.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               18682      1.25%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                221      0.01%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               184224     12.33%     91.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              114782      7.68%     99.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            6329      0.42%     99.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1741      0.12%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1493839                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   53019                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              106090                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        52783                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              55158                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                1433628                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            3520253                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      1424649                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1570534                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1519176                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   1493839                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 329                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          106156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              2937                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            191                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       117093                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        635725                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.349819                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.477316                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              117827     18.53%     18.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               72893     11.47%     30.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              109120     17.16%     47.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              140834     22.15%     69.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              195051     30.68%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          635725                       # Number of insts issued each cycle
system.cpu.iq.rate                           2.228426                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      130922                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           107                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads              3440                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3749                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               193297                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              120620                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  636314                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           670356                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   31231                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               1591761                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    574                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   155234                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    769                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                   271                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               3980265                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                1562293                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             1738578                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                    434401                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2813                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7411                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  4500                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   146842                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             90738                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          2311019                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2948                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                159                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3394                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            173                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      1899620                       # The number of ROB reads
system.cpu.rob.rob_writes                     3070707                       # The number of ROB writes
system.cpu.timesIdled                             351                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           53                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           2121                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               53                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            9                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              9                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                3                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          638                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1301                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                565                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           60                       # Transaction distribution
system.membus.trans_dist::CleanEvict              578                       # Transaction distribution
system.membus.trans_dist::ReadExReq                98                       # Transaction distribution
system.membus.trans_dist::ReadExResp               98                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           565                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1964                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        46272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        46272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   46272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               663                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     663    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 663                       # Request fanout histogram
system.membus.reqLayer2.occupancy              617246                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1429854                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 958                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           213                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1521                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                 10                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                102                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               102                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            959                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1780                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1401                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3181                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        37952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        39680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    77632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               684                       # Total snoops (count)
system.l2bus.snoopTraffic                        3840                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1745                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.032092                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.176294                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1689     96.79%     96.79% # Request fanout histogram
system.l2bus.snoop_fanout::1                       56      3.21%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1745                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              560799                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               999516                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.4                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              711600                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON       268142400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       130141                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           130141                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       130141                       # number of overall hits
system.cpu.icache.overall_hits::total          130141                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          719                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            719                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          719                       # number of overall misses
system.cpu.icache.overall_misses::total           719                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     34188400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     34188400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     34188400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     34188400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       130860                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       130860                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       130860                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       130860                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005494                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005494                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005494                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005494                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47549.930459                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47549.930459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47549.930459                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47549.930459                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           34                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           34                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          126                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          126                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          126                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          126                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          593                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          593                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          593                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          593                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27592000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27592000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27592000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27592000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004532                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004532                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004532                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004532                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46529.510961                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46529.510961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46529.510961                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46529.510961                       # average overall mshr miss latency
system.cpu.icache.replacements                    593                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       130141                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          130141                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          719                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           719                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     34188400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     34188400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       130860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       130860                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005494                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005494                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47549.930459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47549.930459                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          126                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          126                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          593                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27592000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27592000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004532                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004532                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46529.510961                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46529.510961                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              168400                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               849                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            198.351001                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            262313                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           262313                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       282095                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           282095                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       282095                       # number of overall hits
system.cpu.dcache.overall_hits::total          282095                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          656                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            656                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          656                       # number of overall misses
system.cpu.dcache.overall_misses::total           656                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     30620800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     30620800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     30620800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     30620800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       282751                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       282751                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       282751                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       282751                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002320                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002320                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002320                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002320                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46678.048780                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46678.048780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46678.048780                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46678.048780                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          295                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    98.333333                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                47                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          153                       # number of writebacks
system.cpu.dcache.writebacks::total               153                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          279                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          279                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          279                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          377                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          377                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          377                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           90                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          467                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     17863600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17863600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     17863600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      4348311                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     22211911                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001652                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 47383.554377                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47383.554377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47383.554377                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48314.566667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47562.978587                       # average overall mshr miss latency
system.cpu.dcache.replacements                    467                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       172520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          172520                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           554                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     23894400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     23894400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       173074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       173074                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003201                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003201                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43130.685921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43130.685921                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          279                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          275                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11218800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11218800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001589                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 40795.636364                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40795.636364                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       109575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         109575                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          102                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      6726400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6726400                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       109677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       109677                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000930                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 65945.098039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 65945.098039                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          102                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      6644800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6644800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000930                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000930                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65145.098039                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65145.098039                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           90                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           90                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      4348311                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      4348311                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 48314.566667                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 48314.566667                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              358739                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1491                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            240.602951                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   819.467074                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   204.532926                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.800261                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.199739                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          185                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          839                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2          148                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          101                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          666                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.180664                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.819336                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            565969                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           565969                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             232                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             139                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           31                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 402                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            232                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            139                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           31                       # number of overall hits
system.l2cache.overall_hits::total                402                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           362                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           238                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           59                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               659                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          362                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          238                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           59                       # number of overall misses
system.l2cache.overall_misses::total              659                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     24925200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     16233600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      4027947                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     45186747                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     24925200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     16233600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      4027947                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     45186747                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          594                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          377                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           90                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1061                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          594                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          377                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           90                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1061                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.609428                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.631300                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.655556                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.621112                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.609428                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.631300                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.655556                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.621112                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 68854.143646                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68208.403361                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 68270.288136                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68568.660091                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 68854.143646                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68208.403361                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 68270.288136                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68568.660091                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             60                       # number of writebacks
system.l2cache.writebacks::total                   60                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          362                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          237                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           59                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          658                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          362                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          237                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           59                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher            6                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          664                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     22037200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     14281200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3555947                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     39874347                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     22037200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     14281200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3555947                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher       352392                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     40226739                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.609428                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.628647                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.655556                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.620170                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.609428                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.628647                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.655556                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.625825                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60876.243094                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60258.227848                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60270.288136                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60599.311550                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60876.243094                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60258.227848                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60270.288136                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher        58732                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60582.438253                       # average overall mshr miss latency
system.l2cache.replacements                       674                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          153                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          153                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          153                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          153                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           17                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           17                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total            6                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher       352392                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total       352392                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher        58732                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total        58732                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data            4                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                4                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           98                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             98                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      6487200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      6487200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data          102                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          102                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.960784                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.960784                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66195.918367                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66195.918367                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           98                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           98                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      5703200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      5703200                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.960784                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.960784                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58195.918367                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58195.918367                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          232                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          135                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           31                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          398                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          362                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          140                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           59                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          561                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     24925200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      9746400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      4027947                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     38699547                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          594                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          275                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           90                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          959                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.609428                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.509091                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.655556                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.584984                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 68854.143646                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 69617.142857                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 68270.288136                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68983.149733                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          362                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          139                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           59                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          560                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     22037200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      8578000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3555947                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     34171147                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.609428                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.505455                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.655556                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.583942                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60876.243094                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 61712.230216                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60270.288136                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 61019.905357                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  14424                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4770                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.023899                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    34.717492                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1084.988368                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1922.043696                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   908.096868                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   146.153577                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.008476                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.264890                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.469249                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.221703                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.035682                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       1.000000                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          978                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3118                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           12                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           10                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          935                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3           21                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          103                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         2642                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.238770                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.761230                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                17626                       # Number of tag accesses
system.l2cache.tags.data_accesses               17626                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    268142400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           23104                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           15168                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3776                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher          384                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               42432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        23104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          23104                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         3840                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             3840                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              361                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              237                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           59                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher            6                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  663                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            60                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  60                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           86163173                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           56566958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     14082070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher      1432075                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              158244276                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      86163173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          86163173                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        14320749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              14320749                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        14320749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          86163173                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          56566958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     14082070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher      1432075                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             172565025                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
