#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Sep 14 10:30:07 2017
# Process ID: 8100
# Current directory: F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6948 F:\ENEL 453\LAB1_GIESBRECHT_DUNN_OH\LAB1_GIESBRECHT_DUNN_OH.xpr
# Log file: F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/vivado.log
# Journal file: F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
move_files [get_files  {{F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd}}]
update_compile_order -fileset sources_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_switch_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_switch_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
ERROR: [VRFC 10-469] cannot update 'in' object outputs [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd:57]
ERROR: [VRFC 10-469] cannot update 'in' object outputs [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd:58]
ERROR: [VRFC 10-469] cannot update 'in' object outputs [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd:59]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd:42]
INFO: [VRFC 10-240] VHDL file F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd ignored due to errors
INFO: [VRFC 10-163] Analyzing VHDL file "F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_switch_logic
ERROR: [VRFC 10-91] waitfor100ns is not declared [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:67]
ERROR: [VRFC 10-1412] syntax error near ns [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:72]
ERROR: [VRFC 10-1471] type error near ns ; current type time; expected type  void [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:72]
ERROR: [VRFC 10-91] waitfor100ns is not declared [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:77]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:37]
INFO: [VRFC 10-240] VHDL file F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_switch_logic' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_switch_logic_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/Switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Switch_logic
INFO: [VRFC 10-163] Analyzing VHDL file "F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_switch_logic
ERROR: [VRFC 10-91] waitfor100ns is not declared [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:67]
ERROR: [VRFC 10-1412] syntax error near ns [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:72]
ERROR: [VRFC 10-1471] type error near ns ; current type time; expected type  void [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:72]
ERROR: [VRFC 10-91] waitfor100ns is not declared [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:77]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd:37]
INFO: [VRFC 10-240] VHDL file F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/tb_switch_logic.vhd ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'F:/ENEL 453/LAB1_GIESBRECHT_DUNN_OH/LAB1_GIESBRECHT_DUNN_OH.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Thu Sep 14 10:51:01 2017...
