
*** Running vivado
    with args -log design_1_my_matrice_LED_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_my_matrice_LED_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_my_matrice_LED_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/5A/CE514/ip_repo/my_matrice_LED_1.0'.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file h:/CE515/vivado-library-zmod-v1-2019.1-2/vivado-library-zmod-v1-2019.1-2/ip/Zmods/AXI_Zmod_DAC1411/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file h:/CE515/vivado-library-zmod-v1-2019.1-2/vivado-library-zmod-v1-2019.1-2/ip/Zmods/ZmodADC1410Controller/component.xml. This IP will not be included in the IP Catalog.
WARNING: [IP_Flow 19-395] Problem validating against XML schema: : Unexpected end of message
CRITICAL WARNING: [IP_Flow 19-1977] Unable to read IP file h:/CE515/vivado-library-zmod-v1-2019.1-2/vivado-library-zmod-v1-2019.1-2/ip/Zmods/ZmodDAC1411_Controller/component.xml. This IP will not be included in the IP Catalog.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/CE515/vivado-library-zmod-v1-2019.1-2'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 332.980 ; gain = 23.883
Command: synth_design -top design_1_my_matrice_LED_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11580 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 859.035 ; gain = 234.152
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_my_matrice_LED_0_0' [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ip/design_1_my_matrice_LED_0_0/synth/design_1_my_matrice_LED_0_0.vhd:83]
	Parameter C_my_matrice_LED_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_my_matrice_LED_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'my_matrice_LED_v1_0' declared at 'h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/hdl/my_matrice_LED_v1_0.vhd:5' bound to instance 'U0' of component 'my_matrice_LED_v1_0' [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ip/design_1_my_matrice_LED_0_0/synth/design_1_my_matrice_LED_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'my_matrice_LED_v1_0' [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/hdl/my_matrice_LED_v1_0.vhd:49]
	Parameter C_my_matrice_LED_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_my_matrice_LED_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'my_matrice_LED_v1_0_my_matrice_LED' declared at 'h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/hdl/my_matrice_LED_v1_0_my_matrice_LED.vhd:5' bound to instance 'my_matrice_LED_v1_0_my_matrice_LED_inst' of component 'my_matrice_LED_v1_0_my_matrice_LED' [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/hdl/my_matrice_LED_v1_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'my_matrice_LED_v1_0_my_matrice_LED' [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/hdl/my_matrice_LED_v1_0_my_matrice_LED.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
INFO: [Synth 8-3491] module 'MatriceTest' declared at 'h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/src/MatriceTest.vhd:5' bound to instance 'matrix' of component 'MatriceTest' [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/hdl/my_matrice_LED_v1_0_my_matrice_LED.vhd:1194]
INFO: [Synth 8-638] synthesizing module 'MatriceTest' [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/src/MatriceTest.vhd:14]
WARNING: [Synth 8-614] signal 'led_request' is read in the process but is not in the sensitivity list [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/src/MatriceTest.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'MatriceTest' (1#1) [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/src/MatriceTest.vhd:14]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/hdl/my_matrice_LED_v1_0_my_matrice_LED.vhd:357]
INFO: [Synth 8-256] done synthesizing module 'my_matrice_LED_v1_0_my_matrice_LED' (2#1) [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/hdl/my_matrice_LED_v1_0_my_matrice_LED.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'my_matrice_LED_v1_0' (3#1) [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/hdl/my_matrice_LED_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'design_1_my_matrice_LED_0_0' (4#1) [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ip/design_1_my_matrice_LED_0_0/synth/design_1_my_matrice_LED_0_0.vhd:83]
WARNING: [Synth 8-3331] design my_matrice_LED_v1_0_my_matrice_LED has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_matrice_LED_v1_0_my_matrice_LED has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_matrice_LED_v1_0_my_matrice_LED has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_matrice_LED_v1_0_my_matrice_LED has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_matrice_LED_v1_0_my_matrice_LED has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_matrice_LED_v1_0_my_matrice_LED has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 958.762 ; gain = 333.879
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 958.762 ; gain = 333.879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 958.762 ; gain = 333.879
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 958.762 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1069.723 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1077.910 ; gain = 8.188
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'PresentState_reg' in module 'MatriceTest'
WARNING: [Synth 8-327] inferring latch for variable 'command_led_out_reg' [h:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.srcs/sources_1/bd/design_1/ipshared/5a5d/src/MatriceTest.vhd:66]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              wait_start |                              000 |                              000
               wait_init |                              001 |                              111
                  zero_h |                              010 |                              100
                  zero_l |                              011 |                              101
                  status |                              100 |                              110
               wait_stop |                              101 |                              001
                   one_h |                              110 |                              010
                   one_l |                              111 |                              011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'PresentState_reg' using encoding 'sequential' in module 'MatriceTest'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 68    
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 67    
	   8 Input     32 Bit        Muxes := 2     
	  66 Input     32 Bit        Muxes := 65    
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MatriceTest 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 9     
	   3 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
Module my_matrice_LED_v1_0_my_matrice_LED 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 66    
	                9 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	  66 Input     32 Bit        Muxes := 65    
	   2 Input     32 Bit        Muxes := 65    
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design my_matrice_LED_v1_0_my_matrice_LED has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design my_matrice_LED_v1_0_my_matrice_LED has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design my_matrice_LED_v1_0_my_matrice_LED has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design my_matrice_LED_v1_0_my_matrice_LED has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design my_matrice_LED_v1_0_my_matrice_LED has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design my_matrice_LED_v1_0_my_matrice_LED has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'U0/my_matrice_LED_v1_0_my_matrice_LED_inst/axi_rresp_reg[0]' (FDRE) to 'U0/my_matrice_LED_v1_0_my_matrice_LED_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_matrice_LED_v1_0_my_matrice_LED_inst /\axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/my_matrice_LED_v1_0_my_matrice_LED_inst/axi_bresp_reg[0]' (FDRE) to 'U0/my_matrice_LED_v1_0_my_matrice_LED_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/my_matrice_LED_v1_0_my_matrice_LED_inst /\axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:45 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    42|
|2     |LUT1   |     1|
|3     |LUT2   |   221|
|4     |LUT3   |     3|
|5     |LUT4   |     6|
|6     |LUT5   |   274|
|7     |LUT6   |  1029|
|8     |MUXF7  |   493|
|9     |MUXF8  |   224|
|10    |FDCE   |    73|
|11    |FDRE   |  2132|
|12    |FDSE   |    16|
|13    |LD     |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------+-----------------------------------+------+
|      |Instance                                    |Module                             |Cells |
+------+--------------------------------------------+-----------------------------------+------+
|1     |top                                         |                                   |  4515|
|2     |  U0                                        |my_matrice_LED_v1_0                |  4515|
|3     |    my_matrice_LED_v1_0_my_matrice_LED_inst |my_matrice_LED_v1_0_my_matrice_LED |  4512|
|4     |      matrix                                |MatriceTest                        |  1088|
+------+--------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:46 . Memory (MB): peak = 1077.910 ; gain = 453.027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:43 . Memory (MB): peak = 1077.910 ; gain = 333.879
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:46 . Memory (MB): peak = 1077.910 ; gain = 453.027
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1077.910 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 760 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1077.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LD => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 19 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:54 . Memory (MB): peak = 1077.910 ; gain = 730.043
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1077.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.runs/design_1_my_matrice_LED_0_0_synth_1/design_1_my_matrice_LED_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_my_matrice_LED_0_0, cache-ID = 2bb9000d49c1dd7f
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1077.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'H:/5A/CE514/ZyboZ7/MatriceZyboZ7/MatriceZyboZ7.runs/design_1_my_matrice_LED_0_0_synth_1/design_1_my_matrice_LED_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_my_matrice_LED_0_0_utilization_synth.rpt -pb design_1_my_matrice_LED_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 11:06:40 2023...
