// Seed: 2180529289
module module_0;
  tri  id_1, id_2 = 1'h0 > 1 & 1'b0;
  wire id_3;
  assign module_1.id_0 = 0;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri id_0,
    output tri0 id_1,
    output supply0 id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri0 id_8,
    input wire id_9,
    input supply1 id_10,
    input supply1 id_11,
    input supply0 id_12,
    input supply0 id_13,
    input wor id_14,
    output wor id_15,
    input wire id_16,
    input uwire id_17,
    input wor id_18,
    input wor id_19,
    input tri1 id_20,
    input tri1 id_21,
    output supply1 id_22,
    input wire id_23,
    output wire id_24,
    output tri1 id_25
);
  assign id_0 = 1 == id_21 ^ 1;
  always $display(1);
  module_0 modCall_1 ();
  wire id_27;
endmodule
