/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [13:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [10:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [2:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire [3:0] celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_37z;
  wire [4:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [4:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  reg [4:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [23:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_14z ? celloutsig_1_15z[2] : celloutsig_1_2z;
  assign celloutsig_0_16z = celloutsig_0_12z[9] ? celloutsig_0_8z : celloutsig_0_7z;
  assign celloutsig_0_10z = ~(celloutsig_0_2z[3] & celloutsig_0_6z);
  assign celloutsig_0_23z = ~(celloutsig_0_3z & celloutsig_0_2z[1]);
  assign celloutsig_1_11z = ~celloutsig_1_3z;
  assign celloutsig_0_26z = ~celloutsig_0_8z;
  assign celloutsig_1_7z = ~((celloutsig_1_2z | in_data[160]) & (celloutsig_1_2z | celloutsig_1_0z[3]));
  assign celloutsig_0_8z = celloutsig_0_3z ^ in_data[23];
  assign celloutsig_0_19z = _00_ ^ celloutsig_0_12z[8];
  assign celloutsig_0_30z = celloutsig_0_21z ^ celloutsig_0_25z;
  assign celloutsig_0_15z = ~(celloutsig_0_5z ^ celloutsig_0_1z);
  reg [13:0] _13_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 14'h0000;
    else _13_ <= { celloutsig_0_17z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_3z };
  assign { _01_[13:7], _00_, _01_[5:0] } = _13_;
  assign celloutsig_1_0z = in_data[136:124] & in_data[156:144];
  assign celloutsig_1_5z = in_data[181:158] & in_data[186:163];
  assign celloutsig_0_14z = { celloutsig_0_2z[4:3], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_8z } & { celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[122:119] / { 1'h1, in_data[101:99] };
  assign celloutsig_0_43z = { _01_[10:7], celloutsig_0_37z } == celloutsig_0_14z;
  assign celloutsig_0_4z = in_data[24:8] <= in_data[59:43];
  assign celloutsig_1_4z = { celloutsig_1_1z[2:1], celloutsig_1_1z } <= in_data[135:130];
  assign celloutsig_1_14z = { celloutsig_1_10z[7:5], celloutsig_1_8z } <= celloutsig_1_13z[12:9];
  assign celloutsig_1_2z = ! in_data[188:185];
  assign celloutsig_1_6z = ! celloutsig_1_0z[8:6];
  assign celloutsig_0_9z = { in_data[51:38], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_8z } || { in_data[86:79], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_25z = celloutsig_0_2z[4:1] || { _01_[3:1], celloutsig_0_4z };
  assign celloutsig_0_37z = celloutsig_0_2z < { celloutsig_0_21z, celloutsig_0_27z };
  assign celloutsig_0_3z = in_data[86:83] < in_data[80:77];
  assign celloutsig_0_11z = celloutsig_0_10z & ~(celloutsig_0_4z);
  assign celloutsig_0_38z = { celloutsig_0_29z, celloutsig_0_0z } % { 1'h1, in_data[0], celloutsig_0_17z };
  assign celloutsig_0_27z = { celloutsig_0_2z[3:1], celloutsig_0_15z } % { 1'h1, celloutsig_0_17z[1:0], celloutsig_0_26z };
  assign celloutsig_0_42z = { in_data[37], celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_30z, celloutsig_0_23z } | { celloutsig_0_38z[3:0], celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_5z[22:16], celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_9z } | { celloutsig_1_5z[10], celloutsig_1_0z };
  assign celloutsig_1_13z = { celloutsig_1_0z[11:1], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_4z } | celloutsig_1_5z[17:4];
  assign celloutsig_0_0z = | in_data[62:59];
  assign celloutsig_1_3z = | { celloutsig_1_0z[12:1], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_8z = | { celloutsig_1_5z[7:3], celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_0z[1] & celloutsig_1_5z[19];
  assign celloutsig_0_21z = celloutsig_0_2z[2] & in_data[31];
  assign celloutsig_0_6z = | { celloutsig_0_4z, in_data[60:3] };
  assign celloutsig_0_7z = | { celloutsig_0_4z, celloutsig_0_1z, in_data[76:3] };
  assign celloutsig_1_19z = ^ { celloutsig_1_2z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_15z };
  assign celloutsig_0_1z = ^ { in_data[39:19], celloutsig_0_0z };
  assign celloutsig_0_2z = in_data[51:47] >> { in_data[75], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_29z = celloutsig_0_12z[3:0] ~^ { celloutsig_0_11z, celloutsig_0_17z };
  assign celloutsig_1_12z = ~((celloutsig_1_1z[3] & celloutsig_1_9z) | celloutsig_1_11z);
  always_latch
    if (!clkin_data[96]) celloutsig_1_15z = 5'h00;
    else if (clkin_data[32]) celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_14z, celloutsig_1_12z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_12z = 11'h000;
    else if (!clkin_data[0]) celloutsig_0_12z = { in_data[27:21], celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_8z, celloutsig_0_3z };
  always_latch
    if (clkin_data[64]) celloutsig_0_17z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_17z = { celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_10z };
  assign celloutsig_0_5z = ~((celloutsig_0_3z & celloutsig_0_4z) | (celloutsig_0_0z & celloutsig_0_2z[2]));
  assign _01_[6] = _00_;
  assign { out_data[128], out_data[96], out_data[36:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_42z, celloutsig_0_43z };
endmodule
