Before
Startpoint: fdct_zigzag/zigzag_mod/ld_zigzag_reg
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: qnr/qnt_cnt_reg_5_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag/zigzag_mod/ld_zigzag_reg/CK (EDFFQ_X2M_A12TL)
   4.20    4.20 ^ fdct_zigzag/zigzag_mod/ld_zigzag_reg/Q (EDFFQ_X2M_A12TL)
   6.80   11.00 v fdct_zigzag/zigzag_mod/FE_DBTC3_n42/Y (INV_X4M_A12TL)
   1.10   12.10 ^ fdct_zigzag/zigzag_mod/U797/Y (INV_X7P5M_A12TL)
   0.15   12.25 v qnr/U10/Y (INV_X1P4B_A12TL)
   0.10   12.35 ^ qnr/U74/Y (NAND2_X1B_A12TL)
   0.14   12.49 v qnr/U6/Y (INV_X1B_A12TL)
   0.12   12.60 ^ qnr/U3/Y (AOI32_X1M_A12TL)
   0.10   12.70 v qnr/U17/Y (OAI31_X1M_A12TL)
   0.00   12.70 v qnr/qnt_cnt_reg_5_/D (DFFQ_X1M_A12TL)
          12.70   data arrival time

   7.00    7.00   clock clk (rise edge)
   0.00    7.00   clock network delay (ideal)
   0.00    7.00   clock reconvergence pessimism
           7.00 ^ qnr/qnt_cnt_reg_5_/CK (DFFQ_X1M_A12TL)
  -0.05    6.95   library setup time
           6.95   data required time
---------------------------------------------------------
           6.95   data required time
         -12.70   data arrival time
---------------------------------------------------------
          -5.75   slack (VIOLATED)


tns -8429.60
wns -5.75
Resized 35888 instances.
After resizing
Startpoint: fdct_zigzag/dct_mod/ddgo_reg
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/result_reg_17_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag/dct_mod/ddgo_reg/CK (EDFFQ_X3M_A12TL)
   7.32    7.32 ^ fdct_zigzag/dct_mod/ddgo_reg/Q (EDFFQ_X3M_A12TL)
   1.69    9.01 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U519/Y (NOR2_X2B_A12TL)
   0.34    9.34 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U534/Y (NAND2_X1P4M_A12TL)
   0.10    9.45 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U535/Y (OAI21_X2M_A12TL)
   0.10    9.55 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U537/Y (AOI21_X0P7M_A12TL)
   0.07    9.61 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U538/Y (OAI21_X1P4M_A12TL)
   0.08    9.70 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U539/Y (AOI21_X4M_A12TL)
   0.07    9.76 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U570/Y (OAI21_X1M_A12TL)
   0.09    9.85 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/U90/Y (XNOR2_X0P5M_A12TL)
   0.00    9.85 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/result_reg_17_/D (EDFFQ_X1M_A12TL)
           9.85   data arrival time

   7.00    7.00   clock clk (rise edge)
   0.00    7.00   clock network delay (ideal)
   0.00    7.00   clock reconvergence pessimism
           7.00 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_0/macu/result_reg_17_/CK (EDFFQ_X1M_A12TL)
  -0.12    6.88   library setup time
           6.88   data required time
---------------------------------------------------------
           6.88   data required time
          -9.85   data arrival time
---------------------------------------------------------
          -2.97   slack (VIOLATED)


tns -3887.54
wns -2.97
Inserted 20 buffers in 20 nets.
After buffering
Startpoint: fdct_zigzag/dct_mod/ddin_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/mult_res_reg_16_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ fdct_zigzag/dct_mod/ddin_reg_7_/CK (EDFFQ_X3M_A12TL)
   0.14    0.14 ^ fdct_zigzag/dct_mod/ddin_reg_7_/Q (EDFFQ_X3M_A12TL)
   0.43    0.58 ^ buffer546/Y (BUF_X9M_A12TL)
   0.46    1.04 ^ buffer659/Y (BUF_X9M_A12TL)
   0.13    1.17 ^ buffer701/Y (BUF_X9M_A12TL)
   0.05    1.22 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/U323/Y (XNOR2_X3M_A12TL)
   0.08    1.31 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/U259/Y (OAI22_X3M_A12TL)
   0.06    1.36 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/U16/Y (INV_X0P5B_A12TL)
   0.06    1.42 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/U55/Y (NOR2_X0P5M_A12TL)
   0.20    1.62 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/U159/CO (ADDFH_X1P4M_A12TL)
   0.15    1.76 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/U310/CO (ADDFH_X2M_A12TL)
   0.07    1.84 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/U308/Y (NOR2_X1P4A_A12TL)
   0.08    1.92 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/U283/Y (NOR2_X2B_A12TL)
   0.09    2.01 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/U281/Y (AOI21_X1P4M_A12TL)
   0.06    2.07 v fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/U196/Y (OAI21_X4M_A12TL)
   0.09    2.15 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/U287/Y (AOI21_X1M_A12TL)
   0.07    2.23 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/U47/Y (XOR2_X1P4M_A12TL)
   0.00    2.23 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/mult_res_reg_16_/D (EDFFQ_X1M_A12TL)
           2.23   data arrival time

   7.00    7.00   clock clk (rise edge)
   0.00    7.00   clock network delay (ideal)
   0.00    7.00   clock reconvergence pessimism
           7.00 ^ fdct_zigzag/dct_mod/dct_block_4/dct_unit_2/macu/mult_res_reg_16_/CK (EDFFQ_X1M_A12TL)
  -0.10    6.90   library setup time
           6.90   data required time
---------------------------------------------------------
           6.90   data required time
          -2.23   data arrival time
---------------------------------------------------------
           4.68   slack (MET)


tns -0.01
wns 0.00
max_transition

Pin                                    Limit   Trans   Slack
------------------------------------------------------------
fdct_zigzag/dct_mod/dct_block_7/dct_unit_0/macu/mult_res_reg_13_/E    1.77    2.93   -1.16 (VIOLATED)

