library ieee;
use ieee.std_logic_1164.all;

entity cla2 is
	port
	(
		x : in std_logic_vector(1 downto 0),
		y : in std_logic_vector(1 downto 0),
		cin : in std_logic,
		s : out std_logic_vector(1 downto 0),
		cout : out std_logic,
		bp : out std_logic,
		bg : out std_logic
	);
end cla2;

architecture arch of cla2 is
begin
	process(x,y,cin)
	
	variable zero_to_one : std_logic;
	variable bp,bg : std_logic;
	
	begin
		bg = x(0) and y(0);
		bp = cin and (x(0) or y(0));
		
		zero_to_one = bg or bp;
		
		s(0) <= x(0) xor y(0) xor cin;
		
		s(1) <= x(1) xor y(1) xor zero_to_one;
		
