Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Jul 11 20:23:34 2024
| Host         : DESKTOP-1H1RL0L running 64-bit major release  (build 9200)
| Command      : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
| Design       : design_1_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+-------+-------+------------+-----------+-------+
|          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
+----------------------------+-------+-------+------------+-----------+-------+
| CLB LUTs                   | 41523 |     0 |          0 |    230400 | 18.02 |
|   LUT as Logic             | 36331 |     0 |          0 |    230400 | 15.77 |
|   LUT as Memory            |  5192 |     0 |          0 |    101760 |  5.10 |
|     LUT as Distributed RAM |  4580 |     0 |            |           |       |
|     LUT as Shift Register  |   612 |     0 |            |           |       |
| CLB Registers              | 22606 |     0 |          0 |    460800 |  4.91 |
|   Register as Flip Flop    | 22573 |     0 |          0 |    460800 |  4.90 |
|   Register as Latch        |    33 |     0 |          0 |    460800 | <0.01 |
| CARRY8                     |   589 |     0 |          0 |     28800 |  2.05 |
| F7 Muxes                   |  3668 |     0 |          0 |    115200 |  3.18 |
| F8 Muxes                   |  1327 |     0 |          0 |     57600 |  2.30 |
| F9 Muxes                   |   528 |     0 |          0 |     28800 |  1.83 |
+----------------------------+-------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 720   |          Yes |           - |          Set |
| 6874  |          Yes |           - |        Reset |
| 105   |          Yes |         Set |            - |
| 14907 |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+-------+-------+------------+-----------+-------+
|                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+-------+-------+------------+-----------+-------+
| CLB                                        |  8033 |     0 |          0 |     28800 | 27.89 |
|   CLBL                                     |  4340 |     0 |            |           |       |
|   CLBM                                     |  3693 |     0 |            |           |       |
| LUT as Logic                               | 36331 |     0 |          0 |    230400 | 15.77 |
|   using O5 output only                     |   318 |       |            |           |       |
|   using O6 output only                     | 29410 |       |            |           |       |
|   using O5 and O6                          |  6603 |       |            |           |       |
| LUT as Memory                              |  5192 |     0 |          0 |    101760 |  5.10 |
|   LUT as Distributed RAM                   |  4580 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |  4560 |       |            |           |       |
|     using O5 and O6                        |    20 |       |            |           |       |
|   LUT as Shift Register                    |   612 |     0 |            |           |       |
|     using O5 output only                   |     0 |       |            |           |       |
|     using O6 output only                   |   260 |       |            |           |       |
|     using O5 and O6                        |   352 |       |            |           |       |
| CLB Registers                              | 22606 |     0 |          0 |    460800 |  4.91 |
|   Register driven from within the CLB      | 10332 |       |            |           |       |
|   Register driven from outside the CLB     | 12274 |       |            |           |       |
|     LUT in front of the register is unused |  6746 |       |            |           |       |
|     LUT in front of the register is used   |  5528 |       |            |           |       |
| Unique Control Sets                        |  1279 |       |          0 |     57600 |  2.22 |
+--------------------------------------------+-------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |   58 |     0 |          0 |       312 | 18.59 |
|   RAMB36/FIFO*    |   57 |     0 |          0 |       312 | 18.27 |
|     RAMB36E2 only |   57 |       |            |           |       |
|   RAMB18          |    2 |     0 |          0 |       624 |  0.32 |
|     RAMB18E2 only |    2 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1728 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    2 |     2 |          0 |       360 |  0.56 |
| HPIOB_M          |    1 |     1 |          0 |       144 |  0.69 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    0 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    1 |     1 |          0 |       144 |  0.69 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    8 |     0 |          0 |       544 |  1.47 |
|   BUFGCE             |    7 |     0 |          0 |       208 |  3.37 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
|   BUFG_PS            |    1 |     0 |          0 |        96 |  1.04 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+-------+---------------------+
| Ref Name |  Used | Functional Category |
+----------+-------+---------------------+
| LUT6     | 19219 |                 CLB |
| FDRE     | 14907 |            Register |
| LUT5     |  9061 |                 CLB |
| FDCE     |  6841 |            Register |
| LUT3     |  5510 |                 CLB |
| LUT4     |  5316 |                 CLB |
| RAMS64E1 |  4224 |                 CLB |
| MUXF7    |  3668 |                 CLB |
| LUT2     |  3566 |                 CLB |
| MUXF8    |  1327 |                 CLB |
| FDPE     |   720 |            Register |
| CARRY8   |   589 |                 CLB |
| MUXF9    |   528 |                 CLB |
| SRL16E   |   497 |                 CLB |
| SRLC32E  |   463 |                 CLB |
| RAMS64E  |   336 |                 CLB |
| LUT1     |   262 |                 CLB |
| FDSE     |   105 |            Register |
| RAMB36E2 |    57 |            BLOCKRAM |
| RAMD32   |    36 |                 CLB |
| LDCE     |    33 |            Register |
| BUFGCE   |     7 |               Clock |
| SRLC16E  |     4 |                 CLB |
| RAMS32   |     4 |                 CLB |
| RAMB18E2 |     2 |            BLOCKRAM |
| PS8      |     1 |            Advanced |
| OBUF     |     1 |                 I/O |
| INBUF    |     1 |                 I/O |
| IBUFCTRL |     1 |              Others |
| BUFG_PS  |     1 |               Clock |
| BSCANE2  |     1 |       Configuration |
+----------+-------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------+------+
| Ref Name | Used |
+----------+------+
| dbg_hub  |    1 |
+----------+------+


