// Seed: 1677353044
module module_0 (
    input logic id_0,
    input logic id_1,
    input id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input id_6,
    input id_7,
    output id_8,
    input logic id_9,
    output id_10,
    inout id_11,
    output id_12
);
  logic id_13;
  assign id_11 = 1;
  defparam id_14.id_15 = id_5;
endmodule
module module_1 ();
  assign id_8 = 1;
  always @(posedge id_2) begin
    id_11 = id_9;
  end
endmodule
