INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Lab_CN2/Lab1_3/Lab1_3.srcs/sources_1/new/banda.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registru
INFO: [VRFC 10-311] analyzing module registru2
INFO: [VRFC 10-311] analyzing module registru3
INFO: [VRFC 10-311] analyzing module banda
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Xilinx/Lab_CN2/Lab1_3/Lab1_3.srcs/sim_1/new/sim_banda.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_banda
