In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//libitm.a_gcc_-O1:

aatree.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM12aa_node_base4skewEv>:
   0:	ldr	w1, [x0, #16]
   4:	cbz	w1, 18 <_ZN3GTM12aa_node_base4skewEv+0x18>
   8:	ldr	x2, [x0]
   c:	ldr	w3, [x2, #16]
  10:	cmp	w1, w3
  14:	b.eq	1c <_ZN3GTM12aa_node_base4skewEv+0x1c>  // b.none
  18:	ret
  1c:	ldr	x1, [x2, #8]
  20:	str	x1, [x0]
  24:	str	x0, [x2, #8]
  28:	mov	x0, x2
  2c:	b	18 <_ZN3GTM12aa_node_base4skewEv+0x18>

0000000000000030 <_ZN3GTM12aa_node_base5splitEv>:
  30:	ldr	w1, [x0, #16]
  34:	cbz	w1, 4c <_ZN3GTM12aa_node_base5splitEv+0x1c>
  38:	ldr	x2, [x0, #8]
  3c:	ldr	x3, [x2, #8]
  40:	ldr	w3, [x3, #16]
  44:	cmp	w1, w3
  48:	b.eq	50 <_ZN3GTM12aa_node_base5splitEv+0x20>  // b.none
  4c:	ret
  50:	ldr	x1, [x2]
  54:	str	x1, [x0, #8]
  58:	str	x0, [x2]
  5c:	ldr	w0, [x2, #16]
  60:	add	w0, w0, #0x1
  64:	str	w0, [x2, #16]
  68:	mov	x0, x2
  6c:	b	4c <_ZN3GTM12aa_node_base5splitEv+0x1c>

0000000000000070 <_ZN3GTM12aa_node_base14decrease_levelEv>:
  70:	ldr	x3, [x0, #8]
  74:	ldr	x1, [x0]
  78:	ldr	w1, [x1, #16]
  7c:	ldr	w2, [x3, #16]
  80:	add	w4, w2, #0x1
  84:	cmp	w1, w2
  88:	csinc	w1, w4, w1, cs  // cs = hs, nlast
  8c:	ldr	w4, [x0, #16]
  90:	cmp	w4, w1
  94:	b.ls	a8 <_ZN3GTM12aa_node_base14decrease_levelEv+0x38>  // b.plast
  98:	str	w1, [x0, #16]
  9c:	cmp	w1, w2
  a0:	b.cs	a8 <_ZN3GTM12aa_node_base14decrease_levelEv+0x38>  // b.hs, b.nlast
  a4:	str	w1, [x3, #16]
  a8:	ret

00000000000000ac <_GLOBAL__sub_I__ZN3GTM12aa_node_base5s_nilE>:
  ac:	adrp	x1, 0 <_ZN3GTM12aa_node_base4skewEv>
  b0:	add	x0, x1, #0x0
  b4:	str	x0, [x1]
  b8:	str	x0, [x0, #8]
  bc:	str	wzr, [x0, #16]
  c0:	ret

Disassembly of section .text._ZN3GTM11aa_tree_keyImEC2Ev:

0000000000000000 <_ZN3GTM11aa_tree_keyImEC1Ev>:
   0:	str	xzr, [x0]
   4:	ret

Disassembly of section .text._ZNK3GTM11aa_tree_keyImE4findEm:

0000000000000000 <_ZNK3GTM11aa_tree_keyImE4findEm>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, 30 <_ZNK3GTM11aa_tree_keyImE4findEm+0x30>
   8:	adrp	x3, 0 <_ZNK3GTM11aa_tree_keyImE4findEm>
   c:	add	x3, x3, #0x0
  10:	ldr	x2, [x0, #24]
  14:	cmp	x2, x1
  18:	b.eq	30 <_ZNK3GTM11aa_tree_keyImE4findEm+0x30>  // b.none
  1c:	cset	x2, cc  // cc = lo, ul, last
  20:	ldr	x0, [x0, x2, lsl #3]
  24:	cmp	x0, x3
  28:	b.ne	10 <_ZNK3GTM11aa_tree_keyImE4findEm+0x10>  // b.any
  2c:	mov	x0, #0x0                   	// #0
  30:	ret

Disassembly of section .text._ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_:

0000000000000000 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x2, [x1, #24]
  14:	ldr	x0, [x0, #24]
  18:	cmp	x2, x0
  1c:	mov	x20, #0x8                   	// #8
  20:	csel	x20, x20, xzr, hi  // hi = pmore
  24:	ldr	x0, [x19, x20]
  28:	adrp	x2, 0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
  2c:	add	x2, x2, #0x0
  30:	cmp	x0, x2
  34:	b.eq	40 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_+0x40>  // b.none
  38:	bl	0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
  3c:	mov	x1, x0
  40:	str	x1, [x19, x20]
  44:	mov	x0, x19
  48:	bl	0 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_>
  4c:	bl	30 <_ZN3GTM11aa_tree_keyImE8insert_1EPNS_11aa_node_keyImEES4_+0x30>
  50:	ldp	x19, x20, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	ret

Disassembly of section .text._ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE:

0000000000000000 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	cbz	x0, 2c <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE+0x2c>
  18:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
  1c:	str	x0, [x19]
  20:	ldr	x19, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	ret
  2c:	str	x1, [x19]
  30:	b	20 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE+0x20>

Disassembly of section .text._ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_:

0000000000000000 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #24]
  14:	cmp	x0, x1
  18:	b.ne	98 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x98>  // b.any
  1c:	str	x21, [sp, #32]
  20:	ldr	x0, [x19]
  24:	ldr	x20, [x19, #8]
  28:	cbz	x2, 30 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x30>
  2c:	str	x19, [x2]
  30:	mov	w21, #0x1                   	// #1
  34:	adrp	x1, 0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  38:	add	x1, x1, #0x0
  3c:	cmp	x0, x1
  40:	b.eq	84 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x84>  // b.none
  44:	mov	x1, x0
  48:	sxtw	x3, w21
  4c:	adrp	x2, 0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  50:	add	x2, x2, #0x0
  54:	mov	x19, x1
  58:	ldr	x1, [x1, x3, lsl #3]
  5c:	cmp	x1, x2
  60:	b.ne	54 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x54>  // b.any
  64:	mov	x2, #0x0                   	// #0
  68:	ldr	x1, [x19, #24]
  6c:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  70:	eor	w21, w21, #0x1
  74:	sxtw	x21, w21
  78:	str	x0, [x19, x21, lsl #3]
  7c:	ldr	x21, [sp, #32]
  80:	b	ac <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xac>
  84:	cmp	x20, x1
  88:	b.eq	104 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x104>  // b.none
  8c:	mov	x0, x20
  90:	mov	w21, #0x0                   	// #0
  94:	b	44 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x44>
  98:	mov	x20, #0x8                   	// #8
  9c:	csel	x20, x20, xzr, cc  // cc = lo, ul, last
  a0:	ldr	x0, [x19, x20]
  a4:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  a8:	str	x0, [x19, x20]
  ac:	mov	x0, x19
  b0:	bl	70 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x70>
  b4:	mov	x0, x19
  b8:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  bc:	mov	x19, x0
  c0:	ldr	x0, [x0, #8]
  c4:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  c8:	mov	x20, x0
  cc:	str	x0, [x19, #8]
  d0:	ldr	x0, [x0, #8]
  d4:	bl	0 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_>
  d8:	str	x0, [x20, #8]
  dc:	mov	x0, x19
  e0:	bl	30 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x30>
  e4:	mov	x20, x0
  e8:	ldr	x0, [x0, #8]
  ec:	bl	30 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0x30>
  f0:	str	x0, [x20, #8]
  f4:	mov	x0, x20
  f8:	ldp	x19, x20, [sp, #16]
  fc:	ldp	x29, x30, [sp], #48
 100:	ret
 104:	ldr	x21, [sp, #32]
 108:	b	f4 <_ZN3GTM11aa_tree_keyImE7erase_1EPNS_11aa_node_keyImEEmPS4_+0xf4>

Disassembly of section .text._ZN3GTM11aa_tree_keyImE5eraseEm:

0000000000000000 <_ZN3GTM11aa_tree_keyImE5eraseEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	cbz	x0, 3c <_ZN3GTM11aa_tree_keyImE5eraseEm+0x3c>
  18:	str	xzr, [sp, #40]
  1c:	add	x2, sp, #0x28
  20:	bl	0 <_ZN3GTM11aa_tree_keyImE5eraseEm>
  24:	adrp	x1, 0 <_ZN3GTM11aa_tree_keyImE5eraseEm>
  28:	add	x1, x1, #0x0
  2c:	cmp	x0, x1
  30:	csel	x0, x0, xzr, ne  // ne = any
  34:	str	x0, [x19]
  38:	ldr	x0, [sp, #40]
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #48
  44:	ret

alloc.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>:
   0:	cmp	x2, #0x0
   4:	ldrb	w3, [x1, #24]
   8:	cset	w2, ne  // ne = any
   c:	cmp	w3, w2
  10:	b.eq	18 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv+0x18>  // b.none
  14:	ret
  18:	stp	x29, x30, [sp, #-16]!
  1c:	mov	x29, sp
  20:	ldr	x2, [x1, #8]
  24:	cbz	x2, 38 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv+0x38>
  28:	ldr	x1, [x1, #16]
  2c:	blr	x2
  30:	ldp	x29, x30, [sp], #16
  34:	ret
  38:	ldr	x1, [x1]
  3c:	blr	x1
  40:	b	30 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv+0x30>

0000000000000044 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv>:
  44:	stp	x29, x30, [sp, #-48]!
  48:	mov	x29, sp
  4c:	stp	x19, x20, [sp, #16]
  50:	stp	x21, x22, [sp, #32]
  54:	mov	x21, x0
  58:	mov	x19, x1
  5c:	ldrb	w1, [x2, #8]
  60:	cbz	w1, 94 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0x50>
  64:	ldrb	w0, [x19, #24]
  68:	cbz	w0, e0 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0x9c>
  6c:	ldr	x2, [x19, #8]
  70:	cbz	x2, 84 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0x40>
  74:	ldr	x1, [x19, #16]
  78:	mov	x0, x21
  7c:	blr	x2
  80:	b	e0 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0x9c>
  84:	ldr	x1, [x19]
  88:	mov	x0, x21
  8c:	blr	x1
  90:	b	e0 <_ZN3GTML20commit_allocations_2EmPNS_16gtm_alloc_actionEPv+0x9c>
  94:	ldr	x22, [x2]
  98:	mov	w1, #0x0                   	// #0
  9c:	mov	x0, #0x40                  	// #64
  a0:	bl	0 <_ZN3GTM7xmallocEmb>
  a4:	mov	x20, x0
  a8:	adrp	x0, 0 <_ZN3GTM12aa_node_base5s_nilE>
  ac:	add	x0, x0, #0x0
  b0:	str	x0, [x20]
  b4:	str	x0, [x20, #8]
  b8:	mov	w0, #0x1                   	// #1
  bc:	str	w0, [x20, #16]
  c0:	str	x21, [x20, #24]
  c4:	mov	x1, x20
  c8:	mov	x0, x22
  cc:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
  d0:	ldp	x0, x1, [x19]
  d4:	stp	x0, x1, [x20, #32]
  d8:	ldp	x0, x1, [x19, #16]
  dc:	stp	x0, x1, [x20, #48]
  e0:	ldp	x19, x20, [sp, #16]
  e4:	ldp	x21, x22, [sp, #32]
  e8:	ldp	x29, x30, [sp], #48
  ec:	ret

00000000000000f0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>:
  f0:	stp	x29, x30, [sp, #-64]!
  f4:	mov	x29, sp
  f8:	stp	x19, x20, [sp, #16]
  fc:	stp	x21, x22, [sp, #32]
 100:	str	x23, [sp, #48]
 104:	mov	x21, x0
 108:	mov	x22, x1
 10c:	mov	x20, x2
 110:	mov	w1, #0x0                   	// #0
 114:	mov	x0, #0x40                  	// #64
 118:	bl	0 <_ZN3GTM7xmallocEmb>
 11c:	mov	x19, x0
 120:	adrp	x3, 0 <_ZN3GTM12aa_node_base5s_nilE>
 124:	add	x3, x3, #0x0
 128:	str	x3, [x0]
 12c:	str	x3, [x0, #8]
 130:	mov	w23, #0x1                   	// #1
 134:	str	w23, [x0, #16]
 138:	str	x22, [x0, #24]
 13c:	mov	x1, x0
 140:	add	x0, x21, #0xf0
 144:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
 148:	str	x20, [x19, #32]
 14c:	str	xzr, [x19, #40]
 150:	strb	w23, [x19, #56]
 154:	ldp	x19, x20, [sp, #16]
 158:	ldp	x21, x22, [sp, #32]
 15c:	ldr	x23, [sp, #48]
 160:	ldp	x29, x30, [sp], #64
 164:	ret

0000000000000168 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>:
 168:	stp	x29, x30, [sp, #-48]!
 16c:	mov	x29, sp
 170:	stp	x19, x20, [sp, #16]
 174:	stp	x21, x22, [sp, #32]
 178:	mov	x21, x0
 17c:	mov	x22, x1
 180:	mov	x20, x2
 184:	mov	w1, #0x0                   	// #0
 188:	mov	x0, #0x40                  	// #64
 18c:	bl	0 <_ZN3GTM7xmallocEmb>
 190:	mov	x19, x0
 194:	adrp	x3, 0 <_ZN3GTM12aa_node_base5s_nilE>
 198:	add	x3, x3, #0x0
 19c:	str	x3, [x0]
 1a0:	str	x3, [x0, #8]
 1a4:	mov	w0, #0x1                   	// #1
 1a8:	str	w0, [x19, #16]
 1ac:	str	x22, [x19, #24]
 1b0:	mov	x1, x19
 1b4:	add	x0, x21, #0xf0
 1b8:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
 1bc:	str	x20, [x19, #32]
 1c0:	str	xzr, [x19, #40]
 1c4:	strb	wzr, [x19, #56]
 1c8:	ldp	x19, x20, [sp, #16]
 1cc:	ldp	x21, x22, [sp, #32]
 1d0:	ldp	x29, x30, [sp], #48
 1d4:	ret

00000000000001d8 <_ZN3GTM10gtm_thread17forget_allocationEPvmPFvS1_mE>:
 1d8:	stp	x29, x30, [sp, #-64]!
 1dc:	mov	x29, sp
 1e0:	stp	x19, x20, [sp, #16]
 1e4:	stp	x21, x22, [sp, #32]
 1e8:	str	x23, [sp, #48]
 1ec:	mov	x22, x0
 1f0:	mov	x23, x1
 1f4:	mov	x20, x2
 1f8:	mov	x21, x3
 1fc:	mov	w1, #0x0                   	// #0
 200:	mov	x0, #0x40                  	// #64
 204:	bl	0 <_ZN3GTM7xmallocEmb>
 208:	mov	x19, x0
 20c:	adrp	x4, 0 <_ZN3GTM12aa_node_base5s_nilE>
 210:	add	x4, x4, #0x0
 214:	str	x4, [x0]
 218:	str	x4, [x0, #8]
 21c:	mov	w0, #0x1                   	// #1
 220:	str	w0, [x19, #16]
 224:	str	x23, [x19, #24]
 228:	mov	x1, x19
 22c:	add	x0, x22, #0xf0
 230:	bl	0 <_ZN3GTM11aa_tree_keyImE6insertEPNS_11aa_node_keyImEE>
 234:	str	xzr, [x19, #32]
 238:	str	x21, [x19, #40]
 23c:	str	x20, [x19, #48]
 240:	strb	wzr, [x19, #56]
 244:	ldp	x19, x20, [sp, #16]
 248:	ldp	x21, x22, [sp, #32]
 24c:	ldr	x23, [sp, #48]
 250:	ldp	x29, x30, [sp], #64
 254:	ret

0000000000000258 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>:
 258:	stp	x29, x30, [sp, #-48]!
 25c:	mov	x29, sp
 260:	str	x19, [sp, #16]
 264:	mov	x19, x0
 268:	and	w1, w1, #0xff
 26c:	cbz	x2, 2ac <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x54>
 270:	str	x2, [sp, #32]
 274:	strb	w1, [sp, #40]
 278:	ldr	x0, [x0, #240]
 27c:	cbz	x0, 290 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x38>
 280:	add	x2, sp, #0x20
 284:	adrp	x1, 0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 288:	add	x1, x1, #0x0
 28c:	bl	0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 290:	ldr	x0, [x19, #240]
 294:	cbz	x0, 2a0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x48>
 298:	str	xzr, [x19, #240]
 29c:	bl	0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 2a0:	ldr	x19, [sp, #16]
 2a4:	ldp	x29, x30, [sp], #48
 2a8:	ret
 2ac:	ldr	x0, [x0, #240]
 2b0:	cbz	x0, 2a0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x48>
 2b4:	and	x2, x1, #0xff
 2b8:	adrp	x1, 0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 2bc:	add	x1, x1, #0x0
 2c0:	bl	0 <_ZN3GTML20commit_allocations_1EmPNS_16gtm_alloc_actionEPv>
 2c4:	b	290 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE+0x38>

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN3GTM12aa_node_base5s_nilE>
  14:	add	x0, x0, #0x0
  18:	cmp	x19, x0
  1c:	b.eq	5c <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_+0x5c>  // b.none
  20:	str	x21, [sp, #32]
  24:	mov	x20, x1
  28:	mov	x21, x2
  2c:	add	x1, x19, #0x20
  30:	ldr	x0, [x19, #24]
  34:	blr	x20
  38:	mov	x2, x21
  3c:	mov	x1, x20
  40:	ldr	x0, [x19]
  44:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_>
  48:	mov	x2, x21
  4c:	mov	x1, x20
  50:	ldr	x0, [x19, #8]
  54:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE10traverse_1EPNS_7aa_nodeImS1_EEPFvmPS1_PvES7_>
  58:	ldr	x21, [sp, #32]
  5c:	ldp	x19, x20, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN3GTM12aa_node_base5s_nilE>
  14:	add	x0, x0, #0x0
  18:	cmp	x19, x0
  1c:	b.eq	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE+0x38>  // b.none
  20:	ldr	x0, [x19]
  24:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  28:	ldr	x0, [x19, #8]
  2c:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  30:	mov	x0, x19
  34:	bl	0 <free>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

alloc_c.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ITM_malloc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	bl	0 <malloc>
  10:	mov	x19, x0
  14:	cbz	x0, 38 <_ITM_malloc+0x38>
  18:	adrp	x2, 0 <free>
  1c:	add	x2, x2, #0x0
  20:	mov	x1, x0
  24:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  28:	ldr	x0, [x0]
  2c:	mrs	x3, tpidr_el0
  30:	ldr	x0, [x3, x0]
  34:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  38:	mov	x0, x19
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

0000000000000048 <_ITM_calloc>:
  48:	stp	x29, x30, [sp, #-32]!
  4c:	mov	x29, sp
  50:	str	x19, [sp, #16]
  54:	bl	0 <calloc>
  58:	mov	x19, x0
  5c:	cbz	x0, 80 <_ITM_calloc+0x38>
  60:	adrp	x2, 0 <free>
  64:	add	x2, x2, #0x0
  68:	mov	x1, x0
  6c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  70:	ldr	x0, [x0]
  74:	mrs	x3, tpidr_el0
  78:	ldr	x0, [x3, x0]
  7c:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  80:	mov	x0, x19
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #32
  8c:	ret

0000000000000090 <_ITM_free>:
  90:	cbz	x0, c4 <_ITM_free+0x34>
  94:	stp	x29, x30, [sp, #-16]!
  98:	mov	x29, sp
  9c:	mov	x1, x0
  a0:	adrp	x2, 0 <free>
  a4:	add	x2, x2, #0x0
  a8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  ac:	ldr	x0, [x0]
  b0:	mrs	x3, tpidr_el0
  b4:	ldr	x0, [x3, x0]
  b8:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
  bc:	ldp	x29, x30, [sp], #16
  c0:	ret
  c4:	ret

00000000000000c8 <_ITM_dropReferences>:
  c8:	stp	x29, x30, [sp, #-16]!
  cc:	mov	x29, sp
  d0:	adrp	x0, 0 <_ITM_malloc>
  d4:	add	x0, x0, #0x0
  d8:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>

alloc_cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <del_opnt>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	x1, #0x0                   	// #0
   c:	bl	0 <_ZdlPvRKSt9nothrow_t>
  10:	ldp	x29, x30, [sp], #16
  14:	ret

0000000000000018 <del_opvnt>:
  18:	stp	x29, x30, [sp, #-16]!
  1c:	mov	x29, sp
  20:	mov	x1, #0x0                   	// #0
  24:	bl	0 <_ZdaPvRKSt9nothrow_t>
  28:	ldp	x29, x30, [sp], #16
  2c:	ret

0000000000000030 <delsz_opnt>:
  30:	stp	x29, x30, [sp, #-16]!
  34:	mov	x29, sp
  38:	mov	x2, #0x0                   	// #0
  3c:	bl	0 <_ZdlPvmRKSt9nothrow_t>
  40:	ldp	x29, x30, [sp], #16
  44:	ret

0000000000000048 <_ZGTtnwm>:
  48:	stp	x29, x30, [sp, #-32]!
  4c:	mov	x29, sp
  50:	str	x19, [sp, #16]
  54:	bl	0 <_Znwm>
  58:	mov	x19, x0
  5c:	cbz	x0, 80 <_ZGTtnwm+0x38>
  60:	adrp	x0, 0 <del_opnt>
  64:	ldr	x2, [x0]
  68:	mov	x1, x19
  6c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  70:	ldr	x0, [x0]
  74:	mrs	x3, tpidr_el0
  78:	ldr	x0, [x3, x0]
  7c:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  80:	mov	x0, x19
  84:	ldr	x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #32
  8c:	ret

0000000000000090 <_ZGTtnwmRKSt9nothrow_t>:
  90:	stp	x29, x30, [sp, #-32]!
  94:	mov	x29, sp
  98:	str	x19, [sp, #16]
  9c:	bl	0 <_ZnwmRKSt9nothrow_t>
  a0:	mov	x19, x0
  a4:	cbz	x0, c8 <_ZGTtnwmRKSt9nothrow_t+0x38>
  a8:	adrp	x2, 0 <del_opnt>
  ac:	add	x2, x2, #0x0
  b0:	mov	x1, x0
  b4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  b8:	ldr	x0, [x0]
  bc:	mrs	x3, tpidr_el0
  c0:	ldr	x0, [x3, x0]
  c4:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  c8:	mov	x0, x19
  cc:	ldr	x19, [sp, #16]
  d0:	ldp	x29, x30, [sp], #32
  d4:	ret

00000000000000d8 <_ZGTtnam>:
  d8:	stp	x29, x30, [sp, #-32]!
  dc:	mov	x29, sp
  e0:	str	x19, [sp, #16]
  e4:	bl	0 <_Znam>
  e8:	mov	x19, x0
  ec:	cbz	x0, 110 <_ZGTtnam+0x38>
  f0:	adrp	x0, 0 <del_opnt>
  f4:	ldr	x2, [x0]
  f8:	mov	x1, x19
  fc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 100:	ldr	x0, [x0]
 104:	mrs	x3, tpidr_el0
 108:	ldr	x0, [x3, x0]
 10c:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
 110:	mov	x0, x19
 114:	ldr	x19, [sp, #16]
 118:	ldp	x29, x30, [sp], #32
 11c:	ret

0000000000000120 <_ZGTtnamRKSt9nothrow_t>:
 120:	stp	x29, x30, [sp, #-32]!
 124:	mov	x29, sp
 128:	str	x19, [sp, #16]
 12c:	bl	0 <_ZnamRKSt9nothrow_t>
 130:	mov	x19, x0
 134:	cbz	x0, 158 <_ZGTtnamRKSt9nothrow_t+0x38>
 138:	adrp	x2, 0 <del_opnt>
 13c:	add	x2, x2, #0x0
 140:	mov	x1, x0
 144:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 148:	ldr	x0, [x0]
 14c:	mrs	x3, tpidr_el0
 150:	ldr	x0, [x3, x0]
 154:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
 158:	mov	x0, x19
 15c:	ldr	x19, [sp, #16]
 160:	ldp	x29, x30, [sp], #32
 164:	ret

0000000000000168 <_ZGTtdlPv>:
 168:	cbz	x0, 19c <_ZGTtdlPv+0x34>
 16c:	stp	x29, x30, [sp, #-16]!
 170:	mov	x29, sp
 174:	mov	x1, x0
 178:	adrp	x0, 0 <del_opnt>
 17c:	ldr	x2, [x0]
 180:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 184:	ldr	x0, [x0]
 188:	mrs	x3, tpidr_el0
 18c:	ldr	x0, [x3, x0]
 190:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 194:	ldp	x29, x30, [sp], #16
 198:	ret
 19c:	ret

00000000000001a0 <_ZGTtdlPvRKSt9nothrow_t>:
 1a0:	cbz	x0, 1d4 <_ZGTtdlPvRKSt9nothrow_t+0x34>
 1a4:	stp	x29, x30, [sp, #-16]!
 1a8:	mov	x29, sp
 1ac:	mov	x1, x0
 1b0:	adrp	x2, 0 <del_opnt>
 1b4:	add	x2, x2, #0x0
 1b8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 1bc:	ldr	x0, [x0]
 1c0:	mrs	x3, tpidr_el0
 1c4:	ldr	x0, [x3, x0]
 1c8:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 1cc:	ldp	x29, x30, [sp], #16
 1d0:	ret
 1d4:	ret

00000000000001d8 <_ZGTtdaPv>:
 1d8:	cbz	x0, 20c <_ZGTtdaPv+0x34>
 1dc:	stp	x29, x30, [sp, #-16]!
 1e0:	mov	x29, sp
 1e4:	mov	x1, x0
 1e8:	adrp	x0, 0 <del_opnt>
 1ec:	ldr	x2, [x0]
 1f0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 1f4:	ldr	x0, [x0]
 1f8:	mrs	x3, tpidr_el0
 1fc:	ldr	x0, [x3, x0]
 200:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 204:	ldp	x29, x30, [sp], #16
 208:	ret
 20c:	ret

0000000000000210 <_ZGTtdaPvRKSt9nothrow_t>:
 210:	cbz	x0, 244 <_ZGTtdaPvRKSt9nothrow_t+0x34>
 214:	stp	x29, x30, [sp, #-16]!
 218:	mov	x29, sp
 21c:	mov	x1, x0
 220:	adrp	x2, 0 <del_opnt>
 224:	add	x2, x2, #0x0
 228:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 22c:	ldr	x0, [x0]
 230:	mrs	x3, tpidr_el0
 234:	ldr	x0, [x3, x0]
 238:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
 23c:	ldp	x29, x30, [sp], #16
 240:	ret
 244:	ret

0000000000000248 <_ZGTtdlPvm>:
 248:	cbz	x0, 280 <_ZGTtdlPvm+0x38>
 24c:	stp	x29, x30, [sp, #-16]!
 250:	mov	x29, sp
 254:	mov	x2, x1
 258:	adrp	x1, 0 <del_opnt>
 25c:	ldr	x3, [x1]
 260:	mov	x1, x0
 264:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 268:	ldr	x0, [x0]
 26c:	mrs	x4, tpidr_el0
 270:	ldr	x0, [x4, x0]
 274:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvmPFvS1_mE>
 278:	ldp	x29, x30, [sp], #16
 27c:	ret
 280:	ret

0000000000000284 <_ZGTtdlPvmRKSt9nothrow_t>:
 284:	cbz	x0, 2bc <_ZGTtdlPvmRKSt9nothrow_t+0x38>
 288:	stp	x29, x30, [sp, #-16]!
 28c:	mov	x29, sp
 290:	mov	x2, x1
 294:	adrp	x3, 0 <del_opnt>
 298:	add	x3, x3, #0x0
 29c:	mov	x1, x0
 2a0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 2a4:	ldr	x0, [x0]
 2a8:	mrs	x4, tpidr_el0
 2ac:	ldr	x0, [x4, x0]
 2b0:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvmPFvS1_mE>
 2b4:	ldp	x29, x30, [sp], #16
 2b8:	ret
 2bc:	ret

barrier.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>:
       0:	cmp	w3, #0x0
       4:	ccmp	w4, #0x0, #0x4, ne  // ne = any
       8:	b.ne	48 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x48>  // b.any
       c:	cmp	x0, x1
      10:	b.hi	38 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x38>  // b.pmore
      14:	add	x0, x0, x2
      18:	cmp	x1, x0
      1c:	cset	w0, cc  // cc = lo, ul, last
      20:	cbz	w0, 4c <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x4c>
      24:	stp	x29, x30, [sp, #-16]!
      28:	mov	x29, sp
      2c:	adrp	x0, 0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
      30:	add	x0, x0, #0x0
      34:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
      38:	add	x1, x1, x2
      3c:	cmp	x0, x1
      40:	cset	w0, cc  // cc = lo, ul, last
      44:	b	20 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_+0x20>
      48:	mov	w0, #0x1                   	// #1
      4c:	ret

0000000000000050 <_ITM_RU1>:
      50:	stp	x29, x30, [sp, #-16]!
      54:	mov	x29, sp
      58:	mov	x1, x0
      5c:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
      60:	ldr	x2, [x2]
      64:	mrs	x3, tpidr_el0
      68:	add	x2, x3, x2
      6c:	ldr	x0, [x2, #8]
      70:	ldr	x2, [x0]
      74:	ldr	x2, [x2, #48]
      78:	blr	x2
      7c:	ldp	x29, x30, [sp], #16
      80:	ret

0000000000000084 <_ITM_RaRU1>:
      84:	stp	x29, x30, [sp, #-16]!
      88:	mov	x29, sp
      8c:	mov	x1, x0
      90:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
      94:	ldr	x2, [x2]
      98:	mrs	x3, tpidr_el0
      9c:	add	x2, x3, x2
      a0:	ldr	x0, [x2, #8]
      a4:	ldr	x2, [x0]
      a8:	ldr	x2, [x2, #56]
      ac:	blr	x2
      b0:	ldp	x29, x30, [sp], #16
      b4:	ret

00000000000000b8 <_ITM_RaWU1>:
      b8:	stp	x29, x30, [sp, #-16]!
      bc:	mov	x29, sp
      c0:	mov	x1, x0
      c4:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
      c8:	ldr	x2, [x2]
      cc:	mrs	x3, tpidr_el0
      d0:	add	x2, x3, x2
      d4:	ldr	x0, [x2, #8]
      d8:	ldr	x2, [x0]
      dc:	ldr	x2, [x2, #64]
      e0:	blr	x2
      e4:	ldp	x29, x30, [sp], #16
      e8:	ret

00000000000000ec <_ITM_RfWU1>:
      ec:	stp	x29, x30, [sp, #-16]!
      f0:	mov	x29, sp
      f4:	mov	x1, x0
      f8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
      fc:	ldr	x2, [x2]
     100:	mrs	x3, tpidr_el0
     104:	add	x2, x3, x2
     108:	ldr	x0, [x2, #8]
     10c:	ldr	x2, [x0]
     110:	ldr	x2, [x2, #72]
     114:	blr	x2
     118:	ldp	x29, x30, [sp], #16
     11c:	ret

0000000000000120 <_ITM_WU1>:
     120:	stp	x29, x30, [sp, #-16]!
     124:	mov	x29, sp
     128:	mov	x4, x0
     12c:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     130:	ldr	x2, [x2]
     134:	mrs	x3, tpidr_el0
     138:	add	x2, x3, x2
     13c:	ldr	x0, [x2, #8]
     140:	ldr	x2, [x0]
     144:	ldr	x3, [x2, #80]
     148:	mov	w2, w1
     14c:	mov	x1, x4
     150:	blr	x3
     154:	ldp	x29, x30, [sp], #16
     158:	ret

000000000000015c <_ITM_WaRU1>:
     15c:	stp	x29, x30, [sp, #-16]!
     160:	mov	x29, sp
     164:	mov	x4, x0
     168:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     16c:	ldr	x2, [x2]
     170:	mrs	x3, tpidr_el0
     174:	add	x2, x3, x2
     178:	ldr	x0, [x2, #8]
     17c:	ldr	x2, [x0]
     180:	ldr	x3, [x2, #88]
     184:	mov	w2, w1
     188:	mov	x1, x4
     18c:	blr	x3
     190:	ldp	x29, x30, [sp], #16
     194:	ret

0000000000000198 <_ITM_WaWU1>:
     198:	stp	x29, x30, [sp, #-16]!
     19c:	mov	x29, sp
     1a0:	mov	x4, x0
     1a4:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     1a8:	ldr	x2, [x2]
     1ac:	mrs	x3, tpidr_el0
     1b0:	add	x2, x3, x2
     1b4:	ldr	x0, [x2, #8]
     1b8:	ldr	x2, [x0]
     1bc:	ldr	x3, [x2, #96]
     1c0:	mov	w2, w1
     1c4:	mov	x1, x4
     1c8:	blr	x3
     1cc:	ldp	x29, x30, [sp], #16
     1d0:	ret

00000000000001d4 <_ITM_RU2>:
     1d4:	stp	x29, x30, [sp, #-16]!
     1d8:	mov	x29, sp
     1dc:	mov	x1, x0
     1e0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     1e4:	ldr	x2, [x2]
     1e8:	mrs	x3, tpidr_el0
     1ec:	add	x2, x3, x2
     1f0:	ldr	x0, [x2, #8]
     1f4:	ldr	x2, [x0]
     1f8:	ldr	x2, [x2, #104]
     1fc:	blr	x2
     200:	ldp	x29, x30, [sp], #16
     204:	ret

0000000000000208 <_ITM_RaRU2>:
     208:	stp	x29, x30, [sp, #-16]!
     20c:	mov	x29, sp
     210:	mov	x1, x0
     214:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     218:	ldr	x2, [x2]
     21c:	mrs	x3, tpidr_el0
     220:	add	x2, x3, x2
     224:	ldr	x0, [x2, #8]
     228:	ldr	x2, [x0]
     22c:	ldr	x2, [x2, #112]
     230:	blr	x2
     234:	ldp	x29, x30, [sp], #16
     238:	ret

000000000000023c <_ITM_RaWU2>:
     23c:	stp	x29, x30, [sp, #-16]!
     240:	mov	x29, sp
     244:	mov	x1, x0
     248:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     24c:	ldr	x2, [x2]
     250:	mrs	x3, tpidr_el0
     254:	add	x2, x3, x2
     258:	ldr	x0, [x2, #8]
     25c:	ldr	x2, [x0]
     260:	ldr	x2, [x2, #120]
     264:	blr	x2
     268:	ldp	x29, x30, [sp], #16
     26c:	ret

0000000000000270 <_ITM_RfWU2>:
     270:	stp	x29, x30, [sp, #-16]!
     274:	mov	x29, sp
     278:	mov	x1, x0
     27c:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     280:	ldr	x2, [x2]
     284:	mrs	x3, tpidr_el0
     288:	add	x2, x3, x2
     28c:	ldr	x0, [x2, #8]
     290:	ldr	x2, [x0]
     294:	ldr	x2, [x2, #128]
     298:	blr	x2
     29c:	ldp	x29, x30, [sp], #16
     2a0:	ret

00000000000002a4 <_ITM_WU2>:
     2a4:	stp	x29, x30, [sp, #-16]!
     2a8:	mov	x29, sp
     2ac:	mov	x4, x0
     2b0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     2b4:	ldr	x2, [x2]
     2b8:	mrs	x3, tpidr_el0
     2bc:	add	x2, x3, x2
     2c0:	ldr	x0, [x2, #8]
     2c4:	ldr	x2, [x0]
     2c8:	ldr	x3, [x2, #136]
     2cc:	mov	w2, w1
     2d0:	mov	x1, x4
     2d4:	blr	x3
     2d8:	ldp	x29, x30, [sp], #16
     2dc:	ret

00000000000002e0 <_ITM_WaRU2>:
     2e0:	stp	x29, x30, [sp, #-16]!
     2e4:	mov	x29, sp
     2e8:	mov	x4, x0
     2ec:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     2f0:	ldr	x2, [x2]
     2f4:	mrs	x3, tpidr_el0
     2f8:	add	x2, x3, x2
     2fc:	ldr	x0, [x2, #8]
     300:	ldr	x2, [x0]
     304:	ldr	x3, [x2, #144]
     308:	mov	w2, w1
     30c:	mov	x1, x4
     310:	blr	x3
     314:	ldp	x29, x30, [sp], #16
     318:	ret

000000000000031c <_ITM_WaWU2>:
     31c:	stp	x29, x30, [sp, #-16]!
     320:	mov	x29, sp
     324:	mov	x4, x0
     328:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     32c:	ldr	x2, [x2]
     330:	mrs	x3, tpidr_el0
     334:	add	x2, x3, x2
     338:	ldr	x0, [x2, #8]
     33c:	ldr	x2, [x0]
     340:	ldr	x3, [x2, #152]
     344:	mov	w2, w1
     348:	mov	x1, x4
     34c:	blr	x3
     350:	ldp	x29, x30, [sp], #16
     354:	ret

0000000000000358 <_ITM_RU4>:
     358:	stp	x29, x30, [sp, #-16]!
     35c:	mov	x29, sp
     360:	mov	x1, x0
     364:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     368:	ldr	x2, [x2]
     36c:	mrs	x3, tpidr_el0
     370:	add	x2, x3, x2
     374:	ldr	x0, [x2, #8]
     378:	ldr	x2, [x0]
     37c:	ldr	x2, [x2, #160]
     380:	blr	x2
     384:	ldp	x29, x30, [sp], #16
     388:	ret

000000000000038c <_ITM_RaRU4>:
     38c:	stp	x29, x30, [sp, #-16]!
     390:	mov	x29, sp
     394:	mov	x1, x0
     398:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     39c:	ldr	x2, [x2]
     3a0:	mrs	x3, tpidr_el0
     3a4:	add	x2, x3, x2
     3a8:	ldr	x0, [x2, #8]
     3ac:	ldr	x2, [x0]
     3b0:	ldr	x2, [x2, #168]
     3b4:	blr	x2
     3b8:	ldp	x29, x30, [sp], #16
     3bc:	ret

00000000000003c0 <_ITM_RaWU4>:
     3c0:	stp	x29, x30, [sp, #-16]!
     3c4:	mov	x29, sp
     3c8:	mov	x1, x0
     3cc:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     3d0:	ldr	x2, [x2]
     3d4:	mrs	x3, tpidr_el0
     3d8:	add	x2, x3, x2
     3dc:	ldr	x0, [x2, #8]
     3e0:	ldr	x2, [x0]
     3e4:	ldr	x2, [x2, #176]
     3e8:	blr	x2
     3ec:	ldp	x29, x30, [sp], #16
     3f0:	ret

00000000000003f4 <_ITM_RfWU4>:
     3f4:	stp	x29, x30, [sp, #-16]!
     3f8:	mov	x29, sp
     3fc:	mov	x1, x0
     400:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     404:	ldr	x2, [x2]
     408:	mrs	x3, tpidr_el0
     40c:	add	x2, x3, x2
     410:	ldr	x0, [x2, #8]
     414:	ldr	x2, [x0]
     418:	ldr	x2, [x2, #184]
     41c:	blr	x2
     420:	ldp	x29, x30, [sp], #16
     424:	ret

0000000000000428 <_ITM_WU4>:
     428:	stp	x29, x30, [sp, #-16]!
     42c:	mov	x29, sp
     430:	mov	x5, x0
     434:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     438:	ldr	x3, [x3]
     43c:	mrs	x4, tpidr_el0
     440:	add	x3, x4, x3
     444:	ldr	x0, [x3, #8]
     448:	ldr	x2, [x0]
     44c:	ldr	x3, [x2, #192]
     450:	mov	w2, w1
     454:	mov	x1, x5
     458:	blr	x3
     45c:	ldp	x29, x30, [sp], #16
     460:	ret

0000000000000464 <_ITM_WaRU4>:
     464:	stp	x29, x30, [sp, #-16]!
     468:	mov	x29, sp
     46c:	mov	x5, x0
     470:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     474:	ldr	x3, [x3]
     478:	mrs	x4, tpidr_el0
     47c:	add	x3, x4, x3
     480:	ldr	x0, [x3, #8]
     484:	ldr	x2, [x0]
     488:	ldr	x3, [x2, #200]
     48c:	mov	w2, w1
     490:	mov	x1, x5
     494:	blr	x3
     498:	ldp	x29, x30, [sp], #16
     49c:	ret

00000000000004a0 <_ITM_WaWU4>:
     4a0:	stp	x29, x30, [sp, #-16]!
     4a4:	mov	x29, sp
     4a8:	mov	x5, x0
     4ac:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     4b0:	ldr	x3, [x3]
     4b4:	mrs	x4, tpidr_el0
     4b8:	add	x3, x4, x3
     4bc:	ldr	x0, [x3, #8]
     4c0:	ldr	x2, [x0]
     4c4:	ldr	x3, [x2, #208]
     4c8:	mov	w2, w1
     4cc:	mov	x1, x5
     4d0:	blr	x3
     4d4:	ldp	x29, x30, [sp], #16
     4d8:	ret

00000000000004dc <_ITM_RU8>:
     4dc:	stp	x29, x30, [sp, #-16]!
     4e0:	mov	x29, sp
     4e4:	mov	x1, x0
     4e8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     4ec:	ldr	x2, [x2]
     4f0:	mrs	x3, tpidr_el0
     4f4:	add	x2, x3, x2
     4f8:	ldr	x0, [x2, #8]
     4fc:	ldr	x2, [x0]
     500:	ldr	x2, [x2, #216]
     504:	blr	x2
     508:	ldp	x29, x30, [sp], #16
     50c:	ret

0000000000000510 <_ITM_RaRU8>:
     510:	stp	x29, x30, [sp, #-16]!
     514:	mov	x29, sp
     518:	mov	x1, x0
     51c:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     520:	ldr	x2, [x2]
     524:	mrs	x3, tpidr_el0
     528:	add	x2, x3, x2
     52c:	ldr	x0, [x2, #8]
     530:	ldr	x2, [x0]
     534:	ldr	x2, [x2, #224]
     538:	blr	x2
     53c:	ldp	x29, x30, [sp], #16
     540:	ret

0000000000000544 <_ITM_RaWU8>:
     544:	stp	x29, x30, [sp, #-16]!
     548:	mov	x29, sp
     54c:	mov	x1, x0
     550:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     554:	ldr	x2, [x2]
     558:	mrs	x3, tpidr_el0
     55c:	add	x2, x3, x2
     560:	ldr	x0, [x2, #8]
     564:	ldr	x2, [x0]
     568:	ldr	x2, [x2, #232]
     56c:	blr	x2
     570:	ldp	x29, x30, [sp], #16
     574:	ret

0000000000000578 <_ITM_RfWU8>:
     578:	stp	x29, x30, [sp, #-16]!
     57c:	mov	x29, sp
     580:	mov	x1, x0
     584:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     588:	ldr	x2, [x2]
     58c:	mrs	x3, tpidr_el0
     590:	add	x2, x3, x2
     594:	ldr	x0, [x2, #8]
     598:	ldr	x2, [x0]
     59c:	ldr	x2, [x2, #240]
     5a0:	blr	x2
     5a4:	ldp	x29, x30, [sp], #16
     5a8:	ret

00000000000005ac <_ITM_WU8>:
     5ac:	stp	x29, x30, [sp, #-16]!
     5b0:	mov	x29, sp
     5b4:	mov	x5, x0
     5b8:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     5bc:	ldr	x3, [x3]
     5c0:	mrs	x4, tpidr_el0
     5c4:	add	x3, x4, x3
     5c8:	ldr	x0, [x3, #8]
     5cc:	ldr	x2, [x0]
     5d0:	ldr	x3, [x2, #248]
     5d4:	mov	x2, x1
     5d8:	mov	x1, x5
     5dc:	blr	x3
     5e0:	ldp	x29, x30, [sp], #16
     5e4:	ret

00000000000005e8 <_ITM_WaRU8>:
     5e8:	stp	x29, x30, [sp, #-16]!
     5ec:	mov	x29, sp
     5f0:	mov	x5, x0
     5f4:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     5f8:	ldr	x3, [x3]
     5fc:	mrs	x4, tpidr_el0
     600:	add	x3, x4, x3
     604:	ldr	x0, [x3, #8]
     608:	ldr	x2, [x0]
     60c:	ldr	x3, [x2, #256]
     610:	mov	x2, x1
     614:	mov	x1, x5
     618:	blr	x3
     61c:	ldp	x29, x30, [sp], #16
     620:	ret

0000000000000624 <_ITM_WaWU8>:
     624:	stp	x29, x30, [sp, #-16]!
     628:	mov	x29, sp
     62c:	mov	x5, x0
     630:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     634:	ldr	x3, [x3]
     638:	mrs	x4, tpidr_el0
     63c:	add	x3, x4, x3
     640:	ldr	x0, [x3, #8]
     644:	ldr	x2, [x0]
     648:	ldr	x3, [x2, #264]
     64c:	mov	x2, x1
     650:	mov	x1, x5
     654:	blr	x3
     658:	ldp	x29, x30, [sp], #16
     65c:	ret

0000000000000660 <_ITM_RF>:
     660:	stp	x29, x30, [sp, #-16]!
     664:	mov	x29, sp
     668:	mov	x1, x0
     66c:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     670:	ldr	x2, [x2]
     674:	mrs	x3, tpidr_el0
     678:	add	x2, x3, x2
     67c:	ldr	x0, [x2, #8]
     680:	ldr	x2, [x0]
     684:	ldr	x2, [x2, #272]
     688:	blr	x2
     68c:	ldp	x29, x30, [sp], #16
     690:	ret

0000000000000694 <_ITM_RaRF>:
     694:	stp	x29, x30, [sp, #-16]!
     698:	mov	x29, sp
     69c:	mov	x1, x0
     6a0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     6a4:	ldr	x2, [x2]
     6a8:	mrs	x3, tpidr_el0
     6ac:	add	x2, x3, x2
     6b0:	ldr	x0, [x2, #8]
     6b4:	ldr	x2, [x0]
     6b8:	ldr	x2, [x2, #280]
     6bc:	blr	x2
     6c0:	ldp	x29, x30, [sp], #16
     6c4:	ret

00000000000006c8 <_ITM_RaWF>:
     6c8:	stp	x29, x30, [sp, #-16]!
     6cc:	mov	x29, sp
     6d0:	mov	x1, x0
     6d4:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     6d8:	ldr	x2, [x2]
     6dc:	mrs	x3, tpidr_el0
     6e0:	add	x2, x3, x2
     6e4:	ldr	x0, [x2, #8]
     6e8:	ldr	x2, [x0]
     6ec:	ldr	x2, [x2, #288]
     6f0:	blr	x2
     6f4:	ldp	x29, x30, [sp], #16
     6f8:	ret

00000000000006fc <_ITM_RfWF>:
     6fc:	stp	x29, x30, [sp, #-16]!
     700:	mov	x29, sp
     704:	mov	x1, x0
     708:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     70c:	ldr	x2, [x2]
     710:	mrs	x3, tpidr_el0
     714:	add	x2, x3, x2
     718:	ldr	x0, [x2, #8]
     71c:	ldr	x2, [x0]
     720:	ldr	x2, [x2, #296]
     724:	blr	x2
     728:	ldp	x29, x30, [sp], #16
     72c:	ret

0000000000000730 <_ITM_WF>:
     730:	stp	x29, x30, [sp, #-16]!
     734:	mov	x29, sp
     738:	mov	x1, x0
     73c:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     740:	ldr	x2, [x2]
     744:	mrs	x3, tpidr_el0
     748:	add	x2, x3, x2
     74c:	ldr	x0, [x2, #8]
     750:	ldr	x2, [x0]
     754:	ldr	x2, [x2, #304]
     758:	blr	x2
     75c:	ldp	x29, x30, [sp], #16
     760:	ret

0000000000000764 <_ITM_WaRF>:
     764:	stp	x29, x30, [sp, #-16]!
     768:	mov	x29, sp
     76c:	mov	x1, x0
     770:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     774:	ldr	x2, [x2]
     778:	mrs	x3, tpidr_el0
     77c:	add	x2, x3, x2
     780:	ldr	x0, [x2, #8]
     784:	ldr	x2, [x0]
     788:	ldr	x2, [x2, #312]
     78c:	blr	x2
     790:	ldp	x29, x30, [sp], #16
     794:	ret

0000000000000798 <_ITM_WaWF>:
     798:	stp	x29, x30, [sp, #-16]!
     79c:	mov	x29, sp
     7a0:	mov	x1, x0
     7a4:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     7a8:	ldr	x2, [x2]
     7ac:	mrs	x3, tpidr_el0
     7b0:	add	x2, x3, x2
     7b4:	ldr	x0, [x2, #8]
     7b8:	ldr	x2, [x0]
     7bc:	ldr	x2, [x2, #320]
     7c0:	blr	x2
     7c4:	ldp	x29, x30, [sp], #16
     7c8:	ret

00000000000007cc <_ITM_RD>:
     7cc:	stp	x29, x30, [sp, #-16]!
     7d0:	mov	x29, sp
     7d4:	mov	x1, x0
     7d8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     7dc:	ldr	x2, [x2]
     7e0:	mrs	x3, tpidr_el0
     7e4:	add	x2, x3, x2
     7e8:	ldr	x0, [x2, #8]
     7ec:	ldr	x2, [x0]
     7f0:	ldr	x2, [x2, #328]
     7f4:	blr	x2
     7f8:	ldp	x29, x30, [sp], #16
     7fc:	ret

0000000000000800 <_ITM_RaRD>:
     800:	stp	x29, x30, [sp, #-16]!
     804:	mov	x29, sp
     808:	mov	x1, x0
     80c:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     810:	ldr	x2, [x2]
     814:	mrs	x3, tpidr_el0
     818:	add	x2, x3, x2
     81c:	ldr	x0, [x2, #8]
     820:	ldr	x2, [x0]
     824:	ldr	x2, [x2, #336]
     828:	blr	x2
     82c:	ldp	x29, x30, [sp], #16
     830:	ret

0000000000000834 <_ITM_RaWD>:
     834:	stp	x29, x30, [sp, #-16]!
     838:	mov	x29, sp
     83c:	mov	x1, x0
     840:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     844:	ldr	x2, [x2]
     848:	mrs	x3, tpidr_el0
     84c:	add	x2, x3, x2
     850:	ldr	x0, [x2, #8]
     854:	ldr	x2, [x0]
     858:	ldr	x2, [x2, #344]
     85c:	blr	x2
     860:	ldp	x29, x30, [sp], #16
     864:	ret

0000000000000868 <_ITM_RfWD>:
     868:	stp	x29, x30, [sp, #-16]!
     86c:	mov	x29, sp
     870:	mov	x1, x0
     874:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     878:	ldr	x2, [x2]
     87c:	mrs	x3, tpidr_el0
     880:	add	x2, x3, x2
     884:	ldr	x0, [x2, #8]
     888:	ldr	x2, [x0]
     88c:	ldr	x2, [x2, #352]
     890:	blr	x2
     894:	ldp	x29, x30, [sp], #16
     898:	ret

000000000000089c <_ITM_WD>:
     89c:	stp	x29, x30, [sp, #-16]!
     8a0:	mov	x29, sp
     8a4:	mov	x1, x0
     8a8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     8ac:	ldr	x2, [x2]
     8b0:	mrs	x3, tpidr_el0
     8b4:	add	x2, x3, x2
     8b8:	ldr	x0, [x2, #8]
     8bc:	ldr	x2, [x0]
     8c0:	ldr	x2, [x2, #360]
     8c4:	blr	x2
     8c8:	ldp	x29, x30, [sp], #16
     8cc:	ret

00000000000008d0 <_ITM_WaRD>:
     8d0:	stp	x29, x30, [sp, #-16]!
     8d4:	mov	x29, sp
     8d8:	mov	x1, x0
     8dc:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     8e0:	ldr	x2, [x2]
     8e4:	mrs	x3, tpidr_el0
     8e8:	add	x2, x3, x2
     8ec:	ldr	x0, [x2, #8]
     8f0:	ldr	x2, [x0]
     8f4:	ldr	x2, [x2, #368]
     8f8:	blr	x2
     8fc:	ldp	x29, x30, [sp], #16
     900:	ret

0000000000000904 <_ITM_WaWD>:
     904:	stp	x29, x30, [sp, #-16]!
     908:	mov	x29, sp
     90c:	mov	x1, x0
     910:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     914:	ldr	x2, [x2]
     918:	mrs	x3, tpidr_el0
     91c:	add	x2, x3, x2
     920:	ldr	x0, [x2, #8]
     924:	ldr	x2, [x0]
     928:	ldr	x2, [x2, #376]
     92c:	blr	x2
     930:	ldp	x29, x30, [sp], #16
     934:	ret

0000000000000938 <_ITM_RE>:
     938:	stp	x29, x30, [sp, #-16]!
     93c:	mov	x29, sp
     940:	mov	x1, x0
     944:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     948:	ldr	x2, [x2]
     94c:	mrs	x3, tpidr_el0
     950:	add	x2, x3, x2
     954:	ldr	x0, [x2, #8]
     958:	ldr	x2, [x0]
     95c:	ldr	x2, [x2, #384]
     960:	blr	x2
     964:	ldp	x29, x30, [sp], #16
     968:	ret

000000000000096c <_ITM_RaRE>:
     96c:	stp	x29, x30, [sp, #-16]!
     970:	mov	x29, sp
     974:	mov	x1, x0
     978:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     97c:	ldr	x2, [x2]
     980:	mrs	x3, tpidr_el0
     984:	add	x2, x3, x2
     988:	ldr	x0, [x2, #8]
     98c:	ldr	x2, [x0]
     990:	ldr	x2, [x2, #392]
     994:	blr	x2
     998:	ldp	x29, x30, [sp], #16
     99c:	ret

00000000000009a0 <_ITM_RaWE>:
     9a0:	stp	x29, x30, [sp, #-16]!
     9a4:	mov	x29, sp
     9a8:	mov	x1, x0
     9ac:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     9b0:	ldr	x2, [x2]
     9b4:	mrs	x3, tpidr_el0
     9b8:	add	x2, x3, x2
     9bc:	ldr	x0, [x2, #8]
     9c0:	ldr	x2, [x0]
     9c4:	ldr	x2, [x2, #400]
     9c8:	blr	x2
     9cc:	ldp	x29, x30, [sp], #16
     9d0:	ret

00000000000009d4 <_ITM_RfWE>:
     9d4:	stp	x29, x30, [sp, #-16]!
     9d8:	mov	x29, sp
     9dc:	mov	x1, x0
     9e0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     9e4:	ldr	x2, [x2]
     9e8:	mrs	x3, tpidr_el0
     9ec:	add	x2, x3, x2
     9f0:	ldr	x0, [x2, #8]
     9f4:	ldr	x2, [x0]
     9f8:	ldr	x2, [x2, #408]
     9fc:	blr	x2
     a00:	ldp	x29, x30, [sp], #16
     a04:	ret

0000000000000a08 <_ITM_WE>:
     a08:	stp	x29, x30, [sp, #-16]!
     a0c:	mov	x29, sp
     a10:	mov	x1, x0
     a14:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a18:	ldr	x2, [x2]
     a1c:	mrs	x3, tpidr_el0
     a20:	add	x2, x3, x2
     a24:	ldr	x0, [x2, #8]
     a28:	ldr	x2, [x0]
     a2c:	ldr	x2, [x2, #416]
     a30:	blr	x2
     a34:	ldp	x29, x30, [sp], #16
     a38:	ret

0000000000000a3c <_ITM_WaRE>:
     a3c:	stp	x29, x30, [sp, #-16]!
     a40:	mov	x29, sp
     a44:	mov	x1, x0
     a48:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a4c:	ldr	x2, [x2]
     a50:	mrs	x3, tpidr_el0
     a54:	add	x2, x3, x2
     a58:	ldr	x0, [x2, #8]
     a5c:	ldr	x2, [x0]
     a60:	ldr	x2, [x2, #424]
     a64:	blr	x2
     a68:	ldp	x29, x30, [sp], #16
     a6c:	ret

0000000000000a70 <_ITM_WaWE>:
     a70:	stp	x29, x30, [sp, #-16]!
     a74:	mov	x29, sp
     a78:	mov	x1, x0
     a7c:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a80:	ldr	x2, [x2]
     a84:	mrs	x3, tpidr_el0
     a88:	add	x2, x3, x2
     a8c:	ldr	x0, [x2, #8]
     a90:	ldr	x2, [x0]
     a94:	ldr	x2, [x2, #432]
     a98:	blr	x2
     a9c:	ldp	x29, x30, [sp], #16
     aa0:	ret

0000000000000aa4 <_ITM_RCF>:
     aa4:	stp	x29, x30, [sp, #-16]!
     aa8:	mov	x29, sp
     aac:	mov	x1, x0
     ab0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     ab4:	ldr	x2, [x2]
     ab8:	mrs	x3, tpidr_el0
     abc:	add	x2, x3, x2
     ac0:	ldr	x0, [x2, #8]
     ac4:	ldr	x2, [x0]
     ac8:	ldr	x2, [x2, #440]
     acc:	blr	x2
     ad0:	ldp	x29, x30, [sp], #16
     ad4:	ret

0000000000000ad8 <_ITM_RaRCF>:
     ad8:	stp	x29, x30, [sp, #-16]!
     adc:	mov	x29, sp
     ae0:	mov	x1, x0
     ae4:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     ae8:	ldr	x2, [x2]
     aec:	mrs	x3, tpidr_el0
     af0:	add	x2, x3, x2
     af4:	ldr	x0, [x2, #8]
     af8:	ldr	x2, [x0]
     afc:	ldr	x2, [x2, #448]
     b00:	blr	x2
     b04:	ldp	x29, x30, [sp], #16
     b08:	ret

0000000000000b0c <_ITM_RaWCF>:
     b0c:	stp	x29, x30, [sp, #-16]!
     b10:	mov	x29, sp
     b14:	mov	x1, x0
     b18:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b1c:	ldr	x2, [x2]
     b20:	mrs	x3, tpidr_el0
     b24:	add	x2, x3, x2
     b28:	ldr	x0, [x2, #8]
     b2c:	ldr	x2, [x0]
     b30:	ldr	x2, [x2, #456]
     b34:	blr	x2
     b38:	ldp	x29, x30, [sp], #16
     b3c:	ret

0000000000000b40 <_ITM_RfWCF>:
     b40:	stp	x29, x30, [sp, #-16]!
     b44:	mov	x29, sp
     b48:	mov	x1, x0
     b4c:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b50:	ldr	x2, [x2]
     b54:	mrs	x3, tpidr_el0
     b58:	add	x2, x3, x2
     b5c:	ldr	x0, [x2, #8]
     b60:	ldr	x2, [x0]
     b64:	ldr	x2, [x2, #464]
     b68:	blr	x2
     b6c:	ldp	x29, x30, [sp], #16
     b70:	ret

0000000000000b74 <_ITM_WCF>:
     b74:	stp	x29, x30, [sp, #-16]!
     b78:	mov	x29, sp
     b7c:	mov	x1, x0
     b80:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b84:	ldr	x2, [x2]
     b88:	mrs	x3, tpidr_el0
     b8c:	add	x2, x3, x2
     b90:	ldr	x0, [x2, #8]
     b94:	ldr	x2, [x0]
     b98:	ldr	x2, [x2, #472]
     b9c:	blr	x2
     ba0:	ldp	x29, x30, [sp], #16
     ba4:	ret

0000000000000ba8 <_ITM_WaRCF>:
     ba8:	stp	x29, x30, [sp, #-16]!
     bac:	mov	x29, sp
     bb0:	mov	x1, x0
     bb4:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     bb8:	ldr	x2, [x2]
     bbc:	mrs	x3, tpidr_el0
     bc0:	add	x2, x3, x2
     bc4:	ldr	x0, [x2, #8]
     bc8:	ldr	x2, [x0]
     bcc:	ldr	x2, [x2, #480]
     bd0:	blr	x2
     bd4:	ldp	x29, x30, [sp], #16
     bd8:	ret

0000000000000bdc <_ITM_WaWCF>:
     bdc:	stp	x29, x30, [sp, #-16]!
     be0:	mov	x29, sp
     be4:	mov	x1, x0
     be8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     bec:	ldr	x2, [x2]
     bf0:	mrs	x3, tpidr_el0
     bf4:	add	x2, x3, x2
     bf8:	ldr	x0, [x2, #8]
     bfc:	ldr	x2, [x0]
     c00:	ldr	x2, [x2, #488]
     c04:	blr	x2
     c08:	ldp	x29, x30, [sp], #16
     c0c:	ret

0000000000000c10 <_ITM_RCD>:
     c10:	stp	x29, x30, [sp, #-16]!
     c14:	mov	x29, sp
     c18:	mov	x1, x0
     c1c:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     c20:	ldr	x2, [x2]
     c24:	mrs	x3, tpidr_el0
     c28:	add	x2, x3, x2
     c2c:	ldr	x0, [x2, #8]
     c30:	ldr	x2, [x0]
     c34:	ldr	x2, [x2, #496]
     c38:	blr	x2
     c3c:	ldp	x29, x30, [sp], #16
     c40:	ret

0000000000000c44 <_ITM_RaRCD>:
     c44:	stp	x29, x30, [sp, #-16]!
     c48:	mov	x29, sp
     c4c:	mov	x1, x0
     c50:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     c54:	ldr	x2, [x2]
     c58:	mrs	x3, tpidr_el0
     c5c:	add	x2, x3, x2
     c60:	ldr	x0, [x2, #8]
     c64:	ldr	x2, [x0]
     c68:	ldr	x2, [x2, #504]
     c6c:	blr	x2
     c70:	ldp	x29, x30, [sp], #16
     c74:	ret

0000000000000c78 <_ITM_RaWCD>:
     c78:	stp	x29, x30, [sp, #-16]!
     c7c:	mov	x29, sp
     c80:	mov	x1, x0
     c84:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     c88:	ldr	x2, [x2]
     c8c:	mrs	x3, tpidr_el0
     c90:	add	x2, x3, x2
     c94:	ldr	x0, [x2, #8]
     c98:	ldr	x2, [x0]
     c9c:	ldr	x2, [x2, #512]
     ca0:	blr	x2
     ca4:	ldp	x29, x30, [sp], #16
     ca8:	ret

0000000000000cac <_ITM_RfWCD>:
     cac:	stp	x29, x30, [sp, #-16]!
     cb0:	mov	x29, sp
     cb4:	mov	x1, x0
     cb8:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     cbc:	ldr	x2, [x2]
     cc0:	mrs	x3, tpidr_el0
     cc4:	add	x2, x3, x2
     cc8:	ldr	x0, [x2, #8]
     ccc:	ldr	x2, [x0]
     cd0:	ldr	x2, [x2, #520]
     cd4:	blr	x2
     cd8:	ldp	x29, x30, [sp], #16
     cdc:	ret

0000000000000ce0 <_ITM_WCD>:
     ce0:	stp	x29, x30, [sp, #-16]!
     ce4:	mov	x29, sp
     ce8:	mov	x1, x0
     cec:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     cf0:	ldr	x2, [x2]
     cf4:	mrs	x3, tpidr_el0
     cf8:	add	x2, x3, x2
     cfc:	ldr	x0, [x2, #8]
     d00:	ldr	x2, [x0]
     d04:	ldr	x2, [x2, #528]
     d08:	blr	x2
     d0c:	ldp	x29, x30, [sp], #16
     d10:	ret

0000000000000d14 <_ITM_WaRCD>:
     d14:	stp	x29, x30, [sp, #-16]!
     d18:	mov	x29, sp
     d1c:	mov	x1, x0
     d20:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d24:	ldr	x2, [x2]
     d28:	mrs	x3, tpidr_el0
     d2c:	add	x2, x3, x2
     d30:	ldr	x0, [x2, #8]
     d34:	ldr	x2, [x0]
     d38:	ldr	x2, [x2, #536]
     d3c:	blr	x2
     d40:	ldp	x29, x30, [sp], #16
     d44:	ret

0000000000000d48 <_ITM_WaWCD>:
     d48:	stp	x29, x30, [sp, #-16]!
     d4c:	mov	x29, sp
     d50:	mov	x1, x0
     d54:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d58:	ldr	x2, [x2]
     d5c:	mrs	x3, tpidr_el0
     d60:	add	x2, x3, x2
     d64:	ldr	x0, [x2, #8]
     d68:	ldr	x2, [x0]
     d6c:	ldr	x2, [x2, #544]
     d70:	blr	x2
     d74:	ldp	x29, x30, [sp], #16
     d78:	ret

0000000000000d7c <_ITM_RCE>:
     d7c:	stp	x29, x30, [sp, #-16]!
     d80:	mov	x29, sp
     d84:	mov	x1, x0
     d88:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d8c:	ldr	x2, [x2]
     d90:	mrs	x3, tpidr_el0
     d94:	add	x2, x3, x2
     d98:	ldr	x0, [x2, #8]
     d9c:	ldr	x2, [x0]
     da0:	ldr	x2, [x2, #552]
     da4:	blr	x2
     da8:	ldp	x29, x30, [sp], #16
     dac:	ret

0000000000000db0 <_ITM_RaRCE>:
     db0:	stp	x29, x30, [sp, #-16]!
     db4:	mov	x29, sp
     db8:	mov	x1, x0
     dbc:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     dc0:	ldr	x2, [x2]
     dc4:	mrs	x3, tpidr_el0
     dc8:	add	x2, x3, x2
     dcc:	ldr	x0, [x2, #8]
     dd0:	ldr	x2, [x0]
     dd4:	ldr	x2, [x2, #560]
     dd8:	blr	x2
     ddc:	ldp	x29, x30, [sp], #16
     de0:	ret

0000000000000de4 <_ITM_RaWCE>:
     de4:	stp	x29, x30, [sp, #-16]!
     de8:	mov	x29, sp
     dec:	mov	x1, x0
     df0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     df4:	ldr	x2, [x2]
     df8:	mrs	x3, tpidr_el0
     dfc:	add	x2, x3, x2
     e00:	ldr	x0, [x2, #8]
     e04:	ldr	x2, [x0]
     e08:	ldr	x2, [x2, #568]
     e0c:	blr	x2
     e10:	ldp	x29, x30, [sp], #16
     e14:	ret

0000000000000e18 <_ITM_RfWCE>:
     e18:	stp	x29, x30, [sp, #-16]!
     e1c:	mov	x29, sp
     e20:	mov	x1, x0
     e24:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     e28:	ldr	x2, [x2]
     e2c:	mrs	x3, tpidr_el0
     e30:	add	x2, x3, x2
     e34:	ldr	x0, [x2, #8]
     e38:	ldr	x2, [x0]
     e3c:	ldr	x2, [x2, #576]
     e40:	blr	x2
     e44:	ldp	x29, x30, [sp], #16
     e48:	ret

0000000000000e4c <_ITM_WCE>:
     e4c:	stp	x29, x30, [sp, #-16]!
     e50:	mov	x29, sp
     e54:	mov	x1, x0
     e58:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     e5c:	ldr	x2, [x2]
     e60:	mrs	x3, tpidr_el0
     e64:	add	x2, x3, x2
     e68:	ldr	x0, [x2, #8]
     e6c:	ldr	x2, [x0]
     e70:	ldr	x2, [x2, #584]
     e74:	blr	x2
     e78:	ldp	x29, x30, [sp], #16
     e7c:	ret

0000000000000e80 <_ITM_WaRCE>:
     e80:	stp	x29, x30, [sp, #-16]!
     e84:	mov	x29, sp
     e88:	mov	x1, x0
     e8c:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     e90:	ldr	x2, [x2]
     e94:	mrs	x3, tpidr_el0
     e98:	add	x2, x3, x2
     e9c:	ldr	x0, [x2, #8]
     ea0:	ldr	x2, [x0]
     ea4:	ldr	x2, [x2, #592]
     ea8:	blr	x2
     eac:	ldp	x29, x30, [sp], #16
     eb0:	ret

0000000000000eb4 <_ITM_WaWCE>:
     eb4:	stp	x29, x30, [sp, #-16]!
     eb8:	mov	x29, sp
     ebc:	mov	x1, x0
     ec0:	adrp	x2, 0 <_ZN3GTM12_gtm_thr_tlsE>
     ec4:	ldr	x2, [x2]
     ec8:	mrs	x3, tpidr_el0
     ecc:	add	x2, x3, x2
     ed0:	ldr	x0, [x2, #8]
     ed4:	ldr	x2, [x0]
     ed8:	ldr	x2, [x2, #600]
     edc:	blr	x2
     ee0:	ldp	x29, x30, [sp], #16
     ee4:	ret

0000000000000ee8 <_ITM_memcpyRnWt>:
     ee8:	stp	x29, x30, [sp, #-16]!
     eec:	mov	x29, sp
     ef0:	mov	x8, x0
     ef4:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     ef8:	ldr	x4, [x4]
     efc:	mrs	x5, tpidr_el0
     f00:	add	x4, x5, x4
     f04:	ldr	x0, [x4, #8]
     f08:	ldr	x3, [x0]
     f0c:	ldr	x7, [x3, #608]
     f10:	mov	w6, #0x0                   	// #0
     f14:	mov	w5, #0x5                   	// #5
     f18:	mov	w4, #0x0                   	// #0
     f1c:	mov	x3, x2
     f20:	mov	x2, x1
     f24:	mov	x1, x8
     f28:	blr	x7
     f2c:	ldp	x29, x30, [sp], #16
     f30:	ret

0000000000000f34 <_ITM_memmoveRnWt>:
     f34:	stp	x29, x30, [sp, #-48]!
     f38:	mov	x29, sp
     f3c:	stp	x19, x20, [sp, #16]
     f40:	stp	x21, x22, [sp, #32]
     f44:	mov	x19, x0
     f48:	mov	x20, x1
     f4c:	mov	x21, x2
     f50:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
     f54:	ldr	x3, [x3]
     f58:	mrs	x4, tpidr_el0
     f5c:	add	x3, x4, x3
     f60:	ldr	x22, [x3, #8]
     f64:	mov	w4, #0x0                   	// #0
     f68:	mov	w3, #0x5                   	// #5
     f6c:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
     f70:	ldr	x1, [x22]
     f74:	ldr	x7, [x1, #608]
     f78:	mov	w6, #0x0                   	// #0
     f7c:	mov	w5, #0x5                   	// #5
     f80:	mov	w4, w0
     f84:	mov	x3, x21
     f88:	mov	x2, x20
     f8c:	mov	x1, x19
     f90:	mov	x0, x22
     f94:	blr	x7
     f98:	ldp	x19, x20, [sp, #16]
     f9c:	ldp	x21, x22, [sp, #32]
     fa0:	ldp	x29, x30, [sp], #48
     fa4:	ret

0000000000000fa8 <_ITM_memcpyRnWtaR>:
     fa8:	stp	x29, x30, [sp, #-16]!
     fac:	mov	x29, sp
     fb0:	mov	x8, x0
     fb4:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
     fb8:	ldr	x4, [x4]
     fbc:	mrs	x5, tpidr_el0
     fc0:	add	x4, x5, x4
     fc4:	ldr	x0, [x4, #8]
     fc8:	ldr	x3, [x0]
     fcc:	ldr	x7, [x3, #608]
     fd0:	mov	w6, #0x0                   	// #0
     fd4:	mov	w5, #0x6                   	// #6
     fd8:	mov	w4, #0x0                   	// #0
     fdc:	mov	x3, x2
     fe0:	mov	x2, x1
     fe4:	mov	x1, x8
     fe8:	blr	x7
     fec:	ldp	x29, x30, [sp], #16
     ff0:	ret

0000000000000ff4 <_ITM_memmoveRnWtaR>:
     ff4:	stp	x29, x30, [sp, #-48]!
     ff8:	mov	x29, sp
     ffc:	stp	x19, x20, [sp, #16]
    1000:	stp	x21, x22, [sp, #32]
    1004:	mov	x19, x0
    1008:	mov	x20, x1
    100c:	mov	x21, x2
    1010:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1014:	ldr	x3, [x3]
    1018:	mrs	x4, tpidr_el0
    101c:	add	x3, x4, x3
    1020:	ldr	x22, [x3, #8]
    1024:	mov	w4, #0x0                   	// #0
    1028:	mov	w3, #0x6                   	// #6
    102c:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1030:	ldr	x1, [x22]
    1034:	ldr	x7, [x1, #608]
    1038:	mov	w6, #0x0                   	// #0
    103c:	mov	w5, #0x6                   	// #6
    1040:	mov	w4, w0
    1044:	mov	x3, x21
    1048:	mov	x2, x20
    104c:	mov	x1, x19
    1050:	mov	x0, x22
    1054:	blr	x7
    1058:	ldp	x19, x20, [sp, #16]
    105c:	ldp	x21, x22, [sp, #32]
    1060:	ldp	x29, x30, [sp], #48
    1064:	ret

0000000000001068 <_ITM_memcpyRnWtaW>:
    1068:	stp	x29, x30, [sp, #-16]!
    106c:	mov	x29, sp
    1070:	mov	x8, x0
    1074:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1078:	ldr	x4, [x4]
    107c:	mrs	x5, tpidr_el0
    1080:	add	x4, x5, x4
    1084:	ldr	x0, [x4, #8]
    1088:	ldr	x3, [x0]
    108c:	ldr	x7, [x3, #608]
    1090:	mov	w6, #0x0                   	// #0
    1094:	mov	w5, #0x7                   	// #7
    1098:	mov	w4, #0x0                   	// #0
    109c:	mov	x3, x2
    10a0:	mov	x2, x1
    10a4:	mov	x1, x8
    10a8:	blr	x7
    10ac:	ldp	x29, x30, [sp], #16
    10b0:	ret

00000000000010b4 <_ITM_memmoveRnWtaW>:
    10b4:	stp	x29, x30, [sp, #-48]!
    10b8:	mov	x29, sp
    10bc:	stp	x19, x20, [sp, #16]
    10c0:	stp	x21, x22, [sp, #32]
    10c4:	mov	x19, x0
    10c8:	mov	x20, x1
    10cc:	mov	x21, x2
    10d0:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    10d4:	ldr	x3, [x3]
    10d8:	mrs	x4, tpidr_el0
    10dc:	add	x3, x4, x3
    10e0:	ldr	x22, [x3, #8]
    10e4:	mov	w4, #0x0                   	// #0
    10e8:	mov	w3, #0x7                   	// #7
    10ec:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    10f0:	ldr	x1, [x22]
    10f4:	ldr	x7, [x1, #608]
    10f8:	mov	w6, #0x0                   	// #0
    10fc:	mov	w5, #0x7                   	// #7
    1100:	mov	w4, w0
    1104:	mov	x3, x21
    1108:	mov	x2, x20
    110c:	mov	x1, x19
    1110:	mov	x0, x22
    1114:	blr	x7
    1118:	ldp	x19, x20, [sp, #16]
    111c:	ldp	x21, x22, [sp, #32]
    1120:	ldp	x29, x30, [sp], #48
    1124:	ret

0000000000001128 <_ITM_memcpyRtWn>:
    1128:	stp	x29, x30, [sp, #-16]!
    112c:	mov	x29, sp
    1130:	mov	x8, x0
    1134:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1138:	ldr	x4, [x4]
    113c:	mrs	x5, tpidr_el0
    1140:	add	x4, x5, x4
    1144:	ldr	x0, [x4, #8]
    1148:	ldr	x3, [x0]
    114c:	ldr	x7, [x3, #608]
    1150:	mov	w6, #0x1                   	// #1
    1154:	mov	w5, #0x0                   	// #0
    1158:	mov	w4, #0x0                   	// #0
    115c:	mov	x3, x2
    1160:	mov	x2, x1
    1164:	mov	x1, x8
    1168:	blr	x7
    116c:	ldp	x29, x30, [sp], #16
    1170:	ret

0000000000001174 <_ITM_memmoveRtWn>:
    1174:	stp	x29, x30, [sp, #-48]!
    1178:	mov	x29, sp
    117c:	stp	x19, x20, [sp, #16]
    1180:	stp	x21, x22, [sp, #32]
    1184:	mov	x19, x0
    1188:	mov	x20, x1
    118c:	mov	x21, x2
    1190:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1194:	ldr	x3, [x3]
    1198:	mrs	x4, tpidr_el0
    119c:	add	x3, x4, x3
    11a0:	ldr	x22, [x3, #8]
    11a4:	mov	w4, #0x1                   	// #1
    11a8:	mov	w3, #0x0                   	// #0
    11ac:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    11b0:	ldr	x1, [x22]
    11b4:	ldr	x7, [x1, #608]
    11b8:	mov	w6, #0x1                   	// #1
    11bc:	mov	w5, #0x0                   	// #0
    11c0:	mov	w4, w0
    11c4:	mov	x3, x21
    11c8:	mov	x2, x20
    11cc:	mov	x1, x19
    11d0:	mov	x0, x22
    11d4:	blr	x7
    11d8:	ldp	x19, x20, [sp, #16]
    11dc:	ldp	x21, x22, [sp, #32]
    11e0:	ldp	x29, x30, [sp], #48
    11e4:	ret

00000000000011e8 <_ITM_memcpyRtWt>:
    11e8:	stp	x29, x30, [sp, #-16]!
    11ec:	mov	x29, sp
    11f0:	mov	x8, x0
    11f4:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    11f8:	ldr	x4, [x4]
    11fc:	mrs	x5, tpidr_el0
    1200:	add	x4, x5, x4
    1204:	ldr	x0, [x4, #8]
    1208:	ldr	x3, [x0]
    120c:	ldr	x7, [x3, #608]
    1210:	mov	w6, #0x1                   	// #1
    1214:	mov	w5, #0x5                   	// #5
    1218:	mov	w4, #0x0                   	// #0
    121c:	mov	x3, x2
    1220:	mov	x2, x1
    1224:	mov	x1, x8
    1228:	blr	x7
    122c:	ldp	x29, x30, [sp], #16
    1230:	ret

0000000000001234 <_ITM_memmoveRtWt>:
    1234:	stp	x29, x30, [sp, #-48]!
    1238:	mov	x29, sp
    123c:	stp	x19, x20, [sp, #16]
    1240:	stp	x21, x22, [sp, #32]
    1244:	mov	x19, x0
    1248:	mov	x20, x1
    124c:	mov	x21, x2
    1250:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1254:	ldr	x3, [x3]
    1258:	mrs	x4, tpidr_el0
    125c:	add	x3, x4, x3
    1260:	ldr	x22, [x3, #8]
    1264:	mov	w4, #0x1                   	// #1
    1268:	mov	w3, #0x5                   	// #5
    126c:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1270:	ldr	x1, [x22]
    1274:	ldr	x7, [x1, #608]
    1278:	mov	w6, #0x1                   	// #1
    127c:	mov	w5, #0x5                   	// #5
    1280:	mov	w4, w0
    1284:	mov	x3, x21
    1288:	mov	x2, x20
    128c:	mov	x1, x19
    1290:	mov	x0, x22
    1294:	blr	x7
    1298:	ldp	x19, x20, [sp, #16]
    129c:	ldp	x21, x22, [sp, #32]
    12a0:	ldp	x29, x30, [sp], #48
    12a4:	ret

00000000000012a8 <_ITM_memcpyRtWtaR>:
    12a8:	stp	x29, x30, [sp, #-16]!
    12ac:	mov	x29, sp
    12b0:	mov	x8, x0
    12b4:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    12b8:	ldr	x4, [x4]
    12bc:	mrs	x5, tpidr_el0
    12c0:	add	x4, x5, x4
    12c4:	ldr	x0, [x4, #8]
    12c8:	ldr	x3, [x0]
    12cc:	ldr	x7, [x3, #608]
    12d0:	mov	w6, #0x1                   	// #1
    12d4:	mov	w5, #0x6                   	// #6
    12d8:	mov	w4, #0x0                   	// #0
    12dc:	mov	x3, x2
    12e0:	mov	x2, x1
    12e4:	mov	x1, x8
    12e8:	blr	x7
    12ec:	ldp	x29, x30, [sp], #16
    12f0:	ret

00000000000012f4 <_ITM_memmoveRtWtaR>:
    12f4:	stp	x29, x30, [sp, #-48]!
    12f8:	mov	x29, sp
    12fc:	stp	x19, x20, [sp, #16]
    1300:	stp	x21, x22, [sp, #32]
    1304:	mov	x19, x0
    1308:	mov	x20, x1
    130c:	mov	x21, x2
    1310:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1314:	ldr	x3, [x3]
    1318:	mrs	x4, tpidr_el0
    131c:	add	x3, x4, x3
    1320:	ldr	x22, [x3, #8]
    1324:	mov	w4, #0x1                   	// #1
    1328:	mov	w3, #0x6                   	// #6
    132c:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1330:	ldr	x1, [x22]
    1334:	ldr	x7, [x1, #608]
    1338:	mov	w6, #0x1                   	// #1
    133c:	mov	w5, #0x6                   	// #6
    1340:	mov	w4, w0
    1344:	mov	x3, x21
    1348:	mov	x2, x20
    134c:	mov	x1, x19
    1350:	mov	x0, x22
    1354:	blr	x7
    1358:	ldp	x19, x20, [sp, #16]
    135c:	ldp	x21, x22, [sp, #32]
    1360:	ldp	x29, x30, [sp], #48
    1364:	ret

0000000000001368 <_ITM_memcpyRtWtaW>:
    1368:	stp	x29, x30, [sp, #-16]!
    136c:	mov	x29, sp
    1370:	mov	x8, x0
    1374:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1378:	ldr	x4, [x4]
    137c:	mrs	x5, tpidr_el0
    1380:	add	x4, x5, x4
    1384:	ldr	x0, [x4, #8]
    1388:	ldr	x3, [x0]
    138c:	ldr	x7, [x3, #608]
    1390:	mov	w6, #0x1                   	// #1
    1394:	mov	w5, #0x7                   	// #7
    1398:	mov	w4, #0x0                   	// #0
    139c:	mov	x3, x2
    13a0:	mov	x2, x1
    13a4:	mov	x1, x8
    13a8:	blr	x7
    13ac:	ldp	x29, x30, [sp], #16
    13b0:	ret

00000000000013b4 <_ITM_memmoveRtWtaW>:
    13b4:	stp	x29, x30, [sp, #-48]!
    13b8:	mov	x29, sp
    13bc:	stp	x19, x20, [sp, #16]
    13c0:	stp	x21, x22, [sp, #32]
    13c4:	mov	x19, x0
    13c8:	mov	x20, x1
    13cc:	mov	x21, x2
    13d0:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    13d4:	ldr	x3, [x3]
    13d8:	mrs	x4, tpidr_el0
    13dc:	add	x3, x4, x3
    13e0:	ldr	x22, [x3, #8]
    13e4:	mov	w4, #0x1                   	// #1
    13e8:	mov	w3, #0x7                   	// #7
    13ec:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    13f0:	ldr	x1, [x22]
    13f4:	ldr	x7, [x1, #608]
    13f8:	mov	w6, #0x1                   	// #1
    13fc:	mov	w5, #0x7                   	// #7
    1400:	mov	w4, w0
    1404:	mov	x3, x21
    1408:	mov	x2, x20
    140c:	mov	x1, x19
    1410:	mov	x0, x22
    1414:	blr	x7
    1418:	ldp	x19, x20, [sp, #16]
    141c:	ldp	x21, x22, [sp, #32]
    1420:	ldp	x29, x30, [sp], #48
    1424:	ret

0000000000001428 <_ITM_memcpyRtaRWn>:
    1428:	stp	x29, x30, [sp, #-16]!
    142c:	mov	x29, sp
    1430:	mov	x8, x0
    1434:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1438:	ldr	x4, [x4]
    143c:	mrs	x5, tpidr_el0
    1440:	add	x4, x5, x4
    1444:	ldr	x0, [x4, #8]
    1448:	ldr	x3, [x0]
    144c:	ldr	x7, [x3, #608]
    1450:	mov	w6, #0x2                   	// #2
    1454:	mov	w5, #0x0                   	// #0
    1458:	mov	w4, #0x0                   	// #0
    145c:	mov	x3, x2
    1460:	mov	x2, x1
    1464:	mov	x1, x8
    1468:	blr	x7
    146c:	ldp	x29, x30, [sp], #16
    1470:	ret

0000000000001474 <_ITM_memmoveRtaRWn>:
    1474:	stp	x29, x30, [sp, #-48]!
    1478:	mov	x29, sp
    147c:	stp	x19, x20, [sp, #16]
    1480:	stp	x21, x22, [sp, #32]
    1484:	mov	x19, x0
    1488:	mov	x20, x1
    148c:	mov	x21, x2
    1490:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1494:	ldr	x3, [x3]
    1498:	mrs	x4, tpidr_el0
    149c:	add	x3, x4, x3
    14a0:	ldr	x22, [x3, #8]
    14a4:	mov	w4, #0x2                   	// #2
    14a8:	mov	w3, #0x0                   	// #0
    14ac:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    14b0:	ldr	x1, [x22]
    14b4:	ldr	x7, [x1, #608]
    14b8:	mov	w6, #0x2                   	// #2
    14bc:	mov	w5, #0x0                   	// #0
    14c0:	mov	w4, w0
    14c4:	mov	x3, x21
    14c8:	mov	x2, x20
    14cc:	mov	x1, x19
    14d0:	mov	x0, x22
    14d4:	blr	x7
    14d8:	ldp	x19, x20, [sp, #16]
    14dc:	ldp	x21, x22, [sp, #32]
    14e0:	ldp	x29, x30, [sp], #48
    14e4:	ret

00000000000014e8 <_ITM_memcpyRtaRWt>:
    14e8:	stp	x29, x30, [sp, #-16]!
    14ec:	mov	x29, sp
    14f0:	mov	x8, x0
    14f4:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    14f8:	ldr	x4, [x4]
    14fc:	mrs	x5, tpidr_el0
    1500:	add	x4, x5, x4
    1504:	ldr	x0, [x4, #8]
    1508:	ldr	x3, [x0]
    150c:	ldr	x7, [x3, #608]
    1510:	mov	w6, #0x2                   	// #2
    1514:	mov	w5, #0x5                   	// #5
    1518:	mov	w4, #0x0                   	// #0
    151c:	mov	x3, x2
    1520:	mov	x2, x1
    1524:	mov	x1, x8
    1528:	blr	x7
    152c:	ldp	x29, x30, [sp], #16
    1530:	ret

0000000000001534 <_ITM_memmoveRtaRWt>:
    1534:	stp	x29, x30, [sp, #-48]!
    1538:	mov	x29, sp
    153c:	stp	x19, x20, [sp, #16]
    1540:	stp	x21, x22, [sp, #32]
    1544:	mov	x19, x0
    1548:	mov	x20, x1
    154c:	mov	x21, x2
    1550:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1554:	ldr	x3, [x3]
    1558:	mrs	x4, tpidr_el0
    155c:	add	x3, x4, x3
    1560:	ldr	x22, [x3, #8]
    1564:	mov	w4, #0x2                   	// #2
    1568:	mov	w3, #0x5                   	// #5
    156c:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1570:	ldr	x1, [x22]
    1574:	ldr	x7, [x1, #608]
    1578:	mov	w6, #0x2                   	// #2
    157c:	mov	w5, #0x5                   	// #5
    1580:	mov	w4, w0
    1584:	mov	x3, x21
    1588:	mov	x2, x20
    158c:	mov	x1, x19
    1590:	mov	x0, x22
    1594:	blr	x7
    1598:	ldp	x19, x20, [sp, #16]
    159c:	ldp	x21, x22, [sp, #32]
    15a0:	ldp	x29, x30, [sp], #48
    15a4:	ret

00000000000015a8 <_ITM_memcpyRtaRWtaR>:
    15a8:	stp	x29, x30, [sp, #-16]!
    15ac:	mov	x29, sp
    15b0:	mov	x8, x0
    15b4:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    15b8:	ldr	x4, [x4]
    15bc:	mrs	x5, tpidr_el0
    15c0:	add	x4, x5, x4
    15c4:	ldr	x0, [x4, #8]
    15c8:	ldr	x3, [x0]
    15cc:	ldr	x7, [x3, #608]
    15d0:	mov	w6, #0x2                   	// #2
    15d4:	mov	w5, #0x6                   	// #6
    15d8:	mov	w4, #0x0                   	// #0
    15dc:	mov	x3, x2
    15e0:	mov	x2, x1
    15e4:	mov	x1, x8
    15e8:	blr	x7
    15ec:	ldp	x29, x30, [sp], #16
    15f0:	ret

00000000000015f4 <_ITM_memmoveRtaRWtaR>:
    15f4:	stp	x29, x30, [sp, #-48]!
    15f8:	mov	x29, sp
    15fc:	stp	x19, x20, [sp, #16]
    1600:	stp	x21, x22, [sp, #32]
    1604:	mov	x19, x0
    1608:	mov	x20, x1
    160c:	mov	x21, x2
    1610:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1614:	ldr	x3, [x3]
    1618:	mrs	x4, tpidr_el0
    161c:	add	x3, x4, x3
    1620:	ldr	x22, [x3, #8]
    1624:	mov	w4, #0x2                   	// #2
    1628:	mov	w3, #0x6                   	// #6
    162c:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1630:	ldr	x1, [x22]
    1634:	ldr	x7, [x1, #608]
    1638:	mov	w6, #0x2                   	// #2
    163c:	mov	w5, #0x6                   	// #6
    1640:	mov	w4, w0
    1644:	mov	x3, x21
    1648:	mov	x2, x20
    164c:	mov	x1, x19
    1650:	mov	x0, x22
    1654:	blr	x7
    1658:	ldp	x19, x20, [sp, #16]
    165c:	ldp	x21, x22, [sp, #32]
    1660:	ldp	x29, x30, [sp], #48
    1664:	ret

0000000000001668 <_ITM_memcpyRtaRWtaW>:
    1668:	stp	x29, x30, [sp, #-16]!
    166c:	mov	x29, sp
    1670:	mov	x8, x0
    1674:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1678:	ldr	x4, [x4]
    167c:	mrs	x5, tpidr_el0
    1680:	add	x4, x5, x4
    1684:	ldr	x0, [x4, #8]
    1688:	ldr	x3, [x0]
    168c:	ldr	x7, [x3, #608]
    1690:	mov	w6, #0x2                   	// #2
    1694:	mov	w5, #0x7                   	// #7
    1698:	mov	w4, #0x0                   	// #0
    169c:	mov	x3, x2
    16a0:	mov	x2, x1
    16a4:	mov	x1, x8
    16a8:	blr	x7
    16ac:	ldp	x29, x30, [sp], #16
    16b0:	ret

00000000000016b4 <_ITM_memmoveRtaRWtaW>:
    16b4:	stp	x29, x30, [sp, #-48]!
    16b8:	mov	x29, sp
    16bc:	stp	x19, x20, [sp, #16]
    16c0:	stp	x21, x22, [sp, #32]
    16c4:	mov	x19, x0
    16c8:	mov	x20, x1
    16cc:	mov	x21, x2
    16d0:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    16d4:	ldr	x3, [x3]
    16d8:	mrs	x4, tpidr_el0
    16dc:	add	x3, x4, x3
    16e0:	ldr	x22, [x3, #8]
    16e4:	mov	w4, #0x2                   	// #2
    16e8:	mov	w3, #0x7                   	// #7
    16ec:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    16f0:	ldr	x1, [x22]
    16f4:	ldr	x7, [x1, #608]
    16f8:	mov	w6, #0x2                   	// #2
    16fc:	mov	w5, #0x7                   	// #7
    1700:	mov	w4, w0
    1704:	mov	x3, x21
    1708:	mov	x2, x20
    170c:	mov	x1, x19
    1710:	mov	x0, x22
    1714:	blr	x7
    1718:	ldp	x19, x20, [sp, #16]
    171c:	ldp	x21, x22, [sp, #32]
    1720:	ldp	x29, x30, [sp], #48
    1724:	ret

0000000000001728 <_ITM_memcpyRtaWWn>:
    1728:	stp	x29, x30, [sp, #-16]!
    172c:	mov	x29, sp
    1730:	mov	x8, x0
    1734:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1738:	ldr	x4, [x4]
    173c:	mrs	x5, tpidr_el0
    1740:	add	x4, x5, x4
    1744:	ldr	x0, [x4, #8]
    1748:	ldr	x3, [x0]
    174c:	ldr	x7, [x3, #608]
    1750:	mov	w6, #0x3                   	// #3
    1754:	mov	w5, #0x0                   	// #0
    1758:	mov	w4, #0x0                   	// #0
    175c:	mov	x3, x2
    1760:	mov	x2, x1
    1764:	mov	x1, x8
    1768:	blr	x7
    176c:	ldp	x29, x30, [sp], #16
    1770:	ret

0000000000001774 <_ITM_memmoveRtaWWn>:
    1774:	stp	x29, x30, [sp, #-48]!
    1778:	mov	x29, sp
    177c:	stp	x19, x20, [sp, #16]
    1780:	stp	x21, x22, [sp, #32]
    1784:	mov	x19, x0
    1788:	mov	x20, x1
    178c:	mov	x21, x2
    1790:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1794:	ldr	x3, [x3]
    1798:	mrs	x4, tpidr_el0
    179c:	add	x3, x4, x3
    17a0:	ldr	x22, [x3, #8]
    17a4:	mov	w4, #0x3                   	// #3
    17a8:	mov	w3, #0x0                   	// #0
    17ac:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    17b0:	ldr	x1, [x22]
    17b4:	ldr	x7, [x1, #608]
    17b8:	mov	w6, #0x3                   	// #3
    17bc:	mov	w5, #0x0                   	// #0
    17c0:	mov	w4, w0
    17c4:	mov	x3, x21
    17c8:	mov	x2, x20
    17cc:	mov	x1, x19
    17d0:	mov	x0, x22
    17d4:	blr	x7
    17d8:	ldp	x19, x20, [sp, #16]
    17dc:	ldp	x21, x22, [sp, #32]
    17e0:	ldp	x29, x30, [sp], #48
    17e4:	ret

00000000000017e8 <_ITM_memcpyRtaWWt>:
    17e8:	stp	x29, x30, [sp, #-16]!
    17ec:	mov	x29, sp
    17f0:	mov	x8, x0
    17f4:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    17f8:	ldr	x4, [x4]
    17fc:	mrs	x5, tpidr_el0
    1800:	add	x4, x5, x4
    1804:	ldr	x0, [x4, #8]
    1808:	ldr	x3, [x0]
    180c:	ldr	x7, [x3, #608]
    1810:	mov	w6, #0x3                   	// #3
    1814:	mov	w5, #0x5                   	// #5
    1818:	mov	w4, #0x0                   	// #0
    181c:	mov	x3, x2
    1820:	mov	x2, x1
    1824:	mov	x1, x8
    1828:	blr	x7
    182c:	ldp	x29, x30, [sp], #16
    1830:	ret

0000000000001834 <_ITM_memmoveRtaWWt>:
    1834:	stp	x29, x30, [sp, #-48]!
    1838:	mov	x29, sp
    183c:	stp	x19, x20, [sp, #16]
    1840:	stp	x21, x22, [sp, #32]
    1844:	mov	x19, x0
    1848:	mov	x20, x1
    184c:	mov	x21, x2
    1850:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1854:	ldr	x3, [x3]
    1858:	mrs	x4, tpidr_el0
    185c:	add	x3, x4, x3
    1860:	ldr	x22, [x3, #8]
    1864:	mov	w4, #0x3                   	// #3
    1868:	mov	w3, #0x5                   	// #5
    186c:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1870:	ldr	x1, [x22]
    1874:	ldr	x7, [x1, #608]
    1878:	mov	w6, #0x3                   	// #3
    187c:	mov	w5, #0x5                   	// #5
    1880:	mov	w4, w0
    1884:	mov	x3, x21
    1888:	mov	x2, x20
    188c:	mov	x1, x19
    1890:	mov	x0, x22
    1894:	blr	x7
    1898:	ldp	x19, x20, [sp, #16]
    189c:	ldp	x21, x22, [sp, #32]
    18a0:	ldp	x29, x30, [sp], #48
    18a4:	ret

00000000000018a8 <_ITM_memcpyRtaWWtaR>:
    18a8:	stp	x29, x30, [sp, #-16]!
    18ac:	mov	x29, sp
    18b0:	mov	x8, x0
    18b4:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    18b8:	ldr	x4, [x4]
    18bc:	mrs	x5, tpidr_el0
    18c0:	add	x4, x5, x4
    18c4:	ldr	x0, [x4, #8]
    18c8:	ldr	x3, [x0]
    18cc:	ldr	x7, [x3, #608]
    18d0:	mov	w6, #0x3                   	// #3
    18d4:	mov	w5, #0x6                   	// #6
    18d8:	mov	w4, #0x0                   	// #0
    18dc:	mov	x3, x2
    18e0:	mov	x2, x1
    18e4:	mov	x1, x8
    18e8:	blr	x7
    18ec:	ldp	x29, x30, [sp], #16
    18f0:	ret

00000000000018f4 <_ITM_memmoveRtaWWtaR>:
    18f4:	stp	x29, x30, [sp, #-48]!
    18f8:	mov	x29, sp
    18fc:	stp	x19, x20, [sp, #16]
    1900:	stp	x21, x22, [sp, #32]
    1904:	mov	x19, x0
    1908:	mov	x20, x1
    190c:	mov	x21, x2
    1910:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1914:	ldr	x3, [x3]
    1918:	mrs	x4, tpidr_el0
    191c:	add	x3, x4, x3
    1920:	ldr	x22, [x3, #8]
    1924:	mov	w4, #0x3                   	// #3
    1928:	mov	w3, #0x6                   	// #6
    192c:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    1930:	ldr	x1, [x22]
    1934:	ldr	x7, [x1, #608]
    1938:	mov	w6, #0x3                   	// #3
    193c:	mov	w5, #0x6                   	// #6
    1940:	mov	w4, w0
    1944:	mov	x3, x21
    1948:	mov	x2, x20
    194c:	mov	x1, x19
    1950:	mov	x0, x22
    1954:	blr	x7
    1958:	ldp	x19, x20, [sp, #16]
    195c:	ldp	x21, x22, [sp, #32]
    1960:	ldp	x29, x30, [sp], #48
    1964:	ret

0000000000001968 <_ITM_memcpyRtaWWtaW>:
    1968:	stp	x29, x30, [sp, #-16]!
    196c:	mov	x29, sp
    1970:	mov	x8, x0
    1974:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1978:	ldr	x4, [x4]
    197c:	mrs	x5, tpidr_el0
    1980:	add	x4, x5, x4
    1984:	ldr	x0, [x4, #8]
    1988:	ldr	x3, [x0]
    198c:	ldr	x7, [x3, #608]
    1990:	mov	w6, #0x3                   	// #3
    1994:	mov	w5, #0x7                   	// #7
    1998:	mov	w4, #0x0                   	// #0
    199c:	mov	x3, x2
    19a0:	mov	x2, x1
    19a4:	mov	x1, x8
    19a8:	blr	x7
    19ac:	ldp	x29, x30, [sp], #16
    19b0:	ret

00000000000019b4 <_ITM_memmoveRtaWWtaW>:
    19b4:	stp	x29, x30, [sp, #-48]!
    19b8:	mov	x29, sp
    19bc:	stp	x19, x20, [sp, #16]
    19c0:	stp	x21, x22, [sp, #32]
    19c4:	mov	x19, x0
    19c8:	mov	x20, x1
    19cc:	mov	x21, x2
    19d0:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
    19d4:	ldr	x3, [x3]
    19d8:	mrs	x4, tpidr_el0
    19dc:	add	x3, x4, x3
    19e0:	ldr	x22, [x3, #8]
    19e4:	mov	w4, #0x3                   	// #3
    19e8:	mov	w3, #0x7                   	// #7
    19ec:	bl	0 <_ZN3GTM12abi_dispatch21memmove_overlap_checkEPvPKvmNS0_11ls_modifierES4_>
    19f0:	ldr	x1, [x22]
    19f4:	ldr	x7, [x1, #608]
    19f8:	mov	w6, #0x3                   	// #3
    19fc:	mov	w5, #0x7                   	// #7
    1a00:	mov	w4, w0
    1a04:	mov	x3, x21
    1a08:	mov	x2, x20
    1a0c:	mov	x1, x19
    1a10:	mov	x0, x22
    1a14:	blr	x7
    1a18:	ldp	x19, x20, [sp, #16]
    1a1c:	ldp	x21, x22, [sp, #32]
    1a20:	ldp	x29, x30, [sp], #48
    1a24:	ret

0000000000001a28 <_ITM_memsetW>:
    1a28:	stp	x29, x30, [sp, #-16]!
    1a2c:	mov	x29, sp
    1a30:	mov	x6, x0
    1a34:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1a38:	ldr	x4, [x4]
    1a3c:	mrs	x5, tpidr_el0
    1a40:	add	x4, x5, x4
    1a44:	ldr	x0, [x4, #8]
    1a48:	ldr	x3, [x0]
    1a4c:	ldr	x5, [x3, #616]
    1a50:	mov	w4, #0x5                   	// #5
    1a54:	mov	x3, x2
    1a58:	mov	w2, w1
    1a5c:	mov	x1, x6
    1a60:	blr	x5
    1a64:	ldp	x29, x30, [sp], #16
    1a68:	ret

0000000000001a6c <_ITM_memsetWaR>:
    1a6c:	stp	x29, x30, [sp, #-16]!
    1a70:	mov	x29, sp
    1a74:	mov	x6, x0
    1a78:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1a7c:	ldr	x4, [x4]
    1a80:	mrs	x5, tpidr_el0
    1a84:	add	x4, x5, x4
    1a88:	ldr	x0, [x4, #8]
    1a8c:	ldr	x3, [x0]
    1a90:	ldr	x5, [x3, #616]
    1a94:	mov	w4, #0x6                   	// #6
    1a98:	mov	x3, x2
    1a9c:	mov	w2, w1
    1aa0:	mov	x1, x6
    1aa4:	blr	x5
    1aa8:	ldp	x29, x30, [sp], #16
    1aac:	ret

0000000000001ab0 <_ITM_memsetWaW>:
    1ab0:	stp	x29, x30, [sp, #-16]!
    1ab4:	mov	x29, sp
    1ab8:	mov	x6, x0
    1abc:	adrp	x4, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1ac0:	ldr	x4, [x4]
    1ac4:	mrs	x5, tpidr_el0
    1ac8:	add	x4, x5, x4
    1acc:	ldr	x0, [x4, #8]
    1ad0:	ldr	x3, [x0]
    1ad4:	ldr	x5, [x3, #616]
    1ad8:	mov	w4, #0x7                   	// #7
    1adc:	mov	x3, x2
    1ae0:	mov	w2, w1
    1ae4:	mov	x1, x6
    1ae8:	blr	x5
    1aec:	ldp	x29, x30, [sp], #16
    1af0:	ret

beginend.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL16thread_exit_initv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x1, 0 <_ZL16thread_exit_initv>
   c:	add	x1, x1, #0x0
  10:	adrp	x0, 0 <_ZL16thread_exit_initv>
  14:	add	x0, x0, #0x0
  18:	bl	0 <pthread_key_create>
  1c:	cbnz	w0, 28 <_ZL16thread_exit_initv+0x28>
  20:	ldp	x29, x30, [sp], #16
  24:	ret
  28:	adrp	x0, 0 <_ZL16thread_exit_initv>
  2c:	add	x0, x0, #0x0
  30:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>

0000000000000034 <_ZN3GTM10gtm_threadnwEm>:
  34:	stp	x29, x30, [sp, #-32]!
  38:	mov	x29, sp
  3c:	str	x19, [sp, #16]
  40:	cmp	x0, #0x280
  44:	b.ne	74 <_ZN3GTM10gtm_threadnwEm+0x40>  // b.any
  48:	mov	w1, #0x1                   	// #1
  4c:	mov	x0, #0x280                 	// #640
  50:	bl	0 <_ZN3GTM7xmallocEmb>
  54:	mov	x19, x0
  58:	mov	x2, #0x280                 	// #640
  5c:	mov	w1, #0x0                   	// #0
  60:	bl	0 <memset>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	ret
  74:	adrp	x3, 0 <_ZL16thread_exit_initv>
  78:	add	x3, x3, #0x0
  7c:	mov	w2, #0x40                  	// #64
  80:	adrp	x1, 0 <_ZL16thread_exit_initv>
  84:	add	x1, x1, #0x0
  88:	adrp	x0, 0 <_ZL16thread_exit_initv>
  8c:	add	x0, x0, #0x0
  90:	bl	0 <__assert_fail>

0000000000000094 <_ZN3GTM10gtm_threaddlEPv>:
  94:	stp	x29, x30, [sp, #-16]!
  98:	mov	x29, sp
  9c:	bl	0 <free>
  a0:	ldp	x29, x30, [sp], #16
  a4:	ret

00000000000000a8 <_ZN3GTM10gtm_threadC1Ev>:
  a8:	stp	x29, x30, [sp, #-48]!
  ac:	mov	x29, sp
  b0:	stp	x19, x20, [sp, #16]
  b4:	str	x21, [sp, #32]
  b8:	mov	x19, x0
  bc:	mov	x20, #0x20                  	// #32
  c0:	str	x20, [x0, #168]
  c4:	str	xzr, [x0, #176]
  c8:	mov	w1, #0x1                   	// #1
  cc:	mov	x0, #0x100                 	// #256
  d0:	bl	0 <_ZN3GTM7xmallocEmb>
  d4:	str	x0, [x19, #184]
  d8:	str	x20, [x19, #192]
  dc:	str	xzr, [x19, #200]
  e0:	mov	w1, #0x1                   	// #1
  e4:	mov	x0, #0x200                 	// #512
  e8:	bl	0 <_ZN3GTM7xmallocEmb>
  ec:	str	x0, [x19, #208]
  f0:	str	x20, [x19, #216]
  f4:	str	xzr, [x19, #224]
  f8:	mov	w1, #0x1                   	// #1
  fc:	mov	x0, #0x200                 	// #512
 100:	bl	0 <_ZN3GTM7xmallocEmb>
 104:	str	x0, [x19, #232]
 108:	str	xzr, [x19, #240]
 10c:	str	x20, [x19, #248]
 110:	str	xzr, [x19, #256]
 114:	mov	w1, #0x1                   	// #1
 118:	mov	x0, #0x400                 	// #1024
 11c:	bl	0 <_ZN3GTM7xmallocEmb>
 120:	str	x0, [x19, #264]
 124:	str	x20, [x19, #336]
 128:	str	xzr, [x19, #344]
 12c:	mov	w1, #0x1                   	// #1
 130:	mov	x0, #0x1d00                	// #7424
 134:	bl	0 <_ZN3GTM7xmallocEmb>
 138:	str	x0, [x19, #352]
 13c:	add	x0, x19, #0x208
 140:	mov	x1, #0xffffffffffffffff    	// #-1
 144:	str	x1, [x0]
 148:	adrp	x20, 0 <_ZL16thread_exit_initv>
 14c:	add	x20, x20, #0x0
 150:	add	x21, x20, #0x80
 154:	mov	x0, x21
 158:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 15c:	ldr	x0, [x20, #144]
 160:	str	x0, [x19, #512]
 164:	str	x19, [x20, #144]
 168:	ldr	w1, [x20, #152]
 16c:	add	w2, w1, #0x1
 170:	str	w2, [x20, #152]
 174:	mov	x0, x19
 178:	bl	0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj>
 17c:	mov	x0, x21
 180:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 184:	mov	x0, x19
 188:	bl	0 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv>
 18c:	adrp	x1, 0 <_ZL16thread_exit_initv>
 190:	add	x1, x1, #0x0
 194:	add	x0, x20, #0x9c
 198:	bl	0 <pthread_once>
 19c:	cbnz	w0, 1c4 <_ZN3GTM10gtm_threadC1Ev+0x11c>
 1a0:	mov	x1, x19
 1a4:	adrp	x0, 0 <_ZL16thread_exit_initv>
 1a8:	ldr	w0, [x0]
 1ac:	bl	0 <pthread_setspecific>
 1b0:	cbnz	w0, 1d0 <_ZN3GTM10gtm_threadC1Ev+0x128>
 1b4:	ldp	x19, x20, [sp, #16]
 1b8:	ldr	x21, [sp, #32]
 1bc:	ldp	x29, x30, [sp], #48
 1c0:	ret
 1c4:	adrp	x0, 0 <_ZL16thread_exit_initv>
 1c8:	add	x0, x0, #0x0
 1cc:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 1d0:	adrp	x0, 0 <_ZL16thread_exit_initv>
 1d4:	add	x0, x0, #0x0
 1d8:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>

00000000000001dc <_ZN3GTM18gtm_transaction_cp4saveEPNS_10gtm_threadE>:
 1dc:	stp	x29, x30, [sp, #-32]!
 1e0:	mov	x29, sp
 1e4:	stp	x19, x20, [sp, #16]
 1e8:	mov	x19, x0
 1ec:	mov	x20, x1
 1f0:	mov	x2, #0xa8                  	// #168
 1f4:	bl	0 <memcpy>
 1f8:	ldr	x0, [x20, #176]
 1fc:	str	x0, [x19, #168]
 200:	ldr	x0, [x20, #240]
 204:	str	x0, [x19, #176]
 208:	ldr	x0, [x20, #256]
 20c:	str	x0, [x19, #184]
 210:	ldr	x0, [x20, #272]
 214:	str	x0, [x19, #192]
 218:	ldr	w0, [x20, #280]
 21c:	str	w0, [x19, #200]
 220:	ldr	w0, [x20, #304]
 224:	str	w0, [x19, #204]
 228:	ldr	w0, [x20, #320]
 22c:	str	w0, [x19, #208]
 230:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 234:	ldr	x0, [x0]
 238:	mrs	x1, tpidr_el0
 23c:	add	x0, x1, x0
 240:	ldr	x0, [x0, #8]
 244:	str	x0, [x19, #216]
 248:	ldr	w0, [x20, #284]
 24c:	str	w0, [x19, #224]
 250:	ldp	x19, x20, [sp, #16]
 254:	ldp	x29, x30, [sp], #32
 258:	ret

000000000000025c <_ZN3GTM18gtm_transaction_cp6commitEPNS_10gtm_threadE>:
 25c:	stp	x29, x30, [sp, #-32]!
 260:	mov	x29, sp
 264:	stp	x19, x20, [sp, #16]
 268:	mov	x20, x0
 26c:	mov	x19, x1
 270:	mov	x2, #0xa8                  	// #168
 274:	mov	x1, x0
 278:	mov	x0, x19
 27c:	bl	0 <memcpy>
 280:	ldr	x0, [x20, #176]
 284:	str	x0, [x19, #240]
 288:	ldr	x0, [x20, #192]
 28c:	str	x0, [x19, #272]
 290:	ldr	w0, [x20, #200]
 294:	str	w0, [x19, #280]
 298:	ldp	x19, x20, [sp, #16]
 29c:	ldp	x29, x30, [sp], #32
 2a0:	ret

00000000000002a4 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>:
 2a4:	stp	x29, x30, [sp, #-48]!
 2a8:	mov	x29, sp
 2ac:	stp	x19, x20, [sp, #16]
 2b0:	str	x21, [sp, #32]
 2b4:	mov	x19, x0
 2b8:	and	w21, w2, #0xff
 2bc:	add	x0, x0, #0xa8
 2c0:	cbz	x1, 3c4 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x120>
 2c4:	mov	x20, x1
 2c8:	ldr	x2, [x1, #168]
 2cc:	mov	x1, x19
 2d0:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 2d4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 2d8:	ldr	x0, [x0]
 2dc:	mrs	x1, tpidr_el0
 2e0:	add	x0, x1, x0
 2e4:	ldr	x0, [x0, #8]
 2e8:	ldr	x1, [x0]
 2ec:	ldr	x2, [x1, #16]
 2f0:	mov	x1, x20
 2f4:	blr	x2
 2f8:	ldr	x1, [x20, #184]
 2fc:	mov	x0, x19
 300:	bl	0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
 304:	add	x2, x20, #0xb0
 308:	mov	w1, #0x1                   	// #1
 30c:	mov	x0, x19
 310:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
 314:	mov	x1, x20
 318:	mov	x0, x19
 31c:	bl	0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE>
 320:	cbz	w21, 3a4 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x100>
 324:	mov	x2, #0xa8                  	// #168
 328:	mov	x1, x20
 32c:	mov	x0, x19
 330:	bl	0 <memcpy>
 334:	ldr	x0, [x20, #192]
 338:	str	x0, [x19, #272]
 33c:	ldr	w0, [x20, #200]
 340:	str	w0, [x19, #280]
 344:	ldr	x2, [x20, #216]
 348:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 34c:	ldr	x0, [x0]
 350:	mrs	x1, tpidr_el0
 354:	add	x0, x1, x0
 358:	ldr	x0, [x0, #8]
 35c:	cmp	x2, x0
 360:	b.eq	374 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xd0>  // b.none
 364:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 368:	ldr	x0, [x0]
 36c:	add	x0, x1, x0
 370:	str	x2, [x0, #8]
 374:	ldr	x0, [x20, #176]
 378:	str	x0, [x19, #240]
 37c:	ldr	w0, [x20, #224]
 380:	str	w0, [x19, #284]
 384:	ldr	x0, [x19, #328]
 388:	cbz	x0, 394 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xf0>
 38c:	bl	0 <_Unwind_DeleteException>
 390:	str	xzr, [x19, #328]
 394:	ldp	x19, x20, [sp, #16]
 398:	ldr	x21, [sp, #32]
 39c:	ldp	x29, x30, [sp], #48
 3a0:	ret
 3a4:	adrp	x3, 0 <_ZL16thread_exit_initv>
 3a8:	add	x3, x3, #0x0
 3ac:	mov	w2, #0x1e6                 	// #486
 3b0:	adrp	x1, 0 <_ZL16thread_exit_initv>
 3b4:	add	x1, x1, #0x0
 3b8:	adrp	x0, 0 <_ZL16thread_exit_initv>
 3bc:	add	x0, x0, #0x0
 3c0:	bl	0 <__assert_fail>
 3c4:	mov	x2, #0x0                   	// #0
 3c8:	mov	x1, x19
 3cc:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 3d0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 3d4:	ldr	x0, [x0]
 3d8:	mrs	x1, tpidr_el0
 3dc:	add	x0, x1, x0
 3e0:	ldr	x0, [x0, #8]
 3e4:	ldr	x1, [x0]
 3e8:	ldr	x2, [x1, #16]
 3ec:	mov	x1, #0x0                   	// #0
 3f0:	blr	x2
 3f4:	mov	x1, #0x0                   	// #0
 3f8:	mov	x0, x19
 3fc:	bl	0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
 400:	mov	x2, #0x0                   	// #0
 404:	mov	w1, #0x1                   	// #1
 408:	mov	x0, x19
 40c:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
 410:	mov	x1, #0x0                   	// #0
 414:	mov	x0, x19
 418:	bl	0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE>
 41c:	ldr	x0, [x19, #344]
 420:	cbz	x0, 448 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0x1a4>
 424:	ldr	x20, [x19, #352]
 428:	mov	x2, #0xa8                  	// #168
 42c:	mov	x1, x20
 430:	mov	x0, x19
 434:	bl	0 <memcpy>
 438:	ldr	x0, [x20, #192]
 43c:	str	x0, [x19, #272]
 440:	ldr	w0, [x20, #200]
 444:	str	w0, [x19, #280]
 448:	eor	w21, w21, #0x1
 44c:	str	w21, [x19, #284]
 450:	str	xzr, [x19, #344]
 454:	b	384 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb+0xe0>

0000000000000458 <_ZN3GTM10gtm_thread9trycommitEv>:
 458:	stp	x29, x30, [sp, #-64]!
 45c:	mov	x29, sp
 460:	stp	x19, x20, [sp, #16]
 464:	mov	x19, x0
 468:	ldr	w1, [x0, #284]
 46c:	sub	w1, w1, #0x1
 470:	str	w1, [x0, #284]
 474:	cbz	w1, 4d4 <_ZN3GTM10gtm_thread9trycommitEv+0x7c>
 478:	ldr	x0, [x0, #344]
 47c:	mov	w20, #0x1                   	// #1
 480:	cbz	x0, 504 <_ZN3GTM10gtm_thread9trycommitEv+0xac>
 484:	str	x21, [sp, #32]
 488:	sub	x0, x0, #0x1
 48c:	lsl	x21, x0, #3
 490:	sub	x21, x21, x0
 494:	add	x21, x0, x21, lsl #2
 498:	ldr	x2, [x19, #352]
 49c:	add	x21, x2, x21, lsl #3
 4a0:	ldr	w2, [x21, #224]
 4a4:	cmp	w1, w2
 4a8:	b.hi	628 <_ZN3GTM10gtm_thread9trycommitEv+0x1d0>  // b.pmore
 4ac:	str	x0, [x19, #344]
 4b0:	add	x2, x21, #0xb0
 4b4:	mov	w1, #0x0                   	// #0
 4b8:	mov	x0, x19
 4bc:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
 4c0:	mov	x1, x19
 4c4:	mov	x0, x21
 4c8:	bl	25c <_ZN3GTM18gtm_transaction_cp6commitEPNS_10gtm_threadE>
 4cc:	ldr	x21, [sp, #32]
 4d0:	b	504 <_ZN3GTM10gtm_thread9trycommitEv+0xac>
 4d4:	str	xzr, [sp, #48]
 4d8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 4dc:	ldr	x0, [x0]
 4e0:	mrs	x1, tpidr_el0
 4e4:	add	x0, x1, x0
 4e8:	ldr	x0, [x0, #8]
 4ec:	ldr	x1, [x0]
 4f0:	ldr	x2, [x1, #8]
 4f4:	add	x1, sp, #0x30
 4f8:	blr	x2
 4fc:	ands	w20, w0, #0xff
 500:	b.ne	514 <_ZN3GTM10gtm_thread9trycommitEv+0xbc>  // b.any
 504:	mov	w0, w20
 508:	ldp	x19, x20, [sp, #16]
 50c:	ldp	x29, x30, [sp], #64
 510:	ret
 514:	ldr	w0, [x19, #288]
 518:	tbnz	w0, #0, 588 <_ZN3GTM10gtm_thread9trycommitEv+0x130>
 51c:	ldr	x0, [sp, #48]
 520:	cbz	x0, 5a0 <_ZN3GTM10gtm_thread9trycommitEv+0x148>
 524:	str	xzr, [sp, #56]
 528:	add	x0, sp, #0x38
 52c:	ldar	x1, [x0]
 530:	mov	x0, #0xfffffffffffffffe    	// #-2
 534:	sub	x0, x0, x1
 538:	add	x1, x19, #0x208
 53c:	stlr	x0, [x1]
 540:	str	wzr, [x19, #288]
 544:	str	xzr, [x19, #176]
 548:	str	wzr, [x19, #304]
 54c:	str	wzr, [x19, #400]
 550:	ldr	x0, [sp, #48]
 554:	cbnz	x0, 5e0 <_ZN3GTM10gtm_thread9trycommitEv+0x188>
 558:	mov	x1, x19
 55c:	adrp	x0, 0 <_ZL16thread_exit_initv>
 560:	add	x0, x0, #0x0
 564:	add	x0, x0, #0x80
 568:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 56c:	mov	x0, x19
 570:	bl	0 <_ZN3GTM10gtm_thread19commit_user_actionsEv>
 574:	mov	x2, #0x0                   	// #0
 578:	mov	w1, #0x0                   	// #0
 57c:	mov	x0, x19
 580:	bl	0 <_ZN3GTM10gtm_thread18commit_allocationsEbPNS_7aa_treeImNS_16gtm_alloc_actionEEE>
 584:	b	504 <_ZN3GTM10gtm_thread9trycommitEv+0xac>
 588:	adrp	x0, 0 <_ZL16thread_exit_initv>
 58c:	add	x0, x0, #0x0
 590:	add	x0, x0, #0x80
 594:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 598:	str	xzr, [sp, #48]
 59c:	b	5b4 <_ZN3GTM10gtm_thread9trycommitEv+0x15c>
 5a0:	mov	x1, x19
 5a4:	adrp	x0, 0 <_ZL16thread_exit_initv>
 5a8:	add	x0, x0, #0x0
 5ac:	add	x0, x0, #0x80
 5b0:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 5b4:	str	wzr, [x19, #288]
 5b8:	str	xzr, [x19, #176]
 5bc:	str	wzr, [x19, #304]
 5c0:	str	wzr, [x19, #400]
 5c4:	ldr	x0, [sp, #48]
 5c8:	cbz	x0, 56c <_ZN3GTM10gtm_thread9trycommitEv+0x114>
 5cc:	adrp	x0, 0 <_ZL16thread_exit_initv>
 5d0:	ldr	x0, [x0]
 5d4:	cbz	x0, 56c <_ZN3GTM10gtm_thread9trycommitEv+0x114>
 5d8:	mov	w4, #0x0                   	// #0
 5dc:	b	600 <_ZN3GTM10gtm_thread9trycommitEv+0x1a8>
 5e0:	dmb	ish
 5e4:	adrp	x0, 0 <_ZL16thread_exit_initv>
 5e8:	ldr	x0, [x0]
 5ec:	cbz	x0, 558 <_ZN3GTM10gtm_thread9trycommitEv+0x100>
 5f0:	mov	w4, w20
 5f4:	b	600 <_ZN3GTM10gtm_thread9trycommitEv+0x1a8>
 5f8:	ldr	x0, [x0, #512]
 5fc:	cbz	x0, 620 <_ZN3GTM10gtm_thread9trycommitEv+0x1c8>
 600:	cmp	x19, x0
 604:	b.eq	5f8 <_ZN3GTM10gtm_thread9trycommitEv+0x1a0>  // b.none
 608:	add	x3, x0, #0x208
 60c:	ldar	x1, [x3]
 610:	ldr	x2, [sp, #48]
 614:	cmp	x2, x1
 618:	b.ls	5f8 <_ZN3GTM10gtm_thread9trycommitEv+0x1a0>  // b.plast
 61c:	b	60c <_ZN3GTM10gtm_thread9trycommitEv+0x1b4>
 620:	cbz	w4, 56c <_ZN3GTM10gtm_thread9trycommitEv+0x114>
 624:	b	558 <_ZN3GTM10gtm_thread9trycommitEv+0x100>
 628:	ldr	x21, [sp, #32]
 62c:	b	504 <_ZN3GTM10gtm_thread9trycommitEv+0xac>

0000000000000630 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>:
 630:	stp	x29, x30, [sp, #-48]!
 634:	mov	x29, sp
 638:	stp	x19, x20, [sp, #16]
 63c:	str	x21, [sp, #32]
 640:	mov	x20, x0
 644:	mov	w19, w1
 648:	and	w21, w2, #0xff
 64c:	mov	w2, #0x0                   	// #0
 650:	mov	x1, #0x0                   	// #0
 654:	bl	2a4 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>
 658:	cbnz	w21, 6b4 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x84>
 65c:	mov	w1, w19
 660:	mov	x0, x20
 664:	bl	0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>
 668:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 66c:	ldr	x0, [x0]
 670:	mrs	x1, tpidr_el0
 674:	add	x0, x1, x0
 678:	ldr	x19, [x0, #8]
 67c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 680:	ldr	x0, [x0]
 684:	add	x21, x1, x0
 688:	ldr	x1, [x19]
 68c:	ldr	x1, [x1]
 690:	mov	x0, x19
 694:	blr	x1
 698:	mov	w1, w0
 69c:	cmp	w0, #0xa
 6a0:	b.eq	6cc <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x9c>  // b.none
 6a4:	mov	x0, x20
 6a8:	bl	0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>
 6ac:	ldr	x19, [x21, #8]
 6b0:	b	688 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x58>
 6b4:	mov	x1, x20
 6b8:	adrp	x0, 0 <_ZL16thread_exit_initv>
 6bc:	add	x0, x0, #0x0
 6c0:	add	x0, x0, #0x80
 6c4:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
 6c8:	b	65c <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0x2c>
 6cc:	ldr	w2, [x20, #280]
 6d0:	mov	w0, #0x1                   	// #1
 6d4:	tbz	w2, #1, 6e8 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb+0xb8>
 6d8:	ldrb	w0, [x19, #10]
 6dc:	cmp	w0, #0x0
 6e0:	cset	w0, ne  // ne = any
 6e4:	add	w0, w0, #0x1
 6e8:	mov	x1, x20
 6ec:	orr	w0, w0, #0x8
 6f0:	bl	0 <GTM_longjmp>

00000000000006f4 <_ITM_abortTransaction>:
 6f4:	stp	x29, x30, [sp, #-224]!
 6f8:	mov	x29, sp
 6fc:	and	w1, w0, #0xffffffef
 700:	cmp	w1, #0x1
 704:	b.ne	768 <_ITM_abortTransaction+0x74>  // b.any
 708:	stp	x19, x20, [sp, #16]
 70c:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 710:	ldr	x1, [x1]
 714:	mrs	x2, tpidr_el0
 718:	ldr	x19, [x2, x1]
 71c:	ldr	w20, [x19, #280]
 720:	tbnz	w20, #3, 790 <_ITM_abortTransaction+0x9c>
 724:	ldr	w1, [x19, #288]
 728:	tbnz	w1, #1, 7b4 <_ITM_abortTransaction+0xc0>
 72c:	ldr	x1, [x19, #344]
 730:	cbz	x1, 7bc <_ITM_abortTransaction+0xc8>
 734:	tbnz	w0, #4, 7bc <_ITM_abortTransaction+0xc8>
 738:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 73c:	ldr	x0, [x0]
 740:	mrs	x2, tpidr_el0
 744:	add	x0, x2, x0
 748:	ldr	x0, [x0, #8]
 74c:	ldrb	w0, [x0, #11]
 750:	cbnz	w0, 7f0 <_ITM_abortTransaction+0xfc>
 754:	str	x21, [sp, #32]
 758:	mov	w2, #0x0                   	// #0
 75c:	mov	w1, #0x8                   	// #8
 760:	mov	x0, x19
 764:	bl	630 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
 768:	stp	x19, x20, [sp, #16]
 76c:	str	x21, [sp, #32]
 770:	adrp	x3, 0 <_ZL16thread_exit_initv>
 774:	add	x3, x3, #0x0
 778:	mov	w2, #0x20f                 	// #527
 77c:	adrp	x1, 0 <_ZL16thread_exit_initv>
 780:	add	x1, x1, #0x0
 784:	adrp	x0, 0 <_ZL16thread_exit_initv>
 788:	add	x0, x0, #0x0
 78c:	bl	0 <__assert_fail>
 790:	str	x21, [sp, #32]
 794:	adrp	x3, 0 <_ZL16thread_exit_initv>
 798:	add	x3, x3, #0x0
 79c:	mov	w2, #0x210                 	// #528
 7a0:	adrp	x1, 0 <_ZL16thread_exit_initv>
 7a4:	add	x1, x1, #0x0
 7a8:	adrp	x0, 0 <_ZL16thread_exit_initv>
 7ac:	add	x0, x0, #0x0
 7b0:	bl	0 <__assert_fail>
 7b4:	str	x21, [sp, #32]
 7b8:	bl	0 <abort>
 7bc:	str	x21, [sp, #32]
 7c0:	mov	w2, #0x1                   	// #1
 7c4:	mov	x1, #0x0                   	// #0
 7c8:	mov	x0, x19
 7cc:	bl	2a4 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>
 7d0:	ldr	w0, [x19, #288]
 7d4:	tbnz	w0, #0, 838 <_ITM_abortTransaction+0x144>
 7d8:	mov	x1, x19
 7dc:	adrp	x0, 0 <_ZL16thread_exit_initv>
 7e0:	add	x0, x0, #0x0
 7e4:	add	x0, x0, #0x80
 7e8:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 7ec:	b	848 <_ITM_abortTransaction+0x154>
 7f0:	str	x21, [sp, #32]
 7f4:	sub	x1, x1, #0x1
 7f8:	str	x1, [x19, #344]
 7fc:	ldr	x21, [x19, #352]
 800:	mov	x0, #0xe8                  	// #232
 804:	madd	x21, x1, x0, x21
 808:	mov	x2, #0xa8                  	// #168
 80c:	mov	x1, x19
 810:	add	x0, sp, #0x38
 814:	bl	0 <memcpy>
 818:	mov	w2, #0x1                   	// #1
 81c:	mov	x1, x21
 820:	mov	x0, x19
 824:	bl	2a4 <_ZN3GTM10gtm_thread8rollbackEPNS_18gtm_transaction_cpEb>
 828:	mov	w2, w20
 82c:	add	x1, sp, #0x38
 830:	mov	w0, #0x18                  	// #24
 834:	bl	0 <GTM_longjmp>
 838:	adrp	x0, 0 <_ZL16thread_exit_initv>
 83c:	add	x0, x0, #0x0
 840:	add	x0, x0, #0x80
 844:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 848:	str	wzr, [x19, #288]
 84c:	ldr	w2, [x19, #280]
 850:	mov	x1, x19
 854:	mov	w0, #0x18                  	// #24
 858:	bl	0 <GTM_longjmp>

000000000000085c <_ITM_commitTransaction>:
 85c:	stp	x29, x30, [sp, #-32]!
 860:	mov	x29, sp
 864:	str	x19, [sp, #16]
 868:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 86c:	ldr	x0, [x0]
 870:	mrs	x1, tpidr_el0
 874:	ldr	x19, [x1, x0]
 878:	mov	x0, x19
 87c:	bl	458 <_ZN3GTM10gtm_thread9trycommitEv>
 880:	and	w0, w0, #0xff
 884:	cbz	w0, 894 <_ITM_commitTransaction+0x38>
 888:	ldr	x19, [sp, #16]
 88c:	ldp	x29, x30, [sp], #32
 890:	ret
 894:	mov	w2, #0x0                   	// #0
 898:	mov	w1, #0x5                   	// #5
 89c:	mov	x0, x19
 8a0:	bl	630 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000008a4 <_ITM_commitTransactionEH>:
 8a4:	stp	x29, x30, [sp, #-32]!
 8a8:	mov	x29, sp
 8ac:	stp	x19, x20, [sp, #16]
 8b0:	mov	x19, x0
 8b4:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 8b8:	ldr	x1, [x1]
 8bc:	mrs	x0, tpidr_el0
 8c0:	ldr	x20, [x0, x1]
 8c4:	mov	x0, x20
 8c8:	bl	458 <_ZN3GTM10gtm_thread9trycommitEv>
 8cc:	and	w1, w0, #0xff
 8d0:	cbz	w1, 8e0 <_ITM_commitTransactionEH+0x3c>
 8d4:	ldp	x19, x20, [sp, #16]
 8d8:	ldp	x29, x30, [sp], #32
 8dc:	ret
 8e0:	str	x19, [x20, #328]
 8e4:	mov	w2, #0x0                   	// #0
 8e8:	mov	w1, #0x5                   	// #5
 8ec:	mov	x0, x20
 8f0:	bl	630 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000008f4 <GTM_begin_transaction>:
 8f4:	stp	x29, x30, [sp, #-48]!
 8f8:	mov	x29, sp
 8fc:	stp	x19, x20, [sp, #16]
 900:	stp	x21, x22, [sp, #32]
 904:	mov	w22, w0
 908:	tbnz	w22, #10, 980 <GTM_begin_transaction+0x8c>
 90c:	mov	x21, x1
 910:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 914:	ldr	x0, [x0]
 918:	mrs	x1, tpidr_el0
 91c:	ldr	x20, [x1, x0]
 920:	cbz	x20, 98c <GTM_begin_transaction+0x98>
 924:	ldr	w0, [x20, #284]
 928:	cbz	w0, a74 <GTM_begin_transaction+0x180>
 92c:	tbz	w22, #3, 9bc <GTM_begin_transaction+0xc8>
 930:	tbnz	w22, #0, 944 <GTM_begin_transaction+0x50>
 934:	ldr	w0, [x20, #288]
 938:	and	w0, w0, #0x3
 93c:	cmp	w0, #0x3
 940:	b.ne	9b0 <GTM_begin_transaction+0xbc>  // b.any
 944:	ldr	w0, [x20, #284]
 948:	add	w0, w0, #0x1
 94c:	str	w0, [x20, #284]
 950:	mov	w0, #0x1                   	// #1
 954:	tbz	w22, #1, b70 <GTM_begin_transaction+0x27c>
 958:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 95c:	ldr	x0, [x0]
 960:	mrs	x1, tpidr_el0
 964:	add	x0, x1, x0
 968:	ldr	x0, [x0, #8]
 96c:	ldrb	w0, [x0, #10]
 970:	cmp	w0, #0x0
 974:	cset	w0, ne  // ne = any
 978:	add	w0, w0, #0x1
 97c:	b	b70 <GTM_begin_transaction+0x27c>
 980:	adrp	x0, 0 <_ZL16thread_exit_initv>
 984:	add	x0, x0, #0x0
 988:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 98c:	mov	x0, #0x280                 	// #640
 990:	bl	34 <_ZN3GTM10gtm_threadnwEm>
 994:	mov	x20, x0
 998:	bl	a8 <_ZN3GTM10gtm_threadC1Ev>
 99c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 9a0:	ldr	x0, [x0]
 9a4:	mrs	x1, tpidr_el0
 9a8:	str	x20, [x1, x0]
 9ac:	b	924 <GTM_begin_transaction+0x30>
 9b0:	mov	x0, x20
 9b4:	bl	0 <_ZN3GTM10gtm_thread14serialirr_modeEv>
 9b8:	b	944 <GTM_begin_transaction+0x50>
 9bc:	tbz	w22, #0, a48 <GTM_begin_transaction+0x154>
 9c0:	ldr	x1, [x20, #344]
 9c4:	ldr	x0, [x20, #336]
 9c8:	cmp	x1, x0
 9cc:	b.eq	a68 <GTM_begin_transaction+0x174>  // b.none
 9d0:	ldr	x3, [x20, #352]
 9d4:	ldr	x1, [x20, #344]
 9d8:	add	x0, x1, #0x1
 9dc:	str	x0, [x20, #344]
 9e0:	lsl	x0, x1, #3
 9e4:	sub	x0, x0, x1
 9e8:	add	x0, x1, x0, lsl #2
 9ec:	mov	x1, x20
 9f0:	add	x0, x3, x0, lsl #3
 9f4:	bl	1dc <_ZN3GTM18gtm_transaction_cp4saveEPNS_10gtm_threadE>
 9f8:	str	xzr, [x20, #240]
 9fc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 a00:	ldr	x0, [x0]
 a04:	mrs	x1, tpidr_el0
 a08:	add	x0, x1, x0
 a0c:	ldr	x19, [x0, #8]
 a10:	ldrb	w0, [x19, #11]
 a14:	cbnz	w0, a98 <GTM_begin_transaction+0x1a4>
 a18:	ldr	x0, [x19]
 a1c:	ldr	x1, [x0, #32]
 a20:	mov	x0, x19
 a24:	blr	x1
 a28:	cbz	x0, a98 <GTM_begin_transaction+0x1a4>
 a2c:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 a30:	ldr	x1, [x1]
 a34:	mrs	x2, tpidr_el0
 a38:	add	x1, x2, x1
 a3c:	str	x0, [x1, #8]
 a40:	mov	x19, x0
 a44:	b	a98 <GTM_begin_transaction+0x1a4>
 a48:	adrp	x3, 0 <_ZL16thread_exit_initv>
 a4c:	add	x3, x3, #0x0
 a50:	mov	w2, #0x15a                 	// #346
 a54:	adrp	x1, 0 <_ZL16thread_exit_initv>
 a58:	add	x1, x1, #0x0
 a5c:	adrp	x0, 0 <_ZL16thread_exit_initv>
 a60:	add	x0, x0, #0x0
 a64:	bl	0 <__assert_fail>
 a68:	add	x0, x20, #0x150
 a6c:	bl	0 <_ZL16thread_exit_initv>
 a70:	b	9d0 <GTM_begin_transaction+0xdc>
 a74:	mov	w1, w22
 a78:	mov	x0, x20
 a7c:	bl	0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 a80:	mov	x19, x0
 a84:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 a88:	ldr	x0, [x0]
 a8c:	mrs	x1, tpidr_el0
 a90:	add	x0, x1, x0
 a94:	str	x19, [x0, #8]
 a98:	str	w22, [x20, #280]
 a9c:	ldr	w0, [x20, #284]
 aa0:	add	w0, w0, #0x1
 aa4:	str	w0, [x20, #284]
 aa8:	mov	x2, #0xa8                  	// #168
 aac:	mov	x1, x21
 ab0:	mov	x0, x20
 ab4:	bl	0 <memcpy>
 ab8:	ldr	x0, [x20, #296]
 abc:	tst	w0, #0xffff
 ac0:	b.eq	ad4 <GTM_begin_transaction+0x1e0>  // b.none
 ac4:	add	x1, x0, #0x1
 ac8:	str	x1, [x20, #296]
 acc:	str	x0, [x20, #272]
 ad0:	b	afc <GTM_begin_transaction+0x208>
 ad4:	adrp	x0, 0 <_ZL16thread_exit_initv>
 ad8:	add	x0, x0, #0x0
 adc:	add	x0, x0, #0xa0
 ae0:	ldxr	x1, [x0]
 ae4:	add	x2, x1, #0x10, lsl #12
 ae8:	stxr	w3, x2, [x0]
 aec:	cbnz	w3, ae0 <GTM_begin_transaction+0x1ec>
 af0:	str	x1, [x20, #272]
 af4:	add	x1, x1, #0x1
 af8:	str	x1, [x20, #296]
 afc:	ldr	x0, [x20, #312]
 b00:	cbz	x0, b0c <GTM_begin_transaction+0x218>
 b04:	ldr	w0, [x0]
 b08:	str	w0, [x20, #320]
 b0c:	mrs	x21, tpidr_el0
 b10:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 b14:	ldr	x0, [x0]
 b18:	add	x21, x21, x0
 b1c:	ldr	x1, [x19]
 b20:	ldr	x1, [x1]
 b24:	mov	x0, x19
 b28:	blr	x1
 b2c:	mov	w1, w0
 b30:	cmp	w0, #0xa
 b34:	b.eq	b48 <GTM_begin_transaction+0x254>  // b.none
 b38:	mov	x0, x20
 b3c:	bl	0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>
 b40:	ldr	x19, [x21, #8]
 b44:	b	b1c <GTM_begin_transaction+0x228>
 b48:	mov	w0, #0x1                   	// #1
 b4c:	tbz	w22, #1, b60 <GTM_begin_transaction+0x26c>
 b50:	ldrb	w0, [x19, #10]
 b54:	cmp	w0, #0x0
 b58:	cset	w0, ne  // ne = any
 b5c:	add	w0, w0, #0x1
 b60:	ldr	w2, [x20, #288]
 b64:	orr	w1, w0, #0x4
 b68:	tst	x2, #0x2
 b6c:	csel	w0, w1, w0, eq  // eq = none
 b70:	ldp	x19, x20, [sp, #16]
 b74:	ldp	x21, x22, [sp, #32]
 b78:	ldp	x29, x30, [sp], #48
 b7c:	ret

0000000000000b80 <_ZN3GTM10gtm_threadD1Ev>:
 b80:	stp	x29, x30, [sp, #-32]!
 b84:	mov	x29, sp
 b88:	stp	x19, x20, [sp, #16]
 b8c:	mov	x19, x0
 b90:	ldr	w0, [x0, #284]
 b94:	cbnz	w0, c40 <_ZN3GTM10gtm_threadD1Ev+0xc0>
 b98:	adrp	x20, 0 <_ZL16thread_exit_initv>
 b9c:	add	x20, x20, #0x0
 ba0:	add	x0, x20, #0x80
 ba4:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 ba8:	ldr	x1, [x20, #144]
 bac:	cbz	x1, bd8 <_ZN3GTM10gtm_threadD1Ev+0x58>
 bb0:	cmp	x19, x1
 bb4:	b.eq	c4c <_ZN3GTM10gtm_threadD1Ev+0xcc>  // b.none
 bb8:	mov	x0, x1
 bbc:	ldr	x1, [x1, #512]
 bc0:	cbz	x1, bd8 <_ZN3GTM10gtm_threadD1Ev+0x58>
 bc4:	cmp	x19, x1
 bc8:	b.ne	bb8 <_ZN3GTM10gtm_threadD1Ev+0x38>  // b.any
 bcc:	add	x0, x0, #0x200
 bd0:	ldr	x1, [x1, #512]
 bd4:	str	x1, [x0]
 bd8:	adrp	x20, 0 <_ZL16thread_exit_initv>
 bdc:	add	x20, x20, #0x0
 be0:	ldr	w1, [x20, #152]
 be4:	sub	w2, w1, #0x1
 be8:	str	w2, [x20, #152]
 bec:	mov	x0, x19
 bf0:	bl	0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj>
 bf4:	add	x0, x20, #0x80
 bf8:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 bfc:	ldr	x0, [x19, #336]
 c00:	cbnz	x0, c5c <_ZN3GTM10gtm_threadD1Ev+0xdc>
 c04:	ldr	x0, [x19, #248]
 c08:	cbnz	x0, c68 <_ZN3GTM10gtm_threadD1Ev+0xe8>
 c0c:	ldr	x0, [x19, #240]
 c10:	cbz	x0, c1c <_ZN3GTM10gtm_threadD1Ev+0x9c>
 c14:	str	xzr, [x19, #240]
 c18:	bl	0 <_ZL16thread_exit_initv>
 c1c:	ldr	x0, [x19, #216]
 c20:	cbnz	x0, c74 <_ZN3GTM10gtm_threadD1Ev+0xf4>
 c24:	ldr	x0, [x19, #192]
 c28:	cbnz	x0, c80 <_ZN3GTM10gtm_threadD1Ev+0x100>
 c2c:	ldr	x0, [x19, #168]
 c30:	cbnz	x0, c8c <_ZN3GTM10gtm_threadD1Ev+0x10c>
 c34:	ldp	x19, x20, [sp, #16]
 c38:	ldp	x29, x30, [sp], #32
 c3c:	ret
 c40:	adrp	x0, 0 <_ZL16thread_exit_initv>
 c44:	add	x0, x0, #0x0
 c48:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 c4c:	adrp	x0, 0 <_ZL16thread_exit_initv>
 c50:	add	x0, x0, #0x0
 c54:	add	x0, x0, #0x90
 c58:	b	bd0 <_ZN3GTM10gtm_threadD1Ev+0x50>
 c5c:	ldr	x0, [x19, #352]
 c60:	bl	0 <free>
 c64:	b	c04 <_ZN3GTM10gtm_threadD1Ev+0x84>
 c68:	ldr	x0, [x19, #264]
 c6c:	bl	0 <free>
 c70:	b	c0c <_ZN3GTM10gtm_threadD1Ev+0x8c>
 c74:	ldr	x0, [x19, #232]
 c78:	bl	0 <free>
 c7c:	b	c24 <_ZN3GTM10gtm_threadD1Ev+0xa4>
 c80:	ldr	x0, [x19, #208]
 c84:	bl	0 <free>
 c88:	b	c2c <_ZN3GTM10gtm_threadD1Ev+0xac>
 c8c:	ldr	x0, [x19, #184]
 c90:	bl	0 <free>
 c94:	b	c34 <_ZN3GTM10gtm_threadD1Ev+0xb4>

0000000000000c98 <_ZL19thread_exit_handlerPv>:
 c98:	stp	x29, x30, [sp, #-32]!
 c9c:	mov	x29, sp
 ca0:	str	x19, [sp, #16]
 ca4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 ca8:	ldr	x0, [x0]
 cac:	mrs	x1, tpidr_el0
 cb0:	ldr	x19, [x1, x0]
 cb4:	cbz	x19, cc8 <_ZL19thread_exit_handlerPv+0x30>
 cb8:	mov	x0, x19
 cbc:	bl	b80 <_ZN3GTM10gtm_threadD1Ev>
 cc0:	mov	x0, x19
 cc4:	bl	0 <free>
 cc8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 ccc:	ldr	x0, [x0]
 cd0:	mrs	x1, tpidr_el0
 cd4:	str	xzr, [x1, x0]
 cd8:	ldr	x19, [sp, #16]
 cdc:	ldp	x29, x30, [sp], #32
 ce0:	ret

0000000000000ce4 <_GLOBAL__sub_I_gtm_serial_lock>:
 ce4:	adrp	x0, 0 <_ZL16thread_exit_initv>
 ce8:	add	x0, x0, #0x0
 cec:	str	wzr, [x0, #128]
 cf0:	str	wzr, [x0, #132]
 cf4:	str	wzr, [x0, #136]
 cf8:	str	wzr, [x0, #140]
 cfc:	ret

Disassembly of section .text._ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv:

0000000000000000 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x1
  18:	cmp	x1, #0x800
  1c:	b.ls	70 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x70>  // b.plast
  20:	add	x0, x0, #0x800
  24:	and	x0, x0, #0xfffffffffffff800
  28:	str	x0, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x0, [x19]
  44:	lsl	x1, x0, #3
  48:	sub	x1, x1, x0
  4c:	add	x1, x0, x1, lsl #2
  50:	mov	w2, #0x1                   	// #1
  54:	lsl	x1, x1, #3
  58:	ldr	x0, [x19, #16]
  5c:	bl	0 <_ZN3GTM8xreallocEPvmb>
  60:	str	x0, [x19, #16]
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret
  70:	cmp	x0, x1
  74:	b.cs	2c <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x2c>  // b.hs, b.nlast
  78:	lsl	x0, x0, #1
  7c:	cmp	x1, x0
  80:	b.hi	78 <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x78>  // b.pmore
  84:	str	x0, [x19]
  88:	b	2c <_ZN3GTM6vectorINS_18gtm_transaction_cpELb1EE15resize_noinlineEv+0x2c>

Disassembly of section .text._ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE:

0000000000000000 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZN3GTM12aa_node_base5s_nilE>
  14:	add	x0, x0, #0x0
  18:	cmp	x19, x0
  1c:	b.eq	38 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE+0x38>  // b.none
  20:	ldr	x0, [x19]
  24:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  28:	ldr	x0, [x19, #8]
  2c:	bl	0 <_ZN3GTM7aa_treeImNS_16gtm_alloc_actionEE7clear_1EPNS_7aa_nodeImS1_EE>
  30:	mov	x0, x19
  34:	bl	0 <free>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

clone.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL10find_clonePv>:
   0:	mov	x6, x0
   4:	adrp	x0, 0 <_ZL10find_clonePv>
   8:	ldr	x0, [x0]
   c:	cbnz	x0, 1c <_ZL10find_clonePv+0x1c>
  10:	b	88 <_ZL10find_clonePv+0x88>
  14:	ldr	x0, [x0, #16]
  18:	cbz	x0, 88 <_ZL10find_clonePv+0x88>
  1c:	ldr	x4, [x0]
  20:	ldr	x1, [x4]
  24:	cmp	x1, x6
  28:	b.hi	14 <_ZL10find_clonePv+0x14>  // b.pmore
  2c:	ldr	x2, [x0, #8]
  30:	add	x1, x4, x2, lsl #4
  34:	ldur	x1, [x1, #-16]
  38:	cmp	x1, x6
  3c:	b.cc	14 <_ZL10find_clonePv+0x14>  // b.lo, b.ul, b.last
  40:	mov	x5, #0x0                   	// #0
  44:	b	4c <_ZL10find_clonePv+0x4c>
  48:	mov	x2, x1
  4c:	cmp	x5, x2
  50:	b.cs	84 <_ZL10find_clonePv+0x84>  // b.hs, b.nlast
  54:	add	x1, x5, x2
  58:	lsr	x1, x1, #1
  5c:	lsl	x3, x1, #4
  60:	add	x0, x4, x3
  64:	ldr	x3, [x4, x3]
  68:	cmp	x3, x6
  6c:	b.hi	48 <_ZL10find_clonePv+0x48>  // b.pmore
  70:	b.cs	7c <_ZL10find_clonePv+0x7c>  // b.hs, b.nlast
  74:	add	x5, x1, #0x1
  78:	b	4c <_ZL10find_clonePv+0x4c>
  7c:	ldr	x0, [x0, #8]
  80:	b	88 <_ZL10find_clonePv+0x88>
  84:	mov	x0, #0x0                   	// #0
  88:	ret

000000000000008c <_ZL19clone_entry_comparePKvS0_>:
  8c:	ldr	x2, [x0]
  90:	ldr	x0, [x1]
  94:	cmp	x2, x0
  98:	b.cc	a4 <_ZL19clone_entry_comparePKvS0_+0x18>  // b.lo, b.ul, b.last
  9c:	cset	w0, hi  // hi = pmore
  a0:	ret
  a4:	mov	w0, #0xffffffff            	// #-1
  a8:	b	a0 <_ZL19clone_entry_comparePKvS0_+0x14>

00000000000000ac <_ITM_getTMCloneOrIrrevocable>:
  ac:	stp	x29, x30, [sp, #-32]!
  b0:	mov	x29, sp
  b4:	str	x19, [sp, #16]
  b8:	mov	x19, x0
  bc:	bl	0 <_ZL10find_clonePv>
  c0:	cbz	x0, d0 <_ITM_getTMCloneOrIrrevocable+0x24>
  c4:	ldr	x19, [sp, #16]
  c8:	ldp	x29, x30, [sp], #32
  cc:	ret
  d0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  d4:	ldr	x0, [x0]
  d8:	mrs	x1, tpidr_el0
  dc:	ldr	x0, [x1, x0]
  e0:	bl	0 <_ZN3GTM10gtm_thread14serialirr_modeEv>
  e4:	mov	x0, x19
  e8:	b	c4 <_ITM_getTMCloneOrIrrevocable+0x18>

00000000000000ec <_ITM_getTMCloneSafe>:
  ec:	stp	x29, x30, [sp, #-16]!
  f0:	mov	x29, sp
  f4:	bl	0 <_ZL10find_clonePv>
  f8:	cbz	x0, 104 <_ITM_getTMCloneSafe+0x18>
  fc:	ldp	x29, x30, [sp], #16
 100:	ret
 104:	bl	0 <abort>

0000000000000108 <_ITM_registerTMCloneTable>:
 108:	stp	x29, x30, [sp, #-48]!
 10c:	mov	x29, sp
 110:	stp	x19, x20, [sp, #16]
 114:	str	x21, [sp, #32]
 118:	mov	x20, x0
 11c:	mov	x21, x1
 120:	mov	w1, #0x0                   	// #0
 124:	mov	x0, #0x18                  	// #24
 128:	bl	0 <_ZN3GTM7xmallocEmb>
 12c:	mov	x19, x0
 130:	str	x20, [x0]
 134:	str	x21, [x0, #8]
 138:	adrp	x3, 0 <_ZL10find_clonePv>
 13c:	add	x3, x3, #0x0
 140:	mov	x2, #0x10                  	// #16
 144:	mov	x1, x21
 148:	mov	x0, x20
 14c:	bl	0 <qsort>
 150:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 154:	ldr	x0, [x0]
 158:	mrs	x1, tpidr_el0
 15c:	ldr	x0, [x1, x0]
 160:	cbz	x0, 18c <_ITM_registerTMCloneTable+0x84>
 164:	ldr	w0, [x0, #288]
 168:	tbz	w0, #0, 18c <_ITM_registerTMCloneTable+0x84>
 16c:	adrp	x0, 0 <_ZL10find_clonePv>
 170:	ldr	x1, [x0]
 174:	str	x1, [x19, #16]
 178:	str	x19, [x0]
 17c:	ldp	x19, x20, [sp, #16]
 180:	ldr	x21, [sp, #32]
 184:	ldp	x29, x30, [sp], #48
 188:	ret
 18c:	adrp	x20, 0 <gtm_serial_lock>
 190:	add	x20, x20, #0x0
 194:	mov	x0, x20
 198:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 19c:	adrp	x0, 0 <_ZL10find_clonePv>
 1a0:	ldr	x1, [x0]
 1a4:	str	x1, [x19, #16]
 1a8:	str	x19, [x0]
 1ac:	mov	x0, x20
 1b0:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 1b4:	b	17c <_ITM_registerTMCloneTable+0x74>

00000000000001b8 <_ITM_deregisterTMCloneTable>:
 1b8:	stp	x29, x30, [sp, #-32]!
 1bc:	mov	x29, sp
 1c0:	stp	x19, x20, [sp, #16]
 1c4:	mov	x20, x0
 1c8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 1cc:	ldr	x0, [x0]
 1d0:	mrs	x1, tpidr_el0
 1d4:	ldr	x0, [x1, x0]
 1d8:	cbz	x0, 230 <_ITM_deregisterTMCloneTable+0x78>
 1dc:	ldr	w0, [x0, #288]
 1e0:	tbz	w0, #0, 230 <_ITM_deregisterTMCloneTable+0x78>
 1e4:	adrp	x0, 0 <_ZL10find_clonePv>
 1e8:	ldr	x19, [x0]
 1ec:	ldr	x0, [x19]
 1f0:	mov	w2, #0x0                   	// #0
 1f4:	cmp	x20, x0
 1f8:	b.eq	274 <_ITM_deregisterTMCloneTable+0xbc>  // b.none
 1fc:	mov	x1, x19
 200:	ldr	x19, [x19, #16]
 204:	ldr	x0, [x19]
 208:	cmp	x0, x20
 20c:	b.ne	1fc <_ITM_deregisterTMCloneTable+0x44>  // b.any
 210:	ldr	x0, [x19, #16]
 214:	str	x0, [x1, #16]
 218:	cbnz	w2, 264 <_ITM_deregisterTMCloneTable+0xac>
 21c:	mov	x0, x19
 220:	bl	0 <free>
 224:	ldp	x19, x20, [sp, #16]
 228:	ldp	x29, x30, [sp], #32
 22c:	ret
 230:	adrp	x0, 0 <gtm_serial_lock>
 234:	add	x0, x0, #0x0
 238:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 23c:	adrp	x0, 0 <_ZL10find_clonePv>
 240:	ldr	x19, [x0]
 244:	ldr	x0, [x19]
 248:	cmp	x20, x0
 24c:	b.eq	258 <_ITM_deregisterTMCloneTable+0xa0>  // b.none
 250:	mov	w2, #0x1                   	// #1
 254:	b	1fc <_ITM_deregisterTMCloneTable+0x44>
 258:	ldr	x1, [x19, #16]
 25c:	adrp	x0, 0 <_ZL10find_clonePv>
 260:	str	x1, [x0]
 264:	adrp	x0, 0 <gtm_serial_lock>
 268:	add	x0, x0, #0x0
 26c:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 270:	b	21c <_ITM_deregisterTMCloneTable+0x64>
 274:	ldr	x1, [x19, #16]
 278:	adrp	x0, 0 <_ZL10find_clonePv>
 27c:	str	x1, [x0]
 280:	b	21c <_ITM_deregisterTMCloneTable+0x64>

eh_cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZL18free_any_exceptionPv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w2, #0x0                   	// #0
   c:	mov	x1, x0
  10:	mov	x0, #0x0                   	// #0
  14:	bl	0 <__cxa_tm_cleanup>
  18:	ldp	x29, x30, [sp], #16
  1c:	ret

0000000000000020 <_ITM_cxa_allocate_exception>:
  20:	stp	x29, x30, [sp, #-32]!
  24:	mov	x29, sp
  28:	str	x19, [sp, #16]
  2c:	bl	0 <__cxa_allocate_exception>
  30:	mov	x19, x0
  34:	adrp	x2, 0 <_ZL18free_any_exceptionPv>
  38:	add	x2, x2, #0x0
  3c:	mov	x1, x0
  40:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  44:	ldr	x0, [x0]
  48:	mrs	x3, tpidr_el0
  4c:	ldr	x0, [x3, x0]
  50:	bl	0 <_ZN3GTM10gtm_thread17record_allocationEPvPFvS1_E>
  54:	mov	x0, x19
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

0000000000000064 <_ITM_cxa_free_exception>:
  64:	stp	x29, x30, [sp, #-16]!
  68:	mov	x29, sp
  6c:	adrp	x2, 0 <_ZL18free_any_exceptionPv>
  70:	add	x2, x2, #0x0
  74:	mov	x1, x0
  78:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  7c:	ldr	x0, [x0]
  80:	mrs	x3, tpidr_el0
  84:	ldr	x0, [x3, x0]
  88:	bl	0 <_ZN3GTM10gtm_thread17forget_allocationEPvPFvS1_E>
  8c:	ldp	x29, x30, [sp], #16
  90:	ret

0000000000000094 <_ITM_cxa_throw>:
  94:	stp	x29, x30, [sp, #-16]!
  98:	mov	x29, sp
  9c:	bl	0 <__cxa_throw>
  a0:	ldp	x29, x30, [sp], #16
  a4:	ret

00000000000000a8 <_ITM_cxa_begin_catch>:
  a8:	stp	x29, x30, [sp, #-32]!
  ac:	mov	x29, sp
  b0:	stp	x19, x20, [sp, #16]
  b4:	mov	x19, x0
  b8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  bc:	ldr	x0, [x0]
  c0:	mrs	x1, tpidr_el0
  c4:	ldr	x20, [x1, x0]
  c8:	mov	x1, x19
  cc:	add	x0, x20, #0xf0
  d0:	bl	0 <_ZN3GTM11aa_tree_keyImE5eraseEm>
  d4:	cbz	x0, dc <_ITM_cxa_begin_catch+0x34>
  d8:	bl	0 <free>
  dc:	ldr	w0, [x20, #304]
  e0:	add	w0, w0, #0x1
  e4:	str	w0, [x20, #304]
  e8:	mov	x0, x19
  ec:	bl	0 <__cxa_begin_catch>
  f0:	ldp	x19, x20, [sp, #16]
  f4:	ldp	x29, x30, [sp], #32
  f8:	ret

00000000000000fc <_ITM_cxa_end_catch>:
  fc:	stp	x29, x30, [sp, #-16]!
 100:	mov	x29, sp
 104:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 108:	ldr	x0, [x0]
 10c:	mrs	x1, tpidr_el0
 110:	ldr	x1, [x1, x0]
 114:	ldr	w0, [x1, #304]
 118:	sub	w0, w0, #0x1
 11c:	str	w0, [x1, #304]
 120:	bl	0 <__cxa_end_catch>
 124:	ldp	x29, x30, [sp], #16
 128:	ret

000000000000012c <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv>:
 12c:	stp	x29, x30, [sp, #-32]!
 130:	mov	x29, sp
 134:	str	x19, [sp, #16]
 138:	mov	x19, x0
 13c:	adrp	x0, 0 <_ZL18free_any_exceptionPv>
 140:	ldr	x0, [x0]
 144:	cbz	x0, 160 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv+0x34>
 148:	bl	0 <__cxa_get_globals>
 14c:	cbz	x0, 160 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv+0x34>
 150:	bl	0 <__cxa_get_globals>
 154:	add	x0, x0, #0x8
 158:	str	x0, [x19, #312]
 15c:	b	164 <_ZN3GTM10gtm_thread19init_cpp_exceptionsEv+0x38>
 160:	str	xzr, [x19, #312]
 164:	ldr	x19, [sp, #16]
 168:	ldp	x29, x30, [sp], #32
 16c:	ret

0000000000000170 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE>:
 170:	stp	x29, x30, [sp, #-32]!
 174:	mov	x29, sp
 178:	stp	x19, x20, [sp, #16]
 17c:	mov	x19, x0
 180:	cbz	x1, 1f8 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x88>
 184:	mov	x20, x1
 188:	ldr	w2, [x0, #304]
 18c:	ldr	w0, [x1, #204]
 190:	cmp	w2, w0
 194:	b.cc	1c0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x50>  // b.lo, b.ul, b.last
 198:	subs	w2, w2, w0
 19c:	b.ne	1e0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x70>  // b.any
 1a0:	ldr	x0, [x19, #312]
 1a4:	cbz	x0, 1b0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x40>
 1a8:	ldr	w1, [x19, #320]
 1ac:	str	w1, [x0]
 1b0:	str	xzr, [x19, #328]
 1b4:	ldp	x19, x20, [sp, #16]
 1b8:	ldp	x29, x30, [sp], #32
 1bc:	ret
 1c0:	adrp	x3, 0 <_ZL18free_any_exceptionPv>
 1c4:	add	x3, x3, #0x0
 1c8:	mov	w2, #0xc2                  	// #194
 1cc:	adrp	x1, 0 <_ZL18free_any_exceptionPv>
 1d0:	add	x1, x1, #0x0
 1d4:	adrp	x0, 0 <_ZL18free_any_exceptionPv>
 1d8:	add	x0, x0, #0x0
 1dc:	bl	0 <__assert_fail>
 1e0:	mov	x1, #0x0                   	// #0
 1e4:	mov	x0, #0x0                   	// #0
 1e8:	bl	0 <__cxa_tm_cleanup>
 1ec:	ldr	w0, [x20, #204]
 1f0:	str	w0, [x19, #304]
 1f4:	b	1a0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x30>
 1f8:	ldr	w2, [x0, #304]
 1fc:	cbz	w2, 1a0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x30>
 200:	mov	x1, #0x0                   	// #0
 204:	mov	x0, #0x0                   	// #0
 208:	bl	0 <__cxa_tm_cleanup>
 20c:	str	wzr, [x19, #304]
 210:	b	1a0 <_ZN3GTM10gtm_thread21revert_cpp_exceptionsEPNS_18gtm_transaction_cpE+0x30>

local.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	mov	x20, x0
  14:	mov	x0, x1
  18:	mov	x21, x2
  1c:	ldr	x19, [x20, #8]
  20:	ldr	x22, [x1, #160]
  24:	bl	0 <_ZN3GTM17mask_stack_bottomEPNS_10gtm_threadE>
  28:	cbz	x19, 48 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x48>
  2c:	str	x23, [sp, #48]
  30:	mov	x23, x0
  34:	sub	x3, x19, #0x1
  38:	cmp	x21, x19
  3c:	b.cc	6c <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x6c>  // b.lo, b.ul, b.last
  40:	str	x21, [x20, #8]
  44:	ldr	x23, [sp, #48]
  48:	ldp	x19, x20, [sp, #16]
  4c:	ldp	x21, x22, [sp, #32]
  50:	ldp	x29, x30, [sp], #64
  54:	ret
  58:	add	x1, x1, x19, lsl #3
  5c:	bl	0 <memcpy>
  60:	sub	x3, x19, #0x1
  64:	cmp	x21, x19
  68:	b.cs	40 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x40>  // b.hs, b.nlast
  6c:	sub	x19, x19, #0x2
  70:	ldr	x1, [x20, #16]
  74:	ldr	x0, [x1, x3, lsl #3]
  78:	ldr	x2, [x1, x19, lsl #3]
  7c:	add	x3, x2, #0x7
  80:	sub	x19, x19, x3, lsr #3
  84:	cmp	x0, x22
  88:	b.hi	58 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x58>  // b.pmore
  8c:	add	x3, x0, x2
  90:	cmp	x23, x3
  94:	b.cs	58 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x58>  // b.hs, b.nlast
  98:	b	60 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm+0x60>

000000000000009c <GTM_LB>:
  9c:	stp	x29, x30, [sp, #-80]!
  a0:	mov	x29, sp
  a4:	stp	x19, x20, [sp, #16]
  a8:	stp	x21, x22, [sp, #32]
  ac:	stp	x23, x24, [sp, #48]
  b0:	str	x25, [sp, #64]
  b4:	mov	x24, x0
  b8:	mov	x21, x1
  bc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  c0:	ldr	x0, [x0]
  c4:	mrs	x1, tpidr_el0
  c8:	ldr	x19, [x1, x0]
  cc:	add	x25, x21, #0x7
  d0:	lsr	x23, x25, #3
  d4:	add	x22, x23, #0x2
  d8:	ldr	x0, [x19, #176]
  dc:	add	x0, x22, x0
  e0:	ldr	x1, [x19, #168]
  e4:	cmp	x0, x1
  e8:	b.hi	138 <GTM_LB+0x9c>  // b.pmore
  ec:	ldr	x0, [x19, #176]
  f0:	ldr	x20, [x19, #184]
  f4:	add	x20, x20, x0, lsl #3
  f8:	add	x22, x22, x0
  fc:	str	x22, [x19, #176]
 100:	mov	x2, x21
 104:	mov	x1, x24
 108:	mov	x0, x20
 10c:	bl	0 <memcpy>
 110:	and	x25, x25, #0xfffffffffffffff8
 114:	str	x21, [x20, x25]
 118:	add	x23, x23, #0x1
 11c:	str	x24, [x20, x23, lsl #3]
 120:	ldp	x19, x20, [sp, #16]
 124:	ldp	x21, x22, [sp, #32]
 128:	ldp	x23, x24, [sp, #48]
 12c:	ldr	x25, [sp, #64]
 130:	ldp	x29, x30, [sp], #80
 134:	ret
 138:	mov	x1, x22
 13c:	add	x0, x19, #0xa8
 140:	bl	0 <_ZN3GTM11gtm_undolog8rollbackEPNS_10gtm_threadEm>
 144:	b	ec <GTM_LB+0x50>

0000000000000148 <_ITM_LB>:
 148:	stp	x29, x30, [sp, #-16]!
 14c:	mov	x29, sp
 150:	bl	9c <GTM_LB>
 154:	ldp	x29, x30, [sp], #16
 158:	ret

000000000000015c <_ITM_LU1>:
 15c:	stp	x29, x30, [sp, #-16]!
 160:	mov	x29, sp
 164:	mov	x1, #0x1                   	// #1
 168:	bl	9c <GTM_LB>
 16c:	ldp	x29, x30, [sp], #16
 170:	ret

0000000000000174 <_ITM_LU2>:
 174:	stp	x29, x30, [sp, #-16]!
 178:	mov	x29, sp
 17c:	mov	x1, #0x2                   	// #2
 180:	bl	9c <GTM_LB>
 184:	ldp	x29, x30, [sp], #16
 188:	ret

000000000000018c <_ITM_LU4>:
 18c:	stp	x29, x30, [sp, #-16]!
 190:	mov	x29, sp
 194:	mov	x1, #0x4                   	// #4
 198:	bl	9c <GTM_LB>
 19c:	ldp	x29, x30, [sp], #16
 1a0:	ret

00000000000001a4 <_ITM_LU8>:
 1a4:	stp	x29, x30, [sp, #-16]!
 1a8:	mov	x29, sp
 1ac:	mov	x1, #0x8                   	// #8
 1b0:	bl	9c <GTM_LB>
 1b4:	ldp	x29, x30, [sp], #16
 1b8:	ret

00000000000001bc <_ITM_LF>:
 1bc:	stp	x29, x30, [sp, #-16]!
 1c0:	mov	x29, sp
 1c4:	mov	x1, #0x4                   	// #4
 1c8:	bl	9c <GTM_LB>
 1cc:	ldp	x29, x30, [sp], #16
 1d0:	ret

00000000000001d4 <_ITM_LD>:
 1d4:	stp	x29, x30, [sp, #-16]!
 1d8:	mov	x29, sp
 1dc:	mov	x1, #0x8                   	// #8
 1e0:	bl	9c <GTM_LB>
 1e4:	ldp	x29, x30, [sp], #16
 1e8:	ret

00000000000001ec <_ITM_LE>:
 1ec:	stp	x29, x30, [sp, #-16]!
 1f0:	mov	x29, sp
 1f4:	mov	x1, #0x10                  	// #16
 1f8:	bl	9c <GTM_LB>
 1fc:	ldp	x29, x30, [sp], #16
 200:	ret

0000000000000204 <_ITM_LCF>:
 204:	stp	x29, x30, [sp, #-16]!
 208:	mov	x29, sp
 20c:	mov	x1, #0x8                   	// #8
 210:	bl	9c <GTM_LB>
 214:	ldp	x29, x30, [sp], #16
 218:	ret

000000000000021c <_ITM_LCD>:
 21c:	stp	x29, x30, [sp, #-16]!
 220:	mov	x29, sp
 224:	mov	x1, #0x10                  	// #16
 228:	bl	9c <GTM_LB>
 22c:	ldp	x29, x30, [sp], #16
 230:	ret

0000000000000234 <_ITM_LCE>:
 234:	stp	x29, x30, [sp, #-16]!
 238:	mov	x29, sp
 23c:	mov	x1, #0x20                  	// #32
 240:	bl	9c <GTM_LB>
 244:	ldp	x29, x30, [sp], #16
 248:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x1, x0
  18:	cmp	x1, #0x800
  1c:	b.ls	64 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x64>  // b.plast
  20:	add	x1, x1, #0x7ff
  24:	and	x1, x1, #0xfffffffffffff800
  28:	str	x1, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x1, [x19]
  44:	mov	w2, #0x1                   	// #1
  48:	lsl	x1, x1, #3
  4c:	ldr	x0, [x19, #16]
  50:	bl	0 <_ZN3GTM8xreallocEPvmb>
  54:	str	x0, [x19, #16]
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	cmp	x0, x1
  68:	b.cs	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>  // b.hs, b.nlast
  6c:	lsl	x0, x0, #1
  70:	cmp	x1, x0
  74:	b.hi	6c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x6c>  // b.pmore
  78:	str	x0, [x19]
  7c:	b	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>

query.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ITM_versionCompatible>:
   0:	cmp	w0, #0x5a
   4:	cset	w0, eq  // eq = none
   8:	ret

000000000000000c <_ITM_libraryVersion>:
   c:	adrp	x0, 0 <_ITM_versionCompatible>
  10:	add	x0, x0, #0x0
  14:	ret

0000000000000018 <_ITM_inTransaction>:
  18:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  1c:	ldr	x0, [x0]
  20:	mrs	x1, tpidr_el0
  24:	ldr	x1, [x1, x0]
  28:	mov	w0, #0x0                   	// #0
  2c:	cbz	x1, 48 <_ITM_inTransaction+0x30>
  30:	ldr	w0, [x1, #284]
  34:	cbz	w0, 48 <_ITM_inTransaction+0x30>
  38:	ldr	w0, [x1, #288]
  3c:	ands	w0, w0, #0x2
  40:	cset	w0, ne  // ne = any
  44:	add	w0, w0, #0x1
  48:	ret

000000000000004c <_ITM_getTransactionId>:
  4c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
  50:	ldr	x0, [x0]
  54:	mrs	x1, tpidr_el0
  58:	ldr	x1, [x1, x0]
  5c:	mov	x0, #0x1                   	// #1
  60:	cbz	x1, 70 <_ITM_getTransactionId+0x24>
  64:	ldr	w2, [x1, #284]
  68:	cbz	w2, 70 <_ITM_getTransactionId+0x24>
  6c:	ldr	x0, [x1, #272]
  70:	ret

0000000000000074 <_ITM_error>:
  74:	stp	x29, x30, [sp, #-16]!
  78:	mov	x29, sp
  7c:	bl	0 <abort>

retry.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x20, x0
  10:	mov	w0, #0x41                  	// #65
  14:	and	w0, w1, w0
  18:	cmp	w0, #0x1
  1c:	b.eq	4c <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x4c>  // b.none
  20:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
  24:	mov	x19, x0
  28:	adrp	x0, 0 <gtm_serial_lock>
  2c:	add	x0, x0, #0x0
  30:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
  34:	ldr	w0, [x19, #12]
  38:	str	w0, [x20, #288]
  3c:	mov	x0, x19
  40:	ldp	x19, x20, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret
  4c:	str	x21, [sp, #32]
  50:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
  54:	add	x0, x0, #0x0
  58:	ldr	x21, [x0]
  5c:	mov	x19, x21
  60:	tbnz	w1, #3, 94 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x94>
  64:	ldrb	w0, [x21, #11]
  68:	cbnz	w0, 94 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x94>
  6c:	ldr	x0, [x21]
  70:	ldr	x1, [x0, #32]
  74:	mov	x0, x21
  78:	blr	x1
  7c:	cbz	x0, 94 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x94>
  80:	ldr	x0, [x21]
  84:	ldr	x1, [x0, #32]
  88:	mov	x0, x21
  8c:	blr	x1
  90:	mov	x19, x0
  94:	ldr	w0, [x19, #12]
  98:	tbz	w0, #0, a4 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xa4>
  9c:	ldr	x21, [sp, #32]
  a0:	b	28 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x28>
  a4:	mov	x1, x20
  a8:	adrp	x0, 0 <gtm_serial_lock>
  ac:	add	x0, x0, #0x0
  b0:	bl	0 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE>
  b4:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
  b8:	add	x0, x0, #0x0
  bc:	ldr	x0, [x0]
  c0:	cmp	x21, x0
  c4:	b.eq	e8 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0xe8>  // b.none
  c8:	mov	x1, x20
  cc:	adrp	x0, 0 <gtm_serial_lock>
  d0:	add	x0, x0, #0x0
  d4:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
  d8:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
  dc:	mov	x19, x0
  e0:	ldr	x21, [sp, #32]
  e4:	b	28 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x28>
  e8:	ldr	x21, [sp, #32]
  ec:	b	3c <_ZN3GTM10gtm_thread21decide_begin_dispatchEj+0x3c>

00000000000000f0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE>:
  f0:	stp	x29, x30, [sp, #-48]!
  f4:	mov	x29, sp
  f8:	stp	x19, x20, [sp, #16]
  fc:	str	x21, [sp, #32]
 100:	mov	x19, x0
 104:	mov	w20, w1
 108:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 10c:	ldr	x0, [x0]
 110:	mrs	x1, tpidr_el0
 114:	add	x0, x1, x0
 118:	ldr	x21, [x0, #8]
 11c:	add	x1, x19, w20, sxtw #2
 120:	ldr	w0, [x1, #360]
 124:	add	w0, w0, #0x1
 128:	str	w0, [x1, #360]
 12c:	ldr	w0, [x19, #400]
 130:	add	w0, w0, #0x1
 134:	str	w0, [x19, #400]
 138:	cmp	w20, #0x9
 13c:	b.eq	1a4 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xb4>  // b.none
 140:	sub	w1, w20, #0x6
 144:	and	w1, w1, #0xfffffffd
 148:	cmp	w0, #0x64
 14c:	ccmp	w1, #0x0, #0x4, ls  // ls = plast
 150:	b.ne	194 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xa4>  // b.any
 154:	ldr	w0, [x19, #288]
 158:	tbz	w0, #0, 23c <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x14c>
 15c:	ldr	w0, [x19, #280]
 160:	tst	x0, #0x8
 164:	ccmp	w20, #0x8, #0x4, ne  // ne = any
 168:	b.ne	174 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x84>  // b.any
 16c:	cmp	w20, #0x6
 170:	b.ne	264 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x174>  // b.any
 174:	mov	w0, #0x3                   	// #3
 178:	str	w0, [x19, #288]
 17c:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 180:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 184:	ldr	x1, [x1]
 188:	mrs	x2, tpidr_el0
 18c:	add	x1, x2, x1
 190:	str	x0, [x1, #8]
 194:	ldp	x19, x20, [sp, #16]
 198:	ldr	x21, [sp, #32]
 19c:	ldp	x29, x30, [sp], #48
 1a0:	ret
 1a4:	ldr	w0, [x19, #288]
 1a8:	tbz	w0, #0, 1c0 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xd0>
 1ac:	ldr	x0, [x21, #16]
 1b0:	ldr	x1, [x0]
 1b4:	ldr	x1, [x1, #16]
 1b8:	blr	x1
 1bc:	b	194 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xa4>
 1c0:	adrp	x20, 0 <gtm_serial_lock>
 1c4:	add	x20, x20, #0x0
 1c8:	mov	x1, x19
 1cc:	mov	x0, x20
 1d0:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 1d4:	mov	x0, x20
 1d8:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 1dc:	ldr	x1, [x21, #16]
 1e0:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 1e4:	add	x0, x0, #0x0
 1e8:	ldr	x0, [x0]
 1ec:	ldr	x0, [x0, #16]
 1f0:	cmp	x1, x0
 1f4:	b.eq	228 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x138>  // b.none
 1f8:	adrp	x0, 0 <gtm_serial_lock>
 1fc:	add	x0, x0, #0x0
 200:	bl	0 <_ZN3GTM10gtm_rwlock12write_unlockEv>
 204:	ldr	w1, [x19, #280]
 208:	mov	x0, x19
 20c:	bl	0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 210:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 214:	ldr	x1, [x1]
 218:	mrs	x2, tpidr_el0
 21c:	add	x1, x2, x1
 220:	str	x0, [x1, #8]
 224:	b	194 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xa4>
 228:	mov	x0, x1
 22c:	ldr	x1, [x1]
 230:	ldr	x1, [x1, #16]
 234:	blr	x1
 238:	b	1f8 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x108>
 23c:	orr	w0, w0, #0x1
 240:	str	w0, [x19, #288]
 244:	adrp	x21, 0 <gtm_serial_lock>
 248:	add	x21, x21, #0x0
 24c:	mov	x1, x19
 250:	mov	x0, x21
 254:	bl	0 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>
 258:	mov	x0, x21
 25c:	bl	0 <_ZN3GTM10gtm_rwlock10write_lockEv>
 260:	b	15c <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0x6c>
 264:	bl	0 <_ZN3GTM15dispatch_serialEv>
 268:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
 26c:	ldr	x1, [x1]
 270:	mrs	x2, tpidr_el0
 274:	add	x1, x2, x1
 278:	str	x0, [x1, #8]
 27c:	b	194 <_ZN3GTM10gtm_thread21decide_retry_strategyENS_18gtm_restart_reasonE+0xa4>

0000000000000280 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>:
 280:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 284:	add	x0, x0, #0x0
 288:	ldr	x0, [x0]
 28c:	cmp	x1, x0
 290:	b.eq	300 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0x80>  // b.none
 294:	stp	x29, x30, [sp, #-32]!
 298:	mov	x29, sp
 29c:	str	x19, [sp, #16]
 2a0:	mov	x19, x1
 2a4:	cbz	x0, 2d8 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0x58>
 2a8:	ldr	x0, [x0, #16]
 2ac:	ldr	x1, [x1, #16]
 2b0:	cmp	x1, x0
 2b4:	b.eq	2e8 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0x68>  // b.none
 2b8:	ldr	x1, [x0]
 2bc:	ldr	x1, [x1, #8]
 2c0:	blr	x1
 2c4:	ldr	x0, [x19, #16]
 2c8:	ldr	x1, [x0]
 2cc:	ldr	x1, [x1]
 2d0:	blr	x1
 2d4:	b	2e8 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE+0x68>
 2d8:	ldr	x0, [x1, #16]
 2dc:	ldr	x1, [x0]
 2e0:	ldr	x1, [x1]
 2e4:	blr	x1
 2e8:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 2ec:	add	x0, x0, #0x0
 2f0:	str	x19, [x0]
 2f4:	ldr	x19, [sp, #16]
 2f8:	ldp	x29, x30, [sp], #32
 2fc:	ret
 300:	ret

0000000000000304 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj>:
 304:	stp	x29, x30, [sp, #-64]!
 308:	mov	x29, sp
 30c:	stp	x19, x20, [sp, #16]
 310:	stp	x21, x22, [sp, #32]
 314:	stp	x23, x24, [sp, #48]
 318:	mov	x23, x0
 31c:	mov	w21, w1
 320:	mov	w20, w2
 324:	cbnz	w1, 508 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x204>
 328:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 32c:	ldrb	w0, [x0]
 330:	cbz	w0, 39c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x98>
 334:	cmp	w20, #0x1
 338:	b.eq	520 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x21c>  // b.none
 33c:	ccmp	w21, #0x1, #0x2, hi  // hi = pmore
 340:	b.hi	554 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x250>  // b.pmore
 344:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 348:	ldr	x0, [x0]
 34c:	cbz	x0, 368 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x64>
 350:	ldr	x1, [x0]
 354:	ldr	x2, [x1, #40]
 358:	mov	w1, w20
 35c:	blr	x2
 360:	and	w0, w0, #0xff
 364:	cbnz	w0, 57c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x278>
 368:	bl	0 <_ZN3GTM14dispatch_ml_wtEv>
 36c:	mov	x19, x0
 370:	ldr	x1, [x0]
 374:	ldr	x2, [x1, #40]
 378:	mov	w1, w20
 37c:	blr	x2
 380:	and	w0, w0, #0xff
 384:	cbnz	w0, 590 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x28c>
 388:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 38c:	mov	x1, x0
 390:	mov	x0, x23
 394:	bl	280 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 398:	b	554 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x250>
 39c:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 3a0:	add	x0, x0, #0x0
 3a4:	mov	w1, #0x1                   	// #1
 3a8:	strb	w1, [x0, #8]
 3ac:	stlr	xzr, [x0]
 3b0:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 3b4:	add	x0, x0, #0x0
 3b8:	bl	0 <getenv>
 3bc:	mov	x19, x0
 3c0:	cbz	x0, 500 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1fc>
 3c4:	ldrb	w0, [x19]
 3c8:	bl	0 <isspace>
 3cc:	cbz	w0, 3d8 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0xd4>
 3d0:	add	x19, x19, #0x1
 3d4:	b	3c4 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0xc0>
 3d8:	mov	x2, #0x11                  	// #17
 3dc:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 3e0:	add	x1, x1, #0x0
 3e4:	mov	x0, x19
 3e8:	bl	0 <strncmp>
 3ec:	cbz	w0, 478 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x174>
 3f0:	mov	x2, #0x9                   	// #9
 3f4:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 3f8:	add	x1, x1, #0x0
 3fc:	mov	x0, x19
 400:	bl	0 <strncmp>
 404:	cbz	w0, 49c <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x198>
 408:	mov	x2, #0x6                   	// #6
 40c:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 410:	add	x1, x1, #0x0
 414:	mov	x0, x19
 418:	bl	0 <strncmp>
 41c:	cbz	w0, 4ac <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1a8>
 420:	mov	x2, #0x5                   	// #5
 424:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 428:	add	x1, x1, #0x0
 42c:	mov	x0, x19
 430:	bl	0 <strncmp>
 434:	cbz	w0, 4bc <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1b8>
 438:	mov	x2, #0x5                   	// #5
 43c:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 440:	add	x1, x1, #0x0
 444:	mov	x0, x19
 448:	bl	0 <strncmp>
 44c:	cbz	w0, 4cc <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1c8>
 450:	mov	x2, #0x3                   	// #3
 454:	adrp	x1, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 458:	add	x1, x1, #0x0
 45c:	mov	x0, x19
 460:	bl	0 <strncmp>
 464:	cbnz	w0, 4ec <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1e8>
 468:	bl	0 <_ZN3GTM12dispatch_htmEv>
 46c:	mov	x24, x0
 470:	add	x19, x19, #0x3
 474:	b	484 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x180>
 478:	bl	0 <_ZN3GTM26dispatch_serialirr_onwriteEv>
 47c:	mov	x24, x0
 480:	add	x19, x19, #0x11
 484:	ldrb	w22, [x19]
 488:	mov	w0, w22
 48c:	bl	0 <isspace>
 490:	cbz	w0, 4dc <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1d8>
 494:	add	x19, x19, #0x1
 498:	b	484 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x180>
 49c:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 4a0:	mov	x24, x0
 4a4:	add	x19, x19, #0x9
 4a8:	b	484 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x180>
 4ac:	bl	0 <_ZN3GTM15dispatch_serialEv>
 4b0:	mov	x24, x0
 4b4:	add	x19, x19, #0x6
 4b8:	b	484 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x180>
 4bc:	bl	0 <_ZN3GTM14dispatch_gl_wtEv>
 4c0:	mov	x24, x0
 4c4:	add	x19, x19, #0x5
 4c8:	b	484 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x180>
 4cc:	bl	0 <_ZN3GTM14dispatch_ml_wtEv>
 4d0:	mov	x24, x0
 4d4:	add	x19, x19, #0x5
 4d8:	b	484 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x180>
 4dc:	cbnz	w22, 4ec <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1e8>
 4e0:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 4e4:	str	x24, [x0]
 4e8:	b	334 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x30>
 4ec:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 4f0:	add	x0, x0, #0x0
 4f4:	bl	0 <_ZN3GTM9GTM_errorEPKcz>
 4f8:	mov	x24, #0x0                   	// #0
 4fc:	b	4e0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1dc>
 500:	mov	x24, x0
 504:	b	4e0 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x1dc>
 508:	cbnz	w2, 334 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x30>
 50c:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 510:	mov	x1, x0
 514:	mov	x0, x23
 518:	bl	280 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 51c:	b	554 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x250>
 520:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 524:	ldr	x0, [x0]
 528:	cbz	x0, 544 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x240>
 52c:	ldr	x1, [x0]
 530:	ldr	x2, [x1, #40]
 534:	mov	w1, #0x1                   	// #1
 538:	blr	x2
 53c:	and	w0, w0, #0xff
 540:	cbnz	w0, 568 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x264>
 544:	bl	0 <_ZN3GTM18dispatch_serialirrEv>
 548:	mov	x1, x0
 54c:	mov	x0, x23
 550:	bl	280 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 554:	ldp	x19, x20, [sp, #16]
 558:	ldp	x21, x22, [sp, #32]
 55c:	ldp	x23, x24, [sp, #48]
 560:	ldp	x29, x30, [sp], #64
 564:	ret
 568:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 56c:	ldr	x1, [x0]
 570:	mov	x0, x23
 574:	bl	280 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 578:	b	554 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x250>
 57c:	adrp	x0, 0 <_ZN3GTM10gtm_thread21decide_begin_dispatchEj>
 580:	ldr	x1, [x0]
 584:	mov	x0, x23
 588:	bl	280 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 58c:	b	554 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x250>
 590:	mov	x1, x19
 594:	mov	x0, x23
 598:	bl	280 <_ZN3GTM10gtm_thread20set_default_dispatchEPNS_12abi_dispatchE>
 59c:	b	554 <_ZN3GTM10gtm_thread25number_of_threads_changedEjj+0x250>

rwlock.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	stp	x21, x22, [sp, #32]
  10:	stp	x23, x24, [sp, #48]
  14:	stp	x25, x26, [sp, #64]
  18:	mov	x19, x0
  1c:	add	x20, x1, #0x208
  20:	add	x25, x0, #0x8
  24:	mov	w24, #0x1                   	// #1
  28:	add	x21, x0, #0xc
  2c:	mov	x23, x21
  30:	str	xzr, [x20]
  34:	dmb	ish
  38:	mov	x22, x19
  3c:	ldr	w0, [x19]
  40:	cbnz	w0, 5c <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x5c>
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x21, x22, [sp, #32]
  4c:	ldp	x23, x24, [sp, #48]
  50:	ldp	x25, x26, [sp, #64]
  54:	ldp	x29, x30, [sp], #80
  58:	ret
  5c:	mov	x0, #0xffffffffffffffff    	// #-1
  60:	str	x0, [x20]
  64:	dmb	ish
  68:	ldr	w0, [x25]
  6c:	cmp	w0, #0x0
  70:	b.gt	7c <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x7c>
  74:	mov	w26, #0x7fffffff            	// #2147483647
  78:	b	a0 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0xa0>
  7c:	str	wzr, [x25]
  80:	mov	w1, w24
  84:	mov	x0, x25
  88:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
  8c:	b	74 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x74>
  90:	str	wzr, [x21]
  94:	mov	w1, w26
  98:	mov	x0, x23
  9c:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
  a0:	ldr	w0, [x22]
  a4:	cbz	w0, 30 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x30>
  a8:	mov	w0, #0x1                   	// #1
  ac:	str	w0, [x21]
  b0:	dmb	ish
  b4:	ldr	w0, [x22]
  b8:	cbz	w0, 90 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0x90>
  bc:	mov	w1, w24
  c0:	mov	x0, x23
  c4:	bl	0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
  c8:	b	a0 <_ZN3GTM10gtm_rwlock9read_lockEPNS_10gtm_threadE+0xa0>

00000000000000cc <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>:
  cc:	add	x1, x1, #0x208
  d0:	mov	x0, #0xffffffffffffffff    	// #-1
  d4:	stlr	x0, [x1]
  d8:	ret

00000000000000dc <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE>:
  dc:	add	x1, x1, #0x208
  e0:	mov	x2, #0xffffffffffffffff    	// #-1
  e4:	stlr	x2, [x1]
  e8:	dmb	ish
  ec:	add	x0, x0, #0x8
  f0:	ldr	w1, [x0]
  f4:	cmp	w1, #0x0
  f8:	b.gt	100 <_ZN3GTM10gtm_rwlock11read_unlockEPNS_10gtm_threadE+0x24>
  fc:	ret
 100:	stp	x29, x30, [sp, #-16]!
 104:	mov	x29, sp
 108:	str	wzr, [x0]
 10c:	mov	w1, #0x1                   	// #1
 110:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 114:	ldp	x29, x30, [sp], #16
 118:	ret

000000000000011c <_ZN3GTM10gtm_rwlock12write_unlockEv>:
 11c:	stp	x29, x30, [sp, #-32]!
 120:	mov	x29, sp
 124:	str	x19, [sp, #16]
 128:	mov	x19, x0
 12c:	ldxr	w0, [x19]
 130:	stlxr	w1, wzr, [x19]
 134:	cbnz	w1, 12c <_ZN3GTM10gtm_rwlock12write_unlockEv+0x10>
 138:	cmp	w0, #0x2
 13c:	b.eq	160 <_ZN3GTM10gtm_rwlock12write_unlockEv+0x44>  // b.none
 140:	dmb	ish
 144:	add	x0, x19, #0xc
 148:	ldr	w1, [x0]
 14c:	cmp	w1, #0x0
 150:	b.gt	178 <_ZN3GTM10gtm_rwlock12write_unlockEv+0x5c>
 154:	ldr	x19, [sp, #16]
 158:	ldp	x29, x30, [sp], #32
 15c:	ret
 160:	mov	w1, #0x1                   	// #1
 164:	mov	x0, x19
 168:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 16c:	cmp	x0, #0x0
 170:	b.le	140 <_ZN3GTM10gtm_rwlock12write_unlockEv+0x24>
 174:	b	154 <_ZN3GTM10gtm_rwlock12write_unlockEv+0x38>
 178:	str	wzr, [x0]
 17c:	mov	w1, #0x7fffffff            	// #2147483647
 180:	bl	0 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>
 184:	b	154 <_ZN3GTM10gtm_rwlock12write_unlockEv+0x38>

0000000000000188 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE>:
 188:	stp	x29, x30, [sp, #-80]!
 18c:	mov	x29, sp
 190:	stp	x19, x20, [sp, #16]
 194:	stp	x21, x22, [sp, #32]
 198:	mov	x22, x0
 19c:	mov	x21, x1
 1a0:	mov	x20, x0
 1a4:	mov	w0, #0x1                   	// #1
 1a8:	ldxr	w1, [x22]
 1ac:	cbnz	w1, 1b8 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x30>
 1b0:	stxr	w2, w0, [x22]
 1b4:	cbnz	w2, 1a8 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x20>
 1b8:	cmp	w1, #0x0
 1bc:	cset	w19, eq  // eq = none
 1c0:	b.ne	24c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xc4>  // b.any
 1c4:	dmb	ish
 1c8:	adrp	x0, 0 <_ZN3GTM10gtm_thread15list_of_threadsE>
 1cc:	ldr	x20, [x0]
 1d0:	cbz	x20, 2e8 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x160>
 1d4:	str	x23, [sp, #48]
 1d8:	mrs	x23, tpidr_el0
 1dc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 1e0:	ldr	x0, [x0]
 1e4:	add	x23, x23, x0
 1e8:	cmp	x20, x21
 1ec:	b.eq	2d4 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x14c>  // b.none
 1f0:	add	x1, x20, #0x208
 1f4:	ldr	x0, [x1]
 1f8:	str	xzr, [sp, #64]
 1fc:	add	x2, sp, #0x40
 200:	ldar	x2, [x2]
 204:	mvn	x2, x2
 208:	cmp	x2, x0
 20c:	b.eq	2d4 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x14c>  // b.none
 210:	cbz	x21, 294 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x10c>
 214:	ldr	x0, [x23, #8]
 218:	ldr	x1, [x0]
 21c:	ldr	x1, [x1, #24]
 220:	blr	x1
 224:	ands	w19, w0, #0xff
 228:	b.ne	1f0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x68>  // b.any
 22c:	mov	x0, x22
 230:	bl	11c <_ZN3GTM10gtm_rwlock12write_unlockEv>
 234:	ldr	x23, [sp, #48]
 238:	mov	w0, w19
 23c:	ldp	x19, x20, [sp, #16]
 240:	ldp	x21, x22, [sp, #32]
 244:	ldp	x29, x30, [sp], #80
 248:	ret
 24c:	cbnz	x21, 238 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xb0>
 250:	cmp	w1, #0x2
 254:	b.eq	26c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xe4>  // b.none
 258:	mov	w1, #0x2                   	// #2
 25c:	ldxr	w0, [x20]
 260:	stxr	w2, w1, [x20]
 264:	cbnz	w2, 25c <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xd4>
 268:	cbz	w0, 1c4 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x3c>
 26c:	mov	w19, #0x2                   	// #2
 270:	b	284 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xfc>
 274:	ldxr	w0, [x20]
 278:	stxr	w1, w19, [x20]
 27c:	cbnz	w1, 274 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xec>
 280:	cbz	w0, 1c4 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x3c>
 284:	mov	w1, w19
 288:	mov	x0, x20
 28c:	bl	0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 290:	b	274 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xec>
 294:	add	x0, x22, #0x8
 298:	mov	w2, #0x1                   	// #1
 29c:	str	w2, [x0]
 2a0:	dmb	ish
 2a4:	ldr	x2, [x1]
 2a8:	str	xzr, [sp, #72]
 2ac:	add	x1, sp, #0x48
 2b0:	ldar	x1, [x1]
 2b4:	mvn	x1, x1
 2b8:	cmp	x1, x2
 2bc:	b.eq	2cc <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x144>  // b.none
 2c0:	mov	w1, #0x1                   	// #1
 2c4:	bl	0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 2c8:	b	1f0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x68>
 2cc:	str	wzr, [x0]
 2d0:	b	1f0 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x68>
 2d4:	ldr	x20, [x20, #512]
 2d8:	cbnz	x20, 1e8 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0x60>
 2dc:	mov	w19, #0x1                   	// #1
 2e0:	ldr	x23, [sp, #48]
 2e4:	b	238 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xb0>
 2e8:	mov	w19, #0x1                   	// #1
 2ec:	b	238 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE+0xb0>

00000000000002f0 <_ZN3GTM10gtm_rwlock10write_lockEv>:
 2f0:	stp	x29, x30, [sp, #-16]!
 2f4:	mov	x29, sp
 2f8:	mov	x1, #0x0                   	// #0
 2fc:	bl	188 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE>
 300:	ldp	x29, x30, [sp], #16
 304:	ret

0000000000000308 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>:
 308:	stp	x29, x30, [sp, #-16]!
 30c:	mov	x29, sp
 310:	bl	188 <_ZN3GTM10gtm_rwlock18write_lock_genericEPNS_10gtm_threadE>
 314:	ldp	x29, x30, [sp], #16
 318:	ret

useraction.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	ldr	x19, [x0, #256]
  10:	cmp	x19, x1
  14:	b.ls	74 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x74>  // b.plast
  18:	stp	x21, x22, [sp, #32]
  1c:	mov	x20, x0
  20:	mov	x21, x1
  24:	mov	x22, #0x0                   	// #0
  28:	b	40 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x40>
  2c:	mov	x2, x22
  30:	b	58 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x58>
  34:	sub	x19, x19, #0x1
  38:	cmp	x21, x19
  3c:	b.eq	70 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x70>  // b.none
  40:	ldr	x2, [x20, #256]
  44:	cbz	x2, 2c <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x2c>
  48:	sub	x2, x2, #0x1
  4c:	str	x2, [x20, #256]
  50:	ldr	x0, [x20, #264]
  54:	add	x2, x0, x2, lsl #5
  58:	ldrb	w0, [x2, #16]
  5c:	cbnz	w0, 34 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x34>
  60:	ldr	x1, [x2]
  64:	ldr	x0, [x2, #8]
  68:	blr	x1
  6c:	b	34 <_ZN3GTM10gtm_thread21rollback_user_actionsEm+0x34>
  70:	ldp	x21, x22, [sp, #32]
  74:	ldp	x19, x20, [sp, #16]
  78:	ldp	x29, x30, [sp], #48
  7c:	ret

0000000000000080 <_ZN3GTM10gtm_thread19commit_user_actionsEv>:
  80:	stp	x29, x30, [sp, #-48]!
  84:	mov	x29, sp
  88:	stp	x19, x20, [sp, #16]
  8c:	str	x21, [sp, #32]
  90:	mov	x21, x0
  94:	ldr	x19, [x0, #264]
  98:	ldr	x20, [x0, #256]
  9c:	add	x20, x19, x20, lsl #5
  a0:	cmp	x20, x19
  a4:	b.ne	c8 <_ZN3GTM10gtm_thread19commit_user_actionsEv+0x48>  // b.any
  a8:	str	xzr, [x21, #256]
  ac:	ldp	x19, x20, [sp, #16]
  b0:	ldr	x21, [sp, #32]
  b4:	ldp	x29, x30, [sp], #48
  b8:	ret
  bc:	add	x19, x19, #0x20
  c0:	cmp	x19, x20
  c4:	b.eq	a8 <_ZN3GTM10gtm_thread19commit_user_actionsEv+0x28>  // b.none
  c8:	ldrb	w1, [x19, #16]
  cc:	cbz	w1, bc <_ZN3GTM10gtm_thread19commit_user_actionsEv+0x3c>
  d0:	ldr	x1, [x19]
  d4:	ldr	x0, [x19, #8]
  d8:	blr	x1
  dc:	b	bc <_ZN3GTM10gtm_thread19commit_user_actionsEv+0x3c>

00000000000000e0 <_ITM_addUserCommitAction>:
  e0:	stp	x29, x30, [sp, #-48]!
  e4:	mov	x29, sp
  e8:	stp	x19, x20, [sp, #16]
  ec:	str	x21, [sp, #32]
  f0:	mov	x21, x0
  f4:	adrp	x3, 0 <_ZN3GTM12_gtm_thr_tlsE>
  f8:	ldr	x3, [x3]
  fc:	mrs	x0, tpidr_el0
 100:	ldr	x19, [x0, x3]
 104:	cmp	x1, #0x1
 108:	b.ne	160 <_ITM_addUserCommitAction+0x80>  // b.any
 10c:	mov	x20, x2
 110:	ldr	x1, [x19, #256]
 114:	ldr	x0, [x19, #248]
 118:	cmp	x1, x0
 11c:	b.eq	16c <_ITM_addUserCommitAction+0x8c>  // b.none
 120:	ldr	x2, [x19, #264]
 124:	ldr	x1, [x19, #256]
 128:	add	x0, x1, #0x1
 12c:	str	x0, [x19, #256]
 130:	lsl	x1, x1, #5
 134:	add	x0, x2, x1
 138:	str	x21, [x2, x1]
 13c:	str	x20, [x0, #8]
 140:	mov	w1, #0x1                   	// #1
 144:	strb	w1, [x0, #16]
 148:	mov	x1, #0x1                   	// #1
 14c:	str	x1, [x0, #24]
 150:	ldp	x19, x20, [sp, #16]
 154:	ldr	x21, [sp, #32]
 158:	ldp	x29, x30, [sp], #48
 15c:	ret
 160:	adrp	x0, 0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
 164:	add	x0, x0, #0x0
 168:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
 16c:	add	x0, x19, #0xf8
 170:	bl	0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
 174:	b	120 <_ITM_addUserCommitAction+0x40>

0000000000000178 <_ITM_addUserUndoAction>:
 178:	stp	x29, x30, [sp, #-48]!
 17c:	mov	x29, sp
 180:	stp	x19, x20, [sp, #16]
 184:	str	x21, [sp, #32]
 188:	mov	x21, x0
 18c:	mov	x20, x1
 190:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
 194:	ldr	x0, [x0]
 198:	mrs	x1, tpidr_el0
 19c:	ldr	x19, [x1, x0]
 1a0:	ldr	x1, [x19, #256]
 1a4:	ldr	x0, [x19, #248]
 1a8:	cmp	x1, x0
 1ac:	b.eq	1e4 <_ITM_addUserUndoAction+0x6c>  // b.none
 1b0:	ldr	x1, [x19, #264]
 1b4:	ldr	x2, [x19, #256]
 1b8:	add	x0, x2, #0x1
 1bc:	str	x0, [x19, #256]
 1c0:	lsl	x2, x2, #5
 1c4:	add	x0, x1, x2
 1c8:	str	x21, [x1, x2]
 1cc:	str	x20, [x0, #8]
 1d0:	strb	wzr, [x0, #16]
 1d4:	ldp	x19, x20, [sp, #16]
 1d8:	ldr	x21, [sp, #32]
 1dc:	ldp	x29, x30, [sp], #48
 1e0:	ret
 1e4:	add	x0, x19, #0xf8
 1e8:	bl	0 <_ZN3GTM10gtm_thread21rollback_user_actionsEm>
 1ec:	b	1b0 <_ITM_addUserUndoAction+0x38>

Disassembly of section .text._ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv:

0000000000000000 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x1
  18:	cmp	x1, #0x800
  1c:	b.ls	64 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x64>  // b.plast
  20:	add	x0, x0, #0x800
  24:	and	x0, x0, #0xfffffffffffff800
  28:	str	x0, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x1, [x19]
  44:	mov	w2, #0x1                   	// #1
  48:	lsl	x1, x1, #5
  4c:	ldr	x0, [x19, #16]
  50:	bl	0 <_ZN3GTM8xreallocEPvmb>
  54:	str	x0, [x19, #16]
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	cmp	x0, x1
  68:	b.cs	2c <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x2c>  // b.hs, b.nlast
  6c:	lsl	x0, x0, #1
  70:	cmp	x1, x0
  74:	b.hi	6c <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x6c>  // b.pmore
  78:	str	x0, [x19]
  7c:	b	2c <_ZN3GTM6vectorINS_10gtm_thread11user_actionELb1EE15resize_noinlineEv+0x2c>

util.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	str	x21, [sp, #32]
  10:	mov	x21, x0
  14:	mov	x19, x1
  18:	adrp	x20, 0 <stderr>
  1c:	ldr	x3, [x20]
  20:	mov	x2, #0x9                   	// #9
  24:	mov	x1, #0x1                   	// #1
  28:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
  2c:	add	x0, x0, #0x0
  30:	bl	0 <fwrite>
  34:	ldp	x0, x1, [x19]
  38:	stp	x0, x1, [sp, #48]
  3c:	ldp	x0, x1, [x19, #16]
  40:	stp	x0, x1, [sp, #64]
  44:	add	x2, sp, #0x30
  48:	mov	x1, x21
  4c:	ldr	x0, [x20]
  50:	bl	0 <vfprintf>
  54:	ldr	x1, [x20]
  58:	mov	w0, #0xa                   	// #10
  5c:	bl	0 <fputc>
  60:	ldp	x19, x20, [sp, #16]
  64:	ldr	x21, [sp, #32]
  68:	ldp	x29, x30, [sp], #80
  6c:	ret

0000000000000070 <_ZN3GTM9GTM_errorEPKcz>:
  70:	stp	x29, x30, [sp, #-272]!
  74:	mov	x29, sp
  78:	str	x1, [sp, #216]
  7c:	str	x2, [sp, #224]
  80:	str	x3, [sp, #232]
  84:	str	x4, [sp, #240]
  88:	str	x5, [sp, #248]
  8c:	str	x6, [sp, #256]
  90:	str	x7, [sp, #264]
  94:	str	q0, [sp, #80]
  98:	str	q1, [sp, #96]
  9c:	str	q2, [sp, #112]
  a0:	str	q3, [sp, #128]
  a4:	str	q4, [sp, #144]
  a8:	str	q5, [sp, #160]
  ac:	str	q6, [sp, #176]
  b0:	str	q7, [sp, #192]
  b4:	add	x1, sp, #0x110
  b8:	str	x1, [sp, #48]
  bc:	str	x1, [sp, #56]
  c0:	add	x1, sp, #0xd0
  c4:	str	x1, [sp, #64]
  c8:	mov	w1, #0xffffffc8            	// #-56
  cc:	str	w1, [sp, #72]
  d0:	mov	w1, #0xffffff80            	// #-128
  d4:	str	w1, [sp, #76]
  d8:	ldp	x2, x3, [sp, #48]
  dc:	stp	x2, x3, [sp, #16]
  e0:	ldp	x2, x3, [sp, #64]
  e4:	stp	x2, x3, [sp, #32]
  e8:	add	x1, sp, #0x10
  ec:	bl	0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
  f0:	ldp	x29, x30, [sp], #272
  f4:	ret

00000000000000f8 <_ZN3GTM9GTM_fatalEPKcz>:
  f8:	stp	x29, x30, [sp, #-272]!
  fc:	mov	x29, sp
 100:	str	x1, [sp, #216]
 104:	str	x2, [sp, #224]
 108:	str	x3, [sp, #232]
 10c:	str	x4, [sp, #240]
 110:	str	x5, [sp, #248]
 114:	str	x6, [sp, #256]
 118:	str	x7, [sp, #264]
 11c:	str	q0, [sp, #80]
 120:	str	q1, [sp, #96]
 124:	str	q2, [sp, #112]
 128:	str	q3, [sp, #128]
 12c:	str	q4, [sp, #144]
 130:	str	q5, [sp, #160]
 134:	str	q6, [sp, #176]
 138:	str	q7, [sp, #192]
 13c:	add	x1, sp, #0x110
 140:	str	x1, [sp, #48]
 144:	str	x1, [sp, #56]
 148:	add	x1, sp, #0xd0
 14c:	str	x1, [sp, #64]
 150:	mov	w1, #0xffffffc8            	// #-56
 154:	str	w1, [sp, #72]
 158:	mov	w1, #0xffffff80            	// #-128
 15c:	str	w1, [sp, #76]
 160:	ldp	x2, x3, [sp, #48]
 164:	stp	x2, x3, [sp, #16]
 168:	ldp	x2, x3, [sp, #64]
 16c:	stp	x2, x3, [sp, #32]
 170:	add	x1, sp, #0x10
 174:	bl	0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 178:	mov	w0, #0x1                   	// #1
 17c:	bl	0 <exit>

0000000000000180 <_ZN3GTM7xmallocEmb>:
 180:	stp	x29, x30, [sp, #-48]!
 184:	mov	x29, sp
 188:	str	x19, [sp, #16]
 18c:	mov	x19, x0
 190:	tst	w1, #0xff
 194:	b.eq	1b4 <_ZN3GTM7xmallocEmb+0x34>  // b.none
 198:	mov	x2, x0
 19c:	mov	x1, #0x80                  	// #128
 1a0:	add	x0, sp, #0x28
 1a4:	bl	0 <posix_memalign>
 1a8:	cbnz	w0, 1d8 <_ZN3GTM7xmallocEmb+0x58>
 1ac:	ldr	x0, [sp, #40]
 1b0:	b	1bc <_ZN3GTM7xmallocEmb+0x3c>
 1b4:	bl	0 <malloc>
 1b8:	cbz	x0, 1c8 <_ZN3GTM7xmallocEmb+0x48>
 1bc:	ldr	x19, [sp, #16]
 1c0:	ldp	x29, x30, [sp], #48
 1c4:	ret
 1c8:	mov	x1, x19
 1cc:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 1d0:	add	x0, x0, #0x0
 1d4:	bl	f8 <_ZN3GTM9GTM_fatalEPKcz>
 1d8:	mov	x1, x19
 1dc:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 1e0:	add	x0, x0, #0x0
 1e4:	bl	f8 <_ZN3GTM9GTM_fatalEPKcz>

00000000000001e8 <_ZN3GTM7xcallocEmb>:
 1e8:	stp	x29, x30, [sp, #-32]!
 1ec:	mov	x29, sp
 1f0:	str	x19, [sp, #16]
 1f4:	mov	x19, x0
 1f8:	mov	x1, x0
 1fc:	mov	x0, #0x1                   	// #1
 200:	bl	0 <calloc>
 204:	cbz	x0, 214 <_ZN3GTM7xcallocEmb+0x2c>
 208:	ldr	x19, [sp, #16]
 20c:	ldp	x29, x30, [sp], #32
 210:	ret
 214:	mov	x1, x19
 218:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 21c:	add	x0, x0, #0x0
 220:	bl	f8 <_ZN3GTM9GTM_fatalEPKcz>

0000000000000224 <_ZN3GTM8xreallocEPvmb>:
 224:	stp	x29, x30, [sp, #-32]!
 228:	mov	x29, sp
 22c:	str	x19, [sp, #16]
 230:	mov	x19, x1
 234:	bl	0 <realloc>
 238:	cbz	x0, 248 <_ZN3GTM8xreallocEPvmb+0x24>
 23c:	ldr	x19, [sp, #16]
 240:	ldp	x29, x30, [sp], #32
 244:	ret
 248:	mov	x1, x19
 24c:	adrp	x0, 0 <_ZN3GTML10gtm_verrorEPKcSt9__va_list>
 250:	add	x0, x0, #0x0
 254:	bl	f8 <_ZN3GTM9GTM_fatalEPKcz>

sjlj.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ITM_beginTransaction>:
   0:	mov	x1, sp
   4:	stp	x29, x30, [sp, #-176]!
   8:	mov	x29, sp
   c:	stp	x19, x20, [sp, #16]
  10:	stp	x21, x22, [sp, #32]
  14:	stp	x23, x24, [sp, #48]
  18:	stp	x25, x26, [sp, #64]
  1c:	stp	x27, x28, [sp, #80]
  20:	stp	d8, d9, [sp, #96]
  24:	stp	d10, d11, [sp, #112]
  28:	stp	d12, d13, [sp, #128]
  2c:	stp	d14, d15, [sp, #144]
  30:	str	x1, [sp, #160]
  34:	mov	x1, sp
  38:	bl	0 <GTM_begin_transaction>
  3c:	ldp	x29, x30, [sp], #176
  40:	ret

0000000000000044 <GTM_longjmp>:
  44:	ldp	x19, x20, [x1, #16]
  48:	ldp	x21, x22, [x1, #32]
  4c:	ldp	x23, x24, [x1, #48]
  50:	ldp	x25, x26, [x1, #64]
  54:	ldp	x27, x28, [x1, #80]
  58:	ldp	d8, d9, [x1, #96]
  5c:	ldp	d10, d11, [x1, #112]
  60:	ldp	d12, d13, [x1, #128]
  64:	ldp	d14, d15, [x1, #144]
  68:	ldr	x3, [x1, #160]
  6c:	ldp	x29, x30, [x1]
  70:	mov	sp, x3
  74:	br	x30

tls.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM17mask_stack_bottomEPNS_10gtm_threadE>:
   0:	sub	x0, sp, #0x100
   4:	ret

method-serial.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12_GLOBAL__N_19serial_mg4initEv>:
       0:	ret

0000000000000004 <_ZN12_GLOBAL__N_19serial_mg4finiEv>:
       4:	ret

0000000000000008 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RU1EPKh>:
       8:	ldrb	w0, [x1]
       c:	ret

0000000000000010 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRU1EPKh>:
      10:	ldrb	w0, [x1]
      14:	ret

0000000000000018 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWU1EPKh>:
      18:	ldrb	w0, [x1]
      1c:	ret

0000000000000020 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWU1EPKh>:
      20:	ldrb	w0, [x1]
      24:	ret

0000000000000028 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WU1EPhh>:
      28:	strb	w2, [x1]
      2c:	ret

0000000000000030 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRU1EPhh>:
      30:	strb	w2, [x1]
      34:	ret

0000000000000038 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWU1EPhh>:
      38:	strb	w2, [x1]
      3c:	ret

0000000000000040 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RU2EPKt>:
      40:	ldrh	w0, [x1]
      44:	ret

0000000000000048 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRU2EPKt>:
      48:	ldrh	w0, [x1]
      4c:	ret

0000000000000050 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWU2EPKt>:
      50:	ldrh	w0, [x1]
      54:	ret

0000000000000058 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWU2EPKt>:
      58:	ldrh	w0, [x1]
      5c:	ret

0000000000000060 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WU2EPtt>:
      60:	strh	w2, [x1]
      64:	ret

0000000000000068 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRU2EPtt>:
      68:	strh	w2, [x1]
      6c:	ret

0000000000000070 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWU2EPtt>:
      70:	strh	w2, [x1]
      74:	ret

0000000000000078 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RU4EPKj>:
      78:	ldr	w0, [x1]
      7c:	ret

0000000000000080 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRU4EPKj>:
      80:	ldr	w0, [x1]
      84:	ret

0000000000000088 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWU4EPKj>:
      88:	ldr	w0, [x1]
      8c:	ret

0000000000000090 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWU4EPKj>:
      90:	ldr	w0, [x1]
      94:	ret

0000000000000098 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WU4EPjj>:
      98:	str	w2, [x1]
      9c:	ret

00000000000000a0 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRU4EPjj>:
      a0:	str	w2, [x1]
      a4:	ret

00000000000000a8 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWU4EPjj>:
      a8:	str	w2, [x1]
      ac:	ret

00000000000000b0 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RU8EPKm>:
      b0:	ldr	x0, [x1]
      b4:	ret

00000000000000b8 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRU8EPKm>:
      b8:	ldr	x0, [x1]
      bc:	ret

00000000000000c0 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWU8EPKm>:
      c0:	ldr	x0, [x1]
      c4:	ret

00000000000000c8 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWU8EPKm>:
      c8:	ldr	x0, [x1]
      cc:	ret

00000000000000d0 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WU8EPmm>:
      d0:	str	x2, [x1]
      d4:	ret

00000000000000d8 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRU8EPmm>:
      d8:	str	x2, [x1]
      dc:	ret

00000000000000e0 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWU8EPmm>:
      e0:	str	x2, [x1]
      e4:	ret

00000000000000e8 <_ZN12_GLOBAL__N_118serialirr_dispatch6ITM_RFEPKf>:
      e8:	ldr	s0, [x1]
      ec:	ret

00000000000000f0 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RaRFEPKf>:
      f0:	ldr	s0, [x1]
      f4:	ret

00000000000000f8 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RaWFEPKf>:
      f8:	ldr	s0, [x1]
      fc:	ret

0000000000000100 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RfWFEPKf>:
     100:	ldr	s0, [x1]
     104:	ret

0000000000000108 <_ZN12_GLOBAL__N_118serialirr_dispatch6ITM_WFEPff>:
     108:	str	s0, [x1]
     10c:	ret

0000000000000110 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_WaRFEPff>:
     110:	str	s0, [x1]
     114:	ret

0000000000000118 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_WaWFEPff>:
     118:	str	s0, [x1]
     11c:	ret

0000000000000120 <_ZN12_GLOBAL__N_118serialirr_dispatch6ITM_RDEPKd>:
     120:	ldr	d0, [x1]
     124:	ret

0000000000000128 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RaRDEPKd>:
     128:	ldr	d0, [x1]
     12c:	ret

0000000000000130 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RaWDEPKd>:
     130:	ldr	d0, [x1]
     134:	ret

0000000000000138 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RfWDEPKd>:
     138:	ldr	d0, [x1]
     13c:	ret

0000000000000140 <_ZN12_GLOBAL__N_118serialirr_dispatch6ITM_WDEPdd>:
     140:	str	d0, [x1]
     144:	ret

0000000000000148 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_WaRDEPdd>:
     148:	str	d0, [x1]
     14c:	ret

0000000000000150 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_WaWDEPdd>:
     150:	str	d0, [x1]
     154:	ret

0000000000000158 <_ZN12_GLOBAL__N_118serialirr_dispatch6ITM_REEPKe>:
     158:	ldr	q0, [x1]
     15c:	ret

0000000000000160 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RaREEPKe>:
     160:	ldr	q0, [x1]
     164:	ret

0000000000000168 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RaWEEPKe>:
     168:	ldr	q0, [x1]
     16c:	ret

0000000000000170 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_RfWEEPKe>:
     170:	ldr	q0, [x1]
     174:	ret

0000000000000178 <_ZN12_GLOBAL__N_118serialirr_dispatch6ITM_WEEPee>:
     178:	str	q0, [x1]
     17c:	ret

0000000000000180 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_WaREEPee>:
     180:	str	q0, [x1]
     184:	ret

0000000000000188 <_ZN12_GLOBAL__N_118serialirr_dispatch8ITM_WaWEEPee>:
     188:	str	q0, [x1]
     18c:	ret

0000000000000190 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RCFEPKCf>:
     190:	ldr	s0, [x1]
     194:	ldr	s1, [x1, #4]
     198:	ret

000000000000019c <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRCFEPKCf>:
     19c:	ldr	s0, [x1]
     1a0:	ldr	s1, [x1, #4]
     1a4:	ret

00000000000001a8 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWCFEPKCf>:
     1a8:	ldr	s0, [x1]
     1ac:	ldr	s1, [x1, #4]
     1b0:	ret

00000000000001b4 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWCFEPKCf>:
     1b4:	ldr	s0, [x1]
     1b8:	ldr	s1, [x1, #4]
     1bc:	ret

00000000000001c0 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WCFEPCfS1_>:
     1c0:	str	s0, [x1]
     1c4:	str	s1, [x1, #4]
     1c8:	ret

00000000000001cc <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRCFEPCfS1_>:
     1cc:	str	s0, [x1]
     1d0:	str	s1, [x1, #4]
     1d4:	ret

00000000000001d8 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWCFEPCfS1_>:
     1d8:	str	s0, [x1]
     1dc:	str	s1, [x1, #4]
     1e0:	ret

00000000000001e4 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RCDEPKCd>:
     1e4:	ldr	d0, [x1]
     1e8:	ldr	d1, [x1, #8]
     1ec:	ret

00000000000001f0 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRCDEPKCd>:
     1f0:	ldr	d0, [x1]
     1f4:	ldr	d1, [x1, #8]
     1f8:	ret

00000000000001fc <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWCDEPKCd>:
     1fc:	ldr	d0, [x1]
     200:	ldr	d1, [x1, #8]
     204:	ret

0000000000000208 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWCDEPKCd>:
     208:	ldr	d0, [x1]
     20c:	ldr	d1, [x1, #8]
     210:	ret

0000000000000214 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WCDEPCdS1_>:
     214:	str	d0, [x1]
     218:	str	d1, [x1, #8]
     21c:	ret

0000000000000220 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRCDEPCdS1_>:
     220:	str	d0, [x1]
     224:	str	d1, [x1, #8]
     228:	ret

000000000000022c <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWCDEPCdS1_>:
     22c:	str	d0, [x1]
     230:	str	d1, [x1, #8]
     234:	ret

0000000000000238 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_RCEEPKCe>:
     238:	ldr	q0, [x1]
     23c:	ldr	q1, [x1, #16]
     240:	ret

0000000000000244 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaRCEEPKCe>:
     244:	ldr	q0, [x1]
     248:	ldr	q1, [x1, #16]
     24c:	ret

0000000000000250 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RaWCEEPKCe>:
     250:	ldr	q0, [x1]
     254:	ldr	q1, [x1, #16]
     258:	ret

000000000000025c <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_RfWCEEPKCe>:
     25c:	ldr	q0, [x1]
     260:	ldr	q1, [x1, #16]
     264:	ret

0000000000000268 <_ZN12_GLOBAL__N_118serialirr_dispatch7ITM_WCEEPCeS1_>:
     268:	str	q0, [x1]
     26c:	str	q1, [x1, #16]
     270:	ret

0000000000000274 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaRCEEPCeS1_>:
     274:	str	q0, [x1]
     278:	str	q1, [x1, #16]
     27c:	ret

0000000000000280 <_ZN12_GLOBAL__N_118serialirr_dispatch9ITM_WaWCEEPCeS1_>:
     280:	str	q0, [x1]
     284:	str	q1, [x1, #16]
     288:	ret

000000000000028c <_ZN12_GLOBAL__N_118serialirr_dispatch16begin_or_restartEv>:
     28c:	mov	w0, #0xa                   	// #10
     290:	ret

0000000000000294 <_ZN12_GLOBAL__N_118serialirr_dispatch9trycommitERm>:
     294:	mov	w0, #0x1                   	// #1
     298:	ret

000000000000029c <_ZN12_GLOBAL__N_118serialirr_dispatch20snapshot_most_recentEv>:
     29c:	mov	w0, #0x1                   	// #1
     2a0:	ret

00000000000002a4 <_ZN12_GLOBAL__N_115serial_dispatch16begin_or_restartEv>:
     2a4:	mov	w0, #0xa                   	// #10
     2a8:	ret

00000000000002ac <_ZN12_GLOBAL__N_115serial_dispatch9trycommitERm>:
     2ac:	mov	w0, #0x1                   	// #1
     2b0:	ret

00000000000002b4 <_ZN12_GLOBAL__N_115serial_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
     2b4:	ret

00000000000002b8 <_ZN12_GLOBAL__N_115serial_dispatch20snapshot_most_recentEv>:
     2b8:	mov	w0, #0x1                   	// #1
     2bc:	ret

00000000000002c0 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU1EPKh>:
     2c0:	ldrb	w0, [x1]
     2c4:	ret

00000000000002c8 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRU1EPKh>:
     2c8:	ldrb	w0, [x1]
     2cc:	ret

00000000000002d0 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWU1EPKh>:
     2d0:	ldrb	w0, [x1]
     2d4:	ret

00000000000002d8 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWU1EPKh>:
     2d8:	ldrb	w0, [x1]
     2dc:	ret

00000000000002e0 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU1EPhh>:
     2e0:	strb	w2, [x1]
     2e4:	ret

00000000000002e8 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU2EPKt>:
     2e8:	ldrh	w0, [x1]
     2ec:	ret

00000000000002f0 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRU2EPKt>:
     2f0:	ldrh	w0, [x1]
     2f4:	ret

00000000000002f8 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWU2EPKt>:
     2f8:	ldrh	w0, [x1]
     2fc:	ret

0000000000000300 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWU2EPKt>:
     300:	ldrh	w0, [x1]
     304:	ret

0000000000000308 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU2EPtt>:
     308:	strh	w2, [x1]
     30c:	ret

0000000000000310 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU4EPKj>:
     310:	ldr	w0, [x1]
     314:	ret

0000000000000318 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRU4EPKj>:
     318:	ldr	w0, [x1]
     31c:	ret

0000000000000320 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWU4EPKj>:
     320:	ldr	w0, [x1]
     324:	ret

0000000000000328 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWU4EPKj>:
     328:	ldr	w0, [x1]
     32c:	ret

0000000000000330 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU4EPjj>:
     330:	str	w2, [x1]
     334:	ret

0000000000000338 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RU8EPKm>:
     338:	ldr	x0, [x1]
     33c:	ret

0000000000000340 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRU8EPKm>:
     340:	ldr	x0, [x1]
     344:	ret

0000000000000348 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWU8EPKm>:
     348:	ldr	x0, [x1]
     34c:	ret

0000000000000350 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWU8EPKm>:
     350:	ldr	x0, [x1]
     354:	ret

0000000000000358 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWU8EPmm>:
     358:	str	x2, [x1]
     35c:	ret

0000000000000360 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_RFEPKf>:
     360:	ldr	s0, [x1]
     364:	ret

0000000000000368 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RaRFEPKf>:
     368:	ldr	s0, [x1]
     36c:	ret

0000000000000370 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RaWFEPKf>:
     370:	ldr	s0, [x1]
     374:	ret

0000000000000378 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RfWFEPKf>:
     378:	ldr	s0, [x1]
     37c:	ret

0000000000000380 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaWFEPff>:
     380:	str	s0, [x1]
     384:	ret

0000000000000388 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_RDEPKd>:
     388:	ldr	d0, [x1]
     38c:	ret

0000000000000390 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RaRDEPKd>:
     390:	ldr	d0, [x1]
     394:	ret

0000000000000398 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RaWDEPKd>:
     398:	ldr	d0, [x1]
     39c:	ret

00000000000003a0 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RfWDEPKd>:
     3a0:	ldr	d0, [x1]
     3a4:	ret

00000000000003a8 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaWDEPdd>:
     3a8:	str	d0, [x1]
     3ac:	ret

00000000000003b0 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_REEPKe>:
     3b0:	ldr	q0, [x1]
     3b4:	ret

00000000000003b8 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RaREEPKe>:
     3b8:	ldr	q0, [x1]
     3bc:	ret

00000000000003c0 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RaWEEPKe>:
     3c0:	ldr	q0, [x1]
     3c4:	ret

00000000000003c8 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_RfWEEPKe>:
     3c8:	ldr	q0, [x1]
     3cc:	ret

00000000000003d0 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaWEEPee>:
     3d0:	str	q0, [x1]
     3d4:	ret

00000000000003d8 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RCFEPKCf>:
     3d8:	ldr	s0, [x1]
     3dc:	ldr	s1, [x1, #4]
     3e0:	ret

00000000000003e4 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRCFEPKCf>:
     3e4:	ldr	s0, [x1]
     3e8:	ldr	s1, [x1, #4]
     3ec:	ret

00000000000003f0 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWCFEPKCf>:
     3f0:	ldr	s0, [x1]
     3f4:	ldr	s1, [x1, #4]
     3f8:	ret

00000000000003fc <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWCFEPKCf>:
     3fc:	ldr	s0, [x1]
     400:	ldr	s1, [x1, #4]
     404:	ret

0000000000000408 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWCFEPCfS1_>:
     408:	str	s0, [x1]
     40c:	str	s1, [x1, #4]
     410:	ret

0000000000000414 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RCDEPKCd>:
     414:	ldr	d0, [x1]
     418:	ldr	d1, [x1, #8]
     41c:	ret

0000000000000420 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRCDEPKCd>:
     420:	ldr	d0, [x1]
     424:	ldr	d1, [x1, #8]
     428:	ret

000000000000042c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWCDEPKCd>:
     42c:	ldr	d0, [x1]
     430:	ldr	d1, [x1, #8]
     434:	ret

0000000000000438 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWCDEPKCd>:
     438:	ldr	d0, [x1]
     43c:	ldr	d1, [x1, #8]
     440:	ret

0000000000000444 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWCDEPCdS1_>:
     444:	str	d0, [x1]
     448:	str	d1, [x1, #8]
     44c:	ret

0000000000000450 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_RCEEPKCe>:
     450:	ldr	q0, [x1]
     454:	ldr	q1, [x1, #16]
     458:	ret

000000000000045c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaRCEEPKCe>:
     45c:	ldr	q0, [x1]
     460:	ldr	q1, [x1, #16]
     464:	ret

0000000000000468 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RaWCEEPKCe>:
     468:	ldr	q0, [x1]
     46c:	ldr	q1, [x1, #16]
     470:	ret

0000000000000474 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_RfWCEEPKCe>:
     474:	ldr	q0, [x1]
     478:	ldr	q1, [x1, #16]
     47c:	ret

0000000000000480 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaWCEEPCeS1_>:
     480:	str	q0, [x1]
     484:	str	q1, [x1, #16]
     488:	ret

000000000000048c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RU1EPKh>:
     48c:	ldrb	w0, [x1]
     490:	ret

0000000000000494 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRU1EPKh>:
     494:	ldrb	w0, [x1]
     498:	ret

000000000000049c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWU1EPKh>:
     49c:	ldrb	w0, [x1]
     4a0:	ret

00000000000004a4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWU1EPKh>:
     4a4:	ldrb	w0, [x1]
     4a8:	ret

00000000000004ac <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RU2EPKt>:
     4ac:	ldrh	w0, [x1]
     4b0:	ret

00000000000004b4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRU2EPKt>:
     4b4:	ldrh	w0, [x1]
     4b8:	ret

00000000000004bc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWU2EPKt>:
     4bc:	ldrh	w0, [x1]
     4c0:	ret

00000000000004c4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWU2EPKt>:
     4c4:	ldrh	w0, [x1]
     4c8:	ret

00000000000004cc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RU4EPKj>:
     4cc:	ldr	w0, [x1]
     4d0:	ret

00000000000004d4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRU4EPKj>:
     4d4:	ldr	w0, [x1]
     4d8:	ret

00000000000004dc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWU4EPKj>:
     4dc:	ldr	w0, [x1]
     4e0:	ret

00000000000004e4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWU4EPKj>:
     4e4:	ldr	w0, [x1]
     4e8:	ret

00000000000004ec <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RU8EPKm>:
     4ec:	ldr	x0, [x1]
     4f0:	ret

00000000000004f4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRU8EPKm>:
     4f4:	ldr	x0, [x1]
     4f8:	ret

00000000000004fc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWU8EPKm>:
     4fc:	ldr	x0, [x1]
     500:	ret

0000000000000504 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWU8EPKm>:
     504:	ldr	x0, [x1]
     508:	ret

000000000000050c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_RFEPKf>:
     50c:	ldr	s0, [x1]
     510:	ret

0000000000000514 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RaRFEPKf>:
     514:	ldr	s0, [x1]
     518:	ret

000000000000051c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RaWFEPKf>:
     51c:	ldr	s0, [x1]
     520:	ret

0000000000000524 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RfWFEPKf>:
     524:	ldr	s0, [x1]
     528:	ret

000000000000052c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_RDEPKd>:
     52c:	ldr	d0, [x1]
     530:	ret

0000000000000534 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RaRDEPKd>:
     534:	ldr	d0, [x1]
     538:	ret

000000000000053c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RaWDEPKd>:
     53c:	ldr	d0, [x1]
     540:	ret

0000000000000544 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RfWDEPKd>:
     544:	ldr	d0, [x1]
     548:	ret

000000000000054c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_REEPKe>:
     54c:	ldr	q0, [x1]
     550:	ret

0000000000000554 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RaREEPKe>:
     554:	ldr	q0, [x1]
     558:	ret

000000000000055c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RaWEEPKe>:
     55c:	ldr	q0, [x1]
     560:	ret

0000000000000564 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_RfWEEPKe>:
     564:	ldr	q0, [x1]
     568:	ret

000000000000056c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RCFEPKCf>:
     56c:	ldr	s0, [x1]
     570:	ldr	s1, [x1, #4]
     574:	ret

0000000000000578 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRCFEPKCf>:
     578:	ldr	s0, [x1]
     57c:	ldr	s1, [x1, #4]
     580:	ret

0000000000000584 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWCFEPKCf>:
     584:	ldr	s0, [x1]
     588:	ldr	s1, [x1, #4]
     58c:	ret

0000000000000590 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWCFEPKCf>:
     590:	ldr	s0, [x1]
     594:	ldr	s1, [x1, #4]
     598:	ret

000000000000059c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RCDEPKCd>:
     59c:	ldr	d0, [x1]
     5a0:	ldr	d1, [x1, #8]
     5a4:	ret

00000000000005a8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRCDEPKCd>:
     5a8:	ldr	d0, [x1]
     5ac:	ldr	d1, [x1, #8]
     5b0:	ret

00000000000005b4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWCDEPKCd>:
     5b4:	ldr	d0, [x1]
     5b8:	ldr	d1, [x1, #8]
     5bc:	ret

00000000000005c0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWCDEPKCd>:
     5c0:	ldr	d0, [x1]
     5c4:	ldr	d1, [x1, #8]
     5c8:	ret

00000000000005cc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_RCEEPKCe>:
     5cc:	ldr	q0, [x1]
     5d0:	ldr	q1, [x1, #16]
     5d4:	ret

00000000000005d8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaRCEEPKCe>:
     5d8:	ldr	q0, [x1]
     5dc:	ldr	q1, [x1, #16]
     5e0:	ret

00000000000005e4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RaWCEEPKCe>:
     5e4:	ldr	q0, [x1]
     5e8:	ldr	q1, [x1, #16]
     5ec:	ret

00000000000005f0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_RfWCEEPKCe>:
     5f0:	ldr	q0, [x1]
     5f4:	ldr	q1, [x1, #16]
     5f8:	ret

00000000000005fc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch20snapshot_most_recentEv>:
     5fc:	mov	w0, #0x1                   	// #1
     600:	ret

0000000000000604 <_ZN12_GLOBAL__N_16htm_mg4initEv>:
     604:	ret

0000000000000608 <_ZN12_GLOBAL__N_118serialirr_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
     608:	stp	x29, x30, [sp, #-16]!
     60c:	mov	x29, sp
     610:	bl	0 <abort>

0000000000000614 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
     614:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     618:	ldr	x0, [x0]
     61c:	mrs	x1, tpidr_el0
     620:	ldr	x0, [x1, x0]
     624:	ldr	w0, [x0, #288]
     628:	tbnz	w0, #1, 630 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x1c>
     62c:	ret
     630:	stp	x29, x30, [sp, #-16]!
     634:	mov	x29, sp
     638:	bl	0 <abort>

000000000000063c <_ZN12_GLOBAL__N_118serialirr_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
     63c:	cbnz	x3, 644 <_ZN12_GLOBAL__N_118serialirr_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x8>
     640:	ret
     644:	stp	x29, x30, [sp, #-16]!
     648:	mov	x29, sp
     64c:	mov	x0, x1
     650:	mov	w1, w2
     654:	mov	x2, x3
     658:	bl	0 <memset>
     65c:	ldp	x29, x30, [sp], #16
     660:	ret

0000000000000664 <_ZN12_GLOBAL__N_118serialirr_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
     664:	cbz	x3, 698 <_ZN12_GLOBAL__N_118serialirr_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x34>
     668:	stp	x29, x30, [sp, #-16]!
     66c:	mov	x29, sp
     670:	mov	x0, x1
     674:	mov	x1, x2
     678:	mov	x2, x3
     67c:	and	w4, w4, #0xff
     680:	cbnz	w4, 690 <_ZN12_GLOBAL__N_118serialirr_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x2c>
     684:	bl	0 <memcpy>
     688:	ldp	x29, x30, [sp], #16
     68c:	ret
     690:	bl	0 <memmove>
     694:	b	688 <_ZN12_GLOBAL__N_118serialirr_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x24>
     698:	ret

000000000000069c <_ZN12_GLOBAL__N_16htm_mg4finiEv>:
     69c:	adrp	x0, 0 <gtm_serial_lock>
     6a0:	add	x0, x0, #0x0
     6a4:	str	wzr, [x0]
     6a8:	ret

00000000000006ac <_ZN12_GLOBAL__N_118serialirr_dispatch26closed_nesting_alternativeEv>:
     6ac:	adrp	x0, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
     6b0:	add	x0, x0, #0x0
     6b4:	ret

00000000000006b8 <__cxa_pure_virtual>:
     6b8:	stp	x29, x30, [sp, #-16]!
     6bc:	mov	x29, sp
     6c0:	bl	0 <abort>

00000000000006c4 <_ZN3GTM18dispatch_serialirrEv>:
     6c4:	adrp	x0, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
     6c8:	add	x0, x0, #0x0
     6cc:	add	x0, x0, #0x18
     6d0:	ret

00000000000006d4 <_ZN3GTM15dispatch_serialEv>:
     6d4:	adrp	x0, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
     6d8:	add	x0, x0, #0x0
     6dc:	ret

00000000000006e0 <_ZN3GTM26dispatch_serialirr_onwriteEv>:
     6e0:	adrp	x0, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
     6e4:	add	x0, x0, #0x0
     6e8:	add	x0, x0, #0x30
     6ec:	ret

00000000000006f0 <_ZN3GTM12dispatch_htmEv>:
     6f0:	adrp	x0, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
     6f4:	add	x0, x0, #0x0
     6f8:	add	x0, x0, #0x48
     6fc:	ret

0000000000000700 <_ZN3GTM10gtm_thread14serialirr_modeEv>:
     700:	stp	x29, x30, [sp, #-48]!
     704:	mov	x29, sp
     708:	stp	x19, x20, [sp, #16]
     70c:	mov	x19, x0
     710:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     714:	ldr	x0, [x0]
     718:	mrs	x1, tpidr_el0
     71c:	add	x0, x1, x0
     720:	ldr	x20, [x0, #8]
     724:	ldr	w0, [x19, #288]
     728:	tbz	w0, #0, 7a8 <_ZN3GTM10gtm_thread14serialirr_modeEv+0xa8>
     72c:	tbnz	w0, #1, 77c <_ZN3GTM10gtm_thread14serialirr_modeEv+0x7c>
     730:	str	xzr, [sp, #40]
     734:	ldr	x0, [x20]
     738:	ldr	x2, [x0, #8]
     73c:	add	x1, sp, #0x28
     740:	mov	x0, x20
     744:	blr	x2
     748:	and	w0, w0, #0xff
     74c:	cbz	w0, 788 <_ZN3GTM10gtm_thread14serialirr_modeEv+0x88>
     750:	ldr	w0, [x19, #288]
     754:	orr	w0, w0, #0x3
     758:	str	w0, [x19, #288]
     75c:	adrp	x0, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
     760:	add	x0, x0, #0x0
     764:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
     768:	ldr	x1, [x1]
     76c:	mrs	x2, tpidr_el0
     770:	add	x1, x2, x1
     774:	add	x0, x0, #0x18
     778:	str	x0, [x1, #8]
     77c:	ldp	x19, x20, [sp, #16]
     780:	ldp	x29, x30, [sp], #48
     784:	ret
     788:	adrp	x3, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
     78c:	add	x3, x3, #0x0
     790:	mov	w2, #0x137                 	// #311
     794:	adrp	x1, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
     798:	add	x1, x1, #0x0
     79c:	adrp	x0, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
     7a0:	add	x0, x0, #0x0
     7a4:	bl	0 <__assert_fail>
     7a8:	mov	x1, x19
     7ac:	adrp	x0, 0 <gtm_serial_lock>
     7b0:	add	x0, x0, #0x0
     7b4:	bl	0 <_ZN3GTM10gtm_rwlock13write_upgradeEPNS_10gtm_threadE>
     7b8:	and	w0, w0, #0xff
     7bc:	cbz	w0, 810 <_ZN3GTM10gtm_thread14serialirr_modeEv+0x110>
     7c0:	ldr	w0, [x19, #288]
     7c4:	orr	w0, w0, #0x1
     7c8:	str	w0, [x19, #288]
     7cc:	str	xzr, [sp, #40]
     7d0:	ldr	x0, [x20]
     7d4:	ldr	x2, [x0, #8]
     7d8:	add	x1, sp, #0x28
     7dc:	mov	x0, x20
     7e0:	blr	x2
     7e4:	and	w0, w0, #0xff
     7e8:	cbz	w0, 800 <_ZN3GTM10gtm_thread14serialirr_modeEv+0x100>
     7ec:	mov	x1, x19
     7f0:	adrp	x0, 0 <gtm_serial_lock>
     7f4:	add	x0, x0, #0x0
     7f8:	bl	0 <_ZN3GTM10gtm_rwlock20write_upgrade_finishEPNS_10gtm_threadE>
     7fc:	b	750 <_ZN3GTM10gtm_thread14serialirr_modeEv+0x50>
     800:	mov	w2, #0x1                   	// #1
     804:	mov	w1, #0x6                   	// #6
     808:	mov	x0, x19
     80c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     810:	mov	w2, #0x0                   	// #0
     814:	mov	w1, #0x6                   	// #6
     818:	mov	x0, x19
     81c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000820 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
     820:	cbnz	x3, 828 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x8>
     824:	ret
     828:	stp	x29, x30, [sp, #-48]!
     82c:	mov	x29, sp
     830:	stp	x19, x20, [sp, #16]
     834:	str	x21, [sp, #32]
     838:	mov	x20, x1
     83c:	mov	w21, w2
     840:	mov	x19, x3
     844:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     848:	ldr	x0, [x0]
     84c:	mrs	x1, tpidr_el0
     850:	ldr	x0, [x1, x0]
     854:	ldr	w1, [x0, #288]
     858:	tst	x1, #0x3
     85c:	b.eq	880 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x60>  // b.none
     860:	mov	x2, x19
     864:	mov	w1, w21
     868:	mov	x0, x20
     86c:	bl	0 <memset>
     870:	ldp	x19, x20, [sp, #16]
     874:	ldr	x21, [sp, #32]
     878:	ldp	x29, x30, [sp], #48
     87c:	ret
     880:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     884:	b	860 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x40>

0000000000000888 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
     888:	cbnz	x3, 890 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x8>
     88c:	ret
     890:	stp	x29, x30, [sp, #-48]!
     894:	mov	x29, sp
     898:	stp	x19, x20, [sp, #16]
     89c:	stp	x21, x22, [sp, #32]
     8a0:	mov	x21, x1
     8a4:	mov	x20, x2
     8a8:	mov	x19, x3
     8ac:	and	w22, w4, #0xff
     8b0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     8b4:	ldr	x0, [x0]
     8b8:	mrs	x1, tpidr_el0
     8bc:	ldr	x0, [x1, x0]
     8c0:	ldr	w1, [x0, #288]
     8c4:	tst	x1, #0x3
     8c8:	b.eq	8f0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x68>  // b.none
     8cc:	cbnz	w22, 8f8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x70>
     8d0:	mov	x2, x19
     8d4:	mov	x1, x20
     8d8:	mov	x0, x21
     8dc:	bl	0 <memcpy>
     8e0:	ldp	x19, x20, [sp, #16]
     8e4:	ldp	x21, x22, [sp, #32]
     8e8:	ldp	x29, x30, [sp], #48
     8ec:	ret
     8f0:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     8f4:	b	8cc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x44>
     8f8:	mov	x2, x19
     8fc:	mov	x1, x20
     900:	mov	x0, x21
     904:	bl	0 <memmove>
     908:	b	8e0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x58>

000000000000090c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWCEEPCeS1_>:
     90c:	stp	x29, x30, [sp, #-64]!
     910:	mov	x29, sp
     914:	str	x19, [sp, #16]
     918:	mov	x19, x1
     91c:	str	q0, [sp, #32]
     920:	str	q1, [sp, #48]
     924:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     928:	ldr	x0, [x0]
     92c:	mrs	x1, tpidr_el0
     930:	ldr	x0, [x1, x0]
     934:	ldr	w1, [x0, #288]
     938:	tst	x1, #0x3
     93c:	b.eq	95c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWCEEPCeS1_+0x50>  // b.none
     940:	ldr	q0, [sp, #32]
     944:	str	q0, [x19]
     948:	ldr	q0, [sp, #48]
     94c:	str	q0, [x19, #16]
     950:	ldr	x19, [sp, #16]
     954:	ldp	x29, x30, [sp], #64
     958:	ret
     95c:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     960:	b	940 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWCEEPCeS1_+0x34>

0000000000000964 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRCEEPCeS1_>:
     964:	stp	x29, x30, [sp, #-64]!
     968:	mov	x29, sp
     96c:	str	x19, [sp, #16]
     970:	mov	x19, x1
     974:	str	q0, [sp, #32]
     978:	str	q1, [sp, #48]
     97c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     980:	ldr	x0, [x0]
     984:	mrs	x1, tpidr_el0
     988:	ldr	x0, [x1, x0]
     98c:	ldr	w1, [x0, #288]
     990:	tst	x1, #0x3
     994:	b.eq	9b4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRCEEPCeS1_+0x50>  // b.none
     998:	ldr	q0, [sp, #32]
     99c:	str	q0, [x19]
     9a0:	ldr	q0, [sp, #48]
     9a4:	str	q0, [x19, #16]
     9a8:	ldr	x19, [sp, #16]
     9ac:	ldp	x29, x30, [sp], #64
     9b0:	ret
     9b4:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     9b8:	b	998 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRCEEPCeS1_+0x34>

00000000000009bc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_>:
     9bc:	stp	x29, x30, [sp, #-64]!
     9c0:	mov	x29, sp
     9c4:	str	x19, [sp, #16]
     9c8:	mov	x19, x1
     9cc:	str	q0, [sp, #32]
     9d0:	str	q1, [sp, #48]
     9d4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     9d8:	ldr	x0, [x0]
     9dc:	mrs	x1, tpidr_el0
     9e0:	ldr	x0, [x1, x0]
     9e4:	ldr	w1, [x0, #288]
     9e8:	tst	x1, #0x3
     9ec:	b.eq	a0c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_+0x50>  // b.none
     9f0:	ldr	q0, [sp, #32]
     9f4:	str	q0, [x19]
     9f8:	ldr	q0, [sp, #48]
     9fc:	str	q0, [x19, #16]
     a00:	ldr	x19, [sp, #16]
     a04:	ldp	x29, x30, [sp], #64
     a08:	ret
     a0c:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     a10:	b	9f0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCEEPCeS1_+0x34>

0000000000000a14 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWCDEPCdS1_>:
     a14:	stp	x29, x30, [sp, #-48]!
     a18:	mov	x29, sp
     a1c:	str	x19, [sp, #16]
     a20:	stp	d8, d9, [sp, #32]
     a24:	mov	x19, x1
     a28:	fmov	d9, d0
     a2c:	fmov	d8, d1
     a30:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a34:	ldr	x0, [x0]
     a38:	mrs	x1, tpidr_el0
     a3c:	ldr	x0, [x1, x0]
     a40:	ldr	w1, [x0, #288]
     a44:	tst	x1, #0x3
     a48:	b.eq	a64 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWCDEPCdS1_+0x50>  // b.none
     a4c:	str	d9, [x19]
     a50:	str	d8, [x19, #8]
     a54:	ldr	x19, [sp, #16]
     a58:	ldp	d8, d9, [sp, #32]
     a5c:	ldp	x29, x30, [sp], #48
     a60:	ret
     a64:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     a68:	b	a4c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWCDEPCdS1_+0x38>

0000000000000a6c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRCDEPCdS1_>:
     a6c:	stp	x29, x30, [sp, #-48]!
     a70:	mov	x29, sp
     a74:	str	x19, [sp, #16]
     a78:	stp	d8, d9, [sp, #32]
     a7c:	mov	x19, x1
     a80:	fmov	d9, d0
     a84:	fmov	d8, d1
     a88:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     a8c:	ldr	x0, [x0]
     a90:	mrs	x1, tpidr_el0
     a94:	ldr	x0, [x1, x0]
     a98:	ldr	w1, [x0, #288]
     a9c:	tst	x1, #0x3
     aa0:	b.eq	abc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRCDEPCdS1_+0x50>  // b.none
     aa4:	str	d9, [x19]
     aa8:	str	d8, [x19, #8]
     aac:	ldr	x19, [sp, #16]
     ab0:	ldp	d8, d9, [sp, #32]
     ab4:	ldp	x29, x30, [sp], #48
     ab8:	ret
     abc:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     ac0:	b	aa4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRCDEPCdS1_+0x38>

0000000000000ac4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_>:
     ac4:	stp	x29, x30, [sp, #-48]!
     ac8:	mov	x29, sp
     acc:	str	x19, [sp, #16]
     ad0:	stp	d8, d9, [sp, #32]
     ad4:	mov	x19, x1
     ad8:	fmov	d9, d0
     adc:	fmov	d8, d1
     ae0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     ae4:	ldr	x0, [x0]
     ae8:	mrs	x1, tpidr_el0
     aec:	ldr	x0, [x1, x0]
     af0:	ldr	w1, [x0, #288]
     af4:	tst	x1, #0x3
     af8:	b.eq	b14 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_+0x50>  // b.none
     afc:	str	d9, [x19]
     b00:	str	d8, [x19, #8]
     b04:	ldr	x19, [sp, #16]
     b08:	ldp	d8, d9, [sp, #32]
     b0c:	ldp	x29, x30, [sp], #48
     b10:	ret
     b14:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     b18:	b	afc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCDEPCdS1_+0x38>

0000000000000b1c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWCFEPCfS1_>:
     b1c:	stp	x29, x30, [sp, #-48]!
     b20:	mov	x29, sp
     b24:	str	x19, [sp, #16]
     b28:	stp	d8, d9, [sp, #32]
     b2c:	mov	x19, x1
     b30:	fmov	s9, s0
     b34:	fmov	s8, s1
     b38:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b3c:	ldr	x0, [x0]
     b40:	mrs	x1, tpidr_el0
     b44:	ldr	x0, [x1, x0]
     b48:	ldr	w1, [x0, #288]
     b4c:	tst	x1, #0x3
     b50:	b.eq	b6c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWCFEPCfS1_+0x50>  // b.none
     b54:	str	s9, [x19]
     b58:	str	s8, [x19, #4]
     b5c:	ldr	x19, [sp, #16]
     b60:	ldp	d8, d9, [sp, #32]
     b64:	ldp	x29, x30, [sp], #48
     b68:	ret
     b6c:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     b70:	b	b54 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWCFEPCfS1_+0x38>

0000000000000b74 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRCFEPCfS1_>:
     b74:	stp	x29, x30, [sp, #-48]!
     b78:	mov	x29, sp
     b7c:	str	x19, [sp, #16]
     b80:	stp	d8, d9, [sp, #32]
     b84:	mov	x19, x1
     b88:	fmov	s9, s0
     b8c:	fmov	s8, s1
     b90:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     b94:	ldr	x0, [x0]
     b98:	mrs	x1, tpidr_el0
     b9c:	ldr	x0, [x1, x0]
     ba0:	ldr	w1, [x0, #288]
     ba4:	tst	x1, #0x3
     ba8:	b.eq	bc4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRCFEPCfS1_+0x50>  // b.none
     bac:	str	s9, [x19]
     bb0:	str	s8, [x19, #4]
     bb4:	ldr	x19, [sp, #16]
     bb8:	ldp	d8, d9, [sp, #32]
     bbc:	ldp	x29, x30, [sp], #48
     bc0:	ret
     bc4:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     bc8:	b	bac <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRCFEPCfS1_+0x38>

0000000000000bcc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_>:
     bcc:	stp	x29, x30, [sp, #-48]!
     bd0:	mov	x29, sp
     bd4:	str	x19, [sp, #16]
     bd8:	stp	d8, d9, [sp, #32]
     bdc:	mov	x19, x1
     be0:	fmov	s9, s0
     be4:	fmov	s8, s1
     be8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     bec:	ldr	x0, [x0]
     bf0:	mrs	x1, tpidr_el0
     bf4:	ldr	x0, [x1, x0]
     bf8:	ldr	w1, [x0, #288]
     bfc:	tst	x1, #0x3
     c00:	b.eq	c1c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_+0x50>  // b.none
     c04:	str	s9, [x19]
     c08:	str	s8, [x19, #4]
     c0c:	ldr	x19, [sp, #16]
     c10:	ldp	d8, d9, [sp, #32]
     c14:	ldp	x29, x30, [sp], #48
     c18:	ret
     c1c:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     c20:	b	c04 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WCFEPCfS1_+0x38>

0000000000000c24 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaWEEPee>:
     c24:	stp	x29, x30, [sp, #-48]!
     c28:	mov	x29, sp
     c2c:	str	x19, [sp, #16]
     c30:	mov	x19, x1
     c34:	str	q0, [sp, #32]
     c38:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     c3c:	ldr	x0, [x0]
     c40:	mrs	x1, tpidr_el0
     c44:	ldr	x0, [x1, x0]
     c48:	ldr	w1, [x0, #288]
     c4c:	tst	x1, #0x3
     c50:	b.eq	c68 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaWEEPee+0x44>  // b.none
     c54:	ldr	q0, [sp, #32]
     c58:	str	q0, [x19]
     c5c:	ldr	x19, [sp, #16]
     c60:	ldp	x29, x30, [sp], #48
     c64:	ret
     c68:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     c6c:	b	c54 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaWEEPee+0x30>

0000000000000c70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaREEPee>:
     c70:	stp	x29, x30, [sp, #-48]!
     c74:	mov	x29, sp
     c78:	str	x19, [sp, #16]
     c7c:	mov	x19, x1
     c80:	str	q0, [sp, #32]
     c84:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     c88:	ldr	x0, [x0]
     c8c:	mrs	x1, tpidr_el0
     c90:	ldr	x0, [x1, x0]
     c94:	ldr	w1, [x0, #288]
     c98:	tst	x1, #0x3
     c9c:	b.eq	cb4 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaREEPee+0x44>  // b.none
     ca0:	ldr	q0, [sp, #32]
     ca4:	str	q0, [x19]
     ca8:	ldr	x19, [sp, #16]
     cac:	ldp	x29, x30, [sp], #48
     cb0:	ret
     cb4:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     cb8:	b	ca0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaREEPee+0x30>

0000000000000cbc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee>:
     cbc:	stp	x29, x30, [sp, #-48]!
     cc0:	mov	x29, sp
     cc4:	str	x19, [sp, #16]
     cc8:	mov	x19, x1
     ccc:	str	q0, [sp, #32]
     cd0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     cd4:	ldr	x0, [x0]
     cd8:	mrs	x1, tpidr_el0
     cdc:	ldr	x0, [x1, x0]
     ce0:	ldr	w1, [x0, #288]
     ce4:	tst	x1, #0x3
     ce8:	b.eq	d00 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee+0x44>  // b.none
     cec:	ldr	q0, [sp, #32]
     cf0:	str	q0, [x19]
     cf4:	ldr	x19, [sp, #16]
     cf8:	ldp	x29, x30, [sp], #48
     cfc:	ret
     d00:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     d04:	b	cec <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WEEPee+0x30>

0000000000000d08 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaWDEPdd>:
     d08:	stp	x29, x30, [sp, #-32]!
     d0c:	mov	x29, sp
     d10:	str	x19, [sp, #16]
     d14:	str	d8, [sp, #24]
     d18:	mov	x19, x1
     d1c:	fmov	d8, d0
     d20:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d24:	ldr	x0, [x0]
     d28:	mrs	x1, tpidr_el0
     d2c:	ldr	x0, [x1, x0]
     d30:	ldr	w1, [x0, #288]
     d34:	tst	x1, #0x3
     d38:	b.eq	d50 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaWDEPdd+0x48>  // b.none
     d3c:	str	d8, [x19]
     d40:	ldr	x19, [sp, #16]
     d44:	ldr	d8, [sp, #24]
     d48:	ldp	x29, x30, [sp], #32
     d4c:	ret
     d50:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     d54:	b	d3c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaWDEPdd+0x34>

0000000000000d58 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaRDEPdd>:
     d58:	stp	x29, x30, [sp, #-32]!
     d5c:	mov	x29, sp
     d60:	str	x19, [sp, #16]
     d64:	str	d8, [sp, #24]
     d68:	mov	x19, x1
     d6c:	fmov	d8, d0
     d70:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d74:	ldr	x0, [x0]
     d78:	mrs	x1, tpidr_el0
     d7c:	ldr	x0, [x1, x0]
     d80:	ldr	w1, [x0, #288]
     d84:	tst	x1, #0x3
     d88:	b.eq	da0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaRDEPdd+0x48>  // b.none
     d8c:	str	d8, [x19]
     d90:	ldr	x19, [sp, #16]
     d94:	ldr	d8, [sp, #24]
     d98:	ldp	x29, x30, [sp], #32
     d9c:	ret
     da0:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     da4:	b	d8c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaRDEPdd+0x34>

0000000000000da8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd>:
     da8:	stp	x29, x30, [sp, #-32]!
     dac:	mov	x29, sp
     db0:	str	x19, [sp, #16]
     db4:	str	d8, [sp, #24]
     db8:	mov	x19, x1
     dbc:	fmov	d8, d0
     dc0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     dc4:	ldr	x0, [x0]
     dc8:	mrs	x1, tpidr_el0
     dcc:	ldr	x0, [x1, x0]
     dd0:	ldr	w1, [x0, #288]
     dd4:	tst	x1, #0x3
     dd8:	b.eq	df0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd+0x48>  // b.none
     ddc:	str	d8, [x19]
     de0:	ldr	x19, [sp, #16]
     de4:	ldr	d8, [sp, #24]
     de8:	ldp	x29, x30, [sp], #32
     dec:	ret
     df0:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     df4:	b	ddc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WDEPdd+0x34>

0000000000000df8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaWFEPff>:
     df8:	stp	x29, x30, [sp, #-32]!
     dfc:	mov	x29, sp
     e00:	str	x19, [sp, #16]
     e04:	str	d8, [sp, #24]
     e08:	mov	x19, x1
     e0c:	fmov	s8, s0
     e10:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     e14:	ldr	x0, [x0]
     e18:	mrs	x1, tpidr_el0
     e1c:	ldr	x0, [x1, x0]
     e20:	ldr	w1, [x0, #288]
     e24:	tst	x1, #0x3
     e28:	b.eq	e40 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaWFEPff+0x48>  // b.none
     e2c:	str	s8, [x19]
     e30:	ldr	x19, [sp, #16]
     e34:	ldr	d8, [sp, #24]
     e38:	ldp	x29, x30, [sp], #32
     e3c:	ret
     e40:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     e44:	b	e2c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaWFEPff+0x34>

0000000000000e48 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaRFEPff>:
     e48:	stp	x29, x30, [sp, #-32]!
     e4c:	mov	x29, sp
     e50:	str	x19, [sp, #16]
     e54:	str	d8, [sp, #24]
     e58:	mov	x19, x1
     e5c:	fmov	s8, s0
     e60:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     e64:	ldr	x0, [x0]
     e68:	mrs	x1, tpidr_el0
     e6c:	ldr	x0, [x1, x0]
     e70:	ldr	w1, [x0, #288]
     e74:	tst	x1, #0x3
     e78:	b.eq	e90 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaRFEPff+0x48>  // b.none
     e7c:	str	s8, [x19]
     e80:	ldr	x19, [sp, #16]
     e84:	ldr	d8, [sp, #24]
     e88:	ldp	x29, x30, [sp], #32
     e8c:	ret
     e90:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     e94:	b	e7c <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch8ITM_WaRFEPff+0x34>

0000000000000e98 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff>:
     e98:	stp	x29, x30, [sp, #-32]!
     e9c:	mov	x29, sp
     ea0:	str	x19, [sp, #16]
     ea4:	str	d8, [sp, #24]
     ea8:	mov	x19, x1
     eac:	fmov	s8, s0
     eb0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     eb4:	ldr	x0, [x0]
     eb8:	mrs	x1, tpidr_el0
     ebc:	ldr	x0, [x1, x0]
     ec0:	ldr	w1, [x0, #288]
     ec4:	tst	x1, #0x3
     ec8:	b.eq	ee0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff+0x48>  // b.none
     ecc:	str	s8, [x19]
     ed0:	ldr	x19, [sp, #16]
     ed4:	ldr	d8, [sp, #24]
     ed8:	ldp	x29, x30, [sp], #32
     edc:	ret
     ee0:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     ee4:	b	ecc <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch6ITM_WFEPff+0x34>

0000000000000ee8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU8EPmm>:
     ee8:	stp	x29, x30, [sp, #-32]!
     eec:	mov	x29, sp
     ef0:	stp	x19, x20, [sp, #16]
     ef4:	mov	x19, x1
     ef8:	mov	x20, x2
     efc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     f00:	ldr	x0, [x0]
     f04:	mrs	x1, tpidr_el0
     f08:	ldr	x0, [x1, x0]
     f0c:	ldr	w1, [x0, #288]
     f10:	tst	x1, #0x3
     f14:	b.eq	f28 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU8EPmm+0x40>  // b.none
     f18:	str	x20, [x19]
     f1c:	ldp	x19, x20, [sp, #16]
     f20:	ldp	x29, x30, [sp], #32
     f24:	ret
     f28:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     f2c:	b	f18 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU8EPmm+0x30>

0000000000000f30 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU8EPmm>:
     f30:	stp	x29, x30, [sp, #-32]!
     f34:	mov	x29, sp
     f38:	stp	x19, x20, [sp, #16]
     f3c:	mov	x19, x1
     f40:	mov	x20, x2
     f44:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     f48:	ldr	x0, [x0]
     f4c:	mrs	x1, tpidr_el0
     f50:	ldr	x0, [x1, x0]
     f54:	ldr	w1, [x0, #288]
     f58:	tst	x1, #0x3
     f5c:	b.eq	f70 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU8EPmm+0x40>  // b.none
     f60:	str	x20, [x19]
     f64:	ldp	x19, x20, [sp, #16]
     f68:	ldp	x29, x30, [sp], #32
     f6c:	ret
     f70:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     f74:	b	f60 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU8EPmm+0x30>

0000000000000f78 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU8EPmm>:
     f78:	stp	x29, x30, [sp, #-32]!
     f7c:	mov	x29, sp
     f80:	stp	x19, x20, [sp, #16]
     f84:	mov	x19, x1
     f88:	mov	x20, x2
     f8c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     f90:	ldr	x0, [x0]
     f94:	mrs	x1, tpidr_el0
     f98:	ldr	x0, [x1, x0]
     f9c:	ldr	w1, [x0, #288]
     fa0:	tst	x1, #0x3
     fa4:	b.eq	fb8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU8EPmm+0x40>  // b.none
     fa8:	str	x20, [x19]
     fac:	ldp	x19, x20, [sp, #16]
     fb0:	ldp	x29, x30, [sp], #32
     fb4:	ret
     fb8:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
     fbc:	b	fa8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU8EPmm+0x30>

0000000000000fc0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU4EPjj>:
     fc0:	stp	x29, x30, [sp, #-32]!
     fc4:	mov	x29, sp
     fc8:	stp	x19, x20, [sp, #16]
     fcc:	mov	x19, x1
     fd0:	mov	w20, w2
     fd4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     fd8:	ldr	x0, [x0]
     fdc:	mrs	x1, tpidr_el0
     fe0:	ldr	x0, [x1, x0]
     fe4:	ldr	w1, [x0, #288]
     fe8:	tst	x1, #0x3
     fec:	b.eq	1000 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU4EPjj+0x40>  // b.none
     ff0:	str	w20, [x19]
     ff4:	ldp	x19, x20, [sp, #16]
     ff8:	ldp	x29, x30, [sp], #32
     ffc:	ret
    1000:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    1004:	b	ff0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU4EPjj+0x30>

0000000000001008 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU4EPjj>:
    1008:	stp	x29, x30, [sp, #-32]!
    100c:	mov	x29, sp
    1010:	stp	x19, x20, [sp, #16]
    1014:	mov	x19, x1
    1018:	mov	w20, w2
    101c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1020:	ldr	x0, [x0]
    1024:	mrs	x1, tpidr_el0
    1028:	ldr	x0, [x1, x0]
    102c:	ldr	w1, [x0, #288]
    1030:	tst	x1, #0x3
    1034:	b.eq	1048 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU4EPjj+0x40>  // b.none
    1038:	str	w20, [x19]
    103c:	ldp	x19, x20, [sp, #16]
    1040:	ldp	x29, x30, [sp], #32
    1044:	ret
    1048:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    104c:	b	1038 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU4EPjj+0x30>

0000000000001050 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU4EPjj>:
    1050:	stp	x29, x30, [sp, #-32]!
    1054:	mov	x29, sp
    1058:	stp	x19, x20, [sp, #16]
    105c:	mov	x19, x1
    1060:	mov	w20, w2
    1064:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1068:	ldr	x0, [x0]
    106c:	mrs	x1, tpidr_el0
    1070:	ldr	x0, [x1, x0]
    1074:	ldr	w1, [x0, #288]
    1078:	tst	x1, #0x3
    107c:	b.eq	1090 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU4EPjj+0x40>  // b.none
    1080:	str	w20, [x19]
    1084:	ldp	x19, x20, [sp, #16]
    1088:	ldp	x29, x30, [sp], #32
    108c:	ret
    1090:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    1094:	b	1080 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU4EPjj+0x30>

0000000000001098 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU2EPtt>:
    1098:	stp	x29, x30, [sp, #-32]!
    109c:	mov	x29, sp
    10a0:	stp	x19, x20, [sp, #16]
    10a4:	mov	x19, x1
    10a8:	and	w20, w2, #0xffff
    10ac:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    10b0:	ldr	x0, [x0]
    10b4:	mrs	x1, tpidr_el0
    10b8:	ldr	x0, [x1, x0]
    10bc:	ldr	w1, [x0, #288]
    10c0:	tst	x1, #0x3
    10c4:	b.eq	10d8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU2EPtt+0x40>  // b.none
    10c8:	strh	w20, [x19]
    10cc:	ldp	x19, x20, [sp, #16]
    10d0:	ldp	x29, x30, [sp], #32
    10d4:	ret
    10d8:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    10dc:	b	10c8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU2EPtt+0x30>

00000000000010e0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU2EPtt>:
    10e0:	stp	x29, x30, [sp, #-32]!
    10e4:	mov	x29, sp
    10e8:	stp	x19, x20, [sp, #16]
    10ec:	mov	x19, x1
    10f0:	and	w20, w2, #0xffff
    10f4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    10f8:	ldr	x0, [x0]
    10fc:	mrs	x1, tpidr_el0
    1100:	ldr	x0, [x1, x0]
    1104:	ldr	w1, [x0, #288]
    1108:	tst	x1, #0x3
    110c:	b.eq	1120 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU2EPtt+0x40>  // b.none
    1110:	strh	w20, [x19]
    1114:	ldp	x19, x20, [sp, #16]
    1118:	ldp	x29, x30, [sp], #32
    111c:	ret
    1120:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    1124:	b	1110 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU2EPtt+0x30>

0000000000001128 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU2EPtt>:
    1128:	stp	x29, x30, [sp, #-32]!
    112c:	mov	x29, sp
    1130:	stp	x19, x20, [sp, #16]
    1134:	mov	x19, x1
    1138:	and	w20, w2, #0xffff
    113c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1140:	ldr	x0, [x0]
    1144:	mrs	x1, tpidr_el0
    1148:	ldr	x0, [x1, x0]
    114c:	ldr	w1, [x0, #288]
    1150:	tst	x1, #0x3
    1154:	b.eq	1168 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU2EPtt+0x40>  // b.none
    1158:	strh	w20, [x19]
    115c:	ldp	x19, x20, [sp, #16]
    1160:	ldp	x29, x30, [sp], #32
    1164:	ret
    1168:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    116c:	b	1158 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU2EPtt+0x30>

0000000000001170 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU1EPhh>:
    1170:	stp	x29, x30, [sp, #-32]!
    1174:	mov	x29, sp
    1178:	stp	x19, x20, [sp, #16]
    117c:	mov	x19, x1
    1180:	and	w20, w2, #0xff
    1184:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1188:	ldr	x0, [x0]
    118c:	mrs	x1, tpidr_el0
    1190:	ldr	x0, [x1, x0]
    1194:	ldr	w1, [x0, #288]
    1198:	tst	x1, #0x3
    119c:	b.eq	11b0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU1EPhh+0x40>  // b.none
    11a0:	strb	w20, [x19]
    11a4:	ldp	x19, x20, [sp, #16]
    11a8:	ldp	x29, x30, [sp], #32
    11ac:	ret
    11b0:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    11b4:	b	11a0 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaWU1EPhh+0x30>

00000000000011b8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU1EPhh>:
    11b8:	stp	x29, x30, [sp, #-32]!
    11bc:	mov	x29, sp
    11c0:	stp	x19, x20, [sp, #16]
    11c4:	mov	x19, x1
    11c8:	and	w20, w2, #0xff
    11cc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    11d0:	ldr	x0, [x0]
    11d4:	mrs	x1, tpidr_el0
    11d8:	ldr	x0, [x1, x0]
    11dc:	ldr	w1, [x0, #288]
    11e0:	tst	x1, #0x3
    11e4:	b.eq	11f8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU1EPhh+0x40>  // b.none
    11e8:	strb	w20, [x19]
    11ec:	ldp	x19, x20, [sp, #16]
    11f0:	ldp	x29, x30, [sp], #32
    11f4:	ret
    11f8:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    11fc:	b	11e8 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch9ITM_WaRU1EPhh+0x30>

0000000000001200 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU1EPhh>:
    1200:	stp	x29, x30, [sp, #-32]!
    1204:	mov	x29, sp
    1208:	stp	x19, x20, [sp, #16]
    120c:	mov	x19, x1
    1210:	and	w20, w2, #0xff
    1214:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1218:	ldr	x0, [x0]
    121c:	mrs	x1, tpidr_el0
    1220:	ldr	x0, [x1, x0]
    1224:	ldr	w1, [x0, #288]
    1228:	tst	x1, #0x3
    122c:	b.eq	1240 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU1EPhh+0x40>  // b.none
    1230:	strb	w20, [x19]
    1234:	ldp	x19, x20, [sp, #16]
    1238:	ldp	x29, x30, [sp], #32
    123c:	ret
    1240:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    1244:	b	1230 <_ZN12_GLOBAL__N_126serialirr_onwrite_dispatch7ITM_WU1EPhh+0x30>

0000000000001248 <_ITM_changeTransactionMode>:
    1248:	stp	x29, x30, [sp, #-16]!
    124c:	mov	x29, sp
    1250:	cbnz	w0, 1270 <_ITM_changeTransactionMode+0x28>
    1254:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1258:	ldr	x0, [x0]
    125c:	mrs	x1, tpidr_el0
    1260:	ldr	x0, [x1, x0]
    1264:	bl	700 <_ZN3GTM10gtm_thread14serialirr_modeEv>
    1268:	ldp	x29, x30, [sp], #16
    126c:	ret
    1270:	adrp	x3, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1274:	add	x3, x3, #0x0
    1278:	mov	w2, #0x151                 	// #337
    127c:	adrp	x1, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1280:	add	x1, x1, #0x0
    1284:	adrp	x0, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1288:	add	x0, x0, #0x0
    128c:	bl	0 <__assert_fail>

0000000000001290 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
    1290:	cbnz	x3, 1298 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x8>
    1294:	ret
    1298:	stp	x29, x30, [sp, #-96]!
    129c:	mov	x29, sp
    12a0:	stp	x19, x20, [sp, #16]
    12a4:	stp	x21, x22, [sp, #32]
    12a8:	mov	x21, x1
    12ac:	mov	x20, x2
    12b0:	mov	x19, x3
    12b4:	and	w22, w4, #0xff
    12b8:	cmp	w5, #0x0
    12bc:	ccmp	w5, #0x7, #0x4, ne  // ne = any
    12c0:	b.ne	12e8 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x58>  // b.any
    12c4:	cbnz	w22, 1378 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xe8>
    12c8:	mov	x2, x19
    12cc:	mov	x1, x20
    12d0:	mov	x0, x21
    12d4:	bl	0 <memcpy>
    12d8:	ldp	x19, x20, [sp, #16]
    12dc:	ldp	x21, x22, [sp, #32]
    12e0:	ldp	x29, x30, [sp], #96
    12e4:	ret
    12e8:	stp	x23, x24, [sp, #48]
    12ec:	stp	x25, x26, [sp, #64]
    12f0:	str	x27, [sp, #80]
    12f4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    12f8:	ldr	x0, [x0]
    12fc:	mrs	x1, tpidr_el0
    1300:	ldr	x23, [x1, x0]
    1304:	add	x27, x3, #0x7
    1308:	lsr	x26, x27, #3
    130c:	add	x25, x26, #0x2
    1310:	ldr	x0, [x23, #176]
    1314:	add	x0, x25, x0
    1318:	ldr	x1, [x23, #168]
    131c:	cmp	x0, x1
    1320:	b.hi	1368 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xd8>  // b.pmore
    1324:	ldr	x0, [x23, #176]
    1328:	ldr	x24, [x23, #184]
    132c:	add	x24, x24, x0, lsl #3
    1330:	add	x25, x25, x0
    1334:	str	x25, [x23, #176]
    1338:	mov	x2, x19
    133c:	mov	x1, x21
    1340:	mov	x0, x24
    1344:	bl	0 <memcpy>
    1348:	and	x27, x27, #0xfffffffffffffff8
    134c:	str	x19, [x24, x27]
    1350:	add	x26, x26, #0x1
    1354:	str	x21, [x24, x26, lsl #3]
    1358:	ldp	x23, x24, [sp, #48]
    135c:	ldp	x25, x26, [sp, #64]
    1360:	ldr	x27, [sp, #80]
    1364:	b	12c4 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x34>
    1368:	mov	x1, x25
    136c:	add	x0, x23, #0xa8
    1370:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1374:	b	1324 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x94>
    1378:	mov	x2, x19
    137c:	mov	x1, x20
    1380:	mov	x0, x21
    1384:	bl	0 <memmove>
    1388:	b	12d8 <_ZN12_GLOBAL__N_115serial_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x48>

000000000000138c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCDEPCdS1_>:
    138c:	stp	x29, x30, [sp, #-48]!
    1390:	mov	x29, sp
    1394:	stp	x19, x20, [sp, #16]
    1398:	stp	d8, d9, [sp, #32]
    139c:	mov	x20, x1
    13a0:	fmov	d9, d0
    13a4:	fmov	d8, d1
    13a8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    13ac:	ldr	x0, [x0]
    13b0:	mrs	x1, tpidr_el0
    13b4:	ldr	x19, [x1, x0]
    13b8:	ldr	x0, [x19, #176]
    13bc:	add	x0, x0, #0x4
    13c0:	ldr	x1, [x19, #168]
    13c4:	cmp	x0, x1
    13c8:	b.hi	140c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCDEPCdS1_+0x80>  // b.pmore
    13cc:	ldr	x1, [x19, #176]
    13d0:	ldr	x0, [x19, #184]
    13d4:	add	x0, x0, x1, lsl #3
    13d8:	add	x1, x1, #0x4
    13dc:	str	x1, [x19, #176]
    13e0:	ldp	x2, x3, [x20]
    13e4:	stp	x2, x3, [x0]
    13e8:	mov	x1, #0x10                  	// #16
    13ec:	str	x1, [x0, #16]
    13f0:	str	x20, [x0, #24]
    13f4:	str	d9, [x20]
    13f8:	str	d8, [x20, #8]
    13fc:	ldp	x19, x20, [sp, #16]
    1400:	ldp	d8, d9, [sp, #32]
    1404:	ldp	x29, x30, [sp], #48
    1408:	ret
    140c:	mov	x1, #0x4                   	// #4
    1410:	add	x0, x19, #0xa8
    1414:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1418:	b	13cc <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCDEPCdS1_+0x40>

000000000000141c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU1EPhh>:
    141c:	stp	x29, x30, [sp, #-48]!
    1420:	mov	x29, sp
    1424:	stp	x19, x20, [sp, #16]
    1428:	str	x21, [sp, #32]
    142c:	mov	x20, x1
    1430:	and	w21, w2, #0xff
    1434:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1438:	ldr	x0, [x0]
    143c:	mrs	x1, tpidr_el0
    1440:	ldr	x19, [x1, x0]
    1444:	ldr	x0, [x19, #176]
    1448:	add	x0, x0, #0x3
    144c:	ldr	x1, [x19, #168]
    1450:	cmp	x0, x1
    1454:	b.hi	1498 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU1EPhh+0x7c>  // b.pmore
    1458:	ldr	x0, [x19, #176]
    145c:	lsl	x2, x0, #3
    1460:	ldr	x3, [x19, #184]
    1464:	add	x1, x3, x2
    1468:	add	x0, x0, #0x3
    146c:	str	x0, [x19, #176]
    1470:	ldrb	w0, [x20]
    1474:	strb	w0, [x3, x2]
    1478:	mov	x0, #0x1                   	// #1
    147c:	str	x0, [x1, #8]
    1480:	str	x20, [x1, #16]
    1484:	strb	w21, [x20]
    1488:	ldp	x19, x20, [sp, #16]
    148c:	ldr	x21, [sp, #32]
    1490:	ldp	x29, x30, [sp], #48
    1494:	ret
    1498:	mov	x1, #0x3                   	// #3
    149c:	add	x0, x19, #0xa8
    14a0:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    14a4:	b	1458 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU1EPhh+0x3c>

00000000000014a8 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRCDEPCdS1_>:
    14a8:	stp	x29, x30, [sp, #-48]!
    14ac:	mov	x29, sp
    14b0:	stp	x19, x20, [sp, #16]
    14b4:	stp	d8, d9, [sp, #32]
    14b8:	mov	x20, x1
    14bc:	fmov	d9, d0
    14c0:	fmov	d8, d1
    14c4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    14c8:	ldr	x0, [x0]
    14cc:	mrs	x1, tpidr_el0
    14d0:	ldr	x19, [x1, x0]
    14d4:	ldr	x0, [x19, #176]
    14d8:	add	x0, x0, #0x4
    14dc:	ldr	x1, [x19, #168]
    14e0:	cmp	x0, x1
    14e4:	b.hi	1528 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRCDEPCdS1_+0x80>  // b.pmore
    14e8:	ldr	x1, [x19, #176]
    14ec:	ldr	x0, [x19, #184]
    14f0:	add	x0, x0, x1, lsl #3
    14f4:	add	x1, x1, #0x4
    14f8:	str	x1, [x19, #176]
    14fc:	ldp	x2, x3, [x20]
    1500:	stp	x2, x3, [x0]
    1504:	mov	x1, #0x10                  	// #16
    1508:	str	x1, [x0, #16]
    150c:	str	x20, [x0, #24]
    1510:	str	d9, [x20]
    1514:	str	d8, [x20, #8]
    1518:	ldp	x19, x20, [sp, #16]
    151c:	ldp	d8, d9, [sp, #32]
    1520:	ldp	x29, x30, [sp], #48
    1524:	ret
    1528:	mov	x1, #0x4                   	// #4
    152c:	add	x0, x19, #0xa8
    1530:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1534:	b	14e8 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRCDEPCdS1_+0x40>

0000000000001538 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRCFEPCfS1_>:
    1538:	stp	x29, x30, [sp, #-48]!
    153c:	mov	x29, sp
    1540:	stp	x19, x20, [sp, #16]
    1544:	stp	d8, d9, [sp, #32]
    1548:	mov	x20, x1
    154c:	fmov	s9, s0
    1550:	fmov	s8, s1
    1554:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1558:	ldr	x0, [x0]
    155c:	mrs	x1, tpidr_el0
    1560:	ldr	x19, [x1, x0]
    1564:	ldr	x0, [x19, #176]
    1568:	add	x0, x0, #0x3
    156c:	ldr	x1, [x19, #168]
    1570:	cmp	x0, x1
    1574:	b.hi	15b8 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRCFEPCfS1_+0x80>  // b.pmore
    1578:	ldr	x0, [x19, #176]
    157c:	ldr	x2, [x19, #184]
    1580:	add	x1, x2, x0, lsl #3
    1584:	add	x3, x0, #0x3
    1588:	str	x3, [x19, #176]
    158c:	ldr	x3, [x20]
    1590:	str	x3, [x2, x0, lsl #3]
    1594:	mov	x0, #0x8                   	// #8
    1598:	str	x0, [x1, #8]
    159c:	str	x20, [x1, #16]
    15a0:	str	s9, [x20]
    15a4:	str	s8, [x20, #4]
    15a8:	ldp	x19, x20, [sp, #16]
    15ac:	ldp	d8, d9, [sp, #32]
    15b0:	ldp	x29, x30, [sp], #48
    15b4:	ret
    15b8:	mov	x1, #0x3                   	// #3
    15bc:	add	x0, x19, #0xa8
    15c0:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    15c4:	b	1578 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRCFEPCfS1_+0x40>

00000000000015c8 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaREEPee>:
    15c8:	stp	x29, x30, [sp, #-48]!
    15cc:	mov	x29, sp
    15d0:	stp	x19, x20, [sp, #16]
    15d4:	mov	x20, x1
    15d8:	str	q0, [sp, #32]
    15dc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    15e0:	ldr	x0, [x0]
    15e4:	mrs	x1, tpidr_el0
    15e8:	ldr	x19, [x1, x0]
    15ec:	ldr	x0, [x19, #176]
    15f0:	add	x0, x0, #0x4
    15f4:	ldr	x1, [x19, #168]
    15f8:	cmp	x0, x1
    15fc:	b.hi	163c <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaREEPee+0x74>  // b.pmore
    1600:	ldr	x1, [x19, #176]
    1604:	ldr	x0, [x19, #184]
    1608:	add	x0, x0, x1, lsl #3
    160c:	add	x1, x1, #0x4
    1610:	str	x1, [x19, #176]
    1614:	ldp	x2, x3, [x20]
    1618:	stp	x2, x3, [x0]
    161c:	mov	x1, #0x10                  	// #16
    1620:	str	x1, [x0, #16]
    1624:	str	x20, [x0, #24]
    1628:	ldr	q0, [sp, #32]
    162c:	str	q0, [x20]
    1630:	ldp	x19, x20, [sp, #16]
    1634:	ldp	x29, x30, [sp], #48
    1638:	ret
    163c:	mov	x1, #0x4                   	// #4
    1640:	add	x0, x19, #0xa8
    1644:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1648:	b	1600 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaREEPee+0x38>

000000000000164c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCFEPCfS1_>:
    164c:	stp	x29, x30, [sp, #-48]!
    1650:	mov	x29, sp
    1654:	stp	x19, x20, [sp, #16]
    1658:	stp	d8, d9, [sp, #32]
    165c:	mov	x20, x1
    1660:	fmov	s9, s0
    1664:	fmov	s8, s1
    1668:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    166c:	ldr	x0, [x0]
    1670:	mrs	x1, tpidr_el0
    1674:	ldr	x19, [x1, x0]
    1678:	ldr	x0, [x19, #176]
    167c:	add	x0, x0, #0x3
    1680:	ldr	x1, [x19, #168]
    1684:	cmp	x0, x1
    1688:	b.hi	16cc <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCFEPCfS1_+0x80>  // b.pmore
    168c:	ldr	x0, [x19, #176]
    1690:	ldr	x2, [x19, #184]
    1694:	add	x1, x2, x0, lsl #3
    1698:	add	x3, x0, #0x3
    169c:	str	x3, [x19, #176]
    16a0:	ldr	x3, [x20]
    16a4:	str	x3, [x2, x0, lsl #3]
    16a8:	mov	x0, #0x8                   	// #8
    16ac:	str	x0, [x1, #8]
    16b0:	str	x20, [x1, #16]
    16b4:	str	s9, [x20]
    16b8:	str	s8, [x20, #4]
    16bc:	ldp	x19, x20, [sp, #16]
    16c0:	ldp	d8, d9, [sp, #32]
    16c4:	ldp	x29, x30, [sp], #48
    16c8:	ret
    16cc:	mov	x1, #0x3                   	// #3
    16d0:	add	x0, x19, #0xa8
    16d4:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    16d8:	b	168c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCFEPCfS1_+0x40>

00000000000016dc <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaRFEPff>:
    16dc:	stp	x29, x30, [sp, #-48]!
    16e0:	mov	x29, sp
    16e4:	stp	x19, x20, [sp, #16]
    16e8:	str	d8, [sp, #32]
    16ec:	mov	x20, x1
    16f0:	fmov	s8, s0
    16f4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    16f8:	ldr	x0, [x0]
    16fc:	mrs	x1, tpidr_el0
    1700:	ldr	x19, [x1, x0]
    1704:	ldr	x0, [x19, #176]
    1708:	add	x0, x0, #0x3
    170c:	ldr	x1, [x19, #168]
    1710:	cmp	x0, x1
    1714:	b.hi	1758 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaRFEPff+0x7c>  // b.pmore
    1718:	ldr	x0, [x19, #176]
    171c:	lsl	x2, x0, #3
    1720:	ldr	x3, [x19, #184]
    1724:	add	x1, x3, x2
    1728:	add	x0, x0, #0x3
    172c:	str	x0, [x19, #176]
    1730:	ldr	w0, [x20]
    1734:	str	w0, [x3, x2]
    1738:	mov	x0, #0x4                   	// #4
    173c:	str	x0, [x1, #8]
    1740:	str	x20, [x1, #16]
    1744:	str	s8, [x20]
    1748:	ldp	x19, x20, [sp, #16]
    174c:	ldr	d8, [sp, #32]
    1750:	ldp	x29, x30, [sp], #48
    1754:	ret
    1758:	mov	x1, #0x3                   	// #3
    175c:	add	x0, x19, #0xa8
    1760:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1764:	b	1718 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaRFEPff+0x3c>

0000000000001768 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WDEPdd>:
    1768:	stp	x29, x30, [sp, #-48]!
    176c:	mov	x29, sp
    1770:	stp	x19, x20, [sp, #16]
    1774:	str	d8, [sp, #32]
    1778:	mov	x20, x1
    177c:	fmov	d8, d0
    1780:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1784:	ldr	x0, [x0]
    1788:	mrs	x1, tpidr_el0
    178c:	ldr	x19, [x1, x0]
    1790:	ldr	x0, [x19, #176]
    1794:	add	x0, x0, #0x3
    1798:	ldr	x1, [x19, #168]
    179c:	cmp	x0, x1
    17a0:	b.hi	17e0 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WDEPdd+0x78>  // b.pmore
    17a4:	ldr	x0, [x19, #176]
    17a8:	ldr	x2, [x19, #184]
    17ac:	add	x1, x2, x0, lsl #3
    17b0:	add	x3, x0, #0x3
    17b4:	str	x3, [x19, #176]
    17b8:	ldr	x3, [x20]
    17bc:	str	x3, [x2, x0, lsl #3]
    17c0:	mov	x0, #0x8                   	// #8
    17c4:	str	x0, [x1, #8]
    17c8:	str	x20, [x1, #16]
    17cc:	str	d8, [x20]
    17d0:	ldp	x19, x20, [sp, #16]
    17d4:	ldr	d8, [sp, #32]
    17d8:	ldp	x29, x30, [sp], #48
    17dc:	ret
    17e0:	mov	x1, #0x3                   	// #3
    17e4:	add	x0, x19, #0xa8
    17e8:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    17ec:	b	17a4 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WDEPdd+0x3c>

00000000000017f0 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaRDEPdd>:
    17f0:	stp	x29, x30, [sp, #-48]!
    17f4:	mov	x29, sp
    17f8:	stp	x19, x20, [sp, #16]
    17fc:	str	d8, [sp, #32]
    1800:	mov	x20, x1
    1804:	fmov	d8, d0
    1808:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    180c:	ldr	x0, [x0]
    1810:	mrs	x1, tpidr_el0
    1814:	ldr	x19, [x1, x0]
    1818:	ldr	x0, [x19, #176]
    181c:	add	x0, x0, #0x3
    1820:	ldr	x1, [x19, #168]
    1824:	cmp	x0, x1
    1828:	b.hi	1868 <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaRDEPdd+0x78>  // b.pmore
    182c:	ldr	x0, [x19, #176]
    1830:	ldr	x2, [x19, #184]
    1834:	add	x1, x2, x0, lsl #3
    1838:	add	x3, x0, #0x3
    183c:	str	x3, [x19, #176]
    1840:	ldr	x3, [x20]
    1844:	str	x3, [x2, x0, lsl #3]
    1848:	mov	x0, #0x8                   	// #8
    184c:	str	x0, [x1, #8]
    1850:	str	x20, [x1, #16]
    1854:	str	d8, [x20]
    1858:	ldp	x19, x20, [sp, #16]
    185c:	ldr	d8, [sp, #32]
    1860:	ldp	x29, x30, [sp], #48
    1864:	ret
    1868:	mov	x1, #0x3                   	// #3
    186c:	add	x0, x19, #0xa8
    1870:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1874:	b	182c <_ZN12_GLOBAL__N_115serial_dispatch8ITM_WaRDEPdd+0x3c>

0000000000001878 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WEEPee>:
    1878:	stp	x29, x30, [sp, #-48]!
    187c:	mov	x29, sp
    1880:	stp	x19, x20, [sp, #16]
    1884:	mov	x20, x1
    1888:	str	q0, [sp, #32]
    188c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1890:	ldr	x0, [x0]
    1894:	mrs	x1, tpidr_el0
    1898:	ldr	x19, [x1, x0]
    189c:	ldr	x0, [x19, #176]
    18a0:	add	x0, x0, #0x4
    18a4:	ldr	x1, [x19, #168]
    18a8:	cmp	x0, x1
    18ac:	b.hi	18ec <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WEEPee+0x74>  // b.pmore
    18b0:	ldr	x1, [x19, #176]
    18b4:	ldr	x0, [x19, #184]
    18b8:	add	x0, x0, x1, lsl #3
    18bc:	add	x1, x1, #0x4
    18c0:	str	x1, [x19, #176]
    18c4:	ldp	x2, x3, [x20]
    18c8:	stp	x2, x3, [x0]
    18cc:	mov	x1, #0x10                  	// #16
    18d0:	str	x1, [x0, #16]
    18d4:	str	x20, [x0, #24]
    18d8:	ldr	q0, [sp, #32]
    18dc:	str	q0, [x20]
    18e0:	ldp	x19, x20, [sp, #16]
    18e4:	ldp	x29, x30, [sp], #48
    18e8:	ret
    18ec:	mov	x1, #0x4                   	// #4
    18f0:	add	x0, x19, #0xa8
    18f4:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    18f8:	b	18b0 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WEEPee+0x38>

00000000000018fc <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU1EPhh>:
    18fc:	stp	x29, x30, [sp, #-48]!
    1900:	mov	x29, sp
    1904:	stp	x19, x20, [sp, #16]
    1908:	str	x21, [sp, #32]
    190c:	mov	x20, x1
    1910:	and	w21, w2, #0xff
    1914:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1918:	ldr	x0, [x0]
    191c:	mrs	x1, tpidr_el0
    1920:	ldr	x19, [x1, x0]
    1924:	ldr	x0, [x19, #176]
    1928:	add	x0, x0, #0x3
    192c:	ldr	x1, [x19, #168]
    1930:	cmp	x0, x1
    1934:	b.hi	1978 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU1EPhh+0x7c>  // b.pmore
    1938:	ldr	x0, [x19, #176]
    193c:	lsl	x2, x0, #3
    1940:	ldr	x3, [x19, #184]
    1944:	add	x1, x3, x2
    1948:	add	x0, x0, #0x3
    194c:	str	x0, [x19, #176]
    1950:	ldrb	w0, [x20]
    1954:	strb	w0, [x3, x2]
    1958:	mov	x0, #0x1                   	// #1
    195c:	str	x0, [x1, #8]
    1960:	str	x20, [x1, #16]
    1964:	strb	w21, [x20]
    1968:	ldp	x19, x20, [sp, #16]
    196c:	ldr	x21, [sp, #32]
    1970:	ldp	x29, x30, [sp], #48
    1974:	ret
    1978:	mov	x1, #0x3                   	// #3
    197c:	add	x0, x19, #0xa8
    1980:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1984:	b	1938 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU1EPhh+0x3c>

0000000000001988 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU2EPtt>:
    1988:	stp	x29, x30, [sp, #-48]!
    198c:	mov	x29, sp
    1990:	stp	x19, x20, [sp, #16]
    1994:	str	x21, [sp, #32]
    1998:	mov	x20, x1
    199c:	and	w21, w2, #0xffff
    19a0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    19a4:	ldr	x0, [x0]
    19a8:	mrs	x1, tpidr_el0
    19ac:	ldr	x19, [x1, x0]
    19b0:	ldr	x0, [x19, #176]
    19b4:	add	x0, x0, #0x3
    19b8:	ldr	x1, [x19, #168]
    19bc:	cmp	x0, x1
    19c0:	b.hi	1a04 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU2EPtt+0x7c>  // b.pmore
    19c4:	ldr	x0, [x19, #176]
    19c8:	lsl	x2, x0, #3
    19cc:	ldr	x3, [x19, #184]
    19d0:	add	x1, x3, x2
    19d4:	add	x0, x0, #0x3
    19d8:	str	x0, [x19, #176]
    19dc:	ldrh	w0, [x20]
    19e0:	strh	w0, [x3, x2]
    19e4:	mov	x0, #0x2                   	// #2
    19e8:	str	x0, [x1, #8]
    19ec:	str	x20, [x1, #16]
    19f0:	strh	w21, [x20]
    19f4:	ldp	x19, x20, [sp, #16]
    19f8:	ldr	x21, [sp, #32]
    19fc:	ldp	x29, x30, [sp], #48
    1a00:	ret
    1a04:	mov	x1, #0x3                   	// #3
    1a08:	add	x0, x19, #0xa8
    1a0c:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1a10:	b	19c4 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU2EPtt+0x3c>

0000000000001a14 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU2EPtt>:
    1a14:	stp	x29, x30, [sp, #-48]!
    1a18:	mov	x29, sp
    1a1c:	stp	x19, x20, [sp, #16]
    1a20:	str	x21, [sp, #32]
    1a24:	mov	x20, x1
    1a28:	and	w21, w2, #0xffff
    1a2c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1a30:	ldr	x0, [x0]
    1a34:	mrs	x1, tpidr_el0
    1a38:	ldr	x19, [x1, x0]
    1a3c:	ldr	x0, [x19, #176]
    1a40:	add	x0, x0, #0x3
    1a44:	ldr	x1, [x19, #168]
    1a48:	cmp	x0, x1
    1a4c:	b.hi	1a90 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU2EPtt+0x7c>  // b.pmore
    1a50:	ldr	x0, [x19, #176]
    1a54:	lsl	x2, x0, #3
    1a58:	ldr	x3, [x19, #184]
    1a5c:	add	x1, x3, x2
    1a60:	add	x0, x0, #0x3
    1a64:	str	x0, [x19, #176]
    1a68:	ldrh	w0, [x20]
    1a6c:	strh	w0, [x3, x2]
    1a70:	mov	x0, #0x2                   	// #2
    1a74:	str	x0, [x1, #8]
    1a78:	str	x20, [x1, #16]
    1a7c:	strh	w21, [x20]
    1a80:	ldp	x19, x20, [sp, #16]
    1a84:	ldr	x21, [sp, #32]
    1a88:	ldp	x29, x30, [sp], #48
    1a8c:	ret
    1a90:	mov	x1, #0x3                   	// #3
    1a94:	add	x0, x19, #0xa8
    1a98:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1a9c:	b	1a50 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU2EPtt+0x3c>

0000000000001aa0 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU4EPjj>:
    1aa0:	stp	x29, x30, [sp, #-48]!
    1aa4:	mov	x29, sp
    1aa8:	stp	x19, x20, [sp, #16]
    1aac:	str	x21, [sp, #32]
    1ab0:	mov	x20, x1
    1ab4:	mov	w21, w2
    1ab8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1abc:	ldr	x0, [x0]
    1ac0:	mrs	x1, tpidr_el0
    1ac4:	ldr	x19, [x1, x0]
    1ac8:	ldr	x0, [x19, #176]
    1acc:	add	x0, x0, #0x3
    1ad0:	ldr	x1, [x19, #168]
    1ad4:	cmp	x0, x1
    1ad8:	b.hi	1b1c <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU4EPjj+0x7c>  // b.pmore
    1adc:	ldr	x0, [x19, #176]
    1ae0:	lsl	x2, x0, #3
    1ae4:	ldr	x3, [x19, #184]
    1ae8:	add	x1, x3, x2
    1aec:	add	x0, x0, #0x3
    1af0:	str	x0, [x19, #176]
    1af4:	ldr	w0, [x20]
    1af8:	str	w0, [x3, x2]
    1afc:	mov	x0, #0x4                   	// #4
    1b00:	str	x0, [x1, #8]
    1b04:	str	x20, [x1, #16]
    1b08:	str	w21, [x20]
    1b0c:	ldp	x19, x20, [sp, #16]
    1b10:	ldr	x21, [sp, #32]
    1b14:	ldp	x29, x30, [sp], #48
    1b18:	ret
    1b1c:	mov	x1, #0x3                   	// #3
    1b20:	add	x0, x19, #0xa8
    1b24:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1b28:	b	1adc <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU4EPjj+0x3c>

0000000000001b2c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU4EPjj>:
    1b2c:	stp	x29, x30, [sp, #-48]!
    1b30:	mov	x29, sp
    1b34:	stp	x19, x20, [sp, #16]
    1b38:	str	x21, [sp, #32]
    1b3c:	mov	x20, x1
    1b40:	mov	w21, w2
    1b44:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1b48:	ldr	x0, [x0]
    1b4c:	mrs	x1, tpidr_el0
    1b50:	ldr	x19, [x1, x0]
    1b54:	ldr	x0, [x19, #176]
    1b58:	add	x0, x0, #0x3
    1b5c:	ldr	x1, [x19, #168]
    1b60:	cmp	x0, x1
    1b64:	b.hi	1ba8 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU4EPjj+0x7c>  // b.pmore
    1b68:	ldr	x0, [x19, #176]
    1b6c:	lsl	x2, x0, #3
    1b70:	ldr	x3, [x19, #184]
    1b74:	add	x1, x3, x2
    1b78:	add	x0, x0, #0x3
    1b7c:	str	x0, [x19, #176]
    1b80:	ldr	w0, [x20]
    1b84:	str	w0, [x3, x2]
    1b88:	mov	x0, #0x4                   	// #4
    1b8c:	str	x0, [x1, #8]
    1b90:	str	x20, [x1, #16]
    1b94:	str	w21, [x20]
    1b98:	ldp	x19, x20, [sp, #16]
    1b9c:	ldr	x21, [sp, #32]
    1ba0:	ldp	x29, x30, [sp], #48
    1ba4:	ret
    1ba8:	mov	x1, #0x3                   	// #3
    1bac:	add	x0, x19, #0xa8
    1bb0:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1bb4:	b	1b68 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU4EPjj+0x3c>

0000000000001bb8 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU8EPmm>:
    1bb8:	stp	x29, x30, [sp, #-48]!
    1bbc:	mov	x29, sp
    1bc0:	stp	x19, x20, [sp, #16]
    1bc4:	str	x21, [sp, #32]
    1bc8:	mov	x20, x1
    1bcc:	mov	x21, x2
    1bd0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1bd4:	ldr	x0, [x0]
    1bd8:	mrs	x1, tpidr_el0
    1bdc:	ldr	x19, [x1, x0]
    1be0:	ldr	x0, [x19, #176]
    1be4:	add	x0, x0, #0x3
    1be8:	ldr	x1, [x19, #168]
    1bec:	cmp	x0, x1
    1bf0:	b.hi	1c30 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU8EPmm+0x78>  // b.pmore
    1bf4:	ldr	x0, [x19, #176]
    1bf8:	ldr	x2, [x19, #184]
    1bfc:	add	x1, x2, x0, lsl #3
    1c00:	add	x3, x0, #0x3
    1c04:	str	x3, [x19, #176]
    1c08:	ldr	x3, [x20]
    1c0c:	str	x3, [x2, x0, lsl #3]
    1c10:	mov	x0, #0x8                   	// #8
    1c14:	str	x0, [x1, #8]
    1c18:	str	x20, [x1, #16]
    1c1c:	str	x21, [x20]
    1c20:	ldp	x19, x20, [sp, #16]
    1c24:	ldr	x21, [sp, #32]
    1c28:	ldp	x29, x30, [sp], #48
    1c2c:	ret
    1c30:	mov	x1, #0x3                   	// #3
    1c34:	add	x0, x19, #0xa8
    1c38:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1c3c:	b	1bf4 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WU8EPmm+0x3c>

0000000000001c40 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU8EPmm>:
    1c40:	stp	x29, x30, [sp, #-48]!
    1c44:	mov	x29, sp
    1c48:	stp	x19, x20, [sp, #16]
    1c4c:	str	x21, [sp, #32]
    1c50:	mov	x20, x1
    1c54:	mov	x21, x2
    1c58:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1c5c:	ldr	x0, [x0]
    1c60:	mrs	x1, tpidr_el0
    1c64:	ldr	x19, [x1, x0]
    1c68:	ldr	x0, [x19, #176]
    1c6c:	add	x0, x0, #0x3
    1c70:	ldr	x1, [x19, #168]
    1c74:	cmp	x0, x1
    1c78:	b.hi	1cb8 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU8EPmm+0x78>  // b.pmore
    1c7c:	ldr	x0, [x19, #176]
    1c80:	ldr	x2, [x19, #184]
    1c84:	add	x1, x2, x0, lsl #3
    1c88:	add	x3, x0, #0x3
    1c8c:	str	x3, [x19, #176]
    1c90:	ldr	x3, [x20]
    1c94:	str	x3, [x2, x0, lsl #3]
    1c98:	mov	x0, #0x8                   	// #8
    1c9c:	str	x0, [x1, #8]
    1ca0:	str	x20, [x1, #16]
    1ca4:	str	x21, [x20]
    1ca8:	ldp	x19, x20, [sp, #16]
    1cac:	ldr	x21, [sp, #32]
    1cb0:	ldp	x29, x30, [sp], #48
    1cb4:	ret
    1cb8:	mov	x1, #0x3                   	// #3
    1cbc:	add	x0, x19, #0xa8
    1cc0:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1cc4:	b	1c7c <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRU8EPmm+0x3c>

0000000000001cc8 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WFEPff>:
    1cc8:	stp	x29, x30, [sp, #-48]!
    1ccc:	mov	x29, sp
    1cd0:	stp	x19, x20, [sp, #16]
    1cd4:	str	d8, [sp, #32]
    1cd8:	mov	x20, x1
    1cdc:	fmov	s8, s0
    1ce0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1ce4:	ldr	x0, [x0]
    1ce8:	mrs	x1, tpidr_el0
    1cec:	ldr	x19, [x1, x0]
    1cf0:	ldr	x0, [x19, #176]
    1cf4:	add	x0, x0, #0x3
    1cf8:	ldr	x1, [x19, #168]
    1cfc:	cmp	x0, x1
    1d00:	b.hi	1d44 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WFEPff+0x7c>  // b.pmore
    1d04:	ldr	x0, [x19, #176]
    1d08:	lsl	x2, x0, #3
    1d0c:	ldr	x3, [x19, #184]
    1d10:	add	x1, x3, x2
    1d14:	add	x0, x0, #0x3
    1d18:	str	x0, [x19, #176]
    1d1c:	ldr	w0, [x20]
    1d20:	str	w0, [x3, x2]
    1d24:	mov	x0, #0x4                   	// #4
    1d28:	str	x0, [x1, #8]
    1d2c:	str	x20, [x1, #16]
    1d30:	str	s8, [x20]
    1d34:	ldp	x19, x20, [sp, #16]
    1d38:	ldr	d8, [sp, #32]
    1d3c:	ldp	x29, x30, [sp], #48
    1d40:	ret
    1d44:	mov	x1, #0x3                   	// #3
    1d48:	add	x0, x19, #0xa8
    1d4c:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1d50:	b	1d04 <_ZN12_GLOBAL__N_115serial_dispatch6ITM_WFEPff+0x3c>

0000000000001d54 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRCEEPCeS1_>:
    1d54:	stp	x29, x30, [sp, #-64]!
    1d58:	mov	x29, sp
    1d5c:	stp	x19, x20, [sp, #16]
    1d60:	mov	x20, x1
    1d64:	str	q0, [sp, #32]
    1d68:	str	q1, [sp, #48]
    1d6c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1d70:	ldr	x0, [x0]
    1d74:	mrs	x1, tpidr_el0
    1d78:	ldr	x19, [x1, x0]
    1d7c:	ldr	x0, [x19, #176]
    1d80:	add	x0, x0, #0x6
    1d84:	ldr	x1, [x19, #168]
    1d88:	cmp	x0, x1
    1d8c:	b.hi	1ddc <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRCEEPCeS1_+0x88>  // b.pmore
    1d90:	ldr	x1, [x19, #176]
    1d94:	ldr	x0, [x19, #184]
    1d98:	add	x0, x0, x1, lsl #3
    1d9c:	add	x1, x1, #0x6
    1da0:	str	x1, [x19, #176]
    1da4:	ldp	x2, x3, [x20]
    1da8:	stp	x2, x3, [x0]
    1dac:	ldp	x2, x3, [x20, #16]
    1db0:	stp	x2, x3, [x0, #16]
    1db4:	mov	x1, #0x20                  	// #32
    1db8:	str	x1, [x0, #32]
    1dbc:	str	x20, [x0, #40]
    1dc0:	ldr	q0, [sp, #32]
    1dc4:	str	q0, [x20]
    1dc8:	ldr	q0, [sp, #48]
    1dcc:	str	q0, [x20, #16]
    1dd0:	ldp	x19, x20, [sp, #16]
    1dd4:	ldp	x29, x30, [sp], #64
    1dd8:	ret
    1ddc:	mov	x1, #0x6                   	// #6
    1de0:	add	x0, x19, #0xa8
    1de4:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1de8:	b	1d90 <_ZN12_GLOBAL__N_115serial_dispatch9ITM_WaRCEEPCeS1_+0x3c>

0000000000001dec <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCEEPCeS1_>:
    1dec:	stp	x29, x30, [sp, #-64]!
    1df0:	mov	x29, sp
    1df4:	stp	x19, x20, [sp, #16]
    1df8:	mov	x20, x1
    1dfc:	str	q0, [sp, #32]
    1e00:	str	q1, [sp, #48]
    1e04:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1e08:	ldr	x0, [x0]
    1e0c:	mrs	x1, tpidr_el0
    1e10:	ldr	x19, [x1, x0]
    1e14:	ldr	x0, [x19, #176]
    1e18:	add	x0, x0, #0x6
    1e1c:	ldr	x1, [x19, #168]
    1e20:	cmp	x0, x1
    1e24:	b.hi	1e74 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCEEPCeS1_+0x88>  // b.pmore
    1e28:	ldr	x1, [x19, #176]
    1e2c:	ldr	x0, [x19, #184]
    1e30:	add	x0, x0, x1, lsl #3
    1e34:	add	x1, x1, #0x6
    1e38:	str	x1, [x19, #176]
    1e3c:	ldp	x2, x3, [x20]
    1e40:	stp	x2, x3, [x0]
    1e44:	ldp	x2, x3, [x20, #16]
    1e48:	stp	x2, x3, [x0, #16]
    1e4c:	mov	x1, #0x20                  	// #32
    1e50:	str	x1, [x0, #32]
    1e54:	str	x20, [x0, #40]
    1e58:	ldr	q0, [sp, #32]
    1e5c:	str	q0, [x20]
    1e60:	ldr	q0, [sp, #48]
    1e64:	str	q0, [x20, #16]
    1e68:	ldp	x19, x20, [sp, #16]
    1e6c:	ldp	x29, x30, [sp], #64
    1e70:	ret
    1e74:	mov	x1, #0x6                   	// #6
    1e78:	add	x0, x19, #0xa8
    1e7c:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1e80:	b	1e28 <_ZN12_GLOBAL__N_115serial_dispatch7ITM_WCEEPCeS1_+0x3c>

0000000000001e84 <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
    1e84:	cbnz	x3, 1e8c <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x8>
    1e88:	ret
    1e8c:	stp	x29, x30, [sp, #-80]!
    1e90:	mov	x29, sp
    1e94:	stp	x19, x20, [sp, #16]
    1e98:	stp	x21, x22, [sp, #32]
    1e9c:	mov	x21, x1
    1ea0:	mov	w20, w2
    1ea4:	mov	x19, x3
    1ea8:	cmp	w4, #0x7
    1eac:	b.ne	1ed0 <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x4c>  // b.any
    1eb0:	mov	x2, x19
    1eb4:	mov	w1, w20
    1eb8:	mov	x0, x21
    1ebc:	bl	0 <memset>
    1ec0:	ldp	x19, x20, [sp, #16]
    1ec4:	ldp	x21, x22, [sp, #32]
    1ec8:	ldp	x29, x30, [sp], #80
    1ecc:	ret
    1ed0:	stp	x23, x24, [sp, #48]
    1ed4:	stp	x25, x26, [sp, #64]
    1ed8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1edc:	ldr	x0, [x0]
    1ee0:	mrs	x1, tpidr_el0
    1ee4:	ldr	x22, [x1, x0]
    1ee8:	add	x26, x3, #0x7
    1eec:	lsr	x25, x26, #3
    1ef0:	add	x24, x25, #0x2
    1ef4:	ldr	x0, [x22, #176]
    1ef8:	add	x0, x24, x0
    1efc:	ldr	x1, [x22, #168]
    1f00:	cmp	x0, x1
    1f04:	b.hi	1f48 <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0xc4>  // b.pmore
    1f08:	ldr	x0, [x22, #176]
    1f0c:	ldr	x23, [x22, #184]
    1f10:	add	x23, x23, x0, lsl #3
    1f14:	add	x24, x24, x0
    1f18:	str	x24, [x22, #176]
    1f1c:	mov	x2, x19
    1f20:	mov	x1, x21
    1f24:	mov	x0, x23
    1f28:	bl	0 <memcpy>
    1f2c:	and	x26, x26, #0xfffffffffffffff8
    1f30:	str	x19, [x23, x26]
    1f34:	add	x25, x25, #0x1
    1f38:	str	x21, [x23, x25, lsl #3]
    1f3c:	ldp	x23, x24, [sp, #48]
    1f40:	ldp	x25, x26, [sp, #64]
    1f44:	b	1eb0 <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x2c>
    1f48:	mov	x1, x24
    1f4c:	add	x0, x22, #0xa8
    1f50:	bl	0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1f54:	b	1f08 <_ZN12_GLOBAL__N_115serial_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x84>

0000000000001f58 <_GLOBAL__sub_I___cxa_pure_virtual>:
    1f58:	adrp	x3, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1f5c:	add	x0, x3, #0x0
    1f60:	strb	wzr, [x0, #32]
    1f64:	mov	w4, #0x1                   	// #1
    1f68:	strb	w4, [x0, #33]
    1f6c:	strb	w4, [x0, #34]
    1f70:	strb	wzr, [x0, #35]
    1f74:	mov	w5, #0x3                   	// #3
    1f78:	str	w5, [x0, #36]
    1f7c:	adrp	x2, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1f80:	add	x2, x2, #0x0
    1f84:	str	x2, [x0, #40]
    1f88:	adrp	x1, 0 <_ZN12_GLOBAL__N_19serial_mg4initEv>
    1f8c:	add	x1, x1, #0x0
    1f90:	add	x6, x1, #0x10
    1f94:	str	x6, [x0, #24]
    1f98:	strb	wzr, [x0, #8]
    1f9c:	strb	w4, [x0, #9]
    1fa0:	strb	wzr, [x0, #10]
    1fa4:	strb	w4, [x0, #11]
    1fa8:	mov	w6, #0x1                   	// #1
    1fac:	str	w6, [x0, #12]
    1fb0:	str	x2, [x0, #16]
    1fb4:	add	x6, x1, #0x290
    1fb8:	str	x6, [x3]
    1fbc:	strb	wzr, [x0, #56]
    1fc0:	strb	w4, [x0, #57]
    1fc4:	strb	wzr, [x0, #58]
    1fc8:	strb	wzr, [x0, #59]
    1fcc:	str	wzr, [x0, #60]
    1fd0:	str	x2, [x0, #64]
    1fd4:	add	x3, x1, #0x510
    1fd8:	str	x3, [x0, #48]
    1fdc:	strb	wzr, [x0, #80]
    1fe0:	strb	w4, [x0, #81]
    1fe4:	strb	wzr, [x0, #82]
    1fe8:	strb	wzr, [x0, #83]
    1fec:	str	w5, [x0, #84]
    1ff0:	add	x2, x2, #0x8
    1ff4:	str	x2, [x0, #88]
    1ff8:	add	x1, x1, #0x790
    1ffc:	str	x1, [x0, #72]
    2000:	ret

Disassembly of section .text._ZN3GTM12method_group6reinitEv:

0000000000000000 <_ZN3GTM12method_group6reinitEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x1, [x0]
  14:	ldr	x1, [x1, #8]
  18:	blr	x1
  1c:	ldr	x0, [x19]
  20:	ldr	x1, [x0]
  24:	mov	x0, x19
  28:	blr	x1
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	mov	x0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch8supportsEj:

0000000000000000 <_ZN3GTM12abi_dispatch8supportsEj>:
   0:	mov	w0, #0x1                   	// #1
   4:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x1, x0
  18:	cmp	x1, #0x800
  1c:	b.ls	64 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x64>  // b.plast
  20:	add	x1, x1, #0x7ff
  24:	and	x1, x1, #0xfffffffffffff800
  28:	str	x1, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x1, [x19]
  44:	mov	w2, #0x1                   	// #1
  48:	lsl	x1, x1, #3
  4c:	ldr	x0, [x19, #16]
  50:	bl	0 <_ZN3GTM8xreallocEPvmb>
  54:	str	x0, [x19, #16]
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	cmp	x0, x1
  68:	b.cs	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>  // b.hs, b.nlast
  6c:	lsl	x0, x0, #1
  70:	cmp	x1, x0
  74:	b.hi	6c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x6c>  // b.pmore
  78:	str	x0, [x19]
  7c:	b	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>

method-gl.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12_GLOBAL__N_15gl_mg4finiEv>:
       0:	ret

0000000000000004 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU1EPhh>:
       4:	strb	w2, [x1]
       8:	ret

000000000000000c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU2EPtt>:
       c:	strh	w2, [x1]
      10:	ret

0000000000000014 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU4EPjj>:
      14:	str	w2, [x1]
      18:	ret

000000000000001c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWU8EPmm>:
      1c:	str	x2, [x1]
      20:	ret

0000000000000024 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaWFEPff>:
      24:	str	s0, [x1]
      28:	ret

000000000000002c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaWDEPdd>:
      2c:	str	d0, [x1]
      30:	ret

0000000000000034 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaWEEPee>:
      34:	str	q0, [x1]
      38:	ret

000000000000003c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWCFEPCfS1_>:
      3c:	str	s0, [x1]
      40:	str	s1, [x1, #4]
      44:	ret

0000000000000048 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWCDEPCdS1_>:
      48:	str	d0, [x1]
      4c:	str	d1, [x1, #8]
      50:	ret

0000000000000054 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaWCEEPCeS1_>:
      54:	str	q0, [x1]
      58:	str	q1, [x1, #16]
      5c:	ret

0000000000000060 <_ZN12_GLOBAL__N_15gl_mg4initEv>:
      60:	add	x0, x0, #0x80
      64:	str	xzr, [x0]
      68:	ret

000000000000006c <_ZN12_GLOBAL__N_114gl_wt_dispatch20snapshot_most_recentEv>:
      6c:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
      70:	add	x0, x0, #0x0
      74:	add	x0, x0, #0x80
      78:	ldr	x1, [x0]
      7c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      80:	ldr	x0, [x0]
      84:	mrs	x2, tpidr_el0
      88:	ldr	x0, [x2, x0]
      8c:	add	x0, x0, #0x208
      90:	ldr	x0, [x0]
      94:	cmp	x0, x1
      98:	cset	w0, eq  // eq = none
      9c:	ret

00000000000000a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
      a0:	cbz	x1, a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x8>
      a4:	ret
      a8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      ac:	ldr	x0, [x0]
      b0:	mrs	x1, tpidr_el0
      b4:	ldr	x0, [x1, x0]
      b8:	add	x0, x0, #0x208
      bc:	ldr	x1, [x0]
      c0:	tbz	x1, #63, a4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x4>
      c4:	and	x1, x1, #0x7fffffffffffffff
      c8:	add	x1, x1, #0x1
      cc:	stlr	x1, [x0]
      d0:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
      d4:	add	x0, x0, #0x0
      d8:	add	x0, x0, #0x80
      dc:	stlr	x1, [x0]
      e0:	b	a4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x4>

00000000000000e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9trycommitERm>:
      e4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      e8:	ldr	x0, [x0]
      ec:	mrs	x2, tpidr_el0
      f0:	ldr	x0, [x2, x0]
      f4:	add	x0, x0, #0x208
      f8:	ldr	x0, [x0]
      fc:	tbnz	x0, #63, 10c <_ZN12_GLOBAL__N_114gl_wt_dispatch9trycommitERm+0x28>
     100:	str	x0, [x1]
     104:	mov	w0, #0x1                   	// #1
     108:	ret
     10c:	and	x0, x0, #0x7fffffffffffffff
     110:	add	x0, x0, #0x1
     114:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     118:	add	x2, x2, #0x0
     11c:	add	x2, x2, #0x80
     120:	stlr	x0, [x2]
     124:	b	100 <_ZN12_GLOBAL__N_114gl_wt_dispatch9trycommitERm+0x1c>

0000000000000128 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv>:
     128:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     12c:	ldr	x0, [x0]
     130:	mrs	x1, tpidr_el0
     134:	ldr	x4, [x1, x0]
     138:	ldr	x1, [x4, #344]
     13c:	mov	w0, #0xa                   	// #10
     140:	cbnz	x1, 180 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x58>
     144:	mov	w0, #0x0                   	// #0
     148:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     14c:	add	x2, x2, #0x0
     150:	add	x2, x2, #0x80
     154:	adrp	x3, 0 <_ZN3GTM18gtm_spin_count_varE>
     158:	ldar	x1, [x2]
     15c:	tbz	x1, #63, 174 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x4c>
     160:	add	w0, w0, #0x1
     164:	ldr	x1, [x3]
     168:	cmp	x1, w0, uxtw
     16c:	b.cc	184 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x5c>  // b.lo, b.ul, b.last
     170:	b	158 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x30>
     174:	add	x4, x4, #0x208
     178:	str	x1, [x4]
     17c:	mov	w0, #0xa                   	// #10
     180:	ret
     184:	mov	w0, #0x3                   	// #3
     188:	b	180 <_ZN12_GLOBAL__N_114gl_wt_dispatch16begin_or_restartEv+0x58>

000000000000018c <_ZN3GTM14dispatch_gl_wtEv>:
     18c:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     190:	add	x0, x0, #0x0
     194:	add	x0, x0, #0x100
     198:	ret

000000000000019c <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee>:
     19c:	stp	x29, x30, [sp, #-48]!
     1a0:	mov	x29, sp
     1a4:	stp	x19, x20, [sp, #16]
     1a8:	mov	x20, x1
     1ac:	str	q0, [sp, #32]
     1b0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     1b4:	ldr	x0, [x0]
     1b8:	mrs	x1, tpidr_el0
     1bc:	ldr	x19, [x1, x0]
     1c0:	add	x1, x19, #0x208
     1c4:	ldr	x0, [x1]
     1c8:	tbz	x0, #63, 21c <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0x80>
     1cc:	ldr	x0, [x19, #176]
     1d0:	add	x0, x0, #0x4
     1d4:	ldr	x1, [x19, #168]
     1d8:	cmp	x0, x1
     1dc:	b.hi	2a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0x10c>  // b.pmore
     1e0:	ldr	x1, [x19, #176]
     1e4:	ldr	x0, [x19, #184]
     1e8:	add	x0, x0, x1, lsl #3
     1ec:	add	x1, x1, #0x4
     1f0:	str	x1, [x19, #176]
     1f4:	ldp	x2, x3, [x20]
     1f8:	stp	x2, x3, [x0]
     1fc:	mov	x1, #0x10                  	// #16
     200:	str	x1, [x0, #16]
     204:	str	x20, [x0, #24]
     208:	ldr	q0, [sp, #32]
     20c:	str	q0, [x20]
     210:	ldp	x19, x20, [sp, #16]
     214:	ldp	x29, x30, [sp], #48
     218:	ret
     21c:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     220:	cmp	x0, x2
     224:	b.cs	278 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0xdc>  // b.hs, b.nlast
     228:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     22c:	add	x2, x2, #0x0
     230:	add	x2, x2, #0x80
     234:	ldr	x2, [x2]
     238:	cmp	x0, x2
     23c:	b.ne	288 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0xec>  // b.any
     240:	orr	x4, x2, #0x8000000000000000
     244:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     248:	add	x0, x0, #0x0
     24c:	add	x0, x0, #0x80
     250:	ldaxr	x3, [x0]
     254:	cmp	x3, x2
     258:	b.ne	264 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0xc8>  // b.any
     25c:	stxr	w5, x4, [x0]
     260:	cbnz	w5, 250 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0xb4>
     264:	b.ne	298 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0xfc>  // b.any
     268:	dmb	ish
     26c:	orr	x3, x3, #0x8000000000000000
     270:	stlr	x3, [x1]
     274:	b	1cc <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0x30>
     278:	mov	w2, #0x0                   	// #0
     27c:	mov	w1, #0x9                   	// #9
     280:	mov	x0, x19
     284:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     288:	mov	w2, #0x0                   	// #0
     28c:	mov	w1, #0x4                   	// #4
     290:	mov	x0, x19
     294:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     298:	mov	w2, #0x0                   	// #0
     29c:	mov	w1, #0x2                   	// #2
     2a0:	mov	x0, x19
     2a4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     2a8:	mov	x1, #0x4                   	// #4
     2ac:	add	x0, x19, #0xa8
     2b0:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     2b4:	b	1e0 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WEEPee+0x44>

00000000000002b8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRDEPdd>:
     2b8:	stp	x29, x30, [sp, #-48]!
     2bc:	mov	x29, sp
     2c0:	stp	x19, x20, [sp, #16]
     2c4:	str	d8, [sp, #32]
     2c8:	mov	x20, x1
     2cc:	fmov	d8, d0
     2d0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     2d4:	ldr	x0, [x0]
     2d8:	mrs	x1, tpidr_el0
     2dc:	ldr	x19, [x1, x0]
     2e0:	add	x1, x19, #0x208
     2e4:	ldr	x0, [x1]
     2e8:	tbz	x0, #63, 33c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRDEPdd+0x84>
     2ec:	ldr	x0, [x19, #176]
     2f0:	add	x0, x0, #0x3
     2f4:	ldr	x1, [x19, #168]
     2f8:	cmp	x0, x1
     2fc:	b.hi	3c8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRDEPdd+0x110>  // b.pmore
     300:	ldr	x0, [x19, #176]
     304:	ldr	x2, [x19, #184]
     308:	add	x1, x2, x0, lsl #3
     30c:	add	x3, x0, #0x3
     310:	str	x3, [x19, #176]
     314:	ldr	x3, [x20]
     318:	str	x3, [x2, x0, lsl #3]
     31c:	mov	x0, #0x8                   	// #8
     320:	str	x0, [x1, #8]
     324:	str	x20, [x1, #16]
     328:	str	d8, [x20]
     32c:	ldp	x19, x20, [sp, #16]
     330:	ldr	d8, [sp, #32]
     334:	ldp	x29, x30, [sp], #48
     338:	ret
     33c:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     340:	cmp	x0, x2
     344:	b.cs	398 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRDEPdd+0xe0>  // b.hs, b.nlast
     348:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     34c:	add	x2, x2, #0x0
     350:	add	x2, x2, #0x80
     354:	ldr	x2, [x2]
     358:	cmp	x0, x2
     35c:	b.ne	3a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRDEPdd+0xf0>  // b.any
     360:	orr	x4, x2, #0x8000000000000000
     364:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     368:	add	x0, x0, #0x0
     36c:	add	x0, x0, #0x80
     370:	ldaxr	x3, [x0]
     374:	cmp	x3, x2
     378:	b.ne	384 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRDEPdd+0xcc>  // b.any
     37c:	stxr	w5, x4, [x0]
     380:	cbnz	w5, 370 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRDEPdd+0xb8>
     384:	b.ne	3b8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRDEPdd+0x100>  // b.any
     388:	dmb	ish
     38c:	orr	x3, x3, #0x8000000000000000
     390:	stlr	x3, [x1]
     394:	b	2ec <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRDEPdd+0x34>
     398:	mov	w2, #0x0                   	// #0
     39c:	mov	w1, #0x9                   	// #9
     3a0:	mov	x0, x19
     3a4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     3a8:	mov	w2, #0x0                   	// #0
     3ac:	mov	w1, #0x4                   	// #4
     3b0:	mov	x0, x19
     3b4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     3b8:	mov	w2, #0x0                   	// #0
     3bc:	mov	w1, #0x2                   	// #2
     3c0:	mov	x0, x19
     3c4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     3c8:	mov	x1, #0x3                   	// #3
     3cc:	add	x0, x19, #0xa8
     3d0:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     3d4:	b	300 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRDEPdd+0x48>

00000000000003d8 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff>:
     3d8:	stp	x29, x30, [sp, #-48]!
     3dc:	mov	x29, sp
     3e0:	stp	x19, x20, [sp, #16]
     3e4:	str	d8, [sp, #32]
     3e8:	mov	x20, x1
     3ec:	fmov	s8, s0
     3f0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     3f4:	ldr	x0, [x0]
     3f8:	mrs	x1, tpidr_el0
     3fc:	ldr	x19, [x1, x0]
     400:	add	x1, x19, #0x208
     404:	ldr	x0, [x1]
     408:	tbz	x0, #63, 460 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0x88>
     40c:	ldr	x0, [x19, #176]
     410:	add	x0, x0, #0x3
     414:	ldr	x1, [x19, #168]
     418:	cmp	x0, x1
     41c:	b.hi	4ec <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0x114>  // b.pmore
     420:	ldr	x0, [x19, #176]
     424:	lsl	x2, x0, #3
     428:	ldr	x3, [x19, #184]
     42c:	add	x1, x3, x2
     430:	add	x0, x0, #0x3
     434:	str	x0, [x19, #176]
     438:	ldr	w0, [x20]
     43c:	str	w0, [x3, x2]
     440:	mov	x0, #0x4                   	// #4
     444:	str	x0, [x1, #8]
     448:	str	x20, [x1, #16]
     44c:	str	s8, [x20]
     450:	ldp	x19, x20, [sp, #16]
     454:	ldr	d8, [sp, #32]
     458:	ldp	x29, x30, [sp], #48
     45c:	ret
     460:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     464:	cmp	x0, x2
     468:	b.cs	4bc <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0xe4>  // b.hs, b.nlast
     46c:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     470:	add	x2, x2, #0x0
     474:	add	x2, x2, #0x80
     478:	ldr	x2, [x2]
     47c:	cmp	x0, x2
     480:	b.ne	4cc <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0xf4>  // b.any
     484:	orr	x4, x2, #0x8000000000000000
     488:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     48c:	add	x0, x0, #0x0
     490:	add	x0, x0, #0x80
     494:	ldaxr	x3, [x0]
     498:	cmp	x3, x2
     49c:	b.ne	4a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0xd0>  // b.any
     4a0:	stxr	w5, x4, [x0]
     4a4:	cbnz	w5, 494 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0xbc>
     4a8:	b.ne	4dc <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0x104>  // b.any
     4ac:	dmb	ish
     4b0:	orr	x3, x3, #0x8000000000000000
     4b4:	stlr	x3, [x1]
     4b8:	b	40c <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0x34>
     4bc:	mov	w2, #0x0                   	// #0
     4c0:	mov	w1, #0x9                   	// #9
     4c4:	mov	x0, x19
     4c8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     4cc:	mov	w2, #0x0                   	// #0
     4d0:	mov	w1, #0x4                   	// #4
     4d4:	mov	x0, x19
     4d8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     4dc:	mov	w2, #0x0                   	// #0
     4e0:	mov	w1, #0x2                   	// #2
     4e4:	mov	x0, x19
     4e8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     4ec:	mov	x1, #0x3                   	// #3
     4f0:	add	x0, x19, #0xa8
     4f4:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     4f8:	b	420 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WFEPff+0x48>

00000000000004fc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU2EPtt>:
     4fc:	stp	x29, x30, [sp, #-48]!
     500:	mov	x29, sp
     504:	stp	x19, x20, [sp, #16]
     508:	str	x21, [sp, #32]
     50c:	mov	x20, x1
     510:	and	w21, w2, #0xffff
     514:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     518:	ldr	x0, [x0]
     51c:	mrs	x1, tpidr_el0
     520:	ldr	x19, [x1, x0]
     524:	add	x1, x19, #0x208
     528:	ldr	x0, [x1]
     52c:	tbz	x0, #63, 584 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU2EPtt+0x88>
     530:	ldr	x0, [x19, #176]
     534:	add	x0, x0, #0x3
     538:	ldr	x1, [x19, #168]
     53c:	cmp	x0, x1
     540:	b.hi	610 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU2EPtt+0x114>  // b.pmore
     544:	ldr	x0, [x19, #176]
     548:	lsl	x2, x0, #3
     54c:	ldr	x3, [x19, #184]
     550:	add	x1, x3, x2
     554:	add	x0, x0, #0x3
     558:	str	x0, [x19, #176]
     55c:	ldrh	w0, [x20]
     560:	strh	w0, [x3, x2]
     564:	mov	x0, #0x2                   	// #2
     568:	str	x0, [x1, #8]
     56c:	str	x20, [x1, #16]
     570:	strh	w21, [x20]
     574:	ldp	x19, x20, [sp, #16]
     578:	ldr	x21, [sp, #32]
     57c:	ldp	x29, x30, [sp], #48
     580:	ret
     584:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     588:	cmp	x0, x2
     58c:	b.cs	5e0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU2EPtt+0xe4>  // b.hs, b.nlast
     590:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     594:	add	x2, x2, #0x0
     598:	add	x2, x2, #0x80
     59c:	ldr	x2, [x2]
     5a0:	cmp	x0, x2
     5a4:	b.ne	5f0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU2EPtt+0xf4>  // b.any
     5a8:	orr	x4, x2, #0x8000000000000000
     5ac:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     5b0:	add	x0, x0, #0x0
     5b4:	add	x0, x0, #0x80
     5b8:	ldaxr	x3, [x0]
     5bc:	cmp	x3, x2
     5c0:	b.ne	5cc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU2EPtt+0xd0>  // b.any
     5c4:	stxr	w5, x4, [x0]
     5c8:	cbnz	w5, 5b8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU2EPtt+0xbc>
     5cc:	b.ne	600 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU2EPtt+0x104>  // b.any
     5d0:	dmb	ish
     5d4:	orr	x3, x3, #0x8000000000000000
     5d8:	stlr	x3, [x1]
     5dc:	b	530 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU2EPtt+0x34>
     5e0:	mov	w2, #0x0                   	// #0
     5e4:	mov	w1, #0x9                   	// #9
     5e8:	mov	x0, x19
     5ec:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     5f0:	mov	w2, #0x0                   	// #0
     5f4:	mov	w1, #0x4                   	// #4
     5f8:	mov	x0, x19
     5fc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     600:	mov	w2, #0x0                   	// #0
     604:	mov	w1, #0x2                   	// #2
     608:	mov	x0, x19
     60c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     610:	mov	x1, #0x3                   	// #3
     614:	add	x0, x19, #0xa8
     618:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     61c:	b	544 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU2EPtt+0x48>

0000000000000620 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU1EPhh>:
     620:	stp	x29, x30, [sp, #-48]!
     624:	mov	x29, sp
     628:	stp	x19, x20, [sp, #16]
     62c:	str	x21, [sp, #32]
     630:	mov	x20, x1
     634:	and	w21, w2, #0xff
     638:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     63c:	ldr	x0, [x0]
     640:	mrs	x1, tpidr_el0
     644:	ldr	x19, [x1, x0]
     648:	add	x1, x19, #0x208
     64c:	ldr	x0, [x1]
     650:	tbz	x0, #63, 6a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU1EPhh+0x88>
     654:	ldr	x0, [x19, #176]
     658:	add	x0, x0, #0x3
     65c:	ldr	x1, [x19, #168]
     660:	cmp	x0, x1
     664:	b.hi	734 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU1EPhh+0x114>  // b.pmore
     668:	ldr	x0, [x19, #176]
     66c:	lsl	x2, x0, #3
     670:	ldr	x3, [x19, #184]
     674:	add	x1, x3, x2
     678:	add	x0, x0, #0x3
     67c:	str	x0, [x19, #176]
     680:	ldrb	w0, [x20]
     684:	strb	w0, [x3, x2]
     688:	mov	x0, #0x1                   	// #1
     68c:	str	x0, [x1, #8]
     690:	str	x20, [x1, #16]
     694:	strb	w21, [x20]
     698:	ldp	x19, x20, [sp, #16]
     69c:	ldr	x21, [sp, #32]
     6a0:	ldp	x29, x30, [sp], #48
     6a4:	ret
     6a8:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     6ac:	cmp	x0, x2
     6b0:	b.cs	704 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU1EPhh+0xe4>  // b.hs, b.nlast
     6b4:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     6b8:	add	x2, x2, #0x0
     6bc:	add	x2, x2, #0x80
     6c0:	ldr	x2, [x2]
     6c4:	cmp	x0, x2
     6c8:	b.ne	714 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU1EPhh+0xf4>  // b.any
     6cc:	orr	x4, x2, #0x8000000000000000
     6d0:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     6d4:	add	x0, x0, #0x0
     6d8:	add	x0, x0, #0x80
     6dc:	ldaxr	x3, [x0]
     6e0:	cmp	x3, x2
     6e4:	b.ne	6f0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU1EPhh+0xd0>  // b.any
     6e8:	stxr	w5, x4, [x0]
     6ec:	cbnz	w5, 6dc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU1EPhh+0xbc>
     6f0:	b.ne	724 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU1EPhh+0x104>  // b.any
     6f4:	dmb	ish
     6f8:	orr	x3, x3, #0x8000000000000000
     6fc:	stlr	x3, [x1]
     700:	b	654 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU1EPhh+0x34>
     704:	mov	w2, #0x0                   	// #0
     708:	mov	w1, #0x9                   	// #9
     70c:	mov	x0, x19
     710:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     714:	mov	w2, #0x0                   	// #0
     718:	mov	w1, #0x4                   	// #4
     71c:	mov	x0, x19
     720:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     724:	mov	w2, #0x0                   	// #0
     728:	mov	w1, #0x2                   	// #2
     72c:	mov	x0, x19
     730:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     734:	mov	x1, #0x3                   	// #3
     738:	add	x0, x19, #0xa8
     73c:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     740:	b	668 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU1EPhh+0x48>

0000000000000744 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt>:
     744:	stp	x29, x30, [sp, #-48]!
     748:	mov	x29, sp
     74c:	stp	x19, x20, [sp, #16]
     750:	str	x21, [sp, #32]
     754:	mov	x20, x1
     758:	and	w21, w2, #0xffff
     75c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     760:	ldr	x0, [x0]
     764:	mrs	x1, tpidr_el0
     768:	ldr	x19, [x1, x0]
     76c:	add	x1, x19, #0x208
     770:	ldr	x0, [x1]
     774:	tbz	x0, #63, 7cc <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0x88>
     778:	ldr	x0, [x19, #176]
     77c:	add	x0, x0, #0x3
     780:	ldr	x1, [x19, #168]
     784:	cmp	x0, x1
     788:	b.hi	858 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0x114>  // b.pmore
     78c:	ldr	x0, [x19, #176]
     790:	lsl	x2, x0, #3
     794:	ldr	x3, [x19, #184]
     798:	add	x1, x3, x2
     79c:	add	x0, x0, #0x3
     7a0:	str	x0, [x19, #176]
     7a4:	ldrh	w0, [x20]
     7a8:	strh	w0, [x3, x2]
     7ac:	mov	x0, #0x2                   	// #2
     7b0:	str	x0, [x1, #8]
     7b4:	str	x20, [x1, #16]
     7b8:	strh	w21, [x20]
     7bc:	ldp	x19, x20, [sp, #16]
     7c0:	ldr	x21, [sp, #32]
     7c4:	ldp	x29, x30, [sp], #48
     7c8:	ret
     7cc:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     7d0:	cmp	x0, x2
     7d4:	b.cs	828 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0xe4>  // b.hs, b.nlast
     7d8:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     7dc:	add	x2, x2, #0x0
     7e0:	add	x2, x2, #0x80
     7e4:	ldr	x2, [x2]
     7e8:	cmp	x0, x2
     7ec:	b.ne	838 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0xf4>  // b.any
     7f0:	orr	x4, x2, #0x8000000000000000
     7f4:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     7f8:	add	x0, x0, #0x0
     7fc:	add	x0, x0, #0x80
     800:	ldaxr	x3, [x0]
     804:	cmp	x3, x2
     808:	b.ne	814 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0xd0>  // b.any
     80c:	stxr	w5, x4, [x0]
     810:	cbnz	w5, 800 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0xbc>
     814:	b.ne	848 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0x104>  // b.any
     818:	dmb	ish
     81c:	orr	x3, x3, #0x8000000000000000
     820:	stlr	x3, [x1]
     824:	b	778 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0x34>
     828:	mov	w2, #0x0                   	// #0
     82c:	mov	w1, #0x9                   	// #9
     830:	mov	x0, x19
     834:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     838:	mov	w2, #0x0                   	// #0
     83c:	mov	w1, #0x4                   	// #4
     840:	mov	x0, x19
     844:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     848:	mov	w2, #0x0                   	// #0
     84c:	mov	w1, #0x2                   	// #2
     850:	mov	x0, x19
     854:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     858:	mov	x1, #0x3                   	// #3
     85c:	add	x0, x19, #0xa8
     860:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     864:	b	78c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU2EPtt+0x48>

0000000000000868 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCDEPCdS1_>:
     868:	stp	x29, x30, [sp, #-48]!
     86c:	mov	x29, sp
     870:	stp	x19, x20, [sp, #16]
     874:	stp	d8, d9, [sp, #32]
     878:	mov	x20, x1
     87c:	fmov	d9, d0
     880:	fmov	d8, d1
     884:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     888:	ldr	x0, [x0]
     88c:	mrs	x1, tpidr_el0
     890:	ldr	x19, [x1, x0]
     894:	add	x1, x19, #0x208
     898:	ldr	x0, [x1]
     89c:	tbz	x0, #63, 8f4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCDEPCdS1_+0x8c>
     8a0:	ldr	x0, [x19, #176]
     8a4:	add	x0, x0, #0x4
     8a8:	ldr	x1, [x19, #168]
     8ac:	cmp	x0, x1
     8b0:	b.hi	980 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCDEPCdS1_+0x118>  // b.pmore
     8b4:	ldr	x1, [x19, #176]
     8b8:	ldr	x0, [x19, #184]
     8bc:	add	x0, x0, x1, lsl #3
     8c0:	add	x1, x1, #0x4
     8c4:	str	x1, [x19, #176]
     8c8:	ldp	x2, x3, [x20]
     8cc:	stp	x2, x3, [x0]
     8d0:	mov	x1, #0x10                  	// #16
     8d4:	str	x1, [x0, #16]
     8d8:	str	x20, [x0, #24]
     8dc:	str	d9, [x20]
     8e0:	str	d8, [x20, #8]
     8e4:	ldp	x19, x20, [sp, #16]
     8e8:	ldp	d8, d9, [sp, #32]
     8ec:	ldp	x29, x30, [sp], #48
     8f0:	ret
     8f4:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     8f8:	cmp	x0, x2
     8fc:	b.cs	950 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCDEPCdS1_+0xe8>  // b.hs, b.nlast
     900:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     904:	add	x2, x2, #0x0
     908:	add	x2, x2, #0x80
     90c:	ldr	x2, [x2]
     910:	cmp	x0, x2
     914:	b.ne	960 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCDEPCdS1_+0xf8>  // b.any
     918:	orr	x4, x2, #0x8000000000000000
     91c:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     920:	add	x0, x0, #0x0
     924:	add	x0, x0, #0x80
     928:	ldaxr	x3, [x0]
     92c:	cmp	x3, x2
     930:	b.ne	93c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCDEPCdS1_+0xd4>  // b.any
     934:	stxr	w5, x4, [x0]
     938:	cbnz	w5, 928 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCDEPCdS1_+0xc0>
     93c:	b.ne	970 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCDEPCdS1_+0x108>  // b.any
     940:	dmb	ish
     944:	orr	x3, x3, #0x8000000000000000
     948:	stlr	x3, [x1]
     94c:	b	8a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCDEPCdS1_+0x38>
     950:	mov	w2, #0x0                   	// #0
     954:	mov	w1, #0x9                   	// #9
     958:	mov	x0, x19
     95c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     960:	mov	w2, #0x0                   	// #0
     964:	mov	w1, #0x4                   	// #4
     968:	mov	x0, x19
     96c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     970:	mov	w2, #0x0                   	// #0
     974:	mov	w1, #0x2                   	// #2
     978:	mov	x0, x19
     97c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     980:	mov	x1, #0x4                   	// #4
     984:	add	x0, x19, #0xa8
     988:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     98c:	b	8b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCDEPCdS1_+0x4c>

0000000000000990 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU8EPmm>:
     990:	stp	x29, x30, [sp, #-48]!
     994:	mov	x29, sp
     998:	stp	x19, x20, [sp, #16]
     99c:	str	x21, [sp, #32]
     9a0:	mov	x20, x1
     9a4:	mov	x21, x2
     9a8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     9ac:	ldr	x0, [x0]
     9b0:	mrs	x1, tpidr_el0
     9b4:	ldr	x19, [x1, x0]
     9b8:	add	x1, x19, #0x208
     9bc:	ldr	x0, [x1]
     9c0:	tbz	x0, #63, a14 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU8EPmm+0x84>
     9c4:	ldr	x0, [x19, #176]
     9c8:	add	x0, x0, #0x3
     9cc:	ldr	x1, [x19, #168]
     9d0:	cmp	x0, x1
     9d4:	b.hi	aa0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU8EPmm+0x110>  // b.pmore
     9d8:	ldr	x0, [x19, #176]
     9dc:	ldr	x2, [x19, #184]
     9e0:	add	x1, x2, x0, lsl #3
     9e4:	add	x3, x0, #0x3
     9e8:	str	x3, [x19, #176]
     9ec:	ldr	x3, [x20]
     9f0:	str	x3, [x2, x0, lsl #3]
     9f4:	mov	x0, #0x8                   	// #8
     9f8:	str	x0, [x1, #8]
     9fc:	str	x20, [x1, #16]
     a00:	str	x21, [x20]
     a04:	ldp	x19, x20, [sp, #16]
     a08:	ldr	x21, [sp, #32]
     a0c:	ldp	x29, x30, [sp], #48
     a10:	ret
     a14:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     a18:	cmp	x0, x2
     a1c:	b.cs	a70 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU8EPmm+0xe0>  // b.hs, b.nlast
     a20:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     a24:	add	x2, x2, #0x0
     a28:	add	x2, x2, #0x80
     a2c:	ldr	x2, [x2]
     a30:	cmp	x0, x2
     a34:	b.ne	a80 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU8EPmm+0xf0>  // b.any
     a38:	orr	x4, x2, #0x8000000000000000
     a3c:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     a40:	add	x0, x0, #0x0
     a44:	add	x0, x0, #0x80
     a48:	ldaxr	x3, [x0]
     a4c:	cmp	x3, x2
     a50:	b.ne	a5c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU8EPmm+0xcc>  // b.any
     a54:	stxr	w5, x4, [x0]
     a58:	cbnz	w5, a48 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU8EPmm+0xb8>
     a5c:	b.ne	a90 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU8EPmm+0x100>  // b.any
     a60:	dmb	ish
     a64:	orr	x3, x3, #0x8000000000000000
     a68:	stlr	x3, [x1]
     a6c:	b	9c4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU8EPmm+0x34>
     a70:	mov	w2, #0x0                   	// #0
     a74:	mov	w1, #0x9                   	// #9
     a78:	mov	x0, x19
     a7c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     a80:	mov	w2, #0x0                   	// #0
     a84:	mov	w1, #0x4                   	// #4
     a88:	mov	x0, x19
     a8c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     a90:	mov	w2, #0x0                   	// #0
     a94:	mov	w1, #0x2                   	// #2
     a98:	mov	x0, x19
     a9c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     aa0:	mov	x1, #0x3                   	// #3
     aa4:	add	x0, x19, #0xa8
     aa8:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     aac:	b	9d8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU8EPmm+0x48>

0000000000000ab0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_>:
     ab0:	stp	x29, x30, [sp, #-48]!
     ab4:	mov	x29, sp
     ab8:	stp	x19, x20, [sp, #16]
     abc:	stp	d8, d9, [sp, #32]
     ac0:	mov	x20, x1
     ac4:	fmov	d9, d0
     ac8:	fmov	d8, d1
     acc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     ad0:	ldr	x0, [x0]
     ad4:	mrs	x1, tpidr_el0
     ad8:	ldr	x19, [x1, x0]
     adc:	add	x1, x19, #0x208
     ae0:	ldr	x0, [x1]
     ae4:	tbz	x0, #63, b3c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0x8c>
     ae8:	ldr	x0, [x19, #176]
     aec:	add	x0, x0, #0x4
     af0:	ldr	x1, [x19, #168]
     af4:	cmp	x0, x1
     af8:	b.hi	bc8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0x118>  // b.pmore
     afc:	ldr	x1, [x19, #176]
     b00:	ldr	x0, [x19, #184]
     b04:	add	x0, x0, x1, lsl #3
     b08:	add	x1, x1, #0x4
     b0c:	str	x1, [x19, #176]
     b10:	ldp	x2, x3, [x20]
     b14:	stp	x2, x3, [x0]
     b18:	mov	x1, #0x10                  	// #16
     b1c:	str	x1, [x0, #16]
     b20:	str	x20, [x0, #24]
     b24:	str	d9, [x20]
     b28:	str	d8, [x20, #8]
     b2c:	ldp	x19, x20, [sp, #16]
     b30:	ldp	d8, d9, [sp, #32]
     b34:	ldp	x29, x30, [sp], #48
     b38:	ret
     b3c:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     b40:	cmp	x0, x2
     b44:	b.cs	b98 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0xe8>  // b.hs, b.nlast
     b48:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     b4c:	add	x2, x2, #0x0
     b50:	add	x2, x2, #0x80
     b54:	ldr	x2, [x2]
     b58:	cmp	x0, x2
     b5c:	b.ne	ba8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0xf8>  // b.any
     b60:	orr	x4, x2, #0x8000000000000000
     b64:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     b68:	add	x0, x0, #0x0
     b6c:	add	x0, x0, #0x80
     b70:	ldaxr	x3, [x0]
     b74:	cmp	x3, x2
     b78:	b.ne	b84 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0xd4>  // b.any
     b7c:	stxr	w5, x4, [x0]
     b80:	cbnz	w5, b70 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0xc0>
     b84:	b.ne	bb8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0x108>  // b.any
     b88:	dmb	ish
     b8c:	orr	x3, x3, #0x8000000000000000
     b90:	stlr	x3, [x1]
     b94:	b	ae8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0x38>
     b98:	mov	w2, #0x0                   	// #0
     b9c:	mov	w1, #0x9                   	// #9
     ba0:	mov	x0, x19
     ba4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     ba8:	mov	w2, #0x0                   	// #0
     bac:	mov	w1, #0x4                   	// #4
     bb0:	mov	x0, x19
     bb4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     bb8:	mov	w2, #0x0                   	// #0
     bbc:	mov	w1, #0x2                   	// #2
     bc0:	mov	x0, x19
     bc4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     bc8:	mov	x1, #0x4                   	// #4
     bcc:	add	x0, x19, #0xa8
     bd0:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     bd4:	b	afc <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCDEPCdS1_+0x4c>

0000000000000bd8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_>:
     bd8:	stp	x29, x30, [sp, #-48]!
     bdc:	mov	x29, sp
     be0:	stp	x19, x20, [sp, #16]
     be4:	stp	d8, d9, [sp, #32]
     be8:	mov	x20, x1
     bec:	fmov	s9, s0
     bf0:	fmov	s8, s1
     bf4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     bf8:	ldr	x0, [x0]
     bfc:	mrs	x1, tpidr_el0
     c00:	ldr	x19, [x1, x0]
     c04:	add	x1, x19, #0x208
     c08:	ldr	x0, [x1]
     c0c:	tbz	x0, #63, c64 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0x8c>
     c10:	ldr	x0, [x19, #176]
     c14:	add	x0, x0, #0x3
     c18:	ldr	x1, [x19, #168]
     c1c:	cmp	x0, x1
     c20:	b.hi	cf0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0x118>  // b.pmore
     c24:	ldr	x0, [x19, #176]
     c28:	ldr	x2, [x19, #184]
     c2c:	add	x1, x2, x0, lsl #3
     c30:	add	x3, x0, #0x3
     c34:	str	x3, [x19, #176]
     c38:	ldr	x3, [x20]
     c3c:	str	x3, [x2, x0, lsl #3]
     c40:	mov	x0, #0x8                   	// #8
     c44:	str	x0, [x1, #8]
     c48:	str	x20, [x1, #16]
     c4c:	str	s9, [x20]
     c50:	str	s8, [x20, #4]
     c54:	ldp	x19, x20, [sp, #16]
     c58:	ldp	d8, d9, [sp, #32]
     c5c:	ldp	x29, x30, [sp], #48
     c60:	ret
     c64:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     c68:	cmp	x0, x2
     c6c:	b.cs	cc0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0xe8>  // b.hs, b.nlast
     c70:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     c74:	add	x2, x2, #0x0
     c78:	add	x2, x2, #0x80
     c7c:	ldr	x2, [x2]
     c80:	cmp	x0, x2
     c84:	b.ne	cd0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0xf8>  // b.any
     c88:	orr	x4, x2, #0x8000000000000000
     c8c:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     c90:	add	x0, x0, #0x0
     c94:	add	x0, x0, #0x80
     c98:	ldaxr	x3, [x0]
     c9c:	cmp	x3, x2
     ca0:	b.ne	cac <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0xd4>  // b.any
     ca4:	stxr	w5, x4, [x0]
     ca8:	cbnz	w5, c98 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0xc0>
     cac:	b.ne	ce0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0x108>  // b.any
     cb0:	dmb	ish
     cb4:	orr	x3, x3, #0x8000000000000000
     cb8:	stlr	x3, [x1]
     cbc:	b	c10 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0x38>
     cc0:	mov	w2, #0x0                   	// #0
     cc4:	mov	w1, #0x9                   	// #9
     cc8:	mov	x0, x19
     ccc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     cd0:	mov	w2, #0x0                   	// #0
     cd4:	mov	w1, #0x4                   	// #4
     cd8:	mov	x0, x19
     cdc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     ce0:	mov	w2, #0x0                   	// #0
     ce4:	mov	w1, #0x2                   	// #2
     ce8:	mov	x0, x19
     cec:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     cf0:	mov	x1, #0x3                   	// #3
     cf4:	add	x0, x19, #0xa8
     cf8:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     cfc:	b	c24 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCFEPCfS1_+0x4c>

0000000000000d00 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU4EPjj>:
     d00:	stp	x29, x30, [sp, #-48]!
     d04:	mov	x29, sp
     d08:	stp	x19, x20, [sp, #16]
     d0c:	str	x21, [sp, #32]
     d10:	mov	x20, x1
     d14:	mov	w21, w2
     d18:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     d1c:	ldr	x0, [x0]
     d20:	mrs	x1, tpidr_el0
     d24:	ldr	x19, [x1, x0]
     d28:	add	x1, x19, #0x208
     d2c:	ldr	x0, [x1]
     d30:	tbz	x0, #63, d88 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU4EPjj+0x88>
     d34:	ldr	x0, [x19, #176]
     d38:	add	x0, x0, #0x3
     d3c:	ldr	x1, [x19, #168]
     d40:	cmp	x0, x1
     d44:	b.hi	e14 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU4EPjj+0x114>  // b.pmore
     d48:	ldr	x0, [x19, #176]
     d4c:	lsl	x2, x0, #3
     d50:	ldr	x3, [x19, #184]
     d54:	add	x1, x3, x2
     d58:	add	x0, x0, #0x3
     d5c:	str	x0, [x19, #176]
     d60:	ldr	w0, [x20]
     d64:	str	w0, [x3, x2]
     d68:	mov	x0, #0x4                   	// #4
     d6c:	str	x0, [x1, #8]
     d70:	str	x20, [x1, #16]
     d74:	str	w21, [x20]
     d78:	ldp	x19, x20, [sp, #16]
     d7c:	ldr	x21, [sp, #32]
     d80:	ldp	x29, x30, [sp], #48
     d84:	ret
     d88:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     d8c:	cmp	x0, x2
     d90:	b.cs	de4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU4EPjj+0xe4>  // b.hs, b.nlast
     d94:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     d98:	add	x2, x2, #0x0
     d9c:	add	x2, x2, #0x80
     da0:	ldr	x2, [x2]
     da4:	cmp	x0, x2
     da8:	b.ne	df4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU4EPjj+0xf4>  // b.any
     dac:	orr	x4, x2, #0x8000000000000000
     db0:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     db4:	add	x0, x0, #0x0
     db8:	add	x0, x0, #0x80
     dbc:	ldaxr	x3, [x0]
     dc0:	cmp	x3, x2
     dc4:	b.ne	dd0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU4EPjj+0xd0>  // b.any
     dc8:	stxr	w5, x4, [x0]
     dcc:	cbnz	w5, dbc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU4EPjj+0xbc>
     dd0:	b.ne	e04 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU4EPjj+0x104>  // b.any
     dd4:	dmb	ish
     dd8:	orr	x3, x3, #0x8000000000000000
     ddc:	stlr	x3, [x1]
     de0:	b	d34 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU4EPjj+0x34>
     de4:	mov	w2, #0x0                   	// #0
     de8:	mov	w1, #0x9                   	// #9
     dec:	mov	x0, x19
     df0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     df4:	mov	w2, #0x0                   	// #0
     df8:	mov	w1, #0x4                   	// #4
     dfc:	mov	x0, x19
     e00:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     e04:	mov	w2, #0x0                   	// #0
     e08:	mov	w1, #0x2                   	// #2
     e0c:	mov	x0, x19
     e10:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     e14:	mov	x1, #0x3                   	// #3
     e18:	add	x0, x19, #0xa8
     e1c:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     e20:	b	d48 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRU4EPjj+0x48>

0000000000000e24 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm>:
     e24:	stp	x29, x30, [sp, #-48]!
     e28:	mov	x29, sp
     e2c:	stp	x19, x20, [sp, #16]
     e30:	str	x21, [sp, #32]
     e34:	mov	x20, x1
     e38:	mov	x21, x2
     e3c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     e40:	ldr	x0, [x0]
     e44:	mrs	x1, tpidr_el0
     e48:	ldr	x19, [x1, x0]
     e4c:	add	x1, x19, #0x208
     e50:	ldr	x0, [x1]
     e54:	tbz	x0, #63, ea8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0x84>
     e58:	ldr	x0, [x19, #176]
     e5c:	add	x0, x0, #0x3
     e60:	ldr	x1, [x19, #168]
     e64:	cmp	x0, x1
     e68:	b.hi	f34 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0x110>  // b.pmore
     e6c:	ldr	x0, [x19, #176]
     e70:	ldr	x2, [x19, #184]
     e74:	add	x1, x2, x0, lsl #3
     e78:	add	x3, x0, #0x3
     e7c:	str	x3, [x19, #176]
     e80:	ldr	x3, [x20]
     e84:	str	x3, [x2, x0, lsl #3]
     e88:	mov	x0, #0x8                   	// #8
     e8c:	str	x0, [x1, #8]
     e90:	str	x20, [x1, #16]
     e94:	str	x21, [x20]
     e98:	ldp	x19, x20, [sp, #16]
     e9c:	ldr	x21, [sp, #32]
     ea0:	ldp	x29, x30, [sp], #48
     ea4:	ret
     ea8:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     eac:	cmp	x0, x2
     eb0:	b.cs	f04 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0xe0>  // b.hs, b.nlast
     eb4:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     eb8:	add	x2, x2, #0x0
     ebc:	add	x2, x2, #0x80
     ec0:	ldr	x2, [x2]
     ec4:	cmp	x0, x2
     ec8:	b.ne	f14 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0xf0>  // b.any
     ecc:	orr	x4, x2, #0x8000000000000000
     ed0:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     ed4:	add	x0, x0, #0x0
     ed8:	add	x0, x0, #0x80
     edc:	ldaxr	x3, [x0]
     ee0:	cmp	x3, x2
     ee4:	b.ne	ef0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0xcc>  // b.any
     ee8:	stxr	w5, x4, [x0]
     eec:	cbnz	w5, edc <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0xb8>
     ef0:	b.ne	f24 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0x100>  // b.any
     ef4:	dmb	ish
     ef8:	orr	x3, x3, #0x8000000000000000
     efc:	stlr	x3, [x1]
     f00:	b	e58 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0x34>
     f04:	mov	w2, #0x0                   	// #0
     f08:	mov	w1, #0x9                   	// #9
     f0c:	mov	x0, x19
     f10:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     f14:	mov	w2, #0x0                   	// #0
     f18:	mov	w1, #0x4                   	// #4
     f1c:	mov	x0, x19
     f20:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     f24:	mov	w2, #0x0                   	// #0
     f28:	mov	w1, #0x2                   	// #2
     f2c:	mov	x0, x19
     f30:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     f34:	mov	x1, #0x3                   	// #3
     f38:	add	x0, x19, #0xa8
     f3c:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     f40:	b	e6c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU8EPmm+0x48>

0000000000000f44 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh>:
     f44:	stp	x29, x30, [sp, #-48]!
     f48:	mov	x29, sp
     f4c:	stp	x19, x20, [sp, #16]
     f50:	str	x21, [sp, #32]
     f54:	mov	x20, x1
     f58:	and	w21, w2, #0xff
     f5c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     f60:	ldr	x0, [x0]
     f64:	mrs	x1, tpidr_el0
     f68:	ldr	x19, [x1, x0]
     f6c:	add	x1, x19, #0x208
     f70:	ldr	x0, [x1]
     f74:	tbz	x0, #63, fcc <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0x88>
     f78:	ldr	x0, [x19, #176]
     f7c:	add	x0, x0, #0x3
     f80:	ldr	x1, [x19, #168]
     f84:	cmp	x0, x1
     f88:	b.hi	1058 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0x114>  // b.pmore
     f8c:	ldr	x0, [x19, #176]
     f90:	lsl	x2, x0, #3
     f94:	ldr	x3, [x19, #184]
     f98:	add	x1, x3, x2
     f9c:	add	x0, x0, #0x3
     fa0:	str	x0, [x19, #176]
     fa4:	ldrb	w0, [x20]
     fa8:	strb	w0, [x3, x2]
     fac:	mov	x0, #0x1                   	// #1
     fb0:	str	x0, [x1, #8]
     fb4:	str	x20, [x1, #16]
     fb8:	strb	w21, [x20]
     fbc:	ldp	x19, x20, [sp, #16]
     fc0:	ldr	x21, [sp, #32]
     fc4:	ldp	x29, x30, [sp], #48
     fc8:	ret
     fcc:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
     fd0:	cmp	x0, x2
     fd4:	b.cs	1028 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0xe4>  // b.hs, b.nlast
     fd8:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     fdc:	add	x2, x2, #0x0
     fe0:	add	x2, x2, #0x80
     fe4:	ldr	x2, [x2]
     fe8:	cmp	x0, x2
     fec:	b.ne	1038 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0xf4>  // b.any
     ff0:	orr	x4, x2, #0x8000000000000000
     ff4:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
     ff8:	add	x0, x0, #0x0
     ffc:	add	x0, x0, #0x80
    1000:	ldaxr	x3, [x0]
    1004:	cmp	x3, x2
    1008:	b.ne	1014 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0xd0>  // b.any
    100c:	stxr	w5, x4, [x0]
    1010:	cbnz	w5, 1000 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0xbc>
    1014:	b.ne	1048 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0x104>  // b.any
    1018:	dmb	ish
    101c:	orr	x3, x3, #0x8000000000000000
    1020:	stlr	x3, [x1]
    1024:	b	f78 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0x34>
    1028:	mov	w2, #0x0                   	// #0
    102c:	mov	w1, #0x9                   	// #9
    1030:	mov	x0, x19
    1034:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1038:	mov	w2, #0x0                   	// #0
    103c:	mov	w1, #0x4                   	// #4
    1040:	mov	x0, x19
    1044:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1048:	mov	w2, #0x0                   	// #0
    104c:	mov	w1, #0x2                   	// #2
    1050:	mov	x0, x19
    1054:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1058:	mov	x1, #0x3                   	// #3
    105c:	add	x0, x19, #0xa8
    1060:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1064:	b	f8c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU1EPhh+0x48>

0000000000001068 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd>:
    1068:	stp	x29, x30, [sp, #-48]!
    106c:	mov	x29, sp
    1070:	stp	x19, x20, [sp, #16]
    1074:	str	d8, [sp, #32]
    1078:	mov	x20, x1
    107c:	fmov	d8, d0
    1080:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1084:	ldr	x0, [x0]
    1088:	mrs	x1, tpidr_el0
    108c:	ldr	x19, [x1, x0]
    1090:	add	x1, x19, #0x208
    1094:	ldr	x0, [x1]
    1098:	tbz	x0, #63, 10ec <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0x84>
    109c:	ldr	x0, [x19, #176]
    10a0:	add	x0, x0, #0x3
    10a4:	ldr	x1, [x19, #168]
    10a8:	cmp	x0, x1
    10ac:	b.hi	1178 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0x110>  // b.pmore
    10b0:	ldr	x0, [x19, #176]
    10b4:	ldr	x2, [x19, #184]
    10b8:	add	x1, x2, x0, lsl #3
    10bc:	add	x3, x0, #0x3
    10c0:	str	x3, [x19, #176]
    10c4:	ldr	x3, [x20]
    10c8:	str	x3, [x2, x0, lsl #3]
    10cc:	mov	x0, #0x8                   	// #8
    10d0:	str	x0, [x1, #8]
    10d4:	str	x20, [x1, #16]
    10d8:	str	d8, [x20]
    10dc:	ldp	x19, x20, [sp, #16]
    10e0:	ldr	d8, [sp, #32]
    10e4:	ldp	x29, x30, [sp], #48
    10e8:	ret
    10ec:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    10f0:	cmp	x0, x2
    10f4:	b.cs	1148 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0xe0>  // b.hs, b.nlast
    10f8:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    10fc:	add	x2, x2, #0x0
    1100:	add	x2, x2, #0x80
    1104:	ldr	x2, [x2]
    1108:	cmp	x0, x2
    110c:	b.ne	1158 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0xf0>  // b.any
    1110:	orr	x4, x2, #0x8000000000000000
    1114:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1118:	add	x0, x0, #0x0
    111c:	add	x0, x0, #0x80
    1120:	ldaxr	x3, [x0]
    1124:	cmp	x3, x2
    1128:	b.ne	1134 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0xcc>  // b.any
    112c:	stxr	w5, x4, [x0]
    1130:	cbnz	w5, 1120 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0xb8>
    1134:	b.ne	1168 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0x100>  // b.any
    1138:	dmb	ish
    113c:	orr	x3, x3, #0x8000000000000000
    1140:	stlr	x3, [x1]
    1144:	b	109c <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0x34>
    1148:	mov	w2, #0x0                   	// #0
    114c:	mov	w1, #0x9                   	// #9
    1150:	mov	x0, x19
    1154:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1158:	mov	w2, #0x0                   	// #0
    115c:	mov	w1, #0x4                   	// #4
    1160:	mov	x0, x19
    1164:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1168:	mov	w2, #0x0                   	// #0
    116c:	mov	w1, #0x2                   	// #2
    1170:	mov	x0, x19
    1174:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1178:	mov	x1, #0x3                   	// #3
    117c:	add	x0, x19, #0xa8
    1180:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1184:	b	10b0 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_WDEPdd+0x48>

0000000000001188 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCFEPCfS1_>:
    1188:	stp	x29, x30, [sp, #-48]!
    118c:	mov	x29, sp
    1190:	stp	x19, x20, [sp, #16]
    1194:	stp	d8, d9, [sp, #32]
    1198:	mov	x20, x1
    119c:	fmov	s9, s0
    11a0:	fmov	s8, s1
    11a4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    11a8:	ldr	x0, [x0]
    11ac:	mrs	x1, tpidr_el0
    11b0:	ldr	x19, [x1, x0]
    11b4:	add	x1, x19, #0x208
    11b8:	ldr	x0, [x1]
    11bc:	tbz	x0, #63, 1214 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCFEPCfS1_+0x8c>
    11c0:	ldr	x0, [x19, #176]
    11c4:	add	x0, x0, #0x3
    11c8:	ldr	x1, [x19, #168]
    11cc:	cmp	x0, x1
    11d0:	b.hi	12a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCFEPCfS1_+0x118>  // b.pmore
    11d4:	ldr	x0, [x19, #176]
    11d8:	ldr	x2, [x19, #184]
    11dc:	add	x1, x2, x0, lsl #3
    11e0:	add	x3, x0, #0x3
    11e4:	str	x3, [x19, #176]
    11e8:	ldr	x3, [x20]
    11ec:	str	x3, [x2, x0, lsl #3]
    11f0:	mov	x0, #0x8                   	// #8
    11f4:	str	x0, [x1, #8]
    11f8:	str	x20, [x1, #16]
    11fc:	str	s9, [x20]
    1200:	str	s8, [x20, #4]
    1204:	ldp	x19, x20, [sp, #16]
    1208:	ldp	d8, d9, [sp, #32]
    120c:	ldp	x29, x30, [sp], #48
    1210:	ret
    1214:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    1218:	cmp	x0, x2
    121c:	b.cs	1270 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCFEPCfS1_+0xe8>  // b.hs, b.nlast
    1220:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1224:	add	x2, x2, #0x0
    1228:	add	x2, x2, #0x80
    122c:	ldr	x2, [x2]
    1230:	cmp	x0, x2
    1234:	b.ne	1280 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCFEPCfS1_+0xf8>  // b.any
    1238:	orr	x4, x2, #0x8000000000000000
    123c:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1240:	add	x0, x0, #0x0
    1244:	add	x0, x0, #0x80
    1248:	ldaxr	x3, [x0]
    124c:	cmp	x3, x2
    1250:	b.ne	125c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCFEPCfS1_+0xd4>  // b.any
    1254:	stxr	w5, x4, [x0]
    1258:	cbnz	w5, 1248 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCFEPCfS1_+0xc0>
    125c:	b.ne	1290 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCFEPCfS1_+0x108>  // b.any
    1260:	dmb	ish
    1264:	orr	x3, x3, #0x8000000000000000
    1268:	stlr	x3, [x1]
    126c:	b	11c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCFEPCfS1_+0x38>
    1270:	mov	w2, #0x0                   	// #0
    1274:	mov	w1, #0x9                   	// #9
    1278:	mov	x0, x19
    127c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1280:	mov	w2, #0x0                   	// #0
    1284:	mov	w1, #0x4                   	// #4
    1288:	mov	x0, x19
    128c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1290:	mov	w2, #0x0                   	// #0
    1294:	mov	w1, #0x2                   	// #2
    1298:	mov	x0, x19
    129c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    12a0:	mov	x1, #0x3                   	// #3
    12a4:	add	x0, x19, #0xa8
    12a8:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    12ac:	b	11d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCFEPCfS1_+0x4c>

00000000000012b0 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRFEPff>:
    12b0:	stp	x29, x30, [sp, #-48]!
    12b4:	mov	x29, sp
    12b8:	stp	x19, x20, [sp, #16]
    12bc:	str	d8, [sp, #32]
    12c0:	mov	x20, x1
    12c4:	fmov	s8, s0
    12c8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    12cc:	ldr	x0, [x0]
    12d0:	mrs	x1, tpidr_el0
    12d4:	ldr	x19, [x1, x0]
    12d8:	add	x1, x19, #0x208
    12dc:	ldr	x0, [x1]
    12e0:	tbz	x0, #63, 1338 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRFEPff+0x88>
    12e4:	ldr	x0, [x19, #176]
    12e8:	add	x0, x0, #0x3
    12ec:	ldr	x1, [x19, #168]
    12f0:	cmp	x0, x1
    12f4:	b.hi	13c4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRFEPff+0x114>  // b.pmore
    12f8:	ldr	x0, [x19, #176]
    12fc:	lsl	x2, x0, #3
    1300:	ldr	x3, [x19, #184]
    1304:	add	x1, x3, x2
    1308:	add	x0, x0, #0x3
    130c:	str	x0, [x19, #176]
    1310:	ldr	w0, [x20]
    1314:	str	w0, [x3, x2]
    1318:	mov	x0, #0x4                   	// #4
    131c:	str	x0, [x1, #8]
    1320:	str	x20, [x1, #16]
    1324:	str	s8, [x20]
    1328:	ldp	x19, x20, [sp, #16]
    132c:	ldr	d8, [sp, #32]
    1330:	ldp	x29, x30, [sp], #48
    1334:	ret
    1338:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    133c:	cmp	x0, x2
    1340:	b.cs	1394 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRFEPff+0xe4>  // b.hs, b.nlast
    1344:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1348:	add	x2, x2, #0x0
    134c:	add	x2, x2, #0x80
    1350:	ldr	x2, [x2]
    1354:	cmp	x0, x2
    1358:	b.ne	13a4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRFEPff+0xf4>  // b.any
    135c:	orr	x4, x2, #0x8000000000000000
    1360:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1364:	add	x0, x0, #0x0
    1368:	add	x0, x0, #0x80
    136c:	ldaxr	x3, [x0]
    1370:	cmp	x3, x2
    1374:	b.ne	1380 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRFEPff+0xd0>  // b.any
    1378:	stxr	w5, x4, [x0]
    137c:	cbnz	w5, 136c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRFEPff+0xbc>
    1380:	b.ne	13b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRFEPff+0x104>  // b.any
    1384:	dmb	ish
    1388:	orr	x3, x3, #0x8000000000000000
    138c:	stlr	x3, [x1]
    1390:	b	12e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRFEPff+0x34>
    1394:	mov	w2, #0x0                   	// #0
    1398:	mov	w1, #0x9                   	// #9
    139c:	mov	x0, x19
    13a0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    13a4:	mov	w2, #0x0                   	// #0
    13a8:	mov	w1, #0x4                   	// #4
    13ac:	mov	x0, x19
    13b0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    13b4:	mov	w2, #0x0                   	// #0
    13b8:	mov	w1, #0x2                   	// #2
    13bc:	mov	x0, x19
    13c0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    13c4:	mov	x1, #0x3                   	// #3
    13c8:	add	x0, x19, #0xa8
    13cc:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    13d0:	b	12f8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaRFEPff+0x48>

00000000000013d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaREEPee>:
    13d4:	stp	x29, x30, [sp, #-48]!
    13d8:	mov	x29, sp
    13dc:	stp	x19, x20, [sp, #16]
    13e0:	mov	x20, x1
    13e4:	str	q0, [sp, #32]
    13e8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    13ec:	ldr	x0, [x0]
    13f0:	mrs	x1, tpidr_el0
    13f4:	ldr	x19, [x1, x0]
    13f8:	add	x1, x19, #0x208
    13fc:	ldr	x0, [x1]
    1400:	tbz	x0, #63, 1454 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaREEPee+0x80>
    1404:	ldr	x0, [x19, #176]
    1408:	add	x0, x0, #0x4
    140c:	ldr	x1, [x19, #168]
    1410:	cmp	x0, x1
    1414:	b.hi	14e0 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaREEPee+0x10c>  // b.pmore
    1418:	ldr	x1, [x19, #176]
    141c:	ldr	x0, [x19, #184]
    1420:	add	x0, x0, x1, lsl #3
    1424:	add	x1, x1, #0x4
    1428:	str	x1, [x19, #176]
    142c:	ldp	x2, x3, [x20]
    1430:	stp	x2, x3, [x0]
    1434:	mov	x1, #0x10                  	// #16
    1438:	str	x1, [x0, #16]
    143c:	str	x20, [x0, #24]
    1440:	ldr	q0, [sp, #32]
    1444:	str	q0, [x20]
    1448:	ldp	x19, x20, [sp, #16]
    144c:	ldp	x29, x30, [sp], #48
    1450:	ret
    1454:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    1458:	cmp	x0, x2
    145c:	b.cs	14b0 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaREEPee+0xdc>  // b.hs, b.nlast
    1460:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1464:	add	x2, x2, #0x0
    1468:	add	x2, x2, #0x80
    146c:	ldr	x2, [x2]
    1470:	cmp	x0, x2
    1474:	b.ne	14c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaREEPee+0xec>  // b.any
    1478:	orr	x4, x2, #0x8000000000000000
    147c:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1480:	add	x0, x0, #0x0
    1484:	add	x0, x0, #0x80
    1488:	ldaxr	x3, [x0]
    148c:	cmp	x3, x2
    1490:	b.ne	149c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaREEPee+0xc8>  // b.any
    1494:	stxr	w5, x4, [x0]
    1498:	cbnz	w5, 1488 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaREEPee+0xb4>
    149c:	b.ne	14d0 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaREEPee+0xfc>  // b.any
    14a0:	dmb	ish
    14a4:	orr	x3, x3, #0x8000000000000000
    14a8:	stlr	x3, [x1]
    14ac:	b	1404 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaREEPee+0x30>
    14b0:	mov	w2, #0x0                   	// #0
    14b4:	mov	w1, #0x9                   	// #9
    14b8:	mov	x0, x19
    14bc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    14c0:	mov	w2, #0x0                   	// #0
    14c4:	mov	w1, #0x4                   	// #4
    14c8:	mov	x0, x19
    14cc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    14d0:	mov	w2, #0x0                   	// #0
    14d4:	mov	w1, #0x2                   	// #2
    14d8:	mov	x0, x19
    14dc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    14e0:	mov	x1, #0x4                   	// #4
    14e4:	add	x0, x19, #0xa8
    14e8:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    14ec:	b	1418 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_WaREEPee+0x44>

00000000000014f0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj>:
    14f0:	stp	x29, x30, [sp, #-48]!
    14f4:	mov	x29, sp
    14f8:	stp	x19, x20, [sp, #16]
    14fc:	str	x21, [sp, #32]
    1500:	mov	x20, x1
    1504:	mov	w21, w2
    1508:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    150c:	ldr	x0, [x0]
    1510:	mrs	x1, tpidr_el0
    1514:	ldr	x19, [x1, x0]
    1518:	add	x1, x19, #0x208
    151c:	ldr	x0, [x1]
    1520:	tbz	x0, #63, 1578 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0x88>
    1524:	ldr	x0, [x19, #176]
    1528:	add	x0, x0, #0x3
    152c:	ldr	x1, [x19, #168]
    1530:	cmp	x0, x1
    1534:	b.hi	1604 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0x114>  // b.pmore
    1538:	ldr	x0, [x19, #176]
    153c:	lsl	x2, x0, #3
    1540:	ldr	x3, [x19, #184]
    1544:	add	x1, x3, x2
    1548:	add	x0, x0, #0x3
    154c:	str	x0, [x19, #176]
    1550:	ldr	w0, [x20]
    1554:	str	w0, [x3, x2]
    1558:	mov	x0, #0x4                   	// #4
    155c:	str	x0, [x1, #8]
    1560:	str	x20, [x1, #16]
    1564:	str	w21, [x20]
    1568:	ldp	x19, x20, [sp, #16]
    156c:	ldr	x21, [sp, #32]
    1570:	ldp	x29, x30, [sp], #48
    1574:	ret
    1578:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    157c:	cmp	x0, x2
    1580:	b.cs	15d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0xe4>  // b.hs, b.nlast
    1584:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1588:	add	x2, x2, #0x0
    158c:	add	x2, x2, #0x80
    1590:	ldr	x2, [x2]
    1594:	cmp	x0, x2
    1598:	b.ne	15e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0xf4>  // b.any
    159c:	orr	x4, x2, #0x8000000000000000
    15a0:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    15a4:	add	x0, x0, #0x0
    15a8:	add	x0, x0, #0x80
    15ac:	ldaxr	x3, [x0]
    15b0:	cmp	x3, x2
    15b4:	b.ne	15c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0xd0>  // b.any
    15b8:	stxr	w5, x4, [x0]
    15bc:	cbnz	w5, 15ac <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0xbc>
    15c0:	b.ne	15f4 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0x104>  // b.any
    15c4:	dmb	ish
    15c8:	orr	x3, x3, #0x8000000000000000
    15cc:	stlr	x3, [x1]
    15d0:	b	1524 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0x34>
    15d4:	mov	w2, #0x0                   	// #0
    15d8:	mov	w1, #0x9                   	// #9
    15dc:	mov	x0, x19
    15e0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    15e4:	mov	w2, #0x0                   	// #0
    15e8:	mov	w1, #0x4                   	// #4
    15ec:	mov	x0, x19
    15f0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    15f4:	mov	w2, #0x0                   	// #0
    15f8:	mov	w1, #0x2                   	// #2
    15fc:	mov	x0, x19
    1600:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1604:	mov	x1, #0x3                   	// #3
    1608:	add	x0, x19, #0xa8
    160c:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1610:	b	1538 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WU4EPjj+0x48>

0000000000001614 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCEEPCeS1_>:
    1614:	stp	x29, x30, [sp, #-64]!
    1618:	mov	x29, sp
    161c:	stp	x19, x20, [sp, #16]
    1620:	mov	x20, x1
    1624:	str	q0, [sp, #32]
    1628:	str	q1, [sp, #48]
    162c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1630:	ldr	x0, [x0]
    1634:	mrs	x1, tpidr_el0
    1638:	ldr	x19, [x1, x0]
    163c:	add	x1, x19, #0x208
    1640:	ldr	x0, [x1]
    1644:	tbz	x0, #63, 16a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCEEPCeS1_+0x94>
    1648:	ldr	x0, [x19, #176]
    164c:	add	x0, x0, #0x6
    1650:	ldr	x1, [x19, #168]
    1654:	cmp	x0, x1
    1658:	b.hi	1734 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCEEPCeS1_+0x120>  // b.pmore
    165c:	ldr	x1, [x19, #176]
    1660:	ldr	x0, [x19, #184]
    1664:	add	x0, x0, x1, lsl #3
    1668:	add	x1, x1, #0x6
    166c:	str	x1, [x19, #176]
    1670:	ldp	x2, x3, [x20]
    1674:	stp	x2, x3, [x0]
    1678:	ldp	x2, x3, [x20, #16]
    167c:	stp	x2, x3, [x0, #16]
    1680:	mov	x1, #0x20                  	// #32
    1684:	str	x1, [x0, #32]
    1688:	str	x20, [x0, #40]
    168c:	ldr	q0, [sp, #32]
    1690:	str	q0, [x20]
    1694:	ldr	q0, [sp, #48]
    1698:	str	q0, [x20, #16]
    169c:	ldp	x19, x20, [sp, #16]
    16a0:	ldp	x29, x30, [sp], #64
    16a4:	ret
    16a8:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    16ac:	cmp	x0, x2
    16b0:	b.cs	1704 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCEEPCeS1_+0xf0>  // b.hs, b.nlast
    16b4:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    16b8:	add	x2, x2, #0x0
    16bc:	add	x2, x2, #0x80
    16c0:	ldr	x2, [x2]
    16c4:	cmp	x0, x2
    16c8:	b.ne	1714 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCEEPCeS1_+0x100>  // b.any
    16cc:	orr	x4, x2, #0x8000000000000000
    16d0:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    16d4:	add	x0, x0, #0x0
    16d8:	add	x0, x0, #0x80
    16dc:	ldaxr	x3, [x0]
    16e0:	cmp	x3, x2
    16e4:	b.ne	16f0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCEEPCeS1_+0xdc>  // b.any
    16e8:	stxr	w5, x4, [x0]
    16ec:	cbnz	w5, 16dc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCEEPCeS1_+0xc8>
    16f0:	b.ne	1724 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCEEPCeS1_+0x110>  // b.any
    16f4:	dmb	ish
    16f8:	orr	x3, x3, #0x8000000000000000
    16fc:	stlr	x3, [x1]
    1700:	b	1648 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCEEPCeS1_+0x34>
    1704:	mov	w2, #0x0                   	// #0
    1708:	mov	w1, #0x9                   	// #9
    170c:	mov	x0, x19
    1710:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1714:	mov	w2, #0x0                   	// #0
    1718:	mov	w1, #0x4                   	// #4
    171c:	mov	x0, x19
    1720:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1724:	mov	w2, #0x0                   	// #0
    1728:	mov	w1, #0x2                   	// #2
    172c:	mov	x0, x19
    1730:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1734:	mov	x1, #0x6                   	// #6
    1738:	add	x0, x19, #0xa8
    173c:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1740:	b	165c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_WaRCEEPCeS1_+0x48>

0000000000001744 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_>:
    1744:	stp	x29, x30, [sp, #-64]!
    1748:	mov	x29, sp
    174c:	stp	x19, x20, [sp, #16]
    1750:	mov	x20, x1
    1754:	str	q0, [sp, #32]
    1758:	str	q1, [sp, #48]
    175c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1760:	ldr	x0, [x0]
    1764:	mrs	x1, tpidr_el0
    1768:	ldr	x19, [x1, x0]
    176c:	add	x1, x19, #0x208
    1770:	ldr	x0, [x1]
    1774:	tbz	x0, #63, 17d8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0x94>
    1778:	ldr	x0, [x19, #176]
    177c:	add	x0, x0, #0x6
    1780:	ldr	x1, [x19, #168]
    1784:	cmp	x0, x1
    1788:	b.hi	1864 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0x120>  // b.pmore
    178c:	ldr	x1, [x19, #176]
    1790:	ldr	x0, [x19, #184]
    1794:	add	x0, x0, x1, lsl #3
    1798:	add	x1, x1, #0x6
    179c:	str	x1, [x19, #176]
    17a0:	ldp	x2, x3, [x20]
    17a4:	stp	x2, x3, [x0]
    17a8:	ldp	x2, x3, [x20, #16]
    17ac:	stp	x2, x3, [x0, #16]
    17b0:	mov	x1, #0x20                  	// #32
    17b4:	str	x1, [x0, #32]
    17b8:	str	x20, [x0, #40]
    17bc:	ldr	q0, [sp, #32]
    17c0:	str	q0, [x20]
    17c4:	ldr	q0, [sp, #48]
    17c8:	str	q0, [x20, #16]
    17cc:	ldp	x19, x20, [sp, #16]
    17d0:	ldp	x29, x30, [sp], #64
    17d4:	ret
    17d8:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    17dc:	cmp	x0, x2
    17e0:	b.cs	1834 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0xf0>  // b.hs, b.nlast
    17e4:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    17e8:	add	x2, x2, #0x0
    17ec:	add	x2, x2, #0x80
    17f0:	ldr	x2, [x2]
    17f4:	cmp	x0, x2
    17f8:	b.ne	1844 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0x100>  // b.any
    17fc:	orr	x4, x2, #0x8000000000000000
    1800:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1804:	add	x0, x0, #0x0
    1808:	add	x0, x0, #0x80
    180c:	ldaxr	x3, [x0]
    1810:	cmp	x3, x2
    1814:	b.ne	1820 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0xdc>  // b.any
    1818:	stxr	w5, x4, [x0]
    181c:	cbnz	w5, 180c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0xc8>
    1820:	b.ne	1854 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0x110>  // b.any
    1824:	dmb	ish
    1828:	orr	x3, x3, #0x8000000000000000
    182c:	stlr	x3, [x1]
    1830:	b	1778 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0x34>
    1834:	mov	w2, #0x0                   	// #0
    1838:	mov	w1, #0x9                   	// #9
    183c:	mov	x0, x19
    1840:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1844:	mov	w2, #0x0                   	// #0
    1848:	mov	w1, #0x4                   	// #4
    184c:	mov	x0, x19
    1850:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1854:	mov	w2, #0x0                   	// #0
    1858:	mov	w1, #0x2                   	// #2
    185c:	mov	x0, x19
    1860:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1864:	mov	x1, #0x6                   	// #6
    1868:	add	x0, x19, #0xa8
    186c:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1870:	b	178c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_WCEEPCeS1_+0x48>

0000000000001874 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_RFEPKf>:
    1874:	ldr	s0, [x1]
    1878:	dmb	ishld
    187c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1880:	ldr	x0, [x0]
    1884:	mrs	x1, tpidr_el0
    1888:	ldr	x0, [x1, x0]
    188c:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1890:	add	x1, x1, #0x0
    1894:	add	x1, x1, #0x80
    1898:	ldr	x2, [x1]
    189c:	add	x1, x0, #0x208
    18a0:	ldr	x1, [x1]
    18a4:	cmp	x2, x1
    18a8:	b.ne	18b0 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_RFEPKf+0x3c>  // b.any
    18ac:	ret
    18b0:	stp	x29, x30, [sp, #-16]!
    18b4:	mov	x29, sp
    18b8:	mov	w2, #0x0                   	// #0
    18bc:	mov	w1, #0x3                   	// #3
    18c0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000018c4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaRDEPKd>:
    18c4:	ldr	d0, [x1]
    18c8:	dmb	ishld
    18cc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    18d0:	ldr	x0, [x0]
    18d4:	mrs	x1, tpidr_el0
    18d8:	ldr	x0, [x1, x0]
    18dc:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    18e0:	add	x1, x1, #0x0
    18e4:	add	x1, x1, #0x80
    18e8:	ldr	x2, [x1]
    18ec:	add	x1, x0, #0x208
    18f0:	ldr	x1, [x1]
    18f4:	cmp	x2, x1
    18f8:	b.ne	1900 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaRDEPKd+0x3c>  // b.any
    18fc:	ret
    1900:	stp	x29, x30, [sp, #-16]!
    1904:	mov	x29, sp
    1908:	mov	w2, #0x0                   	// #0
    190c:	mov	w1, #0x3                   	// #3
    1910:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001914 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt>:
    1914:	stp	x29, x30, [sp, #-32]!
    1918:	mov	x29, sp
    191c:	stp	x19, x20, [sp, #16]
    1920:	mov	x20, x1
    1924:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1928:	ldr	x0, [x0]
    192c:	mrs	x1, tpidr_el0
    1930:	ldr	x19, [x1, x0]
    1934:	add	x1, x19, #0x208
    1938:	ldr	x0, [x1]
    193c:	tbz	x0, #63, 1990 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0x7c>
    1940:	ldr	x0, [x19, #176]
    1944:	add	x0, x0, #0x3
    1948:	ldr	x1, [x19, #168]
    194c:	cmp	x0, x1
    1950:	b.hi	1a1c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0x108>  // b.pmore
    1954:	ldr	x1, [x19, #176]
    1958:	lsl	x3, x1, #3
    195c:	ldr	x4, [x19, #184]
    1960:	add	x2, x4, x3
    1964:	add	x1, x1, #0x3
    1968:	str	x1, [x19, #176]
    196c:	ldrh	w0, [x20]
    1970:	strh	w0, [x4, x3]
    1974:	mov	x0, #0x2                   	// #2
    1978:	str	x0, [x2, #8]
    197c:	str	x20, [x2, #16]
    1980:	ldrh	w0, [x20]
    1984:	ldp	x19, x20, [sp, #16]
    1988:	ldp	x29, x30, [sp], #32
    198c:	ret
    1990:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    1994:	cmp	x0, x2
    1998:	b.cs	19ec <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0xd8>  // b.hs, b.nlast
    199c:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    19a0:	add	x2, x2, #0x0
    19a4:	add	x2, x2, #0x80
    19a8:	ldr	x3, [x2]
    19ac:	cmp	x0, x3
    19b0:	b.ne	19fc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0xe8>  // b.any
    19b4:	orr	x4, x3, #0x8000000000000000
    19b8:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    19bc:	add	x0, x0, #0x0
    19c0:	add	x0, x0, #0x80
    19c4:	ldaxr	x2, [x0]
    19c8:	cmp	x2, x3
    19cc:	b.ne	19d8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0xc4>  // b.any
    19d0:	stxr	w5, x4, [x0]
    19d4:	cbnz	w5, 19c4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0xb0>
    19d8:	b.ne	1a0c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0xf8>  // b.any
    19dc:	dmb	ish
    19e0:	orr	x0, x2, #0x8000000000000000
    19e4:	stlr	x0, [x1]
    19e8:	b	1940 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0x2c>
    19ec:	mov	w2, #0x0                   	// #0
    19f0:	mov	w1, #0x9                   	// #9
    19f4:	mov	x0, x19
    19f8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    19fc:	mov	w2, #0x0                   	// #0
    1a00:	mov	w1, #0x4                   	// #4
    1a04:	mov	x0, x19
    1a08:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1a0c:	mov	w2, #0x0                   	// #0
    1a10:	mov	w1, #0x2                   	// #2
    1a14:	mov	x0, x19
    1a18:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1a1c:	mov	x1, #0x3                   	// #3
    1a20:	add	x0, x19, #0xa8
    1a24:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1a28:	b	1954 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU2EPKt+0x40>

0000000000001a2c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCFEPKCf>:
    1a2c:	ldr	s0, [x1]
    1a30:	ldr	s1, [x1, #4]
    1a34:	dmb	ishld
    1a38:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1a3c:	ldr	x0, [x0]
    1a40:	mrs	x1, tpidr_el0
    1a44:	ldr	x0, [x1, x0]
    1a48:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1a4c:	add	x1, x1, #0x0
    1a50:	add	x1, x1, #0x80
    1a54:	ldr	x2, [x1]
    1a58:	add	x1, x0, #0x208
    1a5c:	ldr	x1, [x1]
    1a60:	cmp	x2, x1
    1a64:	b.ne	1a6c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCFEPKCf+0x40>  // b.any
    1a68:	ret
    1a6c:	stp	x29, x30, [sp, #-16]!
    1a70:	mov	x29, sp
    1a74:	mov	w2, #0x0                   	// #0
    1a78:	mov	w1, #0x3                   	// #3
    1a7c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001a80 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU1EPKh>:
    1a80:	ldrb	w0, [x1]
    1a84:	dmb	ishld
    1a88:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1a8c:	ldr	x1, [x1]
    1a90:	mrs	x2, tpidr_el0
    1a94:	ldr	x3, [x2, x1]
    1a98:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1a9c:	add	x1, x1, #0x0
    1aa0:	add	x1, x1, #0x80
    1aa4:	ldr	x2, [x1]
    1aa8:	add	x1, x3, #0x208
    1aac:	ldr	x1, [x1]
    1ab0:	cmp	x2, x1
    1ab4:	b.ne	1abc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU1EPKh+0x3c>  // b.any
    1ab8:	ret
    1abc:	stp	x29, x30, [sp, #-16]!
    1ac0:	mov	x29, sp
    1ac4:	mov	w2, #0x0                   	// #0
    1ac8:	mov	w1, #0x3                   	// #3
    1acc:	mov	x0, x3
    1ad0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001ad4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm>:
    1ad4:	stp	x29, x30, [sp, #-32]!
    1ad8:	mov	x29, sp
    1adc:	stp	x19, x20, [sp, #16]
    1ae0:	mov	x20, x1
    1ae4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1ae8:	ldr	x0, [x0]
    1aec:	mrs	x1, tpidr_el0
    1af0:	ldr	x19, [x1, x0]
    1af4:	add	x1, x19, #0x208
    1af8:	ldr	x0, [x1]
    1afc:	tbz	x0, #63, 1b4c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0x78>
    1b00:	ldr	x0, [x19, #176]
    1b04:	add	x0, x0, #0x3
    1b08:	ldr	x1, [x19, #168]
    1b0c:	cmp	x0, x1
    1b10:	b.hi	1bd8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0x104>  // b.pmore
    1b14:	ldr	x1, [x19, #176]
    1b18:	ldr	x3, [x19, #184]
    1b1c:	add	x2, x3, x1, lsl #3
    1b20:	add	x4, x1, #0x3
    1b24:	str	x4, [x19, #176]
    1b28:	ldr	x0, [x20]
    1b2c:	str	x0, [x3, x1, lsl #3]
    1b30:	mov	x0, #0x8                   	// #8
    1b34:	str	x0, [x2, #8]
    1b38:	str	x20, [x2, #16]
    1b3c:	ldr	x0, [x20]
    1b40:	ldp	x19, x20, [sp, #16]
    1b44:	ldp	x29, x30, [sp], #32
    1b48:	ret
    1b4c:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    1b50:	cmp	x0, x2
    1b54:	b.cs	1ba8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0xd4>  // b.hs, b.nlast
    1b58:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1b5c:	add	x2, x2, #0x0
    1b60:	add	x2, x2, #0x80
    1b64:	ldr	x3, [x2]
    1b68:	cmp	x0, x3
    1b6c:	b.ne	1bb8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0xe4>  // b.any
    1b70:	orr	x4, x3, #0x8000000000000000
    1b74:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1b78:	add	x0, x0, #0x0
    1b7c:	add	x0, x0, #0x80
    1b80:	ldaxr	x2, [x0]
    1b84:	cmp	x2, x3
    1b88:	b.ne	1b94 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0xc0>  // b.any
    1b8c:	stxr	w5, x4, [x0]
    1b90:	cbnz	w5, 1b80 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0xac>
    1b94:	b.ne	1bc8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0xf4>  // b.any
    1b98:	dmb	ish
    1b9c:	orr	x0, x2, #0x8000000000000000
    1ba0:	stlr	x0, [x1]
    1ba4:	b	1b00 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0x2c>
    1ba8:	mov	w2, #0x0                   	// #0
    1bac:	mov	w1, #0x9                   	// #9
    1bb0:	mov	x0, x19
    1bb4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1bb8:	mov	w2, #0x0                   	// #0
    1bbc:	mov	w1, #0x4                   	// #4
    1bc0:	mov	x0, x19
    1bc4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1bc8:	mov	w2, #0x0                   	// #0
    1bcc:	mov	w1, #0x2                   	// #2
    1bd0:	mov	x0, x19
    1bd4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1bd8:	mov	x1, #0x3                   	// #3
    1bdc:	add	x0, x19, #0xa8
    1be0:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1be4:	b	1b14 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU8EPKm+0x40>

0000000000001be8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaRFEPKf>:
    1be8:	ldr	s0, [x1]
    1bec:	dmb	ishld
    1bf0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1bf4:	ldr	x0, [x0]
    1bf8:	mrs	x1, tpidr_el0
    1bfc:	ldr	x0, [x1, x0]
    1c00:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1c04:	add	x1, x1, #0x0
    1c08:	add	x1, x1, #0x80
    1c0c:	ldr	x2, [x1]
    1c10:	add	x1, x0, #0x208
    1c14:	ldr	x1, [x1]
    1c18:	cmp	x2, x1
    1c1c:	b.ne	1c24 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaRFEPKf+0x3c>  // b.any
    1c20:	ret
    1c24:	stp	x29, x30, [sp, #-16]!
    1c28:	mov	x29, sp
    1c2c:	mov	w2, #0x0                   	// #0
    1c30:	mov	w1, #0x3                   	// #3
    1c34:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001c38 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaWFEPKf>:
    1c38:	ldr	s0, [x1]
    1c3c:	ret

0000000000001c40 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCDEPKCd>:
    1c40:	ldr	d0, [x1]
    1c44:	ldr	d1, [x1, #8]
    1c48:	dmb	ishld
    1c4c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1c50:	ldr	x0, [x0]
    1c54:	mrs	x1, tpidr_el0
    1c58:	ldr	x0, [x1, x0]
    1c5c:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1c60:	add	x1, x1, #0x0
    1c64:	add	x1, x1, #0x80
    1c68:	ldr	x2, [x1]
    1c6c:	add	x1, x0, #0x208
    1c70:	ldr	x1, [x1]
    1c74:	cmp	x2, x1
    1c78:	b.ne	1c80 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCDEPKCd+0x40>  // b.any
    1c7c:	ret
    1c80:	stp	x29, x30, [sp, #-16]!
    1c84:	mov	x29, sp
    1c88:	mov	w2, #0x0                   	// #0
    1c8c:	mov	w1, #0x3                   	// #3
    1c90:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001c94 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf>:
    1c94:	stp	x29, x30, [sp, #-32]!
    1c98:	mov	x29, sp
    1c9c:	stp	x19, x20, [sp, #16]
    1ca0:	mov	x20, x1
    1ca4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1ca8:	ldr	x0, [x0]
    1cac:	mrs	x1, tpidr_el0
    1cb0:	ldr	x19, [x1, x0]
    1cb4:	add	x1, x19, #0x208
    1cb8:	ldr	x0, [x1]
    1cbc:	tbz	x0, #63, 1d10 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0x7c>
    1cc0:	ldr	x0, [x19, #176]
    1cc4:	add	x0, x0, #0x3
    1cc8:	ldr	x1, [x19, #168]
    1ccc:	cmp	x0, x1
    1cd0:	b.hi	1d9c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0x108>  // b.pmore
    1cd4:	ldr	x1, [x19, #176]
    1cd8:	lsl	x3, x1, #3
    1cdc:	ldr	x4, [x19, #184]
    1ce0:	add	x2, x4, x3
    1ce4:	add	x1, x1, #0x3
    1ce8:	str	x1, [x19, #176]
    1cec:	ldr	w0, [x20]
    1cf0:	str	w0, [x4, x3]
    1cf4:	mov	x0, #0x4                   	// #4
    1cf8:	str	x0, [x2, #8]
    1cfc:	str	x20, [x2, #16]
    1d00:	ldr	s0, [x20]
    1d04:	ldp	x19, x20, [sp, #16]
    1d08:	ldp	x29, x30, [sp], #32
    1d0c:	ret
    1d10:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    1d14:	cmp	x0, x2
    1d18:	b.cs	1d6c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0xd8>  // b.hs, b.nlast
    1d1c:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1d20:	add	x2, x2, #0x0
    1d24:	add	x2, x2, #0x80
    1d28:	ldr	x3, [x2]
    1d2c:	cmp	x0, x3
    1d30:	b.ne	1d7c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0xe8>  // b.any
    1d34:	orr	x4, x3, #0x8000000000000000
    1d38:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1d3c:	add	x0, x0, #0x0
    1d40:	add	x0, x0, #0x80
    1d44:	ldaxr	x2, [x0]
    1d48:	cmp	x2, x3
    1d4c:	b.ne	1d58 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0xc4>  // b.any
    1d50:	stxr	w5, x4, [x0]
    1d54:	cbnz	w5, 1d44 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0xb0>
    1d58:	b.ne	1d8c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0xf8>  // b.any
    1d5c:	dmb	ish
    1d60:	orr	x0, x2, #0x8000000000000000
    1d64:	stlr	x0, [x1]
    1d68:	b	1cc0 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0x2c>
    1d6c:	mov	w2, #0x0                   	// #0
    1d70:	mov	w1, #0x9                   	// #9
    1d74:	mov	x0, x19
    1d78:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1d7c:	mov	w2, #0x0                   	// #0
    1d80:	mov	w1, #0x4                   	// #4
    1d84:	mov	x0, x19
    1d88:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1d8c:	mov	w2, #0x0                   	// #0
    1d90:	mov	w1, #0x2                   	// #2
    1d94:	mov	x0, x19
    1d98:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1d9c:	mov	x1, #0x3                   	// #3
    1da0:	add	x0, x19, #0xa8
    1da4:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1da8:	b	1cd4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWFEPKf+0x40>

0000000000001dac <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCDEPKCd>:
    1dac:	ldr	d0, [x1]
    1db0:	ldr	d1, [x1, #8]
    1db4:	dmb	ishld
    1db8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1dbc:	ldr	x0, [x0]
    1dc0:	mrs	x1, tpidr_el0
    1dc4:	ldr	x0, [x1, x0]
    1dc8:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1dcc:	add	x1, x1, #0x0
    1dd0:	add	x1, x1, #0x80
    1dd4:	ldr	x2, [x1]
    1dd8:	add	x1, x0, #0x208
    1ddc:	ldr	x1, [x1]
    1de0:	cmp	x2, x1
    1de4:	b.ne	1dec <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCDEPKCd+0x40>  // b.any
    1de8:	ret
    1dec:	stp	x29, x30, [sp, #-16]!
    1df0:	mov	x29, sp
    1df4:	mov	w2, #0x0                   	// #0
    1df8:	mov	w1, #0x3                   	// #3
    1dfc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001e00 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf>:
    1e00:	stp	x29, x30, [sp, #-32]!
    1e04:	mov	x29, sp
    1e08:	stp	x19, x20, [sp, #16]
    1e0c:	mov	x20, x1
    1e10:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1e14:	ldr	x0, [x0]
    1e18:	mrs	x1, tpidr_el0
    1e1c:	ldr	x19, [x1, x0]
    1e20:	add	x1, x19, #0x208
    1e24:	ldr	x0, [x1]
    1e28:	tbz	x0, #63, 1e7c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0x7c>
    1e2c:	ldr	x0, [x19, #176]
    1e30:	add	x0, x0, #0x3
    1e34:	ldr	x1, [x19, #168]
    1e38:	cmp	x0, x1
    1e3c:	b.hi	1f08 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0x108>  // b.pmore
    1e40:	ldr	x1, [x19, #176]
    1e44:	ldr	x3, [x19, #184]
    1e48:	add	x2, x3, x1, lsl #3
    1e4c:	add	x4, x1, #0x3
    1e50:	str	x4, [x19, #176]
    1e54:	ldr	x0, [x20]
    1e58:	str	x0, [x3, x1, lsl #3]
    1e5c:	mov	x0, #0x8                   	// #8
    1e60:	str	x0, [x2, #8]
    1e64:	str	x20, [x2, #16]
    1e68:	ldr	s0, [x20]
    1e6c:	ldr	s1, [x20, #4]
    1e70:	ldp	x19, x20, [sp, #16]
    1e74:	ldp	x29, x30, [sp], #32
    1e78:	ret
    1e7c:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    1e80:	cmp	x0, x2
    1e84:	b.cs	1ed8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0xd8>  // b.hs, b.nlast
    1e88:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1e8c:	add	x2, x2, #0x0
    1e90:	add	x2, x2, #0x80
    1e94:	ldr	x3, [x2]
    1e98:	cmp	x0, x3
    1e9c:	b.ne	1ee8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0xe8>  // b.any
    1ea0:	orr	x4, x3, #0x8000000000000000
    1ea4:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1ea8:	add	x0, x0, #0x0
    1eac:	add	x0, x0, #0x80
    1eb0:	ldaxr	x2, [x0]
    1eb4:	cmp	x2, x3
    1eb8:	b.ne	1ec4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0xc4>  // b.any
    1ebc:	stxr	w5, x4, [x0]
    1ec0:	cbnz	w5, 1eb0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0xb0>
    1ec4:	b.ne	1ef8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0xf8>  // b.any
    1ec8:	dmb	ish
    1ecc:	orr	x0, x2, #0x8000000000000000
    1ed0:	stlr	x0, [x1]
    1ed4:	b	1e2c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0x2c>
    1ed8:	mov	w2, #0x0                   	// #0
    1edc:	mov	w1, #0x9                   	// #9
    1ee0:	mov	x0, x19
    1ee4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1ee8:	mov	w2, #0x0                   	// #0
    1eec:	mov	w1, #0x4                   	// #4
    1ef0:	mov	x0, x19
    1ef4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1ef8:	mov	w2, #0x0                   	// #0
    1efc:	mov	w1, #0x2                   	// #2
    1f00:	mov	x0, x19
    1f04:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1f08:	mov	x1, #0x3                   	// #3
    1f0c:	add	x0, x19, #0xa8
    1f10:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1f14:	b	1e40 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCFEPKCf+0x40>

0000000000001f18 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaWEEPKe>:
    1f18:	ldr	q0, [x1]
    1f1c:	ret

0000000000001f20 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh>:
    1f20:	stp	x29, x30, [sp, #-32]!
    1f24:	mov	x29, sp
    1f28:	stp	x19, x20, [sp, #16]
    1f2c:	mov	x20, x1
    1f30:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1f34:	ldr	x0, [x0]
    1f38:	mrs	x1, tpidr_el0
    1f3c:	ldr	x19, [x1, x0]
    1f40:	add	x1, x19, #0x208
    1f44:	ldr	x0, [x1]
    1f48:	tbz	x0, #63, 1f9c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0x7c>
    1f4c:	ldr	x0, [x19, #176]
    1f50:	add	x0, x0, #0x3
    1f54:	ldr	x1, [x19, #168]
    1f58:	cmp	x0, x1
    1f5c:	b.hi	2028 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0x108>  // b.pmore
    1f60:	ldr	x1, [x19, #176]
    1f64:	lsl	x3, x1, #3
    1f68:	ldr	x4, [x19, #184]
    1f6c:	add	x2, x4, x3
    1f70:	add	x1, x1, #0x3
    1f74:	str	x1, [x19, #176]
    1f78:	ldrb	w0, [x20]
    1f7c:	strb	w0, [x4, x3]
    1f80:	mov	x0, #0x1                   	// #1
    1f84:	str	x0, [x2, #8]
    1f88:	str	x20, [x2, #16]
    1f8c:	ldrb	w0, [x20]
    1f90:	ldp	x19, x20, [sp, #16]
    1f94:	ldp	x29, x30, [sp], #32
    1f98:	ret
    1f9c:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    1fa0:	cmp	x0, x2
    1fa4:	b.cs	1ff8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0xd8>  // b.hs, b.nlast
    1fa8:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1fac:	add	x2, x2, #0x0
    1fb0:	add	x2, x2, #0x80
    1fb4:	ldr	x3, [x2]
    1fb8:	cmp	x0, x3
    1fbc:	b.ne	2008 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0xe8>  // b.any
    1fc0:	orr	x4, x3, #0x8000000000000000
    1fc4:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    1fc8:	add	x0, x0, #0x0
    1fcc:	add	x0, x0, #0x80
    1fd0:	ldaxr	x2, [x0]
    1fd4:	cmp	x2, x3
    1fd8:	b.ne	1fe4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0xc4>  // b.any
    1fdc:	stxr	w5, x4, [x0]
    1fe0:	cbnz	w5, 1fd0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0xb0>
    1fe4:	b.ne	2018 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0xf8>  // b.any
    1fe8:	dmb	ish
    1fec:	orr	x0, x2, #0x8000000000000000
    1ff0:	stlr	x0, [x1]
    1ff4:	b	1f4c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0x2c>
    1ff8:	mov	w2, #0x0                   	// #0
    1ffc:	mov	w1, #0x9                   	// #9
    2000:	mov	x0, x19
    2004:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2008:	mov	w2, #0x0                   	// #0
    200c:	mov	w1, #0x4                   	// #4
    2010:	mov	x0, x19
    2014:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2018:	mov	w2, #0x0                   	// #0
    201c:	mov	w1, #0x2                   	// #2
    2020:	mov	x0, x19
    2024:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2028:	mov	x1, #0x3                   	// #3
    202c:	add	x0, x19, #0xa8
    2030:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2034:	b	1f60 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU1EPKh+0x40>

0000000000002038 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd>:
    2038:	stp	x29, x30, [sp, #-32]!
    203c:	mov	x29, sp
    2040:	stp	x19, x20, [sp, #16]
    2044:	mov	x20, x1
    2048:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    204c:	ldr	x0, [x0]
    2050:	mrs	x1, tpidr_el0
    2054:	ldr	x19, [x1, x0]
    2058:	add	x1, x19, #0x208
    205c:	ldr	x0, [x1]
    2060:	tbz	x0, #63, 20b0 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0x78>
    2064:	ldr	x0, [x19, #176]
    2068:	add	x0, x0, #0x3
    206c:	ldr	x1, [x19, #168]
    2070:	cmp	x0, x1
    2074:	b.hi	213c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0x104>  // b.pmore
    2078:	ldr	x1, [x19, #176]
    207c:	ldr	x3, [x19, #184]
    2080:	add	x2, x3, x1, lsl #3
    2084:	add	x4, x1, #0x3
    2088:	str	x4, [x19, #176]
    208c:	ldr	x0, [x20]
    2090:	str	x0, [x3, x1, lsl #3]
    2094:	mov	x0, #0x8                   	// #8
    2098:	str	x0, [x2, #8]
    209c:	str	x20, [x2, #16]
    20a0:	ldr	d0, [x20]
    20a4:	ldp	x19, x20, [sp, #16]
    20a8:	ldp	x29, x30, [sp], #32
    20ac:	ret
    20b0:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    20b4:	cmp	x0, x2
    20b8:	b.cs	210c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0xd4>  // b.hs, b.nlast
    20bc:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    20c0:	add	x2, x2, #0x0
    20c4:	add	x2, x2, #0x80
    20c8:	ldr	x3, [x2]
    20cc:	cmp	x0, x3
    20d0:	b.ne	211c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0xe4>  // b.any
    20d4:	orr	x4, x3, #0x8000000000000000
    20d8:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    20dc:	add	x0, x0, #0x0
    20e0:	add	x0, x0, #0x80
    20e4:	ldaxr	x2, [x0]
    20e8:	cmp	x2, x3
    20ec:	b.ne	20f8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0xc0>  // b.any
    20f0:	stxr	w5, x4, [x0]
    20f4:	cbnz	w5, 20e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0xac>
    20f8:	b.ne	212c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0xf4>  // b.any
    20fc:	dmb	ish
    2100:	orr	x0, x2, #0x8000000000000000
    2104:	stlr	x0, [x1]
    2108:	b	2064 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0x2c>
    210c:	mov	w2, #0x0                   	// #0
    2110:	mov	w1, #0x9                   	// #9
    2114:	mov	x0, x19
    2118:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    211c:	mov	w2, #0x0                   	// #0
    2120:	mov	w1, #0x4                   	// #4
    2124:	mov	x0, x19
    2128:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    212c:	mov	w2, #0x0                   	// #0
    2130:	mov	w1, #0x2                   	// #2
    2134:	mov	x0, x19
    2138:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    213c:	mov	x1, #0x3                   	// #3
    2140:	add	x0, x19, #0xa8
    2144:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2148:	b	2078 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWDEPKd+0x40>

000000000000214c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU2EPKt>:
    214c:	ldrh	w0, [x1]
    2150:	ret

0000000000002154 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU2EPKt>:
    2154:	ldrh	w0, [x1]
    2158:	dmb	ishld
    215c:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2160:	ldr	x1, [x1]
    2164:	mrs	x2, tpidr_el0
    2168:	ldr	x3, [x2, x1]
    216c:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2170:	add	x1, x1, #0x0
    2174:	add	x1, x1, #0x80
    2178:	ldr	x2, [x1]
    217c:	add	x1, x3, #0x208
    2180:	ldr	x1, [x1]
    2184:	cmp	x2, x1
    2188:	b.ne	2190 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU2EPKt+0x3c>  // b.any
    218c:	ret
    2190:	stp	x29, x30, [sp, #-16]!
    2194:	mov	x29, sp
    2198:	mov	w2, #0x0                   	// #0
    219c:	mov	w1, #0x3                   	// #3
    21a0:	mov	x0, x3
    21a4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000021a8 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_RDEPKd>:
    21a8:	ldr	d0, [x1]
    21ac:	dmb	ishld
    21b0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    21b4:	ldr	x0, [x0]
    21b8:	mrs	x1, tpidr_el0
    21bc:	ldr	x0, [x1, x0]
    21c0:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    21c4:	add	x1, x1, #0x0
    21c8:	add	x1, x1, #0x80
    21cc:	ldr	x2, [x1]
    21d0:	add	x1, x0, #0x208
    21d4:	ldr	x1, [x1]
    21d8:	cmp	x2, x1
    21dc:	b.ne	21e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_RDEPKd+0x3c>  // b.any
    21e0:	ret
    21e4:	stp	x29, x30, [sp, #-16]!
    21e8:	mov	x29, sp
    21ec:	mov	w2, #0x0                   	// #0
    21f0:	mov	w1, #0x3                   	// #3
    21f4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000021f8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaWDEPKd>:
    21f8:	ldr	d0, [x1]
    21fc:	ret

0000000000002200 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU4EPKj>:
    2200:	ldr	w0, [x1]
    2204:	dmb	ishld
    2208:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
    220c:	ldr	x1, [x1]
    2210:	mrs	x2, tpidr_el0
    2214:	ldr	x3, [x2, x1]
    2218:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    221c:	add	x1, x1, #0x0
    2220:	add	x1, x1, #0x80
    2224:	ldr	x2, [x1]
    2228:	add	x1, x3, #0x208
    222c:	ldr	x1, [x1]
    2230:	cmp	x2, x1
    2234:	b.ne	223c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU4EPKj+0x3c>  // b.any
    2238:	ret
    223c:	stp	x29, x30, [sp, #-16]!
    2240:	mov	x29, sp
    2244:	mov	w2, #0x0                   	// #0
    2248:	mov	w1, #0x3                   	// #3
    224c:	mov	x0, x3
    2250:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002254 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU1EPKh>:
    2254:	ldrb	w0, [x1]
    2258:	ret

000000000000225c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU1EPKh>:
    225c:	ldrb	w0, [x1]
    2260:	dmb	ishld
    2264:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2268:	ldr	x1, [x1]
    226c:	mrs	x2, tpidr_el0
    2270:	ldr	x3, [x2, x1]
    2274:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2278:	add	x1, x1, #0x0
    227c:	add	x1, x1, #0x80
    2280:	ldr	x2, [x1]
    2284:	add	x1, x3, #0x208
    2288:	ldr	x1, [x1]
    228c:	cmp	x2, x1
    2290:	b.ne	2298 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU1EPKh+0x3c>  // b.any
    2294:	ret
    2298:	stp	x29, x30, [sp, #-16]!
    229c:	mov	x29, sp
    22a0:	mov	w2, #0x0                   	// #0
    22a4:	mov	w1, #0x3                   	// #3
    22a8:	mov	x0, x3
    22ac:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000022b0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU8EPKm>:
    22b0:	ldr	x0, [x1]
    22b4:	ret

00000000000022b8 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_REEPKe>:
    22b8:	ldr	q0, [x1]
    22bc:	dmb	ishld
    22c0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    22c4:	ldr	x0, [x0]
    22c8:	mrs	x1, tpidr_el0
    22cc:	ldr	x0, [x1, x0]
    22d0:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    22d4:	add	x1, x1, #0x0
    22d8:	add	x1, x1, #0x80
    22dc:	ldr	x2, [x1]
    22e0:	add	x1, x0, #0x208
    22e4:	ldr	x1, [x1]
    22e8:	cmp	x2, x1
    22ec:	b.ne	22f4 <_ZN12_GLOBAL__N_114gl_wt_dispatch6ITM_REEPKe+0x3c>  // b.any
    22f0:	ret
    22f4:	stp	x29, x30, [sp, #-16]!
    22f8:	mov	x29, sp
    22fc:	mov	w2, #0x0                   	// #0
    2300:	mov	w1, #0x3                   	// #3
    2304:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002308 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWCDEPKCd>:
    2308:	ldr	d0, [x1]
    230c:	ldr	d1, [x1, #8]
    2310:	ret

0000000000002314 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU8EPKm>:
    2314:	ldr	x0, [x1]
    2318:	dmb	ishld
    231c:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2320:	ldr	x1, [x1]
    2324:	mrs	x2, tpidr_el0
    2328:	ldr	x3, [x2, x1]
    232c:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2330:	add	x1, x1, #0x0
    2334:	add	x1, x1, #0x80
    2338:	ldr	x2, [x1]
    233c:	add	x1, x3, #0x208
    2340:	ldr	x1, [x1]
    2344:	cmp	x2, x1
    2348:	b.ne	2350 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU8EPKm+0x3c>  // b.any
    234c:	ret
    2350:	stp	x29, x30, [sp, #-16]!
    2354:	mov	x29, sp
    2358:	mov	w2, #0x0                   	// #0
    235c:	mov	w1, #0x3                   	// #3
    2360:	mov	x0, x3
    2364:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002368 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU4EPKj>:
    2368:	ldr	w0, [x1]
    236c:	dmb	ishld
    2370:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2374:	ldr	x1, [x1]
    2378:	mrs	x2, tpidr_el0
    237c:	ldr	x3, [x2, x1]
    2380:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2384:	add	x1, x1, #0x0
    2388:	add	x1, x1, #0x80
    238c:	ldr	x2, [x1]
    2390:	add	x1, x3, #0x208
    2394:	ldr	x1, [x1]
    2398:	cmp	x2, x1
    239c:	b.ne	23a4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRU4EPKj+0x3c>  // b.any
    23a0:	ret
    23a4:	stp	x29, x30, [sp, #-16]!
    23a8:	mov	x29, sp
    23ac:	mov	w2, #0x0                   	// #0
    23b0:	mov	w1, #0x3                   	// #3
    23b4:	mov	x0, x3
    23b8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000023bc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWCFEPKCf>:
    23bc:	ldr	s0, [x1]
    23c0:	ldr	s1, [x1, #4]
    23c4:	ret

00000000000023c8 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCFEPKCf>:
    23c8:	ldr	s0, [x1]
    23cc:	ldr	s1, [x1, #4]
    23d0:	dmb	ishld
    23d4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    23d8:	ldr	x0, [x0]
    23dc:	mrs	x1, tpidr_el0
    23e0:	ldr	x0, [x1, x0]
    23e4:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    23e8:	add	x1, x1, #0x0
    23ec:	add	x1, x1, #0x80
    23f0:	ldr	x2, [x1]
    23f4:	add	x1, x0, #0x208
    23f8:	ldr	x1, [x1]
    23fc:	cmp	x2, x1
    2400:	b.ne	2408 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCFEPKCf+0x40>  // b.any
    2404:	ret
    2408:	stp	x29, x30, [sp, #-16]!
    240c:	mov	x29, sp
    2410:	mov	w2, #0x0                   	// #0
    2414:	mov	w1, #0x3                   	// #3
    2418:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

000000000000241c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWU4EPKj>:
    241c:	ldr	w0, [x1]
    2420:	ret

0000000000002424 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe>:
    2424:	stp	x29, x30, [sp, #-32]!
    2428:	mov	x29, sp
    242c:	stp	x19, x20, [sp, #16]
    2430:	mov	x20, x1
    2434:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2438:	ldr	x0, [x0]
    243c:	mrs	x1, tpidr_el0
    2440:	ldr	x19, [x1, x0]
    2444:	add	x1, x19, #0x208
    2448:	ldr	x0, [x1]
    244c:	tbz	x0, #63, 249c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0x78>
    2450:	ldr	x0, [x19, #176]
    2454:	add	x0, x0, #0x4
    2458:	ldr	x1, [x19, #168]
    245c:	cmp	x0, x1
    2460:	b.hi	2528 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0x104>  // b.pmore
    2464:	ldr	x2, [x19, #176]
    2468:	ldr	x1, [x19, #184]
    246c:	add	x1, x1, x2, lsl #3
    2470:	add	x2, x2, #0x4
    2474:	str	x2, [x19, #176]
    2478:	ldp	x2, x3, [x20]
    247c:	stp	x2, x3, [x1]
    2480:	mov	x0, #0x10                  	// #16
    2484:	str	x0, [x1, #16]
    2488:	str	x20, [x1, #24]
    248c:	ldr	q0, [x20]
    2490:	ldp	x19, x20, [sp, #16]
    2494:	ldp	x29, x30, [sp], #32
    2498:	ret
    249c:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    24a0:	cmp	x0, x2
    24a4:	b.cs	24f8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0xd4>  // b.hs, b.nlast
    24a8:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    24ac:	add	x2, x2, #0x0
    24b0:	add	x2, x2, #0x80
    24b4:	ldr	x3, [x2]
    24b8:	cmp	x0, x3
    24bc:	b.ne	2508 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0xe4>  // b.any
    24c0:	orr	x4, x3, #0x8000000000000000
    24c4:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    24c8:	add	x0, x0, #0x0
    24cc:	add	x0, x0, #0x80
    24d0:	ldaxr	x2, [x0]
    24d4:	cmp	x2, x3
    24d8:	b.ne	24e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0xc0>  // b.any
    24dc:	stxr	w5, x4, [x0]
    24e0:	cbnz	w5, 24d0 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0xac>
    24e4:	b.ne	2518 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0xf4>  // b.any
    24e8:	dmb	ish
    24ec:	orr	x0, x2, #0x8000000000000000
    24f0:	stlr	x0, [x1]
    24f4:	b	2450 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0x2c>
    24f8:	mov	w2, #0x0                   	// #0
    24fc:	mov	w1, #0x9                   	// #9
    2500:	mov	x0, x19
    2504:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2508:	mov	w2, #0x0                   	// #0
    250c:	mov	w1, #0x4                   	// #4
    2510:	mov	x0, x19
    2514:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2518:	mov	w2, #0x0                   	// #0
    251c:	mov	w1, #0x2                   	// #2
    2520:	mov	x0, x19
    2524:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2528:	mov	x1, #0x4                   	// #4
    252c:	add	x0, x19, #0xa8
    2530:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2534:	b	2464 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RfWEEPKe+0x40>

0000000000002538 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU8EPKm>:
    2538:	ldr	x0, [x1]
    253c:	dmb	ishld
    2540:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2544:	ldr	x1, [x1]
    2548:	mrs	x2, tpidr_el0
    254c:	ldr	x3, [x2, x1]
    2550:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2554:	add	x1, x1, #0x0
    2558:	add	x1, x1, #0x80
    255c:	ldr	x2, [x1]
    2560:	add	x1, x3, #0x208
    2564:	ldr	x1, [x1]
    2568:	cmp	x2, x1
    256c:	b.ne	2574 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU8EPKm+0x3c>  // b.any
    2570:	ret
    2574:	stp	x29, x30, [sp, #-16]!
    2578:	mov	x29, sp
    257c:	mov	w2, #0x0                   	// #0
    2580:	mov	w1, #0x3                   	// #3
    2584:	mov	x0, x3
    2588:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

000000000000258c <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaREEPKe>:
    258c:	ldr	q0, [x1]
    2590:	dmb	ishld
    2594:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2598:	ldr	x0, [x0]
    259c:	mrs	x1, tpidr_el0
    25a0:	ldr	x0, [x1, x0]
    25a4:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    25a8:	add	x1, x1, #0x0
    25ac:	add	x1, x1, #0x80
    25b0:	ldr	x2, [x1]
    25b4:	add	x1, x0, #0x208
    25b8:	ldr	x1, [x1]
    25bc:	cmp	x2, x1
    25c0:	b.ne	25c8 <_ZN12_GLOBAL__N_114gl_wt_dispatch8ITM_RaREEPKe+0x3c>  // b.any
    25c4:	ret
    25c8:	stp	x29, x30, [sp, #-16]!
    25cc:	mov	x29, sp
    25d0:	mov	w2, #0x0                   	// #0
    25d4:	mov	w1, #0x3                   	// #3
    25d8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000025dc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj>:
    25dc:	stp	x29, x30, [sp, #-32]!
    25e0:	mov	x29, sp
    25e4:	stp	x19, x20, [sp, #16]
    25e8:	mov	x20, x1
    25ec:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    25f0:	ldr	x0, [x0]
    25f4:	mrs	x1, tpidr_el0
    25f8:	ldr	x19, [x1, x0]
    25fc:	add	x1, x19, #0x208
    2600:	ldr	x0, [x1]
    2604:	tbz	x0, #63, 2658 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0x7c>
    2608:	ldr	x0, [x19, #176]
    260c:	add	x0, x0, #0x3
    2610:	ldr	x1, [x19, #168]
    2614:	cmp	x0, x1
    2618:	b.hi	26e4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0x108>  // b.pmore
    261c:	ldr	x1, [x19, #176]
    2620:	lsl	x3, x1, #3
    2624:	ldr	x4, [x19, #184]
    2628:	add	x2, x4, x3
    262c:	add	x1, x1, #0x3
    2630:	str	x1, [x19, #176]
    2634:	ldr	w0, [x20]
    2638:	str	w0, [x4, x3]
    263c:	mov	x0, #0x4                   	// #4
    2640:	str	x0, [x2, #8]
    2644:	str	x20, [x2, #16]
    2648:	ldr	w0, [x20]
    264c:	ldp	x19, x20, [sp, #16]
    2650:	ldp	x29, x30, [sp], #32
    2654:	ret
    2658:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    265c:	cmp	x0, x2
    2660:	b.cs	26b4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0xd8>  // b.hs, b.nlast
    2664:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2668:	add	x2, x2, #0x0
    266c:	add	x2, x2, #0x80
    2670:	ldr	x3, [x2]
    2674:	cmp	x0, x3
    2678:	b.ne	26c4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0xe8>  // b.any
    267c:	orr	x4, x3, #0x8000000000000000
    2680:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2684:	add	x0, x0, #0x0
    2688:	add	x0, x0, #0x80
    268c:	ldaxr	x2, [x0]
    2690:	cmp	x2, x3
    2694:	b.ne	26a0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0xc4>  // b.any
    2698:	stxr	w5, x4, [x0]
    269c:	cbnz	w5, 268c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0xb0>
    26a0:	b.ne	26d4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0xf8>  // b.any
    26a4:	dmb	ish
    26a8:	orr	x0, x2, #0x8000000000000000
    26ac:	stlr	x0, [x1]
    26b0:	b	2608 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0x2c>
    26b4:	mov	w2, #0x0                   	// #0
    26b8:	mov	w1, #0x9                   	// #9
    26bc:	mov	x0, x19
    26c0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    26c4:	mov	w2, #0x0                   	// #0
    26c8:	mov	w1, #0x4                   	// #4
    26cc:	mov	x0, x19
    26d0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    26d4:	mov	w2, #0x0                   	// #0
    26d8:	mov	w1, #0x2                   	// #2
    26dc:	mov	x0, x19
    26e0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    26e4:	mov	x1, #0x3                   	// #3
    26e8:	add	x0, x19, #0xa8
    26ec:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    26f0:	b	261c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWU4EPKj+0x40>

00000000000026f4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd>:
    26f4:	stp	x29, x30, [sp, #-32]!
    26f8:	mov	x29, sp
    26fc:	stp	x19, x20, [sp, #16]
    2700:	mov	x20, x1
    2704:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2708:	ldr	x0, [x0]
    270c:	mrs	x1, tpidr_el0
    2710:	ldr	x19, [x1, x0]
    2714:	add	x1, x19, #0x208
    2718:	ldr	x0, [x1]
    271c:	tbz	x0, #63, 2770 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0x7c>
    2720:	ldr	x0, [x19, #176]
    2724:	add	x0, x0, #0x4
    2728:	ldr	x1, [x19, #168]
    272c:	cmp	x0, x1
    2730:	b.hi	27fc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0x108>  // b.pmore
    2734:	ldr	x2, [x19, #176]
    2738:	ldr	x1, [x19, #184]
    273c:	add	x1, x1, x2, lsl #3
    2740:	add	x2, x2, #0x4
    2744:	str	x2, [x19, #176]
    2748:	ldp	x2, x3, [x20]
    274c:	stp	x2, x3, [x1]
    2750:	mov	x0, #0x10                  	// #16
    2754:	str	x0, [x1, #16]
    2758:	str	x20, [x1, #24]
    275c:	ldr	d0, [x20]
    2760:	ldr	d1, [x20, #8]
    2764:	ldp	x19, x20, [sp, #16]
    2768:	ldp	x29, x30, [sp], #32
    276c:	ret
    2770:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    2774:	cmp	x0, x2
    2778:	b.cs	27cc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0xd8>  // b.hs, b.nlast
    277c:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2780:	add	x2, x2, #0x0
    2784:	add	x2, x2, #0x80
    2788:	ldr	x3, [x2]
    278c:	cmp	x0, x3
    2790:	b.ne	27dc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0xe8>  // b.any
    2794:	orr	x4, x3, #0x8000000000000000
    2798:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    279c:	add	x0, x0, #0x0
    27a0:	add	x0, x0, #0x80
    27a4:	ldaxr	x2, [x0]
    27a8:	cmp	x2, x3
    27ac:	b.ne	27b8 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0xc4>  // b.any
    27b0:	stxr	w5, x4, [x0]
    27b4:	cbnz	w5, 27a4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0xb0>
    27b8:	b.ne	27ec <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0xf8>  // b.any
    27bc:	dmb	ish
    27c0:	orr	x0, x2, #0x8000000000000000
    27c4:	stlr	x0, [x1]
    27c8:	b	2720 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0x2c>
    27cc:	mov	w2, #0x0                   	// #0
    27d0:	mov	w1, #0x9                   	// #9
    27d4:	mov	x0, x19
    27d8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    27dc:	mov	w2, #0x0                   	// #0
    27e0:	mov	w1, #0x4                   	// #4
    27e4:	mov	x0, x19
    27e8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    27ec:	mov	w2, #0x0                   	// #0
    27f0:	mov	w1, #0x2                   	// #2
    27f4:	mov	x0, x19
    27f8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    27fc:	mov	x1, #0x4                   	// #4
    2800:	add	x0, x19, #0xa8
    2804:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2808:	b	2734 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCDEPKCd+0x40>

000000000000280c <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU2EPKt>:
    280c:	ldrh	w0, [x1]
    2810:	dmb	ishld
    2814:	adrp	x1, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2818:	ldr	x1, [x1]
    281c:	mrs	x2, tpidr_el0
    2820:	ldr	x3, [x2, x1]
    2824:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2828:	add	x1, x1, #0x0
    282c:	add	x1, x1, #0x80
    2830:	ldr	x2, [x1]
    2834:	add	x1, x3, #0x208
    2838:	ldr	x1, [x1]
    283c:	cmp	x2, x1
    2840:	b.ne	2848 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RU2EPKt+0x3c>  // b.any
    2844:	ret
    2848:	stp	x29, x30, [sp, #-16]!
    284c:	mov	x29, sp
    2850:	mov	w2, #0x0                   	// #0
    2854:	mov	w1, #0x3                   	// #3
    2858:	mov	x0, x3
    285c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002860 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaWCEEPKCe>:
    2860:	ldr	q0, [x1]
    2864:	ldr	q1, [x1, #16]
    2868:	ret

000000000000286c <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCEEPKCe>:
    286c:	ldr	q0, [x1]
    2870:	ldr	q1, [x1, #16]
    2874:	dmb	ishld
    2878:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    287c:	ldr	x0, [x0]
    2880:	mrs	x1, tpidr_el0
    2884:	ldr	x0, [x1, x0]
    2888:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    288c:	add	x1, x1, #0x0
    2890:	add	x1, x1, #0x80
    2894:	ldr	x2, [x1]
    2898:	add	x1, x0, #0x208
    289c:	ldr	x1, [x1]
    28a0:	cmp	x2, x1
    28a4:	b.ne	28ac <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RaRCEEPKCe+0x40>  // b.any
    28a8:	ret
    28ac:	stp	x29, x30, [sp, #-16]!
    28b0:	mov	x29, sp
    28b4:	mov	w2, #0x0                   	// #0
    28b8:	mov	w1, #0x3                   	// #3
    28bc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000028c0 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCEEPKCe>:
    28c0:	ldr	q0, [x1]
    28c4:	ldr	q1, [x1, #16]
    28c8:	dmb	ishld
    28cc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    28d0:	ldr	x0, [x0]
    28d4:	mrs	x1, tpidr_el0
    28d8:	ldr	x0, [x1, x0]
    28dc:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    28e0:	add	x1, x1, #0x0
    28e4:	add	x1, x1, #0x80
    28e8:	ldr	x2, [x1]
    28ec:	add	x1, x0, #0x208
    28f0:	ldr	x1, [x1]
    28f4:	cmp	x2, x1
    28f8:	b.ne	2900 <_ZN12_GLOBAL__N_114gl_wt_dispatch7ITM_RCEEPKCe+0x40>  // b.any
    28fc:	ret
    2900:	stp	x29, x30, [sp, #-16]!
    2904:	mov	x29, sp
    2908:	mov	w2, #0x0                   	// #0
    290c:	mov	w1, #0x3                   	// #3
    2910:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002914 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe>:
    2914:	stp	x29, x30, [sp, #-32]!
    2918:	mov	x29, sp
    291c:	stp	x19, x20, [sp, #16]
    2920:	mov	x19, x1
    2924:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2928:	ldr	x0, [x0]
    292c:	mrs	x1, tpidr_el0
    2930:	ldr	x20, [x1, x0]
    2934:	add	x1, x20, #0x208
    2938:	ldr	x0, [x1]
    293c:	tbz	x0, #63, 2998 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0x84>
    2940:	ldr	x0, [x20, #176]
    2944:	add	x0, x0, #0x6
    2948:	ldr	x1, [x20, #168]
    294c:	cmp	x0, x1
    2950:	b.hi	2a24 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0x110>  // b.pmore
    2954:	ldr	x2, [x20, #176]
    2958:	ldr	x1, [x20, #184]
    295c:	add	x1, x1, x2, lsl #3
    2960:	add	x2, x2, #0x6
    2964:	str	x2, [x20, #176]
    2968:	ldp	x2, x3, [x19]
    296c:	stp	x2, x3, [x1]
    2970:	ldp	x2, x3, [x19, #16]
    2974:	stp	x2, x3, [x1, #16]
    2978:	mov	x0, #0x20                  	// #32
    297c:	str	x0, [x1, #32]
    2980:	str	x19, [x1, #40]
    2984:	ldr	q0, [x19]
    2988:	ldr	q1, [x19, #16]
    298c:	ldp	x19, x20, [sp, #16]
    2990:	ldp	x29, x30, [sp], #32
    2994:	ret
    2998:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    299c:	cmp	x0, x2
    29a0:	b.cs	29f4 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0xe0>  // b.hs, b.nlast
    29a4:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    29a8:	add	x2, x2, #0x0
    29ac:	add	x2, x2, #0x80
    29b0:	ldr	x3, [x2]
    29b4:	cmp	x0, x3
    29b8:	b.ne	2a04 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0xf0>  // b.any
    29bc:	orr	x4, x3, #0x8000000000000000
    29c0:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    29c4:	add	x0, x0, #0x0
    29c8:	add	x0, x0, #0x80
    29cc:	ldaxr	x2, [x0]
    29d0:	cmp	x2, x3
    29d4:	b.ne	29e0 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0xcc>  // b.any
    29d8:	stxr	w5, x4, [x0]
    29dc:	cbnz	w5, 29cc <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0xb8>
    29e0:	b.ne	2a14 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0x100>  // b.any
    29e4:	dmb	ish
    29e8:	orr	x0, x2, #0x8000000000000000
    29ec:	stlr	x0, [x1]
    29f0:	b	2940 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0x2c>
    29f4:	mov	w2, #0x0                   	// #0
    29f8:	mov	w1, #0x9                   	// #9
    29fc:	mov	x0, x20
    2a00:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2a04:	mov	w2, #0x0                   	// #0
    2a08:	mov	w1, #0x4                   	// #4
    2a0c:	mov	x0, x20
    2a10:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2a14:	mov	w2, #0x0                   	// #0
    2a18:	mov	w1, #0x2                   	// #2
    2a1c:	mov	x0, x20
    2a20:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2a24:	mov	x1, #0x6                   	// #6
    2a28:	add	x0, x20, #0xa8
    2a2c:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2a30:	b	2954 <_ZN12_GLOBAL__N_114gl_wt_dispatch9ITM_RfWCEEPKCe+0x40>

0000000000002a34 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
    2a34:	cbnz	x3, 2a3c <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x8>
    2a38:	ret
    2a3c:	stp	x29, x30, [sp, #-80]!
    2a40:	mov	x29, sp
    2a44:	stp	x19, x20, [sp, #16]
    2a48:	stp	x21, x22, [sp, #32]
    2a4c:	mov	x21, x1
    2a50:	mov	w20, w2
    2a54:	mov	x19, x3
    2a58:	cmp	w4, #0x7
    2a5c:	b.ne	2a80 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x4c>  // b.any
    2a60:	mov	x2, x19
    2a64:	mov	w1, w20
    2a68:	mov	x0, x21
    2a6c:	bl	0 <memset>
    2a70:	ldp	x19, x20, [sp, #16]
    2a74:	ldp	x21, x22, [sp, #32]
    2a78:	ldp	x29, x30, [sp], #80
    2a7c:	ret
    2a80:	stp	x23, x24, [sp, #48]
    2a84:	stp	x25, x26, [sp, #64]
    2a88:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2a8c:	ldr	x0, [x0]
    2a90:	mrs	x1, tpidr_el0
    2a94:	ldr	x22, [x1, x0]
    2a98:	add	x1, x22, #0x208
    2a9c:	ldr	x0, [x1]
    2aa0:	tbz	x0, #63, 2b04 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0xd0>
    2aa4:	add	x26, x19, #0x7
    2aa8:	lsr	x25, x26, #3
    2aac:	add	x24, x25, #0x2
    2ab0:	ldr	x0, [x22, #176]
    2ab4:	add	x0, x24, x0
    2ab8:	ldr	x1, [x22, #168]
    2abc:	cmp	x0, x1
    2ac0:	b.hi	2b90 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x15c>  // b.pmore
    2ac4:	ldr	x0, [x22, #176]
    2ac8:	ldr	x23, [x22, #184]
    2acc:	add	x23, x23, x0, lsl #3
    2ad0:	add	x24, x24, x0
    2ad4:	str	x24, [x22, #176]
    2ad8:	mov	x2, x19
    2adc:	mov	x1, x21
    2ae0:	mov	x0, x23
    2ae4:	bl	0 <memcpy>
    2ae8:	and	x26, x26, #0xfffffffffffffff8
    2aec:	str	x19, [x23, x26]
    2af0:	add	x25, x25, #0x1
    2af4:	str	x21, [x23, x25, lsl #3]
    2af8:	ldp	x23, x24, [sp, #48]
    2afc:	ldp	x25, x26, [sp, #64]
    2b00:	b	2a60 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x2c>
    2b04:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    2b08:	cmp	x0, x2
    2b0c:	b.cs	2b60 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x12c>  // b.hs, b.nlast
    2b10:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2b14:	add	x2, x2, #0x0
    2b18:	add	x2, x2, #0x80
    2b1c:	ldr	x3, [x2]
    2b20:	cmp	x0, x3
    2b24:	b.ne	2b70 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x13c>  // b.any
    2b28:	orr	x4, x3, #0x8000000000000000
    2b2c:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2b30:	add	x0, x0, #0x0
    2b34:	add	x0, x0, #0x80
    2b38:	ldaxr	x2, [x0]
    2b3c:	cmp	x2, x3
    2b40:	b.ne	2b4c <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x118>  // b.any
    2b44:	stxr	w5, x4, [x0]
    2b48:	cbnz	w5, 2b38 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x104>
    2b4c:	b.ne	2b80 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x14c>  // b.any
    2b50:	dmb	ish
    2b54:	orr	x0, x2, #0x8000000000000000
    2b58:	stlr	x0, [x1]
    2b5c:	b	2aa4 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x70>
    2b60:	mov	w2, #0x0                   	// #0
    2b64:	mov	w1, #0x9                   	// #9
    2b68:	mov	x0, x22
    2b6c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2b70:	mov	w2, #0x0                   	// #0
    2b74:	mov	w1, #0x4                   	// #4
    2b78:	mov	x0, x22
    2b7c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2b80:	mov	w2, #0x0                   	// #0
    2b84:	mov	w1, #0x2                   	// #2
    2b88:	mov	x0, x22
    2b8c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2b90:	mov	x1, x24
    2b94:	add	x0, x22, #0xa8
    2b98:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2b9c:	b	2ac4 <_ZN12_GLOBAL__N_114gl_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x90>

0000000000002ba0 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
    2ba0:	cbnz	x3, 2ba8 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x8>
    2ba4:	ret
    2ba8:	stp	x29, x30, [sp, #-112]!
    2bac:	mov	x29, sp
    2bb0:	stp	x19, x20, [sp, #16]
    2bb4:	stp	x21, x22, [sp, #32]
    2bb8:	stp	x23, x24, [sp, #48]
    2bbc:	stp	x25, x26, [sp, #64]
    2bc0:	mov	x21, x1
    2bc4:	mov	x22, x2
    2bc8:	mov	x19, x3
    2bcc:	and	w23, w4, #0xff
    2bd0:	mov	w20, w6
    2bd4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2bd8:	ldr	x0, [x0]
    2bdc:	mrs	x1, tpidr_el0
    2be0:	ldr	x24, [x1, x0]
    2be4:	cmp	w5, #0x7
    2be8:	cset	w25, ne  // ne = any
    2bec:	cmp	w5, #0x0
    2bf0:	ccmp	w25, #0x0, #0x4, ne  // ne = any
    2bf4:	b.ne	2c40 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xa0>  // b.any
    2bf8:	cmp	w20, #0x4
    2bfc:	b.eq	2d50 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1b0>  // b.none
    2c00:	cbnz	w23, 2e60 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x2c0>
    2c04:	mov	x2, x19
    2c08:	mov	x1, x22
    2c0c:	mov	x0, x21
    2c10:	bl	0 <memcpy>
    2c14:	sub	w0, w20, #0x3
    2c18:	cmp	w25, #0x0
    2c1c:	ccmp	w0, #0x1, #0x0, ne  // ne = any
    2c20:	ccmp	w20, #0x0, #0x4, hi  // hi = pmore
    2c24:	b.ne	2e74 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x2d4>  // b.any
    2c28:	ldp	x19, x20, [sp, #16]
    2c2c:	ldp	x21, x22, [sp, #32]
    2c30:	ldp	x23, x24, [sp, #48]
    2c34:	ldp	x25, x26, [sp, #64]
    2c38:	ldp	x29, x30, [sp], #112
    2c3c:	ret
    2c40:	stp	x27, x28, [sp, #80]
    2c44:	add	x1, x24, #0x208
    2c48:	ldr	x0, [x1]
    2c4c:	tbz	x0, #63, 2cb4 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x114>
    2c50:	add	x28, x19, #0x7
    2c54:	lsr	x0, x28, #3
    2c58:	str	x0, [sp, #104]
    2c5c:	add	x27, x0, #0x2
    2c60:	ldr	x0, [x24, #176]
    2c64:	add	x0, x27, x0
    2c68:	ldr	x1, [x24, #168]
    2c6c:	cmp	x0, x1
    2c70:	b.hi	2d40 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1a0>  // b.pmore
    2c74:	ldr	x1, [x24, #176]
    2c78:	ldr	x26, [x24, #184]
    2c7c:	add	x26, x26, x1, lsl #3
    2c80:	add	x27, x27, x1
    2c84:	str	x27, [x24, #176]
    2c88:	mov	x2, x19
    2c8c:	mov	x1, x21
    2c90:	mov	x0, x26
    2c94:	bl	0 <memcpy>
    2c98:	and	x28, x28, #0xfffffffffffffff8
    2c9c:	str	x19, [x26, x28]
    2ca0:	ldr	x0, [sp, #104]
    2ca4:	add	x0, x0, #0x1
    2ca8:	str	x21, [x26, x0, lsl #3]
    2cac:	ldp	x27, x28, [sp, #80]
    2cb0:	b	2bf8 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x58>
    2cb4:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    2cb8:	cmp	x0, x2
    2cbc:	b.cs	2d10 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x170>  // b.hs, b.nlast
    2cc0:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2cc4:	add	x2, x2, #0x0
    2cc8:	add	x2, x2, #0x80
    2ccc:	ldr	x3, [x2]
    2cd0:	cmp	x0, x3
    2cd4:	b.ne	2d20 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x180>  // b.any
    2cd8:	orr	x4, x3, #0x8000000000000000
    2cdc:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2ce0:	add	x0, x0, #0x0
    2ce4:	add	x0, x0, #0x80
    2ce8:	ldaxr	x2, [x0]
    2cec:	cmp	x2, x3
    2cf0:	b.ne	2cfc <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x15c>  // b.any
    2cf4:	stxr	w5, x4, [x0]
    2cf8:	cbnz	w5, 2ce8 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x148>
    2cfc:	b.ne	2d30 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x190>  // b.any
    2d00:	dmb	ish
    2d04:	orr	x0, x2, #0x8000000000000000
    2d08:	stlr	x0, [x1]
    2d0c:	b	2c50 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xb0>
    2d10:	mov	w2, #0x0                   	// #0
    2d14:	mov	w1, #0x9                   	// #9
    2d18:	mov	x0, x24
    2d1c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2d20:	mov	w2, #0x0                   	// #0
    2d24:	mov	w1, #0x4                   	// #4
    2d28:	mov	x0, x24
    2d2c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2d30:	mov	w2, #0x0                   	// #0
    2d34:	mov	w1, #0x2                   	// #2
    2d38:	mov	x0, x24
    2d3c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2d40:	mov	x1, x27
    2d44:	add	x0, x24, #0xa8
    2d48:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2d4c:	b	2c74 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xd4>
    2d50:	stp	x27, x28, [sp, #80]
    2d54:	add	x1, x24, #0x208
    2d58:	ldr	x0, [x1]
    2d5c:	tbz	x0, #63, 2dc4 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x224>
    2d60:	add	x28, x19, #0x7
    2d64:	lsr	x0, x28, #3
    2d68:	str	x0, [sp, #104]
    2d6c:	add	x27, x0, #0x2
    2d70:	ldr	x0, [x24, #176]
    2d74:	add	x0, x27, x0
    2d78:	ldr	x1, [x24, #168]
    2d7c:	cmp	x0, x1
    2d80:	b.hi	2e50 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x2b0>  // b.pmore
    2d84:	ldr	x1, [x24, #176]
    2d88:	ldr	x26, [x24, #184]
    2d8c:	add	x26, x26, x1, lsl #3
    2d90:	add	x27, x27, x1
    2d94:	str	x27, [x24, #176]
    2d98:	mov	x2, x19
    2d9c:	mov	x1, x22
    2da0:	mov	x0, x26
    2da4:	bl	0 <memcpy>
    2da8:	and	x28, x28, #0xfffffffffffffff8
    2dac:	str	x19, [x26, x28]
    2db0:	ldr	x0, [sp, #104]
    2db4:	add	x0, x0, #0x1
    2db8:	str	x22, [x26, x0, lsl #3]
    2dbc:	ldp	x27, x28, [sp, #80]
    2dc0:	b	2c00 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x60>
    2dc4:	mov	x2, #0x7ffffffffffffffe    	// #9223372036854775806
    2dc8:	cmp	x0, x2
    2dcc:	b.cs	2e20 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x280>  // b.hs, b.nlast
    2dd0:	adrp	x2, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2dd4:	add	x2, x2, #0x0
    2dd8:	add	x2, x2, #0x80
    2ddc:	ldr	x3, [x2]
    2de0:	cmp	x0, x3
    2de4:	b.ne	2e30 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x290>  // b.any
    2de8:	orr	x4, x3, #0x8000000000000000
    2dec:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2df0:	add	x0, x0, #0x0
    2df4:	add	x0, x0, #0x80
    2df8:	ldaxr	x2, [x0]
    2dfc:	cmp	x2, x3
    2e00:	b.ne	2e0c <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x26c>  // b.any
    2e04:	stxr	w5, x4, [x0]
    2e08:	cbnz	w5, 2df8 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x258>
    2e0c:	b.ne	2e40 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x2a0>  // b.any
    2e10:	dmb	ish
    2e14:	orr	x0, x2, #0x8000000000000000
    2e18:	stlr	x0, [x1]
    2e1c:	b	2d60 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1c0>
    2e20:	mov	w2, #0x0                   	// #0
    2e24:	mov	w1, #0x9                   	// #9
    2e28:	mov	x0, x24
    2e2c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2e30:	mov	w2, #0x0                   	// #0
    2e34:	mov	w1, #0x4                   	// #4
    2e38:	mov	x0, x24
    2e3c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2e40:	mov	w2, #0x0                   	// #0
    2e44:	mov	w1, #0x2                   	// #2
    2e48:	mov	x0, x24
    2e4c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2e50:	mov	x1, x27
    2e54:	add	x0, x24, #0xa8
    2e58:	bl	0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2e5c:	b	2d84 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1e4>
    2e60:	mov	x2, x19
    2e64:	mov	x1, x22
    2e68:	mov	x0, x21
    2e6c:	bl	0 <memmove>
    2e70:	b	2c14 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x74>
    2e74:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2e78:	add	x0, x0, #0x0
    2e7c:	add	x0, x0, #0x80
    2e80:	ldr	x1, [x0]
    2e84:	add	x0, x24, #0x208
    2e88:	ldr	x0, [x0]
    2e8c:	cmp	x1, x0
    2e90:	b.eq	2c28 <_ZN12_GLOBAL__N_114gl_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x88>  // b.none
    2e94:	stp	x27, x28, [sp, #80]
    2e98:	mov	w2, #0x0                   	// #0
    2e9c:	mov	w1, #0x3                   	// #3
    2ea0:	mov	x0, x24
    2ea4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002ea8 <_GLOBAL__sub_I__ZN3GTM14dispatch_gl_wtEv>:
    2ea8:	adrp	x1, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2eac:	add	x2, x1, #0x0
    2eb0:	adrp	x0, 0 <_ZN12_GLOBAL__N_15gl_mg4finiEv>
    2eb4:	add	x0, x0, #0x0
    2eb8:	add	x3, x0, #0x10
    2ebc:	str	x3, [x1]
    2ec0:	strb	wzr, [x2, #264]
    2ec4:	mov	w3, #0x1                   	// #1
    2ec8:	strb	w3, [x2, #265]
    2ecc:	strb	wzr, [x2, #266]
    2ed0:	strb	wzr, [x2, #267]
    2ed4:	str	wzr, [x2, #268]
    2ed8:	str	x2, [x2, #272]
    2edc:	add	x0, x0, #0x38
    2ee0:	str	x0, [x2, #256]
    2ee4:	ret

Disassembly of section .text._ZN3GTM12method_group6reinitEv:

0000000000000000 <_ZN3GTM12method_group6reinitEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x1, [x0]
  14:	ldr	x1, [x1, #8]
  18:	blr	x1
  1c:	ldr	x0, [x19]
  20:	ldr	x1, [x0]
  24:	mov	x0, x19
  28:	blr	x1
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	mov	x0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch8supportsEj:

0000000000000000 <_ZN3GTM12abi_dispatch8supportsEj>:
   0:	mov	w0, #0x1                   	// #1
   4:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x1, x0
  18:	cmp	x1, #0x800
  1c:	b.ls	64 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x64>  // b.plast
  20:	add	x1, x1, #0x7ff
  24:	and	x1, x1, #0xfffffffffffff800
  28:	str	x1, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x1, [x19]
  44:	mov	w2, #0x1                   	// #1
  48:	lsl	x1, x1, #3
  4c:	ldr	x0, [x19, #16]
  50:	bl	0 <_ZN3GTM8xreallocEPvmb>
  54:	str	x0, [x19, #16]
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	cmp	x0, x1
  68:	b.cs	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>  // b.hs, b.nlast
  6c:	lsl	x0, x0, #1
  70:	cmp	x1, x0
  74:	b.hi	6c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x6c>  // b.pmore
  78:	str	x0, [x19]
  7c:	b	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>

method-ml.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>:
       0:	mov	w0, #0x1                   	// #1
       4:	ret

0000000000000008 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU1EPhh>:
       8:	strb	w2, [x1]
       c:	ret

0000000000000010 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU2EPtt>:
      10:	strh	w2, [x1]
      14:	ret

0000000000000018 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU4EPjj>:
      18:	str	w2, [x1]
      1c:	ret

0000000000000020 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWU8EPmm>:
      20:	str	x2, [x1]
      24:	ret

0000000000000028 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaWFEPff>:
      28:	str	s0, [x1]
      2c:	ret

0000000000000030 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaWDEPdd>:
      30:	str	d0, [x1]
      34:	ret

0000000000000038 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaWEEPee>:
      38:	str	q0, [x1]
      3c:	ret

0000000000000040 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWCFEPCfS1_>:
      40:	str	s0, [x1]
      44:	str	s1, [x1, #4]
      48:	ret

000000000000004c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWCDEPCdS1_>:
      4c:	str	d0, [x1]
      50:	str	d1, [x1, #8]
      54:	ret

0000000000000058 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaWCEEPCeS1_>:
      58:	str	q0, [x1]
      5c:	str	q1, [x1, #16]
      60:	ret

0000000000000064 <_ZN12_GLOBAL__N_15ml_mg6reinitEv>:
      64:	stp	x29, x30, [sp, #-16]!
      68:	mov	x29, sp
      6c:	add	x1, x0, #0x80
      70:	str	xzr, [x1]
      74:	mov	x2, #0x80000               	// #524288
      78:	mov	w1, #0x0                   	// #0
      7c:	ldr	x0, [x0, #256]
      80:	bl	0 <memset>
      84:	ldp	x29, x30, [sp], #16
      88:	ret

000000000000008c <_ZN12_GLOBAL__N_15ml_mg4finiEv>:
      8c:	stp	x29, x30, [sp, #-16]!
      90:	mov	x29, sp
      94:	ldr	x0, [x0, #256]
      98:	bl	0 <free>
      9c:	ldp	x29, x30, [sp], #16
      a0:	ret

00000000000000a4 <_ZN12_GLOBAL__N_15ml_mg4initEv>:
      a4:	stp	x29, x30, [sp, #-32]!
      a8:	mov	x29, sp
      ac:	str	x19, [sp, #16]
      b0:	mov	x19, x0
      b4:	mov	w1, #0x1                   	// #1
      b8:	mov	x0, #0x80000               	// #524288
      bc:	bl	0 <_ZN3GTM7xcallocEmb>
      c0:	str	x0, [x19, #256]
      c4:	add	x19, x19, #0x80
      c8:	str	xzr, [x19]
      cc:	ldr	x19, [sp, #16]
      d0:	ldp	x29, x30, [sp], #32
      d4:	ret

00000000000000d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv>:
      d8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
      dc:	ldr	x0, [x0]
      e0:	mrs	x1, tpidr_el0
      e4:	ldr	x1, [x1, x0]
      e8:	ldr	x2, [x1, #344]
      ec:	mov	w0, #0xa                   	// #10
      f0:	cbz	x2, f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv+0x20>
      f4:	ret
      f8:	adrp	x0, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
      fc:	add	x0, x0, #0x0
     100:	add	x0, x0, #0x80
     104:	ldar	x2, [x0]
     108:	mov	w0, #0x9                   	// #9
     10c:	mov	x3, #0x7fffffffffffffe     	// #576460752303423486
     110:	cmp	x2, x3
     114:	b.hi	f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv+0x1c>  // b.pmore
     118:	add	x1, x1, #0x208
     11c:	str	x2, [x1]
     120:	mov	w0, #0xa                   	// #10
     124:	b	f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch16begin_or_restartEv+0x1c>

0000000000000128 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE>:
     128:	cbz	x1, 130 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x8>
     12c:	ret
     130:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     134:	ldr	x0, [x0]
     138:	mrs	x1, tpidr_el0
     13c:	ldr	x6, [x1, x0]
     140:	ldr	x0, [x6, #232]
     144:	ldr	x4, [x6, #224]
     148:	add	x4, x0, x4, lsl #4
     14c:	cmp	x4, x0
     150:	b.eq	1bc <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x94>  // b.none
     154:	mov	x2, #0x0                   	// #0
     158:	adrp	x5, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     15c:	add	x5, x5, #0x0
     160:	add	x5, x5, #0x80
     164:	b	1a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x7c>
     168:	ldr	x3, [x0]
     16c:	add	x1, x1, #0x1
     170:	stlr	x1, [x3]
     174:	b	198 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x70>
     178:	ldxr	x2, [x5]
     17c:	add	x1, x2, #0x1
     180:	stlxr	w3, x1, [x5]
     184:	cbnz	w3, 178 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x50>
     188:	add	x2, x2, #0x1
     18c:	lsl	x2, x2, #3
     190:	ldr	x1, [x0]
     194:	stlr	x2, [x1]
     198:	add	x0, x0, #0x10
     19c:	cmp	x0, x4
     1a0:	b.eq	1bc <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x94>  // b.none
     1a4:	ldr	x1, [x0, #8]
     1a8:	and	x3, x1, #0x7
     1ac:	cmp	x3, #0x6
     1b0:	b.ls	168 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x40>  // b.plast
     1b4:	cbnz	x2, 190 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x68>
     1b8:	b	178 <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x50>
     1bc:	dmb	ish
     1c0:	str	xzr, [x6, #224]
     1c4:	str	xzr, [x6, #200]
     1c8:	b	12c <_ZN12_GLOBAL__N_114ml_wt_dispatch8rollbackEPN3GTM18gtm_transaction_cpE+0x4>

00000000000001cc <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm>:
     1cc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     1d0:	ldr	x0, [x0]
     1d4:	mrs	x2, tpidr_el0
     1d8:	ldr	x4, [x2, x0]
     1dc:	ldr	x0, [x4, #224]
     1e0:	cbz	x0, 250 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x84>
     1e4:	adrp	x0, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     1e8:	add	x0, x0, #0x0
     1ec:	add	x0, x0, #0x80
     1f0:	ldaxr	x2, [x0]
     1f4:	add	x3, x2, #0x1
     1f8:	stlxr	w5, x3, [x0]
     1fc:	cbnz	w5, 1f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x24>
     200:	add	x8, x2, #0x1
     204:	add	x0, x4, #0x208
     208:	ldr	x0, [x0]
     20c:	cmp	x0, x2
     210:	b.cc	268 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x9c>  // b.lo, b.ul, b.last
     214:	lsl	x5, x8, #3
     218:	ldr	x0, [x4, #232]
     21c:	ldr	x3, [x4, #224]
     220:	add	x3, x0, x3, lsl #4
     224:	cmp	x3, x0
     228:	b.eq	23c <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x70>  // b.none
     22c:	ldr	x2, [x0], #16
     230:	stlr	x5, [x2]
     234:	cmp	x0, x3
     238:	b.ne	22c <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x60>  // b.any
     23c:	str	xzr, [x4, #224]
     240:	str	xzr, [x4, #200]
     244:	str	x8, [x1]
     248:	mov	w0, #0x1                   	// #1
     24c:	ret
     250:	str	xzr, [x4, #200]
     254:	add	x4, x4, #0x208
     258:	ldr	x0, [x4]
     25c:	str	x0, [x1]
     260:	mov	w0, #0x1                   	// #1
     264:	b	24c <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x80>
     268:	lsr	x7, x4, #1
     26c:	orr	x7, x7, #0x8000000000000000
     270:	ldr	x0, [x4, #208]
     274:	ldr	x6, [x4, #200]
     278:	add	x6, x0, x6, lsl #4
     27c:	cmp	x0, x6
     280:	b.eq	214 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x48>  // b.none
     284:	ldr	x2, [x0]
     288:	ldr	x2, [x2]
     28c:	ldr	x5, [x0, #8]
     290:	lsr	x3, x2, #3
     294:	cmp	x3, x5, lsr #3
     298:	ccmp	x7, x2, #0x4, ne  // ne = any
     29c:	b.ne	2b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0xe4>  // b.any
     2a0:	add	x0, x0, #0x10
     2a4:	cmp	x6, x0
     2a8:	b.ne	284 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0xb8>  // b.any
     2ac:	b	214 <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x48>
     2b0:	mov	w0, #0x0                   	// #0
     2b4:	b	24c <_ZN12_GLOBAL__N_114ml_wt_dispatch9trycommitERm+0x80>

00000000000002b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv>:
     2b8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     2bc:	ldr	x0, [x0]
     2c0:	mrs	x1, tpidr_el0
     2c4:	ldr	x1, [x1, x0]
     2c8:	adrp	x0, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     2cc:	add	x0, x0, #0x0
     2d0:	add	x0, x0, #0x80
     2d4:	ldar	x5, [x0]
     2d8:	add	x4, x1, #0x208
     2dc:	ldr	x2, [x4]
     2e0:	mov	w0, #0x1                   	// #1
     2e4:	cmp	x2, x5
     2e8:	b.eq	33c <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0x84>  // b.none
     2ec:	lsr	x3, x1, #1
     2f0:	orr	x3, x3, #0x8000000000000000
     2f4:	ldr	x0, [x1, #208]
     2f8:	add	x1, x1, #0xc0
     2fc:	ldr	x1, [x1, #8]
     300:	add	x1, x0, x1, lsl #4
     304:	cmp	x0, x1
     308:	b.eq	334 <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0x7c>  // b.none
     30c:	ldr	x2, [x0]
     310:	ldr	x2, [x2]
     314:	ldr	x7, [x0, #8]
     318:	lsr	x6, x2, #3
     31c:	cmp	x6, x7, lsr #3
     320:	ccmp	x3, x2, #0x4, ne  // ne = any
     324:	b.ne	340 <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0x88>  // b.any
     328:	add	x0, x0, #0x10
     32c:	cmp	x1, x0
     330:	b.ne	30c <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0x54>  // b.any
     334:	stlr	x5, [x4]
     338:	mov	w0, #0x1                   	// #1
     33c:	ret
     340:	mov	w0, #0x0                   	// #0
     344:	b	33c <_ZN12_GLOBAL__N_114ml_wt_dispatch20snapshot_most_recentEv+0x84>

0000000000000348 <_ZN3GTM14dispatch_ml_wtEv>:
     348:	adrp	x0, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     34c:	add	x0, x0, #0x0
     350:	add	x0, x0, #0x180
     354:	ret

0000000000000358 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt>:
     358:	stp	x29, x30, [sp, #-112]!
     35c:	mov	x29, sp
     360:	stp	x19, x20, [sp, #16]
     364:	stp	x21, x22, [sp, #32]
     368:	stp	x23, x24, [sp, #48]
     36c:	stp	x25, x26, [sp, #64]
     370:	stp	x27, x28, [sp, #80]
     374:	mov	x25, x1
     378:	and	w0, w2, #0xffff
     37c:	str	w0, [sp, #108]
     380:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     384:	ldr	x0, [x0]
     388:	mrs	x1, tpidr_el0
     38c:	ldr	x19, [x1, x0]
     390:	add	x27, x19, #0x208
     394:	ldr	x26, [x27]
     398:	lsr	x24, x19, #1
     39c:	orr	x24, x24, #0x8000000000000000
     3a0:	lsr	x21, x25, #5
     3a4:	mov	w0, #0x3c6f                	// #15471
     3a8:	movk	w0, #0x1, lsl #16
     3ac:	mul	w21, w21, w0
     3b0:	lsr	w23, w21, #16
     3b4:	add	x20, x25, #0x21
     3b8:	lsr	x20, x20, #5
     3bc:	mul	w20, w20, w0
     3c0:	lsr	w20, w20, #16
     3c4:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     3c8:	add	x22, x22, #0x0
     3cc:	add	x0, x22, #0x80
     3d0:	str	x0, [sp, #96]
     3d4:	b	480 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x128>
     3d8:	mov	w2, #0x0                   	// #0
     3dc:	mov	w1, #0x2                   	// #2
     3e0:	mov	x0, x19
     3e4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     3e8:	ldr	x0, [sp, #96]
     3ec:	ldar	x26, [x0]
     3f0:	ldr	x0, [x19, #208]
     3f4:	ldr	x3, [x19, #200]
     3f8:	add	x3, x0, x3, lsl #4
     3fc:	cmp	x0, x3
     400:	b.eq	42c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0xd4>  // b.none
     404:	ldr	x2, [x0]
     408:	ldr	x2, [x2]
     40c:	ldr	x5, [x0, #8]
     410:	lsr	x4, x2, #3
     414:	cmp	x4, x5, lsr #3
     418:	ccmp	x24, x2, #0x4, ne  // ne = any
     41c:	b.ne	558 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x200>  // b.any
     420:	add	x0, x0, #0x10
     424:	cmp	x3, x0
     428:	b.ne	404 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0xac>  // b.any
     42c:	stlr	x26, [x27]
     430:	b	4a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x14c>
     434:	mov	w2, #0x0                   	// #0
     438:	mov	w1, #0x2                   	// #2
     43c:	mov	x0, x19
     440:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     444:	ldr	x2, [x19, #232]
     448:	ldr	x0, [x19, #224]
     44c:	add	x3, x0, #0x1
     450:	str	x3, [x19, #224]
     454:	lsl	x0, x0, #4
     458:	add	x3, x2, x0
     45c:	ldr	x1, [x22, #256]
     460:	add	x23, x1, x23
     464:	str	x23, [x2, x0]
     468:	str	x28, [x3, #8]
     46c:	add	w21, w21, #0x13, lsl #12
     470:	add	w21, w21, #0xc6f
     474:	lsr	w23, w21, #16
     478:	cmp	w20, w21, lsr #16
     47c:	b.eq	4e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x18c>  // b.none
     480:	lsl	x23, x23, #3
     484:	ldr	x0, [x22, #256]
     488:	add	x0, x0, x23
     48c:	ldr	x1, [x0]
     490:	cmp	x24, x1
     494:	b.eq	46c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x114>  // b.none
     498:	tbnz	x1, #63, 3d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x80>
     49c:	cmp	x26, x1, lsr #3
     4a0:	b.cc	3e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x90>  // b.lo, b.ul, b.last
     4a4:	ldr	x0, [x22, #256]
     4a8:	add	x0, x0, x23
     4ac:	ldaxr	x28, [x0]
     4b0:	cmp	x28, x1
     4b4:	b.ne	4c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x168>  // b.any
     4b8:	stxr	w2, x24, [x0]
     4bc:	cbnz	w2, 4ac <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x154>
     4c0:	b.ne	434 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0xdc>  // b.any
     4c4:	dmb	ish
     4c8:	ldr	x1, [x19, #224]
     4cc:	ldr	x0, [x19, #216]
     4d0:	cmp	x1, x0
     4d4:	b.ne	444 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0xec>  // b.any
     4d8:	add	x0, x19, #0xd8
     4dc:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     4e0:	b	444 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0xec>
     4e4:	ldr	x0, [x19, #176]
     4e8:	add	x0, x0, #0x3
     4ec:	ldr	x1, [x19, #168]
     4f0:	cmp	x0, x1
     4f4:	b.hi	548 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x1f0>  // b.pmore
     4f8:	ldr	x0, [x19, #176]
     4fc:	lsl	x2, x0, #3
     500:	ldr	x3, [x19, #184]
     504:	add	x1, x3, x2
     508:	add	x0, x0, #0x3
     50c:	str	x0, [x19, #176]
     510:	ldrh	w0, [x25]
     514:	strh	w0, [x3, x2]
     518:	mov	x0, #0x2                   	// #2
     51c:	str	x0, [x1, #8]
     520:	str	x25, [x1, #16]
     524:	ldrh	w0, [sp, #108]
     528:	strh	w0, [x25]
     52c:	ldp	x19, x20, [sp, #16]
     530:	ldp	x21, x22, [sp, #32]
     534:	ldp	x23, x24, [sp, #48]
     538:	ldp	x25, x26, [sp, #64]
     53c:	ldp	x27, x28, [sp, #80]
     540:	ldp	x29, x30, [sp], #112
     544:	ret
     548:	mov	x1, #0x3                   	// #3
     54c:	add	x0, x19, #0xa8
     550:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     554:	b	4f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU2EPtt+0x1a0>
     558:	mov	w2, #0x0                   	// #0
     55c:	mov	w1, #0x3                   	// #3
     560:	mov	x0, x19
     564:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000568 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_>:
     568:	stp	x29, x30, [sp, #-128]!
     56c:	mov	x29, sp
     570:	stp	x19, x20, [sp, #16]
     574:	stp	x21, x22, [sp, #32]
     578:	stp	x23, x24, [sp, #48]
     57c:	stp	x25, x26, [sp, #64]
     580:	stp	x27, x28, [sp, #80]
     584:	stp	d8, d9, [sp, #96]
     588:	mov	x25, x1
     58c:	fmov	s9, s0
     590:	fmov	s8, s1
     594:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     598:	ldr	x0, [x0]
     59c:	mrs	x1, tpidr_el0
     5a0:	ldr	x19, [x1, x0]
     5a4:	add	x27, x19, #0x208
     5a8:	ldr	x26, [x27]
     5ac:	lsr	x24, x19, #1
     5b0:	orr	x24, x24, #0x8000000000000000
     5b4:	lsr	x21, x25, #5
     5b8:	mov	w0, #0x3c6f                	// #15471
     5bc:	movk	w0, #0x1, lsl #16
     5c0:	mul	w21, w21, w0
     5c4:	lsr	w23, w21, #16
     5c8:	add	x20, x25, #0x27
     5cc:	lsr	x20, x20, #5
     5d0:	mul	w20, w20, w0
     5d4:	lsr	w20, w20, #16
     5d8:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     5dc:	add	x22, x22, #0x0
     5e0:	add	x0, x22, #0x80
     5e4:	str	x0, [sp, #120]
     5e8:	b	694 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0x12c>
     5ec:	mov	w2, #0x0                   	// #0
     5f0:	mov	w1, #0x2                   	// #2
     5f4:	mov	x0, x19
     5f8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     5fc:	ldr	x0, [sp, #120]
     600:	ldar	x26, [x0]
     604:	ldr	x0, [x19, #208]
     608:	ldr	x3, [x19, #200]
     60c:	add	x3, x0, x3, lsl #4
     610:	cmp	x0, x3
     614:	b.eq	640 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0xd8>  // b.none
     618:	ldr	x2, [x0]
     61c:	ldr	x2, [x2]
     620:	ldr	x5, [x0, #8]
     624:	lsr	x4, x2, #3
     628:	cmp	x4, x5, lsr #3
     62c:	ccmp	x24, x2, #0x4, ne  // ne = any
     630:	b.ne	76c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0x204>  // b.any
     634:	add	x0, x0, #0x10
     638:	cmp	x3, x0
     63c:	b.ne	618 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0xb0>  // b.any
     640:	stlr	x26, [x27]
     644:	b	6b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0x150>
     648:	mov	w2, #0x0                   	// #0
     64c:	mov	w1, #0x2                   	// #2
     650:	mov	x0, x19
     654:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     658:	ldr	x2, [x19, #232]
     65c:	ldr	x0, [x19, #224]
     660:	add	x3, x0, #0x1
     664:	str	x3, [x19, #224]
     668:	lsl	x0, x0, #4
     66c:	add	x3, x2, x0
     670:	ldr	x1, [x22, #256]
     674:	add	x23, x1, x23
     678:	str	x23, [x2, x0]
     67c:	str	x28, [x3, #8]
     680:	add	w21, w21, #0x13, lsl #12
     684:	add	w21, w21, #0xc6f
     688:	lsr	w23, w21, #16
     68c:	cmp	w20, w21, lsr #16
     690:	b.eq	6f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0x190>  // b.none
     694:	lsl	x23, x23, #3
     698:	ldr	x0, [x22, #256]
     69c:	add	x0, x0, x23
     6a0:	ldr	x1, [x0]
     6a4:	cmp	x24, x1
     6a8:	b.eq	680 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0x118>  // b.none
     6ac:	tbnz	x1, #63, 5ec <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0x84>
     6b0:	cmp	x26, x1, lsr #3
     6b4:	b.cc	5fc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0x94>  // b.lo, b.ul, b.last
     6b8:	ldr	x0, [x22, #256]
     6bc:	add	x0, x0, x23
     6c0:	ldaxr	x28, [x0]
     6c4:	cmp	x28, x1
     6c8:	b.ne	6d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0x16c>  // b.any
     6cc:	stxr	w2, x24, [x0]
     6d0:	cbnz	w2, 6c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0x158>
     6d4:	b.ne	648 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0xe0>  // b.any
     6d8:	dmb	ish
     6dc:	ldr	x1, [x19, #224]
     6e0:	ldr	x0, [x19, #216]
     6e4:	cmp	x1, x0
     6e8:	b.ne	658 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0xf0>  // b.any
     6ec:	add	x0, x19, #0xd8
     6f0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     6f4:	b	658 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0xf0>
     6f8:	ldr	x0, [x19, #176]
     6fc:	add	x0, x0, #0x3
     700:	ldr	x1, [x19, #168]
     704:	cmp	x0, x1
     708:	b.hi	75c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0x1f4>  // b.pmore
     70c:	ldr	x0, [x19, #176]
     710:	ldr	x2, [x19, #184]
     714:	add	x1, x2, x0, lsl #3
     718:	add	x3, x0, #0x3
     71c:	str	x3, [x19, #176]
     720:	ldr	x3, [x25]
     724:	str	x3, [x2, x0, lsl #3]
     728:	mov	x0, #0x8                   	// #8
     72c:	str	x0, [x1, #8]
     730:	str	x25, [x1, #16]
     734:	str	s9, [x25]
     738:	str	s8, [x25, #4]
     73c:	ldp	x19, x20, [sp, #16]
     740:	ldp	x21, x22, [sp, #32]
     744:	ldp	x23, x24, [sp, #48]
     748:	ldp	x25, x26, [sp, #64]
     74c:	ldp	x27, x28, [sp, #80]
     750:	ldp	d8, d9, [sp, #96]
     754:	ldp	x29, x30, [sp], #128
     758:	ret
     75c:	mov	x1, #0x3                   	// #3
     760:	add	x0, x19, #0xa8
     764:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     768:	b	70c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCFEPCfS1_+0x1a4>
     76c:	mov	w2, #0x0                   	// #0
     770:	mov	w1, #0x3                   	// #3
     774:	mov	x0, x19
     778:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

000000000000077c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt>:
     77c:	stp	x29, x30, [sp, #-112]!
     780:	mov	x29, sp
     784:	stp	x19, x20, [sp, #16]
     788:	stp	x21, x22, [sp, #32]
     78c:	stp	x23, x24, [sp, #48]
     790:	stp	x25, x26, [sp, #64]
     794:	stp	x27, x28, [sp, #80]
     798:	mov	x25, x1
     79c:	and	w0, w2, #0xffff
     7a0:	str	w0, [sp, #108]
     7a4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     7a8:	ldr	x0, [x0]
     7ac:	mrs	x1, tpidr_el0
     7b0:	ldr	x19, [x1, x0]
     7b4:	add	x27, x19, #0x208
     7b8:	ldr	x26, [x27]
     7bc:	lsr	x24, x19, #1
     7c0:	orr	x24, x24, #0x8000000000000000
     7c4:	lsr	x21, x25, #5
     7c8:	mov	w0, #0x3c6f                	// #15471
     7cc:	movk	w0, #0x1, lsl #16
     7d0:	mul	w21, w21, w0
     7d4:	lsr	w23, w21, #16
     7d8:	add	x20, x25, #0x21
     7dc:	lsr	x20, x20, #5
     7e0:	mul	w20, w20, w0
     7e4:	lsr	w20, w20, #16
     7e8:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     7ec:	add	x22, x22, #0x0
     7f0:	add	x0, x22, #0x80
     7f4:	str	x0, [sp, #96]
     7f8:	b	8a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0x128>
     7fc:	mov	w2, #0x0                   	// #0
     800:	mov	w1, #0x2                   	// #2
     804:	mov	x0, x19
     808:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     80c:	ldr	x0, [sp, #96]
     810:	ldar	x26, [x0]
     814:	ldr	x0, [x19, #208]
     818:	ldr	x3, [x19, #200]
     81c:	add	x3, x0, x3, lsl #4
     820:	cmp	x0, x3
     824:	b.eq	850 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0xd4>  // b.none
     828:	ldr	x2, [x0]
     82c:	ldr	x2, [x2]
     830:	ldr	x5, [x0, #8]
     834:	lsr	x4, x2, #3
     838:	cmp	x4, x5, lsr #3
     83c:	ccmp	x24, x2, #0x4, ne  // ne = any
     840:	b.ne	97c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0x200>  // b.any
     844:	add	x0, x0, #0x10
     848:	cmp	x3, x0
     84c:	b.ne	828 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0xac>  // b.any
     850:	stlr	x26, [x27]
     854:	b	8c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0x14c>
     858:	mov	w2, #0x0                   	// #0
     85c:	mov	w1, #0x2                   	// #2
     860:	mov	x0, x19
     864:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     868:	ldr	x2, [x19, #232]
     86c:	ldr	x0, [x19, #224]
     870:	add	x3, x0, #0x1
     874:	str	x3, [x19, #224]
     878:	lsl	x0, x0, #4
     87c:	add	x3, x2, x0
     880:	ldr	x1, [x22, #256]
     884:	add	x23, x1, x23
     888:	str	x23, [x2, x0]
     88c:	str	x28, [x3, #8]
     890:	add	w21, w21, #0x13, lsl #12
     894:	add	w21, w21, #0xc6f
     898:	lsr	w23, w21, #16
     89c:	cmp	w20, w21, lsr #16
     8a0:	b.eq	908 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0x18c>  // b.none
     8a4:	lsl	x23, x23, #3
     8a8:	ldr	x0, [x22, #256]
     8ac:	add	x0, x0, x23
     8b0:	ldr	x1, [x0]
     8b4:	cmp	x24, x1
     8b8:	b.eq	890 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0x114>  // b.none
     8bc:	tbnz	x1, #63, 7fc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0x80>
     8c0:	cmp	x26, x1, lsr #3
     8c4:	b.cc	80c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0x90>  // b.lo, b.ul, b.last
     8c8:	ldr	x0, [x22, #256]
     8cc:	add	x0, x0, x23
     8d0:	ldaxr	x28, [x0]
     8d4:	cmp	x28, x1
     8d8:	b.ne	8e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0x168>  // b.any
     8dc:	stxr	w2, x24, [x0]
     8e0:	cbnz	w2, 8d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0x154>
     8e4:	b.ne	858 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0xdc>  // b.any
     8e8:	dmb	ish
     8ec:	ldr	x1, [x19, #224]
     8f0:	ldr	x0, [x19, #216]
     8f4:	cmp	x1, x0
     8f8:	b.ne	868 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0xec>  // b.any
     8fc:	add	x0, x19, #0xd8
     900:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     904:	b	868 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0xec>
     908:	ldr	x0, [x19, #176]
     90c:	add	x0, x0, #0x3
     910:	ldr	x1, [x19, #168]
     914:	cmp	x0, x1
     918:	b.hi	96c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0x1f0>  // b.pmore
     91c:	ldr	x0, [x19, #176]
     920:	lsl	x2, x0, #3
     924:	ldr	x3, [x19, #184]
     928:	add	x1, x3, x2
     92c:	add	x0, x0, #0x3
     930:	str	x0, [x19, #176]
     934:	ldrh	w0, [x25]
     938:	strh	w0, [x3, x2]
     93c:	mov	x0, #0x2                   	// #2
     940:	str	x0, [x1, #8]
     944:	str	x25, [x1, #16]
     948:	ldrh	w0, [sp, #108]
     94c:	strh	w0, [x25]
     950:	ldp	x19, x20, [sp, #16]
     954:	ldp	x21, x22, [sp, #32]
     958:	ldp	x23, x24, [sp, #48]
     95c:	ldp	x25, x26, [sp, #64]
     960:	ldp	x27, x28, [sp, #80]
     964:	ldp	x29, x30, [sp], #112
     968:	ret
     96c:	mov	x1, #0x3                   	// #3
     970:	add	x0, x19, #0xa8
     974:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     978:	b	91c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU2EPtt+0x1a0>
     97c:	mov	w2, #0x0                   	// #0
     980:	mov	w1, #0x3                   	// #3
     984:	mov	x0, x19
     988:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

000000000000098c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd>:
     98c:	stp	x29, x30, [sp, #-128]!
     990:	mov	x29, sp
     994:	stp	x19, x20, [sp, #16]
     998:	stp	x21, x22, [sp, #32]
     99c:	stp	x23, x24, [sp, #48]
     9a0:	stp	x25, x26, [sp, #64]
     9a4:	stp	x27, x28, [sp, #80]
     9a8:	str	d8, [sp, #96]
     9ac:	mov	x25, x1
     9b0:	fmov	d8, d0
     9b4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     9b8:	ldr	x0, [x0]
     9bc:	mrs	x1, tpidr_el0
     9c0:	ldr	x19, [x1, x0]
     9c4:	add	x27, x19, #0x208
     9c8:	ldr	x26, [x27]
     9cc:	lsr	x24, x19, #1
     9d0:	orr	x24, x24, #0x8000000000000000
     9d4:	lsr	x21, x25, #5
     9d8:	mov	w0, #0x3c6f                	// #15471
     9dc:	movk	w0, #0x1, lsl #16
     9e0:	mul	w21, w21, w0
     9e4:	lsr	w23, w21, #16
     9e8:	add	x20, x25, #0x27
     9ec:	lsr	x20, x20, #5
     9f0:	mul	w20, w20, w0
     9f4:	lsr	w20, w20, #16
     9f8:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     9fc:	add	x22, x22, #0x0
     a00:	add	x0, x22, #0x80
     a04:	str	x0, [sp, #120]
     a08:	b	ab4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x128>
     a0c:	mov	w2, #0x0                   	// #0
     a10:	mov	w1, #0x2                   	// #2
     a14:	mov	x0, x19
     a18:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     a1c:	ldr	x0, [sp, #120]
     a20:	ldar	x26, [x0]
     a24:	ldr	x0, [x19, #208]
     a28:	ldr	x3, [x19, #200]
     a2c:	add	x3, x0, x3, lsl #4
     a30:	cmp	x0, x3
     a34:	b.eq	a60 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0xd4>  // b.none
     a38:	ldr	x2, [x0]
     a3c:	ldr	x2, [x2]
     a40:	ldr	x5, [x0, #8]
     a44:	lsr	x4, x2, #3
     a48:	cmp	x4, x5, lsr #3
     a4c:	ccmp	x24, x2, #0x4, ne  // ne = any
     a50:	b.ne	b88 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x1fc>  // b.any
     a54:	add	x0, x0, #0x10
     a58:	cmp	x3, x0
     a5c:	b.ne	a38 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0xac>  // b.any
     a60:	stlr	x26, [x27]
     a64:	b	ad8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x14c>
     a68:	mov	w2, #0x0                   	// #0
     a6c:	mov	w1, #0x2                   	// #2
     a70:	mov	x0, x19
     a74:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     a78:	ldr	x2, [x19, #232]
     a7c:	ldr	x0, [x19, #224]
     a80:	add	x3, x0, #0x1
     a84:	str	x3, [x19, #224]
     a88:	lsl	x0, x0, #4
     a8c:	add	x3, x2, x0
     a90:	ldr	x1, [x22, #256]
     a94:	add	x23, x1, x23
     a98:	str	x23, [x2, x0]
     a9c:	str	x28, [x3, #8]
     aa0:	add	w21, w21, #0x13, lsl #12
     aa4:	add	w21, w21, #0xc6f
     aa8:	lsr	w23, w21, #16
     aac:	cmp	w20, w21, lsr #16
     ab0:	b.eq	b18 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x18c>  // b.none
     ab4:	lsl	x23, x23, #3
     ab8:	ldr	x0, [x22, #256]
     abc:	add	x0, x0, x23
     ac0:	ldr	x1, [x0]
     ac4:	cmp	x24, x1
     ac8:	b.eq	aa0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x114>  // b.none
     acc:	tbnz	x1, #63, a0c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x80>
     ad0:	cmp	x26, x1, lsr #3
     ad4:	b.cc	a1c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x90>  // b.lo, b.ul, b.last
     ad8:	ldr	x0, [x22, #256]
     adc:	add	x0, x0, x23
     ae0:	ldaxr	x28, [x0]
     ae4:	cmp	x28, x1
     ae8:	b.ne	af4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x168>  // b.any
     aec:	stxr	w2, x24, [x0]
     af0:	cbnz	w2, ae0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x154>
     af4:	b.ne	a68 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0xdc>  // b.any
     af8:	dmb	ish
     afc:	ldr	x1, [x19, #224]
     b00:	ldr	x0, [x19, #216]
     b04:	cmp	x1, x0
     b08:	b.ne	a78 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0xec>  // b.any
     b0c:	add	x0, x19, #0xd8
     b10:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     b14:	b	a78 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0xec>
     b18:	ldr	x0, [x19, #176]
     b1c:	add	x0, x0, #0x3
     b20:	ldr	x1, [x19, #168]
     b24:	cmp	x0, x1
     b28:	b.hi	b78 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x1ec>  // b.pmore
     b2c:	ldr	x0, [x19, #176]
     b30:	ldr	x2, [x19, #184]
     b34:	add	x1, x2, x0, lsl #3
     b38:	add	x3, x0, #0x3
     b3c:	str	x3, [x19, #176]
     b40:	ldr	x3, [x25]
     b44:	str	x3, [x2, x0, lsl #3]
     b48:	mov	x0, #0x8                   	// #8
     b4c:	str	x0, [x1, #8]
     b50:	str	x25, [x1, #16]
     b54:	str	d8, [x25]
     b58:	ldp	x19, x20, [sp, #16]
     b5c:	ldp	x21, x22, [sp, #32]
     b60:	ldp	x23, x24, [sp, #48]
     b64:	ldp	x25, x26, [sp, #64]
     b68:	ldp	x27, x28, [sp, #80]
     b6c:	ldr	d8, [sp, #96]
     b70:	ldp	x29, x30, [sp], #128
     b74:	ret
     b78:	mov	x1, #0x3                   	// #3
     b7c:	add	x0, x19, #0xa8
     b80:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     b84:	b	b2c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WDEPdd+0x1a0>
     b88:	mov	w2, #0x0                   	// #0
     b8c:	mov	w1, #0x3                   	// #3
     b90:	mov	x0, x19
     b94:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000b98 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj>:
     b98:	stp	x29, x30, [sp, #-112]!
     b9c:	mov	x29, sp
     ba0:	stp	x19, x20, [sp, #16]
     ba4:	stp	x21, x22, [sp, #32]
     ba8:	stp	x23, x24, [sp, #48]
     bac:	stp	x25, x26, [sp, #64]
     bb0:	stp	x27, x28, [sp, #80]
     bb4:	mov	x25, x1
     bb8:	str	w2, [sp, #108]
     bbc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     bc0:	ldr	x0, [x0]
     bc4:	mrs	x1, tpidr_el0
     bc8:	ldr	x19, [x1, x0]
     bcc:	add	x27, x19, #0x208
     bd0:	ldr	x26, [x27]
     bd4:	lsr	x24, x19, #1
     bd8:	orr	x24, x24, #0x8000000000000000
     bdc:	lsr	x21, x25, #5
     be0:	mov	w0, #0x3c6f                	// #15471
     be4:	movk	w0, #0x1, lsl #16
     be8:	mul	w21, w21, w0
     bec:	lsr	w23, w21, #16
     bf0:	add	x20, x25, #0x23
     bf4:	lsr	x20, x20, #5
     bf8:	mul	w20, w20, w0
     bfc:	lsr	w20, w20, #16
     c00:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     c04:	add	x22, x22, #0x0
     c08:	add	x0, x22, #0x80
     c0c:	str	x0, [sp, #96]
     c10:	b	cbc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x124>
     c14:	mov	w2, #0x0                   	// #0
     c18:	mov	w1, #0x2                   	// #2
     c1c:	mov	x0, x19
     c20:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     c24:	ldr	x0, [sp, #96]
     c28:	ldar	x26, [x0]
     c2c:	ldr	x0, [x19, #208]
     c30:	ldr	x3, [x19, #200]
     c34:	add	x3, x0, x3, lsl #4
     c38:	cmp	x0, x3
     c3c:	b.eq	c68 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0xd0>  // b.none
     c40:	ldr	x2, [x0]
     c44:	ldr	x2, [x2]
     c48:	ldr	x5, [x0, #8]
     c4c:	lsr	x4, x2, #3
     c50:	cmp	x4, x5, lsr #3
     c54:	ccmp	x24, x2, #0x4, ne  // ne = any
     c58:	b.ne	d94 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x1fc>  // b.any
     c5c:	add	x0, x0, #0x10
     c60:	cmp	x3, x0
     c64:	b.ne	c40 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0xa8>  // b.any
     c68:	stlr	x26, [x27]
     c6c:	b	ce0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x148>
     c70:	mov	w2, #0x0                   	// #0
     c74:	mov	w1, #0x2                   	// #2
     c78:	mov	x0, x19
     c7c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     c80:	ldr	x2, [x19, #232]
     c84:	ldr	x0, [x19, #224]
     c88:	add	x3, x0, #0x1
     c8c:	str	x3, [x19, #224]
     c90:	lsl	x0, x0, #4
     c94:	add	x3, x2, x0
     c98:	ldr	x1, [x22, #256]
     c9c:	add	x23, x1, x23
     ca0:	str	x23, [x2, x0]
     ca4:	str	x28, [x3, #8]
     ca8:	add	w21, w21, #0x13, lsl #12
     cac:	add	w21, w21, #0xc6f
     cb0:	lsr	w23, w21, #16
     cb4:	cmp	w20, w21, lsr #16
     cb8:	b.eq	d20 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x188>  // b.none
     cbc:	lsl	x23, x23, #3
     cc0:	ldr	x0, [x22, #256]
     cc4:	add	x0, x0, x23
     cc8:	ldr	x1, [x0]
     ccc:	cmp	x24, x1
     cd0:	b.eq	ca8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x110>  // b.none
     cd4:	tbnz	x1, #63, c14 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x7c>
     cd8:	cmp	x26, x1, lsr #3
     cdc:	b.cc	c24 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x8c>  // b.lo, b.ul, b.last
     ce0:	ldr	x0, [x22, #256]
     ce4:	add	x0, x0, x23
     ce8:	ldaxr	x28, [x0]
     cec:	cmp	x28, x1
     cf0:	b.ne	cfc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x164>  // b.any
     cf4:	stxr	w2, x24, [x0]
     cf8:	cbnz	w2, ce8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x150>
     cfc:	b.ne	c70 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0xd8>  // b.any
     d00:	dmb	ish
     d04:	ldr	x1, [x19, #224]
     d08:	ldr	x0, [x19, #216]
     d0c:	cmp	x1, x0
     d10:	b.ne	c80 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0xe8>  // b.any
     d14:	add	x0, x19, #0xd8
     d18:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     d1c:	b	c80 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0xe8>
     d20:	ldr	x0, [x19, #176]
     d24:	add	x0, x0, #0x3
     d28:	ldr	x1, [x19, #168]
     d2c:	cmp	x0, x1
     d30:	b.hi	d84 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x1ec>  // b.pmore
     d34:	ldr	x0, [x19, #176]
     d38:	lsl	x2, x0, #3
     d3c:	ldr	x3, [x19, #184]
     d40:	add	x1, x3, x2
     d44:	add	x0, x0, #0x3
     d48:	str	x0, [x19, #176]
     d4c:	ldr	w0, [x25]
     d50:	str	w0, [x3, x2]
     d54:	mov	x0, #0x4                   	// #4
     d58:	str	x0, [x1, #8]
     d5c:	str	x25, [x1, #16]
     d60:	ldr	w0, [sp, #108]
     d64:	str	w0, [x25]
     d68:	ldp	x19, x20, [sp, #16]
     d6c:	ldp	x21, x22, [sp, #32]
     d70:	ldp	x23, x24, [sp, #48]
     d74:	ldp	x25, x26, [sp, #64]
     d78:	ldp	x27, x28, [sp, #80]
     d7c:	ldp	x29, x30, [sp], #112
     d80:	ret
     d84:	mov	x1, #0x3                   	// #3
     d88:	add	x0, x19, #0xa8
     d8c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     d90:	b	d34 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU4EPjj+0x19c>
     d94:	mov	w2, #0x0                   	// #0
     d98:	mov	w1, #0x3                   	// #3
     d9c:	mov	x0, x19
     da0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000da4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee>:
     da4:	stp	x29, x30, [sp, #-128]!
     da8:	mov	x29, sp
     dac:	stp	x19, x20, [sp, #16]
     db0:	stp	x21, x22, [sp, #32]
     db4:	stp	x23, x24, [sp, #48]
     db8:	stp	x25, x26, [sp, #64]
     dbc:	stp	x27, x28, [sp, #80]
     dc0:	mov	x25, x1
     dc4:	str	q0, [sp, #112]
     dc8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     dcc:	ldr	x0, [x0]
     dd0:	mrs	x1, tpidr_el0
     dd4:	ldr	x19, [x1, x0]
     dd8:	add	x27, x19, #0x208
     ddc:	ldr	x26, [x27]
     de0:	lsr	x24, x19, #1
     de4:	orr	x24, x24, #0x8000000000000000
     de8:	lsr	x21, x25, #5
     dec:	mov	w0, #0x3c6f                	// #15471
     df0:	movk	w0, #0x1, lsl #16
     df4:	mul	w21, w21, w0
     df8:	lsr	w23, w21, #16
     dfc:	add	x20, x25, #0x2f
     e00:	lsr	x20, x20, #5
     e04:	mul	w20, w20, w0
     e08:	lsr	w20, w20, #16
     e0c:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     e10:	add	x22, x22, #0x0
     e14:	add	x0, x22, #0x80
     e18:	str	x0, [sp, #104]
     e1c:	b	ec8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x124>
     e20:	mov	w2, #0x0                   	// #0
     e24:	mov	w1, #0x2                   	// #2
     e28:	mov	x0, x19
     e2c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     e30:	ldr	x0, [sp, #104]
     e34:	ldar	x26, [x0]
     e38:	ldr	x0, [x19, #208]
     e3c:	ldr	x3, [x19, #200]
     e40:	add	x3, x0, x3, lsl #4
     e44:	cmp	x0, x3
     e48:	b.eq	e74 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0xd0>  // b.none
     e4c:	ldr	x2, [x0]
     e50:	ldr	x2, [x2]
     e54:	ldr	x5, [x0, #8]
     e58:	lsr	x4, x2, #3
     e5c:	cmp	x4, x5, lsr #3
     e60:	ccmp	x24, x2, #0x4, ne  // ne = any
     e64:	b.ne	f9c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x1f8>  // b.any
     e68:	add	x0, x0, #0x10
     e6c:	cmp	x3, x0
     e70:	b.ne	e4c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0xa8>  // b.any
     e74:	stlr	x26, [x27]
     e78:	b	eec <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x148>
     e7c:	mov	w2, #0x0                   	// #0
     e80:	mov	w1, #0x2                   	// #2
     e84:	mov	x0, x19
     e88:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
     e8c:	ldr	x2, [x19, #232]
     e90:	ldr	x0, [x19, #224]
     e94:	add	x3, x0, #0x1
     e98:	str	x3, [x19, #224]
     e9c:	lsl	x0, x0, #4
     ea0:	add	x3, x2, x0
     ea4:	ldr	x1, [x22, #256]
     ea8:	add	x23, x1, x23
     eac:	str	x23, [x2, x0]
     eb0:	str	x28, [x3, #8]
     eb4:	add	w21, w21, #0x13, lsl #12
     eb8:	add	w21, w21, #0xc6f
     ebc:	lsr	w23, w21, #16
     ec0:	cmp	w20, w21, lsr #16
     ec4:	b.eq	f2c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x188>  // b.none
     ec8:	lsl	x23, x23, #3
     ecc:	ldr	x0, [x22, #256]
     ed0:	add	x0, x0, x23
     ed4:	ldr	x1, [x0]
     ed8:	cmp	x24, x1
     edc:	b.eq	eb4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x110>  // b.none
     ee0:	tbnz	x1, #63, e20 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x7c>
     ee4:	cmp	x26, x1, lsr #3
     ee8:	b.cc	e30 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x8c>  // b.lo, b.ul, b.last
     eec:	ldr	x0, [x22, #256]
     ef0:	add	x0, x0, x23
     ef4:	ldaxr	x28, [x0]
     ef8:	cmp	x28, x1
     efc:	b.ne	f08 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x164>  // b.any
     f00:	stxr	w2, x24, [x0]
     f04:	cbnz	w2, ef4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x150>
     f08:	b.ne	e7c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0xd8>  // b.any
     f0c:	dmb	ish
     f10:	ldr	x1, [x19, #224]
     f14:	ldr	x0, [x19, #216]
     f18:	cmp	x1, x0
     f1c:	b.ne	e8c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0xe8>  // b.any
     f20:	add	x0, x19, #0xd8
     f24:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     f28:	b	e8c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0xe8>
     f2c:	ldr	x0, [x19, #176]
     f30:	add	x0, x0, #0x4
     f34:	ldr	x1, [x19, #168]
     f38:	cmp	x0, x1
     f3c:	b.hi	f8c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x1e8>  // b.pmore
     f40:	ldr	x1, [x19, #176]
     f44:	ldr	x0, [x19, #184]
     f48:	add	x0, x0, x1, lsl #3
     f4c:	add	x1, x1, #0x4
     f50:	str	x1, [x19, #176]
     f54:	ldp	x2, x3, [x25]
     f58:	stp	x2, x3, [x0]
     f5c:	mov	x1, #0x10                  	// #16
     f60:	str	x1, [x0, #16]
     f64:	str	x25, [x0, #24]
     f68:	ldr	q0, [sp, #112]
     f6c:	str	q0, [x25]
     f70:	ldp	x19, x20, [sp, #16]
     f74:	ldp	x21, x22, [sp, #32]
     f78:	ldp	x23, x24, [sp, #48]
     f7c:	ldp	x25, x26, [sp, #64]
     f80:	ldp	x27, x28, [sp, #80]
     f84:	ldp	x29, x30, [sp], #128
     f88:	ret
     f8c:	mov	x1, #0x4                   	// #4
     f90:	add	x0, x19, #0xa8
     f94:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
     f98:	b	f40 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WEEPee+0x19c>
     f9c:	mov	w2, #0x0                   	// #0
     fa0:	mov	w1, #0x3                   	// #3
     fa4:	mov	x0, x19
     fa8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000000fac <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj>:
     fac:	stp	x29, x30, [sp, #-112]!
     fb0:	mov	x29, sp
     fb4:	stp	x19, x20, [sp, #16]
     fb8:	stp	x21, x22, [sp, #32]
     fbc:	stp	x23, x24, [sp, #48]
     fc0:	stp	x25, x26, [sp, #64]
     fc4:	stp	x27, x28, [sp, #80]
     fc8:	mov	x25, x1
     fcc:	str	w2, [sp, #108]
     fd0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
     fd4:	ldr	x0, [x0]
     fd8:	mrs	x1, tpidr_el0
     fdc:	ldr	x19, [x1, x0]
     fe0:	add	x27, x19, #0x208
     fe4:	ldr	x26, [x27]
     fe8:	lsr	x24, x19, #1
     fec:	orr	x24, x24, #0x8000000000000000
     ff0:	lsr	x21, x25, #5
     ff4:	mov	w0, #0x3c6f                	// #15471
     ff8:	movk	w0, #0x1, lsl #16
     ffc:	mul	w21, w21, w0
    1000:	lsr	w23, w21, #16
    1004:	add	x20, x25, #0x23
    1008:	lsr	x20, x20, #5
    100c:	mul	w20, w20, w0
    1010:	lsr	w20, w20, #16
    1014:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1018:	add	x22, x22, #0x0
    101c:	add	x0, x22, #0x80
    1020:	str	x0, [sp, #96]
    1024:	b	10d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0x124>
    1028:	mov	w2, #0x0                   	// #0
    102c:	mov	w1, #0x2                   	// #2
    1030:	mov	x0, x19
    1034:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1038:	ldr	x0, [sp, #96]
    103c:	ldar	x26, [x0]
    1040:	ldr	x0, [x19, #208]
    1044:	ldr	x3, [x19, #200]
    1048:	add	x3, x0, x3, lsl #4
    104c:	cmp	x0, x3
    1050:	b.eq	107c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0xd0>  // b.none
    1054:	ldr	x2, [x0]
    1058:	ldr	x2, [x2]
    105c:	ldr	x5, [x0, #8]
    1060:	lsr	x4, x2, #3
    1064:	cmp	x4, x5, lsr #3
    1068:	ccmp	x24, x2, #0x4, ne  // ne = any
    106c:	b.ne	11a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0x1fc>  // b.any
    1070:	add	x0, x0, #0x10
    1074:	cmp	x3, x0
    1078:	b.ne	1054 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0xa8>  // b.any
    107c:	stlr	x26, [x27]
    1080:	b	10f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0x148>
    1084:	mov	w2, #0x0                   	// #0
    1088:	mov	w1, #0x2                   	// #2
    108c:	mov	x0, x19
    1090:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1094:	ldr	x2, [x19, #232]
    1098:	ldr	x0, [x19, #224]
    109c:	add	x3, x0, #0x1
    10a0:	str	x3, [x19, #224]
    10a4:	lsl	x0, x0, #4
    10a8:	add	x3, x2, x0
    10ac:	ldr	x1, [x22, #256]
    10b0:	add	x23, x1, x23
    10b4:	str	x23, [x2, x0]
    10b8:	str	x28, [x3, #8]
    10bc:	add	w21, w21, #0x13, lsl #12
    10c0:	add	w21, w21, #0xc6f
    10c4:	lsr	w23, w21, #16
    10c8:	cmp	w20, w21, lsr #16
    10cc:	b.eq	1134 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0x188>  // b.none
    10d0:	lsl	x23, x23, #3
    10d4:	ldr	x0, [x22, #256]
    10d8:	add	x0, x0, x23
    10dc:	ldr	x1, [x0]
    10e0:	cmp	x24, x1
    10e4:	b.eq	10bc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0x110>  // b.none
    10e8:	tbnz	x1, #63, 1028 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0x7c>
    10ec:	cmp	x26, x1, lsr #3
    10f0:	b.cc	1038 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0x8c>  // b.lo, b.ul, b.last
    10f4:	ldr	x0, [x22, #256]
    10f8:	add	x0, x0, x23
    10fc:	ldaxr	x28, [x0]
    1100:	cmp	x28, x1
    1104:	b.ne	1110 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0x164>  // b.any
    1108:	stxr	w2, x24, [x0]
    110c:	cbnz	w2, 10fc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0x150>
    1110:	b.ne	1084 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0xd8>  // b.any
    1114:	dmb	ish
    1118:	ldr	x1, [x19, #224]
    111c:	ldr	x0, [x19, #216]
    1120:	cmp	x1, x0
    1124:	b.ne	1094 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0xe8>  // b.any
    1128:	add	x0, x19, #0xd8
    112c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1130:	b	1094 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0xe8>
    1134:	ldr	x0, [x19, #176]
    1138:	add	x0, x0, #0x3
    113c:	ldr	x1, [x19, #168]
    1140:	cmp	x0, x1
    1144:	b.hi	1198 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0x1ec>  // b.pmore
    1148:	ldr	x0, [x19, #176]
    114c:	lsl	x2, x0, #3
    1150:	ldr	x3, [x19, #184]
    1154:	add	x1, x3, x2
    1158:	add	x0, x0, #0x3
    115c:	str	x0, [x19, #176]
    1160:	ldr	w0, [x25]
    1164:	str	w0, [x3, x2]
    1168:	mov	x0, #0x4                   	// #4
    116c:	str	x0, [x1, #8]
    1170:	str	x25, [x1, #16]
    1174:	ldr	w0, [sp, #108]
    1178:	str	w0, [x25]
    117c:	ldp	x19, x20, [sp, #16]
    1180:	ldp	x21, x22, [sp, #32]
    1184:	ldp	x23, x24, [sp, #48]
    1188:	ldp	x25, x26, [sp, #64]
    118c:	ldp	x27, x28, [sp, #80]
    1190:	ldp	x29, x30, [sp], #112
    1194:	ret
    1198:	mov	x1, #0x3                   	// #3
    119c:	add	x0, x19, #0xa8
    11a0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    11a4:	b	1148 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU4EPjj+0x19c>
    11a8:	mov	w2, #0x0                   	// #0
    11ac:	mov	w1, #0x3                   	// #3
    11b0:	mov	x0, x19
    11b4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000011b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd>:
    11b8:	stp	x29, x30, [sp, #-128]!
    11bc:	mov	x29, sp
    11c0:	stp	x19, x20, [sp, #16]
    11c4:	stp	x21, x22, [sp, #32]
    11c8:	stp	x23, x24, [sp, #48]
    11cc:	stp	x25, x26, [sp, #64]
    11d0:	stp	x27, x28, [sp, #80]
    11d4:	str	d8, [sp, #96]
    11d8:	mov	x25, x1
    11dc:	fmov	d8, d0
    11e0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    11e4:	ldr	x0, [x0]
    11e8:	mrs	x1, tpidr_el0
    11ec:	ldr	x19, [x1, x0]
    11f0:	add	x27, x19, #0x208
    11f4:	ldr	x26, [x27]
    11f8:	lsr	x24, x19, #1
    11fc:	orr	x24, x24, #0x8000000000000000
    1200:	lsr	x21, x25, #5
    1204:	mov	w0, #0x3c6f                	// #15471
    1208:	movk	w0, #0x1, lsl #16
    120c:	mul	w21, w21, w0
    1210:	lsr	w23, w21, #16
    1214:	add	x20, x25, #0x27
    1218:	lsr	x20, x20, #5
    121c:	mul	w20, w20, w0
    1220:	lsr	w20, w20, #16
    1224:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1228:	add	x22, x22, #0x0
    122c:	add	x0, x22, #0x80
    1230:	str	x0, [sp, #120]
    1234:	b	12e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0x128>
    1238:	mov	w2, #0x0                   	// #0
    123c:	mov	w1, #0x2                   	// #2
    1240:	mov	x0, x19
    1244:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1248:	ldr	x0, [sp, #120]
    124c:	ldar	x26, [x0]
    1250:	ldr	x0, [x19, #208]
    1254:	ldr	x3, [x19, #200]
    1258:	add	x3, x0, x3, lsl #4
    125c:	cmp	x0, x3
    1260:	b.eq	128c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0xd4>  // b.none
    1264:	ldr	x2, [x0]
    1268:	ldr	x2, [x2]
    126c:	ldr	x5, [x0, #8]
    1270:	lsr	x4, x2, #3
    1274:	cmp	x4, x5, lsr #3
    1278:	ccmp	x24, x2, #0x4, ne  // ne = any
    127c:	b.ne	13b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0x1fc>  // b.any
    1280:	add	x0, x0, #0x10
    1284:	cmp	x3, x0
    1288:	b.ne	1264 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0xac>  // b.any
    128c:	stlr	x26, [x27]
    1290:	b	1304 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0x14c>
    1294:	mov	w2, #0x0                   	// #0
    1298:	mov	w1, #0x2                   	// #2
    129c:	mov	x0, x19
    12a0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    12a4:	ldr	x2, [x19, #232]
    12a8:	ldr	x0, [x19, #224]
    12ac:	add	x3, x0, #0x1
    12b0:	str	x3, [x19, #224]
    12b4:	lsl	x0, x0, #4
    12b8:	add	x3, x2, x0
    12bc:	ldr	x1, [x22, #256]
    12c0:	add	x23, x1, x23
    12c4:	str	x23, [x2, x0]
    12c8:	str	x28, [x3, #8]
    12cc:	add	w21, w21, #0x13, lsl #12
    12d0:	add	w21, w21, #0xc6f
    12d4:	lsr	w23, w21, #16
    12d8:	cmp	w20, w21, lsr #16
    12dc:	b.eq	1344 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0x18c>  // b.none
    12e0:	lsl	x23, x23, #3
    12e4:	ldr	x0, [x22, #256]
    12e8:	add	x0, x0, x23
    12ec:	ldr	x1, [x0]
    12f0:	cmp	x24, x1
    12f4:	b.eq	12cc <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0x114>  // b.none
    12f8:	tbnz	x1, #63, 1238 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0x80>
    12fc:	cmp	x26, x1, lsr #3
    1300:	b.cc	1248 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0x90>  // b.lo, b.ul, b.last
    1304:	ldr	x0, [x22, #256]
    1308:	add	x0, x0, x23
    130c:	ldaxr	x28, [x0]
    1310:	cmp	x28, x1
    1314:	b.ne	1320 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0x168>  // b.any
    1318:	stxr	w2, x24, [x0]
    131c:	cbnz	w2, 130c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0x154>
    1320:	b.ne	1294 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0xdc>  // b.any
    1324:	dmb	ish
    1328:	ldr	x1, [x19, #224]
    132c:	ldr	x0, [x19, #216]
    1330:	cmp	x1, x0
    1334:	b.ne	12a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0xec>  // b.any
    1338:	add	x0, x19, #0xd8
    133c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1340:	b	12a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0xec>
    1344:	ldr	x0, [x19, #176]
    1348:	add	x0, x0, #0x3
    134c:	ldr	x1, [x19, #168]
    1350:	cmp	x0, x1
    1354:	b.hi	13a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0x1ec>  // b.pmore
    1358:	ldr	x0, [x19, #176]
    135c:	ldr	x2, [x19, #184]
    1360:	add	x1, x2, x0, lsl #3
    1364:	add	x3, x0, #0x3
    1368:	str	x3, [x19, #176]
    136c:	ldr	x3, [x25]
    1370:	str	x3, [x2, x0, lsl #3]
    1374:	mov	x0, #0x8                   	// #8
    1378:	str	x0, [x1, #8]
    137c:	str	x25, [x1, #16]
    1380:	str	d8, [x25]
    1384:	ldp	x19, x20, [sp, #16]
    1388:	ldp	x21, x22, [sp, #32]
    138c:	ldp	x23, x24, [sp, #48]
    1390:	ldp	x25, x26, [sp, #64]
    1394:	ldp	x27, x28, [sp, #80]
    1398:	ldr	d8, [sp, #96]
    139c:	ldp	x29, x30, [sp], #128
    13a0:	ret
    13a4:	mov	x1, #0x3                   	// #3
    13a8:	add	x0, x19, #0xa8
    13ac:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    13b0:	b	1358 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRDEPdd+0x1a0>
    13b4:	mov	w2, #0x0                   	// #0
    13b8:	mov	w1, #0x3                   	// #3
    13bc:	mov	x0, x19
    13c0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000013c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff>:
    13c4:	stp	x29, x30, [sp, #-128]!
    13c8:	mov	x29, sp
    13cc:	stp	x19, x20, [sp, #16]
    13d0:	stp	x21, x22, [sp, #32]
    13d4:	stp	x23, x24, [sp, #48]
    13d8:	stp	x25, x26, [sp, #64]
    13dc:	stp	x27, x28, [sp, #80]
    13e0:	str	d8, [sp, #96]
    13e4:	mov	x25, x1
    13e8:	fmov	s8, s0
    13ec:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    13f0:	ldr	x0, [x0]
    13f4:	mrs	x1, tpidr_el0
    13f8:	ldr	x19, [x1, x0]
    13fc:	add	x27, x19, #0x208
    1400:	ldr	x26, [x27]
    1404:	lsr	x24, x19, #1
    1408:	orr	x24, x24, #0x8000000000000000
    140c:	lsr	x21, x25, #5
    1410:	mov	w0, #0x3c6f                	// #15471
    1414:	movk	w0, #0x1, lsl #16
    1418:	mul	w21, w21, w0
    141c:	lsr	w23, w21, #16
    1420:	add	x20, x25, #0x23
    1424:	lsr	x20, x20, #5
    1428:	mul	w20, w20, w0
    142c:	lsr	w20, w20, #16
    1430:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1434:	add	x22, x22, #0x0
    1438:	add	x0, x22, #0x80
    143c:	str	x0, [sp, #120]
    1440:	b	14ec <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x128>
    1444:	mov	w2, #0x0                   	// #0
    1448:	mov	w1, #0x2                   	// #2
    144c:	mov	x0, x19
    1450:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1454:	ldr	x0, [sp, #120]
    1458:	ldar	x26, [x0]
    145c:	ldr	x0, [x19, #208]
    1460:	ldr	x3, [x19, #200]
    1464:	add	x3, x0, x3, lsl #4
    1468:	cmp	x0, x3
    146c:	b.eq	1498 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0xd4>  // b.none
    1470:	ldr	x2, [x0]
    1474:	ldr	x2, [x2]
    1478:	ldr	x5, [x0, #8]
    147c:	lsr	x4, x2, #3
    1480:	cmp	x4, x5, lsr #3
    1484:	ccmp	x24, x2, #0x4, ne  // ne = any
    1488:	b.ne	15c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x200>  // b.any
    148c:	add	x0, x0, #0x10
    1490:	cmp	x3, x0
    1494:	b.ne	1470 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0xac>  // b.any
    1498:	stlr	x26, [x27]
    149c:	b	1510 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x14c>
    14a0:	mov	w2, #0x0                   	// #0
    14a4:	mov	w1, #0x2                   	// #2
    14a8:	mov	x0, x19
    14ac:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    14b0:	ldr	x2, [x19, #232]
    14b4:	ldr	x0, [x19, #224]
    14b8:	add	x3, x0, #0x1
    14bc:	str	x3, [x19, #224]
    14c0:	lsl	x0, x0, #4
    14c4:	add	x3, x2, x0
    14c8:	ldr	x1, [x22, #256]
    14cc:	add	x23, x1, x23
    14d0:	str	x23, [x2, x0]
    14d4:	str	x28, [x3, #8]
    14d8:	add	w21, w21, #0x13, lsl #12
    14dc:	add	w21, w21, #0xc6f
    14e0:	lsr	w23, w21, #16
    14e4:	cmp	w20, w21, lsr #16
    14e8:	b.eq	1550 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x18c>  // b.none
    14ec:	lsl	x23, x23, #3
    14f0:	ldr	x0, [x22, #256]
    14f4:	add	x0, x0, x23
    14f8:	ldr	x1, [x0]
    14fc:	cmp	x24, x1
    1500:	b.eq	14d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x114>  // b.none
    1504:	tbnz	x1, #63, 1444 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x80>
    1508:	cmp	x26, x1, lsr #3
    150c:	b.cc	1454 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x90>  // b.lo, b.ul, b.last
    1510:	ldr	x0, [x22, #256]
    1514:	add	x0, x0, x23
    1518:	ldaxr	x28, [x0]
    151c:	cmp	x28, x1
    1520:	b.ne	152c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x168>  // b.any
    1524:	stxr	w2, x24, [x0]
    1528:	cbnz	w2, 1518 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x154>
    152c:	b.ne	14a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0xdc>  // b.any
    1530:	dmb	ish
    1534:	ldr	x1, [x19, #224]
    1538:	ldr	x0, [x19, #216]
    153c:	cmp	x1, x0
    1540:	b.ne	14b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0xec>  // b.any
    1544:	add	x0, x19, #0xd8
    1548:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    154c:	b	14b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0xec>
    1550:	ldr	x0, [x19, #176]
    1554:	add	x0, x0, #0x3
    1558:	ldr	x1, [x19, #168]
    155c:	cmp	x0, x1
    1560:	b.hi	15b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x1f0>  // b.pmore
    1564:	ldr	x0, [x19, #176]
    1568:	lsl	x2, x0, #3
    156c:	ldr	x3, [x19, #184]
    1570:	add	x1, x3, x2
    1574:	add	x0, x0, #0x3
    1578:	str	x0, [x19, #176]
    157c:	ldr	w0, [x25]
    1580:	str	w0, [x3, x2]
    1584:	mov	x0, #0x4                   	// #4
    1588:	str	x0, [x1, #8]
    158c:	str	x25, [x1, #16]
    1590:	str	s8, [x25]
    1594:	ldp	x19, x20, [sp, #16]
    1598:	ldp	x21, x22, [sp, #32]
    159c:	ldp	x23, x24, [sp, #48]
    15a0:	ldp	x25, x26, [sp, #64]
    15a4:	ldp	x27, x28, [sp, #80]
    15a8:	ldr	d8, [sp, #96]
    15ac:	ldp	x29, x30, [sp], #128
    15b0:	ret
    15b4:	mov	x1, #0x3                   	// #3
    15b8:	add	x0, x19, #0xa8
    15bc:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    15c0:	b	1564 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_WFEPff+0x1a0>
    15c4:	mov	w2, #0x0                   	// #0
    15c8:	mov	w1, #0x3                   	// #3
    15cc:	mov	x0, x19
    15d0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000015d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_>:
    15d4:	stp	x29, x30, [sp, #-128]!
    15d8:	mov	x29, sp
    15dc:	stp	x19, x20, [sp, #16]
    15e0:	stp	x21, x22, [sp, #32]
    15e4:	stp	x23, x24, [sp, #48]
    15e8:	stp	x25, x26, [sp, #64]
    15ec:	stp	x27, x28, [sp, #80]
    15f0:	stp	d8, d9, [sp, #96]
    15f4:	mov	x25, x1
    15f8:	fmov	s9, s0
    15fc:	fmov	s8, s1
    1600:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1604:	ldr	x0, [x0]
    1608:	mrs	x1, tpidr_el0
    160c:	ldr	x19, [x1, x0]
    1610:	add	x27, x19, #0x208
    1614:	ldr	x26, [x27]
    1618:	lsr	x24, x19, #1
    161c:	orr	x24, x24, #0x8000000000000000
    1620:	lsr	x21, x25, #5
    1624:	mov	w0, #0x3c6f                	// #15471
    1628:	movk	w0, #0x1, lsl #16
    162c:	mul	w21, w21, w0
    1630:	lsr	w23, w21, #16
    1634:	add	x20, x25, #0x27
    1638:	lsr	x20, x20, #5
    163c:	mul	w20, w20, w0
    1640:	lsr	w20, w20, #16
    1644:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1648:	add	x22, x22, #0x0
    164c:	add	x0, x22, #0x80
    1650:	str	x0, [sp, #120]
    1654:	b	1700 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x12c>
    1658:	mov	w2, #0x0                   	// #0
    165c:	mov	w1, #0x2                   	// #2
    1660:	mov	x0, x19
    1664:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1668:	ldr	x0, [sp, #120]
    166c:	ldar	x26, [x0]
    1670:	ldr	x0, [x19, #208]
    1674:	ldr	x3, [x19, #200]
    1678:	add	x3, x0, x3, lsl #4
    167c:	cmp	x0, x3
    1680:	b.eq	16ac <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0xd8>  // b.none
    1684:	ldr	x2, [x0]
    1688:	ldr	x2, [x2]
    168c:	ldr	x5, [x0, #8]
    1690:	lsr	x4, x2, #3
    1694:	cmp	x4, x5, lsr #3
    1698:	ccmp	x24, x2, #0x4, ne  // ne = any
    169c:	b.ne	17d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x204>  // b.any
    16a0:	add	x0, x0, #0x10
    16a4:	cmp	x3, x0
    16a8:	b.ne	1684 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0xb0>  // b.any
    16ac:	stlr	x26, [x27]
    16b0:	b	1724 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x150>
    16b4:	mov	w2, #0x0                   	// #0
    16b8:	mov	w1, #0x2                   	// #2
    16bc:	mov	x0, x19
    16c0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    16c4:	ldr	x2, [x19, #232]
    16c8:	ldr	x0, [x19, #224]
    16cc:	add	x3, x0, #0x1
    16d0:	str	x3, [x19, #224]
    16d4:	lsl	x0, x0, #4
    16d8:	add	x3, x2, x0
    16dc:	ldr	x1, [x22, #256]
    16e0:	add	x23, x1, x23
    16e4:	str	x23, [x2, x0]
    16e8:	str	x28, [x3, #8]
    16ec:	add	w21, w21, #0x13, lsl #12
    16f0:	add	w21, w21, #0xc6f
    16f4:	lsr	w23, w21, #16
    16f8:	cmp	w20, w21, lsr #16
    16fc:	b.eq	1764 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x190>  // b.none
    1700:	lsl	x23, x23, #3
    1704:	ldr	x0, [x22, #256]
    1708:	add	x0, x0, x23
    170c:	ldr	x1, [x0]
    1710:	cmp	x24, x1
    1714:	b.eq	16ec <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x118>  // b.none
    1718:	tbnz	x1, #63, 1658 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x84>
    171c:	cmp	x26, x1, lsr #3
    1720:	b.cc	1668 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x94>  // b.lo, b.ul, b.last
    1724:	ldr	x0, [x22, #256]
    1728:	add	x0, x0, x23
    172c:	ldaxr	x28, [x0]
    1730:	cmp	x28, x1
    1734:	b.ne	1740 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x16c>  // b.any
    1738:	stxr	w2, x24, [x0]
    173c:	cbnz	w2, 172c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x158>
    1740:	b.ne	16b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0xe0>  // b.any
    1744:	dmb	ish
    1748:	ldr	x1, [x19, #224]
    174c:	ldr	x0, [x19, #216]
    1750:	cmp	x1, x0
    1754:	b.ne	16c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0xf0>  // b.any
    1758:	add	x0, x19, #0xd8
    175c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1760:	b	16c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0xf0>
    1764:	ldr	x0, [x19, #176]
    1768:	add	x0, x0, #0x3
    176c:	ldr	x1, [x19, #168]
    1770:	cmp	x0, x1
    1774:	b.hi	17c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x1f4>  // b.pmore
    1778:	ldr	x0, [x19, #176]
    177c:	ldr	x2, [x19, #184]
    1780:	add	x1, x2, x0, lsl #3
    1784:	add	x3, x0, #0x3
    1788:	str	x3, [x19, #176]
    178c:	ldr	x3, [x25]
    1790:	str	x3, [x2, x0, lsl #3]
    1794:	mov	x0, #0x8                   	// #8
    1798:	str	x0, [x1, #8]
    179c:	str	x25, [x1, #16]
    17a0:	str	s9, [x25]
    17a4:	str	s8, [x25, #4]
    17a8:	ldp	x19, x20, [sp, #16]
    17ac:	ldp	x21, x22, [sp, #32]
    17b0:	ldp	x23, x24, [sp, #48]
    17b4:	ldp	x25, x26, [sp, #64]
    17b8:	ldp	x27, x28, [sp, #80]
    17bc:	ldp	d8, d9, [sp, #96]
    17c0:	ldp	x29, x30, [sp], #128
    17c4:	ret
    17c8:	mov	x1, #0x3                   	// #3
    17cc:	add	x0, x19, #0xa8
    17d0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    17d4:	b	1778 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCFEPCfS1_+0x1a4>
    17d8:	mov	w2, #0x0                   	// #0
    17dc:	mov	w1, #0x3                   	// #3
    17e0:	mov	x0, x19
    17e4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000017e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm>:
    17e8:	stp	x29, x30, [sp, #-112]!
    17ec:	mov	x29, sp
    17f0:	stp	x19, x20, [sp, #16]
    17f4:	stp	x21, x22, [sp, #32]
    17f8:	stp	x23, x24, [sp, #48]
    17fc:	stp	x25, x26, [sp, #64]
    1800:	stp	x27, x28, [sp, #80]
    1804:	mov	x25, x1
    1808:	str	x2, [sp, #104]
    180c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1810:	ldr	x0, [x0]
    1814:	mrs	x1, tpidr_el0
    1818:	ldr	x19, [x1, x0]
    181c:	add	x27, x19, #0x208
    1820:	ldr	x26, [x27]
    1824:	lsr	x24, x19, #1
    1828:	orr	x24, x24, #0x8000000000000000
    182c:	lsr	x21, x25, #5
    1830:	mov	w0, #0x3c6f                	// #15471
    1834:	movk	w0, #0x1, lsl #16
    1838:	mul	w21, w21, w0
    183c:	lsr	w23, w21, #16
    1840:	add	x20, x25, #0x27
    1844:	lsr	x20, x20, #5
    1848:	mul	w20, w20, w0
    184c:	lsr	w20, w20, #16
    1850:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1854:	add	x22, x22, #0x0
    1858:	add	x0, x22, #0x80
    185c:	str	x0, [sp, #96]
    1860:	b	190c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x124>
    1864:	mov	w2, #0x0                   	// #0
    1868:	mov	w1, #0x2                   	// #2
    186c:	mov	x0, x19
    1870:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1874:	ldr	x0, [sp, #96]
    1878:	ldar	x26, [x0]
    187c:	ldr	x0, [x19, #208]
    1880:	ldr	x3, [x19, #200]
    1884:	add	x3, x0, x3, lsl #4
    1888:	cmp	x0, x3
    188c:	b.eq	18b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0xd0>  // b.none
    1890:	ldr	x2, [x0]
    1894:	ldr	x2, [x2]
    1898:	ldr	x5, [x0, #8]
    189c:	lsr	x4, x2, #3
    18a0:	cmp	x4, x5, lsr #3
    18a4:	ccmp	x24, x2, #0x4, ne  // ne = any
    18a8:	b.ne	19e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x1f8>  // b.any
    18ac:	add	x0, x0, #0x10
    18b0:	cmp	x3, x0
    18b4:	b.ne	1890 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0xa8>  // b.any
    18b8:	stlr	x26, [x27]
    18bc:	b	1930 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x148>
    18c0:	mov	w2, #0x0                   	// #0
    18c4:	mov	w1, #0x2                   	// #2
    18c8:	mov	x0, x19
    18cc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    18d0:	ldr	x2, [x19, #232]
    18d4:	ldr	x0, [x19, #224]
    18d8:	add	x3, x0, #0x1
    18dc:	str	x3, [x19, #224]
    18e0:	lsl	x0, x0, #4
    18e4:	add	x3, x2, x0
    18e8:	ldr	x1, [x22, #256]
    18ec:	add	x23, x1, x23
    18f0:	str	x23, [x2, x0]
    18f4:	str	x28, [x3, #8]
    18f8:	add	w21, w21, #0x13, lsl #12
    18fc:	add	w21, w21, #0xc6f
    1900:	lsr	w23, w21, #16
    1904:	cmp	w20, w21, lsr #16
    1908:	b.eq	1970 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x188>  // b.none
    190c:	lsl	x23, x23, #3
    1910:	ldr	x0, [x22, #256]
    1914:	add	x0, x0, x23
    1918:	ldr	x1, [x0]
    191c:	cmp	x24, x1
    1920:	b.eq	18f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x110>  // b.none
    1924:	tbnz	x1, #63, 1864 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x7c>
    1928:	cmp	x26, x1, lsr #3
    192c:	b.cc	1874 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x8c>  // b.lo, b.ul, b.last
    1930:	ldr	x0, [x22, #256]
    1934:	add	x0, x0, x23
    1938:	ldaxr	x28, [x0]
    193c:	cmp	x28, x1
    1940:	b.ne	194c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x164>  // b.any
    1944:	stxr	w2, x24, [x0]
    1948:	cbnz	w2, 1938 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x150>
    194c:	b.ne	18c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0xd8>  // b.any
    1950:	dmb	ish
    1954:	ldr	x1, [x19, #224]
    1958:	ldr	x0, [x19, #216]
    195c:	cmp	x1, x0
    1960:	b.ne	18d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0xe8>  // b.any
    1964:	add	x0, x19, #0xd8
    1968:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    196c:	b	18d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0xe8>
    1970:	ldr	x0, [x19, #176]
    1974:	add	x0, x0, #0x3
    1978:	ldr	x1, [x19, #168]
    197c:	cmp	x0, x1
    1980:	b.hi	19d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x1e8>  // b.pmore
    1984:	ldr	x0, [x19, #176]
    1988:	ldr	x2, [x19, #184]
    198c:	add	x1, x2, x0, lsl #3
    1990:	add	x3, x0, #0x3
    1994:	str	x3, [x19, #176]
    1998:	ldr	x3, [x25]
    199c:	str	x3, [x2, x0, lsl #3]
    19a0:	mov	x0, #0x8                   	// #8
    19a4:	str	x0, [x1, #8]
    19a8:	str	x25, [x1, #16]
    19ac:	ldr	x0, [sp, #104]
    19b0:	str	x0, [x25]
    19b4:	ldp	x19, x20, [sp, #16]
    19b8:	ldp	x21, x22, [sp, #32]
    19bc:	ldp	x23, x24, [sp, #48]
    19c0:	ldp	x25, x26, [sp, #64]
    19c4:	ldp	x27, x28, [sp, #80]
    19c8:	ldp	x29, x30, [sp], #112
    19cc:	ret
    19d0:	mov	x1, #0x3                   	// #3
    19d4:	add	x0, x19, #0xa8
    19d8:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    19dc:	b	1984 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU8EPmm+0x19c>
    19e0:	mov	w2, #0x0                   	// #0
    19e4:	mov	w1, #0x3                   	// #3
    19e8:	mov	x0, x19
    19ec:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000019f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm>:
    19f0:	stp	x29, x30, [sp, #-112]!
    19f4:	mov	x29, sp
    19f8:	stp	x19, x20, [sp, #16]
    19fc:	stp	x21, x22, [sp, #32]
    1a00:	stp	x23, x24, [sp, #48]
    1a04:	stp	x25, x26, [sp, #64]
    1a08:	stp	x27, x28, [sp, #80]
    1a0c:	mov	x25, x1
    1a10:	str	x2, [sp, #104]
    1a14:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1a18:	ldr	x0, [x0]
    1a1c:	mrs	x1, tpidr_el0
    1a20:	ldr	x19, [x1, x0]
    1a24:	add	x27, x19, #0x208
    1a28:	ldr	x26, [x27]
    1a2c:	lsr	x24, x19, #1
    1a30:	orr	x24, x24, #0x8000000000000000
    1a34:	lsr	x21, x25, #5
    1a38:	mov	w0, #0x3c6f                	// #15471
    1a3c:	movk	w0, #0x1, lsl #16
    1a40:	mul	w21, w21, w0
    1a44:	lsr	w23, w21, #16
    1a48:	add	x20, x25, #0x27
    1a4c:	lsr	x20, x20, #5
    1a50:	mul	w20, w20, w0
    1a54:	lsr	w20, w20, #16
    1a58:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1a5c:	add	x22, x22, #0x0
    1a60:	add	x0, x22, #0x80
    1a64:	str	x0, [sp, #96]
    1a68:	b	1b14 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0x124>
    1a6c:	mov	w2, #0x0                   	// #0
    1a70:	mov	w1, #0x2                   	// #2
    1a74:	mov	x0, x19
    1a78:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1a7c:	ldr	x0, [sp, #96]
    1a80:	ldar	x26, [x0]
    1a84:	ldr	x0, [x19, #208]
    1a88:	ldr	x3, [x19, #200]
    1a8c:	add	x3, x0, x3, lsl #4
    1a90:	cmp	x0, x3
    1a94:	b.eq	1ac0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0xd0>  // b.none
    1a98:	ldr	x2, [x0]
    1a9c:	ldr	x2, [x2]
    1aa0:	ldr	x5, [x0, #8]
    1aa4:	lsr	x4, x2, #3
    1aa8:	cmp	x4, x5, lsr #3
    1aac:	ccmp	x24, x2, #0x4, ne  // ne = any
    1ab0:	b.ne	1be8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0x1f8>  // b.any
    1ab4:	add	x0, x0, #0x10
    1ab8:	cmp	x3, x0
    1abc:	b.ne	1a98 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0xa8>  // b.any
    1ac0:	stlr	x26, [x27]
    1ac4:	b	1b38 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0x148>
    1ac8:	mov	w2, #0x0                   	// #0
    1acc:	mov	w1, #0x2                   	// #2
    1ad0:	mov	x0, x19
    1ad4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1ad8:	ldr	x2, [x19, #232]
    1adc:	ldr	x0, [x19, #224]
    1ae0:	add	x3, x0, #0x1
    1ae4:	str	x3, [x19, #224]
    1ae8:	lsl	x0, x0, #4
    1aec:	add	x3, x2, x0
    1af0:	ldr	x1, [x22, #256]
    1af4:	add	x23, x1, x23
    1af8:	str	x23, [x2, x0]
    1afc:	str	x28, [x3, #8]
    1b00:	add	w21, w21, #0x13, lsl #12
    1b04:	add	w21, w21, #0xc6f
    1b08:	lsr	w23, w21, #16
    1b0c:	cmp	w20, w21, lsr #16
    1b10:	b.eq	1b78 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0x188>  // b.none
    1b14:	lsl	x23, x23, #3
    1b18:	ldr	x0, [x22, #256]
    1b1c:	add	x0, x0, x23
    1b20:	ldr	x1, [x0]
    1b24:	cmp	x24, x1
    1b28:	b.eq	1b00 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0x110>  // b.none
    1b2c:	tbnz	x1, #63, 1a6c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0x7c>
    1b30:	cmp	x26, x1, lsr #3
    1b34:	b.cc	1a7c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0x8c>  // b.lo, b.ul, b.last
    1b38:	ldr	x0, [x22, #256]
    1b3c:	add	x0, x0, x23
    1b40:	ldaxr	x28, [x0]
    1b44:	cmp	x28, x1
    1b48:	b.ne	1b54 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0x164>  // b.any
    1b4c:	stxr	w2, x24, [x0]
    1b50:	cbnz	w2, 1b40 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0x150>
    1b54:	b.ne	1ac8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0xd8>  // b.any
    1b58:	dmb	ish
    1b5c:	ldr	x1, [x19, #224]
    1b60:	ldr	x0, [x19, #216]
    1b64:	cmp	x1, x0
    1b68:	b.ne	1ad8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0xe8>  // b.any
    1b6c:	add	x0, x19, #0xd8
    1b70:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1b74:	b	1ad8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0xe8>
    1b78:	ldr	x0, [x19, #176]
    1b7c:	add	x0, x0, #0x3
    1b80:	ldr	x1, [x19, #168]
    1b84:	cmp	x0, x1
    1b88:	b.hi	1bd8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0x1e8>  // b.pmore
    1b8c:	ldr	x0, [x19, #176]
    1b90:	ldr	x2, [x19, #184]
    1b94:	add	x1, x2, x0, lsl #3
    1b98:	add	x3, x0, #0x3
    1b9c:	str	x3, [x19, #176]
    1ba0:	ldr	x3, [x25]
    1ba4:	str	x3, [x2, x0, lsl #3]
    1ba8:	mov	x0, #0x8                   	// #8
    1bac:	str	x0, [x1, #8]
    1bb0:	str	x25, [x1, #16]
    1bb4:	ldr	x0, [sp, #104]
    1bb8:	str	x0, [x25]
    1bbc:	ldp	x19, x20, [sp, #16]
    1bc0:	ldp	x21, x22, [sp, #32]
    1bc4:	ldp	x23, x24, [sp, #48]
    1bc8:	ldp	x25, x26, [sp, #64]
    1bcc:	ldp	x27, x28, [sp, #80]
    1bd0:	ldp	x29, x30, [sp], #112
    1bd4:	ret
    1bd8:	mov	x1, #0x3                   	// #3
    1bdc:	add	x0, x19, #0xa8
    1be0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1be4:	b	1b8c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU8EPmm+0x19c>
    1be8:	mov	w2, #0x0                   	// #0
    1bec:	mov	w1, #0x3                   	// #3
    1bf0:	mov	x0, x19
    1bf4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001bf8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_>:
    1bf8:	stp	x29, x30, [sp, #-128]!
    1bfc:	mov	x29, sp
    1c00:	stp	x19, x20, [sp, #16]
    1c04:	stp	x21, x22, [sp, #32]
    1c08:	stp	x23, x24, [sp, #48]
    1c0c:	stp	x25, x26, [sp, #64]
    1c10:	stp	x27, x28, [sp, #80]
    1c14:	stp	d8, d9, [sp, #96]
    1c18:	mov	x25, x1
    1c1c:	fmov	d9, d0
    1c20:	fmov	d8, d1
    1c24:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1c28:	ldr	x0, [x0]
    1c2c:	mrs	x1, tpidr_el0
    1c30:	ldr	x19, [x1, x0]
    1c34:	add	x27, x19, #0x208
    1c38:	ldr	x26, [x27]
    1c3c:	lsr	x24, x19, #1
    1c40:	orr	x24, x24, #0x8000000000000000
    1c44:	lsr	x21, x25, #5
    1c48:	mov	w0, #0x3c6f                	// #15471
    1c4c:	movk	w0, #0x1, lsl #16
    1c50:	mul	w21, w21, w0
    1c54:	lsr	w23, w21, #16
    1c58:	add	x20, x25, #0x2f
    1c5c:	lsr	x20, x20, #5
    1c60:	mul	w20, w20, w0
    1c64:	lsr	w20, w20, #16
    1c68:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1c6c:	add	x22, x22, #0x0
    1c70:	add	x0, x22, #0x80
    1c74:	str	x0, [sp, #120]
    1c78:	b	1d24 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x12c>
    1c7c:	mov	w2, #0x0                   	// #0
    1c80:	mov	w1, #0x2                   	// #2
    1c84:	mov	x0, x19
    1c88:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1c8c:	ldr	x0, [sp, #120]
    1c90:	ldar	x26, [x0]
    1c94:	ldr	x0, [x19, #208]
    1c98:	ldr	x3, [x19, #200]
    1c9c:	add	x3, x0, x3, lsl #4
    1ca0:	cmp	x0, x3
    1ca4:	b.eq	1cd0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0xd8>  // b.none
    1ca8:	ldr	x2, [x0]
    1cac:	ldr	x2, [x2]
    1cb0:	ldr	x5, [x0, #8]
    1cb4:	lsr	x4, x2, #3
    1cb8:	cmp	x4, x5, lsr #3
    1cbc:	ccmp	x24, x2, #0x4, ne  // ne = any
    1cc0:	b.ne	1dfc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x204>  // b.any
    1cc4:	add	x0, x0, #0x10
    1cc8:	cmp	x3, x0
    1ccc:	b.ne	1ca8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0xb0>  // b.any
    1cd0:	stlr	x26, [x27]
    1cd4:	b	1d48 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x150>
    1cd8:	mov	w2, #0x0                   	// #0
    1cdc:	mov	w1, #0x2                   	// #2
    1ce0:	mov	x0, x19
    1ce4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1ce8:	ldr	x2, [x19, #232]
    1cec:	ldr	x0, [x19, #224]
    1cf0:	add	x3, x0, #0x1
    1cf4:	str	x3, [x19, #224]
    1cf8:	lsl	x0, x0, #4
    1cfc:	add	x3, x2, x0
    1d00:	ldr	x1, [x22, #256]
    1d04:	add	x23, x1, x23
    1d08:	str	x23, [x2, x0]
    1d0c:	str	x28, [x3, #8]
    1d10:	add	w21, w21, #0x13, lsl #12
    1d14:	add	w21, w21, #0xc6f
    1d18:	lsr	w23, w21, #16
    1d1c:	cmp	w20, w21, lsr #16
    1d20:	b.eq	1d88 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x190>  // b.none
    1d24:	lsl	x23, x23, #3
    1d28:	ldr	x0, [x22, #256]
    1d2c:	add	x0, x0, x23
    1d30:	ldr	x1, [x0]
    1d34:	cmp	x24, x1
    1d38:	b.eq	1d10 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x118>  // b.none
    1d3c:	tbnz	x1, #63, 1c7c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x84>
    1d40:	cmp	x26, x1, lsr #3
    1d44:	b.cc	1c8c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x94>  // b.lo, b.ul, b.last
    1d48:	ldr	x0, [x22, #256]
    1d4c:	add	x0, x0, x23
    1d50:	ldaxr	x28, [x0]
    1d54:	cmp	x28, x1
    1d58:	b.ne	1d64 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x16c>  // b.any
    1d5c:	stxr	w2, x24, [x0]
    1d60:	cbnz	w2, 1d50 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x158>
    1d64:	b.ne	1cd8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0xe0>  // b.any
    1d68:	dmb	ish
    1d6c:	ldr	x1, [x19, #224]
    1d70:	ldr	x0, [x19, #216]
    1d74:	cmp	x1, x0
    1d78:	b.ne	1ce8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0xf0>  // b.any
    1d7c:	add	x0, x19, #0xd8
    1d80:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1d84:	b	1ce8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0xf0>
    1d88:	ldr	x0, [x19, #176]
    1d8c:	add	x0, x0, #0x4
    1d90:	ldr	x1, [x19, #168]
    1d94:	cmp	x0, x1
    1d98:	b.hi	1dec <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x1f4>  // b.pmore
    1d9c:	ldr	x1, [x19, #176]
    1da0:	ldr	x0, [x19, #184]
    1da4:	add	x0, x0, x1, lsl #3
    1da8:	add	x1, x1, #0x4
    1dac:	str	x1, [x19, #176]
    1db0:	ldp	x2, x3, [x25]
    1db4:	stp	x2, x3, [x0]
    1db8:	mov	x1, #0x10                  	// #16
    1dbc:	str	x1, [x0, #16]
    1dc0:	str	x25, [x0, #24]
    1dc4:	str	d9, [x25]
    1dc8:	str	d8, [x25, #8]
    1dcc:	ldp	x19, x20, [sp, #16]
    1dd0:	ldp	x21, x22, [sp, #32]
    1dd4:	ldp	x23, x24, [sp, #48]
    1dd8:	ldp	x25, x26, [sp, #64]
    1ddc:	ldp	x27, x28, [sp, #80]
    1de0:	ldp	d8, d9, [sp, #96]
    1de4:	ldp	x29, x30, [sp], #128
    1de8:	ret
    1dec:	mov	x1, #0x4                   	// #4
    1df0:	add	x0, x19, #0xa8
    1df4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1df8:	b	1d9c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCDEPCdS1_+0x1a4>
    1dfc:	mov	w2, #0x0                   	// #0
    1e00:	mov	w1, #0x3                   	// #3
    1e04:	mov	x0, x19
    1e08:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000001e0c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_>:
    1e0c:	stp	x29, x30, [sp, #-128]!
    1e10:	mov	x29, sp
    1e14:	stp	x19, x20, [sp, #16]
    1e18:	stp	x21, x22, [sp, #32]
    1e1c:	stp	x23, x24, [sp, #48]
    1e20:	stp	x25, x26, [sp, #64]
    1e24:	stp	x27, x28, [sp, #80]
    1e28:	stp	d8, d9, [sp, #96]
    1e2c:	mov	x25, x1
    1e30:	fmov	d9, d0
    1e34:	fmov	d8, d1
    1e38:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    1e3c:	ldr	x0, [x0]
    1e40:	mrs	x1, tpidr_el0
    1e44:	ldr	x19, [x1, x0]
    1e48:	add	x27, x19, #0x208
    1e4c:	ldr	x26, [x27]
    1e50:	lsr	x24, x19, #1
    1e54:	orr	x24, x24, #0x8000000000000000
    1e58:	lsr	x21, x25, #5
    1e5c:	mov	w0, #0x3c6f                	// #15471
    1e60:	movk	w0, #0x1, lsl #16
    1e64:	mul	w21, w21, w0
    1e68:	lsr	w23, w21, #16
    1e6c:	add	x20, x25, #0x2f
    1e70:	lsr	x20, x20, #5
    1e74:	mul	w20, w20, w0
    1e78:	lsr	w20, w20, #16
    1e7c:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1e80:	add	x22, x22, #0x0
    1e84:	add	x0, x22, #0x80
    1e88:	str	x0, [sp, #120]
    1e8c:	b	1f38 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0x12c>
    1e90:	mov	w2, #0x0                   	// #0
    1e94:	mov	w1, #0x2                   	// #2
    1e98:	mov	x0, x19
    1e9c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1ea0:	ldr	x0, [sp, #120]
    1ea4:	ldar	x26, [x0]
    1ea8:	ldr	x0, [x19, #208]
    1eac:	ldr	x3, [x19, #200]
    1eb0:	add	x3, x0, x3, lsl #4
    1eb4:	cmp	x0, x3
    1eb8:	b.eq	1ee4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0xd8>  // b.none
    1ebc:	ldr	x2, [x0]
    1ec0:	ldr	x2, [x2]
    1ec4:	ldr	x5, [x0, #8]
    1ec8:	lsr	x4, x2, #3
    1ecc:	cmp	x4, x5, lsr #3
    1ed0:	ccmp	x24, x2, #0x4, ne  // ne = any
    1ed4:	b.ne	2010 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0x204>  // b.any
    1ed8:	add	x0, x0, #0x10
    1edc:	cmp	x3, x0
    1ee0:	b.ne	1ebc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0xb0>  // b.any
    1ee4:	stlr	x26, [x27]
    1ee8:	b	1f5c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0x150>
    1eec:	mov	w2, #0x0                   	// #0
    1ef0:	mov	w1, #0x2                   	// #2
    1ef4:	mov	x0, x19
    1ef8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    1efc:	ldr	x2, [x19, #232]
    1f00:	ldr	x0, [x19, #224]
    1f04:	add	x3, x0, #0x1
    1f08:	str	x3, [x19, #224]
    1f0c:	lsl	x0, x0, #4
    1f10:	add	x3, x2, x0
    1f14:	ldr	x1, [x22, #256]
    1f18:	add	x23, x1, x23
    1f1c:	str	x23, [x2, x0]
    1f20:	str	x28, [x3, #8]
    1f24:	add	w21, w21, #0x13, lsl #12
    1f28:	add	w21, w21, #0xc6f
    1f2c:	lsr	w23, w21, #16
    1f30:	cmp	w20, w21, lsr #16
    1f34:	b.eq	1f9c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0x190>  // b.none
    1f38:	lsl	x23, x23, #3
    1f3c:	ldr	x0, [x22, #256]
    1f40:	add	x0, x0, x23
    1f44:	ldr	x1, [x0]
    1f48:	cmp	x24, x1
    1f4c:	b.eq	1f24 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0x118>  // b.none
    1f50:	tbnz	x1, #63, 1e90 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0x84>
    1f54:	cmp	x26, x1, lsr #3
    1f58:	b.cc	1ea0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0x94>  // b.lo, b.ul, b.last
    1f5c:	ldr	x0, [x22, #256]
    1f60:	add	x0, x0, x23
    1f64:	ldaxr	x28, [x0]
    1f68:	cmp	x28, x1
    1f6c:	b.ne	1f78 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0x16c>  // b.any
    1f70:	stxr	w2, x24, [x0]
    1f74:	cbnz	w2, 1f64 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0x158>
    1f78:	b.ne	1eec <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0xe0>  // b.any
    1f7c:	dmb	ish
    1f80:	ldr	x1, [x19, #224]
    1f84:	ldr	x0, [x19, #216]
    1f88:	cmp	x1, x0
    1f8c:	b.ne	1efc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0xf0>  // b.any
    1f90:	add	x0, x19, #0xd8
    1f94:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    1f98:	b	1efc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0xf0>
    1f9c:	ldr	x0, [x19, #176]
    1fa0:	add	x0, x0, #0x4
    1fa4:	ldr	x1, [x19, #168]
    1fa8:	cmp	x0, x1
    1fac:	b.hi	2000 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0x1f4>  // b.pmore
    1fb0:	ldr	x1, [x19, #176]
    1fb4:	ldr	x0, [x19, #184]
    1fb8:	add	x0, x0, x1, lsl #3
    1fbc:	add	x1, x1, #0x4
    1fc0:	str	x1, [x19, #176]
    1fc4:	ldp	x2, x3, [x25]
    1fc8:	stp	x2, x3, [x0]
    1fcc:	mov	x1, #0x10                  	// #16
    1fd0:	str	x1, [x0, #16]
    1fd4:	str	x25, [x0, #24]
    1fd8:	str	d9, [x25]
    1fdc:	str	d8, [x25, #8]
    1fe0:	ldp	x19, x20, [sp, #16]
    1fe4:	ldp	x21, x22, [sp, #32]
    1fe8:	ldp	x23, x24, [sp, #48]
    1fec:	ldp	x25, x26, [sp, #64]
    1ff0:	ldp	x27, x28, [sp, #80]
    1ff4:	ldp	d8, d9, [sp, #96]
    1ff8:	ldp	x29, x30, [sp], #128
    1ffc:	ret
    2000:	mov	x1, #0x4                   	// #4
    2004:	add	x0, x19, #0xa8
    2008:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    200c:	b	1fb0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCDEPCdS1_+0x1a4>
    2010:	mov	w2, #0x0                   	// #0
    2014:	mov	w1, #0x3                   	// #3
    2018:	mov	x0, x19
    201c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002020 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee>:
    2020:	stp	x29, x30, [sp, #-128]!
    2024:	mov	x29, sp
    2028:	stp	x19, x20, [sp, #16]
    202c:	stp	x21, x22, [sp, #32]
    2030:	stp	x23, x24, [sp, #48]
    2034:	stp	x25, x26, [sp, #64]
    2038:	stp	x27, x28, [sp, #80]
    203c:	mov	x25, x1
    2040:	str	q0, [sp, #112]
    2044:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2048:	ldr	x0, [x0]
    204c:	mrs	x1, tpidr_el0
    2050:	ldr	x19, [x1, x0]
    2054:	add	x27, x19, #0x208
    2058:	ldr	x26, [x27]
    205c:	lsr	x24, x19, #1
    2060:	orr	x24, x24, #0x8000000000000000
    2064:	lsr	x21, x25, #5
    2068:	mov	w0, #0x3c6f                	// #15471
    206c:	movk	w0, #0x1, lsl #16
    2070:	mul	w21, w21, w0
    2074:	lsr	w23, w21, #16
    2078:	add	x20, x25, #0x2f
    207c:	lsr	x20, x20, #5
    2080:	mul	w20, w20, w0
    2084:	lsr	w20, w20, #16
    2088:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    208c:	add	x22, x22, #0x0
    2090:	add	x0, x22, #0x80
    2094:	str	x0, [sp, #104]
    2098:	b	2144 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0x124>
    209c:	mov	w2, #0x0                   	// #0
    20a0:	mov	w1, #0x2                   	// #2
    20a4:	mov	x0, x19
    20a8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    20ac:	ldr	x0, [sp, #104]
    20b0:	ldar	x26, [x0]
    20b4:	ldr	x0, [x19, #208]
    20b8:	ldr	x3, [x19, #200]
    20bc:	add	x3, x0, x3, lsl #4
    20c0:	cmp	x0, x3
    20c4:	b.eq	20f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0xd0>  // b.none
    20c8:	ldr	x2, [x0]
    20cc:	ldr	x2, [x2]
    20d0:	ldr	x5, [x0, #8]
    20d4:	lsr	x4, x2, #3
    20d8:	cmp	x4, x5, lsr #3
    20dc:	ccmp	x24, x2, #0x4, ne  // ne = any
    20e0:	b.ne	2218 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0x1f8>  // b.any
    20e4:	add	x0, x0, #0x10
    20e8:	cmp	x3, x0
    20ec:	b.ne	20c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0xa8>  // b.any
    20f0:	stlr	x26, [x27]
    20f4:	b	2168 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0x148>
    20f8:	mov	w2, #0x0                   	// #0
    20fc:	mov	w1, #0x2                   	// #2
    2100:	mov	x0, x19
    2104:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2108:	ldr	x2, [x19, #232]
    210c:	ldr	x0, [x19, #224]
    2110:	add	x3, x0, #0x1
    2114:	str	x3, [x19, #224]
    2118:	lsl	x0, x0, #4
    211c:	add	x3, x2, x0
    2120:	ldr	x1, [x22, #256]
    2124:	add	x23, x1, x23
    2128:	str	x23, [x2, x0]
    212c:	str	x28, [x3, #8]
    2130:	add	w21, w21, #0x13, lsl #12
    2134:	add	w21, w21, #0xc6f
    2138:	lsr	w23, w21, #16
    213c:	cmp	w20, w21, lsr #16
    2140:	b.eq	21a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0x188>  // b.none
    2144:	lsl	x23, x23, #3
    2148:	ldr	x0, [x22, #256]
    214c:	add	x0, x0, x23
    2150:	ldr	x1, [x0]
    2154:	cmp	x24, x1
    2158:	b.eq	2130 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0x110>  // b.none
    215c:	tbnz	x1, #63, 209c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0x7c>
    2160:	cmp	x26, x1, lsr #3
    2164:	b.cc	20ac <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0x8c>  // b.lo, b.ul, b.last
    2168:	ldr	x0, [x22, #256]
    216c:	add	x0, x0, x23
    2170:	ldaxr	x28, [x0]
    2174:	cmp	x28, x1
    2178:	b.ne	2184 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0x164>  // b.any
    217c:	stxr	w2, x24, [x0]
    2180:	cbnz	w2, 2170 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0x150>
    2184:	b.ne	20f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0xd8>  // b.any
    2188:	dmb	ish
    218c:	ldr	x1, [x19, #224]
    2190:	ldr	x0, [x19, #216]
    2194:	cmp	x1, x0
    2198:	b.ne	2108 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0xe8>  // b.any
    219c:	add	x0, x19, #0xd8
    21a0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    21a4:	b	2108 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0xe8>
    21a8:	ldr	x0, [x19, #176]
    21ac:	add	x0, x0, #0x4
    21b0:	ldr	x1, [x19, #168]
    21b4:	cmp	x0, x1
    21b8:	b.hi	2208 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0x1e8>  // b.pmore
    21bc:	ldr	x1, [x19, #176]
    21c0:	ldr	x0, [x19, #184]
    21c4:	add	x0, x0, x1, lsl #3
    21c8:	add	x1, x1, #0x4
    21cc:	str	x1, [x19, #176]
    21d0:	ldp	x2, x3, [x25]
    21d4:	stp	x2, x3, [x0]
    21d8:	mov	x1, #0x10                  	// #16
    21dc:	str	x1, [x0, #16]
    21e0:	str	x25, [x0, #24]
    21e4:	ldr	q0, [sp, #112]
    21e8:	str	q0, [x25]
    21ec:	ldp	x19, x20, [sp, #16]
    21f0:	ldp	x21, x22, [sp, #32]
    21f4:	ldp	x23, x24, [sp, #48]
    21f8:	ldp	x25, x26, [sp, #64]
    21fc:	ldp	x27, x28, [sp, #80]
    2200:	ldp	x29, x30, [sp], #128
    2204:	ret
    2208:	mov	x1, #0x4                   	// #4
    220c:	add	x0, x19, #0xa8
    2210:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2214:	b	21bc <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaREEPee+0x19c>
    2218:	mov	w2, #0x0                   	// #0
    221c:	mov	w1, #0x3                   	// #3
    2220:	mov	x0, x19
    2224:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002228 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh>:
    2228:	stp	x29, x30, [sp, #-112]!
    222c:	mov	x29, sp
    2230:	stp	x19, x20, [sp, #16]
    2234:	stp	x21, x22, [sp, #32]
    2238:	stp	x23, x24, [sp, #48]
    223c:	stp	x25, x26, [sp, #64]
    2240:	stp	x27, x28, [sp, #80]
    2244:	mov	x25, x1
    2248:	and	w0, w2, #0xff
    224c:	str	w0, [sp, #108]
    2250:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2254:	ldr	x0, [x0]
    2258:	mrs	x1, tpidr_el0
    225c:	ldr	x19, [x1, x0]
    2260:	add	x27, x19, #0x208
    2264:	ldr	x26, [x27]
    2268:	lsr	x24, x19, #1
    226c:	orr	x24, x24, #0x8000000000000000
    2270:	lsr	x21, x25, #5
    2274:	mov	w0, #0x3c6f                	// #15471
    2278:	movk	w0, #0x1, lsl #16
    227c:	mul	w21, w21, w0
    2280:	lsr	w23, w21, #16
    2284:	add	x20, x25, #0x20
    2288:	lsr	x20, x20, #5
    228c:	mul	w20, w20, w0
    2290:	lsr	w20, w20, #16
    2294:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2298:	add	x22, x22, #0x0
    229c:	add	x0, x22, #0x80
    22a0:	str	x0, [sp, #96]
    22a4:	b	2350 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0x128>
    22a8:	mov	w2, #0x0                   	// #0
    22ac:	mov	w1, #0x2                   	// #2
    22b0:	mov	x0, x19
    22b4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    22b8:	ldr	x0, [sp, #96]
    22bc:	ldar	x26, [x0]
    22c0:	ldr	x0, [x19, #208]
    22c4:	ldr	x3, [x19, #200]
    22c8:	add	x3, x0, x3, lsl #4
    22cc:	cmp	x0, x3
    22d0:	b.eq	22fc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0xd4>  // b.none
    22d4:	ldr	x2, [x0]
    22d8:	ldr	x2, [x2]
    22dc:	ldr	x5, [x0, #8]
    22e0:	lsr	x4, x2, #3
    22e4:	cmp	x4, x5, lsr #3
    22e8:	ccmp	x24, x2, #0x4, ne  // ne = any
    22ec:	b.ne	2428 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0x200>  // b.any
    22f0:	add	x0, x0, #0x10
    22f4:	cmp	x3, x0
    22f8:	b.ne	22d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0xac>  // b.any
    22fc:	stlr	x26, [x27]
    2300:	b	2374 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0x14c>
    2304:	mov	w2, #0x0                   	// #0
    2308:	mov	w1, #0x2                   	// #2
    230c:	mov	x0, x19
    2310:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2314:	ldr	x2, [x19, #232]
    2318:	ldr	x0, [x19, #224]
    231c:	add	x3, x0, #0x1
    2320:	str	x3, [x19, #224]
    2324:	lsl	x0, x0, #4
    2328:	add	x3, x2, x0
    232c:	ldr	x1, [x22, #256]
    2330:	add	x23, x1, x23
    2334:	str	x23, [x2, x0]
    2338:	str	x28, [x3, #8]
    233c:	add	w21, w21, #0x13, lsl #12
    2340:	add	w21, w21, #0xc6f
    2344:	lsr	w23, w21, #16
    2348:	cmp	w20, w21, lsr #16
    234c:	b.eq	23b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0x18c>  // b.none
    2350:	lsl	x23, x23, #3
    2354:	ldr	x0, [x22, #256]
    2358:	add	x0, x0, x23
    235c:	ldr	x1, [x0]
    2360:	cmp	x24, x1
    2364:	b.eq	233c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0x114>  // b.none
    2368:	tbnz	x1, #63, 22a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0x80>
    236c:	cmp	x26, x1, lsr #3
    2370:	b.cc	22b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0x90>  // b.lo, b.ul, b.last
    2374:	ldr	x0, [x22, #256]
    2378:	add	x0, x0, x23
    237c:	ldaxr	x28, [x0]
    2380:	cmp	x28, x1
    2384:	b.ne	2390 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0x168>  // b.any
    2388:	stxr	w2, x24, [x0]
    238c:	cbnz	w2, 237c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0x154>
    2390:	b.ne	2304 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0xdc>  // b.any
    2394:	dmb	ish
    2398:	ldr	x1, [x19, #224]
    239c:	ldr	x0, [x19, #216]
    23a0:	cmp	x1, x0
    23a4:	b.ne	2314 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0xec>  // b.any
    23a8:	add	x0, x19, #0xd8
    23ac:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    23b0:	b	2314 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0xec>
    23b4:	ldr	x0, [x19, #176]
    23b8:	add	x0, x0, #0x3
    23bc:	ldr	x1, [x19, #168]
    23c0:	cmp	x0, x1
    23c4:	b.hi	2418 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0x1f0>  // b.pmore
    23c8:	ldr	x0, [x19, #176]
    23cc:	lsl	x2, x0, #3
    23d0:	ldr	x3, [x19, #184]
    23d4:	add	x1, x3, x2
    23d8:	add	x0, x0, #0x3
    23dc:	str	x0, [x19, #176]
    23e0:	ldrb	w0, [x25]
    23e4:	strb	w0, [x3, x2]
    23e8:	mov	x0, #0x1                   	// #1
    23ec:	str	x0, [x1, #8]
    23f0:	str	x25, [x1, #16]
    23f4:	ldrb	w0, [sp, #108]
    23f8:	strb	w0, [x25]
    23fc:	ldp	x19, x20, [sp, #16]
    2400:	ldp	x21, x22, [sp, #32]
    2404:	ldp	x23, x24, [sp, #48]
    2408:	ldp	x25, x26, [sp, #64]
    240c:	ldp	x27, x28, [sp, #80]
    2410:	ldp	x29, x30, [sp], #112
    2414:	ret
    2418:	mov	x1, #0x3                   	// #3
    241c:	add	x0, x19, #0xa8
    2420:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2424:	b	23c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRU1EPhh+0x1a0>
    2428:	mov	w2, #0x0                   	// #0
    242c:	mov	w1, #0x3                   	// #3
    2430:	mov	x0, x19
    2434:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002438 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh>:
    2438:	stp	x29, x30, [sp, #-112]!
    243c:	mov	x29, sp
    2440:	stp	x19, x20, [sp, #16]
    2444:	stp	x21, x22, [sp, #32]
    2448:	stp	x23, x24, [sp, #48]
    244c:	stp	x25, x26, [sp, #64]
    2450:	stp	x27, x28, [sp, #80]
    2454:	mov	x25, x1
    2458:	and	w0, w2, #0xff
    245c:	str	w0, [sp, #108]
    2460:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2464:	ldr	x0, [x0]
    2468:	mrs	x1, tpidr_el0
    246c:	ldr	x19, [x1, x0]
    2470:	add	x27, x19, #0x208
    2474:	ldr	x26, [x27]
    2478:	lsr	x24, x19, #1
    247c:	orr	x24, x24, #0x8000000000000000
    2480:	lsr	x21, x25, #5
    2484:	mov	w0, #0x3c6f                	// #15471
    2488:	movk	w0, #0x1, lsl #16
    248c:	mul	w21, w21, w0
    2490:	lsr	w23, w21, #16
    2494:	add	x20, x25, #0x20
    2498:	lsr	x20, x20, #5
    249c:	mul	w20, w20, w0
    24a0:	lsr	w20, w20, #16
    24a4:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    24a8:	add	x22, x22, #0x0
    24ac:	add	x0, x22, #0x80
    24b0:	str	x0, [sp, #96]
    24b4:	b	2560 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x128>
    24b8:	mov	w2, #0x0                   	// #0
    24bc:	mov	w1, #0x2                   	// #2
    24c0:	mov	x0, x19
    24c4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    24c8:	ldr	x0, [sp, #96]
    24cc:	ldar	x26, [x0]
    24d0:	ldr	x0, [x19, #208]
    24d4:	ldr	x3, [x19, #200]
    24d8:	add	x3, x0, x3, lsl #4
    24dc:	cmp	x0, x3
    24e0:	b.eq	250c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0xd4>  // b.none
    24e4:	ldr	x2, [x0]
    24e8:	ldr	x2, [x2]
    24ec:	ldr	x5, [x0, #8]
    24f0:	lsr	x4, x2, #3
    24f4:	cmp	x4, x5, lsr #3
    24f8:	ccmp	x24, x2, #0x4, ne  // ne = any
    24fc:	b.ne	2638 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x200>  // b.any
    2500:	add	x0, x0, #0x10
    2504:	cmp	x3, x0
    2508:	b.ne	24e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0xac>  // b.any
    250c:	stlr	x26, [x27]
    2510:	b	2584 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x14c>
    2514:	mov	w2, #0x0                   	// #0
    2518:	mov	w1, #0x2                   	// #2
    251c:	mov	x0, x19
    2520:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2524:	ldr	x2, [x19, #232]
    2528:	ldr	x0, [x19, #224]
    252c:	add	x3, x0, #0x1
    2530:	str	x3, [x19, #224]
    2534:	lsl	x0, x0, #4
    2538:	add	x3, x2, x0
    253c:	ldr	x1, [x22, #256]
    2540:	add	x23, x1, x23
    2544:	str	x23, [x2, x0]
    2548:	str	x28, [x3, #8]
    254c:	add	w21, w21, #0x13, lsl #12
    2550:	add	w21, w21, #0xc6f
    2554:	lsr	w23, w21, #16
    2558:	cmp	w20, w21, lsr #16
    255c:	b.eq	25c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x18c>  // b.none
    2560:	lsl	x23, x23, #3
    2564:	ldr	x0, [x22, #256]
    2568:	add	x0, x0, x23
    256c:	ldr	x1, [x0]
    2570:	cmp	x24, x1
    2574:	b.eq	254c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x114>  // b.none
    2578:	tbnz	x1, #63, 24b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x80>
    257c:	cmp	x26, x1, lsr #3
    2580:	b.cc	24c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x90>  // b.lo, b.ul, b.last
    2584:	ldr	x0, [x22, #256]
    2588:	add	x0, x0, x23
    258c:	ldaxr	x28, [x0]
    2590:	cmp	x28, x1
    2594:	b.ne	25a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x168>  // b.any
    2598:	stxr	w2, x24, [x0]
    259c:	cbnz	w2, 258c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x154>
    25a0:	b.ne	2514 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0xdc>  // b.any
    25a4:	dmb	ish
    25a8:	ldr	x1, [x19, #224]
    25ac:	ldr	x0, [x19, #216]
    25b0:	cmp	x1, x0
    25b4:	b.ne	2524 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0xec>  // b.any
    25b8:	add	x0, x19, #0xd8
    25bc:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    25c0:	b	2524 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0xec>
    25c4:	ldr	x0, [x19, #176]
    25c8:	add	x0, x0, #0x3
    25cc:	ldr	x1, [x19, #168]
    25d0:	cmp	x0, x1
    25d4:	b.hi	2628 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x1f0>  // b.pmore
    25d8:	ldr	x0, [x19, #176]
    25dc:	lsl	x2, x0, #3
    25e0:	ldr	x3, [x19, #184]
    25e4:	add	x1, x3, x2
    25e8:	add	x0, x0, #0x3
    25ec:	str	x0, [x19, #176]
    25f0:	ldrb	w0, [x25]
    25f4:	strb	w0, [x3, x2]
    25f8:	mov	x0, #0x1                   	// #1
    25fc:	str	x0, [x1, #8]
    2600:	str	x25, [x1, #16]
    2604:	ldrb	w0, [sp, #108]
    2608:	strb	w0, [x25]
    260c:	ldp	x19, x20, [sp, #16]
    2610:	ldp	x21, x22, [sp, #32]
    2614:	ldp	x23, x24, [sp, #48]
    2618:	ldp	x25, x26, [sp, #64]
    261c:	ldp	x27, x28, [sp, #80]
    2620:	ldp	x29, x30, [sp], #112
    2624:	ret
    2628:	mov	x1, #0x3                   	// #3
    262c:	add	x0, x19, #0xa8
    2630:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2634:	b	25d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WU1EPhh+0x1a0>
    2638:	mov	w2, #0x0                   	// #0
    263c:	mov	w1, #0x3                   	// #3
    2640:	mov	x0, x19
    2644:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002648 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff>:
    2648:	stp	x29, x30, [sp, #-128]!
    264c:	mov	x29, sp
    2650:	stp	x19, x20, [sp, #16]
    2654:	stp	x21, x22, [sp, #32]
    2658:	stp	x23, x24, [sp, #48]
    265c:	stp	x25, x26, [sp, #64]
    2660:	stp	x27, x28, [sp, #80]
    2664:	str	d8, [sp, #96]
    2668:	mov	x25, x1
    266c:	fmov	s8, s0
    2670:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2674:	ldr	x0, [x0]
    2678:	mrs	x1, tpidr_el0
    267c:	ldr	x19, [x1, x0]
    2680:	add	x27, x19, #0x208
    2684:	ldr	x26, [x27]
    2688:	lsr	x24, x19, #1
    268c:	orr	x24, x24, #0x8000000000000000
    2690:	lsr	x21, x25, #5
    2694:	mov	w0, #0x3c6f                	// #15471
    2698:	movk	w0, #0x1, lsl #16
    269c:	mul	w21, w21, w0
    26a0:	lsr	w23, w21, #16
    26a4:	add	x20, x25, #0x23
    26a8:	lsr	x20, x20, #5
    26ac:	mul	w20, w20, w0
    26b0:	lsr	w20, w20, #16
    26b4:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    26b8:	add	x22, x22, #0x0
    26bc:	add	x0, x22, #0x80
    26c0:	str	x0, [sp, #120]
    26c4:	b	2770 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0x128>
    26c8:	mov	w2, #0x0                   	// #0
    26cc:	mov	w1, #0x2                   	// #2
    26d0:	mov	x0, x19
    26d4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    26d8:	ldr	x0, [sp, #120]
    26dc:	ldar	x26, [x0]
    26e0:	ldr	x0, [x19, #208]
    26e4:	ldr	x3, [x19, #200]
    26e8:	add	x3, x0, x3, lsl #4
    26ec:	cmp	x0, x3
    26f0:	b.eq	271c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0xd4>  // b.none
    26f4:	ldr	x2, [x0]
    26f8:	ldr	x2, [x2]
    26fc:	ldr	x5, [x0, #8]
    2700:	lsr	x4, x2, #3
    2704:	cmp	x4, x5, lsr #3
    2708:	ccmp	x24, x2, #0x4, ne  // ne = any
    270c:	b.ne	2848 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0x200>  // b.any
    2710:	add	x0, x0, #0x10
    2714:	cmp	x3, x0
    2718:	b.ne	26f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0xac>  // b.any
    271c:	stlr	x26, [x27]
    2720:	b	2794 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0x14c>
    2724:	mov	w2, #0x0                   	// #0
    2728:	mov	w1, #0x2                   	// #2
    272c:	mov	x0, x19
    2730:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2734:	ldr	x2, [x19, #232]
    2738:	ldr	x0, [x19, #224]
    273c:	add	x3, x0, #0x1
    2740:	str	x3, [x19, #224]
    2744:	lsl	x0, x0, #4
    2748:	add	x3, x2, x0
    274c:	ldr	x1, [x22, #256]
    2750:	add	x23, x1, x23
    2754:	str	x23, [x2, x0]
    2758:	str	x28, [x3, #8]
    275c:	add	w21, w21, #0x13, lsl #12
    2760:	add	w21, w21, #0xc6f
    2764:	lsr	w23, w21, #16
    2768:	cmp	w20, w21, lsr #16
    276c:	b.eq	27d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0x18c>  // b.none
    2770:	lsl	x23, x23, #3
    2774:	ldr	x0, [x22, #256]
    2778:	add	x0, x0, x23
    277c:	ldr	x1, [x0]
    2780:	cmp	x24, x1
    2784:	b.eq	275c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0x114>  // b.none
    2788:	tbnz	x1, #63, 26c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0x80>
    278c:	cmp	x26, x1, lsr #3
    2790:	b.cc	26d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0x90>  // b.lo, b.ul, b.last
    2794:	ldr	x0, [x22, #256]
    2798:	add	x0, x0, x23
    279c:	ldaxr	x28, [x0]
    27a0:	cmp	x28, x1
    27a4:	b.ne	27b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0x168>  // b.any
    27a8:	stxr	w2, x24, [x0]
    27ac:	cbnz	w2, 279c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0x154>
    27b0:	b.ne	2724 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0xdc>  // b.any
    27b4:	dmb	ish
    27b8:	ldr	x1, [x19, #224]
    27bc:	ldr	x0, [x19, #216]
    27c0:	cmp	x1, x0
    27c4:	b.ne	2734 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0xec>  // b.any
    27c8:	add	x0, x19, #0xd8
    27cc:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    27d0:	b	2734 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0xec>
    27d4:	ldr	x0, [x19, #176]
    27d8:	add	x0, x0, #0x3
    27dc:	ldr	x1, [x19, #168]
    27e0:	cmp	x0, x1
    27e4:	b.hi	2838 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0x1f0>  // b.pmore
    27e8:	ldr	x0, [x19, #176]
    27ec:	lsl	x2, x0, #3
    27f0:	ldr	x3, [x19, #184]
    27f4:	add	x1, x3, x2
    27f8:	add	x0, x0, #0x3
    27fc:	str	x0, [x19, #176]
    2800:	ldr	w0, [x25]
    2804:	str	w0, [x3, x2]
    2808:	mov	x0, #0x4                   	// #4
    280c:	str	x0, [x1, #8]
    2810:	str	x25, [x1, #16]
    2814:	str	s8, [x25]
    2818:	ldp	x19, x20, [sp, #16]
    281c:	ldp	x21, x22, [sp, #32]
    2820:	ldp	x23, x24, [sp, #48]
    2824:	ldp	x25, x26, [sp, #64]
    2828:	ldp	x27, x28, [sp, #80]
    282c:	ldr	d8, [sp, #96]
    2830:	ldp	x29, x30, [sp], #128
    2834:	ret
    2838:	mov	x1, #0x3                   	// #3
    283c:	add	x0, x19, #0xa8
    2840:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2844:	b	27e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_WaRFEPff+0x1a0>
    2848:	mov	w2, #0x0                   	// #0
    284c:	mov	w1, #0x3                   	// #3
    2850:	mov	x0, x19
    2854:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002858 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_>:
    2858:	stp	x29, x30, [sp, #-144]!
    285c:	mov	x29, sp
    2860:	stp	x19, x20, [sp, #16]
    2864:	stp	x21, x22, [sp, #32]
    2868:	stp	x23, x24, [sp, #48]
    286c:	stp	x25, x26, [sp, #64]
    2870:	stp	x27, x28, [sp, #80]
    2874:	mov	x25, x1
    2878:	str	q0, [sp, #112]
    287c:	str	q1, [sp, #128]
    2880:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2884:	ldr	x0, [x0]
    2888:	mrs	x1, tpidr_el0
    288c:	ldr	x19, [x1, x0]
    2890:	add	x27, x19, #0x208
    2894:	ldr	x26, [x27]
    2898:	lsr	x24, x19, #1
    289c:	orr	x24, x24, #0x8000000000000000
    28a0:	lsr	x21, x25, #5
    28a4:	mov	w0, #0x3c6f                	// #15471
    28a8:	movk	w0, #0x1, lsl #16
    28ac:	mul	w21, w21, w0
    28b0:	lsr	w23, w21, #16
    28b4:	add	x20, x25, #0x3f
    28b8:	lsr	x20, x20, #5
    28bc:	mul	w20, w20, w0
    28c0:	lsr	w20, w20, #16
    28c4:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    28c8:	add	x22, x22, #0x0
    28cc:	add	x0, x22, #0x80
    28d0:	str	x0, [sp, #104]
    28d4:	b	2980 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x128>
    28d8:	mov	w2, #0x0                   	// #0
    28dc:	mov	w1, #0x2                   	// #2
    28e0:	mov	x0, x19
    28e4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    28e8:	ldr	x0, [sp, #104]
    28ec:	ldar	x26, [x0]
    28f0:	ldr	x0, [x19, #208]
    28f4:	ldr	x3, [x19, #200]
    28f8:	add	x3, x0, x3, lsl #4
    28fc:	cmp	x0, x3
    2900:	b.eq	292c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0xd4>  // b.none
    2904:	ldr	x2, [x0]
    2908:	ldr	x2, [x2]
    290c:	ldr	x5, [x0, #8]
    2910:	lsr	x4, x2, #3
    2914:	cmp	x4, x5, lsr #3
    2918:	ccmp	x24, x2, #0x4, ne  // ne = any
    291c:	b.ne	2a64 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x20c>  // b.any
    2920:	add	x0, x0, #0x10
    2924:	cmp	x3, x0
    2928:	b.ne	2904 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0xac>  // b.any
    292c:	stlr	x26, [x27]
    2930:	b	29a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x14c>
    2934:	mov	w2, #0x0                   	// #0
    2938:	mov	w1, #0x2                   	// #2
    293c:	mov	x0, x19
    2940:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2944:	ldr	x2, [x19, #232]
    2948:	ldr	x0, [x19, #224]
    294c:	add	x3, x0, #0x1
    2950:	str	x3, [x19, #224]
    2954:	lsl	x0, x0, #4
    2958:	add	x3, x2, x0
    295c:	ldr	x1, [x22, #256]
    2960:	add	x23, x1, x23
    2964:	str	x23, [x2, x0]
    2968:	str	x28, [x3, #8]
    296c:	add	w21, w21, #0x13, lsl #12
    2970:	add	w21, w21, #0xc6f
    2974:	lsr	w23, w21, #16
    2978:	cmp	w20, w21, lsr #16
    297c:	b.eq	29e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x18c>  // b.none
    2980:	lsl	x23, x23, #3
    2984:	ldr	x0, [x22, #256]
    2988:	add	x0, x0, x23
    298c:	ldr	x1, [x0]
    2990:	cmp	x24, x1
    2994:	b.eq	296c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x114>  // b.none
    2998:	tbnz	x1, #63, 28d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x80>
    299c:	cmp	x26, x1, lsr #3
    29a0:	b.cc	28e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x90>  // b.lo, b.ul, b.last
    29a4:	ldr	x0, [x22, #256]
    29a8:	add	x0, x0, x23
    29ac:	ldaxr	x28, [x0]
    29b0:	cmp	x28, x1
    29b4:	b.ne	29c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x168>  // b.any
    29b8:	stxr	w2, x24, [x0]
    29bc:	cbnz	w2, 29ac <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x154>
    29c0:	b.ne	2934 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0xdc>  // b.any
    29c4:	dmb	ish
    29c8:	ldr	x1, [x19, #224]
    29cc:	ldr	x0, [x19, #216]
    29d0:	cmp	x1, x0
    29d4:	b.ne	2944 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0xec>  // b.any
    29d8:	add	x0, x19, #0xd8
    29dc:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    29e0:	b	2944 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0xec>
    29e4:	ldr	x0, [x19, #176]
    29e8:	add	x0, x0, #0x6
    29ec:	ldr	x1, [x19, #168]
    29f0:	cmp	x0, x1
    29f4:	b.hi	2a54 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x1fc>  // b.pmore
    29f8:	ldr	x1, [x19, #176]
    29fc:	ldr	x0, [x19, #184]
    2a00:	add	x0, x0, x1, lsl #3
    2a04:	add	x1, x1, #0x6
    2a08:	str	x1, [x19, #176]
    2a0c:	ldp	x2, x3, [x25]
    2a10:	stp	x2, x3, [x0]
    2a14:	ldp	x2, x3, [x25, #16]
    2a18:	stp	x2, x3, [x0, #16]
    2a1c:	mov	x1, #0x20                  	// #32
    2a20:	str	x1, [x0, #32]
    2a24:	str	x25, [x0, #40]
    2a28:	ldr	q0, [sp, #112]
    2a2c:	str	q0, [x25]
    2a30:	ldr	q0, [sp, #128]
    2a34:	str	q0, [x25, #16]
    2a38:	ldp	x19, x20, [sp, #16]
    2a3c:	ldp	x21, x22, [sp, #32]
    2a40:	ldp	x23, x24, [sp, #48]
    2a44:	ldp	x25, x26, [sp, #64]
    2a48:	ldp	x27, x28, [sp, #80]
    2a4c:	ldp	x29, x30, [sp], #144
    2a50:	ret
    2a54:	mov	x1, #0x6                   	// #6
    2a58:	add	x0, x19, #0xa8
    2a5c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2a60:	b	29f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_WCEEPCeS1_+0x1a0>
    2a64:	mov	w2, #0x0                   	// #0
    2a68:	mov	w1, #0x3                   	// #3
    2a6c:	mov	x0, x19
    2a70:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002a74 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_>:
    2a74:	stp	x29, x30, [sp, #-144]!
    2a78:	mov	x29, sp
    2a7c:	stp	x19, x20, [sp, #16]
    2a80:	stp	x21, x22, [sp, #32]
    2a84:	stp	x23, x24, [sp, #48]
    2a88:	stp	x25, x26, [sp, #64]
    2a8c:	stp	x27, x28, [sp, #80]
    2a90:	mov	x25, x1
    2a94:	str	q0, [sp, #112]
    2a98:	str	q1, [sp, #128]
    2a9c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2aa0:	ldr	x0, [x0]
    2aa4:	mrs	x1, tpidr_el0
    2aa8:	ldr	x19, [x1, x0]
    2aac:	add	x27, x19, #0x208
    2ab0:	ldr	x26, [x27]
    2ab4:	lsr	x24, x19, #1
    2ab8:	orr	x24, x24, #0x8000000000000000
    2abc:	lsr	x21, x25, #5
    2ac0:	mov	w0, #0x3c6f                	// #15471
    2ac4:	movk	w0, #0x1, lsl #16
    2ac8:	mul	w21, w21, w0
    2acc:	lsr	w23, w21, #16
    2ad0:	add	x20, x25, #0x3f
    2ad4:	lsr	x20, x20, #5
    2ad8:	mul	w20, w20, w0
    2adc:	lsr	w20, w20, #16
    2ae0:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2ae4:	add	x22, x22, #0x0
    2ae8:	add	x0, x22, #0x80
    2aec:	str	x0, [sp, #104]
    2af0:	b	2b9c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0x128>
    2af4:	mov	w2, #0x0                   	// #0
    2af8:	mov	w1, #0x2                   	// #2
    2afc:	mov	x0, x19
    2b00:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2b04:	ldr	x0, [sp, #104]
    2b08:	ldar	x26, [x0]
    2b0c:	ldr	x0, [x19, #208]
    2b10:	ldr	x3, [x19, #200]
    2b14:	add	x3, x0, x3, lsl #4
    2b18:	cmp	x0, x3
    2b1c:	b.eq	2b48 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0xd4>  // b.none
    2b20:	ldr	x2, [x0]
    2b24:	ldr	x2, [x2]
    2b28:	ldr	x5, [x0, #8]
    2b2c:	lsr	x4, x2, #3
    2b30:	cmp	x4, x5, lsr #3
    2b34:	ccmp	x24, x2, #0x4, ne  // ne = any
    2b38:	b.ne	2c80 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0x20c>  // b.any
    2b3c:	add	x0, x0, #0x10
    2b40:	cmp	x3, x0
    2b44:	b.ne	2b20 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0xac>  // b.any
    2b48:	stlr	x26, [x27]
    2b4c:	b	2bc0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0x14c>
    2b50:	mov	w2, #0x0                   	// #0
    2b54:	mov	w1, #0x2                   	// #2
    2b58:	mov	x0, x19
    2b5c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2b60:	ldr	x2, [x19, #232]
    2b64:	ldr	x0, [x19, #224]
    2b68:	add	x3, x0, #0x1
    2b6c:	str	x3, [x19, #224]
    2b70:	lsl	x0, x0, #4
    2b74:	add	x3, x2, x0
    2b78:	ldr	x1, [x22, #256]
    2b7c:	add	x23, x1, x23
    2b80:	str	x23, [x2, x0]
    2b84:	str	x28, [x3, #8]
    2b88:	add	w21, w21, #0x13, lsl #12
    2b8c:	add	w21, w21, #0xc6f
    2b90:	lsr	w23, w21, #16
    2b94:	cmp	w20, w21, lsr #16
    2b98:	b.eq	2c00 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0x18c>  // b.none
    2b9c:	lsl	x23, x23, #3
    2ba0:	ldr	x0, [x22, #256]
    2ba4:	add	x0, x0, x23
    2ba8:	ldr	x1, [x0]
    2bac:	cmp	x24, x1
    2bb0:	b.eq	2b88 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0x114>  // b.none
    2bb4:	tbnz	x1, #63, 2af4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0x80>
    2bb8:	cmp	x26, x1, lsr #3
    2bbc:	b.cc	2b04 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0x90>  // b.lo, b.ul, b.last
    2bc0:	ldr	x0, [x22, #256]
    2bc4:	add	x0, x0, x23
    2bc8:	ldaxr	x28, [x0]
    2bcc:	cmp	x28, x1
    2bd0:	b.ne	2bdc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0x168>  // b.any
    2bd4:	stxr	w2, x24, [x0]
    2bd8:	cbnz	w2, 2bc8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0x154>
    2bdc:	b.ne	2b50 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0xdc>  // b.any
    2be0:	dmb	ish
    2be4:	ldr	x1, [x19, #224]
    2be8:	ldr	x0, [x19, #216]
    2bec:	cmp	x1, x0
    2bf0:	b.ne	2b60 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0xec>  // b.any
    2bf4:	add	x0, x19, #0xd8
    2bf8:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2bfc:	b	2b60 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0xec>
    2c00:	ldr	x0, [x19, #176]
    2c04:	add	x0, x0, #0x6
    2c08:	ldr	x1, [x19, #168]
    2c0c:	cmp	x0, x1
    2c10:	b.hi	2c70 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0x1fc>  // b.pmore
    2c14:	ldr	x1, [x19, #176]
    2c18:	ldr	x0, [x19, #184]
    2c1c:	add	x0, x0, x1, lsl #3
    2c20:	add	x1, x1, #0x6
    2c24:	str	x1, [x19, #176]
    2c28:	ldp	x2, x3, [x25]
    2c2c:	stp	x2, x3, [x0]
    2c30:	ldp	x2, x3, [x25, #16]
    2c34:	stp	x2, x3, [x0, #16]
    2c38:	mov	x1, #0x20                  	// #32
    2c3c:	str	x1, [x0, #32]
    2c40:	str	x25, [x0, #40]
    2c44:	ldr	q0, [sp, #112]
    2c48:	str	q0, [x25]
    2c4c:	ldr	q0, [sp, #128]
    2c50:	str	q0, [x25, #16]
    2c54:	ldp	x19, x20, [sp, #16]
    2c58:	ldp	x21, x22, [sp, #32]
    2c5c:	ldp	x23, x24, [sp, #48]
    2c60:	ldp	x25, x26, [sp, #64]
    2c64:	ldp	x27, x28, [sp, #80]
    2c68:	ldp	x29, x30, [sp], #144
    2c6c:	ret
    2c70:	mov	x1, #0x6                   	// #6
    2c74:	add	x0, x19, #0xa8
    2c78:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2c7c:	b	2c14 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_WaRCEEPCeS1_+0x1a0>
    2c80:	mov	w2, #0x0                   	// #0
    2c84:	mov	w1, #0x3                   	// #3
    2c88:	mov	x0, x19
    2c8c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000002c90 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_>:
    2c90:	stp	x29, x30, [sp, #-160]!
    2c94:	mov	x29, sp
    2c98:	str	x1, [sp, #112]
    2c9c:	str	x2, [sp, #104]
    2ca0:	str	w5, [sp, #120]
    2ca4:	cbnz	x3, 2cb0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x20>
    2ca8:	ldp	x29, x30, [sp], #160
    2cac:	ret
    2cb0:	stp	x19, x20, [sp, #16]
    2cb4:	stp	x21, x22, [sp, #32]
    2cb8:	stp	x23, x24, [sp, #48]
    2cbc:	stp	x27, x28, [sp, #80]
    2cc0:	mov	x21, x3
    2cc4:	and	w28, w4, #0xff
    2cc8:	mov	w23, w6
    2ccc:	cmp	w6, #0x4
    2cd0:	b.eq	2d30 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0xa0>  // b.none
    2cd4:	cmp	w6, #0x0
    2cd8:	ccmp	w6, #0x3, #0x4, ne  // ne = any
    2cdc:	b.ne	2f30 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x2a0>  // b.any
    2ce0:	ldr	w0, [sp, #120]
    2ce4:	cmp	w0, #0x0
    2ce8:	ccmp	w0, #0x7, #0x4, ne  // ne = any
    2cec:	b.ne	30ac <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x41c>  // b.any
    2cf0:	mov	x20, #0x0                   	// #0
    2cf4:	mov	x19, #0x0                   	// #0
    2cf8:	cbnz	w28, 32c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x638>
    2cfc:	mov	x2, x21
    2d00:	ldr	x1, [sp, #104]
    2d04:	ldr	x0, [sp, #112]
    2d08:	bl	0 <memcpy>
    2d0c:	sub	w0, w23, #0x3
    2d10:	cmp	w23, #0x0
    2d14:	ccmp	w0, #0x1, #0x0, ne  // ne = any
    2d18:	b.hi	32dc <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x64c>  // b.pmore
    2d1c:	ldp	x19, x20, [sp, #16]
    2d20:	ldp	x21, x22, [sp, #32]
    2d24:	ldp	x23, x24, [sp, #48]
    2d28:	ldp	x27, x28, [sp, #80]
    2d2c:	b	2ca8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x18>
    2d30:	stp	x25, x26, [sp, #64]
    2d34:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2d38:	ldr	x0, [x0]
    2d3c:	mrs	x1, tpidr_el0
    2d40:	ldr	x19, [x1, x0]
    2d44:	add	x0, x19, #0x208
    2d48:	str	x0, [sp, #136]
    2d4c:	ldr	x27, [x0]
    2d50:	lsr	x25, x19, #1
    2d54:	orr	x25, x25, #0x8000000000000000
    2d58:	lsr	x22, x2, #5
    2d5c:	mov	w1, #0x3c6f                	// #15471
    2d60:	movk	w1, #0x1, lsl #16
    2d64:	mul	w22, w22, w1
    2d68:	lsr	w20, w22, #16
    2d6c:	add	x0, x2, #0x1f
    2d70:	add	x0, x0, x3
    2d74:	lsr	x0, x0, #5
    2d78:	mul	w0, w0, w1
    2d7c:	lsr	w0, w0, #16
    2d80:	str	w0, [sp, #128]
    2d84:	adrp	x24, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2d88:	add	x24, x24, #0x0
    2d8c:	add	x0, x24, #0x80
    2d90:	str	x0, [sp, #144]
    2d94:	b	2e50 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1c0>
    2d98:	mov	w2, #0x0                   	// #0
    2d9c:	mov	w1, #0x2                   	// #2
    2da0:	mov	x0, x19
    2da4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2da8:	ldr	x1, [sp, #144]
    2dac:	ldar	x27, [x1]
    2db0:	ldr	x1, [x19, #208]
    2db4:	ldr	x5, [x19, #200]
    2db8:	add	x5, x1, x5, lsl #4
    2dbc:	cmp	x1, x5
    2dc0:	b.eq	2dec <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x15c>  // b.none
    2dc4:	ldr	x2, [x1]
    2dc8:	ldr	x2, [x2]
    2dcc:	ldr	x4, [x1, #8]
    2dd0:	lsr	x3, x2, #3
    2dd4:	cmp	x3, x4, lsr #3
    2dd8:	ccmp	x25, x2, #0x4, ne  // ne = any
    2ddc:	b.ne	334c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x6bc>  // b.any
    2de0:	add	x1, x1, #0x10
    2de4:	cmp	x5, x1
    2de8:	b.ne	2dc4 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x134>  // b.any
    2dec:	ldr	x1, [sp, #136]
    2df0:	stlr	x27, [x1]
    2df4:	b	2e74 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1e4>
    2df8:	mov	w2, #0x0                   	// #0
    2dfc:	mov	w1, #0x2                   	// #2
    2e00:	mov	x0, x19
    2e04:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    2e08:	add	x0, x19, #0xd8
    2e0c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2e10:	ldr	x2, [x19, #232]
    2e14:	ldr	x0, [x19, #224]
    2e18:	add	x3, x0, #0x1
    2e1c:	str	x3, [x19, #224]
    2e20:	lsl	x0, x0, #4
    2e24:	add	x3, x2, x0
    2e28:	ldr	x1, [x24, #256]
    2e2c:	add	x20, x1, x20
    2e30:	str	x20, [x2, x0]
    2e34:	str	x26, [x3, #8]
    2e38:	add	w22, w22, #0x13, lsl #12
    2e3c:	add	w22, w22, #0xc6f
    2e40:	lsr	w20, w22, #16
    2e44:	ldr	w0, [sp, #128]
    2e48:	cmp	w0, w22, lsr #16
    2e4c:	b.eq	2eac <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x21c>  // b.none
    2e50:	lsl	x20, x20, #3
    2e54:	ldr	x0, [x24, #256]
    2e58:	add	x0, x0, x20
    2e5c:	ldr	x0, [x0]
    2e60:	cmp	x25, x0
    2e64:	b.eq	2e38 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1a8>  // b.none
    2e68:	tbnz	x0, #63, 2d98 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x108>
    2e6c:	cmp	x27, x0, lsr #3
    2e70:	b.cc	2da8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x118>  // b.lo, b.ul, b.last
    2e74:	ldr	x1, [x24, #256]
    2e78:	add	x1, x1, x20
    2e7c:	ldaxr	x26, [x1]
    2e80:	cmp	x26, x0
    2e84:	b.ne	2e90 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x200>  // b.any
    2e88:	stxr	w2, x25, [x1]
    2e8c:	cbnz	w2, 2e7c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x1ec>
    2e90:	b.ne	2df8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x168>  // b.any
    2e94:	dmb	ish
    2e98:	ldr	x1, [x19, #224]
    2e9c:	ldr	x0, [x19, #216]
    2ea0:	cmp	x1, x0
    2ea4:	b.ne	2e10 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x180>  // b.any
    2ea8:	b	2e08 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x178>
    2eac:	add	x24, x21, #0x7
    2eb0:	lsr	x25, x24, #3
    2eb4:	add	x22, x25, #0x2
    2eb8:	ldr	x0, [x19, #176]
    2ebc:	add	x0, x22, x0
    2ec0:	ldr	x1, [x19, #168]
    2ec4:	cmp	x0, x1
    2ec8:	b.hi	2f20 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x290>  // b.pmore
    2ecc:	ldr	x1, [x19, #176]
    2ed0:	ldr	x20, [x19, #184]
    2ed4:	add	x20, x20, x1, lsl #3
    2ed8:	add	x22, x22, x1
    2edc:	str	x22, [x19, #176]
    2ee0:	mov	x2, x21
    2ee4:	ldr	x22, [sp, #104]
    2ee8:	mov	x1, x22
    2eec:	mov	x0, x20
    2ef0:	bl	0 <memcpy>
    2ef4:	and	x24, x24, #0xfffffffffffffff8
    2ef8:	str	x21, [x20, x24]
    2efc:	add	x25, x25, #0x1
    2f00:	str	x22, [x20, x25, lsl #3]
    2f04:	ldr	w0, [sp, #120]
    2f08:	cmp	w0, #0x0
    2f0c:	mov	x20, #0x0                   	// #0
    2f10:	ccmp	w0, #0x7, #0x4, ne  // ne = any
    2f14:	b.ne	30d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x440>  // b.any
    2f18:	ldp	x25, x26, [sp, #64]
    2f1c:	b	2cf8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x68>
    2f20:	mov	x1, x22
    2f24:	add	x0, x19, #0xa8
    2f28:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2f2c:	b	2ecc <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x23c>
    2f30:	stp	x25, x26, [sp, #64]
    2f34:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    2f38:	ldr	x0, [x0]
    2f3c:	mrs	x1, tpidr_el0
    2f40:	ldr	x19, [x1, x0]
    2f44:	ldr	x0, [x19, #200]
    2f48:	str	x0, [sp, #136]
    2f4c:	add	x0, x19, #0x208
    2f50:	str	x0, [sp, #144]
    2f54:	ldr	x27, [x0]
    2f58:	lsr	x0, x19, #1
    2f5c:	orr	x0, x0, #0x8000000000000000
    2f60:	str	x0, [sp, #128]
    2f64:	ldr	x1, [sp, #104]
    2f68:	lsr	x22, x1, #5
    2f6c:	mov	w0, #0x3c6f                	// #15471
    2f70:	movk	w0, #0x1, lsl #16
    2f74:	mul	w22, w22, w0
    2f78:	lsr	w20, w22, #16
    2f7c:	add	x26, x1, #0x1f
    2f80:	add	x26, x26, x3
    2f84:	lsr	x26, x26, #5
    2f88:	mul	w26, w26, w0
    2f8c:	lsr	w26, w26, #16
    2f90:	adrp	x25, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    2f94:	add	x25, x25, #0x0
    2f98:	add	x0, x25, #0x80
    2f9c:	str	x0, [sp, #152]
    2fa0:	b	2fe0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x350>
    2fa4:	ldr	x2, [x19, #208]
    2fa8:	ldr	x0, [x19, #200]
    2fac:	add	x3, x0, #0x1
    2fb0:	str	x3, [x19, #200]
    2fb4:	lsl	x0, x0, #4
    2fb8:	add	x3, x2, x0
    2fbc:	ldr	x1, [x25, #256]
    2fc0:	add	x20, x1, x20
    2fc4:	str	x20, [x2, x0]
    2fc8:	str	x24, [x3, #8]
    2fcc:	add	w22, w22, #0x13, lsl #12
    2fd0:	add	w22, w22, #0xc6f
    2fd4:	lsr	w20, w22, #16
    2fd8:	cmp	w26, w22, lsr #16
    2fdc:	b.eq	3088 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x3f8>  // b.none
    2fe0:	lsl	x20, x20, #3
    2fe4:	ldr	x0, [x25, #256]
    2fe8:	add	x0, x0, x20
    2fec:	ldar	x24, [x0]
    2ff0:	cmp	x27, x24, lsr #3
    2ff4:	b.cc	3014 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x384>  // b.lo, b.ul, b.last
    2ff8:	ldr	x1, [x19, #200]
    2ffc:	ldr	x0, [x19, #192]
    3000:	cmp	x1, x0
    3004:	b.ne	2fa4 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x314>  // b.any
    3008:	add	x0, x19, #0xc0
    300c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3010:	b	2fa4 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x314>
    3014:	tbz	x24, #63, 3034 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x3a4>
    3018:	ldr	x0, [sp, #128]
    301c:	cmp	x0, x24
    3020:	b.eq	2fcc <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x33c>  // b.none
    3024:	mov	w2, #0x0                   	// #0
    3028:	mov	w1, #0x1                   	// #1
    302c:	mov	x0, x19
    3030:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3034:	ldr	x0, [sp, #152]
    3038:	ldar	x27, [x0]
    303c:	ldr	x0, [x19, #208]
    3040:	ldr	x4, [x19, #200]
    3044:	add	x4, x0, x4, lsl #4
    3048:	cmp	x0, x4
    304c:	b.eq	307c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x3ec>  // b.none
    3050:	ldr	x1, [x0]
    3054:	ldr	x1, [x1]
    3058:	ldr	x3, [x0, #8]
    305c:	lsr	x2, x1, #3
    3060:	cmp	x2, x3, lsr #3
    3064:	ldr	x2, [sp, #128]
    3068:	ccmp	x2, x1, #0x4, ne  // ne = any
    306c:	b.ne	335c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x6cc>  // b.any
    3070:	add	x0, x0, #0x10
    3074:	cmp	x4, x0
    3078:	b.ne	3050 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x3c0>  // b.any
    307c:	ldr	x0, [sp, #144]
    3080:	stlr	x27, [x0]
    3084:	b	2ff8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x368>
    3088:	ldr	x20, [x19, #208]
    308c:	ldr	x0, [sp, #136]
    3090:	add	x20, x20, x0, lsl #4
    3094:	ldr	w0, [sp, #120]
    3098:	cmp	w0, #0x0
    309c:	ccmp	w0, #0x7, #0x4, ne  // ne = any
    30a0:	b.ne	30d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x440>  // b.any
    30a4:	ldp	x25, x26, [sp, #64]
    30a8:	b	2cf8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x68>
    30ac:	stp	x25, x26, [sp, #64]
    30b0:	cmp	w23, #0x0
    30b4:	ccmp	w23, #0x3, #0x4, ne  // ne = any
    30b8:	b.ne	312c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x49c>  // b.any
    30bc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    30c0:	ldr	x0, [x0]
    30c4:	mrs	x1, tpidr_el0
    30c8:	ldr	x19, [x1, x0]
    30cc:	mov	x20, #0x0                   	// #0
    30d0:	add	x0, x19, #0x208
    30d4:	str	x0, [sp, #136]
    30d8:	ldr	x0, [x0]
    30dc:	str	x0, [sp, #120]
    30e0:	lsr	x26, x19, #1
    30e4:	orr	x26, x26, #0x8000000000000000
    30e8:	ldr	x0, [sp, #112]
    30ec:	lsr	x24, x0, #5
    30f0:	mov	w1, #0x3c6f                	// #15471
    30f4:	movk	w1, #0x1, lsl #16
    30f8:	mul	w24, w24, w1
    30fc:	lsr	w22, w24, #16
    3100:	add	x0, x0, #0x1f
    3104:	add	x0, x0, x21
    3108:	lsr	x0, x0, #5
    310c:	mul	w0, w0, w1
    3110:	lsr	w0, w0, #16
    3114:	str	w0, [sp, #128]
    3118:	adrp	x25, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    311c:	add	x25, x25, #0x0
    3120:	add	x0, x25, #0x80
    3124:	str	x0, [sp, #144]
    3128:	b	31f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x560>
    312c:	mov	x20, #0x0                   	// #0
    3130:	mov	x19, #0x0                   	// #0
    3134:	b	30d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x440>
    3138:	mov	w2, #0x0                   	// #0
    313c:	mov	w1, #0x2                   	// #2
    3140:	mov	x0, x19
    3144:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3148:	ldr	x1, [sp, #144]
    314c:	ldar	x1, [x1]
    3150:	str	x1, [sp, #120]
    3154:	ldr	x1, [x19, #208]
    3158:	ldr	x5, [x19, #200]
    315c:	add	x5, x1, x5, lsl #4
    3160:	cmp	x1, x5
    3164:	b.eq	3190 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x500>  // b.none
    3168:	ldr	x2, [x1]
    316c:	ldr	x2, [x2]
    3170:	ldr	x4, [x1, #8]
    3174:	lsr	x3, x2, #3
    3178:	cmp	x3, x4, lsr #3
    317c:	ccmp	x26, x2, #0x4, ne  // ne = any
    3180:	b.ne	333c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x6ac>  // b.any
    3184:	add	x1, x1, #0x10
    3188:	cmp	x5, x1
    318c:	b.ne	3168 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x4d8>  // b.any
    3190:	ldr	x1, [sp, #136]
    3194:	ldr	x2, [sp, #120]
    3198:	stlr	x2, [x1]
    319c:	b	3218 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x588>
    31a0:	mov	w2, #0x0                   	// #0
    31a4:	mov	w1, #0x2                   	// #2
    31a8:	mov	x0, x19
    31ac:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    31b0:	ldr	x2, [x19, #232]
    31b4:	ldr	x0, [x19, #224]
    31b8:	add	x3, x0, #0x1
    31bc:	str	x3, [x19, #224]
    31c0:	lsl	x0, x0, #4
    31c4:	add	x3, x2, x0
    31c8:	ldr	x1, [x25, #256]
    31cc:	add	x22, x1, x22
    31d0:	str	x22, [x2, x0]
    31d4:	str	x27, [x3, #8]
    31d8:	add	w24, w24, #0x13, lsl #12
    31dc:	add	w24, w24, #0xc6f
    31e0:	lsr	w22, w24, #16
    31e4:	ldr	w0, [sp, #128]
    31e8:	cmp	w0, w24, lsr #16
    31ec:	b.eq	3258 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x5c8>  // b.none
    31f0:	lsl	x22, x22, #3
    31f4:	ldr	x0, [x25, #256]
    31f8:	add	x0, x0, x22
    31fc:	ldr	x0, [x0]
    3200:	cmp	x26, x0
    3204:	b.eq	31d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x548>  // b.none
    3208:	tbnz	x0, #63, 3138 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x4a8>
    320c:	ldr	x1, [sp, #120]
    3210:	cmp	x1, x0, lsr #3
    3214:	b.cc	3148 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x4b8>  // b.lo, b.ul, b.last
    3218:	ldr	x1, [x25, #256]
    321c:	add	x1, x1, x22
    3220:	ldaxr	x27, [x1]
    3224:	cmp	x27, x0
    3228:	b.ne	3234 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x5a4>  // b.any
    322c:	stxr	w2, x26, [x1]
    3230:	cbnz	w2, 3220 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x590>
    3234:	b.ne	31a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x510>  // b.any
    3238:	dmb	ish
    323c:	ldr	x1, [x19, #224]
    3240:	ldr	x0, [x19, #216]
    3244:	cmp	x1, x0
    3248:	b.ne	31b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x520>  // b.any
    324c:	add	x0, x19, #0xd8
    3250:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3254:	b	31b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x520>
    3258:	add	x25, x21, #0x7
    325c:	lsr	x26, x25, #3
    3260:	add	x24, x26, #0x2
    3264:	ldr	x0, [x19, #176]
    3268:	add	x0, x24, x0
    326c:	ldr	x1, [x19, #168]
    3270:	cmp	x0, x1
    3274:	b.hi	32b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x628>  // b.pmore
    3278:	ldr	x1, [x19, #176]
    327c:	ldr	x22, [x19, #184]
    3280:	add	x22, x22, x1, lsl #3
    3284:	add	x24, x24, x1
    3288:	str	x24, [x19, #176]
    328c:	mov	x2, x21
    3290:	ldr	x24, [sp, #112]
    3294:	mov	x1, x24
    3298:	mov	x0, x22
    329c:	bl	0 <memcpy>
    32a0:	and	x25, x25, #0xfffffffffffffff8
    32a4:	str	x21, [x22, x25]
    32a8:	add	x26, x26, #0x1
    32ac:	str	x24, [x22, x26, lsl #3]
    32b0:	ldp	x25, x26, [sp, #64]
    32b4:	b	2cf8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x68>
    32b8:	mov	x1, x24
    32bc:	add	x0, x19, #0xa8
    32c0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    32c4:	b	3278 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x5e8>
    32c8:	mov	x2, x21
    32cc:	ldr	x1, [sp, #104]
    32d0:	ldr	x0, [sp, #112]
    32d4:	bl	0 <memmove>
    32d8:	b	2d0c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x7c>
    32dc:	dmb	ishld
    32e0:	ldr	x2, [x19, #200]
    32e4:	ldr	x0, [x19, #208]
    32e8:	add	x2, x0, x2, lsl #4
    32ec:	cmp	x20, x2
    32f0:	b.eq	336c <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x6dc>  // b.none
    32f4:	ldr	x0, [x20]
    32f8:	ldr	x1, [x0]
    32fc:	ldr	x0, [x20, #8]
    3300:	cmp	x1, x0
    3304:	b.ne	3328 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x698>  // b.any
    3308:	add	x20, x20, #0x10
    330c:	cmp	x2, x20
    3310:	b.ne	32f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x664>  // b.any
    3314:	ldp	x19, x20, [sp, #16]
    3318:	ldp	x21, x22, [sp, #32]
    331c:	ldp	x23, x24, [sp, #48]
    3320:	ldp	x27, x28, [sp, #80]
    3324:	b	2ca8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x18>
    3328:	stp	x25, x26, [sp, #64]
    332c:	mov	w2, #0x0                   	// #0
    3330:	mov	w1, #0x3                   	// #3
    3334:	mov	x0, x19
    3338:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    333c:	mov	w2, #0x0                   	// #0
    3340:	mov	w1, #0x3                   	// #3
    3344:	mov	x0, x19
    3348:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    334c:	mov	w2, #0x0                   	// #0
    3350:	mov	w1, #0x3                   	// #3
    3354:	mov	x0, x19
    3358:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    335c:	mov	w2, #0x0                   	// #0
    3360:	mov	w1, #0x3                   	// #3
    3364:	mov	x0, x19
    3368:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    336c:	ldp	x19, x20, [sp, #16]
    3370:	ldp	x21, x22, [sp, #32]
    3374:	ldp	x23, x24, [sp, #48]
    3378:	ldp	x27, x28, [sp, #80]
    337c:	b	2ca8 <_ZN12_GLOBAL__N_114ml_wt_dispatch11memtransferEPvPKvmbN3GTM12abi_dispatch11ls_modifierES6_+0x18>

0000000000003380 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE>:
    3380:	stp	x29, x30, [sp, #-128]!
    3384:	mov	x29, sp
    3388:	str	x1, [sp, #96]
    338c:	str	w2, [sp, #108]
    3390:	cbnz	x3, 339c <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x1c>
    3394:	ldp	x29, x30, [sp], #128
    3398:	ret
    339c:	stp	x19, x20, [sp, #16]
    33a0:	mov	x20, x3
    33a4:	cmp	w4, #0x7
    33a8:	b.ne	33c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x44>  // b.any
    33ac:	mov	x2, x20
    33b0:	ldr	w1, [sp, #108]
    33b4:	ldr	x0, [sp, #96]
    33b8:	bl	0 <memset>
    33bc:	ldp	x19, x20, [sp, #16]
    33c0:	b	3394 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x14>
    33c4:	stp	x21, x22, [sp, #32]
    33c8:	stp	x23, x24, [sp, #48]
    33cc:	stp	x25, x26, [sp, #64]
    33d0:	stp	x27, x28, [sp, #80]
    33d4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    33d8:	ldr	x0, [x0]
    33dc:	mrs	x1, tpidr_el0
    33e0:	ldr	x24, [x1, x0]
    33e4:	add	x0, x24, #0x208
    33e8:	str	x0, [sp, #112]
    33ec:	ldr	x28, [x0]
    33f0:	lsr	x25, x24, #1
    33f4:	orr	x25, x25, #0x8000000000000000
    33f8:	ldr	x1, [sp, #96]
    33fc:	lsr	x22, x1, #5
    3400:	mov	w0, #0x3c6f                	// #15471
    3404:	movk	w0, #0x1, lsl #16
    3408:	mul	w22, w22, w0
    340c:	lsr	w19, w22, #16
    3410:	add	x26, x1, #0x1f
    3414:	add	x26, x26, x3
    3418:	lsr	x26, x26, #5
    341c:	mul	w26, w26, w0
    3420:	lsr	w26, w26, #16
    3424:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3428:	add	x23, x23, #0x0
    342c:	add	x0, x23, #0x80
    3430:	str	x0, [sp, #120]
    3434:	mov	w21, #0x3c6f                	// #15471
    3438:	movk	w21, #0x1, lsl #16
    343c:	b	34e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x168>
    3440:	mov	w2, #0x0                   	// #0
    3444:	mov	w1, #0x2                   	// #2
    3448:	mov	x0, x24
    344c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3450:	ldr	x1, [sp, #120]
    3454:	ldar	x28, [x1]
    3458:	ldr	x1, [x24, #208]
    345c:	ldr	x5, [x24, #200]
    3460:	add	x5, x1, x5, lsl #4
    3464:	cmp	x1, x5
    3468:	b.eq	3494 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x114>  // b.none
    346c:	ldr	x2, [x1]
    3470:	ldr	x2, [x2]
    3474:	ldr	x4, [x1, #8]
    3478:	lsr	x3, x2, #3
    347c:	cmp	x3, x4, lsr #3
    3480:	ccmp	x25, x2, #0x4, ne  // ne = any
    3484:	b.ne	35c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x248>  // b.any
    3488:	add	x1, x1, #0x10
    348c:	cmp	x5, x1
    3490:	b.ne	346c <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0xec>  // b.any
    3494:	ldr	x1, [sp, #112]
    3498:	stlr	x28, [x1]
    349c:	b	350c <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x18c>
    34a0:	mov	w2, #0x0                   	// #0
    34a4:	mov	w1, #0x2                   	// #2
    34a8:	mov	x0, x24
    34ac:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    34b0:	ldr	x2, [x24, #232]
    34b4:	ldr	x0, [x24, #224]
    34b8:	add	x3, x0, #0x1
    34bc:	str	x3, [x24, #224]
    34c0:	lsl	x0, x0, #4
    34c4:	add	x3, x2, x0
    34c8:	ldr	x1, [x23, #256]
    34cc:	add	x19, x1, x19
    34d0:	str	x19, [x2, x0]
    34d4:	str	x27, [x3, #8]
    34d8:	add	w22, w22, w21
    34dc:	lsr	w19, w22, #16
    34e0:	cmp	w26, w22, lsr #16
    34e4:	b.eq	354c <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x1cc>  // b.none
    34e8:	lsl	x19, x19, #3
    34ec:	ldr	x0, [x23, #256]
    34f0:	add	x0, x0, x19
    34f4:	ldr	x0, [x0]
    34f8:	cmp	x25, x0
    34fc:	b.eq	34d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x158>  // b.none
    3500:	tbnz	x0, #63, 3440 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0xc0>
    3504:	cmp	x28, x0, lsr #3
    3508:	b.cc	3450 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0xd0>  // b.lo, b.ul, b.last
    350c:	ldr	x1, [x23, #256]
    3510:	add	x1, x1, x19
    3514:	ldaxr	x27, [x1]
    3518:	cmp	x27, x0
    351c:	b.ne	3528 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x1a8>  // b.any
    3520:	stxr	w2, x25, [x1]
    3524:	cbnz	w2, 3514 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x194>
    3528:	b.ne	34a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x120>  // b.any
    352c:	dmb	ish
    3530:	ldr	x1, [x24, #224]
    3534:	ldr	x0, [x24, #216]
    3538:	cmp	x1, x0
    353c:	b.ne	34b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x130>  // b.any
    3540:	add	x0, x24, #0xd8
    3544:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3548:	b	34b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x130>
    354c:	add	x25, x20, #0x7
    3550:	lsr	x23, x25, #3
    3554:	add	x22, x23, #0x2
    3558:	ldr	x0, [x24, #176]
    355c:	add	x0, x22, x0
    3560:	ldr	x1, [x24, #168]
    3564:	cmp	x0, x1
    3568:	b.hi	35b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x238>  // b.pmore
    356c:	ldr	x0, [x24, #176]
    3570:	ldr	x19, [x24, #184]
    3574:	add	x19, x19, x0, lsl #3
    3578:	add	x22, x22, x0
    357c:	str	x22, [x24, #176]
    3580:	mov	x2, x20
    3584:	ldr	x21, [sp, #96]
    3588:	mov	x1, x21
    358c:	mov	x0, x19
    3590:	bl	0 <memcpy>
    3594:	and	x25, x25, #0xfffffffffffffff8
    3598:	str	x20, [x19, x25]
    359c:	add	x23, x23, #0x1
    35a0:	str	x21, [x19, x23, lsl #3]
    35a4:	ldp	x21, x22, [sp, #32]
    35a8:	ldp	x23, x24, [sp, #48]
    35ac:	ldp	x25, x26, [sp, #64]
    35b0:	ldp	x27, x28, [sp, #80]
    35b4:	b	33ac <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x2c>
    35b8:	mov	x1, x22
    35bc:	add	x0, x24, #0xa8
    35c0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    35c4:	b	356c <_ZN12_GLOBAL__N_114ml_wt_dispatch6memsetEPvimN3GTM12abi_dispatch11ls_modifierE+0x1ec>
    35c8:	mov	w2, #0x0                   	// #0
    35cc:	mov	w1, #0x3                   	// #3
    35d0:	mov	x0, x24
    35d4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000035d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm>:
    35d8:	stp	x29, x30, [sp, #-112]!
    35dc:	mov	x29, sp
    35e0:	stp	x19, x20, [sp, #16]
    35e4:	stp	x21, x22, [sp, #32]
    35e8:	stp	x23, x24, [sp, #48]
    35ec:	stp	x25, x26, [sp, #64]
    35f0:	stp	x27, x28, [sp, #80]
    35f4:	mov	x20, x1
    35f8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    35fc:	ldr	x0, [x0]
    3600:	mrs	x1, tpidr_el0
    3604:	ldr	x19, [x1, x0]
    3608:	add	x26, x19, #0x208
    360c:	ldr	x27, [x26]
    3610:	lsr	x24, x19, #1
    3614:	orr	x24, x24, #0x8000000000000000
    3618:	lsr	x22, x20, #5
    361c:	mov	w0, #0x3c6f                	// #15471
    3620:	movk	w0, #0x1, lsl #16
    3624:	mul	w22, w22, w0
    3628:	lsr	w25, w22, #16
    362c:	add	x21, x20, #0x27
    3630:	lsr	x21, x21, #5
    3634:	mul	w21, w21, w0
    3638:	lsr	w21, w21, #16
    363c:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3640:	add	x23, x23, #0x0
    3644:	add	x0, x23, #0x80
    3648:	str	x0, [sp, #96]
    364c:	mov	w28, #0x3c6f                	// #15471
    3650:	movk	w28, #0x1, lsl #16
    3654:	lsl	x25, x25, #3
    3658:	ldr	x0, [x23, #256]
    365c:	add	x0, x0, x25
    3660:	ldr	x0, [x0]
    3664:	cmp	x24, x0
    3668:	b.eq	36dc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x104>  // b.none
    366c:	tbnz	x0, #63, 3748 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x170>
    3670:	cmp	x27, x0, lsr #3
    3674:	b.cc	3758 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x180>  // b.lo, b.ul, b.last
    3678:	ldr	x1, [x23, #256]
    367c:	add	x1, x1, x25
    3680:	ldaxr	x2, [x1]
    3684:	cmp	x2, x0
    3688:	b.ne	3694 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0xbc>  // b.any
    368c:	stxr	w3, x24, [x1]
    3690:	cbnz	w3, 3680 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0xa8>
    3694:	str	x2, [sp, #104]
    3698:	b.ne	37a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x1cc>  // b.any
    369c:	dmb	ish
    36a0:	ldr	x1, [x19, #224]
    36a4:	ldr	x0, [x19, #216]
    36a8:	cmp	x1, x0
    36ac:	b.eq	37b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x1dc>  // b.none
    36b0:	ldr	x2, [x19, #232]
    36b4:	ldr	x0, [x19, #224]
    36b8:	add	x3, x0, #0x1
    36bc:	str	x3, [x19, #224]
    36c0:	lsl	x0, x0, #4
    36c4:	add	x3, x2, x0
    36c8:	ldr	x1, [x23, #256]
    36cc:	add	x25, x1, x25
    36d0:	str	x25, [x2, x0]
    36d4:	ldr	x0, [sp, #104]
    36d8:	str	x0, [x3, #8]
    36dc:	add	w22, w22, w28
    36e0:	lsr	w25, w22, #16
    36e4:	cmp	w21, w22, lsr #16
    36e8:	b.ne	3654 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x7c>  // b.any
    36ec:	ldr	x0, [x19, #176]
    36f0:	add	x0, x0, #0x3
    36f4:	ldr	x1, [x19, #168]
    36f8:	cmp	x0, x1
    36fc:	b.hi	37c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x1e8>  // b.pmore
    3700:	ldr	x0, [x19, #176]
    3704:	ldr	x2, [x19, #184]
    3708:	add	x1, x2, x0, lsl #3
    370c:	add	x3, x0, #0x3
    3710:	str	x3, [x19, #176]
    3714:	ldr	x3, [x20]
    3718:	str	x3, [x2, x0, lsl #3]
    371c:	mov	x0, #0x8                   	// #8
    3720:	str	x0, [x1, #8]
    3724:	str	x20, [x1, #16]
    3728:	ldr	x0, [x20]
    372c:	ldp	x19, x20, [sp, #16]
    3730:	ldp	x21, x22, [sp, #32]
    3734:	ldp	x23, x24, [sp, #48]
    3738:	ldp	x25, x26, [sp, #64]
    373c:	ldp	x27, x28, [sp, #80]
    3740:	ldp	x29, x30, [sp], #112
    3744:	ret
    3748:	mov	w2, #0x0                   	// #0
    374c:	mov	w1, #0x2                   	// #2
    3750:	mov	x0, x19
    3754:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3758:	ldr	x1, [sp, #96]
    375c:	ldar	x27, [x1]
    3760:	ldr	x1, [x19, #208]
    3764:	ldr	x5, [x19, #200]
    3768:	add	x5, x1, x5, lsl #4
    376c:	cmp	x1, x5
    3770:	b.eq	379c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x1c4>  // b.none
    3774:	ldr	x2, [x1]
    3778:	ldr	x2, [x2]
    377c:	ldr	x4, [x1, #8]
    3780:	lsr	x3, x2, #3
    3784:	cmp	x3, x4, lsr #3
    3788:	ccmp	x24, x2, #0x4, ne  // ne = any
    378c:	b.ne	37d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x1f8>  // b.any
    3790:	add	x1, x1, #0x10
    3794:	cmp	x5, x1
    3798:	b.ne	3774 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x19c>  // b.any
    379c:	stlr	x27, [x26]
    37a0:	b	3678 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0xa0>
    37a4:	mov	w2, #0x0                   	// #0
    37a8:	mov	w1, #0x2                   	// #2
    37ac:	mov	x0, x19
    37b0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    37b4:	add	x0, x19, #0xd8
    37b8:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    37bc:	b	36b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0xd8>
    37c0:	mov	x1, #0x3                   	// #3
    37c4:	add	x0, x19, #0xa8
    37c8:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    37cc:	b	3700 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU8EPKm+0x128>
    37d0:	mov	w2, #0x0                   	// #0
    37d4:	mov	w1, #0x3                   	// #3
    37d8:	mov	x0, x19
    37dc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000037e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf>:
    37e0:	stp	x29, x30, [sp, #-112]!
    37e4:	mov	x29, sp
    37e8:	stp	x19, x20, [sp, #16]
    37ec:	stp	x21, x22, [sp, #32]
    37f0:	stp	x23, x24, [sp, #48]
    37f4:	stp	x25, x26, [sp, #64]
    37f8:	stp	x27, x28, [sp, #80]
    37fc:	mov	x20, x1
    3800:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    3804:	ldr	x0, [x0]
    3808:	mrs	x1, tpidr_el0
    380c:	ldr	x19, [x1, x0]
    3810:	add	x26, x19, #0x208
    3814:	ldr	x27, [x26]
    3818:	lsr	x24, x19, #1
    381c:	orr	x24, x24, #0x8000000000000000
    3820:	lsr	x22, x20, #5
    3824:	mov	w0, #0x3c6f                	// #15471
    3828:	movk	w0, #0x1, lsl #16
    382c:	mul	w22, w22, w0
    3830:	lsr	w25, w22, #16
    3834:	add	x21, x20, #0x23
    3838:	lsr	x21, x21, #5
    383c:	mul	w21, w21, w0
    3840:	lsr	w21, w21, #16
    3844:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3848:	add	x23, x23, #0x0
    384c:	add	x0, x23, #0x80
    3850:	str	x0, [sp, #96]
    3854:	mov	w28, #0x3c6f                	// #15471
    3858:	movk	w28, #0x1, lsl #16
    385c:	lsl	x25, x25, #3
    3860:	ldr	x0, [x23, #256]
    3864:	add	x0, x0, x25
    3868:	ldr	x0, [x0]
    386c:	cmp	x24, x0
    3870:	b.eq	38e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x104>  // b.none
    3874:	tbnz	x0, #63, 3954 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x174>
    3878:	cmp	x27, x0, lsr #3
    387c:	b.cc	3964 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x184>  // b.lo, b.ul, b.last
    3880:	ldr	x1, [x23, #256]
    3884:	add	x1, x1, x25
    3888:	ldaxr	x2, [x1]
    388c:	cmp	x2, x0
    3890:	b.ne	389c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0xbc>  // b.any
    3894:	stxr	w3, x24, [x1]
    3898:	cbnz	w3, 3888 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0xa8>
    389c:	str	x2, [sp, #104]
    38a0:	b.ne	39b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x1d0>  // b.any
    38a4:	dmb	ish
    38a8:	ldr	x1, [x19, #224]
    38ac:	ldr	x0, [x19, #216]
    38b0:	cmp	x1, x0
    38b4:	b.eq	39c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x1e0>  // b.none
    38b8:	ldr	x2, [x19, #232]
    38bc:	ldr	x0, [x19, #224]
    38c0:	add	x3, x0, #0x1
    38c4:	str	x3, [x19, #224]
    38c8:	lsl	x0, x0, #4
    38cc:	add	x3, x2, x0
    38d0:	ldr	x1, [x23, #256]
    38d4:	add	x25, x1, x25
    38d8:	str	x25, [x2, x0]
    38dc:	ldr	x0, [sp, #104]
    38e0:	str	x0, [x3, #8]
    38e4:	add	w22, w22, w28
    38e8:	lsr	w25, w22, #16
    38ec:	cmp	w21, w22, lsr #16
    38f0:	b.ne	385c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x7c>  // b.any
    38f4:	ldr	x0, [x19, #176]
    38f8:	add	x0, x0, #0x3
    38fc:	ldr	x1, [x19, #168]
    3900:	cmp	x0, x1
    3904:	b.hi	39cc <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x1ec>  // b.pmore
    3908:	ldr	x0, [x19, #176]
    390c:	lsl	x2, x0, #3
    3910:	ldr	x3, [x19, #184]
    3914:	add	x1, x3, x2
    3918:	add	x0, x0, #0x3
    391c:	str	x0, [x19, #176]
    3920:	ldr	w0, [x20]
    3924:	str	w0, [x3, x2]
    3928:	mov	x0, #0x4                   	// #4
    392c:	str	x0, [x1, #8]
    3930:	str	x20, [x1, #16]
    3934:	ldr	s0, [x20]
    3938:	ldp	x19, x20, [sp, #16]
    393c:	ldp	x21, x22, [sp, #32]
    3940:	ldp	x23, x24, [sp, #48]
    3944:	ldp	x25, x26, [sp, #64]
    3948:	ldp	x27, x28, [sp, #80]
    394c:	ldp	x29, x30, [sp], #112
    3950:	ret
    3954:	mov	w2, #0x0                   	// #0
    3958:	mov	w1, #0x2                   	// #2
    395c:	mov	x0, x19
    3960:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3964:	ldr	x1, [sp, #96]
    3968:	ldar	x27, [x1]
    396c:	ldr	x1, [x19, #208]
    3970:	ldr	x5, [x19, #200]
    3974:	add	x5, x1, x5, lsl #4
    3978:	cmp	x1, x5
    397c:	b.eq	39a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x1c8>  // b.none
    3980:	ldr	x2, [x1]
    3984:	ldr	x2, [x2]
    3988:	ldr	x4, [x1, #8]
    398c:	lsr	x3, x2, #3
    3990:	cmp	x3, x4, lsr #3
    3994:	ccmp	x24, x2, #0x4, ne  // ne = any
    3998:	b.ne	39dc <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x1fc>  // b.any
    399c:	add	x1, x1, #0x10
    39a0:	cmp	x5, x1
    39a4:	b.ne	3980 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x1a0>  // b.any
    39a8:	stlr	x27, [x26]
    39ac:	b	3880 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0xa0>
    39b0:	mov	w2, #0x0                   	// #0
    39b4:	mov	w1, #0x2                   	// #2
    39b8:	mov	x0, x19
    39bc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    39c0:	add	x0, x19, #0xd8
    39c4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    39c8:	b	38b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0xd8>
    39cc:	mov	x1, #0x3                   	// #3
    39d0:	add	x0, x19, #0xa8
    39d4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    39d8:	b	3908 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWFEPKf+0x128>
    39dc:	mov	w2, #0x0                   	// #0
    39e0:	mov	w1, #0x3                   	// #3
    39e4:	mov	x0, x19
    39e8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000039ec <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh>:
    39ec:	stp	x29, x30, [sp, #-112]!
    39f0:	mov	x29, sp
    39f4:	stp	x19, x20, [sp, #16]
    39f8:	stp	x21, x22, [sp, #32]
    39fc:	stp	x23, x24, [sp, #48]
    3a00:	stp	x25, x26, [sp, #64]
    3a04:	stp	x27, x28, [sp, #80]
    3a08:	mov	x24, x1
    3a0c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    3a10:	ldr	x0, [x0]
    3a14:	mrs	x1, tpidr_el0
    3a18:	ldr	x19, [x1, x0]
    3a1c:	ldr	x0, [x19, #200]
    3a20:	str	x0, [sp, #96]
    3a24:	add	x28, x19, #0x208
    3a28:	ldr	x27, [x28]
    3a2c:	lsr	x25, x19, #1
    3a30:	orr	x25, x25, #0x8000000000000000
    3a34:	lsr	x21, x24, #5
    3a38:	mov	w0, #0x3c6f                	// #15471
    3a3c:	movk	w0, #0x1, lsl #16
    3a40:	mul	w21, w21, w0
    3a44:	lsr	w23, w21, #16
    3a48:	add	x20, x24, #0x20
    3a4c:	lsr	x20, x20, #5
    3a50:	mul	w20, w20, w0
    3a54:	lsr	w20, w20, #16
    3a58:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3a5c:	add	x22, x22, #0x0
    3a60:	add	x0, x22, #0x80
    3a64:	str	x0, [sp, #104]
    3a68:	b	3aa8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0xbc>
    3a6c:	ldr	x2, [x19, #208]
    3a70:	ldr	x0, [x19, #200]
    3a74:	add	x3, x0, #0x1
    3a78:	str	x3, [x19, #200]
    3a7c:	lsl	x0, x0, #4
    3a80:	add	x3, x2, x0
    3a84:	ldr	x1, [x22, #256]
    3a88:	add	x23, x1, x23
    3a8c:	str	x23, [x2, x0]
    3a90:	str	x26, [x3, #8]
    3a94:	add	w21, w21, #0x13, lsl #12
    3a98:	add	w21, w21, #0xc6f
    3a9c:	lsr	w23, w21, #16
    3aa0:	cmp	w20, w21, lsr #16
    3aa4:	b.eq	3b44 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x158>  // b.none
    3aa8:	lsl	x23, x23, #3
    3aac:	ldr	x0, [x22, #256]
    3ab0:	add	x0, x0, x23
    3ab4:	ldar	x26, [x0]
    3ab8:	cmp	x27, x26, lsr #3
    3abc:	b.cc	3adc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0xf0>  // b.lo, b.ul, b.last
    3ac0:	ldr	x1, [x19, #200]
    3ac4:	ldr	x0, [x19, #192]
    3ac8:	cmp	x1, x0
    3acc:	b.ne	3a6c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x80>  // b.any
    3ad0:	add	x0, x19, #0xc0
    3ad4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3ad8:	b	3a6c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x80>
    3adc:	tbz	x26, #63, 3af8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x10c>
    3ae0:	cmp	x25, x26
    3ae4:	b.eq	3a94 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0xa8>  // b.none
    3ae8:	mov	w2, #0x0                   	// #0
    3aec:	mov	w1, #0x1                   	// #1
    3af0:	mov	x0, x19
    3af4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3af8:	ldr	x0, [sp, #104]
    3afc:	ldar	x27, [x0]
    3b00:	ldr	x0, [x19, #208]
    3b04:	ldr	x2, [x19, #200]
    3b08:	add	x2, x0, x2, lsl #4
    3b0c:	cmp	x0, x2
    3b10:	b.eq	3b3c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x150>  // b.none
    3b14:	ldr	x1, [x0]
    3b18:	ldr	x1, [x1]
    3b1c:	ldr	x4, [x0, #8]
    3b20:	lsr	x3, x1, #3
    3b24:	cmp	x3, x4, lsr #3
    3b28:	ccmp	x25, x1, #0x4, ne  // ne = any
    3b2c:	b.ne	3bbc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x1d0>  // b.any
    3b30:	add	x0, x0, #0x10
    3b34:	cmp	x2, x0
    3b38:	b.ne	3b14 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x128>  // b.any
    3b3c:	stlr	x27, [x28]
    3b40:	b	3ac0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0xd4>
    3b44:	add	x3, x19, #0xc0
    3b48:	ldr	x1, [x3, #16]
    3b4c:	ldr	x0, [sp, #96]
    3b50:	add	x1, x1, x0, lsl #4
    3b54:	ldrb	w0, [x24]
    3b58:	dmb	ishld
    3b5c:	ldr	x2, [x3, #8]
    3b60:	ldr	x3, [x3, #16]
    3b64:	add	x2, x3, x2, lsl #4
    3b68:	cmp	x2, x1
    3b6c:	b.eq	3b90 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x1a4>  // b.none
    3b70:	ldr	x3, [x1]
    3b74:	ldr	x4, [x3]
    3b78:	ldr	x3, [x1, #8]
    3b7c:	cmp	x4, x3
    3b80:	b.ne	3bac <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x1c0>  // b.any
    3b84:	add	x1, x1, #0x10
    3b88:	cmp	x2, x1
    3b8c:	b.ne	3b70 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU1EPKh+0x184>  // b.any
    3b90:	ldp	x19, x20, [sp, #16]
    3b94:	ldp	x21, x22, [sp, #32]
    3b98:	ldp	x23, x24, [sp, #48]
    3b9c:	ldp	x25, x26, [sp, #64]
    3ba0:	ldp	x27, x28, [sp, #80]
    3ba4:	ldp	x29, x30, [sp], #112
    3ba8:	ret
    3bac:	mov	w2, #0x0                   	// #0
    3bb0:	mov	w1, #0x3                   	// #3
    3bb4:	mov	x0, x19
    3bb8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3bbc:	mov	w2, #0x0                   	// #0
    3bc0:	mov	w1, #0x3                   	// #3
    3bc4:	mov	x0, x19
    3bc8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000003bcc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt>:
    3bcc:	stp	x29, x30, [sp, #-112]!
    3bd0:	mov	x29, sp
    3bd4:	stp	x19, x20, [sp, #16]
    3bd8:	stp	x21, x22, [sp, #32]
    3bdc:	stp	x23, x24, [sp, #48]
    3be0:	stp	x25, x26, [sp, #64]
    3be4:	stp	x27, x28, [sp, #80]
    3be8:	mov	x20, x1
    3bec:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    3bf0:	ldr	x0, [x0]
    3bf4:	mrs	x1, tpidr_el0
    3bf8:	ldr	x19, [x1, x0]
    3bfc:	add	x26, x19, #0x208
    3c00:	ldr	x27, [x26]
    3c04:	lsr	x24, x19, #1
    3c08:	orr	x24, x24, #0x8000000000000000
    3c0c:	lsr	x22, x20, #5
    3c10:	mov	w0, #0x3c6f                	// #15471
    3c14:	movk	w0, #0x1, lsl #16
    3c18:	mul	w22, w22, w0
    3c1c:	lsr	w25, w22, #16
    3c20:	add	x21, x20, #0x21
    3c24:	lsr	x21, x21, #5
    3c28:	mul	w21, w21, w0
    3c2c:	lsr	w21, w21, #16
    3c30:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3c34:	add	x23, x23, #0x0
    3c38:	add	x0, x23, #0x80
    3c3c:	str	x0, [sp, #96]
    3c40:	mov	w28, #0x3c6f                	// #15471
    3c44:	movk	w28, #0x1, lsl #16
    3c48:	lsl	x25, x25, #3
    3c4c:	ldr	x0, [x23, #256]
    3c50:	add	x0, x0, x25
    3c54:	ldr	x0, [x0]
    3c58:	cmp	x24, x0
    3c5c:	b.eq	3cd0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x104>  // b.none
    3c60:	tbnz	x0, #63, 3d40 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x174>
    3c64:	cmp	x27, x0, lsr #3
    3c68:	b.cc	3d50 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x184>  // b.lo, b.ul, b.last
    3c6c:	ldr	x1, [x23, #256]
    3c70:	add	x1, x1, x25
    3c74:	ldaxr	x2, [x1]
    3c78:	cmp	x2, x0
    3c7c:	b.ne	3c88 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0xbc>  // b.any
    3c80:	stxr	w3, x24, [x1]
    3c84:	cbnz	w3, 3c74 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0xa8>
    3c88:	str	x2, [sp, #104]
    3c8c:	b.ne	3d9c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x1d0>  // b.any
    3c90:	dmb	ish
    3c94:	ldr	x1, [x19, #224]
    3c98:	ldr	x0, [x19, #216]
    3c9c:	cmp	x1, x0
    3ca0:	b.eq	3dac <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x1e0>  // b.none
    3ca4:	ldr	x2, [x19, #232]
    3ca8:	ldr	x0, [x19, #224]
    3cac:	add	x3, x0, #0x1
    3cb0:	str	x3, [x19, #224]
    3cb4:	lsl	x0, x0, #4
    3cb8:	add	x3, x2, x0
    3cbc:	ldr	x1, [x23, #256]
    3cc0:	add	x25, x1, x25
    3cc4:	str	x25, [x2, x0]
    3cc8:	ldr	x0, [sp, #104]
    3ccc:	str	x0, [x3, #8]
    3cd0:	add	w22, w22, w28
    3cd4:	lsr	w25, w22, #16
    3cd8:	cmp	w21, w22, lsr #16
    3cdc:	b.ne	3c48 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x7c>  // b.any
    3ce0:	ldr	x0, [x19, #176]
    3ce4:	add	x0, x0, #0x3
    3ce8:	ldr	x1, [x19, #168]
    3cec:	cmp	x0, x1
    3cf0:	b.hi	3db8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x1ec>  // b.pmore
    3cf4:	ldr	x0, [x19, #176]
    3cf8:	lsl	x2, x0, #3
    3cfc:	ldr	x3, [x19, #184]
    3d00:	add	x1, x3, x2
    3d04:	add	x0, x0, #0x3
    3d08:	str	x0, [x19, #176]
    3d0c:	ldrh	w0, [x20]
    3d10:	strh	w0, [x3, x2]
    3d14:	mov	x0, #0x2                   	// #2
    3d18:	str	x0, [x1, #8]
    3d1c:	str	x20, [x1, #16]
    3d20:	ldrh	w0, [x20]
    3d24:	ldp	x19, x20, [sp, #16]
    3d28:	ldp	x21, x22, [sp, #32]
    3d2c:	ldp	x23, x24, [sp, #48]
    3d30:	ldp	x25, x26, [sp, #64]
    3d34:	ldp	x27, x28, [sp, #80]
    3d38:	ldp	x29, x30, [sp], #112
    3d3c:	ret
    3d40:	mov	w2, #0x0                   	// #0
    3d44:	mov	w1, #0x2                   	// #2
    3d48:	mov	x0, x19
    3d4c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3d50:	ldr	x1, [sp, #96]
    3d54:	ldar	x27, [x1]
    3d58:	ldr	x1, [x19, #208]
    3d5c:	ldr	x5, [x19, #200]
    3d60:	add	x5, x1, x5, lsl #4
    3d64:	cmp	x1, x5
    3d68:	b.eq	3d94 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x1c8>  // b.none
    3d6c:	ldr	x2, [x1]
    3d70:	ldr	x2, [x2]
    3d74:	ldr	x4, [x1, #8]
    3d78:	lsr	x3, x2, #3
    3d7c:	cmp	x3, x4, lsr #3
    3d80:	ccmp	x24, x2, #0x4, ne  // ne = any
    3d84:	b.ne	3dc8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x1fc>  // b.any
    3d88:	add	x1, x1, #0x10
    3d8c:	cmp	x5, x1
    3d90:	b.ne	3d6c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x1a0>  // b.any
    3d94:	stlr	x27, [x26]
    3d98:	b	3c6c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0xa0>
    3d9c:	mov	w2, #0x0                   	// #0
    3da0:	mov	w1, #0x2                   	// #2
    3da4:	mov	x0, x19
    3da8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3dac:	add	x0, x19, #0xd8
    3db0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3db4:	b	3ca4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0xd8>
    3db8:	mov	x1, #0x3                   	// #3
    3dbc:	add	x0, x19, #0xa8
    3dc0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3dc4:	b	3cf4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU2EPKt+0x128>
    3dc8:	mov	w2, #0x0                   	// #0
    3dcc:	mov	w1, #0x3                   	// #3
    3dd0:	mov	x0, x19
    3dd4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000003dd8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf>:
    3dd8:	stp	x29, x30, [sp, #-112]!
    3ddc:	mov	x29, sp
    3de0:	stp	x19, x20, [sp, #16]
    3de4:	stp	x21, x22, [sp, #32]
    3de8:	stp	x23, x24, [sp, #48]
    3dec:	stp	x25, x26, [sp, #64]
    3df0:	stp	x27, x28, [sp, #80]
    3df4:	mov	x22, x1
    3df8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    3dfc:	ldr	x0, [x0]
    3e00:	mrs	x1, tpidr_el0
    3e04:	ldr	x19, [x1, x0]
    3e08:	ldr	x0, [x19, #200]
    3e0c:	str	x0, [sp, #96]
    3e10:	add	x28, x19, #0x208
    3e14:	ldr	x27, [x28]
    3e18:	lsr	x25, x19, #1
    3e1c:	orr	x25, x25, #0x8000000000000000
    3e20:	lsr	x21, x22, #5
    3e24:	mov	w0, #0x3c6f                	// #15471
    3e28:	movk	w0, #0x1, lsl #16
    3e2c:	mul	w21, w21, w0
    3e30:	lsr	w24, w21, #16
    3e34:	add	x20, x22, #0x27
    3e38:	lsr	x20, x20, #5
    3e3c:	mul	w20, w20, w0
    3e40:	lsr	w20, w20, #16
    3e44:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3e48:	add	x23, x23, #0x0
    3e4c:	add	x0, x23, #0x80
    3e50:	str	x0, [sp, #104]
    3e54:	b	3e94 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0xbc>
    3e58:	ldr	x2, [x19, #208]
    3e5c:	ldr	x0, [x19, #200]
    3e60:	add	x3, x0, #0x1
    3e64:	str	x3, [x19, #200]
    3e68:	lsl	x0, x0, #4
    3e6c:	add	x3, x2, x0
    3e70:	ldr	x1, [x23, #256]
    3e74:	add	x24, x1, x24
    3e78:	str	x24, [x2, x0]
    3e7c:	str	x26, [x3, #8]
    3e80:	add	w21, w21, #0x13, lsl #12
    3e84:	add	w21, w21, #0xc6f
    3e88:	lsr	w24, w21, #16
    3e8c:	cmp	w20, w21, lsr #16
    3e90:	b.eq	3f30 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x158>  // b.none
    3e94:	lsl	x24, x24, #3
    3e98:	ldr	x0, [x23, #256]
    3e9c:	add	x0, x0, x24
    3ea0:	ldar	x26, [x0]
    3ea4:	cmp	x27, x26, lsr #3
    3ea8:	b.cc	3ec8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0xf0>  // b.lo, b.ul, b.last
    3eac:	ldr	x1, [x19, #200]
    3eb0:	ldr	x0, [x19, #192]
    3eb4:	cmp	x1, x0
    3eb8:	b.ne	3e58 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x80>  // b.any
    3ebc:	add	x0, x19, #0xc0
    3ec0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    3ec4:	b	3e58 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x80>
    3ec8:	tbz	x26, #63, 3ee4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x10c>
    3ecc:	cmp	x25, x26
    3ed0:	b.eq	3e80 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0xa8>  // b.none
    3ed4:	mov	w2, #0x0                   	// #0
    3ed8:	mov	w1, #0x1                   	// #1
    3edc:	mov	x0, x19
    3ee0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3ee4:	ldr	x0, [sp, #104]
    3ee8:	ldar	x27, [x0]
    3eec:	ldr	x0, [x19, #208]
    3ef0:	ldr	x2, [x19, #200]
    3ef4:	add	x2, x0, x2, lsl #4
    3ef8:	cmp	x0, x2
    3efc:	b.eq	3f28 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x150>  // b.none
    3f00:	ldr	x1, [x0]
    3f04:	ldr	x1, [x1]
    3f08:	ldr	x4, [x0, #8]
    3f0c:	lsr	x3, x1, #3
    3f10:	cmp	x3, x4, lsr #3
    3f14:	ccmp	x25, x1, #0x4, ne  // ne = any
    3f18:	b.ne	3fac <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x1d4>  // b.any
    3f1c:	add	x0, x0, #0x10
    3f20:	cmp	x2, x0
    3f24:	b.ne	3f00 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x128>  // b.any
    3f28:	stlr	x27, [x28]
    3f2c:	b	3eac <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0xd4>
    3f30:	add	x2, x19, #0xc0
    3f34:	ldr	x0, [x2, #16]
    3f38:	ldr	x1, [sp, #96]
    3f3c:	add	x0, x0, x1, lsl #4
    3f40:	ldr	s0, [x22]
    3f44:	ldr	s1, [x22, #4]
    3f48:	dmb	ishld
    3f4c:	ldr	x1, [x2, #8]
    3f50:	ldr	x2, [x2, #16]
    3f54:	add	x1, x2, x1, lsl #4
    3f58:	cmp	x1, x0
    3f5c:	b.eq	3f80 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x1a8>  // b.none
    3f60:	ldr	x2, [x0]
    3f64:	ldr	x3, [x2]
    3f68:	ldr	x2, [x0, #8]
    3f6c:	cmp	x3, x2
    3f70:	b.ne	3f9c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x1c4>  // b.any
    3f74:	add	x0, x0, #0x10
    3f78:	cmp	x1, x0
    3f7c:	b.ne	3f60 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCFEPKCf+0x188>  // b.any
    3f80:	ldp	x19, x20, [sp, #16]
    3f84:	ldp	x21, x22, [sp, #32]
    3f88:	ldp	x23, x24, [sp, #48]
    3f8c:	ldp	x25, x26, [sp, #64]
    3f90:	ldp	x27, x28, [sp, #80]
    3f94:	ldp	x29, x30, [sp], #112
    3f98:	ret
    3f9c:	mov	w2, #0x0                   	// #0
    3fa0:	mov	w1, #0x3                   	// #3
    3fa4:	mov	x0, x19
    3fa8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    3fac:	mov	w2, #0x0                   	// #0
    3fb0:	mov	w1, #0x3                   	// #3
    3fb4:	mov	x0, x19
    3fb8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000003fbc <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf>:
    3fbc:	stp	x29, x30, [sp, #-112]!
    3fc0:	mov	x29, sp
    3fc4:	stp	x19, x20, [sp, #16]
    3fc8:	stp	x21, x22, [sp, #32]
    3fcc:	stp	x23, x24, [sp, #48]
    3fd0:	stp	x25, x26, [sp, #64]
    3fd4:	stp	x27, x28, [sp, #80]
    3fd8:	mov	x24, x1
    3fdc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    3fe0:	ldr	x0, [x0]
    3fe4:	mrs	x1, tpidr_el0
    3fe8:	ldr	x19, [x1, x0]
    3fec:	ldr	x0, [x19, #200]
    3ff0:	str	x0, [sp, #96]
    3ff4:	add	x28, x19, #0x208
    3ff8:	ldr	x27, [x28]
    3ffc:	lsr	x25, x19, #1
    4000:	orr	x25, x25, #0x8000000000000000
    4004:	lsr	x21, x24, #5
    4008:	mov	w0, #0x3c6f                	// #15471
    400c:	movk	w0, #0x1, lsl #16
    4010:	mul	w21, w21, w0
    4014:	lsr	w23, w21, #16
    4018:	add	x20, x24, #0x23
    401c:	lsr	x20, x20, #5
    4020:	mul	w20, w20, w0
    4024:	lsr	w20, w20, #16
    4028:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    402c:	add	x22, x22, #0x0
    4030:	add	x0, x22, #0x80
    4034:	str	x0, [sp, #104]
    4038:	b	4078 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0xbc>
    403c:	ldr	x2, [x19, #208]
    4040:	ldr	x0, [x19, #200]
    4044:	add	x3, x0, #0x1
    4048:	str	x3, [x19, #200]
    404c:	lsl	x0, x0, #4
    4050:	add	x3, x2, x0
    4054:	ldr	x1, [x22, #256]
    4058:	add	x23, x1, x23
    405c:	str	x23, [x2, x0]
    4060:	str	x26, [x3, #8]
    4064:	add	w21, w21, #0x13, lsl #12
    4068:	add	w21, w21, #0xc6f
    406c:	lsr	w23, w21, #16
    4070:	cmp	w20, w21, lsr #16
    4074:	b.eq	4114 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x158>  // b.none
    4078:	lsl	x23, x23, #3
    407c:	ldr	x0, [x22, #256]
    4080:	add	x0, x0, x23
    4084:	ldar	x26, [x0]
    4088:	cmp	x27, x26, lsr #3
    408c:	b.cc	40ac <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0xf0>  // b.lo, b.ul, b.last
    4090:	ldr	x1, [x19, #200]
    4094:	ldr	x0, [x19, #192]
    4098:	cmp	x1, x0
    409c:	b.ne	403c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x80>  // b.any
    40a0:	add	x0, x19, #0xc0
    40a4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    40a8:	b	403c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x80>
    40ac:	tbz	x26, #63, 40c8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x10c>
    40b0:	cmp	x25, x26
    40b4:	b.eq	4064 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0xa8>  // b.none
    40b8:	mov	w2, #0x0                   	// #0
    40bc:	mov	w1, #0x1                   	// #1
    40c0:	mov	x0, x19
    40c4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    40c8:	ldr	x0, [sp, #104]
    40cc:	ldar	x27, [x0]
    40d0:	ldr	x0, [x19, #208]
    40d4:	ldr	x2, [x19, #200]
    40d8:	add	x2, x0, x2, lsl #4
    40dc:	cmp	x0, x2
    40e0:	b.eq	410c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x150>  // b.none
    40e4:	ldr	x1, [x0]
    40e8:	ldr	x1, [x1]
    40ec:	ldr	x4, [x0, #8]
    40f0:	lsr	x3, x1, #3
    40f4:	cmp	x3, x4, lsr #3
    40f8:	ccmp	x25, x1, #0x4, ne  // ne = any
    40fc:	b.ne	418c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x1d0>  // b.any
    4100:	add	x0, x0, #0x10
    4104:	cmp	x2, x0
    4108:	b.ne	40e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x128>  // b.any
    410c:	stlr	x27, [x28]
    4110:	b	4090 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0xd4>
    4114:	add	x2, x19, #0xc0
    4118:	ldr	x0, [x2, #16]
    411c:	ldr	x1, [sp, #96]
    4120:	add	x0, x0, x1, lsl #4
    4124:	ldr	s0, [x24]
    4128:	dmb	ishld
    412c:	ldr	x1, [x2, #8]
    4130:	ldr	x2, [x2, #16]
    4134:	add	x1, x2, x1, lsl #4
    4138:	cmp	x1, x0
    413c:	b.eq	4160 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x1a4>  // b.none
    4140:	ldr	x2, [x0]
    4144:	ldr	x3, [x2]
    4148:	ldr	x2, [x0, #8]
    414c:	cmp	x3, x2
    4150:	b.ne	417c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x1c0>  // b.any
    4154:	add	x0, x0, #0x10
    4158:	cmp	x1, x0
    415c:	b.ne	4140 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRFEPKf+0x184>  // b.any
    4160:	ldp	x19, x20, [sp, #16]
    4164:	ldp	x21, x22, [sp, #32]
    4168:	ldp	x23, x24, [sp, #48]
    416c:	ldp	x25, x26, [sp, #64]
    4170:	ldp	x27, x28, [sp, #80]
    4174:	ldp	x29, x30, [sp], #112
    4178:	ret
    417c:	mov	w2, #0x0                   	// #0
    4180:	mov	w1, #0x3                   	// #3
    4184:	mov	x0, x19
    4188:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    418c:	mov	w2, #0x0                   	// #0
    4190:	mov	w1, #0x3                   	// #3
    4194:	mov	x0, x19
    4198:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

000000000000419c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe>:
    419c:	stp	x29, x30, [sp, #-112]!
    41a0:	mov	x29, sp
    41a4:	stp	x19, x20, [sp, #16]
    41a8:	stp	x21, x22, [sp, #32]
    41ac:	stp	x23, x24, [sp, #48]
    41b0:	stp	x25, x26, [sp, #64]
    41b4:	stp	x27, x28, [sp, #80]
    41b8:	mov	x24, x1
    41bc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    41c0:	ldr	x0, [x0]
    41c4:	mrs	x1, tpidr_el0
    41c8:	ldr	x19, [x1, x0]
    41cc:	ldr	x0, [x19, #200]
    41d0:	str	x0, [sp, #96]
    41d4:	add	x28, x19, #0x208
    41d8:	ldr	x27, [x28]
    41dc:	lsr	x25, x19, #1
    41e0:	orr	x25, x25, #0x8000000000000000
    41e4:	lsr	x21, x24, #5
    41e8:	mov	w0, #0x3c6f                	// #15471
    41ec:	movk	w0, #0x1, lsl #16
    41f0:	mul	w21, w21, w0
    41f4:	lsr	w23, w21, #16
    41f8:	add	x20, x24, #0x2f
    41fc:	lsr	x20, x20, #5
    4200:	mul	w20, w20, w0
    4204:	lsr	w20, w20, #16
    4208:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    420c:	add	x22, x22, #0x0
    4210:	add	x0, x22, #0x80
    4214:	str	x0, [sp, #104]
    4218:	b	4258 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0xbc>
    421c:	ldr	x2, [x19, #208]
    4220:	ldr	x0, [x19, #200]
    4224:	add	x3, x0, #0x1
    4228:	str	x3, [x19, #200]
    422c:	lsl	x0, x0, #4
    4230:	add	x3, x2, x0
    4234:	ldr	x1, [x22, #256]
    4238:	add	x23, x1, x23
    423c:	str	x23, [x2, x0]
    4240:	str	x26, [x3, #8]
    4244:	add	w21, w21, #0x13, lsl #12
    4248:	add	w21, w21, #0xc6f
    424c:	lsr	w23, w21, #16
    4250:	cmp	w20, w21, lsr #16
    4254:	b.eq	42f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x158>  // b.none
    4258:	lsl	x23, x23, #3
    425c:	ldr	x0, [x22, #256]
    4260:	add	x0, x0, x23
    4264:	ldar	x26, [x0]
    4268:	cmp	x27, x26, lsr #3
    426c:	b.cc	428c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0xf0>  // b.lo, b.ul, b.last
    4270:	ldr	x1, [x19, #200]
    4274:	ldr	x0, [x19, #192]
    4278:	cmp	x1, x0
    427c:	b.ne	421c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x80>  // b.any
    4280:	add	x0, x19, #0xc0
    4284:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4288:	b	421c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x80>
    428c:	tbz	x26, #63, 42a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x10c>
    4290:	cmp	x25, x26
    4294:	b.eq	4244 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0xa8>  // b.none
    4298:	mov	w2, #0x0                   	// #0
    429c:	mov	w1, #0x1                   	// #1
    42a0:	mov	x0, x19
    42a4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    42a8:	ldr	x0, [sp, #104]
    42ac:	ldar	x27, [x0]
    42b0:	ldr	x0, [x19, #208]
    42b4:	ldr	x2, [x19, #200]
    42b8:	add	x2, x0, x2, lsl #4
    42bc:	cmp	x0, x2
    42c0:	b.eq	42ec <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x150>  // b.none
    42c4:	ldr	x1, [x0]
    42c8:	ldr	x1, [x1]
    42cc:	ldr	x4, [x0, #8]
    42d0:	lsr	x3, x1, #3
    42d4:	cmp	x3, x4, lsr #3
    42d8:	ccmp	x25, x1, #0x4, ne  // ne = any
    42dc:	b.ne	436c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x1d0>  // b.any
    42e0:	add	x0, x0, #0x10
    42e4:	cmp	x2, x0
    42e8:	b.ne	42c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x128>  // b.any
    42ec:	stlr	x27, [x28]
    42f0:	b	4270 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0xd4>
    42f4:	add	x2, x19, #0xc0
    42f8:	ldr	x0, [x2, #16]
    42fc:	ldr	x1, [sp, #96]
    4300:	add	x0, x0, x1, lsl #4
    4304:	ldr	q0, [x24]
    4308:	dmb	ishld
    430c:	ldr	x1, [x2, #8]
    4310:	ldr	x2, [x2, #16]
    4314:	add	x1, x2, x1, lsl #4
    4318:	cmp	x1, x0
    431c:	b.eq	4340 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x1a4>  // b.none
    4320:	ldr	x2, [x0]
    4324:	ldr	x3, [x2]
    4328:	ldr	x2, [x0, #8]
    432c:	cmp	x3, x2
    4330:	b.ne	435c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x1c0>  // b.any
    4334:	add	x0, x0, #0x10
    4338:	cmp	x1, x0
    433c:	b.ne	4320 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_REEPKe+0x184>  // b.any
    4340:	ldp	x19, x20, [sp, #16]
    4344:	ldp	x21, x22, [sp, #32]
    4348:	ldp	x23, x24, [sp, #48]
    434c:	ldp	x25, x26, [sp, #64]
    4350:	ldp	x27, x28, [sp, #80]
    4354:	ldp	x29, x30, [sp], #112
    4358:	ret
    435c:	mov	w2, #0x0                   	// #0
    4360:	mov	w1, #0x3                   	// #3
    4364:	mov	x0, x19
    4368:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    436c:	mov	w2, #0x0                   	// #0
    4370:	mov	w1, #0x3                   	// #3
    4374:	mov	x0, x19
    4378:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

000000000000437c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe>:
    437c:	stp	x29, x30, [sp, #-112]!
    4380:	mov	x29, sp
    4384:	stp	x19, x20, [sp, #16]
    4388:	stp	x21, x22, [sp, #32]
    438c:	stp	x23, x24, [sp, #48]
    4390:	stp	x25, x26, [sp, #64]
    4394:	stp	x27, x28, [sp, #80]
    4398:	mov	x20, x1
    439c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    43a0:	ldr	x0, [x0]
    43a4:	mrs	x1, tpidr_el0
    43a8:	ldr	x19, [x1, x0]
    43ac:	add	x26, x19, #0x208
    43b0:	ldr	x27, [x26]
    43b4:	lsr	x24, x19, #1
    43b8:	orr	x24, x24, #0x8000000000000000
    43bc:	lsr	x22, x20, #5
    43c0:	mov	w0, #0x3c6f                	// #15471
    43c4:	movk	w0, #0x1, lsl #16
    43c8:	mul	w22, w22, w0
    43cc:	lsr	w25, w22, #16
    43d0:	add	x21, x20, #0x2f
    43d4:	lsr	x21, x21, #5
    43d8:	mul	w21, w21, w0
    43dc:	lsr	w21, w21, #16
    43e0:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    43e4:	add	x23, x23, #0x0
    43e8:	add	x0, x23, #0x80
    43ec:	str	x0, [sp, #96]
    43f0:	mov	w28, #0x3c6f                	// #15471
    43f4:	movk	w28, #0x1, lsl #16
    43f8:	lsl	x25, x25, #3
    43fc:	ldr	x0, [x23, #256]
    4400:	add	x0, x0, x25
    4404:	ldr	x0, [x0]
    4408:	cmp	x24, x0
    440c:	b.eq	4480 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x104>  // b.none
    4410:	tbnz	x0, #63, 44ec <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x170>
    4414:	cmp	x27, x0, lsr #3
    4418:	b.cc	44fc <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x180>  // b.lo, b.ul, b.last
    441c:	ldr	x1, [x23, #256]
    4420:	add	x1, x1, x25
    4424:	ldaxr	x2, [x1]
    4428:	cmp	x2, x0
    442c:	b.ne	4438 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0xbc>  // b.any
    4430:	stxr	w3, x24, [x1]
    4434:	cbnz	w3, 4424 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0xa8>
    4438:	str	x2, [sp, #104]
    443c:	b.ne	4548 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x1cc>  // b.any
    4440:	dmb	ish
    4444:	ldr	x1, [x19, #224]
    4448:	ldr	x0, [x19, #216]
    444c:	cmp	x1, x0
    4450:	b.eq	4558 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x1dc>  // b.none
    4454:	ldr	x2, [x19, #232]
    4458:	ldr	x0, [x19, #224]
    445c:	add	x3, x0, #0x1
    4460:	str	x3, [x19, #224]
    4464:	lsl	x0, x0, #4
    4468:	add	x3, x2, x0
    446c:	ldr	x1, [x23, #256]
    4470:	add	x25, x1, x25
    4474:	str	x25, [x2, x0]
    4478:	ldr	x0, [sp, #104]
    447c:	str	x0, [x3, #8]
    4480:	add	w22, w22, w28
    4484:	lsr	w25, w22, #16
    4488:	cmp	w21, w22, lsr #16
    448c:	b.ne	43f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x7c>  // b.any
    4490:	ldr	x0, [x19, #176]
    4494:	add	x0, x0, #0x4
    4498:	ldr	x1, [x19, #168]
    449c:	cmp	x0, x1
    44a0:	b.hi	4564 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x1e8>  // b.pmore
    44a4:	ldr	x1, [x19, #176]
    44a8:	ldr	x0, [x19, #184]
    44ac:	add	x0, x0, x1, lsl #3
    44b0:	add	x1, x1, #0x4
    44b4:	str	x1, [x19, #176]
    44b8:	ldp	x2, x3, [x20]
    44bc:	stp	x2, x3, [x0]
    44c0:	mov	x1, #0x10                  	// #16
    44c4:	str	x1, [x0, #16]
    44c8:	str	x20, [x0, #24]
    44cc:	ldr	q0, [x20]
    44d0:	ldp	x19, x20, [sp, #16]
    44d4:	ldp	x21, x22, [sp, #32]
    44d8:	ldp	x23, x24, [sp, #48]
    44dc:	ldp	x25, x26, [sp, #64]
    44e0:	ldp	x27, x28, [sp, #80]
    44e4:	ldp	x29, x30, [sp], #112
    44e8:	ret
    44ec:	mov	w2, #0x0                   	// #0
    44f0:	mov	w1, #0x2                   	// #2
    44f4:	mov	x0, x19
    44f8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    44fc:	ldr	x1, [sp, #96]
    4500:	ldar	x27, [x1]
    4504:	ldr	x1, [x19, #208]
    4508:	ldr	x5, [x19, #200]
    450c:	add	x5, x1, x5, lsl #4
    4510:	cmp	x1, x5
    4514:	b.eq	4540 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x1c4>  // b.none
    4518:	ldr	x2, [x1]
    451c:	ldr	x2, [x2]
    4520:	ldr	x4, [x1, #8]
    4524:	lsr	x3, x2, #3
    4528:	cmp	x3, x4, lsr #3
    452c:	ccmp	x24, x2, #0x4, ne  // ne = any
    4530:	b.ne	4574 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x1f8>  // b.any
    4534:	add	x1, x1, #0x10
    4538:	cmp	x5, x1
    453c:	b.ne	4518 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x19c>  // b.any
    4540:	stlr	x27, [x26]
    4544:	b	441c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0xa0>
    4548:	mov	w2, #0x0                   	// #0
    454c:	mov	w1, #0x2                   	// #2
    4550:	mov	x0, x19
    4554:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4558:	add	x0, x19, #0xd8
    455c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4560:	b	4454 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0xd8>
    4564:	mov	x1, #0x4                   	// #4
    4568:	add	x0, x19, #0xa8
    456c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4570:	b	44a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWEEPKe+0x128>
    4574:	mov	w2, #0x0                   	// #0
    4578:	mov	w1, #0x3                   	// #3
    457c:	mov	x0, x19
    4580:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000004584 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh>:
    4584:	stp	x29, x30, [sp, #-112]!
    4588:	mov	x29, sp
    458c:	stp	x19, x20, [sp, #16]
    4590:	stp	x21, x22, [sp, #32]
    4594:	stp	x23, x24, [sp, #48]
    4598:	stp	x25, x26, [sp, #64]
    459c:	stp	x27, x28, [sp, #80]
    45a0:	mov	x20, x1
    45a4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    45a8:	ldr	x0, [x0]
    45ac:	mrs	x1, tpidr_el0
    45b0:	ldr	x19, [x1, x0]
    45b4:	add	x26, x19, #0x208
    45b8:	ldr	x27, [x26]
    45bc:	lsr	x24, x19, #1
    45c0:	orr	x24, x24, #0x8000000000000000
    45c4:	lsr	x22, x20, #5
    45c8:	mov	w0, #0x3c6f                	// #15471
    45cc:	movk	w0, #0x1, lsl #16
    45d0:	mul	w22, w22, w0
    45d4:	lsr	w25, w22, #16
    45d8:	add	x21, x20, #0x20
    45dc:	lsr	x21, x21, #5
    45e0:	mul	w21, w21, w0
    45e4:	lsr	w21, w21, #16
    45e8:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    45ec:	add	x23, x23, #0x0
    45f0:	add	x0, x23, #0x80
    45f4:	str	x0, [sp, #96]
    45f8:	mov	w28, #0x3c6f                	// #15471
    45fc:	movk	w28, #0x1, lsl #16
    4600:	lsl	x25, x25, #3
    4604:	ldr	x0, [x23, #256]
    4608:	add	x0, x0, x25
    460c:	ldr	x0, [x0]
    4610:	cmp	x24, x0
    4614:	b.eq	4688 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x104>  // b.none
    4618:	tbnz	x0, #63, 46f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x174>
    461c:	cmp	x27, x0, lsr #3
    4620:	b.cc	4708 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x184>  // b.lo, b.ul, b.last
    4624:	ldr	x1, [x23, #256]
    4628:	add	x1, x1, x25
    462c:	ldaxr	x2, [x1]
    4630:	cmp	x2, x0
    4634:	b.ne	4640 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0xbc>  // b.any
    4638:	stxr	w3, x24, [x1]
    463c:	cbnz	w3, 462c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0xa8>
    4640:	str	x2, [sp, #104]
    4644:	b.ne	4754 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x1d0>  // b.any
    4648:	dmb	ish
    464c:	ldr	x1, [x19, #224]
    4650:	ldr	x0, [x19, #216]
    4654:	cmp	x1, x0
    4658:	b.eq	4764 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x1e0>  // b.none
    465c:	ldr	x2, [x19, #232]
    4660:	ldr	x0, [x19, #224]
    4664:	add	x3, x0, #0x1
    4668:	str	x3, [x19, #224]
    466c:	lsl	x0, x0, #4
    4670:	add	x3, x2, x0
    4674:	ldr	x1, [x23, #256]
    4678:	add	x25, x1, x25
    467c:	str	x25, [x2, x0]
    4680:	ldr	x0, [sp, #104]
    4684:	str	x0, [x3, #8]
    4688:	add	w22, w22, w28
    468c:	lsr	w25, w22, #16
    4690:	cmp	w21, w22, lsr #16
    4694:	b.ne	4600 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x7c>  // b.any
    4698:	ldr	x0, [x19, #176]
    469c:	add	x0, x0, #0x3
    46a0:	ldr	x1, [x19, #168]
    46a4:	cmp	x0, x1
    46a8:	b.hi	4770 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x1ec>  // b.pmore
    46ac:	ldr	x0, [x19, #176]
    46b0:	lsl	x2, x0, #3
    46b4:	ldr	x3, [x19, #184]
    46b8:	add	x1, x3, x2
    46bc:	add	x0, x0, #0x3
    46c0:	str	x0, [x19, #176]
    46c4:	ldrb	w0, [x20]
    46c8:	strb	w0, [x3, x2]
    46cc:	mov	x0, #0x1                   	// #1
    46d0:	str	x0, [x1, #8]
    46d4:	str	x20, [x1, #16]
    46d8:	ldrb	w0, [x20]
    46dc:	ldp	x19, x20, [sp, #16]
    46e0:	ldp	x21, x22, [sp, #32]
    46e4:	ldp	x23, x24, [sp, #48]
    46e8:	ldp	x25, x26, [sp, #64]
    46ec:	ldp	x27, x28, [sp, #80]
    46f0:	ldp	x29, x30, [sp], #112
    46f4:	ret
    46f8:	mov	w2, #0x0                   	// #0
    46fc:	mov	w1, #0x2                   	// #2
    4700:	mov	x0, x19
    4704:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4708:	ldr	x1, [sp, #96]
    470c:	ldar	x27, [x1]
    4710:	ldr	x1, [x19, #208]
    4714:	ldr	x5, [x19, #200]
    4718:	add	x5, x1, x5, lsl #4
    471c:	cmp	x1, x5
    4720:	b.eq	474c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x1c8>  // b.none
    4724:	ldr	x2, [x1]
    4728:	ldr	x2, [x2]
    472c:	ldr	x4, [x1, #8]
    4730:	lsr	x3, x2, #3
    4734:	cmp	x3, x4, lsr #3
    4738:	ccmp	x24, x2, #0x4, ne  // ne = any
    473c:	b.ne	4780 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x1fc>  // b.any
    4740:	add	x1, x1, #0x10
    4744:	cmp	x5, x1
    4748:	b.ne	4724 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x1a0>  // b.any
    474c:	stlr	x27, [x26]
    4750:	b	4624 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0xa0>
    4754:	mov	w2, #0x0                   	// #0
    4758:	mov	w1, #0x2                   	// #2
    475c:	mov	x0, x19
    4760:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4764:	add	x0, x19, #0xd8
    4768:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    476c:	b	465c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0xd8>
    4770:	mov	x1, #0x3                   	// #3
    4774:	add	x0, x19, #0xa8
    4778:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    477c:	b	46ac <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU1EPKh+0x128>
    4780:	mov	w2, #0x0                   	// #0
    4784:	mov	w1, #0x3                   	// #3
    4788:	mov	x0, x19
    478c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000004790 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd>:
    4790:	stp	x29, x30, [sp, #-112]!
    4794:	mov	x29, sp
    4798:	stp	x19, x20, [sp, #16]
    479c:	stp	x21, x22, [sp, #32]
    47a0:	stp	x23, x24, [sp, #48]
    47a4:	stp	x25, x26, [sp, #64]
    47a8:	stp	x27, x28, [sp, #80]
    47ac:	mov	x22, x1
    47b0:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    47b4:	ldr	x0, [x0]
    47b8:	mrs	x1, tpidr_el0
    47bc:	ldr	x19, [x1, x0]
    47c0:	ldr	x0, [x19, #200]
    47c4:	str	x0, [sp, #96]
    47c8:	add	x28, x19, #0x208
    47cc:	ldr	x27, [x28]
    47d0:	lsr	x25, x19, #1
    47d4:	orr	x25, x25, #0x8000000000000000
    47d8:	lsr	x21, x22, #5
    47dc:	mov	w0, #0x3c6f                	// #15471
    47e0:	movk	w0, #0x1, lsl #16
    47e4:	mul	w21, w21, w0
    47e8:	lsr	w24, w21, #16
    47ec:	add	x20, x22, #0x2f
    47f0:	lsr	x20, x20, #5
    47f4:	mul	w20, w20, w0
    47f8:	lsr	w20, w20, #16
    47fc:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4800:	add	x23, x23, #0x0
    4804:	add	x0, x23, #0x80
    4808:	str	x0, [sp, #104]
    480c:	b	484c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0xbc>
    4810:	ldr	x2, [x19, #208]
    4814:	ldr	x0, [x19, #200]
    4818:	add	x3, x0, #0x1
    481c:	str	x3, [x19, #200]
    4820:	lsl	x0, x0, #4
    4824:	add	x3, x2, x0
    4828:	ldr	x1, [x23, #256]
    482c:	add	x24, x1, x24
    4830:	str	x24, [x2, x0]
    4834:	str	x26, [x3, #8]
    4838:	add	w21, w21, #0x13, lsl #12
    483c:	add	w21, w21, #0xc6f
    4840:	lsr	w24, w21, #16
    4844:	cmp	w20, w21, lsr #16
    4848:	b.eq	48e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x158>  // b.none
    484c:	lsl	x24, x24, #3
    4850:	ldr	x0, [x23, #256]
    4854:	add	x0, x0, x24
    4858:	ldar	x26, [x0]
    485c:	cmp	x27, x26, lsr #3
    4860:	b.cc	4880 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0xf0>  // b.lo, b.ul, b.last
    4864:	ldr	x1, [x19, #200]
    4868:	ldr	x0, [x19, #192]
    486c:	cmp	x1, x0
    4870:	b.ne	4810 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x80>  // b.any
    4874:	add	x0, x19, #0xc0
    4878:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    487c:	b	4810 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x80>
    4880:	tbz	x26, #63, 489c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x10c>
    4884:	cmp	x25, x26
    4888:	b.eq	4838 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0xa8>  // b.none
    488c:	mov	w2, #0x0                   	// #0
    4890:	mov	w1, #0x1                   	// #1
    4894:	mov	x0, x19
    4898:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    489c:	ldr	x0, [sp, #104]
    48a0:	ldar	x27, [x0]
    48a4:	ldr	x0, [x19, #208]
    48a8:	ldr	x2, [x19, #200]
    48ac:	add	x2, x0, x2, lsl #4
    48b0:	cmp	x0, x2
    48b4:	b.eq	48e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x150>  // b.none
    48b8:	ldr	x1, [x0]
    48bc:	ldr	x1, [x1]
    48c0:	ldr	x4, [x0, #8]
    48c4:	lsr	x3, x1, #3
    48c8:	cmp	x3, x4, lsr #3
    48cc:	ccmp	x25, x1, #0x4, ne  // ne = any
    48d0:	b.ne	4964 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x1d4>  // b.any
    48d4:	add	x0, x0, #0x10
    48d8:	cmp	x2, x0
    48dc:	b.ne	48b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x128>  // b.any
    48e0:	stlr	x27, [x28]
    48e4:	b	4864 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0xd4>
    48e8:	add	x2, x19, #0xc0
    48ec:	ldr	x0, [x2, #16]
    48f0:	ldr	x1, [sp, #96]
    48f4:	add	x0, x0, x1, lsl #4
    48f8:	ldr	d0, [x22]
    48fc:	ldr	d1, [x22, #8]
    4900:	dmb	ishld
    4904:	ldr	x1, [x2, #8]
    4908:	ldr	x2, [x2, #16]
    490c:	add	x1, x2, x1, lsl #4
    4910:	cmp	x1, x0
    4914:	b.eq	4938 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x1a8>  // b.none
    4918:	ldr	x2, [x0]
    491c:	ldr	x3, [x2]
    4920:	ldr	x2, [x0, #8]
    4924:	cmp	x3, x2
    4928:	b.ne	4954 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x1c4>  // b.any
    492c:	add	x0, x0, #0x10
    4930:	cmp	x1, x0
    4934:	b.ne	4918 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCDEPKCd+0x188>  // b.any
    4938:	ldp	x19, x20, [sp, #16]
    493c:	ldp	x21, x22, [sp, #32]
    4940:	ldp	x23, x24, [sp, #48]
    4944:	ldp	x25, x26, [sp, #64]
    4948:	ldp	x27, x28, [sp, #80]
    494c:	ldp	x29, x30, [sp], #112
    4950:	ret
    4954:	mov	w2, #0x0                   	// #0
    4958:	mov	w1, #0x3                   	// #3
    495c:	mov	x0, x19
    4960:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4964:	mov	w2, #0x0                   	// #0
    4968:	mov	w1, #0x3                   	// #3
    496c:	mov	x0, x19
    4970:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000004974 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt>:
    4974:	stp	x29, x30, [sp, #-112]!
    4978:	mov	x29, sp
    497c:	stp	x19, x20, [sp, #16]
    4980:	stp	x21, x22, [sp, #32]
    4984:	stp	x23, x24, [sp, #48]
    4988:	stp	x25, x26, [sp, #64]
    498c:	stp	x27, x28, [sp, #80]
    4990:	mov	x24, x1
    4994:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    4998:	ldr	x0, [x0]
    499c:	mrs	x1, tpidr_el0
    49a0:	ldr	x19, [x1, x0]
    49a4:	ldr	x0, [x19, #200]
    49a8:	str	x0, [sp, #96]
    49ac:	add	x28, x19, #0x208
    49b0:	ldr	x27, [x28]
    49b4:	lsr	x25, x19, #1
    49b8:	orr	x25, x25, #0x8000000000000000
    49bc:	lsr	x21, x24, #5
    49c0:	mov	w0, #0x3c6f                	// #15471
    49c4:	movk	w0, #0x1, lsl #16
    49c8:	mul	w21, w21, w0
    49cc:	lsr	w23, w21, #16
    49d0:	add	x20, x24, #0x21
    49d4:	lsr	x20, x20, #5
    49d8:	mul	w20, w20, w0
    49dc:	lsr	w20, w20, #16
    49e0:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    49e4:	add	x22, x22, #0x0
    49e8:	add	x0, x22, #0x80
    49ec:	str	x0, [sp, #104]
    49f0:	b	4a30 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0xbc>
    49f4:	ldr	x2, [x19, #208]
    49f8:	ldr	x0, [x19, #200]
    49fc:	add	x3, x0, #0x1
    4a00:	str	x3, [x19, #200]
    4a04:	lsl	x0, x0, #4
    4a08:	add	x3, x2, x0
    4a0c:	ldr	x1, [x22, #256]
    4a10:	add	x23, x1, x23
    4a14:	str	x23, [x2, x0]
    4a18:	str	x26, [x3, #8]
    4a1c:	add	w21, w21, #0x13, lsl #12
    4a20:	add	w21, w21, #0xc6f
    4a24:	lsr	w23, w21, #16
    4a28:	cmp	w20, w21, lsr #16
    4a2c:	b.eq	4acc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x158>  // b.none
    4a30:	lsl	x23, x23, #3
    4a34:	ldr	x0, [x22, #256]
    4a38:	add	x0, x0, x23
    4a3c:	ldar	x26, [x0]
    4a40:	cmp	x27, x26, lsr #3
    4a44:	b.cc	4a64 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0xf0>  // b.lo, b.ul, b.last
    4a48:	ldr	x1, [x19, #200]
    4a4c:	ldr	x0, [x19, #192]
    4a50:	cmp	x1, x0
    4a54:	b.ne	49f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x80>  // b.any
    4a58:	add	x0, x19, #0xc0
    4a5c:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4a60:	b	49f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x80>
    4a64:	tbz	x26, #63, 4a80 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x10c>
    4a68:	cmp	x25, x26
    4a6c:	b.eq	4a1c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0xa8>  // b.none
    4a70:	mov	w2, #0x0                   	// #0
    4a74:	mov	w1, #0x1                   	// #1
    4a78:	mov	x0, x19
    4a7c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4a80:	ldr	x0, [sp, #104]
    4a84:	ldar	x27, [x0]
    4a88:	ldr	x0, [x19, #208]
    4a8c:	ldr	x2, [x19, #200]
    4a90:	add	x2, x0, x2, lsl #4
    4a94:	cmp	x0, x2
    4a98:	b.eq	4ac4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x150>  // b.none
    4a9c:	ldr	x1, [x0]
    4aa0:	ldr	x1, [x1]
    4aa4:	ldr	x4, [x0, #8]
    4aa8:	lsr	x3, x1, #3
    4aac:	cmp	x3, x4, lsr #3
    4ab0:	ccmp	x25, x1, #0x4, ne  // ne = any
    4ab4:	b.ne	4b44 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x1d0>  // b.any
    4ab8:	add	x0, x0, #0x10
    4abc:	cmp	x2, x0
    4ac0:	b.ne	4a9c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x128>  // b.any
    4ac4:	stlr	x27, [x28]
    4ac8:	b	4a48 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0xd4>
    4acc:	add	x3, x19, #0xc0
    4ad0:	ldr	x1, [x3, #16]
    4ad4:	ldr	x0, [sp, #96]
    4ad8:	add	x1, x1, x0, lsl #4
    4adc:	ldrh	w0, [x24]
    4ae0:	dmb	ishld
    4ae4:	ldr	x2, [x3, #8]
    4ae8:	ldr	x3, [x3, #16]
    4aec:	add	x2, x3, x2, lsl #4
    4af0:	cmp	x2, x1
    4af4:	b.eq	4b18 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x1a4>  // b.none
    4af8:	ldr	x3, [x1]
    4afc:	ldr	x4, [x3]
    4b00:	ldr	x3, [x1, #8]
    4b04:	cmp	x4, x3
    4b08:	b.ne	4b34 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x1c0>  // b.any
    4b0c:	add	x1, x1, #0x10
    4b10:	cmp	x2, x1
    4b14:	b.ne	4af8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU2EPKt+0x184>  // b.any
    4b18:	ldp	x19, x20, [sp, #16]
    4b1c:	ldp	x21, x22, [sp, #32]
    4b20:	ldp	x23, x24, [sp, #48]
    4b24:	ldp	x25, x26, [sp, #64]
    4b28:	ldp	x27, x28, [sp, #80]
    4b2c:	ldp	x29, x30, [sp], #112
    4b30:	ret
    4b34:	mov	w2, #0x0                   	// #0
    4b38:	mov	w1, #0x3                   	// #3
    4b3c:	mov	x0, x19
    4b40:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4b44:	mov	w2, #0x0                   	// #0
    4b48:	mov	w1, #0x3                   	// #3
    4b4c:	mov	x0, x19
    4b50:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000004b54 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd>:
    4b54:	stp	x29, x30, [sp, #-112]!
    4b58:	mov	x29, sp
    4b5c:	stp	x19, x20, [sp, #16]
    4b60:	stp	x21, x22, [sp, #32]
    4b64:	stp	x23, x24, [sp, #48]
    4b68:	stp	x25, x26, [sp, #64]
    4b6c:	stp	x27, x28, [sp, #80]
    4b70:	mov	x20, x1
    4b74:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    4b78:	ldr	x0, [x0]
    4b7c:	mrs	x1, tpidr_el0
    4b80:	ldr	x19, [x1, x0]
    4b84:	add	x26, x19, #0x208
    4b88:	ldr	x27, [x26]
    4b8c:	lsr	x24, x19, #1
    4b90:	orr	x24, x24, #0x8000000000000000
    4b94:	lsr	x22, x20, #5
    4b98:	mov	w0, #0x3c6f                	// #15471
    4b9c:	movk	w0, #0x1, lsl #16
    4ba0:	mul	w22, w22, w0
    4ba4:	lsr	w25, w22, #16
    4ba8:	add	x21, x20, #0x2f
    4bac:	lsr	x21, x21, #5
    4bb0:	mul	w21, w21, w0
    4bb4:	lsr	w21, w21, #16
    4bb8:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4bbc:	add	x23, x23, #0x0
    4bc0:	add	x0, x23, #0x80
    4bc4:	str	x0, [sp, #96]
    4bc8:	mov	w28, #0x3c6f                	// #15471
    4bcc:	movk	w28, #0x1, lsl #16
    4bd0:	lsl	x25, x25, #3
    4bd4:	ldr	x0, [x23, #256]
    4bd8:	add	x0, x0, x25
    4bdc:	ldr	x0, [x0]
    4be0:	cmp	x24, x0
    4be4:	b.eq	4c58 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x104>  // b.none
    4be8:	tbnz	x0, #63, 4cc8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x174>
    4bec:	cmp	x27, x0, lsr #3
    4bf0:	b.cc	4cd8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x184>  // b.lo, b.ul, b.last
    4bf4:	ldr	x1, [x23, #256]
    4bf8:	add	x1, x1, x25
    4bfc:	ldaxr	x2, [x1]
    4c00:	cmp	x2, x0
    4c04:	b.ne	4c10 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0xbc>  // b.any
    4c08:	stxr	w3, x24, [x1]
    4c0c:	cbnz	w3, 4bfc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0xa8>
    4c10:	str	x2, [sp, #104]
    4c14:	b.ne	4d24 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x1d0>  // b.any
    4c18:	dmb	ish
    4c1c:	ldr	x1, [x19, #224]
    4c20:	ldr	x0, [x19, #216]
    4c24:	cmp	x1, x0
    4c28:	b.eq	4d34 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x1e0>  // b.none
    4c2c:	ldr	x2, [x19, #232]
    4c30:	ldr	x0, [x19, #224]
    4c34:	add	x3, x0, #0x1
    4c38:	str	x3, [x19, #224]
    4c3c:	lsl	x0, x0, #4
    4c40:	add	x3, x2, x0
    4c44:	ldr	x1, [x23, #256]
    4c48:	add	x25, x1, x25
    4c4c:	str	x25, [x2, x0]
    4c50:	ldr	x0, [sp, #104]
    4c54:	str	x0, [x3, #8]
    4c58:	add	w22, w22, w28
    4c5c:	lsr	w25, w22, #16
    4c60:	cmp	w21, w22, lsr #16
    4c64:	b.ne	4bd0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x7c>  // b.any
    4c68:	ldr	x0, [x19, #176]
    4c6c:	add	x0, x0, #0x4
    4c70:	ldr	x1, [x19, #168]
    4c74:	cmp	x0, x1
    4c78:	b.hi	4d40 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x1ec>  // b.pmore
    4c7c:	ldr	x1, [x19, #176]
    4c80:	ldr	x0, [x19, #184]
    4c84:	add	x0, x0, x1, lsl #3
    4c88:	add	x1, x1, #0x4
    4c8c:	str	x1, [x19, #176]
    4c90:	ldp	x2, x3, [x20]
    4c94:	stp	x2, x3, [x0]
    4c98:	mov	x1, #0x10                  	// #16
    4c9c:	str	x1, [x0, #16]
    4ca0:	str	x20, [x0, #24]
    4ca4:	ldr	d0, [x20]
    4ca8:	ldr	d1, [x20, #8]
    4cac:	ldp	x19, x20, [sp, #16]
    4cb0:	ldp	x21, x22, [sp, #32]
    4cb4:	ldp	x23, x24, [sp, #48]
    4cb8:	ldp	x25, x26, [sp, #64]
    4cbc:	ldp	x27, x28, [sp, #80]
    4cc0:	ldp	x29, x30, [sp], #112
    4cc4:	ret
    4cc8:	mov	w2, #0x0                   	// #0
    4ccc:	mov	w1, #0x2                   	// #2
    4cd0:	mov	x0, x19
    4cd4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4cd8:	ldr	x1, [sp, #96]
    4cdc:	ldar	x27, [x1]
    4ce0:	ldr	x1, [x19, #208]
    4ce4:	ldr	x5, [x19, #200]
    4ce8:	add	x5, x1, x5, lsl #4
    4cec:	cmp	x1, x5
    4cf0:	b.eq	4d1c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x1c8>  // b.none
    4cf4:	ldr	x2, [x1]
    4cf8:	ldr	x2, [x2]
    4cfc:	ldr	x4, [x1, #8]
    4d00:	lsr	x3, x2, #3
    4d04:	cmp	x3, x4, lsr #3
    4d08:	ccmp	x24, x2, #0x4, ne  // ne = any
    4d0c:	b.ne	4d50 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x1fc>  // b.any
    4d10:	add	x1, x1, #0x10
    4d14:	cmp	x5, x1
    4d18:	b.ne	4cf4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x1a0>  // b.any
    4d1c:	stlr	x27, [x26]
    4d20:	b	4bf4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0xa0>
    4d24:	mov	w2, #0x0                   	// #0
    4d28:	mov	w1, #0x2                   	// #2
    4d2c:	mov	x0, x19
    4d30:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4d34:	add	x0, x19, #0xd8
    4d38:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4d3c:	b	4c2c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0xd8>
    4d40:	mov	x1, #0x4                   	// #4
    4d44:	add	x0, x19, #0xa8
    4d48:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4d4c:	b	4c7c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCDEPKCd+0x128>
    4d50:	mov	w2, #0x0                   	// #0
    4d54:	mov	w1, #0x3                   	// #3
    4d58:	mov	x0, x19
    4d5c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000004d60 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm>:
    4d60:	stp	x29, x30, [sp, #-112]!
    4d64:	mov	x29, sp
    4d68:	stp	x19, x20, [sp, #16]
    4d6c:	stp	x21, x22, [sp, #32]
    4d70:	stp	x23, x24, [sp, #48]
    4d74:	stp	x25, x26, [sp, #64]
    4d78:	stp	x27, x28, [sp, #80]
    4d7c:	mov	x24, x1
    4d80:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    4d84:	ldr	x0, [x0]
    4d88:	mrs	x1, tpidr_el0
    4d8c:	ldr	x19, [x1, x0]
    4d90:	ldr	x0, [x19, #200]
    4d94:	str	x0, [sp, #96]
    4d98:	add	x28, x19, #0x208
    4d9c:	ldr	x27, [x28]
    4da0:	lsr	x25, x19, #1
    4da4:	orr	x25, x25, #0x8000000000000000
    4da8:	lsr	x21, x24, #5
    4dac:	mov	w0, #0x3c6f                	// #15471
    4db0:	movk	w0, #0x1, lsl #16
    4db4:	mul	w21, w21, w0
    4db8:	lsr	w23, w21, #16
    4dbc:	add	x20, x24, #0x27
    4dc0:	lsr	x20, x20, #5
    4dc4:	mul	w20, w20, w0
    4dc8:	lsr	w20, w20, #16
    4dcc:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4dd0:	add	x22, x22, #0x0
    4dd4:	add	x0, x22, #0x80
    4dd8:	str	x0, [sp, #104]
    4ddc:	b	4e1c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0xbc>
    4de0:	ldr	x2, [x19, #208]
    4de4:	ldr	x0, [x19, #200]
    4de8:	add	x3, x0, #0x1
    4dec:	str	x3, [x19, #200]
    4df0:	lsl	x0, x0, #4
    4df4:	add	x3, x2, x0
    4df8:	ldr	x1, [x22, #256]
    4dfc:	add	x23, x1, x23
    4e00:	str	x23, [x2, x0]
    4e04:	str	x26, [x3, #8]
    4e08:	add	w21, w21, #0x13, lsl #12
    4e0c:	add	w21, w21, #0xc6f
    4e10:	lsr	w23, w21, #16
    4e14:	cmp	w20, w21, lsr #16
    4e18:	b.eq	4eb8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x158>  // b.none
    4e1c:	lsl	x23, x23, #3
    4e20:	ldr	x0, [x22, #256]
    4e24:	add	x0, x0, x23
    4e28:	ldar	x26, [x0]
    4e2c:	cmp	x27, x26, lsr #3
    4e30:	b.cc	4e50 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0xf0>  // b.lo, b.ul, b.last
    4e34:	ldr	x1, [x19, #200]
    4e38:	ldr	x0, [x19, #192]
    4e3c:	cmp	x1, x0
    4e40:	b.ne	4de0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x80>  // b.any
    4e44:	add	x0, x19, #0xc0
    4e48:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4e4c:	b	4de0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x80>
    4e50:	tbz	x26, #63, 4e6c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x10c>
    4e54:	cmp	x25, x26
    4e58:	b.eq	4e08 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0xa8>  // b.none
    4e5c:	mov	w2, #0x0                   	// #0
    4e60:	mov	w1, #0x1                   	// #1
    4e64:	mov	x0, x19
    4e68:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4e6c:	ldr	x0, [sp, #104]
    4e70:	ldar	x27, [x0]
    4e74:	ldr	x0, [x19, #208]
    4e78:	ldr	x2, [x19, #200]
    4e7c:	add	x2, x0, x2, lsl #4
    4e80:	cmp	x0, x2
    4e84:	b.eq	4eb0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x150>  // b.none
    4e88:	ldr	x1, [x0]
    4e8c:	ldr	x1, [x1]
    4e90:	ldr	x4, [x0, #8]
    4e94:	lsr	x3, x1, #3
    4e98:	cmp	x3, x4, lsr #3
    4e9c:	ccmp	x25, x1, #0x4, ne  // ne = any
    4ea0:	b.ne	4f30 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x1d0>  // b.any
    4ea4:	add	x0, x0, #0x10
    4ea8:	cmp	x2, x0
    4eac:	b.ne	4e88 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x128>  // b.any
    4eb0:	stlr	x27, [x28]
    4eb4:	b	4e34 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0xd4>
    4eb8:	add	x3, x19, #0xc0
    4ebc:	ldr	x1, [x3, #16]
    4ec0:	ldr	x0, [sp, #96]
    4ec4:	add	x1, x1, x0, lsl #4
    4ec8:	ldr	x0, [x24]
    4ecc:	dmb	ishld
    4ed0:	ldr	x2, [x3, #8]
    4ed4:	ldr	x3, [x3, #16]
    4ed8:	add	x2, x3, x2, lsl #4
    4edc:	cmp	x2, x1
    4ee0:	b.eq	4f04 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x1a4>  // b.none
    4ee4:	ldr	x3, [x1]
    4ee8:	ldr	x4, [x3]
    4eec:	ldr	x3, [x1, #8]
    4ef0:	cmp	x4, x3
    4ef4:	b.ne	4f20 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x1c0>  // b.any
    4ef8:	add	x1, x1, #0x10
    4efc:	cmp	x2, x1
    4f00:	b.ne	4ee4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU8EPKm+0x184>  // b.any
    4f04:	ldp	x19, x20, [sp, #16]
    4f08:	ldp	x21, x22, [sp, #32]
    4f0c:	ldp	x23, x24, [sp, #48]
    4f10:	ldp	x25, x26, [sp, #64]
    4f14:	ldp	x27, x28, [sp, #80]
    4f18:	ldp	x29, x30, [sp], #112
    4f1c:	ret
    4f20:	mov	w2, #0x0                   	// #0
    4f24:	mov	w1, #0x3                   	// #3
    4f28:	mov	x0, x19
    4f2c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    4f30:	mov	w2, #0x0                   	// #0
    4f34:	mov	w1, #0x3                   	// #3
    4f38:	mov	x0, x19
    4f3c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000004f40 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU8EPKm>:
    4f40:	ldr	x0, [x1]
    4f44:	ret

0000000000004f48 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj>:
    4f48:	stp	x29, x30, [sp, #-112]!
    4f4c:	mov	x29, sp
    4f50:	stp	x19, x20, [sp, #16]
    4f54:	stp	x21, x22, [sp, #32]
    4f58:	stp	x23, x24, [sp, #48]
    4f5c:	stp	x25, x26, [sp, #64]
    4f60:	stp	x27, x28, [sp, #80]
    4f64:	mov	x24, x1
    4f68:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    4f6c:	ldr	x0, [x0]
    4f70:	mrs	x1, tpidr_el0
    4f74:	ldr	x19, [x1, x0]
    4f78:	ldr	x0, [x19, #200]
    4f7c:	str	x0, [sp, #96]
    4f80:	add	x28, x19, #0x208
    4f84:	ldr	x27, [x28]
    4f88:	lsr	x25, x19, #1
    4f8c:	orr	x25, x25, #0x8000000000000000
    4f90:	lsr	x21, x24, #5
    4f94:	mov	w0, #0x3c6f                	// #15471
    4f98:	movk	w0, #0x1, lsl #16
    4f9c:	mul	w21, w21, w0
    4fa0:	lsr	w23, w21, #16
    4fa4:	add	x20, x24, #0x23
    4fa8:	lsr	x20, x20, #5
    4fac:	mul	w20, w20, w0
    4fb0:	lsr	w20, w20, #16
    4fb4:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    4fb8:	add	x22, x22, #0x0
    4fbc:	add	x0, x22, #0x80
    4fc0:	str	x0, [sp, #104]
    4fc4:	b	5004 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0xbc>
    4fc8:	ldr	x2, [x19, #208]
    4fcc:	ldr	x0, [x19, #200]
    4fd0:	add	x3, x0, #0x1
    4fd4:	str	x3, [x19, #200]
    4fd8:	lsl	x0, x0, #4
    4fdc:	add	x3, x2, x0
    4fe0:	ldr	x1, [x22, #256]
    4fe4:	add	x23, x1, x23
    4fe8:	str	x23, [x2, x0]
    4fec:	str	x26, [x3, #8]
    4ff0:	add	w21, w21, #0x13, lsl #12
    4ff4:	add	w21, w21, #0xc6f
    4ff8:	lsr	w23, w21, #16
    4ffc:	cmp	w20, w21, lsr #16
    5000:	b.eq	50a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x158>  // b.none
    5004:	lsl	x23, x23, #3
    5008:	ldr	x0, [x22, #256]
    500c:	add	x0, x0, x23
    5010:	ldar	x26, [x0]
    5014:	cmp	x27, x26, lsr #3
    5018:	b.cc	5038 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0xf0>  // b.lo, b.ul, b.last
    501c:	ldr	x1, [x19, #200]
    5020:	ldr	x0, [x19, #192]
    5024:	cmp	x1, x0
    5028:	b.ne	4fc8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x80>  // b.any
    502c:	add	x0, x19, #0xc0
    5030:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5034:	b	4fc8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x80>
    5038:	tbz	x26, #63, 5054 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x10c>
    503c:	cmp	x25, x26
    5040:	b.eq	4ff0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0xa8>  // b.none
    5044:	mov	w2, #0x0                   	// #0
    5048:	mov	w1, #0x1                   	// #1
    504c:	mov	x0, x19
    5050:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5054:	ldr	x0, [sp, #104]
    5058:	ldar	x27, [x0]
    505c:	ldr	x0, [x19, #208]
    5060:	ldr	x2, [x19, #200]
    5064:	add	x2, x0, x2, lsl #4
    5068:	cmp	x0, x2
    506c:	b.eq	5098 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x150>  // b.none
    5070:	ldr	x1, [x0]
    5074:	ldr	x1, [x1]
    5078:	ldr	x4, [x0, #8]
    507c:	lsr	x3, x1, #3
    5080:	cmp	x3, x4, lsr #3
    5084:	ccmp	x25, x1, #0x4, ne  // ne = any
    5088:	b.ne	5118 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x1d0>  // b.any
    508c:	add	x0, x0, #0x10
    5090:	cmp	x2, x0
    5094:	b.ne	5070 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x128>  // b.any
    5098:	stlr	x27, [x28]
    509c:	b	501c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0xd4>
    50a0:	add	x3, x19, #0xc0
    50a4:	ldr	x1, [x3, #16]
    50a8:	ldr	x0, [sp, #96]
    50ac:	add	x1, x1, x0, lsl #4
    50b0:	ldr	w0, [x24]
    50b4:	dmb	ishld
    50b8:	ldr	x2, [x3, #8]
    50bc:	ldr	x3, [x3, #16]
    50c0:	add	x2, x3, x2, lsl #4
    50c4:	cmp	x2, x1
    50c8:	b.eq	50ec <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x1a4>  // b.none
    50cc:	ldr	x3, [x1]
    50d0:	ldr	x4, [x3]
    50d4:	ldr	x3, [x1, #8]
    50d8:	cmp	x4, x3
    50dc:	b.ne	5108 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x1c0>  // b.any
    50e0:	add	x1, x1, #0x10
    50e4:	cmp	x2, x1
    50e8:	b.ne	50cc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU4EPKj+0x184>  // b.any
    50ec:	ldp	x19, x20, [sp, #16]
    50f0:	ldp	x21, x22, [sp, #32]
    50f4:	ldp	x23, x24, [sp, #48]
    50f8:	ldp	x25, x26, [sp, #64]
    50fc:	ldp	x27, x28, [sp, #80]
    5100:	ldp	x29, x30, [sp], #112
    5104:	ret
    5108:	mov	w2, #0x0                   	// #0
    510c:	mov	w1, #0x3                   	// #3
    5110:	mov	x0, x19
    5114:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5118:	mov	w2, #0x0                   	// #0
    511c:	mov	w1, #0x3                   	// #3
    5120:	mov	x0, x19
    5124:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000005128 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWCFEPKCf>:
    5128:	ldr	s0, [x1]
    512c:	ldr	s1, [x1, #4]
    5130:	ret

0000000000005134 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU2EPKt>:
    5134:	ldrh	w0, [x1]
    5138:	ret

000000000000513c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj>:
    513c:	stp	x29, x30, [sp, #-112]!
    5140:	mov	x29, sp
    5144:	stp	x19, x20, [sp, #16]
    5148:	stp	x21, x22, [sp, #32]
    514c:	stp	x23, x24, [sp, #48]
    5150:	stp	x25, x26, [sp, #64]
    5154:	stp	x27, x28, [sp, #80]
    5158:	mov	x20, x1
    515c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    5160:	ldr	x0, [x0]
    5164:	mrs	x1, tpidr_el0
    5168:	ldr	x19, [x1, x0]
    516c:	add	x26, x19, #0x208
    5170:	ldr	x27, [x26]
    5174:	lsr	x24, x19, #1
    5178:	orr	x24, x24, #0x8000000000000000
    517c:	lsr	x22, x20, #5
    5180:	mov	w0, #0x3c6f                	// #15471
    5184:	movk	w0, #0x1, lsl #16
    5188:	mul	w22, w22, w0
    518c:	lsr	w25, w22, #16
    5190:	add	x21, x20, #0x23
    5194:	lsr	x21, x21, #5
    5198:	mul	w21, w21, w0
    519c:	lsr	w21, w21, #16
    51a0:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    51a4:	add	x23, x23, #0x0
    51a8:	add	x0, x23, #0x80
    51ac:	str	x0, [sp, #96]
    51b0:	mov	w28, #0x3c6f                	// #15471
    51b4:	movk	w28, #0x1, lsl #16
    51b8:	lsl	x25, x25, #3
    51bc:	ldr	x0, [x23, #256]
    51c0:	add	x0, x0, x25
    51c4:	ldr	x0, [x0]
    51c8:	cmp	x24, x0
    51cc:	b.eq	5240 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x104>  // b.none
    51d0:	tbnz	x0, #63, 52b0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x174>
    51d4:	cmp	x27, x0, lsr #3
    51d8:	b.cc	52c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x184>  // b.lo, b.ul, b.last
    51dc:	ldr	x1, [x23, #256]
    51e0:	add	x1, x1, x25
    51e4:	ldaxr	x2, [x1]
    51e8:	cmp	x2, x0
    51ec:	b.ne	51f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0xbc>  // b.any
    51f0:	stxr	w3, x24, [x1]
    51f4:	cbnz	w3, 51e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0xa8>
    51f8:	str	x2, [sp, #104]
    51fc:	b.ne	530c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x1d0>  // b.any
    5200:	dmb	ish
    5204:	ldr	x1, [x19, #224]
    5208:	ldr	x0, [x19, #216]
    520c:	cmp	x1, x0
    5210:	b.eq	531c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x1e0>  // b.none
    5214:	ldr	x2, [x19, #232]
    5218:	ldr	x0, [x19, #224]
    521c:	add	x3, x0, #0x1
    5220:	str	x3, [x19, #224]
    5224:	lsl	x0, x0, #4
    5228:	add	x3, x2, x0
    522c:	ldr	x1, [x23, #256]
    5230:	add	x25, x1, x25
    5234:	str	x25, [x2, x0]
    5238:	ldr	x0, [sp, #104]
    523c:	str	x0, [x3, #8]
    5240:	add	w22, w22, w28
    5244:	lsr	w25, w22, #16
    5248:	cmp	w21, w22, lsr #16
    524c:	b.ne	51b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x7c>  // b.any
    5250:	ldr	x0, [x19, #176]
    5254:	add	x0, x0, #0x3
    5258:	ldr	x1, [x19, #168]
    525c:	cmp	x0, x1
    5260:	b.hi	5328 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x1ec>  // b.pmore
    5264:	ldr	x0, [x19, #176]
    5268:	lsl	x2, x0, #3
    526c:	ldr	x3, [x19, #184]
    5270:	add	x1, x3, x2
    5274:	add	x0, x0, #0x3
    5278:	str	x0, [x19, #176]
    527c:	ldr	w0, [x20]
    5280:	str	w0, [x3, x2]
    5284:	mov	x0, #0x4                   	// #4
    5288:	str	x0, [x1, #8]
    528c:	str	x20, [x1, #16]
    5290:	ldr	w0, [x20]
    5294:	ldp	x19, x20, [sp, #16]
    5298:	ldp	x21, x22, [sp, #32]
    529c:	ldp	x23, x24, [sp, #48]
    52a0:	ldp	x25, x26, [sp, #64]
    52a4:	ldp	x27, x28, [sp, #80]
    52a8:	ldp	x29, x30, [sp], #112
    52ac:	ret
    52b0:	mov	w2, #0x0                   	// #0
    52b4:	mov	w1, #0x2                   	// #2
    52b8:	mov	x0, x19
    52bc:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    52c0:	ldr	x1, [sp, #96]
    52c4:	ldar	x27, [x1]
    52c8:	ldr	x1, [x19, #208]
    52cc:	ldr	x5, [x19, #200]
    52d0:	add	x5, x1, x5, lsl #4
    52d4:	cmp	x1, x5
    52d8:	b.eq	5304 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x1c8>  // b.none
    52dc:	ldr	x2, [x1]
    52e0:	ldr	x2, [x2]
    52e4:	ldr	x4, [x1, #8]
    52e8:	lsr	x3, x2, #3
    52ec:	cmp	x3, x4, lsr #3
    52f0:	ccmp	x24, x2, #0x4, ne  // ne = any
    52f4:	b.ne	5338 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x1fc>  // b.any
    52f8:	add	x1, x1, #0x10
    52fc:	cmp	x5, x1
    5300:	b.ne	52dc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x1a0>  // b.any
    5304:	stlr	x27, [x26]
    5308:	b	51dc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0xa0>
    530c:	mov	w2, #0x0                   	// #0
    5310:	mov	w1, #0x2                   	// #2
    5314:	mov	x0, x19
    5318:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    531c:	add	x0, x19, #0xd8
    5320:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5324:	b	5214 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0xd8>
    5328:	mov	x1, #0x3                   	// #3
    532c:	add	x0, x19, #0xa8
    5330:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5334:	b	5264 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWU4EPKj+0x128>
    5338:	mov	w2, #0x0                   	// #0
    533c:	mov	w1, #0x3                   	// #3
    5340:	mov	x0, x19
    5344:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000005348 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaWFEPKf>:
    5348:	ldr	s0, [x1]
    534c:	ret

0000000000005350 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj>:
    5350:	stp	x29, x30, [sp, #-112]!
    5354:	mov	x29, sp
    5358:	stp	x19, x20, [sp, #16]
    535c:	stp	x21, x22, [sp, #32]
    5360:	stp	x23, x24, [sp, #48]
    5364:	stp	x25, x26, [sp, #64]
    5368:	stp	x27, x28, [sp, #80]
    536c:	mov	x24, x1
    5370:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    5374:	ldr	x0, [x0]
    5378:	mrs	x1, tpidr_el0
    537c:	ldr	x19, [x1, x0]
    5380:	ldr	x0, [x19, #200]
    5384:	str	x0, [sp, #96]
    5388:	add	x28, x19, #0x208
    538c:	ldr	x27, [x28]
    5390:	lsr	x25, x19, #1
    5394:	orr	x25, x25, #0x8000000000000000
    5398:	lsr	x21, x24, #5
    539c:	mov	w0, #0x3c6f                	// #15471
    53a0:	movk	w0, #0x1, lsl #16
    53a4:	mul	w21, w21, w0
    53a8:	lsr	w23, w21, #16
    53ac:	add	x20, x24, #0x23
    53b0:	lsr	x20, x20, #5
    53b4:	mul	w20, w20, w0
    53b8:	lsr	w20, w20, #16
    53bc:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    53c0:	add	x22, x22, #0x0
    53c4:	add	x0, x22, #0x80
    53c8:	str	x0, [sp, #104]
    53cc:	b	540c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0xbc>
    53d0:	ldr	x2, [x19, #208]
    53d4:	ldr	x0, [x19, #200]
    53d8:	add	x3, x0, #0x1
    53dc:	str	x3, [x19, #200]
    53e0:	lsl	x0, x0, #4
    53e4:	add	x3, x2, x0
    53e8:	ldr	x1, [x22, #256]
    53ec:	add	x23, x1, x23
    53f0:	str	x23, [x2, x0]
    53f4:	str	x26, [x3, #8]
    53f8:	add	w21, w21, #0x13, lsl #12
    53fc:	add	w21, w21, #0xc6f
    5400:	lsr	w23, w21, #16
    5404:	cmp	w20, w21, lsr #16
    5408:	b.eq	54a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x158>  // b.none
    540c:	lsl	x23, x23, #3
    5410:	ldr	x0, [x22, #256]
    5414:	add	x0, x0, x23
    5418:	ldar	x26, [x0]
    541c:	cmp	x27, x26, lsr #3
    5420:	b.cc	5440 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0xf0>  // b.lo, b.ul, b.last
    5424:	ldr	x1, [x19, #200]
    5428:	ldr	x0, [x19, #192]
    542c:	cmp	x1, x0
    5430:	b.ne	53d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x80>  // b.any
    5434:	add	x0, x19, #0xc0
    5438:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    543c:	b	53d0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x80>
    5440:	tbz	x26, #63, 545c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x10c>
    5444:	cmp	x25, x26
    5448:	b.eq	53f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0xa8>  // b.none
    544c:	mov	w2, #0x0                   	// #0
    5450:	mov	w1, #0x1                   	// #1
    5454:	mov	x0, x19
    5458:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    545c:	ldr	x0, [sp, #104]
    5460:	ldar	x27, [x0]
    5464:	ldr	x0, [x19, #208]
    5468:	ldr	x2, [x19, #200]
    546c:	add	x2, x0, x2, lsl #4
    5470:	cmp	x0, x2
    5474:	b.eq	54a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x150>  // b.none
    5478:	ldr	x1, [x0]
    547c:	ldr	x1, [x1]
    5480:	ldr	x4, [x0, #8]
    5484:	lsr	x3, x1, #3
    5488:	cmp	x3, x4, lsr #3
    548c:	ccmp	x25, x1, #0x4, ne  // ne = any
    5490:	b.ne	5520 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x1d0>  // b.any
    5494:	add	x0, x0, #0x10
    5498:	cmp	x2, x0
    549c:	b.ne	5478 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x128>  // b.any
    54a0:	stlr	x27, [x28]
    54a4:	b	5424 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0xd4>
    54a8:	add	x3, x19, #0xc0
    54ac:	ldr	x1, [x3, #16]
    54b0:	ldr	x0, [sp, #96]
    54b4:	add	x1, x1, x0, lsl #4
    54b8:	ldr	w0, [x24]
    54bc:	dmb	ishld
    54c0:	ldr	x2, [x3, #8]
    54c4:	ldr	x3, [x3, #16]
    54c8:	add	x2, x3, x2, lsl #4
    54cc:	cmp	x2, x1
    54d0:	b.eq	54f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x1a4>  // b.none
    54d4:	ldr	x3, [x1]
    54d8:	ldr	x4, [x3]
    54dc:	ldr	x3, [x1, #8]
    54e0:	cmp	x4, x3
    54e4:	b.ne	5510 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x1c0>  // b.any
    54e8:	add	x1, x1, #0x10
    54ec:	cmp	x2, x1
    54f0:	b.ne	54d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU4EPKj+0x184>  // b.any
    54f4:	ldp	x19, x20, [sp, #16]
    54f8:	ldp	x21, x22, [sp, #32]
    54fc:	ldp	x23, x24, [sp, #48]
    5500:	ldp	x25, x26, [sp, #64]
    5504:	ldp	x27, x28, [sp, #80]
    5508:	ldp	x29, x30, [sp], #112
    550c:	ret
    5510:	mov	w2, #0x0                   	// #0
    5514:	mov	w1, #0x3                   	// #3
    5518:	mov	x0, x19
    551c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5520:	mov	w2, #0x0                   	// #0
    5524:	mov	w1, #0x3                   	// #3
    5528:	mov	x0, x19
    552c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000005530 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU1EPKh>:
    5530:	ldrb	w0, [x1]
    5534:	ret

0000000000005538 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe>:
    5538:	stp	x29, x30, [sp, #-112]!
    553c:	mov	x29, sp
    5540:	stp	x19, x20, [sp, #16]
    5544:	stp	x21, x22, [sp, #32]
    5548:	stp	x23, x24, [sp, #48]
    554c:	stp	x25, x26, [sp, #64]
    5550:	stp	x27, x28, [sp, #80]
    5554:	mov	x24, x1
    5558:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    555c:	ldr	x0, [x0]
    5560:	mrs	x1, tpidr_el0
    5564:	ldr	x19, [x1, x0]
    5568:	ldr	x0, [x19, #200]
    556c:	str	x0, [sp, #96]
    5570:	add	x28, x19, #0x208
    5574:	ldr	x27, [x28]
    5578:	lsr	x25, x19, #1
    557c:	orr	x25, x25, #0x8000000000000000
    5580:	lsr	x21, x24, #5
    5584:	mov	w0, #0x3c6f                	// #15471
    5588:	movk	w0, #0x1, lsl #16
    558c:	mul	w21, w21, w0
    5590:	lsr	w23, w21, #16
    5594:	add	x20, x24, #0x2f
    5598:	lsr	x20, x20, #5
    559c:	mul	w20, w20, w0
    55a0:	lsr	w20, w20, #16
    55a4:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    55a8:	add	x22, x22, #0x0
    55ac:	add	x0, x22, #0x80
    55b0:	str	x0, [sp, #104]
    55b4:	b	55f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0xbc>
    55b8:	ldr	x2, [x19, #208]
    55bc:	ldr	x0, [x19, #200]
    55c0:	add	x3, x0, #0x1
    55c4:	str	x3, [x19, #200]
    55c8:	lsl	x0, x0, #4
    55cc:	add	x3, x2, x0
    55d0:	ldr	x1, [x22, #256]
    55d4:	add	x23, x1, x23
    55d8:	str	x23, [x2, x0]
    55dc:	str	x26, [x3, #8]
    55e0:	add	w21, w21, #0x13, lsl #12
    55e4:	add	w21, w21, #0xc6f
    55e8:	lsr	w23, w21, #16
    55ec:	cmp	w20, w21, lsr #16
    55f0:	b.eq	5690 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x158>  // b.none
    55f4:	lsl	x23, x23, #3
    55f8:	ldr	x0, [x22, #256]
    55fc:	add	x0, x0, x23
    5600:	ldar	x26, [x0]
    5604:	cmp	x27, x26, lsr #3
    5608:	b.cc	5628 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0xf0>  // b.lo, b.ul, b.last
    560c:	ldr	x1, [x19, #200]
    5610:	ldr	x0, [x19, #192]
    5614:	cmp	x1, x0
    5618:	b.ne	55b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x80>  // b.any
    561c:	add	x0, x19, #0xc0
    5620:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5624:	b	55b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x80>
    5628:	tbz	x26, #63, 5644 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x10c>
    562c:	cmp	x25, x26
    5630:	b.eq	55e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0xa8>  // b.none
    5634:	mov	w2, #0x0                   	// #0
    5638:	mov	w1, #0x1                   	// #1
    563c:	mov	x0, x19
    5640:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5644:	ldr	x0, [sp, #104]
    5648:	ldar	x27, [x0]
    564c:	ldr	x0, [x19, #208]
    5650:	ldr	x2, [x19, #200]
    5654:	add	x2, x0, x2, lsl #4
    5658:	cmp	x0, x2
    565c:	b.eq	5688 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x150>  // b.none
    5660:	ldr	x1, [x0]
    5664:	ldr	x1, [x1]
    5668:	ldr	x4, [x0, #8]
    566c:	lsr	x3, x1, #3
    5670:	cmp	x3, x4, lsr #3
    5674:	ccmp	x25, x1, #0x4, ne  // ne = any
    5678:	b.ne	5708 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x1d0>  // b.any
    567c:	add	x0, x0, #0x10
    5680:	cmp	x2, x0
    5684:	b.ne	5660 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x128>  // b.any
    5688:	stlr	x27, [x28]
    568c:	b	560c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0xd4>
    5690:	add	x2, x19, #0xc0
    5694:	ldr	x0, [x2, #16]
    5698:	ldr	x1, [sp, #96]
    569c:	add	x0, x0, x1, lsl #4
    56a0:	ldr	q0, [x24]
    56a4:	dmb	ishld
    56a8:	ldr	x1, [x2, #8]
    56ac:	ldr	x2, [x2, #16]
    56b0:	add	x1, x2, x1, lsl #4
    56b4:	cmp	x1, x0
    56b8:	b.eq	56dc <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x1a4>  // b.none
    56bc:	ldr	x2, [x0]
    56c0:	ldr	x3, [x2]
    56c4:	ldr	x2, [x0, #8]
    56c8:	cmp	x3, x2
    56cc:	b.ne	56f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x1c0>  // b.any
    56d0:	add	x0, x0, #0x10
    56d4:	cmp	x1, x0
    56d8:	b.ne	56bc <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaREEPKe+0x184>  // b.any
    56dc:	ldp	x19, x20, [sp, #16]
    56e0:	ldp	x21, x22, [sp, #32]
    56e4:	ldp	x23, x24, [sp, #48]
    56e8:	ldp	x25, x26, [sp, #64]
    56ec:	ldp	x27, x28, [sp, #80]
    56f0:	ldp	x29, x30, [sp], #112
    56f4:	ret
    56f8:	mov	w2, #0x0                   	// #0
    56fc:	mov	w1, #0x3                   	// #3
    5700:	mov	x0, x19
    5704:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5708:	mov	w2, #0x0                   	// #0
    570c:	mov	w1, #0x3                   	// #3
    5710:	mov	x0, x19
    5714:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000005718 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh>:
    5718:	stp	x29, x30, [sp, #-112]!
    571c:	mov	x29, sp
    5720:	stp	x19, x20, [sp, #16]
    5724:	stp	x21, x22, [sp, #32]
    5728:	stp	x23, x24, [sp, #48]
    572c:	stp	x25, x26, [sp, #64]
    5730:	stp	x27, x28, [sp, #80]
    5734:	mov	x24, x1
    5738:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    573c:	ldr	x0, [x0]
    5740:	mrs	x1, tpidr_el0
    5744:	ldr	x19, [x1, x0]
    5748:	ldr	x0, [x19, #200]
    574c:	str	x0, [sp, #96]
    5750:	add	x28, x19, #0x208
    5754:	ldr	x27, [x28]
    5758:	lsr	x25, x19, #1
    575c:	orr	x25, x25, #0x8000000000000000
    5760:	lsr	x21, x24, #5
    5764:	mov	w0, #0x3c6f                	// #15471
    5768:	movk	w0, #0x1, lsl #16
    576c:	mul	w21, w21, w0
    5770:	lsr	w23, w21, #16
    5774:	add	x20, x24, #0x20
    5778:	lsr	x20, x20, #5
    577c:	mul	w20, w20, w0
    5780:	lsr	w20, w20, #16
    5784:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5788:	add	x22, x22, #0x0
    578c:	add	x0, x22, #0x80
    5790:	str	x0, [sp, #104]
    5794:	b	57d4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0xbc>
    5798:	ldr	x2, [x19, #208]
    579c:	ldr	x0, [x19, #200]
    57a0:	add	x3, x0, #0x1
    57a4:	str	x3, [x19, #200]
    57a8:	lsl	x0, x0, #4
    57ac:	add	x3, x2, x0
    57b0:	ldr	x1, [x22, #256]
    57b4:	add	x23, x1, x23
    57b8:	str	x23, [x2, x0]
    57bc:	str	x26, [x3, #8]
    57c0:	add	w21, w21, #0x13, lsl #12
    57c4:	add	w21, w21, #0xc6f
    57c8:	lsr	w23, w21, #16
    57cc:	cmp	w20, w21, lsr #16
    57d0:	b.eq	5870 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x158>  // b.none
    57d4:	lsl	x23, x23, #3
    57d8:	ldr	x0, [x22, #256]
    57dc:	add	x0, x0, x23
    57e0:	ldar	x26, [x0]
    57e4:	cmp	x27, x26, lsr #3
    57e8:	b.cc	5808 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0xf0>  // b.lo, b.ul, b.last
    57ec:	ldr	x1, [x19, #200]
    57f0:	ldr	x0, [x19, #192]
    57f4:	cmp	x1, x0
    57f8:	b.ne	5798 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x80>  // b.any
    57fc:	add	x0, x19, #0xc0
    5800:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5804:	b	5798 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x80>
    5808:	tbz	x26, #63, 5824 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x10c>
    580c:	cmp	x25, x26
    5810:	b.eq	57c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0xa8>  // b.none
    5814:	mov	w2, #0x0                   	// #0
    5818:	mov	w1, #0x1                   	// #1
    581c:	mov	x0, x19
    5820:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5824:	ldr	x0, [sp, #104]
    5828:	ldar	x27, [x0]
    582c:	ldr	x0, [x19, #208]
    5830:	ldr	x2, [x19, #200]
    5834:	add	x2, x0, x2, lsl #4
    5838:	cmp	x0, x2
    583c:	b.eq	5868 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x150>  // b.none
    5840:	ldr	x1, [x0]
    5844:	ldr	x1, [x1]
    5848:	ldr	x4, [x0, #8]
    584c:	lsr	x3, x1, #3
    5850:	cmp	x3, x4, lsr #3
    5854:	ccmp	x25, x1, #0x4, ne  // ne = any
    5858:	b.ne	58e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x1d0>  // b.any
    585c:	add	x0, x0, #0x10
    5860:	cmp	x2, x0
    5864:	b.ne	5840 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x128>  // b.any
    5868:	stlr	x27, [x28]
    586c:	b	57ec <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0xd4>
    5870:	add	x3, x19, #0xc0
    5874:	ldr	x1, [x3, #16]
    5878:	ldr	x0, [sp, #96]
    587c:	add	x1, x1, x0, lsl #4
    5880:	ldrb	w0, [x24]
    5884:	dmb	ishld
    5888:	ldr	x2, [x3, #8]
    588c:	ldr	x3, [x3, #16]
    5890:	add	x2, x3, x2, lsl #4
    5894:	cmp	x2, x1
    5898:	b.eq	58bc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x1a4>  // b.none
    589c:	ldr	x3, [x1]
    58a0:	ldr	x4, [x3]
    58a4:	ldr	x3, [x1, #8]
    58a8:	cmp	x4, x3
    58ac:	b.ne	58d8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x1c0>  // b.any
    58b0:	add	x1, x1, #0x10
    58b4:	cmp	x2, x1
    58b8:	b.ne	589c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU1EPKh+0x184>  // b.any
    58bc:	ldp	x19, x20, [sp, #16]
    58c0:	ldp	x21, x22, [sp, #32]
    58c4:	ldp	x23, x24, [sp, #48]
    58c8:	ldp	x25, x26, [sp, #64]
    58cc:	ldp	x27, x28, [sp, #80]
    58d0:	ldp	x29, x30, [sp], #112
    58d4:	ret
    58d8:	mov	w2, #0x0                   	// #0
    58dc:	mov	w1, #0x3                   	// #3
    58e0:	mov	x0, x19
    58e4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    58e8:	mov	w2, #0x0                   	// #0
    58ec:	mov	w1, #0x3                   	// #3
    58f0:	mov	x0, x19
    58f4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000058f8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd>:
    58f8:	stp	x29, x30, [sp, #-112]!
    58fc:	mov	x29, sp
    5900:	stp	x19, x20, [sp, #16]
    5904:	stp	x21, x22, [sp, #32]
    5908:	stp	x23, x24, [sp, #48]
    590c:	stp	x25, x26, [sp, #64]
    5910:	stp	x27, x28, [sp, #80]
    5914:	mov	x22, x1
    5918:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    591c:	ldr	x0, [x0]
    5920:	mrs	x1, tpidr_el0
    5924:	ldr	x19, [x1, x0]
    5928:	ldr	x0, [x19, #200]
    592c:	str	x0, [sp, #96]
    5930:	add	x28, x19, #0x208
    5934:	ldr	x27, [x28]
    5938:	lsr	x25, x19, #1
    593c:	orr	x25, x25, #0x8000000000000000
    5940:	lsr	x21, x22, #5
    5944:	mov	w0, #0x3c6f                	// #15471
    5948:	movk	w0, #0x1, lsl #16
    594c:	mul	w21, w21, w0
    5950:	lsr	w24, w21, #16
    5954:	add	x20, x22, #0x2f
    5958:	lsr	x20, x20, #5
    595c:	mul	w20, w20, w0
    5960:	lsr	w20, w20, #16
    5964:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5968:	add	x23, x23, #0x0
    596c:	add	x0, x23, #0x80
    5970:	str	x0, [sp, #104]
    5974:	b	59b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0xbc>
    5978:	ldr	x2, [x19, #208]
    597c:	ldr	x0, [x19, #200]
    5980:	add	x3, x0, #0x1
    5984:	str	x3, [x19, #200]
    5988:	lsl	x0, x0, #4
    598c:	add	x3, x2, x0
    5990:	ldr	x1, [x23, #256]
    5994:	add	x24, x1, x24
    5998:	str	x24, [x2, x0]
    599c:	str	x26, [x3, #8]
    59a0:	add	w21, w21, #0x13, lsl #12
    59a4:	add	w21, w21, #0xc6f
    59a8:	lsr	w24, w21, #16
    59ac:	cmp	w20, w21, lsr #16
    59b0:	b.eq	5a50 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x158>  // b.none
    59b4:	lsl	x24, x24, #3
    59b8:	ldr	x0, [x23, #256]
    59bc:	add	x0, x0, x24
    59c0:	ldar	x26, [x0]
    59c4:	cmp	x27, x26, lsr #3
    59c8:	b.cc	59e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0xf0>  // b.lo, b.ul, b.last
    59cc:	ldr	x1, [x19, #200]
    59d0:	ldr	x0, [x19, #192]
    59d4:	cmp	x1, x0
    59d8:	b.ne	5978 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x80>  // b.any
    59dc:	add	x0, x19, #0xc0
    59e0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    59e4:	b	5978 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x80>
    59e8:	tbz	x26, #63, 5a04 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x10c>
    59ec:	cmp	x25, x26
    59f0:	b.eq	59a0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0xa8>  // b.none
    59f4:	mov	w2, #0x0                   	// #0
    59f8:	mov	w1, #0x1                   	// #1
    59fc:	mov	x0, x19
    5a00:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5a04:	ldr	x0, [sp, #104]
    5a08:	ldar	x27, [x0]
    5a0c:	ldr	x0, [x19, #208]
    5a10:	ldr	x2, [x19, #200]
    5a14:	add	x2, x0, x2, lsl #4
    5a18:	cmp	x0, x2
    5a1c:	b.eq	5a48 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x150>  // b.none
    5a20:	ldr	x1, [x0]
    5a24:	ldr	x1, [x1]
    5a28:	ldr	x4, [x0, #8]
    5a2c:	lsr	x3, x1, #3
    5a30:	cmp	x3, x4, lsr #3
    5a34:	ccmp	x25, x1, #0x4, ne  // ne = any
    5a38:	b.ne	5acc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x1d4>  // b.any
    5a3c:	add	x0, x0, #0x10
    5a40:	cmp	x2, x0
    5a44:	b.ne	5a20 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x128>  // b.any
    5a48:	stlr	x27, [x28]
    5a4c:	b	59cc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0xd4>
    5a50:	add	x2, x19, #0xc0
    5a54:	ldr	x0, [x2, #16]
    5a58:	ldr	x1, [sp, #96]
    5a5c:	add	x0, x0, x1, lsl #4
    5a60:	ldr	d0, [x22]
    5a64:	ldr	d1, [x22, #8]
    5a68:	dmb	ishld
    5a6c:	ldr	x1, [x2, #8]
    5a70:	ldr	x2, [x2, #16]
    5a74:	add	x1, x2, x1, lsl #4
    5a78:	cmp	x1, x0
    5a7c:	b.eq	5aa0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x1a8>  // b.none
    5a80:	ldr	x2, [x0]
    5a84:	ldr	x3, [x2]
    5a88:	ldr	x2, [x0, #8]
    5a8c:	cmp	x3, x2
    5a90:	b.ne	5abc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x1c4>  // b.any
    5a94:	add	x0, x0, #0x10
    5a98:	cmp	x1, x0
    5a9c:	b.ne	5a80 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCDEPKCd+0x188>  // b.any
    5aa0:	ldp	x19, x20, [sp, #16]
    5aa4:	ldp	x21, x22, [sp, #32]
    5aa8:	ldp	x23, x24, [sp, #48]
    5aac:	ldp	x25, x26, [sp, #64]
    5ab0:	ldp	x27, x28, [sp, #80]
    5ab4:	ldp	x29, x30, [sp], #112
    5ab8:	ret
    5abc:	mov	w2, #0x0                   	// #0
    5ac0:	mov	w1, #0x3                   	// #3
    5ac4:	mov	x0, x19
    5ac8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5acc:	mov	w2, #0x0                   	// #0
    5ad0:	mov	w1, #0x3                   	// #3
    5ad4:	mov	x0, x19
    5ad8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000005adc <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf>:
    5adc:	stp	x29, x30, [sp, #-112]!
    5ae0:	mov	x29, sp
    5ae4:	stp	x19, x20, [sp, #16]
    5ae8:	stp	x21, x22, [sp, #32]
    5aec:	stp	x23, x24, [sp, #48]
    5af0:	stp	x25, x26, [sp, #64]
    5af4:	stp	x27, x28, [sp, #80]
    5af8:	mov	x24, x1
    5afc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    5b00:	ldr	x0, [x0]
    5b04:	mrs	x1, tpidr_el0
    5b08:	ldr	x19, [x1, x0]
    5b0c:	ldr	x0, [x19, #200]
    5b10:	str	x0, [sp, #96]
    5b14:	add	x28, x19, #0x208
    5b18:	ldr	x27, [x28]
    5b1c:	lsr	x25, x19, #1
    5b20:	orr	x25, x25, #0x8000000000000000
    5b24:	lsr	x21, x24, #5
    5b28:	mov	w0, #0x3c6f                	// #15471
    5b2c:	movk	w0, #0x1, lsl #16
    5b30:	mul	w21, w21, w0
    5b34:	lsr	w23, w21, #16
    5b38:	add	x20, x24, #0x23
    5b3c:	lsr	x20, x20, #5
    5b40:	mul	w20, w20, w0
    5b44:	lsr	w20, w20, #16
    5b48:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5b4c:	add	x22, x22, #0x0
    5b50:	add	x0, x22, #0x80
    5b54:	str	x0, [sp, #104]
    5b58:	b	5b98 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0xbc>
    5b5c:	ldr	x2, [x19, #208]
    5b60:	ldr	x0, [x19, #200]
    5b64:	add	x3, x0, #0x1
    5b68:	str	x3, [x19, #200]
    5b6c:	lsl	x0, x0, #4
    5b70:	add	x3, x2, x0
    5b74:	ldr	x1, [x22, #256]
    5b78:	add	x23, x1, x23
    5b7c:	str	x23, [x2, x0]
    5b80:	str	x26, [x3, #8]
    5b84:	add	w21, w21, #0x13, lsl #12
    5b88:	add	w21, w21, #0xc6f
    5b8c:	lsr	w23, w21, #16
    5b90:	cmp	w20, w21, lsr #16
    5b94:	b.eq	5c34 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x158>  // b.none
    5b98:	lsl	x23, x23, #3
    5b9c:	ldr	x0, [x22, #256]
    5ba0:	add	x0, x0, x23
    5ba4:	ldar	x26, [x0]
    5ba8:	cmp	x27, x26, lsr #3
    5bac:	b.cc	5bcc <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0xf0>  // b.lo, b.ul, b.last
    5bb0:	ldr	x1, [x19, #200]
    5bb4:	ldr	x0, [x19, #192]
    5bb8:	cmp	x1, x0
    5bbc:	b.ne	5b5c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x80>  // b.any
    5bc0:	add	x0, x19, #0xc0
    5bc4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5bc8:	b	5b5c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x80>
    5bcc:	tbz	x26, #63, 5be8 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x10c>
    5bd0:	cmp	x25, x26
    5bd4:	b.eq	5b84 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0xa8>  // b.none
    5bd8:	mov	w2, #0x0                   	// #0
    5bdc:	mov	w1, #0x1                   	// #1
    5be0:	mov	x0, x19
    5be4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5be8:	ldr	x0, [sp, #104]
    5bec:	ldar	x27, [x0]
    5bf0:	ldr	x0, [x19, #208]
    5bf4:	ldr	x2, [x19, #200]
    5bf8:	add	x2, x0, x2, lsl #4
    5bfc:	cmp	x0, x2
    5c00:	b.eq	5c2c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x150>  // b.none
    5c04:	ldr	x1, [x0]
    5c08:	ldr	x1, [x1]
    5c0c:	ldr	x4, [x0, #8]
    5c10:	lsr	x3, x1, #3
    5c14:	cmp	x3, x4, lsr #3
    5c18:	ccmp	x25, x1, #0x4, ne  // ne = any
    5c1c:	b.ne	5cac <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x1d0>  // b.any
    5c20:	add	x0, x0, #0x10
    5c24:	cmp	x2, x0
    5c28:	b.ne	5c04 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x128>  // b.any
    5c2c:	stlr	x27, [x28]
    5c30:	b	5bb0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0xd4>
    5c34:	add	x2, x19, #0xc0
    5c38:	ldr	x0, [x2, #16]
    5c3c:	ldr	x1, [sp, #96]
    5c40:	add	x0, x0, x1, lsl #4
    5c44:	ldr	s0, [x24]
    5c48:	dmb	ishld
    5c4c:	ldr	x1, [x2, #8]
    5c50:	ldr	x2, [x2, #16]
    5c54:	add	x1, x2, x1, lsl #4
    5c58:	cmp	x1, x0
    5c5c:	b.eq	5c80 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x1a4>  // b.none
    5c60:	ldr	x2, [x0]
    5c64:	ldr	x3, [x2]
    5c68:	ldr	x2, [x0, #8]
    5c6c:	cmp	x3, x2
    5c70:	b.ne	5c9c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x1c0>  // b.any
    5c74:	add	x0, x0, #0x10
    5c78:	cmp	x1, x0
    5c7c:	b.ne	5c60 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RFEPKf+0x184>  // b.any
    5c80:	ldp	x19, x20, [sp, #16]
    5c84:	ldp	x21, x22, [sp, #32]
    5c88:	ldp	x23, x24, [sp, #48]
    5c8c:	ldp	x25, x26, [sp, #64]
    5c90:	ldp	x27, x28, [sp, #80]
    5c94:	ldp	x29, x30, [sp], #112
    5c98:	ret
    5c9c:	mov	w2, #0x0                   	// #0
    5ca0:	mov	w1, #0x3                   	// #3
    5ca4:	mov	x0, x19
    5ca8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5cac:	mov	w2, #0x0                   	// #0
    5cb0:	mov	w1, #0x3                   	// #3
    5cb4:	mov	x0, x19
    5cb8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000005cbc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWU4EPKj>:
    5cbc:	ldr	w0, [x1]
    5cc0:	ret

0000000000005cc4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaWEEPKe>:
    5cc4:	ldr	q0, [x1]
    5cc8:	ret

0000000000005ccc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt>:
    5ccc:	stp	x29, x30, [sp, #-112]!
    5cd0:	mov	x29, sp
    5cd4:	stp	x19, x20, [sp, #16]
    5cd8:	stp	x21, x22, [sp, #32]
    5cdc:	stp	x23, x24, [sp, #48]
    5ce0:	stp	x25, x26, [sp, #64]
    5ce4:	stp	x27, x28, [sp, #80]
    5ce8:	mov	x24, x1
    5cec:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    5cf0:	ldr	x0, [x0]
    5cf4:	mrs	x1, tpidr_el0
    5cf8:	ldr	x19, [x1, x0]
    5cfc:	ldr	x0, [x19, #200]
    5d00:	str	x0, [sp, #96]
    5d04:	add	x28, x19, #0x208
    5d08:	ldr	x27, [x28]
    5d0c:	lsr	x25, x19, #1
    5d10:	orr	x25, x25, #0x8000000000000000
    5d14:	lsr	x21, x24, #5
    5d18:	mov	w0, #0x3c6f                	// #15471
    5d1c:	movk	w0, #0x1, lsl #16
    5d20:	mul	w21, w21, w0
    5d24:	lsr	w23, w21, #16
    5d28:	add	x20, x24, #0x21
    5d2c:	lsr	x20, x20, #5
    5d30:	mul	w20, w20, w0
    5d34:	lsr	w20, w20, #16
    5d38:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5d3c:	add	x22, x22, #0x0
    5d40:	add	x0, x22, #0x80
    5d44:	str	x0, [sp, #104]
    5d48:	b	5d88 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0xbc>
    5d4c:	ldr	x2, [x19, #208]
    5d50:	ldr	x0, [x19, #200]
    5d54:	add	x3, x0, #0x1
    5d58:	str	x3, [x19, #200]
    5d5c:	lsl	x0, x0, #4
    5d60:	add	x3, x2, x0
    5d64:	ldr	x1, [x22, #256]
    5d68:	add	x23, x1, x23
    5d6c:	str	x23, [x2, x0]
    5d70:	str	x26, [x3, #8]
    5d74:	add	w21, w21, #0x13, lsl #12
    5d78:	add	w21, w21, #0xc6f
    5d7c:	lsr	w23, w21, #16
    5d80:	cmp	w20, w21, lsr #16
    5d84:	b.eq	5e24 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x158>  // b.none
    5d88:	lsl	x23, x23, #3
    5d8c:	ldr	x0, [x22, #256]
    5d90:	add	x0, x0, x23
    5d94:	ldar	x26, [x0]
    5d98:	cmp	x27, x26, lsr #3
    5d9c:	b.cc	5dbc <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0xf0>  // b.lo, b.ul, b.last
    5da0:	ldr	x1, [x19, #200]
    5da4:	ldr	x0, [x19, #192]
    5da8:	cmp	x1, x0
    5dac:	b.ne	5d4c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x80>  // b.any
    5db0:	add	x0, x19, #0xc0
    5db4:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5db8:	b	5d4c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x80>
    5dbc:	tbz	x26, #63, 5dd8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x10c>
    5dc0:	cmp	x25, x26
    5dc4:	b.eq	5d74 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0xa8>  // b.none
    5dc8:	mov	w2, #0x0                   	// #0
    5dcc:	mov	w1, #0x1                   	// #1
    5dd0:	mov	x0, x19
    5dd4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5dd8:	ldr	x0, [sp, #104]
    5ddc:	ldar	x27, [x0]
    5de0:	ldr	x0, [x19, #208]
    5de4:	ldr	x2, [x19, #200]
    5de8:	add	x2, x0, x2, lsl #4
    5dec:	cmp	x0, x2
    5df0:	b.eq	5e1c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x150>  // b.none
    5df4:	ldr	x1, [x0]
    5df8:	ldr	x1, [x1]
    5dfc:	ldr	x4, [x0, #8]
    5e00:	lsr	x3, x1, #3
    5e04:	cmp	x3, x4, lsr #3
    5e08:	ccmp	x25, x1, #0x4, ne  // ne = any
    5e0c:	b.ne	5e9c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x1d0>  // b.any
    5e10:	add	x0, x0, #0x10
    5e14:	cmp	x2, x0
    5e18:	b.ne	5df4 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x128>  // b.any
    5e1c:	stlr	x27, [x28]
    5e20:	b	5da0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0xd4>
    5e24:	add	x3, x19, #0xc0
    5e28:	ldr	x1, [x3, #16]
    5e2c:	ldr	x0, [sp, #96]
    5e30:	add	x1, x1, x0, lsl #4
    5e34:	ldrh	w0, [x24]
    5e38:	dmb	ishld
    5e3c:	ldr	x2, [x3, #8]
    5e40:	ldr	x3, [x3, #16]
    5e44:	add	x2, x3, x2, lsl #4
    5e48:	cmp	x2, x1
    5e4c:	b.eq	5e70 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x1a4>  // b.none
    5e50:	ldr	x3, [x1]
    5e54:	ldr	x4, [x3]
    5e58:	ldr	x3, [x1, #8]
    5e5c:	cmp	x4, x3
    5e60:	b.ne	5e8c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x1c0>  // b.any
    5e64:	add	x1, x1, #0x10
    5e68:	cmp	x2, x1
    5e6c:	b.ne	5e50 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RU2EPKt+0x184>  // b.any
    5e70:	ldp	x19, x20, [sp, #16]
    5e74:	ldp	x21, x22, [sp, #32]
    5e78:	ldp	x23, x24, [sp, #48]
    5e7c:	ldp	x25, x26, [sp, #64]
    5e80:	ldp	x27, x28, [sp, #80]
    5e84:	ldp	x29, x30, [sp], #112
    5e88:	ret
    5e8c:	mov	w2, #0x0                   	// #0
    5e90:	mov	w1, #0x3                   	// #3
    5e94:	mov	x0, x19
    5e98:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    5e9c:	mov	w2, #0x0                   	// #0
    5ea0:	mov	w1, #0x3                   	// #3
    5ea4:	mov	x0, x19
    5ea8:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000005eac <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf>:
    5eac:	stp	x29, x30, [sp, #-112]!
    5eb0:	mov	x29, sp
    5eb4:	stp	x19, x20, [sp, #16]
    5eb8:	stp	x21, x22, [sp, #32]
    5ebc:	stp	x23, x24, [sp, #48]
    5ec0:	stp	x25, x26, [sp, #64]
    5ec4:	stp	x27, x28, [sp, #80]
    5ec8:	mov	x20, x1
    5ecc:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    5ed0:	ldr	x0, [x0]
    5ed4:	mrs	x1, tpidr_el0
    5ed8:	ldr	x19, [x1, x0]
    5edc:	add	x26, x19, #0x208
    5ee0:	ldr	x27, [x26]
    5ee4:	lsr	x24, x19, #1
    5ee8:	orr	x24, x24, #0x8000000000000000
    5eec:	lsr	x22, x20, #5
    5ef0:	mov	w0, #0x3c6f                	// #15471
    5ef4:	movk	w0, #0x1, lsl #16
    5ef8:	mul	w22, w22, w0
    5efc:	lsr	w25, w22, #16
    5f00:	add	x21, x20, #0x27
    5f04:	lsr	x21, x21, #5
    5f08:	mul	w21, w21, w0
    5f0c:	lsr	w21, w21, #16
    5f10:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    5f14:	add	x23, x23, #0x0
    5f18:	add	x0, x23, #0x80
    5f1c:	str	x0, [sp, #96]
    5f20:	mov	w28, #0x3c6f                	// #15471
    5f24:	movk	w28, #0x1, lsl #16
    5f28:	lsl	x25, x25, #3
    5f2c:	ldr	x0, [x23, #256]
    5f30:	add	x0, x0, x25
    5f34:	ldr	x0, [x0]
    5f38:	cmp	x24, x0
    5f3c:	b.eq	5fb0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x104>  // b.none
    5f40:	tbnz	x0, #63, 6020 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x174>
    5f44:	cmp	x27, x0, lsr #3
    5f48:	b.cc	6030 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x184>  // b.lo, b.ul, b.last
    5f4c:	ldr	x1, [x23, #256]
    5f50:	add	x1, x1, x25
    5f54:	ldaxr	x2, [x1]
    5f58:	cmp	x2, x0
    5f5c:	b.ne	5f68 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0xbc>  // b.any
    5f60:	stxr	w3, x24, [x1]
    5f64:	cbnz	w3, 5f54 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0xa8>
    5f68:	str	x2, [sp, #104]
    5f6c:	b.ne	607c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x1d0>  // b.any
    5f70:	dmb	ish
    5f74:	ldr	x1, [x19, #224]
    5f78:	ldr	x0, [x19, #216]
    5f7c:	cmp	x1, x0
    5f80:	b.eq	608c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x1e0>  // b.none
    5f84:	ldr	x2, [x19, #232]
    5f88:	ldr	x0, [x19, #224]
    5f8c:	add	x3, x0, #0x1
    5f90:	str	x3, [x19, #224]
    5f94:	lsl	x0, x0, #4
    5f98:	add	x3, x2, x0
    5f9c:	ldr	x1, [x23, #256]
    5fa0:	add	x25, x1, x25
    5fa4:	str	x25, [x2, x0]
    5fa8:	ldr	x0, [sp, #104]
    5fac:	str	x0, [x3, #8]
    5fb0:	add	w22, w22, w28
    5fb4:	lsr	w25, w22, #16
    5fb8:	cmp	w21, w22, lsr #16
    5fbc:	b.ne	5f28 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x7c>  // b.any
    5fc0:	ldr	x0, [x19, #176]
    5fc4:	add	x0, x0, #0x3
    5fc8:	ldr	x1, [x19, #168]
    5fcc:	cmp	x0, x1
    5fd0:	b.hi	6098 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x1ec>  // b.pmore
    5fd4:	ldr	x0, [x19, #176]
    5fd8:	ldr	x2, [x19, #184]
    5fdc:	add	x1, x2, x0, lsl #3
    5fe0:	add	x3, x0, #0x3
    5fe4:	str	x3, [x19, #176]
    5fe8:	ldr	x3, [x20]
    5fec:	str	x3, [x2, x0, lsl #3]
    5ff0:	mov	x0, #0x8                   	// #8
    5ff4:	str	x0, [x1, #8]
    5ff8:	str	x20, [x1, #16]
    5ffc:	ldr	s0, [x20]
    6000:	ldr	s1, [x20, #4]
    6004:	ldp	x19, x20, [sp, #16]
    6008:	ldp	x21, x22, [sp, #32]
    600c:	ldp	x23, x24, [sp, #48]
    6010:	ldp	x25, x26, [sp, #64]
    6014:	ldp	x27, x28, [sp, #80]
    6018:	ldp	x29, x30, [sp], #112
    601c:	ret
    6020:	mov	w2, #0x0                   	// #0
    6024:	mov	w1, #0x2                   	// #2
    6028:	mov	x0, x19
    602c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    6030:	ldr	x1, [sp, #96]
    6034:	ldar	x27, [x1]
    6038:	ldr	x1, [x19, #208]
    603c:	ldr	x5, [x19, #200]
    6040:	add	x5, x1, x5, lsl #4
    6044:	cmp	x1, x5
    6048:	b.eq	6074 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x1c8>  // b.none
    604c:	ldr	x2, [x1]
    6050:	ldr	x2, [x2]
    6054:	ldr	x4, [x1, #8]
    6058:	lsr	x3, x2, #3
    605c:	cmp	x3, x4, lsr #3
    6060:	ccmp	x24, x2, #0x4, ne  // ne = any
    6064:	b.ne	60a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x1fc>  // b.any
    6068:	add	x1, x1, #0x10
    606c:	cmp	x5, x1
    6070:	b.ne	604c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x1a0>  // b.any
    6074:	stlr	x27, [x26]
    6078:	b	5f4c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0xa0>
    607c:	mov	w2, #0x0                   	// #0
    6080:	mov	w1, #0x2                   	// #2
    6084:	mov	x0, x19
    6088:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    608c:	add	x0, x19, #0xd8
    6090:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6094:	b	5f84 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0xd8>
    6098:	mov	x1, #0x3                   	// #3
    609c:	add	x0, x19, #0xa8
    60a0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    60a4:	b	5fd4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCFEPKCf+0x128>
    60a8:	mov	w2, #0x0                   	// #0
    60ac:	mov	w1, #0x3                   	// #3
    60b0:	mov	x0, x19
    60b4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

00000000000060b8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm>:
    60b8:	stp	x29, x30, [sp, #-112]!
    60bc:	mov	x29, sp
    60c0:	stp	x19, x20, [sp, #16]
    60c4:	stp	x21, x22, [sp, #32]
    60c8:	stp	x23, x24, [sp, #48]
    60cc:	stp	x25, x26, [sp, #64]
    60d0:	stp	x27, x28, [sp, #80]
    60d4:	mov	x24, x1
    60d8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    60dc:	ldr	x0, [x0]
    60e0:	mrs	x1, tpidr_el0
    60e4:	ldr	x19, [x1, x0]
    60e8:	ldr	x0, [x19, #200]
    60ec:	str	x0, [sp, #96]
    60f0:	add	x28, x19, #0x208
    60f4:	ldr	x27, [x28]
    60f8:	lsr	x25, x19, #1
    60fc:	orr	x25, x25, #0x8000000000000000
    6100:	lsr	x21, x24, #5
    6104:	mov	w0, #0x3c6f                	// #15471
    6108:	movk	w0, #0x1, lsl #16
    610c:	mul	w21, w21, w0
    6110:	lsr	w23, w21, #16
    6114:	add	x20, x24, #0x27
    6118:	lsr	x20, x20, #5
    611c:	mul	w20, w20, w0
    6120:	lsr	w20, w20, #16
    6124:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6128:	add	x22, x22, #0x0
    612c:	add	x0, x22, #0x80
    6130:	str	x0, [sp, #104]
    6134:	b	6174 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0xbc>
    6138:	ldr	x2, [x19, #208]
    613c:	ldr	x0, [x19, #200]
    6140:	add	x3, x0, #0x1
    6144:	str	x3, [x19, #200]
    6148:	lsl	x0, x0, #4
    614c:	add	x3, x2, x0
    6150:	ldr	x1, [x22, #256]
    6154:	add	x23, x1, x23
    6158:	str	x23, [x2, x0]
    615c:	str	x26, [x3, #8]
    6160:	add	w21, w21, #0x13, lsl #12
    6164:	add	w21, w21, #0xc6f
    6168:	lsr	w23, w21, #16
    616c:	cmp	w20, w21, lsr #16
    6170:	b.eq	6210 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x158>  // b.none
    6174:	lsl	x23, x23, #3
    6178:	ldr	x0, [x22, #256]
    617c:	add	x0, x0, x23
    6180:	ldar	x26, [x0]
    6184:	cmp	x27, x26, lsr #3
    6188:	b.cc	61a8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0xf0>  // b.lo, b.ul, b.last
    618c:	ldr	x1, [x19, #200]
    6190:	ldr	x0, [x19, #192]
    6194:	cmp	x1, x0
    6198:	b.ne	6138 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x80>  // b.any
    619c:	add	x0, x19, #0xc0
    61a0:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    61a4:	b	6138 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x80>
    61a8:	tbz	x26, #63, 61c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x10c>
    61ac:	cmp	x25, x26
    61b0:	b.eq	6160 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0xa8>  // b.none
    61b4:	mov	w2, #0x0                   	// #0
    61b8:	mov	w1, #0x1                   	// #1
    61bc:	mov	x0, x19
    61c0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    61c4:	ldr	x0, [sp, #104]
    61c8:	ldar	x27, [x0]
    61cc:	ldr	x0, [x19, #208]
    61d0:	ldr	x2, [x19, #200]
    61d4:	add	x2, x0, x2, lsl #4
    61d8:	cmp	x0, x2
    61dc:	b.eq	6208 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x150>  // b.none
    61e0:	ldr	x1, [x0]
    61e4:	ldr	x1, [x1]
    61e8:	ldr	x4, [x0, #8]
    61ec:	lsr	x3, x1, #3
    61f0:	cmp	x3, x4, lsr #3
    61f4:	ccmp	x25, x1, #0x4, ne  // ne = any
    61f8:	b.ne	6288 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x1d0>  // b.any
    61fc:	add	x0, x0, #0x10
    6200:	cmp	x2, x0
    6204:	b.ne	61e0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x128>  // b.any
    6208:	stlr	x27, [x28]
    620c:	b	618c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0xd4>
    6210:	add	x3, x19, #0xc0
    6214:	ldr	x1, [x3, #16]
    6218:	ldr	x0, [sp, #96]
    621c:	add	x1, x1, x0, lsl #4
    6220:	ldr	x0, [x24]
    6224:	dmb	ishld
    6228:	ldr	x2, [x3, #8]
    622c:	ldr	x3, [x3, #16]
    6230:	add	x2, x3, x2, lsl #4
    6234:	cmp	x2, x1
    6238:	b.eq	625c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x1a4>  // b.none
    623c:	ldr	x3, [x1]
    6240:	ldr	x4, [x3]
    6244:	ldr	x3, [x1, #8]
    6248:	cmp	x4, x3
    624c:	b.ne	6278 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x1c0>  // b.any
    6250:	add	x1, x1, #0x10
    6254:	cmp	x2, x1
    6258:	b.ne	623c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRU8EPKm+0x184>  // b.any
    625c:	ldp	x19, x20, [sp, #16]
    6260:	ldp	x21, x22, [sp, #32]
    6264:	ldp	x23, x24, [sp, #48]
    6268:	ldp	x25, x26, [sp, #64]
    626c:	ldp	x27, x28, [sp, #80]
    6270:	ldp	x29, x30, [sp], #112
    6274:	ret
    6278:	mov	w2, #0x0                   	// #0
    627c:	mov	w1, #0x3                   	// #3
    6280:	mov	x0, x19
    6284:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    6288:	mov	w2, #0x0                   	// #0
    628c:	mov	w1, #0x3                   	// #3
    6290:	mov	x0, x19
    6294:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000006298 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf>:
    6298:	stp	x29, x30, [sp, #-112]!
    629c:	mov	x29, sp
    62a0:	stp	x19, x20, [sp, #16]
    62a4:	stp	x21, x22, [sp, #32]
    62a8:	stp	x23, x24, [sp, #48]
    62ac:	stp	x25, x26, [sp, #64]
    62b0:	stp	x27, x28, [sp, #80]
    62b4:	mov	x22, x1
    62b8:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    62bc:	ldr	x0, [x0]
    62c0:	mrs	x1, tpidr_el0
    62c4:	ldr	x19, [x1, x0]
    62c8:	ldr	x0, [x19, #200]
    62cc:	str	x0, [sp, #96]
    62d0:	add	x28, x19, #0x208
    62d4:	ldr	x27, [x28]
    62d8:	lsr	x25, x19, #1
    62dc:	orr	x25, x25, #0x8000000000000000
    62e0:	lsr	x21, x22, #5
    62e4:	mov	w0, #0x3c6f                	// #15471
    62e8:	movk	w0, #0x1, lsl #16
    62ec:	mul	w21, w21, w0
    62f0:	lsr	w24, w21, #16
    62f4:	add	x20, x22, #0x27
    62f8:	lsr	x20, x20, #5
    62fc:	mul	w20, w20, w0
    6300:	lsr	w20, w20, #16
    6304:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6308:	add	x23, x23, #0x0
    630c:	add	x0, x23, #0x80
    6310:	str	x0, [sp, #104]
    6314:	b	6354 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0xbc>
    6318:	ldr	x2, [x19, #208]
    631c:	ldr	x0, [x19, #200]
    6320:	add	x3, x0, #0x1
    6324:	str	x3, [x19, #200]
    6328:	lsl	x0, x0, #4
    632c:	add	x3, x2, x0
    6330:	ldr	x1, [x23, #256]
    6334:	add	x24, x1, x24
    6338:	str	x24, [x2, x0]
    633c:	str	x26, [x3, #8]
    6340:	add	w21, w21, #0x13, lsl #12
    6344:	add	w21, w21, #0xc6f
    6348:	lsr	w24, w21, #16
    634c:	cmp	w20, w21, lsr #16
    6350:	b.eq	63f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x158>  // b.none
    6354:	lsl	x24, x24, #3
    6358:	ldr	x0, [x23, #256]
    635c:	add	x0, x0, x24
    6360:	ldar	x26, [x0]
    6364:	cmp	x27, x26, lsr #3
    6368:	b.cc	6388 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0xf0>  // b.lo, b.ul, b.last
    636c:	ldr	x1, [x19, #200]
    6370:	ldr	x0, [x19, #192]
    6374:	cmp	x1, x0
    6378:	b.ne	6318 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x80>  // b.any
    637c:	add	x0, x19, #0xc0
    6380:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6384:	b	6318 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x80>
    6388:	tbz	x26, #63, 63a4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x10c>
    638c:	cmp	x25, x26
    6390:	b.eq	6340 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0xa8>  // b.none
    6394:	mov	w2, #0x0                   	// #0
    6398:	mov	w1, #0x1                   	// #1
    639c:	mov	x0, x19
    63a0:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    63a4:	ldr	x0, [sp, #104]
    63a8:	ldar	x27, [x0]
    63ac:	ldr	x0, [x19, #208]
    63b0:	ldr	x2, [x19, #200]
    63b4:	add	x2, x0, x2, lsl #4
    63b8:	cmp	x0, x2
    63bc:	b.eq	63e8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x150>  // b.none
    63c0:	ldr	x1, [x0]
    63c4:	ldr	x1, [x1]
    63c8:	ldr	x4, [x0, #8]
    63cc:	lsr	x3, x1, #3
    63d0:	cmp	x3, x4, lsr #3
    63d4:	ccmp	x25, x1, #0x4, ne  // ne = any
    63d8:	b.ne	646c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x1d4>  // b.any
    63dc:	add	x0, x0, #0x10
    63e0:	cmp	x2, x0
    63e4:	b.ne	63c0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x128>  // b.any
    63e8:	stlr	x27, [x28]
    63ec:	b	636c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0xd4>
    63f0:	add	x2, x19, #0xc0
    63f4:	ldr	x0, [x2, #16]
    63f8:	ldr	x1, [sp, #96]
    63fc:	add	x0, x0, x1, lsl #4
    6400:	ldr	s0, [x22]
    6404:	ldr	s1, [x22, #4]
    6408:	dmb	ishld
    640c:	ldr	x1, [x2, #8]
    6410:	ldr	x2, [x2, #16]
    6414:	add	x1, x2, x1, lsl #4
    6418:	cmp	x1, x0
    641c:	b.eq	6440 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x1a8>  // b.none
    6420:	ldr	x2, [x0]
    6424:	ldr	x3, [x2]
    6428:	ldr	x2, [x0, #8]
    642c:	cmp	x3, x2
    6430:	b.ne	645c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x1c4>  // b.any
    6434:	add	x0, x0, #0x10
    6438:	cmp	x1, x0
    643c:	b.ne	6420 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCFEPKCf+0x188>  // b.any
    6440:	ldp	x19, x20, [sp, #16]
    6444:	ldp	x21, x22, [sp, #32]
    6448:	ldp	x23, x24, [sp, #48]
    644c:	ldp	x25, x26, [sp, #64]
    6450:	ldp	x27, x28, [sp, #80]
    6454:	ldp	x29, x30, [sp], #112
    6458:	ret
    645c:	mov	w2, #0x0                   	// #0
    6460:	mov	w1, #0x3                   	// #3
    6464:	mov	x0, x19
    6468:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    646c:	mov	w2, #0x0                   	// #0
    6470:	mov	w1, #0x3                   	// #3
    6474:	mov	x0, x19
    6478:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

000000000000647c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaWDEPKd>:
    647c:	ldr	d0, [x1]
    6480:	ret

0000000000006484 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd>:
    6484:	stp	x29, x30, [sp, #-112]!
    6488:	mov	x29, sp
    648c:	stp	x19, x20, [sp, #16]
    6490:	stp	x21, x22, [sp, #32]
    6494:	stp	x23, x24, [sp, #48]
    6498:	stp	x25, x26, [sp, #64]
    649c:	stp	x27, x28, [sp, #80]
    64a0:	mov	x20, x1
    64a4:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    64a8:	ldr	x0, [x0]
    64ac:	mrs	x1, tpidr_el0
    64b0:	ldr	x19, [x1, x0]
    64b4:	add	x26, x19, #0x208
    64b8:	ldr	x27, [x26]
    64bc:	lsr	x24, x19, #1
    64c0:	orr	x24, x24, #0x8000000000000000
    64c4:	lsr	x22, x20, #5
    64c8:	mov	w0, #0x3c6f                	// #15471
    64cc:	movk	w0, #0x1, lsl #16
    64d0:	mul	w22, w22, w0
    64d4:	lsr	w25, w22, #16
    64d8:	add	x21, x20, #0x27
    64dc:	lsr	x21, x21, #5
    64e0:	mul	w21, w21, w0
    64e4:	lsr	w21, w21, #16
    64e8:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    64ec:	add	x23, x23, #0x0
    64f0:	add	x0, x23, #0x80
    64f4:	str	x0, [sp, #96]
    64f8:	mov	w28, #0x3c6f                	// #15471
    64fc:	movk	w28, #0x1, lsl #16
    6500:	lsl	x25, x25, #3
    6504:	ldr	x0, [x23, #256]
    6508:	add	x0, x0, x25
    650c:	ldr	x0, [x0]
    6510:	cmp	x24, x0
    6514:	b.eq	6588 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x104>  // b.none
    6518:	tbnz	x0, #63, 65f4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x170>
    651c:	cmp	x27, x0, lsr #3
    6520:	b.cc	6604 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x180>  // b.lo, b.ul, b.last
    6524:	ldr	x1, [x23, #256]
    6528:	add	x1, x1, x25
    652c:	ldaxr	x2, [x1]
    6530:	cmp	x2, x0
    6534:	b.ne	6540 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0xbc>  // b.any
    6538:	stxr	w3, x24, [x1]
    653c:	cbnz	w3, 652c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0xa8>
    6540:	str	x2, [sp, #104]
    6544:	b.ne	6650 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x1cc>  // b.any
    6548:	dmb	ish
    654c:	ldr	x1, [x19, #224]
    6550:	ldr	x0, [x19, #216]
    6554:	cmp	x1, x0
    6558:	b.eq	6660 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x1dc>  // b.none
    655c:	ldr	x2, [x19, #232]
    6560:	ldr	x0, [x19, #224]
    6564:	add	x3, x0, #0x1
    6568:	str	x3, [x19, #224]
    656c:	lsl	x0, x0, #4
    6570:	add	x3, x2, x0
    6574:	ldr	x1, [x23, #256]
    6578:	add	x25, x1, x25
    657c:	str	x25, [x2, x0]
    6580:	ldr	x0, [sp, #104]
    6584:	str	x0, [x3, #8]
    6588:	add	w22, w22, w28
    658c:	lsr	w25, w22, #16
    6590:	cmp	w21, w22, lsr #16
    6594:	b.ne	6500 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x7c>  // b.any
    6598:	ldr	x0, [x19, #176]
    659c:	add	x0, x0, #0x3
    65a0:	ldr	x1, [x19, #168]
    65a4:	cmp	x0, x1
    65a8:	b.hi	666c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x1e8>  // b.pmore
    65ac:	ldr	x0, [x19, #176]
    65b0:	ldr	x2, [x19, #184]
    65b4:	add	x1, x2, x0, lsl #3
    65b8:	add	x3, x0, #0x3
    65bc:	str	x3, [x19, #176]
    65c0:	ldr	x3, [x20]
    65c4:	str	x3, [x2, x0, lsl #3]
    65c8:	mov	x0, #0x8                   	// #8
    65cc:	str	x0, [x1, #8]
    65d0:	str	x20, [x1, #16]
    65d4:	ldr	d0, [x20]
    65d8:	ldp	x19, x20, [sp, #16]
    65dc:	ldp	x21, x22, [sp, #32]
    65e0:	ldp	x23, x24, [sp, #48]
    65e4:	ldp	x25, x26, [sp, #64]
    65e8:	ldp	x27, x28, [sp, #80]
    65ec:	ldp	x29, x30, [sp], #112
    65f0:	ret
    65f4:	mov	w2, #0x0                   	// #0
    65f8:	mov	w1, #0x2                   	// #2
    65fc:	mov	x0, x19
    6600:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    6604:	ldr	x1, [sp, #96]
    6608:	ldar	x27, [x1]
    660c:	ldr	x1, [x19, #208]
    6610:	ldr	x5, [x19, #200]
    6614:	add	x5, x1, x5, lsl #4
    6618:	cmp	x1, x5
    661c:	b.eq	6648 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x1c4>  // b.none
    6620:	ldr	x2, [x1]
    6624:	ldr	x2, [x2]
    6628:	ldr	x4, [x1, #8]
    662c:	lsr	x3, x2, #3
    6630:	cmp	x3, x4, lsr #3
    6634:	ccmp	x24, x2, #0x4, ne  // ne = any
    6638:	b.ne	667c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x1f8>  // b.any
    663c:	add	x1, x1, #0x10
    6640:	cmp	x5, x1
    6644:	b.ne	6620 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x19c>  // b.any
    6648:	stlr	x27, [x26]
    664c:	b	6524 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0xa0>
    6650:	mov	w2, #0x0                   	// #0
    6654:	mov	w1, #0x2                   	// #2
    6658:	mov	x0, x19
    665c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    6660:	add	x0, x19, #0xd8
    6664:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6668:	b	655c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0xd8>
    666c:	mov	x1, #0x3                   	// #3
    6670:	add	x0, x19, #0xa8
    6674:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6678:	b	65ac <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RfWDEPKd+0x128>
    667c:	mov	w2, #0x0                   	// #0
    6680:	mov	w1, #0x3                   	// #3
    6684:	mov	x0, x19
    6688:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

000000000000668c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd>:
    668c:	stp	x29, x30, [sp, #-112]!
    6690:	mov	x29, sp
    6694:	stp	x19, x20, [sp, #16]
    6698:	stp	x21, x22, [sp, #32]
    669c:	stp	x23, x24, [sp, #48]
    66a0:	stp	x25, x26, [sp, #64]
    66a4:	stp	x27, x28, [sp, #80]
    66a8:	mov	x24, x1
    66ac:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    66b0:	ldr	x0, [x0]
    66b4:	mrs	x1, tpidr_el0
    66b8:	ldr	x19, [x1, x0]
    66bc:	ldr	x0, [x19, #200]
    66c0:	str	x0, [sp, #96]
    66c4:	add	x28, x19, #0x208
    66c8:	ldr	x27, [x28]
    66cc:	lsr	x25, x19, #1
    66d0:	orr	x25, x25, #0x8000000000000000
    66d4:	lsr	x21, x24, #5
    66d8:	mov	w0, #0x3c6f                	// #15471
    66dc:	movk	w0, #0x1, lsl #16
    66e0:	mul	w21, w21, w0
    66e4:	lsr	w23, w21, #16
    66e8:	add	x20, x24, #0x27
    66ec:	lsr	x20, x20, #5
    66f0:	mul	w20, w20, w0
    66f4:	lsr	w20, w20, #16
    66f8:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    66fc:	add	x22, x22, #0x0
    6700:	add	x0, x22, #0x80
    6704:	str	x0, [sp, #104]
    6708:	b	6748 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0xbc>
    670c:	ldr	x2, [x19, #208]
    6710:	ldr	x0, [x19, #200]
    6714:	add	x3, x0, #0x1
    6718:	str	x3, [x19, #200]
    671c:	lsl	x0, x0, #4
    6720:	add	x3, x2, x0
    6724:	ldr	x1, [x22, #256]
    6728:	add	x23, x1, x23
    672c:	str	x23, [x2, x0]
    6730:	str	x26, [x3, #8]
    6734:	add	w21, w21, #0x13, lsl #12
    6738:	add	w21, w21, #0xc6f
    673c:	lsr	w23, w21, #16
    6740:	cmp	w20, w21, lsr #16
    6744:	b.eq	67e4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x158>  // b.none
    6748:	lsl	x23, x23, #3
    674c:	ldr	x0, [x22, #256]
    6750:	add	x0, x0, x23
    6754:	ldar	x26, [x0]
    6758:	cmp	x27, x26, lsr #3
    675c:	b.cc	677c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0xf0>  // b.lo, b.ul, b.last
    6760:	ldr	x1, [x19, #200]
    6764:	ldr	x0, [x19, #192]
    6768:	cmp	x1, x0
    676c:	b.ne	670c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x80>  // b.any
    6770:	add	x0, x19, #0xc0
    6774:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6778:	b	670c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x80>
    677c:	tbz	x26, #63, 6798 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x10c>
    6780:	cmp	x25, x26
    6784:	b.eq	6734 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0xa8>  // b.none
    6788:	mov	w2, #0x0                   	// #0
    678c:	mov	w1, #0x1                   	// #1
    6790:	mov	x0, x19
    6794:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    6798:	ldr	x0, [sp, #104]
    679c:	ldar	x27, [x0]
    67a0:	ldr	x0, [x19, #208]
    67a4:	ldr	x2, [x19, #200]
    67a8:	add	x2, x0, x2, lsl #4
    67ac:	cmp	x0, x2
    67b0:	b.eq	67dc <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x150>  // b.none
    67b4:	ldr	x1, [x0]
    67b8:	ldr	x1, [x1]
    67bc:	ldr	x4, [x0, #8]
    67c0:	lsr	x3, x1, #3
    67c4:	cmp	x3, x4, lsr #3
    67c8:	ccmp	x25, x1, #0x4, ne  // ne = any
    67cc:	b.ne	685c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x1d0>  // b.any
    67d0:	add	x0, x0, #0x10
    67d4:	cmp	x2, x0
    67d8:	b.ne	67b4 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x128>  // b.any
    67dc:	stlr	x27, [x28]
    67e0:	b	6760 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0xd4>
    67e4:	add	x2, x19, #0xc0
    67e8:	ldr	x0, [x2, #16]
    67ec:	ldr	x1, [sp, #96]
    67f0:	add	x0, x0, x1, lsl #4
    67f4:	ldr	d0, [x24]
    67f8:	dmb	ishld
    67fc:	ldr	x1, [x2, #8]
    6800:	ldr	x2, [x2, #16]
    6804:	add	x1, x2, x1, lsl #4
    6808:	cmp	x1, x0
    680c:	b.eq	6830 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x1a4>  // b.none
    6810:	ldr	x2, [x0]
    6814:	ldr	x3, [x2]
    6818:	ldr	x2, [x0, #8]
    681c:	cmp	x3, x2
    6820:	b.ne	684c <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x1c0>  // b.any
    6824:	add	x0, x0, #0x10
    6828:	cmp	x1, x0
    682c:	b.ne	6810 <_ZN12_GLOBAL__N_114ml_wt_dispatch8ITM_RaRDEPKd+0x184>  // b.any
    6830:	ldp	x19, x20, [sp, #16]
    6834:	ldp	x21, x22, [sp, #32]
    6838:	ldp	x23, x24, [sp, #48]
    683c:	ldp	x25, x26, [sp, #64]
    6840:	ldp	x27, x28, [sp, #80]
    6844:	ldp	x29, x30, [sp], #112
    6848:	ret
    684c:	mov	w2, #0x0                   	// #0
    6850:	mov	w1, #0x3                   	// #3
    6854:	mov	x0, x19
    6858:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    685c:	mov	w2, #0x0                   	// #0
    6860:	mov	w1, #0x3                   	// #3
    6864:	mov	x0, x19
    6868:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

000000000000686c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd>:
    686c:	stp	x29, x30, [sp, #-112]!
    6870:	mov	x29, sp
    6874:	stp	x19, x20, [sp, #16]
    6878:	stp	x21, x22, [sp, #32]
    687c:	stp	x23, x24, [sp, #48]
    6880:	stp	x25, x26, [sp, #64]
    6884:	stp	x27, x28, [sp, #80]
    6888:	mov	x24, x1
    688c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    6890:	ldr	x0, [x0]
    6894:	mrs	x1, tpidr_el0
    6898:	ldr	x19, [x1, x0]
    689c:	ldr	x0, [x19, #200]
    68a0:	str	x0, [sp, #96]
    68a4:	add	x28, x19, #0x208
    68a8:	ldr	x27, [x28]
    68ac:	lsr	x25, x19, #1
    68b0:	orr	x25, x25, #0x8000000000000000
    68b4:	lsr	x21, x24, #5
    68b8:	mov	w0, #0x3c6f                	// #15471
    68bc:	movk	w0, #0x1, lsl #16
    68c0:	mul	w21, w21, w0
    68c4:	lsr	w23, w21, #16
    68c8:	add	x20, x24, #0x27
    68cc:	lsr	x20, x20, #5
    68d0:	mul	w20, w20, w0
    68d4:	lsr	w20, w20, #16
    68d8:	adrp	x22, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    68dc:	add	x22, x22, #0x0
    68e0:	add	x0, x22, #0x80
    68e4:	str	x0, [sp, #104]
    68e8:	b	6928 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0xbc>
    68ec:	ldr	x2, [x19, #208]
    68f0:	ldr	x0, [x19, #200]
    68f4:	add	x3, x0, #0x1
    68f8:	str	x3, [x19, #200]
    68fc:	lsl	x0, x0, #4
    6900:	add	x3, x2, x0
    6904:	ldr	x1, [x22, #256]
    6908:	add	x23, x1, x23
    690c:	str	x23, [x2, x0]
    6910:	str	x26, [x3, #8]
    6914:	add	w21, w21, #0x13, lsl #12
    6918:	add	w21, w21, #0xc6f
    691c:	lsr	w23, w21, #16
    6920:	cmp	w20, w21, lsr #16
    6924:	b.eq	69c4 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x158>  // b.none
    6928:	lsl	x23, x23, #3
    692c:	ldr	x0, [x22, #256]
    6930:	add	x0, x0, x23
    6934:	ldar	x26, [x0]
    6938:	cmp	x27, x26, lsr #3
    693c:	b.cc	695c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0xf0>  // b.lo, b.ul, b.last
    6940:	ldr	x1, [x19, #200]
    6944:	ldr	x0, [x19, #192]
    6948:	cmp	x1, x0
    694c:	b.ne	68ec <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x80>  // b.any
    6950:	add	x0, x19, #0xc0
    6954:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6958:	b	68ec <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x80>
    695c:	tbz	x26, #63, 6978 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x10c>
    6960:	cmp	x25, x26
    6964:	b.eq	6914 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0xa8>  // b.none
    6968:	mov	w2, #0x0                   	// #0
    696c:	mov	w1, #0x1                   	// #1
    6970:	mov	x0, x19
    6974:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    6978:	ldr	x0, [sp, #104]
    697c:	ldar	x27, [x0]
    6980:	ldr	x0, [x19, #208]
    6984:	ldr	x2, [x19, #200]
    6988:	add	x2, x0, x2, lsl #4
    698c:	cmp	x0, x2
    6990:	b.eq	69bc <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x150>  // b.none
    6994:	ldr	x1, [x0]
    6998:	ldr	x1, [x1]
    699c:	ldr	x4, [x0, #8]
    69a0:	lsr	x3, x1, #3
    69a4:	cmp	x3, x4, lsr #3
    69a8:	ccmp	x25, x1, #0x4, ne  // ne = any
    69ac:	b.ne	6a3c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x1d0>  // b.any
    69b0:	add	x0, x0, #0x10
    69b4:	cmp	x2, x0
    69b8:	b.ne	6994 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x128>  // b.any
    69bc:	stlr	x27, [x28]
    69c0:	b	6940 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0xd4>
    69c4:	add	x2, x19, #0xc0
    69c8:	ldr	x0, [x2, #16]
    69cc:	ldr	x1, [sp, #96]
    69d0:	add	x0, x0, x1, lsl #4
    69d4:	ldr	d0, [x24]
    69d8:	dmb	ishld
    69dc:	ldr	x1, [x2, #8]
    69e0:	ldr	x2, [x2, #16]
    69e4:	add	x1, x2, x1, lsl #4
    69e8:	cmp	x1, x0
    69ec:	b.eq	6a10 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x1a4>  // b.none
    69f0:	ldr	x2, [x0]
    69f4:	ldr	x3, [x2]
    69f8:	ldr	x2, [x0, #8]
    69fc:	cmp	x3, x2
    6a00:	b.ne	6a2c <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x1c0>  // b.any
    6a04:	add	x0, x0, #0x10
    6a08:	cmp	x1, x0
    6a0c:	b.ne	69f0 <_ZN12_GLOBAL__N_114ml_wt_dispatch6ITM_RDEPKd+0x184>  // b.any
    6a10:	ldp	x19, x20, [sp, #16]
    6a14:	ldp	x21, x22, [sp, #32]
    6a18:	ldp	x23, x24, [sp, #48]
    6a1c:	ldp	x25, x26, [sp, #64]
    6a20:	ldp	x27, x28, [sp, #80]
    6a24:	ldp	x29, x30, [sp], #112
    6a28:	ret
    6a2c:	mov	w2, #0x0                   	// #0
    6a30:	mov	w1, #0x3                   	// #3
    6a34:	mov	x0, x19
    6a38:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    6a3c:	mov	w2, #0x0                   	// #0
    6a40:	mov	w1, #0x3                   	// #3
    6a44:	mov	x0, x19
    6a48:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000006a4c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWCDEPKCd>:
    6a4c:	ldr	d0, [x1]
    6a50:	ldr	d1, [x1, #8]
    6a54:	ret

0000000000006a58 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe>:
    6a58:	stp	x29, x30, [sp, #-112]!
    6a5c:	mov	x29, sp
    6a60:	stp	x19, x20, [sp, #16]
    6a64:	stp	x21, x22, [sp, #32]
    6a68:	stp	x23, x24, [sp, #48]
    6a6c:	stp	x25, x26, [sp, #64]
    6a70:	stp	x27, x28, [sp, #80]
    6a74:	mov	x22, x1
    6a78:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    6a7c:	ldr	x0, [x0]
    6a80:	mrs	x1, tpidr_el0
    6a84:	ldr	x19, [x1, x0]
    6a88:	ldr	x0, [x19, #200]
    6a8c:	str	x0, [sp, #96]
    6a90:	add	x28, x19, #0x208
    6a94:	ldr	x27, [x28]
    6a98:	lsr	x25, x19, #1
    6a9c:	orr	x25, x25, #0x8000000000000000
    6aa0:	lsr	x21, x22, #5
    6aa4:	mov	w0, #0x3c6f                	// #15471
    6aa8:	movk	w0, #0x1, lsl #16
    6aac:	mul	w21, w21, w0
    6ab0:	lsr	w24, w21, #16
    6ab4:	add	x20, x22, #0x3f
    6ab8:	lsr	x20, x20, #5
    6abc:	mul	w20, w20, w0
    6ac0:	lsr	w20, w20, #16
    6ac4:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6ac8:	add	x23, x23, #0x0
    6acc:	add	x0, x23, #0x80
    6ad0:	str	x0, [sp, #104]
    6ad4:	b	6b14 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0xbc>
    6ad8:	ldr	x2, [x19, #208]
    6adc:	ldr	x0, [x19, #200]
    6ae0:	add	x3, x0, #0x1
    6ae4:	str	x3, [x19, #200]
    6ae8:	lsl	x0, x0, #4
    6aec:	add	x3, x2, x0
    6af0:	ldr	x1, [x23, #256]
    6af4:	add	x24, x1, x24
    6af8:	str	x24, [x2, x0]
    6afc:	str	x26, [x3, #8]
    6b00:	add	w21, w21, #0x13, lsl #12
    6b04:	add	w21, w21, #0xc6f
    6b08:	lsr	w24, w21, #16
    6b0c:	cmp	w20, w21, lsr #16
    6b10:	b.eq	6bb0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x158>  // b.none
    6b14:	lsl	x24, x24, #3
    6b18:	ldr	x0, [x23, #256]
    6b1c:	add	x0, x0, x24
    6b20:	ldar	x26, [x0]
    6b24:	cmp	x27, x26, lsr #3
    6b28:	b.cc	6b48 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0xf0>  // b.lo, b.ul, b.last
    6b2c:	ldr	x1, [x19, #200]
    6b30:	ldr	x0, [x19, #192]
    6b34:	cmp	x1, x0
    6b38:	b.ne	6ad8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x80>  // b.any
    6b3c:	add	x0, x19, #0xc0
    6b40:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6b44:	b	6ad8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x80>
    6b48:	tbz	x26, #63, 6b64 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x10c>
    6b4c:	cmp	x25, x26
    6b50:	b.eq	6b00 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0xa8>  // b.none
    6b54:	mov	w2, #0x0                   	// #0
    6b58:	mov	w1, #0x1                   	// #1
    6b5c:	mov	x0, x19
    6b60:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    6b64:	ldr	x0, [sp, #104]
    6b68:	ldar	x27, [x0]
    6b6c:	ldr	x0, [x19, #208]
    6b70:	ldr	x2, [x19, #200]
    6b74:	add	x2, x0, x2, lsl #4
    6b78:	cmp	x0, x2
    6b7c:	b.eq	6ba8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x150>  // b.none
    6b80:	ldr	x1, [x0]
    6b84:	ldr	x1, [x1]
    6b88:	ldr	x4, [x0, #8]
    6b8c:	lsr	x3, x1, #3
    6b90:	cmp	x3, x4, lsr #3
    6b94:	ccmp	x25, x1, #0x4, ne  // ne = any
    6b98:	b.ne	6c2c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x1d4>  // b.any
    6b9c:	add	x0, x0, #0x10
    6ba0:	cmp	x2, x0
    6ba4:	b.ne	6b80 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x128>  // b.any
    6ba8:	stlr	x27, [x28]
    6bac:	b	6b2c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0xd4>
    6bb0:	add	x2, x19, #0xc0
    6bb4:	ldr	x0, [x2, #16]
    6bb8:	ldr	x1, [sp, #96]
    6bbc:	add	x0, x0, x1, lsl #4
    6bc0:	ldr	q0, [x22]
    6bc4:	ldr	q1, [x22, #16]
    6bc8:	dmb	ishld
    6bcc:	ldr	x1, [x2, #8]
    6bd0:	ldr	x2, [x2, #16]
    6bd4:	add	x1, x2, x1, lsl #4
    6bd8:	cmp	x1, x0
    6bdc:	b.eq	6c00 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x1a8>  // b.none
    6be0:	ldr	x2, [x0]
    6be4:	ldr	x3, [x2]
    6be8:	ldr	x2, [x0, #8]
    6bec:	cmp	x3, x2
    6bf0:	b.ne	6c1c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x1c4>  // b.any
    6bf4:	add	x0, x0, #0x10
    6bf8:	cmp	x1, x0
    6bfc:	b.ne	6be0 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaRCEEPKCe+0x188>  // b.any
    6c00:	ldp	x19, x20, [sp, #16]
    6c04:	ldp	x21, x22, [sp, #32]
    6c08:	ldp	x23, x24, [sp, #48]
    6c0c:	ldp	x25, x26, [sp, #64]
    6c10:	ldp	x27, x28, [sp, #80]
    6c14:	ldp	x29, x30, [sp], #112
    6c18:	ret
    6c1c:	mov	w2, #0x0                   	// #0
    6c20:	mov	w1, #0x3                   	// #3
    6c24:	mov	x0, x19
    6c28:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    6c2c:	mov	w2, #0x0                   	// #0
    6c30:	mov	w1, #0x3                   	// #3
    6c34:	mov	x0, x19
    6c38:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000006c3c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe>:
    6c3c:	stp	x29, x30, [sp, #-112]!
    6c40:	mov	x29, sp
    6c44:	stp	x19, x20, [sp, #16]
    6c48:	stp	x21, x22, [sp, #32]
    6c4c:	stp	x23, x24, [sp, #48]
    6c50:	stp	x25, x26, [sp, #64]
    6c54:	stp	x27, x28, [sp, #80]
    6c58:	mov	x19, x1
    6c5c:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    6c60:	ldr	x0, [x0]
    6c64:	mrs	x1, tpidr_el0
    6c68:	ldr	x20, [x1, x0]
    6c6c:	add	x26, x20, #0x208
    6c70:	ldr	x27, [x26]
    6c74:	lsr	x24, x20, #1
    6c78:	orr	x24, x24, #0x8000000000000000
    6c7c:	lsr	x22, x19, #5
    6c80:	mov	w0, #0x3c6f                	// #15471
    6c84:	movk	w0, #0x1, lsl #16
    6c88:	mul	w22, w22, w0
    6c8c:	lsr	w25, w22, #16
    6c90:	add	x21, x19, #0x3f
    6c94:	lsr	x21, x21, #5
    6c98:	mul	w21, w21, w0
    6c9c:	lsr	w21, w21, #16
    6ca0:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6ca4:	add	x23, x23, #0x0
    6ca8:	add	x0, x23, #0x80
    6cac:	str	x0, [sp, #96]
    6cb0:	mov	w28, #0x3c6f                	// #15471
    6cb4:	movk	w28, #0x1, lsl #16
    6cb8:	lsl	x25, x25, #3
    6cbc:	ldr	x0, [x23, #256]
    6cc0:	add	x0, x0, x25
    6cc4:	ldr	x0, [x0]
    6cc8:	cmp	x24, x0
    6ccc:	b.eq	6d40 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x104>  // b.none
    6cd0:	tbnz	x0, #63, 6db8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x17c>
    6cd4:	cmp	x27, x0, lsr #3
    6cd8:	b.cc	6dc8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x18c>  // b.lo, b.ul, b.last
    6cdc:	ldr	x1, [x23, #256]
    6ce0:	add	x1, x1, x25
    6ce4:	ldaxr	x2, [x1]
    6ce8:	cmp	x2, x0
    6cec:	b.ne	6cf8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0xbc>  // b.any
    6cf0:	stxr	w3, x24, [x1]
    6cf4:	cbnz	w3, 6ce4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0xa8>
    6cf8:	str	x2, [sp, #104]
    6cfc:	b.ne	6e14 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x1d8>  // b.any
    6d00:	dmb	ish
    6d04:	ldr	x1, [x20, #224]
    6d08:	ldr	x0, [x20, #216]
    6d0c:	cmp	x1, x0
    6d10:	b.eq	6e24 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x1e8>  // b.none
    6d14:	ldr	x2, [x20, #232]
    6d18:	ldr	x0, [x20, #224]
    6d1c:	add	x3, x0, #0x1
    6d20:	str	x3, [x20, #224]
    6d24:	lsl	x0, x0, #4
    6d28:	add	x3, x2, x0
    6d2c:	ldr	x1, [x23, #256]
    6d30:	add	x25, x1, x25
    6d34:	str	x25, [x2, x0]
    6d38:	ldr	x0, [sp, #104]
    6d3c:	str	x0, [x3, #8]
    6d40:	add	w22, w22, w28
    6d44:	lsr	w25, w22, #16
    6d48:	cmp	w21, w22, lsr #16
    6d4c:	b.ne	6cb8 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x7c>  // b.any
    6d50:	ldr	x0, [x20, #176]
    6d54:	add	x0, x0, #0x6
    6d58:	ldr	x1, [x20, #168]
    6d5c:	cmp	x0, x1
    6d60:	b.hi	6e30 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x1f4>  // b.pmore
    6d64:	ldr	x1, [x20, #176]
    6d68:	ldr	x0, [x20, #184]
    6d6c:	add	x0, x0, x1, lsl #3
    6d70:	add	x1, x1, #0x6
    6d74:	str	x1, [x20, #176]
    6d78:	ldp	x2, x3, [x19]
    6d7c:	stp	x2, x3, [x0]
    6d80:	ldp	x2, x3, [x19, #16]
    6d84:	stp	x2, x3, [x0, #16]
    6d88:	mov	x1, #0x20                  	// #32
    6d8c:	str	x1, [x0, #32]
    6d90:	str	x19, [x0, #40]
    6d94:	ldr	q0, [x19]
    6d98:	ldr	q1, [x19, #16]
    6d9c:	ldp	x19, x20, [sp, #16]
    6da0:	ldp	x21, x22, [sp, #32]
    6da4:	ldp	x23, x24, [sp, #48]
    6da8:	ldp	x25, x26, [sp, #64]
    6dac:	ldp	x27, x28, [sp, #80]
    6db0:	ldp	x29, x30, [sp], #112
    6db4:	ret
    6db8:	mov	w2, #0x0                   	// #0
    6dbc:	mov	w1, #0x2                   	// #2
    6dc0:	mov	x0, x20
    6dc4:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    6dc8:	ldr	x1, [sp, #96]
    6dcc:	ldar	x27, [x1]
    6dd0:	ldr	x1, [x20, #208]
    6dd4:	ldr	x5, [x20, #200]
    6dd8:	add	x5, x1, x5, lsl #4
    6ddc:	cmp	x1, x5
    6de0:	b.eq	6e0c <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x1d0>  // b.none
    6de4:	ldr	x2, [x1]
    6de8:	ldr	x2, [x2]
    6dec:	ldr	x4, [x1, #8]
    6df0:	lsr	x3, x2, #3
    6df4:	cmp	x3, x4, lsr #3
    6df8:	ccmp	x24, x2, #0x4, ne  // ne = any
    6dfc:	b.ne	6e40 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x204>  // b.any
    6e00:	add	x1, x1, #0x10
    6e04:	cmp	x5, x1
    6e08:	b.ne	6de4 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x1a8>  // b.any
    6e0c:	stlr	x27, [x26]
    6e10:	b	6cdc <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0xa0>
    6e14:	mov	w2, #0x0                   	// #0
    6e18:	mov	w1, #0x2                   	// #2
    6e1c:	mov	x0, x20
    6e20:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    6e24:	add	x0, x20, #0xd8
    6e28:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6e2c:	b	6d14 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0xd8>
    6e30:	mov	x1, #0x6                   	// #6
    6e34:	add	x0, x20, #0xa8
    6e38:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6e3c:	b	6d64 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RfWCEEPKCe+0x128>
    6e40:	mov	w2, #0x0                   	// #0
    6e44:	mov	w1, #0x3                   	// #3
    6e48:	mov	x0, x20
    6e4c:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000006e50 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe>:
    6e50:	stp	x29, x30, [sp, #-112]!
    6e54:	mov	x29, sp
    6e58:	stp	x19, x20, [sp, #16]
    6e5c:	stp	x21, x22, [sp, #32]
    6e60:	stp	x23, x24, [sp, #48]
    6e64:	stp	x25, x26, [sp, #64]
    6e68:	stp	x27, x28, [sp, #80]
    6e6c:	mov	x22, x1
    6e70:	adrp	x0, 0 <_ZN3GTM12_gtm_thr_tlsE>
    6e74:	ldr	x0, [x0]
    6e78:	mrs	x1, tpidr_el0
    6e7c:	ldr	x19, [x1, x0]
    6e80:	ldr	x0, [x19, #200]
    6e84:	str	x0, [sp, #96]
    6e88:	add	x28, x19, #0x208
    6e8c:	ldr	x27, [x28]
    6e90:	lsr	x25, x19, #1
    6e94:	orr	x25, x25, #0x8000000000000000
    6e98:	lsr	x21, x22, #5
    6e9c:	mov	w0, #0x3c6f                	// #15471
    6ea0:	movk	w0, #0x1, lsl #16
    6ea4:	mul	w21, w21, w0
    6ea8:	lsr	w24, w21, #16
    6eac:	add	x20, x22, #0x3f
    6eb0:	lsr	x20, x20, #5
    6eb4:	mul	w20, w20, w0
    6eb8:	lsr	w20, w20, #16
    6ebc:	adrp	x23, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6ec0:	add	x23, x23, #0x0
    6ec4:	add	x0, x23, #0x80
    6ec8:	str	x0, [sp, #104]
    6ecc:	b	6f0c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0xbc>
    6ed0:	ldr	x2, [x19, #208]
    6ed4:	ldr	x0, [x19, #200]
    6ed8:	add	x3, x0, #0x1
    6edc:	str	x3, [x19, #200]
    6ee0:	lsl	x0, x0, #4
    6ee4:	add	x3, x2, x0
    6ee8:	ldr	x1, [x23, #256]
    6eec:	add	x24, x1, x24
    6ef0:	str	x24, [x2, x0]
    6ef4:	str	x26, [x3, #8]
    6ef8:	add	w21, w21, #0x13, lsl #12
    6efc:	add	w21, w21, #0xc6f
    6f00:	lsr	w24, w21, #16
    6f04:	cmp	w20, w21, lsr #16
    6f08:	b.eq	6fa8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x158>  // b.none
    6f0c:	lsl	x24, x24, #3
    6f10:	ldr	x0, [x23, #256]
    6f14:	add	x0, x0, x24
    6f18:	ldar	x26, [x0]
    6f1c:	cmp	x27, x26, lsr #3
    6f20:	b.cc	6f40 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0xf0>  // b.lo, b.ul, b.last
    6f24:	ldr	x1, [x19, #200]
    6f28:	ldr	x0, [x19, #192]
    6f2c:	cmp	x1, x0
    6f30:	b.ne	6ed0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x80>  // b.any
    6f34:	add	x0, x19, #0xc0
    6f38:	bl	0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    6f3c:	b	6ed0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x80>
    6f40:	tbz	x26, #63, 6f5c <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x10c>
    6f44:	cmp	x25, x26
    6f48:	b.eq	6ef8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0xa8>  // b.none
    6f4c:	mov	w2, #0x0                   	// #0
    6f50:	mov	w1, #0x1                   	// #1
    6f54:	mov	x0, x19
    6f58:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    6f5c:	ldr	x0, [sp, #104]
    6f60:	ldar	x27, [x0]
    6f64:	ldr	x0, [x19, #208]
    6f68:	ldr	x2, [x19, #200]
    6f6c:	add	x2, x0, x2, lsl #4
    6f70:	cmp	x0, x2
    6f74:	b.eq	6fa0 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x150>  // b.none
    6f78:	ldr	x1, [x0]
    6f7c:	ldr	x1, [x1]
    6f80:	ldr	x4, [x0, #8]
    6f84:	lsr	x3, x1, #3
    6f88:	cmp	x3, x4, lsr #3
    6f8c:	ccmp	x25, x1, #0x4, ne  // ne = any
    6f90:	b.ne	7024 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x1d4>  // b.any
    6f94:	add	x0, x0, #0x10
    6f98:	cmp	x2, x0
    6f9c:	b.ne	6f78 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x128>  // b.any
    6fa0:	stlr	x27, [x28]
    6fa4:	b	6f24 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0xd4>
    6fa8:	add	x2, x19, #0xc0
    6fac:	ldr	x0, [x2, #16]
    6fb0:	ldr	x1, [sp, #96]
    6fb4:	add	x0, x0, x1, lsl #4
    6fb8:	ldr	q0, [x22]
    6fbc:	ldr	q1, [x22, #16]
    6fc0:	dmb	ishld
    6fc4:	ldr	x1, [x2, #8]
    6fc8:	ldr	x2, [x2, #16]
    6fcc:	add	x1, x2, x1, lsl #4
    6fd0:	cmp	x1, x0
    6fd4:	b.eq	6ff8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x1a8>  // b.none
    6fd8:	ldr	x2, [x0]
    6fdc:	ldr	x3, [x2]
    6fe0:	ldr	x2, [x0, #8]
    6fe4:	cmp	x3, x2
    6fe8:	b.ne	7014 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x1c4>  // b.any
    6fec:	add	x0, x0, #0x10
    6ff0:	cmp	x1, x0
    6ff4:	b.ne	6fd8 <_ZN12_GLOBAL__N_114ml_wt_dispatch7ITM_RCEEPKCe+0x188>  // b.any
    6ff8:	ldp	x19, x20, [sp, #16]
    6ffc:	ldp	x21, x22, [sp, #32]
    7000:	ldp	x23, x24, [sp, #48]
    7004:	ldp	x25, x26, [sp, #64]
    7008:	ldp	x27, x28, [sp, #80]
    700c:	ldp	x29, x30, [sp], #112
    7010:	ret
    7014:	mov	w2, #0x0                   	// #0
    7018:	mov	w1, #0x3                   	// #3
    701c:	mov	x0, x19
    7020:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>
    7024:	mov	w2, #0x0                   	// #0
    7028:	mov	w1, #0x3                   	// #3
    702c:	mov	x0, x19
    7030:	bl	0 <_ZN3GTM10gtm_thread7restartENS_18gtm_restart_reasonEb>

0000000000007034 <_ZN12_GLOBAL__N_114ml_wt_dispatch9ITM_RaWCEEPKCe>:
    7034:	ldr	q0, [x1]
    7038:	ldr	q1, [x1, #16]
    703c:	ret

0000000000007040 <_GLOBAL__sub_I__ZN3GTM14dispatch_ml_wtEv>:
    7040:	adrp	x1, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    7044:	add	x2, x1, #0x0
    7048:	adrp	x0, 0 <_ZN12_GLOBAL__N_114ml_wt_dispatch8supportsEj>
    704c:	add	x0, x0, #0x0
    7050:	add	x3, x0, #0x10
    7054:	str	x3, [x1]
    7058:	strb	wzr, [x2, #392]
    705c:	mov	w3, #0x1                   	// #1
    7060:	strb	w3, [x2, #393]
    7064:	strb	wzr, [x2, #394]
    7068:	strb	wzr, [x2, #395]
    706c:	str	wzr, [x2, #396]
    7070:	str	x2, [x2, #400]
    7074:	add	x0, x0, #0x38
    7078:	str	x0, [x2, #384]
    707c:	ret

Disassembly of section .text._ZN3GTM12abi_dispatch26closed_nesting_alternativeEv:

0000000000000000 <_ZN3GTM12abi_dispatch26closed_nesting_alternativeEv>:
   0:	mov	x0, #0x0                   	// #0
   4:	ret

Disassembly of section .text._ZN3GTM6vectorImLb1EE15resize_noinlineEm:

0000000000000000 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x1, x0
  18:	cmp	x1, #0x800
  1c:	b.ls	64 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x64>  // b.plast
  20:	add	x1, x1, #0x7ff
  24:	and	x1, x1, #0xfffffffffffff800
  28:	str	x1, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x1, [x19]
  44:	mov	w2, #0x1                   	// #1
  48:	lsl	x1, x1, #3
  4c:	ldr	x0, [x19, #16]
  50:	bl	0 <_ZN3GTM8xreallocEPvmb>
  54:	str	x0, [x19, #16]
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	cmp	x0, x1
  68:	b.cs	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>  // b.hs, b.nlast
  6c:	lsl	x0, x0, #1
  70:	cmp	x1, x0
  74:	b.hi	6c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x6c>  // b.pmore
  78:	str	x0, [x19]
  7c:	b	2c <_ZN3GTM6vectorImLb1EE15resize_noinlineEm+0x2c>

Disassembly of section .text._ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv:

0000000000000000 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	str	x19, [sp, #16]
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	add	x1, x0, #0x1
  18:	cmp	x1, #0x800
  1c:	b.ls	64 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x64>  // b.plast
  20:	add	x0, x0, #0x800
  24:	and	x0, x0, #0xfffffffffffff800
  28:	str	x0, [x19]
  2c:	ldr	x0, [x19]
  30:	cmp	x0, #0x1f
  34:	b.hi	40 <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x40>  // b.pmore
  38:	mov	x0, #0x20                  	// #32
  3c:	str	x0, [x19]
  40:	ldr	x1, [x19]
  44:	mov	w2, #0x1                   	// #1
  48:	lsl	x1, x1, #4
  4c:	ldr	x0, [x19, #16]
  50:	bl	0 <_ZN3GTM8xreallocEPvmb>
  54:	str	x0, [x19, #16]
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret
  64:	cmp	x0, x1
  68:	b.cs	2c <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x2c>  // b.hs, b.nlast
  6c:	lsl	x0, x0, #1
  70:	cmp	x1, x0
  74:	b.hi	6c <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x6c>  // b.pmore
  78:	str	x0, [x19]
  7c:	b	2c <_ZN3GTM6vectorINS_15gtm_rwlog_entryELb1EE15resize_noinlineEv+0x2c>

futex.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3GTM10futex_waitEPSt6atomicIiEi>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	mov	x29, sp
   8:	stp	x19, x20, [sp, #16]
   c:	mov	x19, x0
  10:	mov	w20, w1
  14:	mov	w4, #0x0                   	// #0
  18:	mov	w3, w1
  1c:	adrp	x0, 0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
  20:	ldr	w2, [x0]
  24:	mov	x1, x19
  28:	mov	x0, #0x62                  	// #98
  2c:	bl	0 <syscall>
  30:	cmn	x0, #0x1
  34:	b.eq	50 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x50>  // b.none
  38:	cmn	x0, #0x26
  3c:	b.eq	64 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x64>  // b.none
  40:	tbnz	x0, #63, ac <_ZN3GTM10futex_waitEPSt6atomicIiEi+0xac>
  44:	ldp	x19, x20, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret
  50:	bl	0 <__errno_location>
  54:	ldr	w2, [x0]
  58:	neg	w2, w2
  5c:	sxtw	x0, w2
  60:	b	38 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x38>
  64:	adrp	x0, 0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
  68:	add	x1, x0, #0x0
  6c:	str	wzr, [x0]
  70:	mov	w0, #0x1                   	// #1
  74:	str	w0, [x1, #4]
  78:	mov	w4, #0x0                   	// #0
  7c:	mov	w3, w20
  80:	mov	w2, #0x0                   	// #0
  84:	mov	x1, x19
  88:	mov	x0, #0x62                  	// #98
  8c:	bl	0 <syscall>
  90:	cmn	x0, #0x1
  94:	b.ne	40 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x40>  // b.any
  98:	bl	0 <__errno_location>
  9c:	ldr	w1, [x0]
  a0:	neg	w1, w1
  a4:	sxtw	x0, w1
  a8:	b	40 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x40>
  ac:	cmn	x0, #0x6e
  b0:	ccmn	x0, #0xb, #0x4, ne  // ne = any
  b4:	b.eq	44 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0x44>  // b.none
  b8:	cmn	x0, #0xe
  bc:	b.eq	d8 <_ZN3GTM10futex_waitEPSt6atomicIiEi+0xd8>  // b.none
  c0:	neg	w0, w0
  c4:	bl	0 <strerror>
  c8:	mov	x1, x0
  cc:	adrp	x0, 0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
  d0:	add	x0, x0, #0x0
  d4:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
  d8:	mov	x1, x19
  dc:	adrp	x0, 0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
  e0:	add	x0, x0, #0x0
  e4:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>

00000000000000e8 <_ZN3GTM10futex_wakeEPSt6atomicIiEi>:
  e8:	stp	x29, x30, [sp, #-32]!
  ec:	mov	x29, sp
  f0:	stp	x19, x20, [sp, #16]
  f4:	mov	x19, x0
  f8:	mov	w20, w1
  fc:	mov	w4, #0x0                   	// #0
 100:	mov	w3, w1
 104:	adrp	x0, 0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 108:	ldr	w2, [x0]
 10c:	mov	x1, x19
 110:	mov	x0, #0x62                  	// #98
 114:	bl	0 <syscall>
 118:	cmn	x0, #0x1
 11c:	b.eq	138 <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0x50>  // b.none
 120:	cmn	x0, #0x26
 124:	b.eq	14c <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0x64>  // b.none
 128:	tbnz	x0, #63, 190 <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0xa8>
 12c:	ldp	x19, x20, [sp, #16]
 130:	ldp	x29, x30, [sp], #32
 134:	ret
 138:	bl	0 <__errno_location>
 13c:	ldr	w2, [x0]
 140:	neg	w2, w2
 144:	sxtw	x0, w2
 148:	b	120 <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0x38>
 14c:	adrp	x0, 0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 150:	add	x1, x0, #0x0
 154:	str	wzr, [x0]
 158:	mov	w2, #0x1                   	// #1
 15c:	str	w2, [x1, #4]
 160:	mov	w4, #0x0                   	// #0
 164:	mov	w3, w20
 168:	mov	x1, x19
 16c:	mov	x0, #0x62                  	// #98
 170:	bl	0 <syscall>
 174:	cmn	x0, #0x1
 178:	b.ne	128 <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0x40>  // b.any
 17c:	bl	0 <__errno_location>
 180:	ldr	w0, [x0]
 184:	neg	w0, w0
 188:	sxtw	x0, w0
 18c:	b	128 <_ZN3GTM10futex_wakeEPSt6atomicIiEi+0x40>
 190:	neg	w0, w0
 194:	bl	0 <strerror>
 198:	mov	x1, x0
 19c:	adrp	x0, 0 <_ZN3GTM10futex_waitEPSt6atomicIiEi>
 1a0:	add	x0, x0, #0x0
 1a4:	bl	0 <_ZN3GTM9GTM_fatalEPKcz>
