INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/B2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B2D
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sources_1/new/fib_tube.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_tube
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/COD/lab1/lab3_innovation/project_1/project_1.srcs/sim_1/new/sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIB_sim
