<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-
1">
<title>API documentation for Common enviroment</title>
<style type="text/css">

BODY { background-color: #e0e0ff; }
H1 { text-align: center; }
CAPTION { font-weight: bold }
A { color: #000066; text-decoration: none; font-weight: bold; }
A.qindex {}
A.qindexRef {}
A.el { text-decoration: none; font-weight: bold }
A.elRef { font-weight: bold }
A.code { text-decoration: none; font-weight: normal; color: #4444ee }
A.codeRef { font-weight: normal; color: #4444ee }
A:hover { text-decoration: underline; background-color: #f2f2ff }
A:visited { color: #000066; }
DL.el { margin-left: -1cm }
DIV.fragment { width: 100%; border: none; background-color: #eeeeee }
DIV.ah { background-color: black; font-weight: bold; color: #ffffff; margin-bottom: 3px; margin-top: 3px }
TD.md { background-color: #f2f2ff; font-weight: bold; }
TD.mdname1 { background-color: #f2f2ff; font-weight: bold; color: #602020; }
TD.mdname { background-color: #f2f2ff; font-weight: bold; color: #602020; width: 600px; }
DIV.groupHeader { margin-left: 16px; margin-top: 12px; margin-bottom: 6px; font-weight: bold }
DIV.groupText { margin-left: 16px; font-style: italic; font-size: smaller }
TR, TD, TABLE { padding: 0 0 0 0; margin: 0 0 0 0; }
TD.indexkey { 
   background-color: #d0d0ff; 
   font-weight: bold; 
   padding-right  : 10px; 
   padding-top    : 2px; 
   padding-left   : 10px; 
   padding-bottom : 2px; 
   margin-left    : 0px; 
   margin-right   : 0px; 
   margin-top     : 0px; 
   margin-bottom  : 0px  
}
TD.indexvalue { 
   background-color: #d0d0ff; 
   font-style: italic; 
   padding-right  : 10px; 
   padding-top    : 2px; 
   padding-left   : 10px; 
   padding-bottom : 2px; 
   margin-left    : 0px; 
   margin-right   : 0px; 
   margin-top     : 0px; 
   margin-bottom  : 0px  
}
span.keyword       { color: #008000 }
span.keywordtype   { color: #604020 }
span.keywordflow   { color: #e08000 }
span.comment       { color: #800000 }
span.preprocessor  { color: #806020 }
span.stringliteral { color: #002080 }
span.charliteral   { color: #008080 }

BODY, TD { font-family: tahoma, verdana, arial, sansserif; font-size: 11px; }

</style>
</head><body>
<center><a class="qindex" href="index.html">Main Page</a> &nbsp; <a class="qindex" href="annotated.html">Data Structures</a> &nbsp; <a class="qindex" href="functions.html">Data Structure Members List</a> &nbsp; <a class="qindex" href="files.html">File List</a> &nbsp; <a class="qindex" href="globals.html">Globals</a> &nbsp; </center>


<!-- Generated by Doxygen 1.3.7 -->
<div class="qindex"><a class="qindex" href="index.html">Main&nbsp;Page</a> | <a class="qindex" href="modules.html">Modules</a> | <a class="qindex" href="classes.html">Alphabetical&nbsp;List</a> | <a class="qindex" href="annotated.html">Data&nbsp;Structures</a> | <a class="qindex" href="files.html">File&nbsp;List</a> | <a class="qindex" href="functions.html">Data&nbsp;Fields</a> | <a class="qindex" href="globals.html">Globals</a></div>
<h1>Cpu definitions and functions</h1>Cpu in x86 architecture.  
<a href="#_details">More...</a><table border=0 cellpadding=0 cellspacing=0>
<tr><td></td></tr>
<tr><td colspan=2><br><h2>Data Structures</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>struct &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="structcpu__flags__t.html">cpu_flags_t</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Structure of EFLAGS register.  <a href="structcpu__flags__t.html#_details">More...</a><br><br></td></tr>
<tr><td colspan=2><br><h2>Defines</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga8">NUMBER_OF_BUGS</a>&nbsp;&nbsp;&nbsp;(CPU_BUG_LAST)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of bugs.  <a href="#ga8"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga9">NUMBER_OF_FEATURES</a>&nbsp;&nbsp;&nbsp;(CPU_FEATURE_LAST)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Total number of features.  <a href="#ga9"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga10">cpu_flags_save</a>(save_flags)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Save flags register.  <a href="#ga10"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>#define&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga11">cpu_flags_load</a>(load_flags)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load flags register.  <a href="#ga11"></a><br><br></td></tr>
<tr><td colspan=2><br><h2>Enumerations</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>enum &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga12">cpu_bug_t</a> { <a class="el" href="group__group__cpu.html#gga12a1">CPU_BUG_POPAD</a>, 
<a class="el" href="group__group__cpu.html#gga12a2">CPU_BUG_F0_0F</a>, 
<a class="el" href="group__group__cpu.html#gga12a3">CPU_BUG_LAST</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Bugs founded in CPU.  <a href="#ga12">More...</a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>enum &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga13">platform_t</a> { <a class="el" href="group__group__cpu.html#gga13a1">PLATFORM_I386</a>, 
<a class="el" href="group__group__cpu.html#gga13a2">PLATFORM_ARM</a>, 
<a class="el" href="group__group__cpu.html#gga13a3">PLATFORM_MIPS</a>, 
<a class="el" href="group__group__cpu.html#gga13a4">PLATFORM_SPARC</a>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Type of platform.  <a href="#ga13">More...</a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>enum &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga14">cpu_vendor_t</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga14a5">CPU_VENDOR_UNKNOWN</a>, 
<a class="el" href="group__group__cpu.html#gga14a6">CPU_VENDOR_AMD</a>, 
<a class="el" href="group__group__cpu.html#gga14a7">CPU_VENDOR_INTEL</a>, 
<a class="el" href="group__group__cpu.html#gga14a8">CPU_VENDOR_CYRIX</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga14a9">CPU_VENDOR_CENTAUR</a>, 
<a class="el" href="group__group__cpu.html#gga14a10">CPU_VENDOR_UMC</a>, 
<a class="el" href="group__group__cpu.html#gga14a11">CPU_VENDOR_NEXGEN</a>, 
<a class="el" href="group__group__cpu.html#gga14a12">CPU_VENDOR_RISETECHNOLOGY</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga14a13">CPU_VENDOR_TRANSMETA</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">CPU vendor type.  <a href="#ga14">More...</a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>enum &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga15">cpu_type_t</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a14">CPU_TYPE_UNKNOWN_PROCESSOR</a>, 
<a class="el" href="group__group__cpu.html#gga15a15">CPU_TYPE_UNKNOWN_Intel</a>, 
<a class="el" href="group__group__cpu.html#gga15a16">CPU_TYPE_UNKNOWN_AMD</a>, 
<a class="el" href="group__group__cpu.html#gga15a17">CPU_TYPE_UNKNOWN_Cyrix</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a18">CPU_TYPE_UNKNOWN_Centaur</a>, 
<a class="el" href="group__group__cpu.html#gga15a19">CPU_TYPE_UNKNOWN_Transmeta</a>, 
<a class="el" href="group__group__cpu.html#gga15a20">CPU_TYPE_UNKNOWN_8086</a>, 
<a class="el" href="group__group__cpu.html#gga15a21">CPU_TYPE_UNKNOWN_80186</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a22">CPU_TYPE_UNKNOWN_80286</a>, 
<a class="el" href="group__group__cpu.html#gga15a23">CPU_TYPE_UNKNOWN_80386</a>, 
<a class="el" href="group__group__cpu.html#gga15a24">CPU_TYPE_UNKNOWN_80486</a>, 
<a class="el" href="group__group__cpu.html#gga15a25">CPU_TYPE_UNKNOWN_80586</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a26">CPU_TYPE_UNKNOWN_80686</a>, 
<a class="el" href="group__group__cpu.html#gga15a27">CPU_TYPE_UNKNOWN_INTEL_Pentium</a>, 
<a class="el" href="group__group__cpu.html#gga15a28">CPU_TYPE_UNKNOWN_INTEL_P6</a>, 
<a class="el" href="group__group__cpu.html#gga15a29">CPU_TYPE_UNKNOWN_AMD_Athlon</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a30">CPU_TYPE_AMD_486</a>, 
<a class="el" href="group__group__cpu.html#gga15a31">CPU_TYPE_AMD_486DX2</a>, 
<a class="el" href="group__group__cpu.html#gga15a32">CPU_TYPE_AMD_486DX4</a>, 
<a class="el" href="group__group__cpu.html#gga15a33">CPU_TYPE_AMD_5x86</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a34">CPU_TYPE_AMD_K5</a>, 
<a class="el" href="group__group__cpu.html#gga15a35">CPU_TYPE_AMD_K6</a>, 
<a class="el" href="group__group__cpu.html#gga15a36">CPU_TYPE_AMD_K6_2</a>, 
<a class="el" href="group__group__cpu.html#gga15a37">CPU_TYPE_AMD_K6_3</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a38">CPU_TYPE_AMD_Athlon</a>, 
<a class="el" href="group__group__cpu.html#gga15a39">CPU_TYPE_Cyrix_5x86</a>, 
<a class="el" href="group__group__cpu.html#gga15a40">CPU_TYPE_Cyrix_MediaGX</a>, 
<a class="el" href="group__group__cpu.html#gga15a41">CPU_TYPE_Cyrix_MediaGXm</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a42">CPU_TYPE_Cyrix_M1</a>, 
<a class="el" href="group__group__cpu.html#gga15a43">CPU_TYPE_Cyrix_M2</a>, 
<a class="el" href="group__group__cpu.html#gga15a44">CPU_TYPE_Cyrix_III</a>, 
<a class="el" href="group__group__cpu.html#gga15a45">CPU_TYPE_Cyrix_6x86</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a46">CPU_TYPE_Cyrix_6x86MX</a>, 
<a class="el" href="group__group__cpu.html#gga15a47">CPU_TYPE_Centaur_C6</a>, 
<a class="el" href="group__group__cpu.html#gga15a48">CPU_TYPE_Centaur_C2</a>, 
<a class="el" href="group__group__cpu.html#gga15a49">CPU_TYPE_Centaur_C3</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a50">CPU_TYPE_Rise_mP6</a>, 
<a class="el" href="group__group__cpu.html#gga15a51">CPU_TYPE_UMC_U5D</a>, 
<a class="el" href="group__group__cpu.html#gga15a52">CPU_TYPE_UMC_U5S</a>, 
<a class="el" href="group__group__cpu.html#gga15a53">CPU_TYPE_INTEL_486</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a54">CPU_TYPE_INTEL_486DX</a>, 
<a class="el" href="group__group__cpu.html#gga15a55">CPU_TYPE_INTEL_486SX</a>, 
<a class="el" href="group__group__cpu.html#gga15a56">CPU_TYPE_INTEL_486SL</a>, 
<a class="el" href="group__group__cpu.html#gga15a57">CPU_TYPE_INTEL_486DX2</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a58">CPU_TYPE_INTEL_486SX2</a>, 
<a class="el" href="group__group__cpu.html#gga15a59">CPU_TYPE_INTEL_486DX4</a>, 
<a class="el" href="group__group__cpu.html#gga15a60">CPU_TYPE_INTEL_Pentium</a>, 
<a class="el" href="group__group__cpu.html#gga15a61">CPU_TYPE_INTEL_Pentium_Pro</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a62">CPU_TYPE_INTEL_Pentium_II</a>, 
<a class="el" href="group__group__cpu.html#gga15a63">CPU_TYPE_INTEL_Pentium_III</a>, 
<a class="el" href="group__group__cpu.html#gga15a64">CPU_TYPE_INTEL_Pentium_4</a>, 
<a class="el" href="group__group__cpu.html#gga15a65">CPU_TYPE_Transmeta_TM3200</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga15a66">CPU_TYPE_Transmeta_TM5400</a>, 
<a class="el" href="group__group__cpu.html#gga15a67">CPU_TYPE_Transmeta_TM5600</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Major CPU type.  <a href="#ga15">More...</a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>enum &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga16">cpu_sub_type_t</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga16a68">CPU_SUB_TYPE_A_step</a>, 
<a class="el" href="group__group__cpu.html#gga16a69">CPU_SUB_TYPE_Standart</a>, 
<a class="el" href="group__group__cpu.html#gga16a70">CPU_SUB_TYPE_Mobile</a>, 
<a class="el" href="group__group__cpu.html#gga16a71">CPU_SUB_TYPE_Overdrive</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga16a72">CPU_SUB_TYPE_WriteBackEnhanced</a>, 
<a class="el" href="group__group__cpu.html#gga16a73">CPU_SUB_TYPE_MMX</a>, 
<a class="el" href="group__group__cpu.html#gga16a74">CPU_SUB_TYPE_Celeron</a>, 
<a class="el" href="group__group__cpu.html#gga16a75">CPU_SUB_TYPE_CeleronII</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga16a76">CPU_SUB_TYPE_Xeon</a>, 
<a class="el" href="group__group__cpu.html#gga16a77">CPU_SUB_TYPE_Coppermine</a>, 
<a class="el" href="group__group__cpu.html#gga16a78">CPU_SUB_TYPE_Duron</a>, 
<a class="el" href="group__group__cpu.html#gga16a79">CPU_SUB_TYPE_Thinderbird</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Minor CPU type.  <a href="#ga16">More...</a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>enum &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga17">fpu_type_t</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga17a80">FPU_TYPE_NONE</a>, 
<a class="el" href="group__group__cpu.html#gga17a81">FPU_TYPE_8087</a>, 
<a class="el" href="group__group__cpu.html#gga17a82">FPU_TYPE_80287</a>, 
<a class="el" href="group__group__cpu.html#gga17a83">FPU_TYPE_80387</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga17a84">FPU_TYPE_BUILT_IN</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">FPU type.  <a href="#ga17">More...</a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>enum &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga18">cpu_feature_t</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga18a85">CPU_FEATURE_CPUID</a>, 
<a class="el" href="group__group__cpu.html#gga18a86">CPU_FEATURE_CPU_NAME</a>, 
<a class="el" href="group__group__cpu.html#gga18a87">CPU_FEATURE_FPU</a>, 
<a class="el" href="group__group__cpu.html#gga18a88">CPU_FEATURE_CACHE_L1_INFO</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga18a89">CPU_FEATURE_CACHE_L2_INFO</a>, 
<a class="el" href="group__group__cpu.html#gga18a90">CPU_FEATURE_HARD_NAME</a>, 
<a class="el" href="group__group__cpu.html#gga18a91">CPU_FEATURE_VME</a>, 
<a class="el" href="group__group__cpu.html#gga18a92">CPU_FEATURE_DEBUG</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga18a93">CPU_FEATURE_PSE</a>, 
<a class="el" href="group__group__cpu.html#gga18a94">CPU_FEATURE_TSC</a>, 
<a class="el" href="group__group__cpu.html#gga18a95">CPU_FEATURE_MSR</a>, 
<a class="el" href="group__group__cpu.html#gga18a96">CPU_FEATURE_PAE</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga18a97">CPU_FEATURE_MCE</a>, 
<a class="el" href="group__group__cpu.html#gga18a98">CPU_FEATURE_CMPXCHG8</a>, 
<a class="el" href="group__group__cpu.html#gga18a99">CPU_FEATURE_APIC</a>, 
<a class="el" href="group__group__cpu.html#gga18a100">CPU_FEATURE_SEP</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga18a101">CPU_FEATURE_MTRR</a>, 
<a class="el" href="group__group__cpu.html#gga18a102">CPU_FEATURE_PGE</a>, 
<a class="el" href="group__group__cpu.html#gga18a103">CPU_FEATURE_MCA</a>, 
<a class="el" href="group__group__cpu.html#gga18a104">CPU_FEATURE_CMOV</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga18a105">CPU_FEATURE_PAT</a>, 
<a class="el" href="group__group__cpu.html#gga18a106">CPU_FEATURE_PSE36</a>, 
<a class="el" href="group__group__cpu.html#gga18a107">CPU_FEATURE_PSN</a>, 
<a class="el" href="group__group__cpu.html#gga18a108">CPU_FEATURE_CLFLSH</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga18a109">CPU_FEATURE_DS</a>, 
<a class="el" href="group__group__cpu.html#gga18a110">CPU_FEATURE_ACPI</a>, 
<a class="el" href="group__group__cpu.html#gga18a111">CPU_FEATURE_MMX</a>, 
<a class="el" href="group__group__cpu.html#gga18a112">CPU_FEATURE_MMX_EXT</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga18a113">CPU_FEATURE_FXSR</a>, 
<a class="el" href="group__group__cpu.html#gga18a114">CPU_FEATURE_3DNOW</a>, 
<a class="el" href="group__group__cpu.html#gga18a115">CPU_FEATURE_3DNOW_EXT</a>, 
<a class="el" href="group__group__cpu.html#gga18a116">CPU_FEATURE_SSE</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga18a117">CPU_FEATURE_SSE_FP</a>, 
<a class="el" href="group__group__cpu.html#gga18a118">CPU_FEATURE_SSE_MMX</a>, 
<a class="el" href="group__group__cpu.html#gga18a119">CPU_FEATURE_SSE2</a>, 
<a class="el" href="group__group__cpu.html#gga18a120">CPU_FEATURE_SS</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga18a121">CPU_FEATURE_TM</a>, 
<a class="el" href="group__group__cpu.html#gga18a122">CPU_FEATURE_IA_64</a>, 
<a class="el" href="group__group__cpu.html#gga18a123">CPU_FEATURE_AA_64</a>, 
<a class="el" href="group__group__cpu.html#gga18a124">CPU_FEATURE_VIDC</a>, 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga18a125">CPU_FEATURE_BMC</a>, 
<a class="el" href="group__group__cpu.html#gga18a126">CPU_FEATURE_LAST</a>
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Features supported by CPU.  <a href="#ga18">More...</a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>enum &nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga19">cpu_flag_t</a> { <br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga19a2">CPU_FLAG_CARRY</a> =  (BIT_VALUE (0)), 
<a class="el" href="group__group__cpu.html#gga19a3">CPU_FLAG_SET</a> =  (BIT_VALUE (1)), 
<a class="el" href="group__group__cpu.html#gga19a4">CPU_FLAG_PARITY</a> =  (BIT_VALUE (2)), 
<a class="el" href="group__group__cpu.html#gga19a5">CPU_FLAG_ADJUST</a> =  (BIT_VALUE (4)), 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga19a6">CPU_FLAG_ZERO</a> =  (BIT_VALUE (6)), 
<a class="el" href="group__group__cpu.html#gga19a7">CPU_FLAG_SIGN</a> =  (BIT_VALUE (7)), 
<a class="el" href="group__group__cpu.html#gga19a8">CPU_FLAG_TRAP</a> =  (BIT_VALUE (8)), 
<a class="el" href="group__group__cpu.html#gga19a9">CPU_FLAG_INTERRUPT_ENABLE</a> =  (BIT_VALUE (9)), 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga19a10">CPU_FLAG_DIRECTION</a> =  (BIT_VALUE (10)), 
<a class="el" href="group__group__cpu.html#gga19a11">CPU_FLAG_OVERFLOW</a> =  (BIT_VALUE (11)), 
<a class="el" href="group__group__cpu.html#gga19a12">CPU_FLAG_IOPL_LOW</a> =  (BIT_VALUE (12)), 
<a class="el" href="group__group__cpu.html#gga19a13">CPU_FLAG_IOPL_HIGH</a> =  (BIT_VALUE (13)), 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga19a14">CPU_FLAG_NESTED_TASK</a> =  (BIT_VALUE (14)), 
<a class="el" href="group__group__cpu.html#gga19a15">CPU_FLAG_RESUME_TASK</a> =  (BIT_VALUE (16)), 
<a class="el" href="group__group__cpu.html#gga19a16">CPU_FLAG_V8086_MODE</a> =  (BIT_VALUE (17)), 
<a class="el" href="group__group__cpu.html#gga19a17">CPU_FLAG_ALIGNMENT_CHECK</a> =  (BIT_VALUE (18)), 
<br>
&nbsp;&nbsp;<a class="el" href="group__group__cpu.html#gga19a18">CPU_FLAG_VIRTUAL_INTERRUPT</a> =  (BIT_VALUE (19)), 
<a class="el" href="group__group__cpu.html#gga19a19">CPU_FLAG_VIRTUAL_INTERRUPT_PENDING</a> =  (BIT_VALUE (20)), 
<a class="el" href="group__group__cpu.html#gga19a20">CPU_FLAG_ID</a> =  (BIT_VALUE (21))
<br>
 }</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Flags in the EFLAGS register. See the Intel documentation for more information about what those does.  <a href="#ga19">More...</a><br><br></td></tr>
<tr><td colspan=2><br><h2>Functions</h2></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>void&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga0">cpu_push_all</a> (void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Save all registers in stack.  <a href="#ga0"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>void&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga1">cpu_pop_all</a> (void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Load all registers from stack.  <a href="#ga1"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>void&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga2">cpu_no_operation</a> (void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Empty operation.  <a href="#ga2"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a class="el" href="stdint_8h.html#a68">uint32_t</a>&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga3">cpu_esp_get</a> (void)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get state of ESP register.  <a href="#ga3"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>void&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga4">cpu_flags_enable</a> (<a class="el" href="stdint_8h.html#a68">uint32_t</a> enable_flags)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Enable flags.  <a href="#ga4"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>void&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga5">cpu_flags_disable</a> (<a class="el" href="stdint_8h.html#a68">uint32_t</a> mask_flags)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Disable flags.  <a href="#ga5"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top>void&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga6">cpu_flags_toggle</a> (<a class="el" href="stdint_8h.html#a68">uint32_t</a> mask_flags)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Toggle flags.  <a href="#ga6"></a><br><br></td></tr>
<tr><td class="memItemLeft" nowrap align=right valign=top><a class="el" href="stdint__ext_8h.html#a8">bool</a>&nbsp;</td><td class="memItemRight" valign=bottom><a class="el" href="group__group__cpu.html#ga7">cpu_flags_test</a> (<a class="el" href="stdint_8h.html#a68">uint32_t</a> test_flags)</td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Testing flags.  <a href="#ga7"></a><br><br></td></tr>
</table>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Cpu in x86 architecture. 
<p>
<hr><h2>Define Documentation</h2>
<a class="anchor" name="ga11" doxytag="flags.h::cpu_flags_load" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define cpu_flags_load          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">load_flags&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><pre class="fragment"><div><span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">"pushl %0\n"</span>           \
                  <span class="stringliteral">"popf"</span>                 \
                  : <span class="comment">/* no output */</span>      \
                  :                      \
                  <span class="stringliteral">"g"</span> (load_flags))
</div></pre>Load flags register. 
<p>
    </td>
  </tr>
</table>
<a class="anchor" name="ga10" doxytag="flags.h::cpu_flags_save" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define cpu_flags_save          </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">save_flags&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
<b>Value:</b><pre class="fragment"><div><span class="keyword">asm</span> <span class="keyword">volatile</span> (<span class="stringliteral">"pushf\n"</span>              \
                  <span class="stringliteral">"popl %0"</span>              \
                  :                      \
                  <span class="stringliteral">"=rm"</span> (save_flags))
</div></pre>Save flags register. 
<p>
    </td>
  </tr>
</table>
<a class="anchor" name="ga8" doxytag="bugs.h::NUMBER_OF_BUGS" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define NUMBER_OF_BUGS&nbsp;&nbsp;&nbsp;(CPU_BUG_LAST)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Total number of bugs. 
<p>
    </td>
  </tr>
</table>
<a class="anchor" name="ga9" doxytag="features.h::NUMBER_OF_FEATURES" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> #define NUMBER_OF_FEATURES&nbsp;&nbsp;&nbsp;(CPU_FEATURE_LAST)          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Total number of features. 
<p>
    </td>
  </tr>
</table>
<hr><h2>Enumeration Type Documentation</h2>
<a class="anchor" name="ga12" doxytag="bugs.h::cpu_bug_t" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> enum <a class="el" href="group__group__cpu.html#ga12">cpu_bug_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Bugs founded in CPU. 
<p>
<dl compact><dt><b>Enumeration values: </b></dt><dd>
<table border=0 cellspacing=2 cellpadding=0>
<tr><td valign=top><em><a class="anchor" name="gga12a1" doxytag="CPU_BUG_POPAD" ></a>CPU_BUG_POPAD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga12a2" doxytag="CPU_BUG_F0_0F" ></a>CPU_BUG_F0_0F</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga12a3" doxytag="CPU_BUG_LAST" ></a>CPU_BUG_LAST</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga18" doxytag="features.h::cpu_feature_t" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> enum <a class="el" href="group__group__cpu.html#ga18">cpu_feature_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Features supported by CPU. 
<p>
<dl compact><dt><b>Enumeration values: </b></dt><dd>
<table border=0 cellspacing=2 cellpadding=0>
<tr><td valign=top><em><a class="anchor" name="gga18a85" doxytag="CPU_FEATURE_CPUID" ></a>CPU_FEATURE_CPUID</em>&nbsp;</td><td>
Supports CPUID instruction. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a86" doxytag="CPU_FEATURE_CPU_NAME" ></a>CPU_FEATURE_CPU_NAME</em>&nbsp;</td><td>
Supports get cpu name. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a87" doxytag="CPU_FEATURE_FPU" ></a>CPU_FEATURE_FPU</em>&nbsp;</td><td>
FPU present. 
<p>
The processor contains an FPU that supports the Intel387 floating-point instruction set. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a88" doxytag="CPU_FEATURE_CACHE_L1_INFO" ></a>CPU_FEATURE_CACHE_L1_INFO</em>&nbsp;</td><td>
Supports cache L1 info. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a89" doxytag="CPU_FEATURE_CACHE_L2_INFO" ></a>CPU_FEATURE_CACHE_L2_INFO</em>&nbsp;</td><td>
Supports cache L2 info. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a90" doxytag="CPU_FEATURE_HARD_NAME" ></a>CPU_FEATURE_HARD_NAME</em>&nbsp;</td><td>
Supports hardware get cpu name. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a91" doxytag="CPU_FEATURE_VME" ></a>CPU_FEATURE_VME</em>&nbsp;</td><td>
Virtual Mode Extensions. 
<p>
The processor supports extensions to virtual-8086 mode. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a92" doxytag="CPU_FEATURE_DEBUG" ></a>CPU_FEATURE_DEBUG</em>&nbsp;</td><td>
Debug extensions. 
<p>
The processor supports I/O breakpoints, including the CR4.DE bit for enabling debug extensions and optional trapping of access to the DR4 and DR5 registers. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a93" doxytag="CPU_FEATURE_PSE" ></a>CPU_FEATURE_PSE</em>&nbsp;</td><td>
Page Size Extensions. 
<p>
The processor supports 4-Mbyte pages. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a94" doxytag="CPU_FEATURE_TSC" ></a>CPU_FEATURE_TSC</em>&nbsp;</td><td>
Time Stamp Counter. 
<p>
The RDTSC instruction is supported including the CR4.TSD bit for access/privilege control. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a95" doxytag="CPU_FEATURE_MSR" ></a>CPU_FEATURE_MSR</em>&nbsp;</td><td>
Model Specific Registers. 
<p>
Model Specific Registers are implemented with the RDMSR, WRMSR instructions. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a96" doxytag="CPU_FEATURE_PAE" ></a>CPU_FEATURE_PAE</em>&nbsp;</td><td>
Physical Address Extensions. 
<p>
Physical addresses greater than 32 bits are supported. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a97" doxytag="CPU_FEATURE_MCE" ></a>CPU_FEATURE_MCE</em>&nbsp;</td><td>
Machine Check Exception. 
<p>
Machine Check Exception, Exception 18, and the CR4.MCE enable bit are supported. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a98" doxytag="CPU_FEATURE_CMPXCHG8" ></a>CPU_FEATURE_CMPXCHG8</em>&nbsp;</td><td>
CMPXCHG8 instruction Supported. 
<p>
The compare and exchange 8 bytes instruction is supported. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a99" doxytag="CPU_FEATURE_APIC" ></a>CPU_FEATURE_APIC</em>&nbsp;</td><td>
On-chip APIC Hardware Supported. 
<p>
The processor contains a software-accessible Local APIC. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a100" doxytag="CPU_FEATURE_SEP" ></a>CPU_FEATURE_SEP</em>&nbsp;</td><td>
Fast System Call. 
<p>
Indicates whether the processor supports the Fast System Call instructions, SYSENTER and SYSEXIT. NOTE: Refer to "Intel Processor Identification and the CPUID Instruction" Section 3.4 for further information regarding SYSENTER/ SYSEXIT feature and SEP feature bit. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a101" doxytag="CPU_FEATURE_MTRR" ></a>CPU_FEATURE_MTRR</em>&nbsp;</td><td>
Memory Type Range Registers. 
<p>
The Processor supports the Memory Type Range Registers specifically the MTRR_CAP register. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a102" doxytag="CPU_FEATURE_PGE" ></a>CPU_FEATURE_PGE</em>&nbsp;</td><td>
Page Global Enable. 
<p>
The global bit in the page directory entries (PDEs) and page table entries (PTEs) is supported, indicating TLB entries that are common to different processes and need not be flushed. The CR4.PGE bit controls this feature. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a103" doxytag="CPU_FEATURE_MCA" ></a>CPU_FEATURE_MCA</em>&nbsp;</td><td>
Machine Check Architecture. 
<p>
The Machine Check Architecture is supported, specifically the MCG_CAP register. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a104" doxytag="CPU_FEATURE_CMOV" ></a>CPU_FEATURE_CMOV</em>&nbsp;</td><td>
Conditional Move Instruction Supported. 
<p>
The processor supports CMOVcc, and if the FPU feature flag (bit 0) is also set, supports the FCMOVCC and FCOMI instructions. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a105" doxytag="CPU_FEATURE_PAT" ></a>CPU_FEATURE_PAT</em>&nbsp;</td><td>
Page Attribue Table. 
<p>
Indicates whether the processor supports the Page Attribute Table. This feature augments the Memory Type Range Registers (MTRRs), allowing an operating system to specify attributes of memory on 4K granularity through a linear address. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a106" doxytag="CPU_FEATURE_PSE36" ></a>CPU_FEATURE_PSE36</em>&nbsp;</td><td>
36-bit Page Size Extension 
<p>
Indicates whether the processor supports 4-Mbyte pages that are capable of addressing physical memory beyond 4GB. This feature indicates that the upper four bits of the physical address of the 4-Mbyte page is encoded by bits 13-16 of the page directory entry. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a107" doxytag="CPU_FEATURE_PSN" ></a>CPU_FEATURE_PSN</em>&nbsp;</td><td>
Processor serial number is present and enabled. 
<p>
The processor supports the 96-bit processor serial number feature, and the feature is enabled. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a108" doxytag="CPU_FEATURE_CLFLSH" ></a>CPU_FEATURE_CLFLSH</em>&nbsp;</td><td>
CLFLUSH Instruction supported. 
<p>
Indicates that the processor supports the CLFLUSH instruction. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a109" doxytag="CPU_FEATURE_DS" ></a>CPU_FEATURE_DS</em>&nbsp;</td><td>
Debug Store. 
<p>
Indicates that the processor has the ability to write a history of the branch to and from addresses into a memory buffer. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a110" doxytag="CPU_FEATURE_ACPI" ></a>CPU_FEATURE_ACPI</em>&nbsp;</td><td>
Thermal Monitor and Software Controlled Clock Facilities supported. 
<p>
The processor implements internal MSRs that allow processor temperature to be monitored and processor performance to be modulated in predefined duty cycles under software control. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a111" doxytag="CPU_FEATURE_MMX" ></a>CPU_FEATURE_MMX</em>&nbsp;</td><td>
Intel Architecture MMX technology supported. 
<p>
The processor supports the MMX technology instruction set extensions to Intel Architecture. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a112" doxytag="CPU_FEATURE_MMX_EXT" ></a>CPU_FEATURE_MMX_EXT</em>&nbsp;</td><td>
MMX Extensions. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a113" doxytag="CPU_FEATURE_FXSR" ></a>CPU_FEATURE_FXSR</em>&nbsp;</td><td>
Fast floating point save and restore. 
<p>
Indicates whether the processor supports the FXSAVE and FXRSTOR instructions for fast save and restore of the floating point context. Presence of this bit also indicates that CR4.OSFXSR is available for an operating system to indicate that it uses the fast save/restore instructions. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a114" doxytag="CPU_FEATURE_3DNOW" ></a>CPU_FEATURE_3DNOW</em>&nbsp;</td><td>
3DNow! support </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a115" doxytag="CPU_FEATURE_3DNOW_EXT" ></a>CPU_FEATURE_3DNOW_EXT</em>&nbsp;</td><td>
Extended 3DNow! support. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a116" doxytag="CPU_FEATURE_SSE" ></a>CPU_FEATURE_SSE</em>&nbsp;</td><td>
Streaming SIMD Extensions supported. 
<p>
The processor supports the Streaming SIMD Extensions to the Intel Architecture. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a117" doxytag="CPU_FEATURE_SSE_FP" ></a>CPU_FEATURE_SSE_FP</em>&nbsp;</td><td>
SSE FP support. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a118" doxytag="CPU_FEATURE_SSE_MMX" ></a>CPU_FEATURE_SSE_MMX</em>&nbsp;</td><td>
SSE MMX support (same as FEATURE_MMX_EXT). </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a119" doxytag="CPU_FEATURE_SSE2" ></a>CPU_FEATURE_SSE2</em>&nbsp;</td><td>
Streaming SIMD Extensions 2. 
<p>
Indicates the processor supports the Streaming SIMD Extensions - 2 Instructions. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a120" doxytag="CPU_FEATURE_SS" ></a>CPU_FEATURE_SS</em>&nbsp;</td><td>
Self-Snoop. 
<p>
The processor supports the management of conflicting memory types by performing a snoop of its own cache structure for transactions issued to the bus. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a121" doxytag="CPU_FEATURE_TM" ></a>CPU_FEATURE_TM</em>&nbsp;</td><td>
Thermal Monitor supported. 
<p>
The processor implements the Thermal Monitor automatic thermal control circuit (TCC). </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a122" doxytag="CPU_FEATURE_IA_64" ></a>CPU_FEATURE_IA_64</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a123" doxytag="CPU_FEATURE_AA_64" ></a>CPU_FEATURE_AA_64</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a124" doxytag="CPU_FEATURE_VIDC" ></a>CPU_FEATURE_VIDC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a125" doxytag="CPU_FEATURE_BMC" ></a>CPU_FEATURE_BMC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga18a126" doxytag="CPU_FEATURE_LAST" ></a>CPU_FEATURE_LAST</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga19" doxytag="flags.h::cpu_flag_t" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> enum <a class="el" href="group__group__cpu.html#ga19">cpu_flag_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Flags in the EFLAGS register. See the Intel documentation for more information about what those does. 
<p>
<dl compact><dt><b>Enumeration values: </b></dt><dd>
<table border=0 cellspacing=2 cellpadding=0>
<tr><td valign=top><em><a class="anchor" name="gga19a2" doxytag="CPU_FLAG_CARRY" ></a>CPU_FLAG_CARRY</em>&nbsp;</td><td>
CF (bit 0) Carry flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a3" doxytag="CPU_FLAG_SET" ></a>CPU_FLAG_SET</em>&nbsp;</td><td>
Reserved (bit 1) Must be setted. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a4" doxytag="CPU_FLAG_PARITY" ></a>CPU_FLAG_PARITY</em>&nbsp;</td><td>
PF (bit 2) Parity flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a5" doxytag="CPU_FLAG_ADJUST" ></a>CPU_FLAG_ADJUST</em>&nbsp;</td><td>
AF (bit 4) Adjust flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a6" doxytag="CPU_FLAG_ZERO" ></a>CPU_FLAG_ZERO</em>&nbsp;</td><td>
ZF (bit 6) Zero flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a7" doxytag="CPU_FLAG_SIGN" ></a>CPU_FLAG_SIGN</em>&nbsp;</td><td>
SF (bit 7) Sign flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a8" doxytag="CPU_FLAG_TRAP" ></a>CPU_FLAG_TRAP</em>&nbsp;</td><td>
TF (bit 8) Trap flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a9" doxytag="CPU_FLAG_INTERRUPT_ENABLE" ></a>CPU_FLAG_INTERRUPT_ENABLE</em>&nbsp;</td><td>
IF (bit 9) Interrupt enable flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a10" doxytag="CPU_FLAG_DIRECTION" ></a>CPU_FLAG_DIRECTION</em>&nbsp;</td><td>
DF (bit 10) Direction flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a11" doxytag="CPU_FLAG_OVERFLOW" ></a>CPU_FLAG_OVERFLOW</em>&nbsp;</td><td>
OF (bit 11) Overflow flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a12" doxytag="CPU_FLAG_IOPL_LOW" ></a>CPU_FLAG_IOPL_LOW</em>&nbsp;</td><td>
IOPL (bits 12, 13) I/O privilege level field. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a13" doxytag="CPU_FLAG_IOPL_HIGH" ></a>CPU_FLAG_IOPL_HIGH</em>&nbsp;</td><td>
IOPL (bits 12, 13) I/O privilege level field. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a14" doxytag="CPU_FLAG_NESTED_TASK" ></a>CPU_FLAG_NESTED_TASK</em>&nbsp;</td><td>
NT (bit 14) Nested task flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a15" doxytag="CPU_FLAG_RESUME_TASK" ></a>CPU_FLAG_RESUME_TASK</em>&nbsp;</td><td>
RF (bit 16) Resume flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a16" doxytag="CPU_FLAG_V8086_MODE" ></a>CPU_FLAG_V8086_MODE</em>&nbsp;</td><td>
VM (bit 17) Virtual-8086 mode flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a17" doxytag="CPU_FLAG_ALIGNMENT_CHECK" ></a>CPU_FLAG_ALIGNMENT_CHECK</em>&nbsp;</td><td>
AC (bit 18) Alignment check flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a18" doxytag="CPU_FLAG_VIRTUAL_INTERRUPT" ></a>CPU_FLAG_VIRTUAL_INTERRUPT</em>&nbsp;</td><td>
VIF (bit 19) Virtual interrupt flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a19" doxytag="CPU_FLAG_VIRTUAL_INTERRUPT_PENDING" ></a>CPU_FLAG_VIRTUAL_INTERRUPT_PENDING</em>&nbsp;</td><td>
VIP (bit 20) Virtual interrupt pending flag. </td></tr>
<tr><td valign=top><em><a class="anchor" name="gga19a20" doxytag="CPU_FLAG_ID" ></a>CPU_FLAG_ID</em>&nbsp;</td><td>
ID (bit 21) Identification flag. </td></tr>
</table>
</dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga16" doxytag="features.h::cpu_sub_type_t" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> enum <a class="el" href="group__group__cpu.html#ga16">cpu_sub_type_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Minor CPU type. 
<p>
<dl compact><dt><b>Enumeration values: </b></dt><dd>
<table border=0 cellspacing=2 cellpadding=0>
<tr><td valign=top><em><a class="anchor" name="gga16a68" doxytag="CPU_SUB_TYPE_A_step" ></a>CPU_SUB_TYPE_A_step</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga16a69" doxytag="CPU_SUB_TYPE_Standart" ></a>CPU_SUB_TYPE_Standart</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga16a70" doxytag="CPU_SUB_TYPE_Mobile" ></a>CPU_SUB_TYPE_Mobile</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga16a71" doxytag="CPU_SUB_TYPE_Overdrive" ></a>CPU_SUB_TYPE_Overdrive</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga16a72" doxytag="CPU_SUB_TYPE_WriteBackEnhanced" ></a>CPU_SUB_TYPE_WriteBackEnhanced</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga16a73" doxytag="CPU_SUB_TYPE_MMX" ></a>CPU_SUB_TYPE_MMX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga16a74" doxytag="CPU_SUB_TYPE_Celeron" ></a>CPU_SUB_TYPE_Celeron</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga16a75" doxytag="CPU_SUB_TYPE_CeleronII" ></a>CPU_SUB_TYPE_CeleronII</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga16a76" doxytag="CPU_SUB_TYPE_Xeon" ></a>CPU_SUB_TYPE_Xeon</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga16a77" doxytag="CPU_SUB_TYPE_Coppermine" ></a>CPU_SUB_TYPE_Coppermine</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga16a78" doxytag="CPU_SUB_TYPE_Duron" ></a>CPU_SUB_TYPE_Duron</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga16a79" doxytag="CPU_SUB_TYPE_Thinderbird" ></a>CPU_SUB_TYPE_Thinderbird</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga15" doxytag="features.h::cpu_type_t" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> enum <a class="el" href="group__group__cpu.html#ga15">cpu_type_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Major CPU type. 
<p>
<dl compact><dt><b>Enumeration values: </b></dt><dd>
<table border=0 cellspacing=2 cellpadding=0>
<tr><td valign=top><em><a class="anchor" name="gga15a14" doxytag="CPU_TYPE_UNKNOWN_PROCESSOR" ></a>CPU_TYPE_UNKNOWN_PROCESSOR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a15" doxytag="CPU_TYPE_UNKNOWN_Intel" ></a>CPU_TYPE_UNKNOWN_Intel</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a16" doxytag="CPU_TYPE_UNKNOWN_AMD" ></a>CPU_TYPE_UNKNOWN_AMD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a17" doxytag="CPU_TYPE_UNKNOWN_Cyrix" ></a>CPU_TYPE_UNKNOWN_Cyrix</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a18" doxytag="CPU_TYPE_UNKNOWN_Centaur" ></a>CPU_TYPE_UNKNOWN_Centaur</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a19" doxytag="CPU_TYPE_UNKNOWN_Transmeta" ></a>CPU_TYPE_UNKNOWN_Transmeta</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a20" doxytag="CPU_TYPE_UNKNOWN_8086" ></a>CPU_TYPE_UNKNOWN_8086</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a21" doxytag="CPU_TYPE_UNKNOWN_80186" ></a>CPU_TYPE_UNKNOWN_80186</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a22" doxytag="CPU_TYPE_UNKNOWN_80286" ></a>CPU_TYPE_UNKNOWN_80286</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a23" doxytag="CPU_TYPE_UNKNOWN_80386" ></a>CPU_TYPE_UNKNOWN_80386</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a24" doxytag="CPU_TYPE_UNKNOWN_80486" ></a>CPU_TYPE_UNKNOWN_80486</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a25" doxytag="CPU_TYPE_UNKNOWN_80586" ></a>CPU_TYPE_UNKNOWN_80586</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a26" doxytag="CPU_TYPE_UNKNOWN_80686" ></a>CPU_TYPE_UNKNOWN_80686</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a27" doxytag="CPU_TYPE_UNKNOWN_INTEL_Pentium" ></a>CPU_TYPE_UNKNOWN_INTEL_Pentium</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a28" doxytag="CPU_TYPE_UNKNOWN_INTEL_P6" ></a>CPU_TYPE_UNKNOWN_INTEL_P6</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a29" doxytag="CPU_TYPE_UNKNOWN_AMD_Athlon" ></a>CPU_TYPE_UNKNOWN_AMD_Athlon</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a30" doxytag="CPU_TYPE_AMD_486" ></a>CPU_TYPE_AMD_486</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a31" doxytag="CPU_TYPE_AMD_486DX2" ></a>CPU_TYPE_AMD_486DX2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a32" doxytag="CPU_TYPE_AMD_486DX4" ></a>CPU_TYPE_AMD_486DX4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a33" doxytag="CPU_TYPE_AMD_5x86" ></a>CPU_TYPE_AMD_5x86</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a34" doxytag="CPU_TYPE_AMD_K5" ></a>CPU_TYPE_AMD_K5</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a35" doxytag="CPU_TYPE_AMD_K6" ></a>CPU_TYPE_AMD_K6</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a36" doxytag="CPU_TYPE_AMD_K6_2" ></a>CPU_TYPE_AMD_K6_2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a37" doxytag="CPU_TYPE_AMD_K6_3" ></a>CPU_TYPE_AMD_K6_3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a38" doxytag="CPU_TYPE_AMD_Athlon" ></a>CPU_TYPE_AMD_Athlon</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a39" doxytag="CPU_TYPE_Cyrix_5x86" ></a>CPU_TYPE_Cyrix_5x86</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a40" doxytag="CPU_TYPE_Cyrix_MediaGX" ></a>CPU_TYPE_Cyrix_MediaGX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a41" doxytag="CPU_TYPE_Cyrix_MediaGXm" ></a>CPU_TYPE_Cyrix_MediaGXm</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a42" doxytag="CPU_TYPE_Cyrix_M1" ></a>CPU_TYPE_Cyrix_M1</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a43" doxytag="CPU_TYPE_Cyrix_M2" ></a>CPU_TYPE_Cyrix_M2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a44" doxytag="CPU_TYPE_Cyrix_III" ></a>CPU_TYPE_Cyrix_III</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a45" doxytag="CPU_TYPE_Cyrix_6x86" ></a>CPU_TYPE_Cyrix_6x86</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a46" doxytag="CPU_TYPE_Cyrix_6x86MX" ></a>CPU_TYPE_Cyrix_6x86MX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a47" doxytag="CPU_TYPE_Centaur_C6" ></a>CPU_TYPE_Centaur_C6</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a48" doxytag="CPU_TYPE_Centaur_C2" ></a>CPU_TYPE_Centaur_C2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a49" doxytag="CPU_TYPE_Centaur_C3" ></a>CPU_TYPE_Centaur_C3</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a50" doxytag="CPU_TYPE_Rise_mP6" ></a>CPU_TYPE_Rise_mP6</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a51" doxytag="CPU_TYPE_UMC_U5D" ></a>CPU_TYPE_UMC_U5D</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a52" doxytag="CPU_TYPE_UMC_U5S" ></a>CPU_TYPE_UMC_U5S</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a53" doxytag="CPU_TYPE_INTEL_486" ></a>CPU_TYPE_INTEL_486</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a54" doxytag="CPU_TYPE_INTEL_486DX" ></a>CPU_TYPE_INTEL_486DX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a55" doxytag="CPU_TYPE_INTEL_486SX" ></a>CPU_TYPE_INTEL_486SX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a56" doxytag="CPU_TYPE_INTEL_486SL" ></a>CPU_TYPE_INTEL_486SL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a57" doxytag="CPU_TYPE_INTEL_486DX2" ></a>CPU_TYPE_INTEL_486DX2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a58" doxytag="CPU_TYPE_INTEL_486SX2" ></a>CPU_TYPE_INTEL_486SX2</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a59" doxytag="CPU_TYPE_INTEL_486DX4" ></a>CPU_TYPE_INTEL_486DX4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a60" doxytag="CPU_TYPE_INTEL_Pentium" ></a>CPU_TYPE_INTEL_Pentium</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a61" doxytag="CPU_TYPE_INTEL_Pentium_Pro" ></a>CPU_TYPE_INTEL_Pentium_Pro</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a62" doxytag="CPU_TYPE_INTEL_Pentium_II" ></a>CPU_TYPE_INTEL_Pentium_II</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a63" doxytag="CPU_TYPE_INTEL_Pentium_III" ></a>CPU_TYPE_INTEL_Pentium_III</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a64" doxytag="CPU_TYPE_INTEL_Pentium_4" ></a>CPU_TYPE_INTEL_Pentium_4</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a65" doxytag="CPU_TYPE_Transmeta_TM3200" ></a>CPU_TYPE_Transmeta_TM3200</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a66" doxytag="CPU_TYPE_Transmeta_TM5400" ></a>CPU_TYPE_Transmeta_TM5400</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga15a67" doxytag="CPU_TYPE_Transmeta_TM5600" ></a>CPU_TYPE_Transmeta_TM5600</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga14" doxytag="features.h::cpu_vendor_t" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> enum <a class="el" href="group__group__cpu.html#ga14">cpu_vendor_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
CPU vendor type. 
<p>
<dl compact><dt><b>Enumeration values: </b></dt><dd>
<table border=0 cellspacing=2 cellpadding=0>
<tr><td valign=top><em><a class="anchor" name="gga14a5" doxytag="CPU_VENDOR_UNKNOWN" ></a>CPU_VENDOR_UNKNOWN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga14a6" doxytag="CPU_VENDOR_AMD" ></a>CPU_VENDOR_AMD</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga14a7" doxytag="CPU_VENDOR_INTEL" ></a>CPU_VENDOR_INTEL</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga14a8" doxytag="CPU_VENDOR_CYRIX" ></a>CPU_VENDOR_CYRIX</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga14a9" doxytag="CPU_VENDOR_CENTAUR" ></a>CPU_VENDOR_CENTAUR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga14a10" doxytag="CPU_VENDOR_UMC" ></a>CPU_VENDOR_UMC</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga14a11" doxytag="CPU_VENDOR_NEXGEN" ></a>CPU_VENDOR_NEXGEN</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga14a12" doxytag="CPU_VENDOR_RISETECHNOLOGY" ></a>CPU_VENDOR_RISETECHNOLOGY</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga14a13" doxytag="CPU_VENDOR_TRANSMETA" ></a>CPU_VENDOR_TRANSMETA</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga17" doxytag="features.h::fpu_type_t" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> enum <a class="el" href="group__group__cpu.html#ga17">fpu_type_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
FPU type. 
<p>
<dl compact><dt><b>Enumeration values: </b></dt><dd>
<table border=0 cellspacing=2 cellpadding=0>
<tr><td valign=top><em><a class="anchor" name="gga17a80" doxytag="FPU_TYPE_NONE" ></a>FPU_TYPE_NONE</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga17a81" doxytag="FPU_TYPE_8087" ></a>FPU_TYPE_8087</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga17a82" doxytag="FPU_TYPE_80287" ></a>FPU_TYPE_80287</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga17a83" doxytag="FPU_TYPE_80387" ></a>FPU_TYPE_80387</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga17a84" doxytag="FPU_TYPE_BUILT_IN" ></a>FPU_TYPE_BUILT_IN</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga13" doxytag="features.h::platform_t" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> enum <a class="el" href="group__group__cpu.html#ga13">platform_t</a>          </td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Type of platform. 
<p>
<dl compact><dt><b>Enumeration values: </b></dt><dd>
<table border=0 cellspacing=2 cellpadding=0>
<tr><td valign=top><em><a class="anchor" name="gga13a1" doxytag="PLATFORM_I386" ></a>PLATFORM_I386</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga13a2" doxytag="PLATFORM_ARM" ></a>PLATFORM_ARM</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga13a3" doxytag="PLATFORM_MIPS" ></a>PLATFORM_MIPS</em>&nbsp;</td><td>
</td></tr>
<tr><td valign=top><em><a class="anchor" name="gga13a4" doxytag="PLATFORM_SPARC" ></a>PLATFORM_SPARC</em>&nbsp;</td><td>
</td></tr>
</table>
</dl>
    </td>
  </tr>
</table>
<hr><h2>Function Documentation</h2>
<a class="anchor" name="ga3" doxytag="common.h::cpu_esp_get" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> <a class="el" href="stdint_8h.html#a68">uint32_t</a> cpu_esp_get           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">void&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap><code> [inline, static]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Get state of ESP register. 
<p>
<dl compact><dt><b>Returns:</b></dt><dd>State of ESP register. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga5" doxytag="flags.h::cpu_flags_disable" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> void cpu_flags_disable           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="stdint_8h.html#a68">uint32_t</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>mask_flags</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap><code> [inline, static]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Disable flags. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td></td><td valign=top><em>mask_flags</em>&nbsp;</td><td>Disabled flags. </td></tr>
  </table>
</dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga4" doxytag="flags.h::cpu_flags_enable" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> void cpu_flags_enable           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="stdint_8h.html#a68">uint32_t</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>enable_flags</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap><code> [inline, static]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Enable flags. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td></td><td valign=top><em>enable_flags</em>&nbsp;</td><td>Enabled flags. </td></tr>
  </table>
</dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga7" doxytag="flags.h::cpu_flags_test" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> <a class="el" href="stdint__ext_8h.html#a8">bool</a> cpu_flags_test           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="stdint_8h.html#a68">uint32_t</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>test_flags</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap><code> [inline, static]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Testing flags. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td></td><td valign=top><em>test_flags</em>&nbsp;</td><td>test mask. </td></tr>
  </table>
</dl>
<dl compact><dt><b>Returns:</b></dt><dd>TRUE if flags toggled successfull, FALSE otherwise. </dd></dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga6" doxytag="flags.h::cpu_flags_toggle" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> void cpu_flags_toggle           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top"><a class="el" href="stdint_8h.html#a68">uint32_t</a>&nbsp;</td>
          <td class="mdname1" valign="top" nowrap> <em>mask_flags</em>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap><code> [inline, static]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Toggle flags. 
<p>
<dl compact><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td></td><td valign=top><em>mask_flags</em>&nbsp;</td><td>Toggled flags. </td></tr>
  </table>
</dl>
    </td>
  </tr>
</table>
<a class="anchor" name="ga2" doxytag="common.h::cpu_no_operation" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> void cpu_no_operation           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">void&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap><code> [inline, static]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Empty operation. 
<p>
    </td>
  </tr>
</table>
<a class="anchor" name="ga1" doxytag="common.h::cpu_pop_all" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> void cpu_pop_all           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">void&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap><code> [inline, static]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Load all registers from stack. 
<p>
    </td>
  </tr>
</table>
<a class="anchor" name="ga0" doxytag="common.h::cpu_push_all" ></a><p>
<table class="mdTable" width="100%" cellpadding="2" cellspacing="0">
  <tr>
    <td class="mdRow">
      <table cellpadding="0" cellspacing="0" border="0">
        <tr>
          <td class="md" nowrap valign="top"> void cpu_push_all           </td>
          <td class="md" valign="top">(&nbsp;</td>
          <td class="md" nowrap valign="top">void&nbsp;</td>
          <td class="mdname1" valign="top" nowrap>          </td>
          <td class="md" valign="top">&nbsp;)&nbsp;</td>
          <td class="md" nowrap><code> [inline, static]</code></td>
        </tr>
      </table>
    </td>
  </tr>
</table>
<table cellspacing=5 cellpadding=0 border=0>
  <tr>
    <td>
      &nbsp;
    </td>
    <td>

<p>
Save all registers in stack. 
<p>
    </td>
  </tr>
</table>
  </body>
</html>
