`timescale 1ns / 1ps
module decoder_2to4_behavioral (
    input wire [1:0] in,   // 2-bit input selection
    input wire en,         // Enable signal (active high)
    output reg [3:0] out   // 4-bit output
);

    always @(*) begin
        if (!en) begin
            out = 4'b0000; // If disabled, all outputs are 0
        end else begin
            case (in)
                2'b00: out = 4'b0001;
                2'b01: out = 4'b0010;
                2'b10: out = 4'b0100;
                2'b11: out = 4'b1000;
                default: out = 4'b0000;
            endcase
        end
    end

endmodule
