Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Oct 30 02:00:58 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.924        0.000                      0                  419        0.217        0.000                      0                  419        4.500        0.000                       0                   268  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.924        0.000                      0                  419        0.217        0.000                      0                  419        4.500        0.000                       0                   268  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.924ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.217ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.924ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 1.738ns (21.630%)  route 6.297ns (78.370%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  ball_x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.518     5.590 f  ball_x_pos_reg[6]/Q
                         net (fo=10, routed)          1.247     6.837    ball_x_pos_reg[6]
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.961 f  brick_state[119]_i_3/O
                         net (fo=11, routed)          0.757     7.719    brick_state[119]_i_3_n_0
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.150     7.869 f  brick_state[59]_i_3/O
                         net (fo=5, routed)           0.658     8.527    brick_state[59]_i_3_n_0
    SLICE_X32Y29         LUT6 (Prop_lut6_I5_O)        0.326     8.853 r  brick_state[29]_i_2/O
                         net (fo=20, routed)          0.749     9.602    brick_state[29]_i_2_n_0
    SLICE_X31Y32         LUT3 (Prop_lut3_I0_O)        0.124     9.726 r  FSM_sequential_current_state[2]_i_100/O
                         net (fo=1, routed)           0.619    10.344    FSM_sequential_current_state[2]_i_100_n_0
    SLICE_X31Y32         LUT6 (Prop_lut6_I0_O)        0.124    10.468 r  FSM_sequential_current_state[2]_i_48/O
                         net (fo=1, routed)           0.577    11.046    FSM_sequential_current_state[2]_i_48_n_0
    SLICE_X30Y31         LUT6 (Prop_lut6_I0_O)        0.124    11.170 r  FSM_sequential_current_state[2]_i_15/O
                         net (fo=1, routed)           0.855    12.025    FSM_sequential_current_state[2]_i_15_n_0
    SLICE_X31Y31         LUT6 (Prop_lut6_I0_O)        0.124    12.149 r  FSM_sequential_current_state[2]_i_4/O
                         net (fo=3, routed)           0.835    12.983    FSM_sequential_current_state[2]_i_4_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.107 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    13.107    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.031    15.032    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -13.107    
  -------------------------------------------------------------------
                         slack                                  1.924    

Slack (MET) :             1.979ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.979ns  (logic 1.738ns (21.782%)  route 6.241ns (78.218%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  ball_x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  ball_x_pos_reg[6]/Q
                         net (fo=10, routed)          1.247     6.837    ball_x_pos_reg[6]
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.961 r  brick_state[119]_i_3/O
                         net (fo=11, routed)          0.757     7.719    brick_state[119]_i_3_n_0
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.150     7.869 r  brick_state[59]_i_3/O
                         net (fo=5, routed)           0.507     8.375    brick_state[59]_i_3_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.326     8.701 f  brick_state[19]_i_2/O
                         net (fo=19, routed)          0.944     9.645    brick_state[19]_i_2_n_0
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.769 f  FSM_sequential_current_state[2]_i_88/O
                         net (fo=1, routed)           0.761    10.530    FSM_sequential_current_state[2]_i_88_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.654 f  FSM_sequential_current_state[2]_i_32/O
                         net (fo=1, routed)           0.399    11.053    FSM_sequential_current_state[2]_i_32_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.177 r  FSM_sequential_current_state[2]_i_11/O
                         net (fo=1, routed)           0.827    12.004    FSM_sequential_current_state[2]_i_11_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.128 r  FSM_sequential_current_state[2]_i_3/O
                         net (fo=3, routed)           0.799    12.927    FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124    13.051 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    13.051    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.029    15.030    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -13.051    
  -------------------------------------------------------------------
                         slack                                  1.979    

Slack (MET) :             2.134ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.826ns  (logic 1.738ns (22.209%)  route 6.088ns (77.791%))
  Logic Levels:           8  (LUT2=1 LUT3=1 LUT6=6)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.551     5.072    CLK_IBUF_BUFG
    SLICE_X38Y21         FDRE                                         r  ball_x_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y21         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  ball_x_pos_reg[6]/Q
                         net (fo=10, routed)          1.247     6.837    ball_x_pos_reg[6]
    SLICE_X38Y25         LUT6 (Prop_lut6_I0_O)        0.124     6.961 r  brick_state[119]_i_3/O
                         net (fo=11, routed)          0.757     7.719    brick_state[119]_i_3_n_0
    SLICE_X36Y27         LUT2 (Prop_lut2_I1_O)        0.150     7.869 r  brick_state[59]_i_3/O
                         net (fo=5, routed)           0.507     8.375    brick_state[59]_i_3_n_0
    SLICE_X32Y28         LUT6 (Prop_lut6_I0_O)        0.326     8.701 f  brick_state[19]_i_2/O
                         net (fo=19, routed)          0.944     9.645    brick_state[19]_i_2_n_0
    SLICE_X31Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.769 f  FSM_sequential_current_state[2]_i_88/O
                         net (fo=1, routed)           0.761    10.530    FSM_sequential_current_state[2]_i_88_n_0
    SLICE_X31Y27         LUT6 (Prop_lut6_I0_O)        0.124    10.654 f  FSM_sequential_current_state[2]_i_32/O
                         net (fo=1, routed)           0.399    11.053    FSM_sequential_current_state[2]_i_32_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.177 r  FSM_sequential_current_state[2]_i_11/O
                         net (fo=1, routed)           0.827    12.004    FSM_sequential_current_state[2]_i_11_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    12.128 r  FSM_sequential_current_state[2]_i_3/O
                         net (fo=3, routed)           0.646    12.774    FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X39Y31         LUT6 (Prop_lut6_I1_O)        0.124    12.898 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    12.898    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X39Y31         FDRE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.435    14.776    CLK_IBUF_BUFG
    SLICE_X39Y31         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.031    15.032    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -12.898    
  -------------------------------------------------------------------
                         slack                                  2.134    

Slack (MET) :             2.477ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.456ns  (logic 3.294ns (44.177%)  route 4.162ns (55.823%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  board_x_curr_reg[2]/Q
                         net (fo=14, routed)          0.639     6.231    board_x_curr_reg_n_0_[2]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.887 r  pixel_data_reg[12]_i_319/CO[3]
                         net (fo=1, routed)           0.000     6.887    pixel_data_reg[12]_i_319_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  pixel_data_reg[12]_i_213/CO[3]
                         net (fo=1, routed)           0.000     7.001    pixel_data_reg[12]_i_213_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.335 f  pixel_data_reg[12]_i_110/O[1]
                         net (fo=4, routed)           0.833     8.168    pixel_data_reg[12]_i_110_n_6
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     8.471 r  pixel_data[12]_i_114/O
                         net (fo=1, routed)           0.000     8.471    oled/board_x_curr_reg[11]_1[1]
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.041 r  oled/pixel_data_reg[12]_i_45/CO[2]
                         net (fo=1, routed)           0.635     9.677    oled/pixel_data3598_in
    SLICE_X37Y26         LUT6 (Prop_lut6_I3_O)        0.313     9.990 r  oled/pixel_data[12]_i_11/O
                         net (fo=7, routed)           0.588    10.578    oled/pixel_data[12]_i_11_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.702 r  oled/pixel_data[12]_i_3/O
                         net (fo=5, routed)           1.467    12.169    oled/pixel_data[12]_i_3_n_0
    SLICE_X51Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.293 r  oled/pixel_data[14]_i_2/O
                         net (fo=1, routed)           0.000    12.293    oled/pixel_data[14]_i_2_n_0
    SLICE_X51Y9          MUXF7 (Prop_muxf7_I0_O)      0.238    12.531 r  oled/pixel_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    12.531    oled_n_100
    SLICE_X51Y9          FDRE                                         r  pixel_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.450    14.791    CLK_IBUF_BUFG
    SLICE_X51Y9          FDRE                                         r  pixel_data_reg[14]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X51Y9          FDRE (Setup_fdre_C_D)        0.064    15.008    pixel_data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -12.531    
  -------------------------------------------------------------------
                         slack                                  2.477    

Slack (MET) :             2.554ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 3.056ns (41.613%)  route 4.288ns (58.387%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  board_x_curr_reg[2]/Q
                         net (fo=14, routed)          0.639     6.231    board_x_curr_reg_n_0_[2]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.887 r  pixel_data_reg[12]_i_319/CO[3]
                         net (fo=1, routed)           0.000     6.887    pixel_data_reg[12]_i_319_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  pixel_data_reg[12]_i_213/CO[3]
                         net (fo=1, routed)           0.000     7.001    pixel_data_reg[12]_i_213_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.335 f  pixel_data_reg[12]_i_110/O[1]
                         net (fo=4, routed)           0.833     8.168    pixel_data_reg[12]_i_110_n_6
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     8.471 r  pixel_data[12]_i_114/O
                         net (fo=1, routed)           0.000     8.471    oled/board_x_curr_reg[11]_1[1]
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.041 r  oled/pixel_data_reg[12]_i_45/CO[2]
                         net (fo=1, routed)           0.635     9.677    oled/pixel_data3598_in
    SLICE_X37Y26         LUT6 (Prop_lut6_I3_O)        0.313     9.990 r  oled/pixel_data[12]_i_11/O
                         net (fo=7, routed)           1.380    11.370    oled/pixel_data[12]_i_11_n_0
    SLICE_X45Y12         LUT2 (Prop_lut2_I0_O)        0.124    11.494 r  oled/pixel_data[10]_i_7/O
                         net (fo=6, routed)           0.800    12.294    oled/pixel_data[10]_i_7_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I5_O)        0.124    12.418 r  oled/pixel_data[8]_i_1/O
                         net (fo=1, routed)           0.000    12.418    oled_n_106
    SLICE_X49Y12         FDRE                                         r  pixel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.447    14.788    CLK_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  pixel_data_reg[8]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)        0.031    14.972    pixel_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.418    
  -------------------------------------------------------------------
                         slack                                  2.554    

Slack (MET) :             2.659ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.236ns  (logic 3.056ns (42.231%)  route 4.180ns (57.769%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  board_x_curr_reg[2]/Q
                         net (fo=14, routed)          0.639     6.231    board_x_curr_reg_n_0_[2]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.887 r  pixel_data_reg[12]_i_319/CO[3]
                         net (fo=1, routed)           0.000     6.887    pixel_data_reg[12]_i_319_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  pixel_data_reg[12]_i_213/CO[3]
                         net (fo=1, routed)           0.000     7.001    pixel_data_reg[12]_i_213_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.335 f  pixel_data_reg[12]_i_110/O[1]
                         net (fo=4, routed)           0.833     8.168    pixel_data_reg[12]_i_110_n_6
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     8.471 r  pixel_data[12]_i_114/O
                         net (fo=1, routed)           0.000     8.471    oled/board_x_curr_reg[11]_1[1]
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.041 r  oled/pixel_data_reg[12]_i_45/CO[2]
                         net (fo=1, routed)           0.635     9.677    oled/pixel_data3598_in
    SLICE_X37Y26         LUT6 (Prop_lut6_I3_O)        0.313     9.990 r  oled/pixel_data[12]_i_11/O
                         net (fo=7, routed)           1.380    11.370    oled/pixel_data[12]_i_11_n_0
    SLICE_X45Y12         LUT2 (Prop_lut2_I0_O)        0.124    11.494 r  oled/pixel_data[10]_i_7/O
                         net (fo=6, routed)           0.693    12.187    oled/pixel_data[10]_i_7_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I5_O)        0.124    12.311 r  oled/pixel_data[10]_i_1/O
                         net (fo=1, routed)           0.000    12.311    oled_n_104
    SLICE_X49Y12         FDRE                                         r  pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.447    14.788    CLK_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  pixel_data_reg[10]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)        0.029    14.970    pixel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -12.311    
  -------------------------------------------------------------------
                         slack                                  2.659    

Slack (MET) :             2.664ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.233ns  (logic 3.056ns (42.249%)  route 4.177ns (57.751%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  board_x_curr_reg[2]/Q
                         net (fo=14, routed)          0.639     6.231    board_x_curr_reg_n_0_[2]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.887 r  pixel_data_reg[12]_i_319/CO[3]
                         net (fo=1, routed)           0.000     6.887    pixel_data_reg[12]_i_319_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  pixel_data_reg[12]_i_213/CO[3]
                         net (fo=1, routed)           0.000     7.001    pixel_data_reg[12]_i_213_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.335 f  pixel_data_reg[12]_i_110/O[1]
                         net (fo=4, routed)           0.833     8.168    pixel_data_reg[12]_i_110_n_6
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     8.471 r  pixel_data[12]_i_114/O
                         net (fo=1, routed)           0.000     8.471    oled/board_x_curr_reg[11]_1[1]
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.041 r  oled/pixel_data_reg[12]_i_45/CO[2]
                         net (fo=1, routed)           0.635     9.677    oled/pixel_data3598_in
    SLICE_X37Y26         LUT6 (Prop_lut6_I3_O)        0.313     9.990 r  oled/pixel_data[12]_i_11/O
                         net (fo=7, routed)           1.380    11.370    oled/pixel_data[12]_i_11_n_0
    SLICE_X45Y12         LUT2 (Prop_lut2_I0_O)        0.124    11.494 r  oled/pixel_data[10]_i_7/O
                         net (fo=6, routed)           0.690    12.184    oled/pixel_data[10]_i_7_n_0
    SLICE_X49Y12         LUT6 (Prop_lut6_I5_O)        0.124    12.308 r  oled/pixel_data[6]_i_1/O
                         net (fo=1, routed)           0.000    12.308    oled_n_108
    SLICE_X49Y12         FDRE                                         r  pixel_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.447    14.788    CLK_IBUF_BUFG
    SLICE_X49Y12         FDRE                                         r  pixel_data_reg[6]/C
                         clock pessimism              0.188    14.976    
                         clock uncertainty           -0.035    14.941    
    SLICE_X49Y12         FDRE (Setup_fdre_C_D)        0.031    14.972    pixel_data_reg[6]
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.308    
  -------------------------------------------------------------------
                         slack                                  2.664    

Slack (MET) :             2.671ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.312ns  (logic 3.265ns (44.656%)  route 4.047ns (55.344%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  board_x_curr_reg[2]/Q
                         net (fo=14, routed)          0.639     6.231    board_x_curr_reg_n_0_[2]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.887 r  pixel_data_reg[12]_i_319/CO[3]
                         net (fo=1, routed)           0.000     6.887    pixel_data_reg[12]_i_319_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  pixel_data_reg[12]_i_213/CO[3]
                         net (fo=1, routed)           0.000     7.001    pixel_data_reg[12]_i_213_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.335 f  pixel_data_reg[12]_i_110/O[1]
                         net (fo=4, routed)           0.833     8.168    pixel_data_reg[12]_i_110_n_6
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     8.471 r  pixel_data[12]_i_114/O
                         net (fo=1, routed)           0.000     8.471    oled/board_x_curr_reg[11]_1[1]
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.041 r  oled/pixel_data_reg[12]_i_45/CO[2]
                         net (fo=1, routed)           0.635     9.677    oled/pixel_data3598_in
    SLICE_X37Y26         LUT6 (Prop_lut6_I3_O)        0.313     9.990 r  oled/pixel_data[12]_i_11/O
                         net (fo=7, routed)           0.588    10.578    oled/pixel_data[12]_i_11_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.702 r  oled/pixel_data[12]_i_3/O
                         net (fo=5, routed)           1.351    12.053    oled/pixel_data[12]_i_3_n_0
    SLICE_X50Y9          LUT5 (Prop_lut5_I0_O)        0.124    12.177 r  oled/pixel_data[13]_i_2/O
                         net (fo=1, routed)           0.000    12.177    oled/pixel_data[13]_i_2_n_0
    SLICE_X50Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    12.386 r  oled/pixel_data_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    12.386    oled_n_101
    SLICE_X50Y9          FDRE                                         r  pixel_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.450    14.791    CLK_IBUF_BUFG
    SLICE_X50Y9          FDRE                                         r  pixel_data_reg[13]/C
                         clock pessimism              0.188    14.979    
                         clock uncertainty           -0.035    14.944    
    SLICE_X50Y9          FDRE (Setup_fdre_C_D)        0.113    15.057    pixel_data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -12.386    
  -------------------------------------------------------------------
                         slack                                  2.671    

Slack (MET) :             2.682ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.212ns  (logic 3.056ns (42.373%)  route 4.156ns (57.627%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  board_x_curr_reg[2]/Q
                         net (fo=14, routed)          0.639     6.231    board_x_curr_reg_n_0_[2]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.887 r  pixel_data_reg[12]_i_319/CO[3]
                         net (fo=1, routed)           0.000     6.887    pixel_data_reg[12]_i_319_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  pixel_data_reg[12]_i_213/CO[3]
                         net (fo=1, routed)           0.000     7.001    pixel_data_reg[12]_i_213_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.335 f  pixel_data_reg[12]_i_110/O[1]
                         net (fo=4, routed)           0.833     8.168    pixel_data_reg[12]_i_110_n_6
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     8.471 r  pixel_data[12]_i_114/O
                         net (fo=1, routed)           0.000     8.471    oled/board_x_curr_reg[11]_1[1]
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.041 r  oled/pixel_data_reg[12]_i_45/CO[2]
                         net (fo=1, routed)           0.635     9.677    oled/pixel_data3598_in
    SLICE_X37Y26         LUT6 (Prop_lut6_I3_O)        0.313     9.990 r  oled/pixel_data[12]_i_11/O
                         net (fo=7, routed)           1.380    11.370    oled/pixel_data[12]_i_11_n_0
    SLICE_X45Y12         LUT2 (Prop_lut2_I0_O)        0.124    11.494 r  oled/pixel_data[10]_i_7/O
                         net (fo=6, routed)           0.668    12.162    oled/pixel_data[10]_i_7_n_0
    SLICE_X49Y13         LUT6 (Prop_lut6_I5_O)        0.124    12.286 r  oled/pixel_data[7]_i_1/O
                         net (fo=1, routed)           0.000    12.286    oled_n_107
    SLICE_X49Y13         FDRE                                         r  pixel_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.446    14.787    CLK_IBUF_BUFG
    SLICE_X49Y13         FDRE                                         r  pixel_data_reg[7]/C
                         clock pessimism              0.188    14.975    
                         clock uncertainty           -0.035    14.940    
    SLICE_X49Y13         FDRE (Setup_fdre_C_D)        0.029    14.969    pixel_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -12.286    
  -------------------------------------------------------------------
                         slack                                  2.682    

Slack (MET) :             2.710ns  (required time - arrival time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.272ns  (logic 3.265ns (44.900%)  route 4.007ns (55.100%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.518     5.592 r  board_x_curr_reg[2]/Q
                         net (fo=14, routed)          0.639     6.231    board_x_curr_reg_n_0_[2]
    SLICE_X35Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.887 r  pixel_data_reg[12]_i_319/CO[3]
                         net (fo=1, routed)           0.000     6.887    pixel_data_reg[12]_i_319_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  pixel_data_reg[12]_i_213/CO[3]
                         net (fo=1, routed)           0.000     7.001    pixel_data_reg[12]_i_213_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.335 f  pixel_data_reg[12]_i_110/O[1]
                         net (fo=4, routed)           0.833     8.168    pixel_data_reg[12]_i_110_n_6
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.303     8.471 r  pixel_data[12]_i_114/O
                         net (fo=1, routed)           0.000     8.471    oled/board_x_curr_reg[11]_1[1]
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.041 r  oled/pixel_data_reg[12]_i_45/CO[2]
                         net (fo=1, routed)           0.635     9.677    oled/pixel_data3598_in
    SLICE_X37Y26         LUT6 (Prop_lut6_I3_O)        0.313     9.990 r  oled/pixel_data[12]_i_11/O
                         net (fo=7, routed)           0.588    10.578    oled/pixel_data[12]_i_11_n_0
    SLICE_X40Y25         LUT6 (Prop_lut6_I5_O)        0.124    10.702 r  oled/pixel_data[12]_i_3/O
                         net (fo=5, routed)           1.311    12.013    oled/pixel_data[12]_i_3_n_0
    SLICE_X52Y11         LUT5 (Prop_lut5_I0_O)        0.124    12.137 r  oled/pixel_data[15]_i_2/O
                         net (fo=1, routed)           0.000    12.137    oled/pixel_data[15]_i_2_n_0
    SLICE_X52Y11         MUXF7 (Prop_muxf7_I0_O)      0.209    12.346 r  oled/pixel_data_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    12.346    oled_n_99
    SLICE_X52Y11         FDRE                                         r  pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         1.449    14.790    CLK_IBUF_BUFG
    SLICE_X52Y11         FDRE                                         r  pixel_data_reg[15]/C
                         clock pessimism              0.188    14.978    
                         clock uncertainty           -0.035    14.943    
    SLICE_X52Y11         FDRE (Setup_fdre_C_D)        0.113    15.056    pixel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -12.346    
  -------------------------------------------------------------------
                         slack                                  2.710    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 brick_state_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.277%)  route 0.123ns (39.723%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.550     1.433    CLK_IBUF_BUFG
    SLICE_X29Y25         FDRE                                         r  brick_state_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  brick_state_reg[14]/Q
                         net (fo=3, routed)           0.123     1.697    p_3_in46_in
    SLICE_X29Y25         LUT4 (Prop_lut4_I3_O)        0.045     1.742 r  brick_state[14]_i_1/O
                         net (fo=1, routed)           0.000     1.742    brick_state[14]_i_1_n_0
    SLICE_X29Y25         FDRE                                         r  brick_state_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.817     1.944    CLK_IBUF_BUFG
    SLICE_X29Y25         FDRE                                         r  brick_state_reg[14]/C
                         clock pessimism             -0.511     1.433    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.092     1.525    brick_state_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 bounce_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.441    CLK_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  bounce_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  bounce_counter_reg[10]/Q
                         net (fo=3, routed)           0.067     1.672    bounce_counter_reg[10]
    SLICE_X34Y15         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.801 r  bounce_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    bounce_counter_reg[8]_i_1_n_4
    SLICE_X34Y15         FDRE                                         r  bounce_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.825     1.952    CLK_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  bounce_counter_reg[11]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X34Y15         FDRE (Hold_fdre_C_D)         0.134     1.575    bounce_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 board_x_curr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            board_x_prev_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.164ns (51.751%)  route 0.153ns (48.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.438    CLK_IBUF_BUFG
    SLICE_X30Y19         FDRE                                         r  board_x_curr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y19         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  board_x_curr_reg[2]/Q
                         net (fo=14, routed)          0.153     1.755    board_x_curr_reg_n_0_[2]
    SLICE_X33Y19         FDRE                                         r  board_x_prev_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     1.949    CLK_IBUF_BUFG
    SLICE_X33Y19         FDRE                                         r  board_x_prev_reg[2]/C
                         clock pessimism             -0.497     1.452    
    SLICE_X33Y19         FDRE (Hold_fdre_C_D)         0.070     1.522    board_x_prev_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.441    CLK_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  bounce_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  bounce_counter_reg[2]/Q
                         net (fo=4, routed)           0.079     1.684    bounce_counter_reg[2]
    SLICE_X34Y13         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.813 r  bounce_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    bounce_counter_reg[0]_i_1_n_4
    SLICE_X34Y13         FDRE                                         r  bounce_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     1.953    CLK_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  bounce_counter_reg[3]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134     1.575    bounce_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.556     1.439    CLK_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  bounce_counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  bounce_counter_reg[16]/Q
                         net (fo=3, routed)           0.079     1.682    bounce_counter_reg[16]
    SLICE_X34Y17         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.811 r  bounce_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.811    bounce_counter_reg[16]_i_1_n_6
    SLICE_X34Y17         FDRE                                         r  bounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.823     1.950    CLK_IBUF_BUFG
    SLICE_X34Y17         FDRE                                         r  bounce_counter_reg[17]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X34Y17         FDRE (Hold_fdre_C_D)         0.134     1.573    bounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.734%)  route 0.079ns (21.265%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.553     1.436    CLK_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  bounce_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y20         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  bounce_counter_reg[30]/Q
                         net (fo=3, routed)           0.079     1.679    bounce_counter_reg[30]
    SLICE_X34Y20         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.808 r  bounce_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    bounce_counter_reg[28]_i_1_n_4
    SLICE_X34Y20         FDRE                                         r  bounce_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.820     1.947    CLK_IBUF_BUFG
    SLICE_X34Y20         FDRE                                         r  bounce_counter_reg[31]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X34Y20         FDRE (Hold_fdre_C_D)         0.134     1.570    bounce_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.557     1.440    CLK_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  bounce_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  bounce_counter_reg[12]/Q
                         net (fo=3, routed)           0.079     1.683    bounce_counter_reg[12]
    SLICE_X34Y16         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.812 r  bounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.812    bounce_counter_reg[12]_i_1_n_6
    SLICE_X34Y16         FDRE                                         r  bounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.824     1.951    CLK_IBUF_BUFG
    SLICE_X34Y16         FDRE                                         r  bounce_counter_reg[13]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.134     1.574    bounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.558     1.441    CLK_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  bounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  bounce_counter_reg[0]/Q
                         net (fo=5, routed)           0.079     1.684    bounce_counter_reg[0]
    SLICE_X34Y13         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.813 r  bounce_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.813    bounce_counter_reg[0]_i_1_n_6
    SLICE_X34Y13         FDRE                                         r  bounce_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.826     1.953    CLK_IBUF_BUFG
    SLICE_X34Y13         FDRE                                         r  bounce_counter_reg[1]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X34Y13         FDRE (Hold_fdre_C_D)         0.134     1.575    bounce_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.555     1.438    CLK_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  bounce_counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y18         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  bounce_counter_reg[20]/Q
                         net (fo=3, routed)           0.079     1.681    bounce_counter_reg[20]
    SLICE_X34Y18         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.810 r  bounce_counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.810    bounce_counter_reg[20]_i_1_n_6
    SLICE_X34Y18         FDRE                                         r  bounce_counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.822     1.949    CLK_IBUF_BUFG
    SLICE_X34Y18         FDRE                                         r  bounce_counter_reg[21]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.134     1.572    bounce_counter_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 bounce_counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.293ns (78.721%)  route 0.079ns (21.279%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.554     1.437    CLK_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  bounce_counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y19         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  bounce_counter_reg[24]/Q
                         net (fo=4, routed)           0.079     1.680    bounce_counter_reg[24]
    SLICE_X34Y19         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.809 r  bounce_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.809    bounce_counter_reg[24]_i_1_n_6
    SLICE_X34Y19         FDRE                                         r  bounce_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=267, routed)         0.821     1.948    CLK_IBUF_BUFG
    SLICE_X34Y19         FDRE                                         r  bounce_counter_reg[25]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X34Y19         FDRE (Hold_fdre_C_D)         0.134     1.571    bounce_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.238    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y28   ball_move_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y28   ball_move_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y29   ball_move_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y29   ball_move_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y29   ball_move_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y29   ball_move_counter_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y30   ball_move_counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y16   bounce_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y16   bounce_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y12   pixel_data_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X45Y10   pixel_data_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y12   pixel_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y13   pixel_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y12   pixel_data_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y28   ball_move_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y28   ball_move_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y30   ball_move_counter_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y28   brick_state_reg[49]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y28   brick_state_reg[50]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   bounce_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   bounce_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y16   bounce_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y13   bounce_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y33   brick_state_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y27   brick_state_reg[62]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y27   brick_state_reg[63]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y26   brick_state_reg[64]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y26   brick_state_reg[64]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y27   brick_state_reg[66]/C



