
MainBoard.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002cc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000098e4  080002cc  080002cc  000012cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08009bb0  08009bb0  0000abb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009c04  08009c04  0000ac04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08009c08  08009c08  0000ac08  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000104  24000000  08009c0c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00001c8c  24000104  08009d10  0000b104  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  24001d90  08009d10  0000bd90  2**0
                  ALLOC
  8 .ARM.attributes 0000002e  00000000  00000000  0000b104  2**0
                  CONTENTS, READONLY
  9 .debug_info   00018e71  00000000  00000000  0000b132  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000035e5  00000000  00000000  00023fa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 00001148  00000000  00000000  00027588  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 00000cfa  00000000  00000000  000286d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0003910e  00000000  00000000  000293ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001822f  00000000  00000000  000624d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    00172306  00000000  00000000  0007a707  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001eca0d  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000046b0  00000000  00000000  001eca50  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 0000009c  00000000  00000000  001f1100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002cc <__do_global_dtors_aux>:
 80002cc:	b510      	push	{r4, lr}
 80002ce:	4c05      	ldr	r4, [pc, #20]	@ (80002e4 <__do_global_dtors_aux+0x18>)
 80002d0:	7823      	ldrb	r3, [r4, #0]
 80002d2:	b933      	cbnz	r3, 80002e2 <__do_global_dtors_aux+0x16>
 80002d4:	4b04      	ldr	r3, [pc, #16]	@ (80002e8 <__do_global_dtors_aux+0x1c>)
 80002d6:	b113      	cbz	r3, 80002de <__do_global_dtors_aux+0x12>
 80002d8:	4804      	ldr	r0, [pc, #16]	@ (80002ec <__do_global_dtors_aux+0x20>)
 80002da:	f3af 8000 	nop.w
 80002de:	2301      	movs	r3, #1
 80002e0:	7023      	strb	r3, [r4, #0]
 80002e2:	bd10      	pop	{r4, pc}
 80002e4:	24000104 	.word	0x24000104
 80002e8:	00000000 	.word	0x00000000
 80002ec:	08009b98 	.word	0x08009b98

080002f0 <frame_dummy>:
 80002f0:	b508      	push	{r3, lr}
 80002f2:	4b03      	ldr	r3, [pc, #12]	@ (8000300 <frame_dummy+0x10>)
 80002f4:	b11b      	cbz	r3, 80002fe <frame_dummy+0xe>
 80002f6:	4903      	ldr	r1, [pc, #12]	@ (8000304 <frame_dummy+0x14>)
 80002f8:	4803      	ldr	r0, [pc, #12]	@ (8000308 <frame_dummy+0x18>)
 80002fa:	f3af 8000 	nop.w
 80002fe:	bd08      	pop	{r3, pc}
 8000300:	00000000 	.word	0x00000000
 8000304:	24000108 	.word	0x24000108
 8000308:	08009b98 	.word	0x08009b98

0800030c <LCD_Select>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void LCD_Select(void) {
 800030c:	b580      	push	{r7, lr}
 800030e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_RESET);
 8000310:	2200      	movs	r2, #0
 8000312:	2110      	movs	r1, #16
 8000314:	4802      	ldr	r0, [pc, #8]	@ (8000320 <LCD_Select+0x14>)
 8000316:	f001 fa07 	bl	8001728 <HAL_GPIO_WritePin>
}
 800031a:	bf00      	nop
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	58020c00 	.word	0x58020c00

08000324 <LCD_Unselect>:

void LCD_Unselect(void) {
 8000324:	b580      	push	{r7, lr}
 8000326:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_CS_PORT, LCD_CS_PIN, GPIO_PIN_SET);
 8000328:	2201      	movs	r2, #1
 800032a:	2110      	movs	r1, #16
 800032c:	4802      	ldr	r0, [pc, #8]	@ (8000338 <LCD_Unselect+0x14>)
 800032e:	f001 f9fb 	bl	8001728 <HAL_GPIO_WritePin>
}
 8000332:	bf00      	nop
 8000334:	bd80      	pop	{r7, pc}
 8000336:	bf00      	nop
 8000338:	58020c00 	.word	0x58020c00

0800033c <LCD_Reset>:

void LCD_Reset(void) {
 800033c:	b580      	push	{r7, lr}
 800033e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_RESET);
 8000340:	2200      	movs	r2, #0
 8000342:	2140      	movs	r1, #64	@ 0x40
 8000344:	4807      	ldr	r0, [pc, #28]	@ (8000364 <LCD_Reset+0x28>)
 8000346:	f001 f9ef 	bl	8001728 <HAL_GPIO_WritePin>
    HAL_Delay(20);
 800034a:	2014      	movs	r0, #20
 800034c:	f000 ff10 	bl	8001170 <HAL_Delay>
    HAL_GPIO_WritePin(LCD_RST_PORT, LCD_RST_PIN, GPIO_PIN_SET);
 8000350:	2201      	movs	r2, #1
 8000352:	2140      	movs	r1, #64	@ 0x40
 8000354:	4803      	ldr	r0, [pc, #12]	@ (8000364 <LCD_Reset+0x28>)
 8000356:	f001 f9e7 	bl	8001728 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 800035a:	2032      	movs	r0, #50	@ 0x32
 800035c:	f000 ff08 	bl	8001170 <HAL_Delay>
}
 8000360:	bf00      	nop
 8000362:	bd80      	pop	{r7, pc}
 8000364:	58020c00 	.word	0x58020c00

08000368 <LCD_WriteCommand>:

void LCD_WriteCommand(uint8_t cmd) {
 8000368:	b580      	push	{r7, lr}
 800036a:	b082      	sub	sp, #8
 800036c:	af00      	add	r7, sp, #0
 800036e:	4603      	mov	r3, r0
 8000370:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_RESET); // Command Mode
 8000372:	2200      	movs	r2, #0
 8000374:	2120      	movs	r1, #32
 8000376:	4808      	ldr	r0, [pc, #32]	@ (8000398 <LCD_WriteCommand+0x30>)
 8000378:	f001 f9d6 	bl	8001728 <HAL_GPIO_WritePin>
    LCD_Select();
 800037c:	f7ff ffc6 	bl	800030c <LCD_Select>
    HAL_SPI_Transmit(&hspi3, &cmd, 1, 100);
 8000380:	1df9      	adds	r1, r7, #7
 8000382:	2364      	movs	r3, #100	@ 0x64
 8000384:	2201      	movs	r2, #1
 8000386:	4805      	ldr	r0, [pc, #20]	@ (800039c <LCD_WriteCommand+0x34>)
 8000388:	f005 f84e 	bl	8005428 <HAL_SPI_Transmit>
    LCD_Unselect();
 800038c:	f7ff ffca 	bl	8000324 <LCD_Unselect>
}
 8000390:	bf00      	nop
 8000392:	3708      	adds	r7, #8
 8000394:	46bd      	mov	sp, r7
 8000396:	bd80      	pop	{r7, pc}
 8000398:	58020c00 	.word	0x58020c00
 800039c:	24000120 	.word	0x24000120

080003a0 <LCD_WriteData>:

void LCD_WriteData(uint8_t data) {
 80003a0:	b580      	push	{r7, lr}
 80003a2:	b082      	sub	sp, #8
 80003a4:	af00      	add	r7, sp, #0
 80003a6:	4603      	mov	r3, r0
 80003a8:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET); // Data Mode
 80003aa:	2201      	movs	r2, #1
 80003ac:	2120      	movs	r1, #32
 80003ae:	4808      	ldr	r0, [pc, #32]	@ (80003d0 <LCD_WriteData+0x30>)
 80003b0:	f001 f9ba 	bl	8001728 <HAL_GPIO_WritePin>
    LCD_Select();
 80003b4:	f7ff ffaa 	bl	800030c <LCD_Select>
    HAL_SPI_Transmit(&hspi3, &data, 1, 100);
 80003b8:	1df9      	adds	r1, r7, #7
 80003ba:	2364      	movs	r3, #100	@ 0x64
 80003bc:	2201      	movs	r2, #1
 80003be:	4805      	ldr	r0, [pc, #20]	@ (80003d4 <LCD_WriteData+0x34>)
 80003c0:	f005 f832 	bl	8005428 <HAL_SPI_Transmit>
    LCD_Unselect();
 80003c4:	f7ff ffae 	bl	8000324 <LCD_Unselect>
}
 80003c8:	bf00      	nop
 80003ca:	3708      	adds	r7, #8
 80003cc:	46bd      	mov	sp, r7
 80003ce:	bd80      	pop	{r7, pc}
 80003d0:	58020c00 	.word	0x58020c00
 80003d4:	24000120 	.word	0x24000120

080003d8 <LCD_Init>:

/* Initialization Sequence for ILI9341 (Most common 240x320 driver) */
void LCD_Init(void) {
 80003d8:	b580      	push	{r7, lr}
 80003da:	af00      	add	r7, sp, #0
    LCD_Reset();
 80003dc:	f7ff ffae 	bl	800033c <LCD_Reset>

    LCD_WriteCommand(0x01); // Software Reset
 80003e0:	2001      	movs	r0, #1
 80003e2:	f7ff ffc1 	bl	8000368 <LCD_WriteCommand>
    HAL_Delay(100);
 80003e6:	2064      	movs	r0, #100	@ 0x64
 80003e8:	f000 fec2 	bl	8001170 <HAL_Delay>

    LCD_WriteCommand(0xCB); // Power Control A
 80003ec:	20cb      	movs	r0, #203	@ 0xcb
 80003ee:	f7ff ffbb 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0x39); LCD_WriteData(0x2C); LCD_WriteData(0x00); LCD_WriteData(0x34); LCD_WriteData(0x02);
 80003f2:	2039      	movs	r0, #57	@ 0x39
 80003f4:	f7ff ffd4 	bl	80003a0 <LCD_WriteData>
 80003f8:	202c      	movs	r0, #44	@ 0x2c
 80003fa:	f7ff ffd1 	bl	80003a0 <LCD_WriteData>
 80003fe:	2000      	movs	r0, #0
 8000400:	f7ff ffce 	bl	80003a0 <LCD_WriteData>
 8000404:	2034      	movs	r0, #52	@ 0x34
 8000406:	f7ff ffcb 	bl	80003a0 <LCD_WriteData>
 800040a:	2002      	movs	r0, #2
 800040c:	f7ff ffc8 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0xCF); // Power Control B
 8000410:	20cf      	movs	r0, #207	@ 0xcf
 8000412:	f7ff ffa9 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0x00); LCD_WriteData(0xC1); LCD_WriteData(0x30);
 8000416:	2000      	movs	r0, #0
 8000418:	f7ff ffc2 	bl	80003a0 <LCD_WriteData>
 800041c:	20c1      	movs	r0, #193	@ 0xc1
 800041e:	f7ff ffbf 	bl	80003a0 <LCD_WriteData>
 8000422:	2030      	movs	r0, #48	@ 0x30
 8000424:	f7ff ffbc 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0xE8); // Driver timing control A
 8000428:	20e8      	movs	r0, #232	@ 0xe8
 800042a:	f7ff ff9d 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0x85); LCD_WriteData(0x00); LCD_WriteData(0x78);
 800042e:	2085      	movs	r0, #133	@ 0x85
 8000430:	f7ff ffb6 	bl	80003a0 <LCD_WriteData>
 8000434:	2000      	movs	r0, #0
 8000436:	f7ff ffb3 	bl	80003a0 <LCD_WriteData>
 800043a:	2078      	movs	r0, #120	@ 0x78
 800043c:	f7ff ffb0 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0xEA); // Driver timing control B
 8000440:	20ea      	movs	r0, #234	@ 0xea
 8000442:	f7ff ff91 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0x00); LCD_WriteData(0x00);
 8000446:	2000      	movs	r0, #0
 8000448:	f7ff ffaa 	bl	80003a0 <LCD_WriteData>
 800044c:	2000      	movs	r0, #0
 800044e:	f7ff ffa7 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0xED); // Power on sequence control
 8000452:	20ed      	movs	r0, #237	@ 0xed
 8000454:	f7ff ff88 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0x64); LCD_WriteData(0x03); LCD_WriteData(0x12); LCD_WriteData(0x81);
 8000458:	2064      	movs	r0, #100	@ 0x64
 800045a:	f7ff ffa1 	bl	80003a0 <LCD_WriteData>
 800045e:	2003      	movs	r0, #3
 8000460:	f7ff ff9e 	bl	80003a0 <LCD_WriteData>
 8000464:	2012      	movs	r0, #18
 8000466:	f7ff ff9b 	bl	80003a0 <LCD_WriteData>
 800046a:	2081      	movs	r0, #129	@ 0x81
 800046c:	f7ff ff98 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0xF7); // Pump ratio control
 8000470:	20f7      	movs	r0, #247	@ 0xf7
 8000472:	f7ff ff79 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0x20);
 8000476:	2020      	movs	r0, #32
 8000478:	f7ff ff92 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0xC0); // Power Control 1
 800047c:	20c0      	movs	r0, #192	@ 0xc0
 800047e:	f7ff ff73 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0x23);
 8000482:	2023      	movs	r0, #35	@ 0x23
 8000484:	f7ff ff8c 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0xC1); // Power Control 2
 8000488:	20c1      	movs	r0, #193	@ 0xc1
 800048a:	f7ff ff6d 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0x10);
 800048e:	2010      	movs	r0, #16
 8000490:	f7ff ff86 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0xC5); // VCOM Control 1
 8000494:	20c5      	movs	r0, #197	@ 0xc5
 8000496:	f7ff ff67 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0x3e); LCD_WriteData(0x28);
 800049a:	203e      	movs	r0, #62	@ 0x3e
 800049c:	f7ff ff80 	bl	80003a0 <LCD_WriteData>
 80004a0:	2028      	movs	r0, #40	@ 0x28
 80004a2:	f7ff ff7d 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0xC7); // VCOM Control 2
 80004a6:	20c7      	movs	r0, #199	@ 0xc7
 80004a8:	f7ff ff5e 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0x86);
 80004ac:	2086      	movs	r0, #134	@ 0x86
 80004ae:	f7ff ff77 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0x36); // Memory Access Control (Orientation)
 80004b2:	2036      	movs	r0, #54	@ 0x36
 80004b4:	f7ff ff58 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0x48);    // MADCTL: BGR color filter
 80004b8:	2048      	movs	r0, #72	@ 0x48
 80004ba:	f7ff ff71 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0x3A); // Pixel Format Set
 80004be:	203a      	movs	r0, #58	@ 0x3a
 80004c0:	f7ff ff52 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0x55);    // 16-bit color
 80004c4:	2055      	movs	r0, #85	@ 0x55
 80004c6:	f7ff ff6b 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0xB1); // Frame Rate Control
 80004ca:	20b1      	movs	r0, #177	@ 0xb1
 80004cc:	f7ff ff4c 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0x00); LCD_WriteData(0x18);
 80004d0:	2000      	movs	r0, #0
 80004d2:	f7ff ff65 	bl	80003a0 <LCD_WriteData>
 80004d6:	2018      	movs	r0, #24
 80004d8:	f7ff ff62 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0x11); // Sleep Out
 80004dc:	2011      	movs	r0, #17
 80004de:	f7ff ff43 	bl	8000368 <LCD_WriteCommand>
    HAL_Delay(120);
 80004e2:	2078      	movs	r0, #120	@ 0x78
 80004e4:	f000 fe44 	bl	8001170 <HAL_Delay>

    LCD_WriteCommand(0x29); // Display ON
 80004e8:	2029      	movs	r0, #41	@ 0x29
 80004ea:	f7ff ff3d 	bl	8000368 <LCD_WriteCommand>
}
 80004ee:	bf00      	nop
 80004f0:	bd80      	pop	{r7, pc}
	...

080004f4 <LCD_Fill>:

/* Fill Screen with color (for testing) */
void LCD_Fill(uint16_t color) {
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b084      	sub	sp, #16
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	80fb      	strh	r3, [r7, #6]
    // Set Window to whole screen
    LCD_WriteCommand(0x2A); // Column Addr
 80004fe:	202a      	movs	r0, #42	@ 0x2a
 8000500:	f7ff ff32 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0); LCD_WriteData(0);
 8000504:	2000      	movs	r0, #0
 8000506:	f7ff ff4b 	bl	80003a0 <LCD_WriteData>
 800050a:	2000      	movs	r0, #0
 800050c:	f7ff ff48 	bl	80003a0 <LCD_WriteData>
    LCD_WriteData((LCD_WIDTH-1) >> 8); LCD_WriteData((LCD_WIDTH-1) & 0xFF);
 8000510:	2001      	movs	r0, #1
 8000512:	f7ff ff45 	bl	80003a0 <LCD_WriteData>
 8000516:	203f      	movs	r0, #63	@ 0x3f
 8000518:	f7ff ff42 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0x2B); // Page Addr
 800051c:	202b      	movs	r0, #43	@ 0x2b
 800051e:	f7ff ff23 	bl	8000368 <LCD_WriteCommand>
    LCD_WriteData(0); LCD_WriteData(0);
 8000522:	2000      	movs	r0, #0
 8000524:	f7ff ff3c 	bl	80003a0 <LCD_WriteData>
 8000528:	2000      	movs	r0, #0
 800052a:	f7ff ff39 	bl	80003a0 <LCD_WriteData>
    LCD_WriteData((LCD_HEIGHT-1) >> 8); LCD_WriteData((LCD_HEIGHT-1) & 0xFF);
 800052e:	2000      	movs	r0, #0
 8000530:	f7ff ff36 	bl	80003a0 <LCD_WriteData>
 8000534:	20ef      	movs	r0, #239	@ 0xef
 8000536:	f7ff ff33 	bl	80003a0 <LCD_WriteData>

    LCD_WriteCommand(0x2C); // Memory Write
 800053a:	202c      	movs	r0, #44	@ 0x2c
 800053c:	f7ff ff14 	bl	8000368 <LCD_WriteCommand>

    // Prepare buffer to speed up SPI (H7 is fast!)
    HAL_GPIO_WritePin(LCD_DC_PORT, LCD_DC_PIN, GPIO_PIN_SET);
 8000540:	2201      	movs	r2, #1
 8000542:	2120      	movs	r1, #32
 8000544:	4811      	ldr	r0, [pc, #68]	@ (800058c <LCD_Fill+0x98>)
 8000546:	f001 f8ef 	bl	8001728 <HAL_GPIO_WritePin>
    LCD_Select();
 800054a:	f7ff fedf 	bl	800030c <LCD_Select>

    uint8_t data[2] = {color >> 8, color & 0xFF};
 800054e:	88fb      	ldrh	r3, [r7, #6]
 8000550:	0a1b      	lsrs	r3, r3, #8
 8000552:	b29b      	uxth	r3, r3
 8000554:	b2db      	uxtb	r3, r3
 8000556:	723b      	strb	r3, [r7, #8]
 8000558:	88fb      	ldrh	r3, [r7, #6]
 800055a:	b2db      	uxtb	r3, r3
 800055c:	727b      	strb	r3, [r7, #9]

    // In a real app, use DMA here. For now, loop blocking.
    for(int i = 0; i < LCD_WIDTH * LCD_HEIGHT; i++) {
 800055e:	2300      	movs	r3, #0
 8000560:	60fb      	str	r3, [r7, #12]
 8000562:	e009      	b.n	8000578 <LCD_Fill+0x84>
        HAL_SPI_Transmit(&hspi3, data, 2, 10);
 8000564:	f107 0108 	add.w	r1, r7, #8
 8000568:	230a      	movs	r3, #10
 800056a:	2202      	movs	r2, #2
 800056c:	4808      	ldr	r0, [pc, #32]	@ (8000590 <LCD_Fill+0x9c>)
 800056e:	f004 ff5b 	bl	8005428 <HAL_SPI_Transmit>
    for(int i = 0; i < LCD_WIDTH * LCD_HEIGHT; i++) {
 8000572:	68fb      	ldr	r3, [r7, #12]
 8000574:	3301      	adds	r3, #1
 8000576:	60fb      	str	r3, [r7, #12]
 8000578:	68fb      	ldr	r3, [r7, #12]
 800057a:	f5b3 3f96 	cmp.w	r3, #76800	@ 0x12c00
 800057e:	dbf1      	blt.n	8000564 <LCD_Fill+0x70>
    }
    LCD_Unselect();
 8000580:	f7ff fed0 	bl	8000324 <LCD_Unselect>
}
 8000584:	bf00      	nop
 8000586:	3710      	adds	r7, #16
 8000588:	46bd      	mov	sp, r7
 800058a:	bd80      	pop	{r7, pc}
 800058c:	58020c00 	.word	0x58020c00
 8000590:	24000120 	.word	0x24000120

08000594 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000594:	b580      	push	{r7, lr}
 8000596:	b082      	sub	sp, #8
 8000598:	af00      	add	r7, sp, #0
	SCB->VTOR = 0x08000000;
 800059a:	4b1c      	ldr	r3, [pc, #112]	@ (800060c <main+0x78>)
 800059c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80005a0:	609a      	str	r2, [r3, #8]
	HAL_Init();
 80005a2:	f000 fd53 	bl	800104c <HAL_Init>
	SystemClock_Config();
 80005a6:	f000 f835 	bl	8000614 <SystemClock_Config>
	MX_GPIO_Init();
 80005aa:	f000 f9a7 	bl	80008fc <MX_GPIO_Init>
	MX_SPI3_Init();
 80005ae:	f000 f94f 	bl	8000850 <MX_SPI3_Init>

	/* Initialize Display */
	LCD_Init();
 80005b2:	f7ff ff11 	bl	80003d8 <LCD_Init>

	/* Test: Turn Screen RED */
	LCD_Fill(0xF800);
 80005b6:	f44f 4078 	mov.w	r0, #63488	@ 0xf800
 80005ba:	f7ff ff9b 	bl	80004f4 <LCD_Fill>
	HAL_Delay(1000);
 80005be:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005c2:	f000 fdd5 	bl	8001170 <HAL_Delay>

	/* Test: Turn Screen GREEN */
	LCD_Fill(0x07E0);
 80005c6:	f44f 60fc 	mov.w	r0, #2016	@ 0x7e0
 80005ca:	f7ff ff93 	bl	80004f4 <LCD_Fill>

  /* BLINK FIRST - PROVE LIFE */
  /* If this runs, we know Clocks and Power are good */
	for(int i=0; i<10; i++) {
 80005ce:	2300      	movs	r3, #0
 80005d0:	607b      	str	r3, [r7, #4]
 80005d2:	e00a      	b.n	80005ea <main+0x56>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 80005d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005d8:	480d      	ldr	r0, [pc, #52]	@ (8000610 <main+0x7c>)
 80005da:	f001 f8be 	bl	800175a <HAL_GPIO_TogglePin>
		HAL_Delay(50);
 80005de:	2032      	movs	r0, #50	@ 0x32
 80005e0:	f000 fdc6 	bl	8001170 <HAL_Delay>
	for(int i=0; i<10; i++) {
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	3301      	adds	r3, #1
 80005e8:	607b      	str	r3, [r7, #4]
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	2b09      	cmp	r3, #9
 80005ee:	ddf1      	ble.n	80005d4 <main+0x40>
	}

	/* NOW try USB */
	MX_USB_DEVICE_Init();
 80005f0:	f008 fd06 	bl	8009000 <MX_USB_DEVICE_Init>

	while (1)
	{
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 80005f4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80005f8:	4805      	ldr	r0, [pc, #20]	@ (8000610 <main+0x7c>)
 80005fa:	f001 f8ae 	bl	800175a <HAL_GPIO_TogglePin>
		HAL_Delay(500);
 80005fe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000602:	f000 fdb5 	bl	8001170 <HAL_Delay>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_10);
 8000606:	bf00      	nop
 8000608:	e7f4      	b.n	80005f4 <main+0x60>
 800060a:	bf00      	nop
 800060c:	e000ed00 	.word	0xe000ed00
 8000610:	58020000 	.word	0x58020000

08000614 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000614:	b580      	push	{r7, lr}
 8000616:	b0cc      	sub	sp, #304	@ 0x130
 8000618:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800061a:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 800061e:	224c      	movs	r2, #76	@ 0x4c
 8000620:	2100      	movs	r1, #0
 8000622:	4618      	mov	r0, r3
 8000624:	f009 fa8c 	bl	8009b40 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000628:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 800062c:	2220      	movs	r2, #32
 800062e:	2100      	movs	r1, #0
 8000630:	4618      	mov	r0, r3
 8000632:	f009 fa85 	bl	8009b40 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000636:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800063a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800063e:	4618      	mov	r0, r3
 8000640:	23b8      	movs	r3, #184	@ 0xb8
 8000642:	461a      	mov	r2, r3
 8000644:	2100      	movs	r1, #0
 8000646:	f009 fa7b 	bl	8009b40 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 800064a:	2002      	movs	r0, #2
 800064c:	f002 fb40 	bl	8002cd0 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE0);
 8000650:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000654:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000658:	2200      	movs	r2, #0
 800065a:	601a      	str	r2, [r3, #0]
 800065c:	4b7b      	ldr	r3, [pc, #492]	@ (800084c <SystemClock_Config+0x238>)
 800065e:	699b      	ldr	r3, [r3, #24]
 8000660:	4a7a      	ldr	r2, [pc, #488]	@ (800084c <SystemClock_Config+0x238>)
 8000662:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000666:	6193      	str	r3, [r2, #24]
 8000668:	4b78      	ldr	r3, [pc, #480]	@ (800084c <SystemClock_Config+0x238>)
 800066a:	699b      	ldr	r3, [r3, #24]
 800066c:	f403 4240 	and.w	r2, r3, #49152	@ 0xc000
 8000670:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000674:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000678:	601a      	str	r2, [r3, #0]
 800067a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800067e:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8000682:	681b      	ldr	r3, [r3, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000684:	bf00      	nop
 8000686:	4b71      	ldr	r3, [pc, #452]	@ (800084c <SystemClock_Config+0x238>)
 8000688:	699b      	ldr	r3, [r3, #24]
 800068a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800068e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000692:	d1f8      	bne.n	8000686 <SystemClock_Config+0x72>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000694:	2301      	movs	r3, #1
 8000696:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800069a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800069e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006a2:	2302      	movs	r3, #2
 80006a4:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006a8:	2302      	movs	r3, #2
 80006aa:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

  /* PLL1 Settings (System Clock) -> Source: HSE (25MHz) */
  RCC_OscInitStruct.PLL.PLLM = 2;   // Input / 2 = 12.5MHz
 80006ae:	2302      	movs	r3, #2
 80006b0:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  RCC_OscInitStruct.PLL.PLLN = 44;  // 12.5 * 44 = 550MHz VCO
 80006b4:	232c      	movs	r3, #44	@ 0x2c
 80006b6:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  RCC_OscInitStruct.PLL.PLLP = 1;   // 550 / 1 = 550MHz (System)
 80006ba:	2301      	movs	r3, #1
 80006bc:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
  RCC_OscInitStruct.PLL.PLLQ = 22;  // 550 / 22 = 25MHz
 80006c0:	2316      	movs	r3, #22
 80006c2:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
  RCC_OscInitStruct.PLL.PLLR = 2;   // 550 / 2 = 275MHz
 80006c6:	2302      	movs	r3, #2
 80006c8:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 80006cc:	230c      	movs	r3, #12
 80006ce:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 80006d2:	2300      	movs	r3, #0
 80006d4:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006d8:	2300      	movs	r3, #0
 80006da:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006de:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 80006e2:	4618      	mov	r0, r3
 80006e4:	f002 fb3e 	bl	8002d64 <HAL_RCC_OscConfig>
 80006e8:	4603      	mov	r3, r0
 80006ea:	2b00      	cmp	r3, #0
 80006ec:	d001      	beq.n	80006f2 <SystemClock_Config+0xde>
  {
    Error_Handler();
 80006ee:	f000 fa29 	bl	8000b44 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006f2:	233f      	movs	r3, #63	@ 0x3f
 80006f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006f8:	2303      	movs	r3, #3
 80006fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006fe:	2300      	movs	r3, #0
 8000700:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000704:	2308      	movs	r3, #8
 8000706:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800070a:	2340      	movs	r3, #64	@ 0x40
 800070c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV8;
 8000710:	2360      	movs	r3, #96	@ 0x60
 8000712:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000716:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800071a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800071e:	2340      	movs	r3, #64	@ 0x40
 8000720:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000724:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 8000728:	2103      	movs	r1, #3
 800072a:	4618      	mov	r0, r3
 800072c:	f002 fef4 	bl	8003518 <HAL_RCC_ClockConfig>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <SystemClock_Config+0x126>
  {
    Error_Handler();
 8000736:	f000 fa05 	bl	8000b44 <Error_Handler>

  /** Configure the Peripherals (This turns on PLL2 and PLL3)
  */

  /* PLL2 Settings: Used for ADC (150MHz) */
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 800073a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800073e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000742:	2202      	movs	r2, #2
 8000744:	609a      	str	r2, [r3, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 24;
 8000746:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800074a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800074e:	2218      	movs	r2, #24
 8000750:	60da      	str	r2, [r3, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 2;  // 150 MHz
 8000752:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000756:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800075a:	2202      	movs	r2, #2
 800075c:	611a      	str	r2, [r3, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 1;
 800075e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000762:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000766:	2201      	movs	r2, #1
 8000768:	615a      	str	r2, [r3, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 3;  // 100 MHz
 800076a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800076e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000772:	2203      	movs	r2, #3
 8000774:	619a      	str	r2, [r3, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 8000776:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800077a:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800077e:	22c0      	movs	r2, #192	@ 0xc0
 8000780:	61da      	str	r2, [r3, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOWIDE;
 8000782:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000786:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 800078a:	2200      	movs	r2, #0
 800078c:	621a      	str	r2, [r3, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 800078e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000792:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000796:	2200      	movs	r2, #0
 8000798:	625a      	str	r2, [r3, #36]	@ 0x24

  /* PLL3 Settings: Used for USB (48MHz) */
  PeriphClkInitStruct.PLL3.PLL3M = 5;  // 25MHz / 5 = 5MHz
 800079a:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 800079e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80007a2:	2205      	movs	r2, #5
 80007a4:	629a      	str	r2, [r3, #40]	@ 0x28
  PeriphClkInitStruct.PLL3.PLL3N = 96; // 5 * 96 = 480MHz VCO
 80007a6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80007aa:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80007ae:	2260      	movs	r2, #96	@ 0x60
 80007b0:	62da      	str	r2, [r3, #44]	@ 0x2c
  PeriphClkInitStruct.PLL3.PLL3P = 2;  // 480 / 2 = 240MHz
 80007b2:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80007b6:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80007ba:	2202      	movs	r2, #2
 80007bc:	631a      	str	r2, [r3, #48]	@ 0x30
  PeriphClkInitStruct.PLL3.PLL3Q = 10; // 480 / 10 = 48MHz (CRITICAL FOR USB)
 80007be:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80007c2:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80007c6:	220a      	movs	r2, #10
 80007c8:	635a      	str	r2, [r3, #52]	@ 0x34
  PeriphClkInitStruct.PLL3.PLL3R = 2;  // 480 / 2 = 240MHz
 80007ca:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80007ce:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80007d2:	2202      	movs	r2, #2
 80007d4:	639a      	str	r2, [r3, #56]	@ 0x38
  PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 80007d6:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80007da:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80007de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80007e2:	63da      	str	r2, [r3, #60]	@ 0x3c
  PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 80007e4:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80007e8:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80007ec:	2200      	movs	r2, #0
 80007ee:	641a      	str	r2, [r3, #64]	@ 0x40
  PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 80007f0:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 80007f4:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 80007f8:	2200      	movs	r2, #0
 80007fa:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Assign Clocks to Peripherals */
  /* ADC gets PLL2P, USB gets PLL3Q */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC | RCC_PERIPHCLK_USB;
 80007fc:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000800:	f5a3 7194 	sub.w	r1, r3, #296	@ 0x128
 8000804:	f44f 2240 	mov.w	r2, #786432	@ 0xc0000
 8000808:	f04f 0300 	mov.w	r3, #0
 800080c:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 8000810:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000814:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000818:	2200      	movs	r2, #0
 800081a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 800081e:	f507 7398 	add.w	r3, r7, #304	@ 0x130
 8000822:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8000826:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 800082a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800082e:	f107 0308 	add.w	r3, r7, #8
 8000832:	4618      	mov	r0, r3
 8000834:	f003 f9d0 	bl	8003bd8 <HAL_RCCEx_PeriphCLKConfig>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d001      	beq.n	8000842 <SystemClock_Config+0x22e>
  {
    Error_Handler();
 800083e:	f000 f981 	bl	8000b44 <Error_Handler>
  }
}
 8000842:	bf00      	nop
 8000844:	f507 7798 	add.w	r7, r7, #304	@ 0x130
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}
 800084c:	58024800 	.word	0x58024800

08000850 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	af00      	add	r7, sp, #0
  hspi3.Instance = SPI3;
 8000854:	4b27      	ldr	r3, [pc, #156]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 8000856:	4a28      	ldr	r2, [pc, #160]	@ (80008f8 <MX_SPI3_Init+0xa8>)
 8000858:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 800085a:	4b26      	ldr	r3, [pc, #152]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 800085c:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8000860:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_TXONLY;
 8000862:	4b24      	ldr	r3, [pc, #144]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 8000864:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8000868:	609a      	str	r2, [r3, #8]

  /* FIX 1: Change to 8-BIT Data */
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 800086a:	4b22      	ldr	r3, [pc, #136]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 800086c:	2207      	movs	r2, #7
 800086e:	60da      	str	r2, [r3, #12]

  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000870:	4b20      	ldr	r3, [pc, #128]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 8000872:	2200      	movs	r2, #0
 8000874:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000876:	4b1f      	ldr	r3, [pc, #124]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 8000878:	2200      	movs	r2, #0
 800087a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 800087c:	4b1d      	ldr	r3, [pc, #116]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 800087e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8000882:	619a      	str	r2, [r3, #24]

  /* FIX 2: Slow it down for testing (Prescaler 2 is 34MHz, which is very fast) */
  /* Try Prescaler 16 or 32 to ensure signal integrity first */
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000884:	4b1b      	ldr	r3, [pc, #108]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 8000886:	2200      	movs	r2, #0
 8000888:	61da      	str	r2, [r3, #28]

  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800088a:	4b1a      	ldr	r3, [pc, #104]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 800088c:	2200      	movs	r2, #0
 800088e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000890:	4b18      	ldr	r3, [pc, #96]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 8000892:	2200      	movs	r2, #0
 8000894:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000896:	4b17      	ldr	r3, [pc, #92]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 8000898:	2200      	movs	r2, #0
 800089a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 0x7; // Default value (was 0x0)
 800089c:	4b15      	ldr	r3, [pc, #84]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 800089e:	2207      	movs	r2, #7
 80008a0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008a2:	4b14      	ldr	r3, [pc, #80]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 80008a4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008a8:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi3.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 80008aa:	4b12      	ldr	r3, [pc, #72]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 80008ac:	2200      	movs	r2, #0
 80008ae:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi3.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 80008b0:	4b10      	ldr	r3, [pc, #64]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 80008b2:	2200      	movs	r2, #0
 80008b4:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi3.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80008b6:	4b0f      	ldr	r3, [pc, #60]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 80008b8:	2200      	movs	r2, #0
 80008ba:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi3.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 80008bc:	4b0d      	ldr	r3, [pc, #52]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 80008be:	2200      	movs	r2, #0
 80008c0:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi3.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 80008c2:	4b0c      	ldr	r3, [pc, #48]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 80008c4:	2200      	movs	r2, #0
 80008c6:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi3.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 80008c8:	4b0a      	ldr	r3, [pc, #40]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi3.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 80008ce:	4b09      	ldr	r3, [pc, #36]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 80008d0:	2200      	movs	r2, #0
 80008d2:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi3.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 80008d4:	4b07      	ldr	r3, [pc, #28]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 80008d6:	2200      	movs	r2, #0
 80008d8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi3.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 80008da:	4b06      	ldr	r3, [pc, #24]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 80008dc:	2200      	movs	r2, #0
 80008de:	659a      	str	r2, [r3, #88]	@ 0x58

  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80008e0:	4804      	ldr	r0, [pc, #16]	@ (80008f4 <MX_SPI3_Init+0xa4>)
 80008e2:	f004 fc7d 	bl	80051e0 <HAL_SPI_Init>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b00      	cmp	r3, #0
 80008ea:	d001      	beq.n	80008f0 <MX_SPI3_Init+0xa0>
  {
    Error_Handler();
 80008ec:	f000 f92a 	bl	8000b44 <Error_Handler>
  }
}
 80008f0:	bf00      	nop
 80008f2:	bd80      	pop	{r7, pc}
 80008f4:	24000120 	.word	0x24000120
 80008f8:	40003c00 	.word	0x40003c00

080008fc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80008fc:	b580      	push	{r7, lr}
 80008fe:	b08c      	sub	sp, #48	@ 0x30
 8000900:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000902:	f107 031c 	add.w	r3, r7, #28
 8000906:	2200      	movs	r2, #0
 8000908:	601a      	str	r2, [r3, #0]
 800090a:	605a      	str	r2, [r3, #4]
 800090c:	609a      	str	r2, [r3, #8]
 800090e:	60da      	str	r2, [r3, #12]
 8000910:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000912:	4b86      	ldr	r3, [pc, #536]	@ (8000b2c <MX_GPIO_Init+0x230>)
 8000914:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000918:	4a84      	ldr	r2, [pc, #528]	@ (8000b2c <MX_GPIO_Init+0x230>)
 800091a:	f043 0310 	orr.w	r3, r3, #16
 800091e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000922:	4b82      	ldr	r3, [pc, #520]	@ (8000b2c <MX_GPIO_Init+0x230>)
 8000924:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000928:	f003 0310 	and.w	r3, r3, #16
 800092c:	61bb      	str	r3, [r7, #24]
 800092e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000930:	4b7e      	ldr	r3, [pc, #504]	@ (8000b2c <MX_GPIO_Init+0x230>)
 8000932:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000936:	4a7d      	ldr	r2, [pc, #500]	@ (8000b2c <MX_GPIO_Init+0x230>)
 8000938:	f043 0304 	orr.w	r3, r3, #4
 800093c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000940:	4b7a      	ldr	r3, [pc, #488]	@ (8000b2c <MX_GPIO_Init+0x230>)
 8000942:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000946:	f003 0304 	and.w	r3, r3, #4
 800094a:	617b      	str	r3, [r7, #20]
 800094c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800094e:	4b77      	ldr	r3, [pc, #476]	@ (8000b2c <MX_GPIO_Init+0x230>)
 8000950:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000954:	4a75      	ldr	r2, [pc, #468]	@ (8000b2c <MX_GPIO_Init+0x230>)
 8000956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800095a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800095e:	4b73      	ldr	r3, [pc, #460]	@ (8000b2c <MX_GPIO_Init+0x230>)
 8000960:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000964:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000968:	613b      	str	r3, [r7, #16]
 800096a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800096c:	4b6f      	ldr	r3, [pc, #444]	@ (8000b2c <MX_GPIO_Init+0x230>)
 800096e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000972:	4a6e      	ldr	r2, [pc, #440]	@ (8000b2c <MX_GPIO_Init+0x230>)
 8000974:	f043 0301 	orr.w	r3, r3, #1
 8000978:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800097c:	4b6b      	ldr	r3, [pc, #428]	@ (8000b2c <MX_GPIO_Init+0x230>)
 800097e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000982:	f003 0301 	and.w	r3, r3, #1
 8000986:	60fb      	str	r3, [r7, #12]
 8000988:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800098a:	4b68      	ldr	r3, [pc, #416]	@ (8000b2c <MX_GPIO_Init+0x230>)
 800098c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000990:	4a66      	ldr	r2, [pc, #408]	@ (8000b2c <MX_GPIO_Init+0x230>)
 8000992:	f043 0302 	orr.w	r3, r3, #2
 8000996:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800099a:	4b64      	ldr	r3, [pc, #400]	@ (8000b2c <MX_GPIO_Init+0x230>)
 800099c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009a0:	f003 0302 	and.w	r3, r3, #2
 80009a4:	60bb      	str	r3, [r7, #8]
 80009a6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80009a8:	4b60      	ldr	r3, [pc, #384]	@ (8000b2c <MX_GPIO_Init+0x230>)
 80009aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009ae:	4a5f      	ldr	r2, [pc, #380]	@ (8000b2c <MX_GPIO_Init+0x230>)
 80009b0:	f043 0308 	orr.w	r3, r3, #8
 80009b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80009b8:	4b5c      	ldr	r3, [pc, #368]	@ (8000b2c <MX_GPIO_Init+0x230>)
 80009ba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80009be:	f003 0308 	and.w	r3, r3, #8
 80009c2:	607b      	str	r3, [r7, #4]
 80009c4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 80009c6:	2200      	movs	r2, #0
 80009c8:	f24c 7198 	movw	r1, #51096	@ 0xc798
 80009cc:	4858      	ldr	r0, [pc, #352]	@ (8000b30 <MX_GPIO_Init+0x234>)
 80009ce:	f000 feab 	bl	8001728 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 80009d2:	2200      	movs	r2, #0
 80009d4:	f44f 71b8 	mov.w	r1, #368	@ 0x170
 80009d8:	4856      	ldr	r0, [pc, #344]	@ (8000b34 <MX_GPIO_Init+0x238>)
 80009da:	f000 fea5 	bl	8001728 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 80009de:	2200      	movs	r2, #0
 80009e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80009e4:	4854      	ldr	r0, [pc, #336]	@ (8000b38 <MX_GPIO_Init+0x23c>)
 80009e6:	f000 fe9f 	bl	8001728 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE12 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_12;
 80009ea:	f241 0304 	movw	r3, #4100	@ 0x1004
 80009ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80009f0:	2300      	movs	r3, #0
 80009f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009f4:	2300      	movs	r3, #0
 80009f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80009f8:	f107 031c 	add.w	r3, r7, #28
 80009fc:	4619      	mov	r1, r3
 80009fe:	484c      	ldr	r0, [pc, #304]	@ (8000b30 <MX_GPIO_Init+0x234>)
 8000a00:	f000 fcea 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PE3 PE4 PE7 PE8
                           PE9 PE10 PE14 PE15 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_7|GPIO_PIN_8
 8000a04:	f24c 7398 	movw	r3, #51096	@ 0xc798
 8000a08:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a0e:	2300      	movs	r3, #0
 8000a10:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a12:	2300      	movs	r3, #0
 8000a14:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000a16:	f107 031c 	add.w	r3, r7, #28
 8000a1a:	4619      	mov	r1, r3
 8000a1c:	4844      	ldr	r0, [pc, #272]	@ (8000b30 <MX_GPIO_Init+0x234>)
 8000a1e:	f000 fcdb 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC13 PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000a22:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 8000a26:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000a28:	2300      	movs	r3, #0
 8000a2a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000a30:	f107 031c 	add.w	r3, r7, #28
 8000a34:	4619      	mov	r1, r3
 8000a36:	4841      	ldr	r0, [pc, #260]	@ (8000b3c <MX_GPIO_Init+0x240>)
 8000a38:	f000 fcce 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA1 */
  GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000a3c:	2302      	movs	r3, #2
 8000a3e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a40:	2302      	movs	r3, #2
 8000a42:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a44:	2300      	movs	r3, #0
 8000a46:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a48:	2303      	movs	r3, #3
 8000a4a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_OCTOSPIM_P1;
 8000a4c:	2309      	movs	r3, #9
 8000a4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a50:	f107 031c 	add.w	r3, r7, #28
 8000a54:	4619      	mov	r1, r3
 8000a56:	4838      	ldr	r0, [pc, #224]	@ (8000b38 <MX_GPIO_Init+0x23c>)
 8000a58:	f000 fcbe 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000a5c:	2304      	movs	r3, #4
 8000a5e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a60:	2302      	movs	r3, #2
 8000a62:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a64:	2300      	movs	r3, #0
 8000a66:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a68:	2303      	movs	r3, #3
 8000a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_OCTOSPIM_P1;
 8000a6c:	2306      	movs	r3, #6
 8000a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a70:	f107 031c 	add.w	r3, r7, #28
 8000a74:	4619      	mov	r1, r3
 8000a76:	4830      	ldr	r0, [pc, #192]	@ (8000b38 <MX_GPIO_Init+0x23c>)
 8000a78:	f000 fcae 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000a7c:	2380      	movs	r3, #128	@ 0x80
 8000a7e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a80:	2302      	movs	r3, #2
 8000a82:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a84:	2300      	movs	r3, #0
 8000a86:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a88:	2303      	movs	r3, #3
 8000a8a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8000a8c:	230a      	movs	r3, #10
 8000a8e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a90:	f107 031c 	add.w	r3, r7, #28
 8000a94:	4619      	mov	r1, r3
 8000a96:	4828      	ldr	r0, [pc, #160]	@ (8000b38 <MX_GPIO_Init+0x23c>)
 8000a98:	f000 fc9e 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD4 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000a9c:	f44f 73b8 	mov.w	r3, #368	@ 0x170
 8000aa0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000aae:	f107 031c 	add.w	r3, r7, #28
 8000ab2:	4619      	mov	r1, r3
 8000ab4:	481f      	ldr	r0, [pc, #124]	@ (8000b34 <MX_GPIO_Init+0x238>)
 8000ab6:	f000 fc8f 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD9 PD10 PD11 PD13
                           PD14 PD15 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_13
 8000aba:	f64e 6304 	movw	r3, #60932	@ 0xee04
 8000abe:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ac4:	2300      	movs	r3, #0
 8000ac6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000ac8:	f107 031c 	add.w	r3, r7, #28
 8000acc:	4619      	mov	r1, r3
 8000ace:	4819      	ldr	r0, [pc, #100]	@ (8000b34 <MX_GPIO_Init+0x238>)
 8000ad0:	f000 fc82 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000ad4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000ad8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ada:	2301      	movs	r3, #1
 8000adc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ade:	2300      	movs	r3, #0
 8000ae0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ae6:	f107 031c 	add.w	r3, r7, #28
 8000aea:	4619      	mov	r1, r3
 8000aec:	4812      	ldr	r0, [pc, #72]	@ (8000b38 <MX_GPIO_Init+0x23c>)
 8000aee:	f000 fc73 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 8000af2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000af6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000af8:	2300      	movs	r3, #0
 8000afa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000afc:	2300      	movs	r3, #0
 8000afe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b00:	f107 031c 	add.w	r3, r7, #28
 8000b04:	4619      	mov	r1, r3
 8000b06:	480c      	ldr	r0, [pc, #48]	@ (8000b38 <MX_GPIO_Init+0x23c>)
 8000b08:	f000 fc66 	bl	80013d8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_6;
 8000b0c:	2350      	movs	r3, #80	@ 0x50
 8000b0e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000b10:	2303      	movs	r3, #3
 8000b12:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b14:	2300      	movs	r3, #0
 8000b16:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b18:	f107 031c 	add.w	r3, r7, #28
 8000b1c:	4619      	mov	r1, r3
 8000b1e:	4808      	ldr	r0, [pc, #32]	@ (8000b40 <MX_GPIO_Init+0x244>)
 8000b20:	f000 fc5a 	bl	80013d8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b24:	bf00      	nop
 8000b26:	3730      	adds	r7, #48	@ 0x30
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	58024400 	.word	0x58024400
 8000b30:	58021000 	.word	0x58021000
 8000b34:	58020c00 	.word	0x58020c00
 8000b38:	58020000 	.word	0x58020000
 8000b3c:	58020800 	.word	0x58020800
 8000b40:	58020400 	.word	0x58020400

08000b44 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b44:	b480      	push	{r7}
 8000b46:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b48:	b672      	cpsid	i
}
 8000b4a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b4c:	bf00      	nop
 8000b4e:	e7fd      	b.n	8000b4c <Error_Handler+0x8>

08000b50 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b50:	b480      	push	{r7}
 8000b52:	b083      	sub	sp, #12
 8000b54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b56:	4b0a      	ldr	r3, [pc, #40]	@ (8000b80 <HAL_MspInit+0x30>)
 8000b58:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b5c:	4a08      	ldr	r2, [pc, #32]	@ (8000b80 <HAL_MspInit+0x30>)
 8000b5e:	f043 0302 	orr.w	r3, r3, #2
 8000b62:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000b66:	4b06      	ldr	r3, [pc, #24]	@ (8000b80 <HAL_MspInit+0x30>)
 8000b68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000b6c:	f003 0302 	and.w	r3, r3, #2
 8000b70:	607b      	str	r3, [r7, #4]
 8000b72:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b74:	bf00      	nop
 8000b76:	370c      	adds	r7, #12
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b7e:	4770      	bx	lr
 8000b80:	58024400 	.word	0x58024400

08000b84 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b0be      	sub	sp, #248	@ 0xf8
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b8c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
 8000b94:	605a      	str	r2, [r3, #4]
 8000b96:	609a      	str	r2, [r3, #8]
 8000b98:	60da      	str	r2, [r3, #12]
 8000b9a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000b9c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ba0:	22b8      	movs	r2, #184	@ 0xb8
 8000ba2:	2100      	movs	r1, #0
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	f008 ffcb 	bl	8009b40 <memset>
  if(hspi->Instance==SPI1)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	4a98      	ldr	r2, [pc, #608]	@ (8000e10 <HAL_SPI_MspInit+0x28c>)
 8000bb0:	4293      	cmp	r3, r2
 8000bb2:	d16a      	bne.n	8000c8a <HAL_SPI_MspInit+0x106>

    /* USER CODE END SPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 8000bb4:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000bb8:	f04f 0300 	mov.w	r3, #0
 8000bbc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000bc0:	2300      	movs	r3, #0
 8000bc2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000bc6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000bca:	4618      	mov	r0, r3
 8000bcc:	f003 f804 	bl	8003bd8 <HAL_RCCEx_PeriphCLKConfig>
 8000bd0:	4603      	mov	r3, r0
 8000bd2:	2b00      	cmp	r3, #0
 8000bd4:	d001      	beq.n	8000bda <HAL_SPI_MspInit+0x56>
    {
      Error_Handler();
 8000bd6:	f7ff ffb5 	bl	8000b44 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000bda:	4b8e      	ldr	r3, [pc, #568]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000bdc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000be0:	4a8c      	ldr	r2, [pc, #560]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000be2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000be6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000bea:	4b8a      	ldr	r3, [pc, #552]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000bec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000bf0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8000bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000bf8:	4b86      	ldr	r3, [pc, #536]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000bfa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000bfe:	4a85      	ldr	r2, [pc, #532]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000c00:	f043 0308 	orr.w	r3, r3, #8
 8000c04:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c08:	4b82      	ldr	r3, [pc, #520]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000c0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c0e:	f003 0308 	and.w	r3, r3, #8
 8000c12:	623b      	str	r3, [r7, #32]
 8000c14:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c16:	4b7f      	ldr	r3, [pc, #508]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000c18:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c1c:	4a7d      	ldr	r2, [pc, #500]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000c1e:	f043 0302 	orr.w	r3, r3, #2
 8000c22:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000c26:	4b7b      	ldr	r3, [pc, #492]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000c28:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000c2c:	f003 0302 	and.w	r3, r3, #2
 8000c30:	61fb      	str	r3, [r7, #28]
 8000c32:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PD7     ------> SPI1_MOSI
    PB3(JTDO/TRACESWO)     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000c34:	2380      	movs	r3, #128	@ 0x80
 8000c36:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c40:	2300      	movs	r3, #0
 8000c42:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c46:	2300      	movs	r3, #0
 8000c48:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c4c:	2305      	movs	r3, #5
 8000c4e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000c52:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000c56:	4619      	mov	r1, r3
 8000c58:	486f      	ldr	r0, [pc, #444]	@ (8000e18 <HAL_SPI_MspInit+0x294>)
 8000c5a:	f000 fbbd 	bl	80013d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000c5e:	2308      	movs	r3, #8
 8000c60:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c64:	2302      	movs	r3, #2
 8000c66:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6a:	2300      	movs	r3, #0
 8000c6c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c70:	2300      	movs	r3, #0
 8000c72:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c76:	2305      	movs	r3, #5
 8000c78:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c7c:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000c80:	4619      	mov	r1, r3
 8000c82:	4866      	ldr	r0, [pc, #408]	@ (8000e1c <HAL_SPI_MspInit+0x298>)
 8000c84:	f000 fba8 	bl	80013d8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI3_MspInit 1 */

    /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000c88:	e0bd      	b.n	8000e06 <HAL_SPI_MspInit+0x282>
  else if(hspi->Instance==SPI2)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	4a64      	ldr	r2, [pc, #400]	@ (8000e20 <HAL_SPI_MspInit+0x29c>)
 8000c90:	4293      	cmp	r3, r2
 8000c92:	d16c      	bne.n	8000d6e <HAL_SPI_MspInit+0x1ea>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8000c94:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000c98:	f04f 0300 	mov.w	r3, #0
 8000c9c:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ca6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000caa:	4618      	mov	r0, r3
 8000cac:	f002 ff94 	bl	8003bd8 <HAL_RCCEx_PeriphCLKConfig>
 8000cb0:	4603      	mov	r3, r0
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d001      	beq.n	8000cba <HAL_SPI_MspInit+0x136>
      Error_Handler();
 8000cb6:	f7ff ff45 	bl	8000b44 <Error_Handler>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000cba:	4b56      	ldr	r3, [pc, #344]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000cbc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000cc0:	4a54      	ldr	r2, [pc, #336]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000cc2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000cc6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000cca:	4b52      	ldr	r3, [pc, #328]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000ccc:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000cd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000cd4:	61bb      	str	r3, [r7, #24]
 8000cd6:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000cd8:	4b4e      	ldr	r3, [pc, #312]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000cda:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cde:	4a4d      	ldr	r2, [pc, #308]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000ce0:	f043 0302 	orr.w	r3, r3, #2
 8000ce4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ce8:	4b4a      	ldr	r3, [pc, #296]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000cea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cee:	f003 0302 	and.w	r3, r3, #2
 8000cf2:	617b      	str	r3, [r7, #20]
 8000cf4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cf6:	4b47      	ldr	r3, [pc, #284]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000cf8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cfc:	4a45      	ldr	r2, [pc, #276]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000cfe:	f043 0301 	orr.w	r3, r3, #1
 8000d02:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d06:	4b43      	ldr	r3, [pc, #268]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000d08:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d0c:	f003 0301 	and.w	r3, r3, #1
 8000d10:	613b      	str	r3, [r7, #16]
 8000d12:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000d14:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000d18:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d1c:	2302      	movs	r3, #2
 8000d1e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d22:	2300      	movs	r3, #0
 8000d24:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d28:	2300      	movs	r3, #0
 8000d2a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d2e:	2305      	movs	r3, #5
 8000d30:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d34:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4838      	ldr	r0, [pc, #224]	@ (8000e1c <HAL_SPI_MspInit+0x298>)
 8000d3c:	f000 fb4c 	bl	80013d8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000d40:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000d44:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d48:	2302      	movs	r3, #2
 8000d4a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d54:	2300      	movs	r3, #0
 8000d56:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000d5a:	2305      	movs	r3, #5
 8000d5c:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d60:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000d64:	4619      	mov	r1, r3
 8000d66:	482f      	ldr	r0, [pc, #188]	@ (8000e24 <HAL_SPI_MspInit+0x2a0>)
 8000d68:	f000 fb36 	bl	80013d8 <HAL_GPIO_Init>
}
 8000d6c:	e04b      	b.n	8000e06 <HAL_SPI_MspInit+0x282>
  else if(hspi->Instance==SPI3)
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	4a2d      	ldr	r2, [pc, #180]	@ (8000e28 <HAL_SPI_MspInit+0x2a4>)
 8000d74:	4293      	cmp	r3, r2
 8000d76:	d146      	bne.n	8000e06 <HAL_SPI_MspInit+0x282>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI3;
 8000d78:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000d7c:	f04f 0300 	mov.w	r3, #0
 8000d80:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8000d84:	2300      	movs	r3, #0
 8000d86:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d8a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f002 ff22 	bl	8003bd8 <HAL_RCCEx_PeriphCLKConfig>
 8000d94:	4603      	mov	r3, r0
 8000d96:	2b00      	cmp	r3, #0
 8000d98:	d001      	beq.n	8000d9e <HAL_SPI_MspInit+0x21a>
      Error_Handler();
 8000d9a:	f7ff fed3 	bl	8000b44 <Error_Handler>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000d9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000da0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000da4:	4a1b      	ldr	r2, [pc, #108]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000da6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000daa:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000dae:	4b19      	ldr	r3, [pc, #100]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000db0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000db4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000db8:	60fb      	str	r3, [r7, #12]
 8000dba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dbc:	4b15      	ldr	r3, [pc, #84]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000dbe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dc2:	4a14      	ldr	r2, [pc, #80]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000dc4:	f043 0304 	orr.w	r3, r3, #4
 8000dc8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000dcc:	4b11      	ldr	r3, [pc, #68]	@ (8000e14 <HAL_SPI_MspInit+0x290>)
 8000dce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000dd2:	f003 0304 	and.w	r3, r3, #4
 8000dd6:	60bb      	str	r3, [r7, #8]
 8000dd8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8000dda:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000dde:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de2:	2302      	movs	r3, #2
 8000de4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000de8:	2300      	movs	r3, #0
 8000dea:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dee:	2300      	movs	r3, #0
 8000df0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000df4:	2306      	movs	r3, #6
 8000df6:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000dfa:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8000dfe:	4619      	mov	r1, r3
 8000e00:	480a      	ldr	r0, [pc, #40]	@ (8000e2c <HAL_SPI_MspInit+0x2a8>)
 8000e02:	f000 fae9 	bl	80013d8 <HAL_GPIO_Init>
}
 8000e06:	bf00      	nop
 8000e08:	37f8      	adds	r7, #248	@ 0xf8
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40013000 	.word	0x40013000
 8000e14:	58024400 	.word	0x58024400
 8000e18:	58020c00 	.word	0x58020c00
 8000e1c:	58020400 	.word	0x58020400
 8000e20:	40003800 	.word	0x40003800
 8000e24:	58020000 	.word	0x58020000
 8000e28:	40003c00 	.word	0x40003c00
 8000e2c:	58020800 	.word	0x58020800

08000e30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000e30:	b480      	push	{r7}
 8000e32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000e34:	bf00      	nop
 8000e36:	e7fd      	b.n	8000e34 <NMI_Handler+0x4>

08000e38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000e38:	b480      	push	{r7}
 8000e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000e3c:	bf00      	nop
 8000e3e:	e7fd      	b.n	8000e3c <HardFault_Handler+0x4>

08000e40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000e40:	b480      	push	{r7}
 8000e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000e44:	bf00      	nop
 8000e46:	e7fd      	b.n	8000e44 <MemManage_Handler+0x4>

08000e48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000e48:	b480      	push	{r7}
 8000e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000e4c:	bf00      	nop
 8000e4e:	e7fd      	b.n	8000e4c <BusFault_Handler+0x4>

08000e50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000e50:	b480      	push	{r7}
 8000e52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000e54:	bf00      	nop
 8000e56:	e7fd      	b.n	8000e54 <UsageFault_Handler+0x4>

08000e58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000e5c:	bf00      	nop
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e64:	4770      	bx	lr

08000e66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000e66:	b480      	push	{r7}
 8000e68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000e6a:	bf00      	nop
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e72:	4770      	bx	lr

08000e74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000e74:	b480      	push	{r7}
 8000e76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000e78:	bf00      	nop
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e80:	4770      	bx	lr

08000e82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000e82:	b580      	push	{r7, lr}
 8000e84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000e86:	f000 f953 	bl	8001130 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000e8a:	bf00      	nop
 8000e8c:	bd80      	pop	{r7, pc}
	...

08000e90 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8000e94:	4802      	ldr	r0, [pc, #8]	@ (8000ea0 <OTG_HS_IRQHandler+0x10>)
 8000e96:	f000 fdbb 	bl	8001a10 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8000e9a:	bf00      	nop
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	2400168c 	.word	0x2400168c

08000ea4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ea4:	b480      	push	{r7}
 8000ea6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ea8:	4b3e      	ldr	r3, [pc, #248]	@ (8000fa4 <SystemInit+0x100>)
 8000eaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000eae:	4a3d      	ldr	r2, [pc, #244]	@ (8000fa4 <SystemInit+0x100>)
 8000eb0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000eb4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000eb8:	4b3b      	ldr	r3, [pc, #236]	@ (8000fa8 <SystemInit+0x104>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	f003 030f 	and.w	r3, r3, #15
 8000ec0:	2b06      	cmp	r3, #6
 8000ec2:	d807      	bhi.n	8000ed4 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000ec4:	4b38      	ldr	r3, [pc, #224]	@ (8000fa8 <SystemInit+0x104>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	f023 030f 	bic.w	r3, r3, #15
 8000ecc:	4a36      	ldr	r2, [pc, #216]	@ (8000fa8 <SystemInit+0x104>)
 8000ece:	f043 0307 	orr.w	r3, r3, #7
 8000ed2:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ed4:	4b35      	ldr	r3, [pc, #212]	@ (8000fac <SystemInit+0x108>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4a34      	ldr	r2, [pc, #208]	@ (8000fac <SystemInit+0x108>)
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000ee0:	4b32      	ldr	r3, [pc, #200]	@ (8000fac <SystemInit+0x108>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000ee6:	4b31      	ldr	r3, [pc, #196]	@ (8000fac <SystemInit+0x108>)
 8000ee8:	681a      	ldr	r2, [r3, #0]
 8000eea:	4930      	ldr	r1, [pc, #192]	@ (8000fac <SystemInit+0x108>)
 8000eec:	4b30      	ldr	r3, [pc, #192]	@ (8000fb0 <SystemInit+0x10c>)
 8000eee:	4013      	ands	r3, r2
 8000ef0:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ef2:	4b2d      	ldr	r3, [pc, #180]	@ (8000fa8 <SystemInit+0x104>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	f003 0308 	and.w	r3, r3, #8
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d007      	beq.n	8000f0e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000efe:	4b2a      	ldr	r3, [pc, #168]	@ (8000fa8 <SystemInit+0x104>)
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f023 030f 	bic.w	r3, r3, #15
 8000f06:	4a28      	ldr	r2, [pc, #160]	@ (8000fa8 <SystemInit+0x104>)
 8000f08:	f043 0307 	orr.w	r3, r3, #7
 8000f0c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000f0e:	4b27      	ldr	r3, [pc, #156]	@ (8000fac <SystemInit+0x108>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000f14:	4b25      	ldr	r3, [pc, #148]	@ (8000fac <SystemInit+0x108>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000f1a:	4b24      	ldr	r3, [pc, #144]	@ (8000fac <SystemInit+0x108>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000f20:	4b22      	ldr	r3, [pc, #136]	@ (8000fac <SystemInit+0x108>)
 8000f22:	4a24      	ldr	r2, [pc, #144]	@ (8000fb4 <SystemInit+0x110>)
 8000f24:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000f26:	4b21      	ldr	r3, [pc, #132]	@ (8000fac <SystemInit+0x108>)
 8000f28:	4a23      	ldr	r2, [pc, #140]	@ (8000fb8 <SystemInit+0x114>)
 8000f2a:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000f2c:	4b1f      	ldr	r3, [pc, #124]	@ (8000fac <SystemInit+0x108>)
 8000f2e:	4a23      	ldr	r2, [pc, #140]	@ (8000fbc <SystemInit+0x118>)
 8000f30:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000f32:	4b1e      	ldr	r3, [pc, #120]	@ (8000fac <SystemInit+0x108>)
 8000f34:	2200      	movs	r2, #0
 8000f36:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000f38:	4b1c      	ldr	r3, [pc, #112]	@ (8000fac <SystemInit+0x108>)
 8000f3a:	4a20      	ldr	r2, [pc, #128]	@ (8000fbc <SystemInit+0x118>)
 8000f3c:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000f3e:	4b1b      	ldr	r3, [pc, #108]	@ (8000fac <SystemInit+0x108>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000f44:	4b19      	ldr	r3, [pc, #100]	@ (8000fac <SystemInit+0x108>)
 8000f46:	4a1d      	ldr	r2, [pc, #116]	@ (8000fbc <SystemInit+0x118>)
 8000f48:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000f4a:	4b18      	ldr	r3, [pc, #96]	@ (8000fac <SystemInit+0x108>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000f50:	4b16      	ldr	r3, [pc, #88]	@ (8000fac <SystemInit+0x108>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a15      	ldr	r2, [pc, #84]	@ (8000fac <SystemInit+0x108>)
 8000f56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000f5a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000f5c:	4b13      	ldr	r3, [pc, #76]	@ (8000fac <SystemInit+0x108>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	661a      	str	r2, [r3, #96]	@ 0x60
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000f62:	4b12      	ldr	r3, [pc, #72]	@ (8000fac <SystemInit+0x108>)
 8000f64:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f68:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d113      	bne.n	8000f98 <SystemInit+0xf4>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000f70:	4b0e      	ldr	r3, [pc, #56]	@ (8000fac <SystemInit+0x108>)
 8000f72:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f76:	4a0d      	ldr	r2, [pc, #52]	@ (8000fac <SystemInit+0x108>)
 8000f78:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f7c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000f80:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc0 <SystemInit+0x11c>)
 8000f82:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000f86:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000f88:	4b08      	ldr	r3, [pc, #32]	@ (8000fac <SystemInit+0x108>)
 8000f8a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000f8e:	4a07      	ldr	r2, [pc, #28]	@ (8000fac <SystemInit+0x108>)
 8000f90:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000f94:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr
 8000fa2:	bf00      	nop
 8000fa4:	e000ed00 	.word	0xe000ed00
 8000fa8:	52002000 	.word	0x52002000
 8000fac:	58024400 	.word	0x58024400
 8000fb0:	eaf6ed7f 	.word	0xeaf6ed7f
 8000fb4:	02020200 	.word	0x02020200
 8000fb8:	01ff0000 	.word	0x01ff0000
 8000fbc:	01010280 	.word	0x01010280
 8000fc0:	52004000 	.word	0x52004000

08000fc4 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000fc8:	4b09      	ldr	r3, [pc, #36]	@ (8000ff0 <ExitRun0Mode+0x2c>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	4a08      	ldr	r2, [pc, #32]	@ (8000ff0 <ExitRun0Mode+0x2c>)
 8000fce:	f043 0302 	orr.w	r3, r3, #2
 8000fd2:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000fd4:	bf00      	nop
 8000fd6:	4b06      	ldr	r3, [pc, #24]	@ (8000ff0 <ExitRun0Mode+0x2c>)
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d0f9      	beq.n	8000fd6 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000fe2:	bf00      	nop
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
 8000fee:	bf00      	nop
 8000ff0:	58024800 	.word	0x58024800

08000ff4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000ff4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001030 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000ff8:	f7ff ffe4 	bl	8000fc4 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ffc:	f7ff ff52 	bl	8000ea4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001000:	480c      	ldr	r0, [pc, #48]	@ (8001034 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001002:	490d      	ldr	r1, [pc, #52]	@ (8001038 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001004:	4a0d      	ldr	r2, [pc, #52]	@ (800103c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001006:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001008:	e002      	b.n	8001010 <LoopCopyDataInit>

0800100a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800100a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800100c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800100e:	3304      	adds	r3, #4

08001010 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001010:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001012:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001014:	d3f9      	bcc.n	800100a <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001016:	4a0a      	ldr	r2, [pc, #40]	@ (8001040 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001018:	4c0a      	ldr	r4, [pc, #40]	@ (8001044 <LoopFillZerobss+0x22>)
  movs r3, #0
 800101a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800101c:	e001      	b.n	8001022 <LoopFillZerobss>

0800101e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800101e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001020:	3204      	adds	r2, #4

08001022 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001022:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001024:	d3fb      	bcc.n	800101e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001026:	f008 fd93 	bl	8009b50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800102a:	f7ff fab3 	bl	8000594 <main>
  bx  lr
 800102e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001030:	24050000 	.word	0x24050000
  ldr r0, =_sdata
 8001034:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001038:	24000104 	.word	0x24000104
  ldr r2, =_sidata
 800103c:	08009c0c 	.word	0x08009c0c
  ldr r2, =_sbss
 8001040:	24000104 	.word	0x24000104
  ldr r4, =_ebss
 8001044:	24001d90 	.word	0x24001d90

08001048 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001048:	e7fe      	b.n	8001048 <ADC3_IRQHandler>
	...

0800104c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001052:	2003      	movs	r0, #3
 8001054:	f000 f980 	bl	8001358 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001058:	f002 fc14 	bl	8003884 <HAL_RCC_GetSysClockFreq>
 800105c:	4602      	mov	r2, r0
 800105e:	4b15      	ldr	r3, [pc, #84]	@ (80010b4 <HAL_Init+0x68>)
 8001060:	699b      	ldr	r3, [r3, #24]
 8001062:	0a1b      	lsrs	r3, r3, #8
 8001064:	f003 030f 	and.w	r3, r3, #15
 8001068:	4913      	ldr	r1, [pc, #76]	@ (80010b8 <HAL_Init+0x6c>)
 800106a:	5ccb      	ldrb	r3, [r1, r3]
 800106c:	f003 031f 	and.w	r3, r3, #31
 8001070:	fa22 f303 	lsr.w	r3, r2, r3
 8001074:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001076:	4b0f      	ldr	r3, [pc, #60]	@ (80010b4 <HAL_Init+0x68>)
 8001078:	699b      	ldr	r3, [r3, #24]
 800107a:	f003 030f 	and.w	r3, r3, #15
 800107e:	4a0e      	ldr	r2, [pc, #56]	@ (80010b8 <HAL_Init+0x6c>)
 8001080:	5cd3      	ldrb	r3, [r2, r3]
 8001082:	f003 031f 	and.w	r3, r3, #31
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	fa22 f303 	lsr.w	r3, r2, r3
 800108c:	4a0b      	ldr	r2, [pc, #44]	@ (80010bc <HAL_Init+0x70>)
 800108e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001090:	4a0b      	ldr	r2, [pc, #44]	@ (80010c0 <HAL_Init+0x74>)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001096:	200f      	movs	r0, #15
 8001098:	f000 f814 	bl	80010c4 <HAL_InitTick>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e002      	b.n	80010ac <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80010a6:	f7ff fd53 	bl	8000b50 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010aa:	2300      	movs	r3, #0
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	58024400 	.word	0x58024400
 80010b8:	08009bf4 	.word	0x08009bf4
 80010bc:	24000004 	.word	0x24000004
 80010c0:	24000000 	.word	0x24000000

080010c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80010cc:	4b15      	ldr	r3, [pc, #84]	@ (8001124 <HAL_InitTick+0x60>)
 80010ce:	781b      	ldrb	r3, [r3, #0]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d101      	bne.n	80010d8 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80010d4:	2301      	movs	r3, #1
 80010d6:	e021      	b.n	800111c <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80010d8:	4b13      	ldr	r3, [pc, #76]	@ (8001128 <HAL_InitTick+0x64>)
 80010da:	681a      	ldr	r2, [r3, #0]
 80010dc:	4b11      	ldr	r3, [pc, #68]	@ (8001124 <HAL_InitTick+0x60>)
 80010de:	781b      	ldrb	r3, [r3, #0]
 80010e0:	4619      	mov	r1, r3
 80010e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80010ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ee:	4618      	mov	r0, r3
 80010f0:	f000 f965 	bl	80013be <HAL_SYSTICK_Config>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e00e      	b.n	800111c <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2b0f      	cmp	r3, #15
 8001102:	d80a      	bhi.n	800111a <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001104:	2200      	movs	r2, #0
 8001106:	6879      	ldr	r1, [r7, #4]
 8001108:	f04f 30ff 	mov.w	r0, #4294967295
 800110c:	f000 f92f 	bl	800136e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001110:	4a06      	ldr	r2, [pc, #24]	@ (800112c <HAL_InitTick+0x68>)
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001116:	2300      	movs	r3, #0
 8001118:	e000      	b.n	800111c <HAL_InitTick+0x58>
    return HAL_ERROR;
 800111a:	2301      	movs	r3, #1
}
 800111c:	4618      	mov	r0, r3
 800111e:	3708      	adds	r7, #8
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	2400000c 	.word	0x2400000c
 8001128:	24000000 	.word	0x24000000
 800112c:	24000008 	.word	0x24000008

08001130 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001134:	4b06      	ldr	r3, [pc, #24]	@ (8001150 <HAL_IncTick+0x20>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	461a      	mov	r2, r3
 800113a:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <HAL_IncTick+0x24>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4413      	add	r3, r2
 8001140:	4a04      	ldr	r2, [pc, #16]	@ (8001154 <HAL_IncTick+0x24>)
 8001142:	6013      	str	r3, [r2, #0]
}
 8001144:	bf00      	nop
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop
 8001150:	2400000c 	.word	0x2400000c
 8001154:	240001a8 	.word	0x240001a8

08001158 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001158:	b480      	push	{r7}
 800115a:	af00      	add	r7, sp, #0
  return uwTick;
 800115c:	4b03      	ldr	r3, [pc, #12]	@ (800116c <HAL_GetTick+0x14>)
 800115e:	681b      	ldr	r3, [r3, #0]
}
 8001160:	4618      	mov	r0, r3
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	240001a8 	.word	0x240001a8

08001170 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001178:	f7ff ffee 	bl	8001158 <HAL_GetTick>
 800117c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001182:	68fb      	ldr	r3, [r7, #12]
 8001184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001188:	d005      	beq.n	8001196 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800118a:	4b0a      	ldr	r3, [pc, #40]	@ (80011b4 <HAL_Delay+0x44>)
 800118c:	781b      	ldrb	r3, [r3, #0]
 800118e:	461a      	mov	r2, r3
 8001190:	68fb      	ldr	r3, [r7, #12]
 8001192:	4413      	add	r3, r2
 8001194:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001196:	bf00      	nop
 8001198:	f7ff ffde 	bl	8001158 <HAL_GetTick>
 800119c:	4602      	mov	r2, r0
 800119e:	68bb      	ldr	r3, [r7, #8]
 80011a0:	1ad3      	subs	r3, r2, r3
 80011a2:	68fa      	ldr	r2, [r7, #12]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d8f7      	bhi.n	8001198 <HAL_Delay+0x28>
  {
  }
}
 80011a8:	bf00      	nop
 80011aa:	bf00      	nop
 80011ac:	3710      	adds	r7, #16
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	2400000c 	.word	0x2400000c

080011b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80011b8:	b480      	push	{r7}
 80011ba:	b085      	sub	sp, #20
 80011bc:	af00      	add	r7, sp, #0
 80011be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	f003 0307 	and.w	r3, r3, #7
 80011c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80011c8:	4b0b      	ldr	r3, [pc, #44]	@ (80011f8 <__NVIC_SetPriorityGrouping+0x40>)
 80011ca:	68db      	ldr	r3, [r3, #12]
 80011cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80011ce:	68ba      	ldr	r2, [r7, #8]
 80011d0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80011d4:	4013      	ands	r3, r2
 80011d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80011d8:	68fb      	ldr	r3, [r7, #12]
 80011da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80011dc:	68bb      	ldr	r3, [r7, #8]
 80011de:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80011e0:	4b06      	ldr	r3, [pc, #24]	@ (80011fc <__NVIC_SetPriorityGrouping+0x44>)
 80011e2:	4313      	orrs	r3, r2
 80011e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80011e6:	4a04      	ldr	r2, [pc, #16]	@ (80011f8 <__NVIC_SetPriorityGrouping+0x40>)
 80011e8:	68bb      	ldr	r3, [r7, #8]
 80011ea:	60d3      	str	r3, [r2, #12]
}
 80011ec:	bf00      	nop
 80011ee:	3714      	adds	r7, #20
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	e000ed00 	.word	0xe000ed00
 80011fc:	05fa0000 	.word	0x05fa0000

08001200 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001204:	4b04      	ldr	r3, [pc, #16]	@ (8001218 <__NVIC_GetPriorityGrouping+0x18>)
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	0a1b      	lsrs	r3, r3, #8
 800120a:	f003 0307 	and.w	r3, r3, #7
}
 800120e:	4618      	mov	r0, r3
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr
 8001218:	e000ed00 	.word	0xe000ed00

0800121c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001226:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800122a:	2b00      	cmp	r3, #0
 800122c:	db0b      	blt.n	8001246 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800122e:	88fb      	ldrh	r3, [r7, #6]
 8001230:	f003 021f 	and.w	r2, r3, #31
 8001234:	4907      	ldr	r1, [pc, #28]	@ (8001254 <__NVIC_EnableIRQ+0x38>)
 8001236:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800123a:	095b      	lsrs	r3, r3, #5
 800123c:	2001      	movs	r0, #1
 800123e:	fa00 f202 	lsl.w	r2, r0, r2
 8001242:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001246:	bf00      	nop
 8001248:	370c      	adds	r7, #12
 800124a:	46bd      	mov	sp, r7
 800124c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001250:	4770      	bx	lr
 8001252:	bf00      	nop
 8001254:	e000e100 	.word	0xe000e100

08001258 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001258:	b480      	push	{r7}
 800125a:	b083      	sub	sp, #12
 800125c:	af00      	add	r7, sp, #0
 800125e:	4603      	mov	r3, r0
 8001260:	6039      	str	r1, [r7, #0]
 8001262:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001264:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001268:	2b00      	cmp	r3, #0
 800126a:	db0a      	blt.n	8001282 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	b2da      	uxtb	r2, r3
 8001270:	490c      	ldr	r1, [pc, #48]	@ (80012a4 <__NVIC_SetPriority+0x4c>)
 8001272:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001276:	0112      	lsls	r2, r2, #4
 8001278:	b2d2      	uxtb	r2, r2
 800127a:	440b      	add	r3, r1
 800127c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001280:	e00a      	b.n	8001298 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	b2da      	uxtb	r2, r3
 8001286:	4908      	ldr	r1, [pc, #32]	@ (80012a8 <__NVIC_SetPriority+0x50>)
 8001288:	88fb      	ldrh	r3, [r7, #6]
 800128a:	f003 030f 	and.w	r3, r3, #15
 800128e:	3b04      	subs	r3, #4
 8001290:	0112      	lsls	r2, r2, #4
 8001292:	b2d2      	uxtb	r2, r2
 8001294:	440b      	add	r3, r1
 8001296:	761a      	strb	r2, [r3, #24]
}
 8001298:	bf00      	nop
 800129a:	370c      	adds	r7, #12
 800129c:	46bd      	mov	sp, r7
 800129e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a2:	4770      	bx	lr
 80012a4:	e000e100 	.word	0xe000e100
 80012a8:	e000ed00 	.word	0xe000ed00

080012ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012ac:	b480      	push	{r7}
 80012ae:	b089      	sub	sp, #36	@ 0x24
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	60f8      	str	r0, [r7, #12]
 80012b4:	60b9      	str	r1, [r7, #8]
 80012b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012b8:	68fb      	ldr	r3, [r7, #12]
 80012ba:	f003 0307 	and.w	r3, r3, #7
 80012be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012c0:	69fb      	ldr	r3, [r7, #28]
 80012c2:	f1c3 0307 	rsb	r3, r3, #7
 80012c6:	2b04      	cmp	r3, #4
 80012c8:	bf28      	it	cs
 80012ca:	2304      	movcs	r3, #4
 80012cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	3304      	adds	r3, #4
 80012d2:	2b06      	cmp	r3, #6
 80012d4:	d902      	bls.n	80012dc <NVIC_EncodePriority+0x30>
 80012d6:	69fb      	ldr	r3, [r7, #28]
 80012d8:	3b03      	subs	r3, #3
 80012da:	e000      	b.n	80012de <NVIC_EncodePriority+0x32>
 80012dc:	2300      	movs	r3, #0
 80012de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012e0:	f04f 32ff 	mov.w	r2, #4294967295
 80012e4:	69bb      	ldr	r3, [r7, #24]
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	43da      	mvns	r2, r3
 80012ec:	68bb      	ldr	r3, [r7, #8]
 80012ee:	401a      	ands	r2, r3
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012f4:	f04f 31ff 	mov.w	r1, #4294967295
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	fa01 f303 	lsl.w	r3, r1, r3
 80012fe:	43d9      	mvns	r1, r3
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001304:	4313      	orrs	r3, r2
         );
}
 8001306:	4618      	mov	r0, r3
 8001308:	3724      	adds	r7, #36	@ 0x24
 800130a:	46bd      	mov	sp, r7
 800130c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001310:	4770      	bx	lr
	...

08001314 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001314:	b580      	push	{r7, lr}
 8001316:	b082      	sub	sp, #8
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	3b01      	subs	r3, #1
 8001320:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001324:	d301      	bcc.n	800132a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001326:	2301      	movs	r3, #1
 8001328:	e00f      	b.n	800134a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800132a:	4a0a      	ldr	r2, [pc, #40]	@ (8001354 <SysTick_Config+0x40>)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	3b01      	subs	r3, #1
 8001330:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001332:	210f      	movs	r1, #15
 8001334:	f04f 30ff 	mov.w	r0, #4294967295
 8001338:	f7ff ff8e 	bl	8001258 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800133c:	4b05      	ldr	r3, [pc, #20]	@ (8001354 <SysTick_Config+0x40>)
 800133e:	2200      	movs	r2, #0
 8001340:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001342:	4b04      	ldr	r3, [pc, #16]	@ (8001354 <SysTick_Config+0x40>)
 8001344:	2207      	movs	r2, #7
 8001346:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001348:	2300      	movs	r3, #0
}
 800134a:	4618      	mov	r0, r3
 800134c:	3708      	adds	r7, #8
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	e000e010 	.word	0xe000e010

08001358 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001358:	b580      	push	{r7, lr}
 800135a:	b082      	sub	sp, #8
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001360:	6878      	ldr	r0, [r7, #4]
 8001362:	f7ff ff29 	bl	80011b8 <__NVIC_SetPriorityGrouping>
}
 8001366:	bf00      	nop
 8001368:	3708      	adds	r7, #8
 800136a:	46bd      	mov	sp, r7
 800136c:	bd80      	pop	{r7, pc}

0800136e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800136e:	b580      	push	{r7, lr}
 8001370:	b086      	sub	sp, #24
 8001372:	af00      	add	r7, sp, #0
 8001374:	4603      	mov	r3, r0
 8001376:	60b9      	str	r1, [r7, #8]
 8001378:	607a      	str	r2, [r7, #4]
 800137a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800137c:	f7ff ff40 	bl	8001200 <__NVIC_GetPriorityGrouping>
 8001380:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001382:	687a      	ldr	r2, [r7, #4]
 8001384:	68b9      	ldr	r1, [r7, #8]
 8001386:	6978      	ldr	r0, [r7, #20]
 8001388:	f7ff ff90 	bl	80012ac <NVIC_EncodePriority>
 800138c:	4602      	mov	r2, r0
 800138e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001392:	4611      	mov	r1, r2
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff ff5f 	bl	8001258 <__NVIC_SetPriority>
}
 800139a:	bf00      	nop
 800139c:	3718      	adds	r7, #24
 800139e:	46bd      	mov	sp, r7
 80013a0:	bd80      	pop	{r7, pc}

080013a2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013a2:	b580      	push	{r7, lr}
 80013a4:	b082      	sub	sp, #8
 80013a6:	af00      	add	r7, sp, #0
 80013a8:	4603      	mov	r3, r0
 80013aa:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013ac:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7ff ff33 	bl	800121c <__NVIC_EnableIRQ>
}
 80013b6:	bf00      	nop
 80013b8:	3708      	adds	r7, #8
 80013ba:	46bd      	mov	sp, r7
 80013bc:	bd80      	pop	{r7, pc}

080013be <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013be:	b580      	push	{r7, lr}
 80013c0:	b082      	sub	sp, #8
 80013c2:	af00      	add	r7, sp, #0
 80013c4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013c6:	6878      	ldr	r0, [r7, #4]
 80013c8:	f7ff ffa4 	bl	8001314 <SysTick_Config>
 80013cc:	4603      	mov	r3, r0
}
 80013ce:	4618      	mov	r0, r3
 80013d0:	3708      	adds	r7, #8
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bd80      	pop	{r7, pc}
	...

080013d8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 80013d8:	b480      	push	{r7}
 80013da:	b089      	sub	sp, #36	@ 0x24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
 80013e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80013e2:	2300      	movs	r3, #0
 80013e4:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 80013e6:	4b86      	ldr	r3, [pc, #536]	@ (8001600 <HAL_GPIO_Init+0x228>)
 80013e8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 80013ea:	e18c      	b.n	8001706 <HAL_GPIO_Init+0x32e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	681a      	ldr	r2, [r3, #0]
 80013f0:	2101      	movs	r1, #1
 80013f2:	69fb      	ldr	r3, [r7, #28]
 80013f4:	fa01 f303 	lsl.w	r3, r1, r3
 80013f8:	4013      	ands	r3, r2
 80013fa:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 80013fc:	693b      	ldr	r3, [r7, #16]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	f000 817e 	beq.w	8001700 <HAL_GPIO_Init+0x328>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001404:	683b      	ldr	r3, [r7, #0]
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f003 0303 	and.w	r3, r3, #3
 800140c:	2b01      	cmp	r3, #1
 800140e:	d005      	beq.n	800141c <HAL_GPIO_Init+0x44>
 8001410:	683b      	ldr	r3, [r7, #0]
 8001412:	685b      	ldr	r3, [r3, #4]
 8001414:	f003 0303 	and.w	r3, r3, #3
 8001418:	2b02      	cmp	r3, #2
 800141a:	d130      	bne.n	800147e <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	689b      	ldr	r3, [r3, #8]
 8001420:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001422:	69fb      	ldr	r3, [r7, #28]
 8001424:	005b      	lsls	r3, r3, #1
 8001426:	2203      	movs	r2, #3
 8001428:	fa02 f303 	lsl.w	r3, r2, r3
 800142c:	43db      	mvns	r3, r3
 800142e:	69ba      	ldr	r2, [r7, #24]
 8001430:	4013      	ands	r3, r2
 8001432:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001434:	683b      	ldr	r3, [r7, #0]
 8001436:	68da      	ldr	r2, [r3, #12]
 8001438:	69fb      	ldr	r3, [r7, #28]
 800143a:	005b      	lsls	r3, r3, #1
 800143c:	fa02 f303 	lsl.w	r3, r2, r3
 8001440:	69ba      	ldr	r2, [r7, #24]
 8001442:	4313      	orrs	r3, r2
 8001444:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	69ba      	ldr	r2, [r7, #24]
 800144a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001452:	2201      	movs	r2, #1
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	fa02 f303 	lsl.w	r3, r2, r3
 800145a:	43db      	mvns	r3, r3
 800145c:	69ba      	ldr	r2, [r7, #24]
 800145e:	4013      	ands	r3, r2
 8001460:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	685b      	ldr	r3, [r3, #4]
 8001466:	091b      	lsrs	r3, r3, #4
 8001468:	f003 0201 	and.w	r2, r3, #1
 800146c:	69fb      	ldr	r3, [r7, #28]
 800146e:	fa02 f303 	lsl.w	r3, r2, r3
 8001472:	69ba      	ldr	r2, [r7, #24]
 8001474:	4313      	orrs	r3, r2
 8001476:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	69ba      	ldr	r2, [r7, #24]
 800147c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800147e:	683b      	ldr	r3, [r7, #0]
 8001480:	685b      	ldr	r3, [r3, #4]
 8001482:	f003 0303 	and.w	r3, r3, #3
 8001486:	2b03      	cmp	r3, #3
 8001488:	d017      	beq.n	80014ba <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	68db      	ldr	r3, [r3, #12]
 800148e:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001490:	69fb      	ldr	r3, [r7, #28]
 8001492:	005b      	lsls	r3, r3, #1
 8001494:	2203      	movs	r2, #3
 8001496:	fa02 f303 	lsl.w	r3, r2, r3
 800149a:	43db      	mvns	r3, r3
 800149c:	69ba      	ldr	r2, [r7, #24]
 800149e:	4013      	ands	r3, r2
 80014a0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	689a      	ldr	r2, [r3, #8]
 80014a6:	69fb      	ldr	r3, [r7, #28]
 80014a8:	005b      	lsls	r3, r3, #1
 80014aa:	fa02 f303 	lsl.w	r3, r2, r3
 80014ae:	69ba      	ldr	r2, [r7, #24]
 80014b0:	4313      	orrs	r3, r2
 80014b2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	69ba      	ldr	r2, [r7, #24]
 80014b8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	685b      	ldr	r3, [r3, #4]
 80014be:	f003 0303 	and.w	r3, r3, #3
 80014c2:	2b02      	cmp	r3, #2
 80014c4:	d123      	bne.n	800150e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80014c6:	69fb      	ldr	r3, [r7, #28]
 80014c8:	08da      	lsrs	r2, r3, #3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	3208      	adds	r2, #8
 80014ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80014d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80014d4:	69fb      	ldr	r3, [r7, #28]
 80014d6:	f003 0307 	and.w	r3, r3, #7
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	220f      	movs	r2, #15
 80014de:	fa02 f303 	lsl.w	r3, r2, r3
 80014e2:	43db      	mvns	r3, r3
 80014e4:	69ba      	ldr	r2, [r7, #24]
 80014e6:	4013      	ands	r3, r2
 80014e8:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80014ea:	683b      	ldr	r3, [r7, #0]
 80014ec:	691a      	ldr	r2, [r3, #16]
 80014ee:	69fb      	ldr	r3, [r7, #28]
 80014f0:	f003 0307 	and.w	r3, r3, #7
 80014f4:	009b      	lsls	r3, r3, #2
 80014f6:	fa02 f303 	lsl.w	r3, r2, r3
 80014fa:	69ba      	ldr	r2, [r7, #24]
 80014fc:	4313      	orrs	r3, r2
 80014fe:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001500:	69fb      	ldr	r3, [r7, #28]
 8001502:	08da      	lsrs	r2, r3, #3
 8001504:	687b      	ldr	r3, [r7, #4]
 8001506:	3208      	adds	r2, #8
 8001508:	69b9      	ldr	r1, [r7, #24]
 800150a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	681b      	ldr	r3, [r3, #0]
 8001512:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001514:	69fb      	ldr	r3, [r7, #28]
 8001516:	005b      	lsls	r3, r3, #1
 8001518:	2203      	movs	r2, #3
 800151a:	fa02 f303 	lsl.w	r3, r2, r3
 800151e:	43db      	mvns	r3, r3
 8001520:	69ba      	ldr	r2, [r7, #24]
 8001522:	4013      	ands	r3, r2
 8001524:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	685b      	ldr	r3, [r3, #4]
 800152a:	f003 0203 	and.w	r2, r3, #3
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	005b      	lsls	r3, r3, #1
 8001532:	fa02 f303 	lsl.w	r3, r2, r3
 8001536:	69ba      	ldr	r2, [r7, #24]
 8001538:	4313      	orrs	r3, r2
 800153a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	69ba      	ldr	r2, [r7, #24]
 8001540:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800154a:	2b00      	cmp	r3, #0
 800154c:	f000 80d8 	beq.w	8001700 <HAL_GPIO_Init+0x328>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001550:	4b2c      	ldr	r3, [pc, #176]	@ (8001604 <HAL_GPIO_Init+0x22c>)
 8001552:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001556:	4a2b      	ldr	r2, [pc, #172]	@ (8001604 <HAL_GPIO_Init+0x22c>)
 8001558:	f043 0302 	orr.w	r3, r3, #2
 800155c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001560:	4b28      	ldr	r3, [pc, #160]	@ (8001604 <HAL_GPIO_Init+0x22c>)
 8001562:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001566:	f003 0302 	and.w	r3, r3, #2
 800156a:	60fb      	str	r3, [r7, #12]
 800156c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800156e:	4a26      	ldr	r2, [pc, #152]	@ (8001608 <HAL_GPIO_Init+0x230>)
 8001570:	69fb      	ldr	r3, [r7, #28]
 8001572:	089b      	lsrs	r3, r3, #2
 8001574:	3302      	adds	r3, #2
 8001576:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800157a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800157c:	69fb      	ldr	r3, [r7, #28]
 800157e:	f003 0303 	and.w	r3, r3, #3
 8001582:	009b      	lsls	r3, r3, #2
 8001584:	220f      	movs	r2, #15
 8001586:	fa02 f303 	lsl.w	r3, r2, r3
 800158a:	43db      	mvns	r3, r3
 800158c:	69ba      	ldr	r2, [r7, #24]
 800158e:	4013      	ands	r3, r2
 8001590:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	4a1d      	ldr	r2, [pc, #116]	@ (800160c <HAL_GPIO_Init+0x234>)
 8001596:	4293      	cmp	r3, r2
 8001598:	d04a      	beq.n	8001630 <HAL_GPIO_Init+0x258>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	4a1c      	ldr	r2, [pc, #112]	@ (8001610 <HAL_GPIO_Init+0x238>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d02b      	beq.n	80015fa <HAL_GPIO_Init+0x222>
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	4a1b      	ldr	r2, [pc, #108]	@ (8001614 <HAL_GPIO_Init+0x23c>)
 80015a6:	4293      	cmp	r3, r2
 80015a8:	d025      	beq.n	80015f6 <HAL_GPIO_Init+0x21e>
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	4a1a      	ldr	r2, [pc, #104]	@ (8001618 <HAL_GPIO_Init+0x240>)
 80015ae:	4293      	cmp	r3, r2
 80015b0:	d01f      	beq.n	80015f2 <HAL_GPIO_Init+0x21a>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4a19      	ldr	r2, [pc, #100]	@ (800161c <HAL_GPIO_Init+0x244>)
 80015b6:	4293      	cmp	r3, r2
 80015b8:	d019      	beq.n	80015ee <HAL_GPIO_Init+0x216>
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	4a18      	ldr	r2, [pc, #96]	@ (8001620 <HAL_GPIO_Init+0x248>)
 80015be:	4293      	cmp	r3, r2
 80015c0:	d013      	beq.n	80015ea <HAL_GPIO_Init+0x212>
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	4a17      	ldr	r2, [pc, #92]	@ (8001624 <HAL_GPIO_Init+0x24c>)
 80015c6:	4293      	cmp	r3, r2
 80015c8:	d00d      	beq.n	80015e6 <HAL_GPIO_Init+0x20e>
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	4a16      	ldr	r2, [pc, #88]	@ (8001628 <HAL_GPIO_Init+0x250>)
 80015ce:	4293      	cmp	r3, r2
 80015d0:	d007      	beq.n	80015e2 <HAL_GPIO_Init+0x20a>
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	4a15      	ldr	r2, [pc, #84]	@ (800162c <HAL_GPIO_Init+0x254>)
 80015d6:	4293      	cmp	r3, r2
 80015d8:	d101      	bne.n	80015de <HAL_GPIO_Init+0x206>
 80015da:	2309      	movs	r3, #9
 80015dc:	e029      	b.n	8001632 <HAL_GPIO_Init+0x25a>
 80015de:	230a      	movs	r3, #10
 80015e0:	e027      	b.n	8001632 <HAL_GPIO_Init+0x25a>
 80015e2:	2307      	movs	r3, #7
 80015e4:	e025      	b.n	8001632 <HAL_GPIO_Init+0x25a>
 80015e6:	2306      	movs	r3, #6
 80015e8:	e023      	b.n	8001632 <HAL_GPIO_Init+0x25a>
 80015ea:	2305      	movs	r3, #5
 80015ec:	e021      	b.n	8001632 <HAL_GPIO_Init+0x25a>
 80015ee:	2304      	movs	r3, #4
 80015f0:	e01f      	b.n	8001632 <HAL_GPIO_Init+0x25a>
 80015f2:	2303      	movs	r3, #3
 80015f4:	e01d      	b.n	8001632 <HAL_GPIO_Init+0x25a>
 80015f6:	2302      	movs	r3, #2
 80015f8:	e01b      	b.n	8001632 <HAL_GPIO_Init+0x25a>
 80015fa:	2301      	movs	r3, #1
 80015fc:	e019      	b.n	8001632 <HAL_GPIO_Init+0x25a>
 80015fe:	bf00      	nop
 8001600:	58000080 	.word	0x58000080
 8001604:	58024400 	.word	0x58024400
 8001608:	58000400 	.word	0x58000400
 800160c:	58020000 	.word	0x58020000
 8001610:	58020400 	.word	0x58020400
 8001614:	58020800 	.word	0x58020800
 8001618:	58020c00 	.word	0x58020c00
 800161c:	58021000 	.word	0x58021000
 8001620:	58021400 	.word	0x58021400
 8001624:	58021800 	.word	0x58021800
 8001628:	58021c00 	.word	0x58021c00
 800162c:	58022400 	.word	0x58022400
 8001630:	2300      	movs	r3, #0
 8001632:	69fa      	ldr	r2, [r7, #28]
 8001634:	f002 0203 	and.w	r2, r2, #3
 8001638:	0092      	lsls	r2, r2, #2
 800163a:	4093      	lsls	r3, r2
 800163c:	69ba      	ldr	r2, [r7, #24]
 800163e:	4313      	orrs	r3, r2
 8001640:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001642:	4938      	ldr	r1, [pc, #224]	@ (8001724 <HAL_GPIO_Init+0x34c>)
 8001644:	69fb      	ldr	r3, [r7, #28]
 8001646:	089b      	lsrs	r3, r3, #2
 8001648:	3302      	adds	r3, #2
 800164a:	69ba      	ldr	r2, [r7, #24]
 800164c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001650:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	43db      	mvns	r3, r3
 800165c:	69ba      	ldr	r2, [r7, #24]
 800165e:	4013      	ands	r3, r2
 8001660:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d003      	beq.n	8001676 <HAL_GPIO_Init+0x29e>
        {
          temp |= iocurrent;
 800166e:	69ba      	ldr	r2, [r7, #24]
 8001670:	693b      	ldr	r3, [r7, #16]
 8001672:	4313      	orrs	r3, r2
 8001674:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001676:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800167a:	69bb      	ldr	r3, [r7, #24]
 800167c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800167e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001686:	693b      	ldr	r3, [r7, #16]
 8001688:	43db      	mvns	r3, r3
 800168a:	69ba      	ldr	r2, [r7, #24]
 800168c:	4013      	ands	r3, r2
 800168e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001690:	683b      	ldr	r3, [r7, #0]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001698:	2b00      	cmp	r3, #0
 800169a:	d003      	beq.n	80016a4 <HAL_GPIO_Init+0x2cc>
        {
          temp |= iocurrent;
 800169c:	69ba      	ldr	r2, [r7, #24]
 800169e:	693b      	ldr	r3, [r7, #16]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80016a4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80016a8:	69bb      	ldr	r3, [r7, #24]
 80016aa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80016ac:	697b      	ldr	r3, [r7, #20]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016b2:	693b      	ldr	r3, [r7, #16]
 80016b4:	43db      	mvns	r3, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4013      	ands	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d003      	beq.n	80016d0 <HAL_GPIO_Init+0x2f8>
        {
          temp |= iocurrent;
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	693b      	ldr	r3, [r7, #16]
 80016cc:	4313      	orrs	r3, r2
 80016ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	69ba      	ldr	r2, [r7, #24]
 80016d4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	43db      	mvns	r3, r3
 80016e0:	69ba      	ldr	r2, [r7, #24]
 80016e2:	4013      	ands	r3, r2
 80016e4:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	685b      	ldr	r3, [r3, #4]
 80016ea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	d003      	beq.n	80016fa <HAL_GPIO_Init+0x322>
        {
          temp |= iocurrent;
 80016f2:	69ba      	ldr	r2, [r7, #24]
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	4313      	orrs	r3, r2
 80016f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80016fa:	697b      	ldr	r3, [r7, #20]
 80016fc:	69ba      	ldr	r2, [r7, #24]
 80016fe:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	3301      	adds	r3, #1
 8001704:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001706:	683b      	ldr	r3, [r7, #0]
 8001708:	681a      	ldr	r2, [r3, #0]
 800170a:	69fb      	ldr	r3, [r7, #28]
 800170c:	fa22 f303 	lsr.w	r3, r2, r3
 8001710:	2b00      	cmp	r3, #0
 8001712:	f47f ae6b 	bne.w	80013ec <HAL_GPIO_Init+0x14>
  }
}
 8001716:	bf00      	nop
 8001718:	bf00      	nop
 800171a:	3724      	adds	r7, #36	@ 0x24
 800171c:	46bd      	mov	sp, r7
 800171e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001722:	4770      	bx	lr
 8001724:	58000400 	.word	0x58000400

08001728 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001728:	b480      	push	{r7}
 800172a:	b083      	sub	sp, #12
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
 8001730:	460b      	mov	r3, r1
 8001732:	807b      	strh	r3, [r7, #2]
 8001734:	4613      	mov	r3, r2
 8001736:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001738:	787b      	ldrb	r3, [r7, #1]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d003      	beq.n	8001746 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800173e:	887a      	ldrh	r2, [r7, #2]
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001744:	e003      	b.n	800174e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001746:	887b      	ldrh	r3, [r7, #2]
 8001748:	041a      	lsls	r2, r3, #16
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	619a      	str	r2, [r3, #24]
}
 800174e:	bf00      	nop
 8001750:	370c      	adds	r7, #12
 8001752:	46bd      	mov	sp, r7
 8001754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001758:	4770      	bx	lr

0800175a <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800175a:	b480      	push	{r7}
 800175c:	b085      	sub	sp, #20
 800175e:	af00      	add	r7, sp, #0
 8001760:	6078      	str	r0, [r7, #4]
 8001762:	460b      	mov	r3, r1
 8001764:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	695b      	ldr	r3, [r3, #20]
 800176a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800176c:	887a      	ldrh	r2, [r7, #2]
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	4013      	ands	r3, r2
 8001772:	041a      	lsls	r2, r3, #16
 8001774:	68fb      	ldr	r3, [r7, #12]
 8001776:	43d9      	mvns	r1, r3
 8001778:	887b      	ldrh	r3, [r7, #2]
 800177a:	400b      	ands	r3, r1
 800177c:	431a      	orrs	r2, r3
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	619a      	str	r2, [r3, #24]
}
 8001782:	bf00      	nop
 8001784:	3714      	adds	r7, #20
 8001786:	46bd      	mov	sp, r7
 8001788:	f85d 7b04 	ldr.w	r7, [sp], #4
 800178c:	4770      	bx	lr

0800178e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800178e:	b580      	push	{r7, lr}
 8001790:	b086      	sub	sp, #24
 8001792:	af02      	add	r7, sp, #8
 8001794:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	2b00      	cmp	r3, #0
 800179a:	d101      	bne.n	80017a0 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800179c:	2301      	movs	r3, #1
 800179e:	e0fe      	b.n	800199e <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80017a6:	b2db      	uxtb	r3, r3
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d106      	bne.n	80017ba <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2200      	movs	r2, #0
 80017b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80017b4:	6878      	ldr	r0, [r7, #4]
 80017b6:	f007 fe05 	bl	80093c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	2203      	movs	r2, #3
 80017be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	4618      	mov	r0, r3
 80017c8:	f004 fa2b 	bl	8005c22 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	6818      	ldr	r0, [r3, #0]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	7c1a      	ldrb	r2, [r3, #16]
 80017d4:	f88d 2000 	strb.w	r2, [sp]
 80017d8:	3304      	adds	r3, #4
 80017da:	cb0e      	ldmia	r3, {r1, r2, r3}
 80017dc:	f004 f8fc 	bl	80059d8 <USB_CoreInit>
 80017e0:	4603      	mov	r3, r0
 80017e2:	2b00      	cmp	r3, #0
 80017e4:	d005      	beq.n	80017f2 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	2202      	movs	r2, #2
 80017ea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80017ee:	2301      	movs	r3, #1
 80017f0:	e0d5      	b.n	800199e <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	2100      	movs	r1, #0
 80017f8:	4618      	mov	r0, r3
 80017fa:	f004 fa23 	bl	8005c44 <USB_SetCurrentMode>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	d005      	beq.n	8001810 <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	2202      	movs	r2, #2
 8001808:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800180c:	2301      	movs	r3, #1
 800180e:	e0c6      	b.n	800199e <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001810:	2300      	movs	r3, #0
 8001812:	73fb      	strb	r3, [r7, #15]
 8001814:	e04a      	b.n	80018ac <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001816:	7bfa      	ldrb	r2, [r7, #15]
 8001818:	6879      	ldr	r1, [r7, #4]
 800181a:	4613      	mov	r3, r2
 800181c:	00db      	lsls	r3, r3, #3
 800181e:	4413      	add	r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	440b      	add	r3, r1
 8001824:	3315      	adds	r3, #21
 8001826:	2201      	movs	r2, #1
 8001828:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800182a:	7bfa      	ldrb	r2, [r7, #15]
 800182c:	6879      	ldr	r1, [r7, #4]
 800182e:	4613      	mov	r3, r2
 8001830:	00db      	lsls	r3, r3, #3
 8001832:	4413      	add	r3, r2
 8001834:	009b      	lsls	r3, r3, #2
 8001836:	440b      	add	r3, r1
 8001838:	3314      	adds	r3, #20
 800183a:	7bfa      	ldrb	r2, [r7, #15]
 800183c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800183e:	7bfa      	ldrb	r2, [r7, #15]
 8001840:	7bfb      	ldrb	r3, [r7, #15]
 8001842:	b298      	uxth	r0, r3
 8001844:	6879      	ldr	r1, [r7, #4]
 8001846:	4613      	mov	r3, r2
 8001848:	00db      	lsls	r3, r3, #3
 800184a:	4413      	add	r3, r2
 800184c:	009b      	lsls	r3, r3, #2
 800184e:	440b      	add	r3, r1
 8001850:	332e      	adds	r3, #46	@ 0x2e
 8001852:	4602      	mov	r2, r0
 8001854:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001856:	7bfa      	ldrb	r2, [r7, #15]
 8001858:	6879      	ldr	r1, [r7, #4]
 800185a:	4613      	mov	r3, r2
 800185c:	00db      	lsls	r3, r3, #3
 800185e:	4413      	add	r3, r2
 8001860:	009b      	lsls	r3, r3, #2
 8001862:	440b      	add	r3, r1
 8001864:	3318      	adds	r3, #24
 8001866:	2200      	movs	r2, #0
 8001868:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800186a:	7bfa      	ldrb	r2, [r7, #15]
 800186c:	6879      	ldr	r1, [r7, #4]
 800186e:	4613      	mov	r3, r2
 8001870:	00db      	lsls	r3, r3, #3
 8001872:	4413      	add	r3, r2
 8001874:	009b      	lsls	r3, r3, #2
 8001876:	440b      	add	r3, r1
 8001878:	331c      	adds	r3, #28
 800187a:	2200      	movs	r2, #0
 800187c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800187e:	7bfa      	ldrb	r2, [r7, #15]
 8001880:	6879      	ldr	r1, [r7, #4]
 8001882:	4613      	mov	r3, r2
 8001884:	00db      	lsls	r3, r3, #3
 8001886:	4413      	add	r3, r2
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	440b      	add	r3, r1
 800188c:	3320      	adds	r3, #32
 800188e:	2200      	movs	r2, #0
 8001890:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001892:	7bfa      	ldrb	r2, [r7, #15]
 8001894:	6879      	ldr	r1, [r7, #4]
 8001896:	4613      	mov	r3, r2
 8001898:	00db      	lsls	r3, r3, #3
 800189a:	4413      	add	r3, r2
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	440b      	add	r3, r1
 80018a0:	3324      	adds	r3, #36	@ 0x24
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	3301      	adds	r3, #1
 80018aa:	73fb      	strb	r3, [r7, #15]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	791b      	ldrb	r3, [r3, #4]
 80018b0:	7bfa      	ldrb	r2, [r7, #15]
 80018b2:	429a      	cmp	r2, r3
 80018b4:	d3af      	bcc.n	8001816 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80018b6:	2300      	movs	r3, #0
 80018b8:	73fb      	strb	r3, [r7, #15]
 80018ba:	e044      	b.n	8001946 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80018bc:	7bfa      	ldrb	r2, [r7, #15]
 80018be:	6879      	ldr	r1, [r7, #4]
 80018c0:	4613      	mov	r3, r2
 80018c2:	00db      	lsls	r3, r3, #3
 80018c4:	4413      	add	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	440b      	add	r3, r1
 80018ca:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80018ce:	2200      	movs	r2, #0
 80018d0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80018d2:	7bfa      	ldrb	r2, [r7, #15]
 80018d4:	6879      	ldr	r1, [r7, #4]
 80018d6:	4613      	mov	r3, r2
 80018d8:	00db      	lsls	r3, r3, #3
 80018da:	4413      	add	r3, r2
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	440b      	add	r3, r1
 80018e0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80018e4:	7bfa      	ldrb	r2, [r7, #15]
 80018e6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80018e8:	7bfa      	ldrb	r2, [r7, #15]
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	4613      	mov	r3, r2
 80018ee:	00db      	lsls	r3, r3, #3
 80018f0:	4413      	add	r3, r2
 80018f2:	009b      	lsls	r3, r3, #2
 80018f4:	440b      	add	r3, r1
 80018f6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80018fa:	2200      	movs	r2, #0
 80018fc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80018fe:	7bfa      	ldrb	r2, [r7, #15]
 8001900:	6879      	ldr	r1, [r7, #4]
 8001902:	4613      	mov	r3, r2
 8001904:	00db      	lsls	r3, r3, #3
 8001906:	4413      	add	r3, r2
 8001908:	009b      	lsls	r3, r3, #2
 800190a:	440b      	add	r3, r1
 800190c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001910:	2200      	movs	r2, #0
 8001912:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001914:	7bfa      	ldrb	r2, [r7, #15]
 8001916:	6879      	ldr	r1, [r7, #4]
 8001918:	4613      	mov	r3, r2
 800191a:	00db      	lsls	r3, r3, #3
 800191c:	4413      	add	r3, r2
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	440b      	add	r3, r1
 8001922:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001926:	2200      	movs	r2, #0
 8001928:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800192a:	7bfa      	ldrb	r2, [r7, #15]
 800192c:	6879      	ldr	r1, [r7, #4]
 800192e:	4613      	mov	r3, r2
 8001930:	00db      	lsls	r3, r3, #3
 8001932:	4413      	add	r3, r2
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	440b      	add	r3, r1
 8001938:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001940:	7bfb      	ldrb	r3, [r7, #15]
 8001942:	3301      	adds	r3, #1
 8001944:	73fb      	strb	r3, [r7, #15]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	791b      	ldrb	r3, [r3, #4]
 800194a:	7bfa      	ldrb	r2, [r7, #15]
 800194c:	429a      	cmp	r2, r3
 800194e:	d3b5      	bcc.n	80018bc <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6818      	ldr	r0, [r3, #0]
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	7c1a      	ldrb	r2, [r3, #16]
 8001958:	f88d 2000 	strb.w	r2, [sp]
 800195c:	3304      	adds	r3, #4
 800195e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001960:	f004 f9bc 	bl	8005cdc <USB_DevInit>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d005      	beq.n	8001976 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2202      	movs	r2, #2
 800196e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001972:	2301      	movs	r3, #1
 8001974:	e013      	b.n	800199e <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	2200      	movs	r2, #0
 800197a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2201      	movs	r2, #1
 8001980:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	7b1b      	ldrb	r3, [r3, #12]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d102      	bne.n	8001992 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800198c:	6878      	ldr	r0, [r7, #4]
 800198e:	f001 f96f 	bl	8002c70 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	4618      	mov	r0, r3
 8001998:	f005 f9ff 	bl	8006d9a <USB_DevDisconnect>

  return HAL_OK;
 800199c:	2300      	movs	r3, #0
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3710      	adds	r7, #16
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b084      	sub	sp, #16
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80019ba:	2b01      	cmp	r3, #1
 80019bc:	d101      	bne.n	80019c2 <HAL_PCD_Start+0x1c>
 80019be:	2302      	movs	r3, #2
 80019c0:	e022      	b.n	8001a08 <HAL_PCD_Start+0x62>
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	2201      	movs	r2, #1
 80019c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d009      	beq.n	80019ea <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80019da:	2b01      	cmp	r3, #1
 80019dc:	d105      	bne.n	80019ea <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019e2:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80019ea:	687b      	ldr	r3, [r7, #4]
 80019ec:	681b      	ldr	r3, [r3, #0]
 80019ee:	4618      	mov	r0, r3
 80019f0:	f004 f906 	bl	8005c00 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	4618      	mov	r0, r3
 80019fa:	f005 f9ad 	bl	8006d58 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	2200      	movs	r2, #0
 8001a02:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001a06:	2300      	movs	r3, #0
}
 8001a08:	4618      	mov	r0, r3
 8001a0a:	3710      	adds	r7, #16
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}

08001a10 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001a10:	b590      	push	{r4, r7, lr}
 8001a12:	b08d      	sub	sp, #52	@ 0x34
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001a1e:	6a3b      	ldr	r3, [r7, #32]
 8001a20:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f005 fa6b 	bl	8006f02 <USB_GetMode>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	f040 84b9 	bne.w	80023a6 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f005 f9cf 	bl	8006ddc <USB_ReadInterrupts>
 8001a3e:	4603      	mov	r3, r0
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	f000 84af 	beq.w	80023a4 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001a46:	69fb      	ldr	r3, [r7, #28]
 8001a48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001a4c:	689b      	ldr	r3, [r3, #8]
 8001a4e:	0a1b      	lsrs	r3, r3, #8
 8001a50:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	4618      	mov	r0, r3
 8001a60:	f005 f9bc 	bl	8006ddc <USB_ReadInterrupts>
 8001a64:	4603      	mov	r3, r0
 8001a66:	f003 0302 	and.w	r3, r3, #2
 8001a6a:	2b02      	cmp	r3, #2
 8001a6c:	d107      	bne.n	8001a7e <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	695a      	ldr	r2, [r3, #20]
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f002 0202 	and.w	r2, r2, #2
 8001a7c:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	4618      	mov	r0, r3
 8001a84:	f005 f9aa 	bl	8006ddc <USB_ReadInterrupts>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	f003 0310 	and.w	r3, r3, #16
 8001a8e:	2b10      	cmp	r3, #16
 8001a90:	d161      	bne.n	8001b56 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	699a      	ldr	r2, [r3, #24]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f022 0210 	bic.w	r2, r2, #16
 8001aa0:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001aa2:	6a3b      	ldr	r3, [r7, #32]
 8001aa4:	6a1b      	ldr	r3, [r3, #32]
 8001aa6:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	f003 020f 	and.w	r2, r3, #15
 8001aae:	4613      	mov	r3, r2
 8001ab0:	00db      	lsls	r3, r3, #3
 8001ab2:	4413      	add	r3, r2
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	4413      	add	r3, r2
 8001abe:	3304      	adds	r3, #4
 8001ac0:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001ac2:	69bb      	ldr	r3, [r7, #24]
 8001ac4:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001ac8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001acc:	d124      	bne.n	8001b18 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001ace:	69ba      	ldr	r2, [r7, #24]
 8001ad0:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001ad4:	4013      	ands	r3, r2
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d035      	beq.n	8001b46 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001ade:	69bb      	ldr	r3, [r7, #24]
 8001ae0:	091b      	lsrs	r3, r3, #4
 8001ae2:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001ae4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	461a      	mov	r2, r3
 8001aec:	6a38      	ldr	r0, [r7, #32]
 8001aee:	f004 ffe1 	bl	8006ab4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001af2:	697b      	ldr	r3, [r7, #20]
 8001af4:	68da      	ldr	r2, [r3, #12]
 8001af6:	69bb      	ldr	r3, [r7, #24]
 8001af8:	091b      	lsrs	r3, r3, #4
 8001afa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001afe:	441a      	add	r2, r3
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	695a      	ldr	r2, [r3, #20]
 8001b08:	69bb      	ldr	r3, [r7, #24]
 8001b0a:	091b      	lsrs	r3, r3, #4
 8001b0c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001b10:	441a      	add	r2, r3
 8001b12:	697b      	ldr	r3, [r7, #20]
 8001b14:	615a      	str	r2, [r3, #20]
 8001b16:	e016      	b.n	8001b46 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001b18:	69bb      	ldr	r3, [r7, #24]
 8001b1a:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001b1e:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001b22:	d110      	bne.n	8001b46 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001b2a:	2208      	movs	r2, #8
 8001b2c:	4619      	mov	r1, r3
 8001b2e:	6a38      	ldr	r0, [r7, #32]
 8001b30:	f004 ffc0 	bl	8006ab4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001b34:	697b      	ldr	r3, [r7, #20]
 8001b36:	695a      	ldr	r2, [r3, #20]
 8001b38:	69bb      	ldr	r3, [r7, #24]
 8001b3a:	091b      	lsrs	r3, r3, #4
 8001b3c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001b40:	441a      	add	r2, r3
 8001b42:	697b      	ldr	r3, [r7, #20]
 8001b44:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	681b      	ldr	r3, [r3, #0]
 8001b4a:	699a      	ldr	r2, [r3, #24]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	f042 0210 	orr.w	r2, r2, #16
 8001b54:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	f005 f93e 	bl	8006ddc <USB_ReadInterrupts>
 8001b60:	4603      	mov	r3, r0
 8001b62:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001b66:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001b6a:	f040 80a7 	bne.w	8001cbc <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f005 f943 	bl	8006e02 <USB_ReadDevAllOutEpInterrupt>
 8001b7c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001b7e:	e099      	b.n	8001cb4 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001b80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001b82:	f003 0301 	and.w	r3, r3, #1
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	f000 808e 	beq.w	8001ca8 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001b92:	b2d2      	uxtb	r2, r2
 8001b94:	4611      	mov	r1, r2
 8001b96:	4618      	mov	r0, r3
 8001b98:	f005 f967 	bl	8006e6a <USB_ReadDevOutEPInterrupt>
 8001b9c:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001b9e:	693b      	ldr	r3, [r7, #16]
 8001ba0:	f003 0301 	and.w	r3, r3, #1
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d00c      	beq.n	8001bc2 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001ba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001baa:	015a      	lsls	r2, r3, #5
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	4413      	add	r3, r2
 8001bb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	2301      	movs	r3, #1
 8001bb8:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001bba:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001bbc:	6878      	ldr	r0, [r7, #4]
 8001bbe:	f000 fed1 	bl	8002964 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001bc2:	693b      	ldr	r3, [r7, #16]
 8001bc4:	f003 0308 	and.w	r3, r3, #8
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d00c      	beq.n	8001be6 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bce:	015a      	lsls	r2, r3, #5
 8001bd0:	69fb      	ldr	r3, [r7, #28]
 8001bd2:	4413      	add	r3, r2
 8001bd4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001bd8:	461a      	mov	r2, r3
 8001bda:	2308      	movs	r3, #8
 8001bdc:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001bde:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f000 ffa7 	bl	8002b34 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001be6:	693b      	ldr	r3, [r7, #16]
 8001be8:	f003 0310 	and.w	r3, r3, #16
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d008      	beq.n	8001c02 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf2:	015a      	lsls	r2, r3, #5
 8001bf4:	69fb      	ldr	r3, [r7, #28]
 8001bf6:	4413      	add	r3, r2
 8001bf8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001bfc:	461a      	mov	r2, r3
 8001bfe:	2310      	movs	r3, #16
 8001c00:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001c02:	693b      	ldr	r3, [r7, #16]
 8001c04:	f003 0302 	and.w	r3, r3, #2
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d030      	beq.n	8001c6e <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001c0c:	6a3b      	ldr	r3, [r7, #32]
 8001c0e:	695b      	ldr	r3, [r3, #20]
 8001c10:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c14:	2b80      	cmp	r3, #128	@ 0x80
 8001c16:	d109      	bne.n	8001c2c <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001c18:	69fb      	ldr	r3, [r7, #28]
 8001c1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001c1e:	685b      	ldr	r3, [r3, #4]
 8001c20:	69fa      	ldr	r2, [r7, #28]
 8001c22:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001c26:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001c2a:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001c2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c2e:	4613      	mov	r3, r2
 8001c30:	00db      	lsls	r3, r3, #3
 8001c32:	4413      	add	r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	3304      	adds	r3, #4
 8001c40:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001c42:	697b      	ldr	r3, [r7, #20]
 8001c44:	78db      	ldrb	r3, [r3, #3]
 8001c46:	2b01      	cmp	r3, #1
 8001c48:	d108      	bne.n	8001c5c <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001c4a:	697b      	ldr	r3, [r7, #20]
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c52:	b2db      	uxtb	r3, r3
 8001c54:	4619      	mov	r1, r3
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f007 fd5e 	bl	8009718 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c5e:	015a      	lsls	r2, r3, #5
 8001c60:	69fb      	ldr	r3, [r7, #28]
 8001c62:	4413      	add	r3, r2
 8001c64:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c68:	461a      	mov	r2, r3
 8001c6a:	2302      	movs	r3, #2
 8001c6c:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	f003 0320 	and.w	r3, r3, #32
 8001c74:	2b00      	cmp	r3, #0
 8001c76:	d008      	beq.n	8001c8a <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001c78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c7a:	015a      	lsls	r2, r3, #5
 8001c7c:	69fb      	ldr	r3, [r7, #28]
 8001c7e:	4413      	add	r3, r2
 8001c80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001c84:	461a      	mov	r2, r3
 8001c86:	2320      	movs	r3, #32
 8001c88:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d009      	beq.n	8001ca8 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c96:	015a      	lsls	r2, r3, #5
 8001c98:	69fb      	ldr	r3, [r7, #28]
 8001c9a:	4413      	add	r3, r2
 8001c9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ca6:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001caa:	3301      	adds	r3, #1
 8001cac:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001cae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cb0:	085b      	lsrs	r3, r3, #1
 8001cb2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001cb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	f47f af62 	bne.w	8001b80 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f005 f88b 	bl	8006ddc <USB_ReadInterrupts>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001ccc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001cd0:	f040 80db 	bne.w	8001e8a <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	4618      	mov	r0, r3
 8001cda:	f005 f8ac 	bl	8006e36 <USB_ReadDevAllInEpInterrupt>
 8001cde:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001ce4:	e0cd      	b.n	8001e82 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001ce6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ce8:	f003 0301 	and.w	r3, r3, #1
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	f000 80c2 	beq.w	8001e76 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001cf8:	b2d2      	uxtb	r2, r2
 8001cfa:	4611      	mov	r1, r2
 8001cfc:	4618      	mov	r0, r3
 8001cfe:	f005 f8d2 	bl	8006ea6 <USB_ReadDevInEPInterrupt>
 8001d02:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	f003 0301 	and.w	r3, r3, #1
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d057      	beq.n	8001dbe <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d10:	f003 030f 	and.w	r3, r3, #15
 8001d14:	2201      	movs	r2, #1
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001d1c:	69fb      	ldr	r3, [r7, #28]
 8001d1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d22:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	43db      	mvns	r3, r3
 8001d28:	69f9      	ldr	r1, [r7, #28]
 8001d2a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001d2e:	4013      	ands	r3, r2
 8001d30:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d34:	015a      	lsls	r2, r3, #5
 8001d36:	69fb      	ldr	r3, [r7, #28]
 8001d38:	4413      	add	r3, r2
 8001d3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001d3e:	461a      	mov	r2, r3
 8001d40:	2301      	movs	r3, #1
 8001d42:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	799b      	ldrb	r3, [r3, #6]
 8001d48:	2b01      	cmp	r3, #1
 8001d4a:	d132      	bne.n	8001db2 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001d4c:	6879      	ldr	r1, [r7, #4]
 8001d4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d50:	4613      	mov	r3, r2
 8001d52:	00db      	lsls	r3, r3, #3
 8001d54:	4413      	add	r3, r2
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	440b      	add	r3, r1
 8001d5a:	3320      	adds	r3, #32
 8001d5c:	6819      	ldr	r1, [r3, #0]
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d62:	4613      	mov	r3, r2
 8001d64:	00db      	lsls	r3, r3, #3
 8001d66:	4413      	add	r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	4403      	add	r3, r0
 8001d6c:	331c      	adds	r3, #28
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4419      	add	r1, r3
 8001d72:	6878      	ldr	r0, [r7, #4]
 8001d74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d76:	4613      	mov	r3, r2
 8001d78:	00db      	lsls	r3, r3, #3
 8001d7a:	4413      	add	r3, r2
 8001d7c:	009b      	lsls	r3, r3, #2
 8001d7e:	4403      	add	r3, r0
 8001d80:	3320      	adds	r3, #32
 8001d82:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001d84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d113      	bne.n	8001db2 <HAL_PCD_IRQHandler+0x3a2>
 8001d8a:	6879      	ldr	r1, [r7, #4]
 8001d8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d8e:	4613      	mov	r3, r2
 8001d90:	00db      	lsls	r3, r3, #3
 8001d92:	4413      	add	r3, r2
 8001d94:	009b      	lsls	r3, r3, #2
 8001d96:	440b      	add	r3, r1
 8001d98:	3324      	adds	r3, #36	@ 0x24
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d108      	bne.n	8001db2 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	6818      	ldr	r0, [r3, #0]
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001daa:	461a      	mov	r2, r3
 8001dac:	2101      	movs	r1, #1
 8001dae:	f005 f8db 	bl	8006f68 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001db2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001db4:	b2db      	uxtb	r3, r3
 8001db6:	4619      	mov	r1, r3
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f007 fc28 	bl	800960e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001dbe:	693b      	ldr	r3, [r7, #16]
 8001dc0:	f003 0308 	and.w	r3, r3, #8
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d008      	beq.n	8001dda <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dca:	015a      	lsls	r2, r3, #5
 8001dcc:	69fb      	ldr	r3, [r7, #28]
 8001dce:	4413      	add	r3, r2
 8001dd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001dd4:	461a      	mov	r2, r3
 8001dd6:	2308      	movs	r3, #8
 8001dd8:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001dda:	693b      	ldr	r3, [r7, #16]
 8001ddc:	f003 0310 	and.w	r3, r3, #16
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d008      	beq.n	8001df6 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de6:	015a      	lsls	r2, r3, #5
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	4413      	add	r3, r2
 8001dec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001df0:	461a      	mov	r2, r3
 8001df2:	2310      	movs	r3, #16
 8001df4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001df6:	693b      	ldr	r3, [r7, #16]
 8001df8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d008      	beq.n	8001e12 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e02:	015a      	lsls	r2, r3, #5
 8001e04:	69fb      	ldr	r3, [r7, #28]
 8001e06:	4413      	add	r3, r2
 8001e08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001e0c:	461a      	mov	r2, r3
 8001e0e:	2340      	movs	r3, #64	@ 0x40
 8001e10:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001e12:	693b      	ldr	r3, [r7, #16]
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d023      	beq.n	8001e64 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001e1c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e1e:	6a38      	ldr	r0, [r7, #32]
 8001e20:	f004 f8ba 	bl	8005f98 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001e24:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e26:	4613      	mov	r3, r2
 8001e28:	00db      	lsls	r3, r3, #3
 8001e2a:	4413      	add	r3, r2
 8001e2c:	009b      	lsls	r3, r3, #2
 8001e2e:	3310      	adds	r3, #16
 8001e30:	687a      	ldr	r2, [r7, #4]
 8001e32:	4413      	add	r3, r2
 8001e34:	3304      	adds	r3, #4
 8001e36:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	78db      	ldrb	r3, [r3, #3]
 8001e3c:	2b01      	cmp	r3, #1
 8001e3e:	d108      	bne.n	8001e52 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001e40:	697b      	ldr	r3, [r7, #20]
 8001e42:	2200      	movs	r2, #0
 8001e44:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e48:	b2db      	uxtb	r3, r3
 8001e4a:	4619      	mov	r1, r3
 8001e4c:	6878      	ldr	r0, [r7, #4]
 8001e4e:	f007 fc75 	bl	800973c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e54:	015a      	lsls	r2, r3, #5
 8001e56:	69fb      	ldr	r3, [r7, #28]
 8001e58:	4413      	add	r3, r2
 8001e5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001e5e:	461a      	mov	r2, r3
 8001e60:	2302      	movs	r3, #2
 8001e62:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001e64:	693b      	ldr	r3, [r7, #16]
 8001e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d003      	beq.n	8001e76 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001e6e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001e70:	6878      	ldr	r0, [r7, #4]
 8001e72:	f000 fcea 	bl	800284a <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e78:	3301      	adds	r3, #1
 8001e7a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001e7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e7e:	085b      	lsrs	r3, r3, #1
 8001e80:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	f47f af2e 	bne.w	8001ce6 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	4618      	mov	r0, r3
 8001e90:	f004 ffa4 	bl	8006ddc <USB_ReadInterrupts>
 8001e94:	4603      	mov	r3, r0
 8001e96:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8001e9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001e9e:	d122      	bne.n	8001ee6 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001ea0:	69fb      	ldr	r3, [r7, #28]
 8001ea2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001ea6:	685b      	ldr	r3, [r3, #4]
 8001ea8:	69fa      	ldr	r2, [r7, #28]
 8001eaa:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001eae:	f023 0301 	bic.w	r3, r3, #1
 8001eb2:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001eba:	2b01      	cmp	r3, #1
 8001ebc:	d108      	bne.n	8001ed0 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8001ec6:	2100      	movs	r1, #0
 8001ec8:	6878      	ldr	r0, [r7, #4]
 8001eca:	f000 fef5 	bl	8002cb8 <HAL_PCDEx_LPM_Callback>
 8001ece:	e002      	b.n	8001ed6 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f007 fc13 	bl	80096fc <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	695a      	ldr	r2, [r3, #20]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8001ee4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4618      	mov	r0, r3
 8001eec:	f004 ff76 	bl	8006ddc <USB_ReadInterrupts>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ef6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001efa:	d112      	bne.n	8001f22 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	f003 0301 	and.w	r3, r3, #1
 8001f08:	2b01      	cmp	r3, #1
 8001f0a:	d102      	bne.n	8001f12 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001f0c:	6878      	ldr	r0, [r7, #4]
 8001f0e:	f007 fbcf 	bl	80096b0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	695a      	ldr	r2, [r3, #20]
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8001f20:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8001f22:	687b      	ldr	r3, [r7, #4]
 8001f24:	681b      	ldr	r3, [r3, #0]
 8001f26:	4618      	mov	r0, r3
 8001f28:	f004 ff58 	bl	8006ddc <USB_ReadInterrupts>
 8001f2c:	4603      	mov	r3, r0
 8001f2e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001f32:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8001f36:	d121      	bne.n	8001f7c <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	695a      	ldr	r2, [r3, #20]
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8001f46:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d111      	bne.n	8001f76 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	2201      	movs	r2, #1
 8001f56:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f60:	089b      	lsrs	r3, r3, #2
 8001f62:	f003 020f 	and.w	r2, r3, #15
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8001f6c:	2101      	movs	r1, #1
 8001f6e:	6878      	ldr	r0, [r7, #4]
 8001f70:	f000 fea2 	bl	8002cb8 <HAL_PCDEx_LPM_Callback>
 8001f74:	e002      	b.n	8001f7c <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f007 fb9a 	bl	80096b0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4618      	mov	r0, r3
 8001f82:	f004 ff2b 	bl	8006ddc <USB_ReadInterrupts>
 8001f86:	4603      	mov	r3, r0
 8001f88:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001f8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001f90:	f040 80b7 	bne.w	8002102 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	69fa      	ldr	r2, [r7, #28]
 8001f9e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001fa2:	f023 0301 	bic.w	r3, r3, #1
 8001fa6:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2110      	movs	r1, #16
 8001fae:	4618      	mov	r0, r3
 8001fb0:	f003 fff2 	bl	8005f98 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001fb8:	e046      	b.n	8002048 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8001fba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fbc:	015a      	lsls	r2, r3, #5
 8001fbe:	69fb      	ldr	r3, [r7, #28]
 8001fc0:	4413      	add	r3, r2
 8001fc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8001fcc:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8001fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fd0:	015a      	lsls	r2, r3, #5
 8001fd2:	69fb      	ldr	r3, [r7, #28]
 8001fd4:	4413      	add	r3, r2
 8001fd6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001fde:	0151      	lsls	r1, r2, #5
 8001fe0:	69fa      	ldr	r2, [r7, #28]
 8001fe2:	440a      	add	r2, r1
 8001fe4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8001fe8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8001fec:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8001fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001ff0:	015a      	lsls	r2, r3, #5
 8001ff2:	69fb      	ldr	r3, [r7, #28]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001ffa:	461a      	mov	r2, r3
 8001ffc:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8002000:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002002:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002004:	015a      	lsls	r2, r3, #5
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	4413      	add	r3, r2
 800200a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002012:	0151      	lsls	r1, r2, #5
 8002014:	69fa      	ldr	r2, [r7, #28]
 8002016:	440a      	add	r2, r1
 8002018:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800201c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002020:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002022:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002024:	015a      	lsls	r2, r3, #5
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	4413      	add	r3, r2
 800202a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002032:	0151      	lsls	r1, r2, #5
 8002034:	69fa      	ldr	r2, [r7, #28]
 8002036:	440a      	add	r2, r1
 8002038:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800203c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8002040:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002042:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002044:	3301      	adds	r3, #1
 8002046:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	791b      	ldrb	r3, [r3, #4]
 800204c:	461a      	mov	r2, r3
 800204e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002050:	4293      	cmp	r3, r2
 8002052:	d3b2      	bcc.n	8001fba <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8002054:	69fb      	ldr	r3, [r7, #28]
 8002056:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800205a:	69db      	ldr	r3, [r3, #28]
 800205c:	69fa      	ldr	r2, [r7, #28]
 800205e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002062:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8002066:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	7bdb      	ldrb	r3, [r3, #15]
 800206c:	2b00      	cmp	r3, #0
 800206e:	d016      	beq.n	800209e <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8002070:	69fb      	ldr	r3, [r7, #28]
 8002072:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002076:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800207a:	69fa      	ldr	r2, [r7, #28]
 800207c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002080:	f043 030b 	orr.w	r3, r3, #11
 8002084:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8002088:	69fb      	ldr	r3, [r7, #28]
 800208a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800208e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002090:	69fa      	ldr	r2, [r7, #28]
 8002092:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002096:	f043 030b 	orr.w	r3, r3, #11
 800209a:	6453      	str	r3, [r2, #68]	@ 0x44
 800209c:	e015      	b.n	80020ca <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800209e:	69fb      	ldr	r3, [r7, #28]
 80020a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020a4:	695a      	ldr	r2, [r3, #20]
 80020a6:	69fb      	ldr	r3, [r7, #28]
 80020a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020ac:	4619      	mov	r1, r3
 80020ae:	f242 032b 	movw	r3, #8235	@ 0x202b
 80020b2:	4313      	orrs	r3, r2
 80020b4:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80020b6:	69fb      	ldr	r3, [r7, #28]
 80020b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020bc:	691b      	ldr	r3, [r3, #16]
 80020be:	69fa      	ldr	r2, [r7, #28]
 80020c0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80020c4:	f043 030b 	orr.w	r3, r3, #11
 80020c8:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80020ca:	69fb      	ldr	r3, [r7, #28]
 80020cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	69fa      	ldr	r2, [r7, #28]
 80020d4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80020d8:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80020dc:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	6818      	ldr	r0, [r3, #0]
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80020ec:	461a      	mov	r2, r3
 80020ee:	f004 ff3b 	bl	8006f68 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	695a      	ldr	r2, [r3, #20]
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8002100:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	4618      	mov	r0, r3
 8002108:	f004 fe68 	bl	8006ddc <USB_ReadInterrupts>
 800210c:	4603      	mov	r3, r0
 800210e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002112:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002116:	d123      	bne.n	8002160 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	4618      	mov	r0, r3
 800211e:	f004 feff 	bl	8006f20 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f003 ffaf 	bl	800608a <USB_GetDevSpeed>
 800212c:	4603      	mov	r3, r0
 800212e:	461a      	mov	r2, r3
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681c      	ldr	r4, [r3, #0]
 8002138:	f001 fd1e 	bl	8003b78 <HAL_RCC_GetHCLKFreq>
 800213c:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8002142:	461a      	mov	r2, r3
 8002144:	4620      	mov	r0, r4
 8002146:	f003 fcb9 	bl	8005abc <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800214a:	6878      	ldr	r0, [r7, #4]
 800214c:	f007 fa87 	bl	800965e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	695a      	ldr	r2, [r3, #20]
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800215e:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4618      	mov	r0, r3
 8002166:	f004 fe39 	bl	8006ddc <USB_ReadInterrupts>
 800216a:	4603      	mov	r3, r0
 800216c:	f003 0308 	and.w	r3, r3, #8
 8002170:	2b08      	cmp	r3, #8
 8002172:	d10a      	bne.n	800218a <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8002174:	6878      	ldr	r0, [r7, #4]
 8002176:	f007 fa64 	bl	8009642 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	695a      	ldr	r2, [r3, #20]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f002 0208 	and.w	r2, r2, #8
 8002188:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	4618      	mov	r0, r3
 8002190:	f004 fe24 	bl	8006ddc <USB_ReadInterrupts>
 8002194:	4603      	mov	r3, r0
 8002196:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800219a:	2b80      	cmp	r3, #128	@ 0x80
 800219c:	d123      	bne.n	80021e6 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800219e:	6a3b      	ldr	r3, [r7, #32]
 80021a0:	699b      	ldr	r3, [r3, #24]
 80021a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80021a6:	6a3b      	ldr	r3, [r7, #32]
 80021a8:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80021aa:	2301      	movs	r3, #1
 80021ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80021ae:	e014      	b.n	80021da <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80021b0:	6879      	ldr	r1, [r7, #4]
 80021b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021b4:	4613      	mov	r3, r2
 80021b6:	00db      	lsls	r3, r3, #3
 80021b8:	4413      	add	r3, r2
 80021ba:	009b      	lsls	r3, r3, #2
 80021bc:	440b      	add	r3, r1
 80021be:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	2b01      	cmp	r3, #1
 80021c6:	d105      	bne.n	80021d4 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80021c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021ca:	b2db      	uxtb	r3, r3
 80021cc:	4619      	mov	r1, r3
 80021ce:	6878      	ldr	r0, [r7, #4]
 80021d0:	f000 fb0a 	bl	80027e8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80021d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d6:	3301      	adds	r3, #1
 80021d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	791b      	ldrb	r3, [r3, #4]
 80021de:	461a      	mov	r2, r3
 80021e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d3e4      	bcc.n	80021b0 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	4618      	mov	r0, r3
 80021ec:	f004 fdf6 	bl	8006ddc <USB_ReadInterrupts>
 80021f0:	4603      	mov	r3, r0
 80021f2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80021f6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80021fa:	d13c      	bne.n	8002276 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80021fc:	2301      	movs	r3, #1
 80021fe:	627b      	str	r3, [r7, #36]	@ 0x24
 8002200:	e02b      	b.n	800225a <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002202:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002204:	015a      	lsls	r2, r3, #5
 8002206:	69fb      	ldr	r3, [r7, #28]
 8002208:	4413      	add	r3, r2
 800220a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002212:	6879      	ldr	r1, [r7, #4]
 8002214:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002216:	4613      	mov	r3, r2
 8002218:	00db      	lsls	r3, r3, #3
 800221a:	4413      	add	r3, r2
 800221c:	009b      	lsls	r3, r3, #2
 800221e:	440b      	add	r3, r1
 8002220:	3318      	adds	r3, #24
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	2b01      	cmp	r3, #1
 8002226:	d115      	bne.n	8002254 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002228:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800222a:	2b00      	cmp	r3, #0
 800222c:	da12      	bge.n	8002254 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800222e:	6879      	ldr	r1, [r7, #4]
 8002230:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002232:	4613      	mov	r3, r2
 8002234:	00db      	lsls	r3, r3, #3
 8002236:	4413      	add	r3, r2
 8002238:	009b      	lsls	r3, r3, #2
 800223a:	440b      	add	r3, r1
 800223c:	3317      	adds	r3, #23
 800223e:	2201      	movs	r2, #1
 8002240:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8002242:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002244:	b2db      	uxtb	r3, r3
 8002246:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800224a:	b2db      	uxtb	r3, r3
 800224c:	4619      	mov	r1, r3
 800224e:	6878      	ldr	r0, [r7, #4]
 8002250:	f000 faca 	bl	80027e8 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002254:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002256:	3301      	adds	r3, #1
 8002258:	627b      	str	r3, [r7, #36]	@ 0x24
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	791b      	ldrb	r3, [r3, #4]
 800225e:	461a      	mov	r2, r3
 8002260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002262:	4293      	cmp	r3, r2
 8002264:	d3cd      	bcc.n	8002202 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	695a      	ldr	r2, [r3, #20]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8002274:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	4618      	mov	r0, r3
 800227c:	f004 fdae 	bl	8006ddc <USB_ReadInterrupts>
 8002280:	4603      	mov	r3, r0
 8002282:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002286:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800228a:	d156      	bne.n	800233a <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800228c:	2301      	movs	r3, #1
 800228e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002290:	e045      	b.n	800231e <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002294:	015a      	lsls	r2, r3, #5
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	4413      	add	r3, r2
 800229a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80022a2:	6879      	ldr	r1, [r7, #4]
 80022a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022a6:	4613      	mov	r3, r2
 80022a8:	00db      	lsls	r3, r3, #3
 80022aa:	4413      	add	r3, r2
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	440b      	add	r3, r1
 80022b0:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d12e      	bne.n	8002318 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80022ba:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80022bc:	2b00      	cmp	r3, #0
 80022be:	da2b      	bge.n	8002318 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80022c0:	69bb      	ldr	r3, [r7, #24]
 80022c2:	0c1a      	lsrs	r2, r3, #16
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80022ca:	4053      	eors	r3, r2
 80022cc:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d121      	bne.n	8002318 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80022d4:	6879      	ldr	r1, [r7, #4]
 80022d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80022d8:	4613      	mov	r3, r2
 80022da:	00db      	lsls	r3, r3, #3
 80022dc:	4413      	add	r3, r2
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	440b      	add	r3, r1
 80022e2:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80022e6:	2201      	movs	r2, #1
 80022e8:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80022ea:	6a3b      	ldr	r3, [r7, #32]
 80022ec:	699b      	ldr	r3, [r3, #24]
 80022ee:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80022f2:	6a3b      	ldr	r3, [r7, #32]
 80022f4:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80022f6:	6a3b      	ldr	r3, [r7, #32]
 80022f8:	695b      	ldr	r3, [r3, #20]
 80022fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d10a      	bne.n	8002318 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	69fa      	ldr	r2, [r7, #28]
 800230c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002310:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002314:	6053      	str	r3, [r2, #4]
            break;
 8002316:	e008      	b.n	800232a <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002318:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800231a:	3301      	adds	r3, #1
 800231c:	627b      	str	r3, [r7, #36]	@ 0x24
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	791b      	ldrb	r3, [r3, #4]
 8002322:	461a      	mov	r2, r3
 8002324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002326:	4293      	cmp	r3, r2
 8002328:	d3b3      	bcc.n	8002292 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	695a      	ldr	r2, [r3, #20]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8002338:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4618      	mov	r0, r3
 8002340:	f004 fd4c 	bl	8006ddc <USB_ReadInterrupts>
 8002344:	4603      	mov	r3, r0
 8002346:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800234a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800234e:	d10a      	bne.n	8002366 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8002350:	6878      	ldr	r0, [r7, #4]
 8002352:	f007 fa05 	bl	8009760 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	695a      	ldr	r2, [r3, #20]
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002364:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	4618      	mov	r0, r3
 800236c:	f004 fd36 	bl	8006ddc <USB_ReadInterrupts>
 8002370:	4603      	mov	r3, r0
 8002372:	f003 0304 	and.w	r3, r3, #4
 8002376:	2b04      	cmp	r3, #4
 8002378:	d115      	bne.n	80023a6 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	685b      	ldr	r3, [r3, #4]
 8002380:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8002382:	69bb      	ldr	r3, [r7, #24]
 8002384:	f003 0304 	and.w	r3, r3, #4
 8002388:	2b00      	cmp	r3, #0
 800238a:	d002      	beq.n	8002392 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800238c:	6878      	ldr	r0, [r7, #4]
 800238e:	f007 f9f5 	bl	800977c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	6859      	ldr	r1, [r3, #4]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	69ba      	ldr	r2, [r7, #24]
 800239e:	430a      	orrs	r2, r1
 80023a0:	605a      	str	r2, [r3, #4]
 80023a2:	e000      	b.n	80023a6 <HAL_PCD_IRQHandler+0x996>
      return;
 80023a4:	bf00      	nop
    }
  }
}
 80023a6:	3734      	adds	r7, #52	@ 0x34
 80023a8:	46bd      	mov	sp, r7
 80023aa:	bd90      	pop	{r4, r7, pc}

080023ac <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80023ac:	b580      	push	{r7, lr}
 80023ae:	b082      	sub	sp, #8
 80023b0:	af00      	add	r7, sp, #0
 80023b2:	6078      	str	r0, [r7, #4]
 80023b4:	460b      	mov	r3, r1
 80023b6:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80023be:	2b01      	cmp	r3, #1
 80023c0:	d101      	bne.n	80023c6 <HAL_PCD_SetAddress+0x1a>
 80023c2:	2302      	movs	r3, #2
 80023c4:	e012      	b.n	80023ec <HAL_PCD_SetAddress+0x40>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2201      	movs	r2, #1
 80023ca:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	78fa      	ldrb	r2, [r7, #3]
 80023d2:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	78fa      	ldrb	r2, [r7, #3]
 80023da:	4611      	mov	r1, r2
 80023dc:	4618      	mov	r0, r3
 80023de:	f004 fc95 	bl	8006d0c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3708      	adds	r7, #8
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}

080023f4 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b084      	sub	sp, #16
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
 80023fc:	4608      	mov	r0, r1
 80023fe:	4611      	mov	r1, r2
 8002400:	461a      	mov	r2, r3
 8002402:	4603      	mov	r3, r0
 8002404:	70fb      	strb	r3, [r7, #3]
 8002406:	460b      	mov	r3, r1
 8002408:	803b      	strh	r3, [r7, #0]
 800240a:	4613      	mov	r3, r2
 800240c:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800240e:	2300      	movs	r3, #0
 8002410:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002412:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002416:	2b00      	cmp	r3, #0
 8002418:	da0f      	bge.n	800243a <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800241a:	78fb      	ldrb	r3, [r7, #3]
 800241c:	f003 020f 	and.w	r2, r3, #15
 8002420:	4613      	mov	r3, r2
 8002422:	00db      	lsls	r3, r3, #3
 8002424:	4413      	add	r3, r2
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	3310      	adds	r3, #16
 800242a:	687a      	ldr	r2, [r7, #4]
 800242c:	4413      	add	r3, r2
 800242e:	3304      	adds	r3, #4
 8002430:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2201      	movs	r2, #1
 8002436:	705a      	strb	r2, [r3, #1]
 8002438:	e00f      	b.n	800245a <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800243a:	78fb      	ldrb	r3, [r7, #3]
 800243c:	f003 020f 	and.w	r2, r3, #15
 8002440:	4613      	mov	r3, r2
 8002442:	00db      	lsls	r3, r3, #3
 8002444:	4413      	add	r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800244c:	687a      	ldr	r2, [r7, #4]
 800244e:	4413      	add	r3, r2
 8002450:	3304      	adds	r3, #4
 8002452:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2200      	movs	r2, #0
 8002458:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800245a:	78fb      	ldrb	r3, [r7, #3]
 800245c:	f003 030f 	and.w	r3, r3, #15
 8002460:	b2da      	uxtb	r2, r3
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8002466:	883b      	ldrh	r3, [r7, #0]
 8002468:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	78ba      	ldrb	r2, [r7, #2]
 8002474:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	785b      	ldrb	r3, [r3, #1]
 800247a:	2b00      	cmp	r3, #0
 800247c:	d004      	beq.n	8002488 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	781b      	ldrb	r3, [r3, #0]
 8002482:	461a      	mov	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8002488:	78bb      	ldrb	r3, [r7, #2]
 800248a:	2b02      	cmp	r3, #2
 800248c:	d102      	bne.n	8002494 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	2200      	movs	r2, #0
 8002492:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800249a:	2b01      	cmp	r3, #1
 800249c:	d101      	bne.n	80024a2 <HAL_PCD_EP_Open+0xae>
 800249e:	2302      	movs	r3, #2
 80024a0:	e00e      	b.n	80024c0 <HAL_PCD_EP_Open+0xcc>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	68f9      	ldr	r1, [r7, #12]
 80024b0:	4618      	mov	r0, r3
 80024b2:	f003 fe0f 	bl	80060d4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 80024be:	7afb      	ldrb	r3, [r7, #11]
}
 80024c0:	4618      	mov	r0, r3
 80024c2:	3710      	adds	r7, #16
 80024c4:	46bd      	mov	sp, r7
 80024c6:	bd80      	pop	{r7, pc}

080024c8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b084      	sub	sp, #16
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
 80024d0:	460b      	mov	r3, r1
 80024d2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80024d4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80024d8:	2b00      	cmp	r3, #0
 80024da:	da0f      	bge.n	80024fc <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80024dc:	78fb      	ldrb	r3, [r7, #3]
 80024de:	f003 020f 	and.w	r2, r3, #15
 80024e2:	4613      	mov	r3, r2
 80024e4:	00db      	lsls	r3, r3, #3
 80024e6:	4413      	add	r3, r2
 80024e8:	009b      	lsls	r3, r3, #2
 80024ea:	3310      	adds	r3, #16
 80024ec:	687a      	ldr	r2, [r7, #4]
 80024ee:	4413      	add	r3, r2
 80024f0:	3304      	adds	r3, #4
 80024f2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	2201      	movs	r2, #1
 80024f8:	705a      	strb	r2, [r3, #1]
 80024fa:	e00f      	b.n	800251c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80024fc:	78fb      	ldrb	r3, [r7, #3]
 80024fe:	f003 020f 	and.w	r2, r3, #15
 8002502:	4613      	mov	r3, r2
 8002504:	00db      	lsls	r3, r3, #3
 8002506:	4413      	add	r3, r2
 8002508:	009b      	lsls	r3, r3, #2
 800250a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800250e:	687a      	ldr	r2, [r7, #4]
 8002510:	4413      	add	r3, r2
 8002512:	3304      	adds	r3, #4
 8002514:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	2200      	movs	r2, #0
 800251a:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800251c:	78fb      	ldrb	r3, [r7, #3]
 800251e:	f003 030f 	and.w	r3, r3, #15
 8002522:	b2da      	uxtb	r2, r3
 8002524:	68fb      	ldr	r3, [r7, #12]
 8002526:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800252e:	2b01      	cmp	r3, #1
 8002530:	d101      	bne.n	8002536 <HAL_PCD_EP_Close+0x6e>
 8002532:	2302      	movs	r3, #2
 8002534:	e00e      	b.n	8002554 <HAL_PCD_EP_Close+0x8c>
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2201      	movs	r2, #1
 800253a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	68f9      	ldr	r1, [r7, #12]
 8002544:	4618      	mov	r0, r3
 8002546:	f003 fe4d 	bl	80061e4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8002552:	2300      	movs	r3, #0
}
 8002554:	4618      	mov	r0, r3
 8002556:	3710      	adds	r7, #16
 8002558:	46bd      	mov	sp, r7
 800255a:	bd80      	pop	{r7, pc}

0800255c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b086      	sub	sp, #24
 8002560:	af00      	add	r7, sp, #0
 8002562:	60f8      	str	r0, [r7, #12]
 8002564:	607a      	str	r2, [r7, #4]
 8002566:	603b      	str	r3, [r7, #0]
 8002568:	460b      	mov	r3, r1
 800256a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800256c:	7afb      	ldrb	r3, [r7, #11]
 800256e:	f003 020f 	and.w	r2, r3, #15
 8002572:	4613      	mov	r3, r2
 8002574:	00db      	lsls	r3, r3, #3
 8002576:	4413      	add	r3, r2
 8002578:	009b      	lsls	r3, r3, #2
 800257a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800257e:	68fa      	ldr	r2, [r7, #12]
 8002580:	4413      	add	r3, r2
 8002582:	3304      	adds	r3, #4
 8002584:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	687a      	ldr	r2, [r7, #4]
 800258a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800258c:	697b      	ldr	r3, [r7, #20]
 800258e:	683a      	ldr	r2, [r7, #0]
 8002590:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	2200      	movs	r2, #0
 8002596:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002598:	697b      	ldr	r3, [r7, #20]
 800259a:	2200      	movs	r2, #0
 800259c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800259e:	7afb      	ldrb	r3, [r7, #11]
 80025a0:	f003 030f 	and.w	r3, r3, #15
 80025a4:	b2da      	uxtb	r2, r3
 80025a6:	697b      	ldr	r3, [r7, #20]
 80025a8:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	799b      	ldrb	r3, [r3, #6]
 80025ae:	2b01      	cmp	r3, #1
 80025b0:	d102      	bne.n	80025b8 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80025b2:	687a      	ldr	r2, [r7, #4]
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6818      	ldr	r0, [r3, #0]
 80025bc:	68fb      	ldr	r3, [r7, #12]
 80025be:	799b      	ldrb	r3, [r3, #6]
 80025c0:	461a      	mov	r2, r3
 80025c2:	6979      	ldr	r1, [r7, #20]
 80025c4:	f003 feea 	bl	800639c <USB_EPStartXfer>

  return HAL_OK;
 80025c8:	2300      	movs	r3, #0
}
 80025ca:	4618      	mov	r0, r3
 80025cc:	3718      	adds	r7, #24
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}

080025d2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80025d2:	b480      	push	{r7}
 80025d4:	b083      	sub	sp, #12
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
 80025da:	460b      	mov	r3, r1
 80025dc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80025de:	78fb      	ldrb	r3, [r7, #3]
 80025e0:	f003 020f 	and.w	r2, r3, #15
 80025e4:	6879      	ldr	r1, [r7, #4]
 80025e6:	4613      	mov	r3, r2
 80025e8:	00db      	lsls	r3, r3, #3
 80025ea:	4413      	add	r3, r2
 80025ec:	009b      	lsls	r3, r3, #2
 80025ee:	440b      	add	r3, r1
 80025f0:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80025f4:	681b      	ldr	r3, [r3, #0]
}
 80025f6:	4618      	mov	r0, r3
 80025f8:	370c      	adds	r7, #12
 80025fa:	46bd      	mov	sp, r7
 80025fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002600:	4770      	bx	lr

08002602 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002602:	b580      	push	{r7, lr}
 8002604:	b086      	sub	sp, #24
 8002606:	af00      	add	r7, sp, #0
 8002608:	60f8      	str	r0, [r7, #12]
 800260a:	607a      	str	r2, [r7, #4]
 800260c:	603b      	str	r3, [r7, #0]
 800260e:	460b      	mov	r3, r1
 8002610:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002612:	7afb      	ldrb	r3, [r7, #11]
 8002614:	f003 020f 	and.w	r2, r3, #15
 8002618:	4613      	mov	r3, r2
 800261a:	00db      	lsls	r3, r3, #3
 800261c:	4413      	add	r3, r2
 800261e:	009b      	lsls	r3, r3, #2
 8002620:	3310      	adds	r3, #16
 8002622:	68fa      	ldr	r2, [r7, #12]
 8002624:	4413      	add	r3, r2
 8002626:	3304      	adds	r3, #4
 8002628:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	687a      	ldr	r2, [r7, #4]
 800262e:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	683a      	ldr	r2, [r7, #0]
 8002634:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	2200      	movs	r2, #0
 800263a:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800263c:	697b      	ldr	r3, [r7, #20]
 800263e:	2201      	movs	r2, #1
 8002640:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002642:	7afb      	ldrb	r3, [r7, #11]
 8002644:	f003 030f 	and.w	r3, r3, #15
 8002648:	b2da      	uxtb	r2, r3
 800264a:	697b      	ldr	r3, [r7, #20]
 800264c:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	799b      	ldrb	r3, [r3, #6]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d102      	bne.n	800265c <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	697b      	ldr	r3, [r7, #20]
 800265a:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	6818      	ldr	r0, [r3, #0]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	799b      	ldrb	r3, [r3, #6]
 8002664:	461a      	mov	r2, r3
 8002666:	6979      	ldr	r1, [r7, #20]
 8002668:	f003 fe98 	bl	800639c <USB_EPStartXfer>

  return HAL_OK;
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3718      	adds	r7, #24
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}

08002676 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002676:	b580      	push	{r7, lr}
 8002678:	b084      	sub	sp, #16
 800267a:	af00      	add	r7, sp, #0
 800267c:	6078      	str	r0, [r7, #4]
 800267e:	460b      	mov	r3, r1
 8002680:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002682:	78fb      	ldrb	r3, [r7, #3]
 8002684:	f003 030f 	and.w	r3, r3, #15
 8002688:	687a      	ldr	r2, [r7, #4]
 800268a:	7912      	ldrb	r2, [r2, #4]
 800268c:	4293      	cmp	r3, r2
 800268e:	d901      	bls.n	8002694 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002690:	2301      	movs	r3, #1
 8002692:	e04f      	b.n	8002734 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002694:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002698:	2b00      	cmp	r3, #0
 800269a:	da0f      	bge.n	80026bc <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800269c:	78fb      	ldrb	r3, [r7, #3]
 800269e:	f003 020f 	and.w	r2, r3, #15
 80026a2:	4613      	mov	r3, r2
 80026a4:	00db      	lsls	r3, r3, #3
 80026a6:	4413      	add	r3, r2
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	3310      	adds	r3, #16
 80026ac:	687a      	ldr	r2, [r7, #4]
 80026ae:	4413      	add	r3, r2
 80026b0:	3304      	adds	r3, #4
 80026b2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2201      	movs	r2, #1
 80026b8:	705a      	strb	r2, [r3, #1]
 80026ba:	e00d      	b.n	80026d8 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80026bc:	78fa      	ldrb	r2, [r7, #3]
 80026be:	4613      	mov	r3, r2
 80026c0:	00db      	lsls	r3, r3, #3
 80026c2:	4413      	add	r3, r2
 80026c4:	009b      	lsls	r3, r3, #2
 80026c6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	4413      	add	r3, r2
 80026ce:	3304      	adds	r3, #4
 80026d0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80026d2:	68fb      	ldr	r3, [r7, #12]
 80026d4:	2200      	movs	r2, #0
 80026d6:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2201      	movs	r2, #1
 80026dc:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80026de:	78fb      	ldrb	r3, [r7, #3]
 80026e0:	f003 030f 	and.w	r3, r3, #15
 80026e4:	b2da      	uxtb	r2, r3
 80026e6:	68fb      	ldr	r3, [r7, #12]
 80026e8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80026f0:	2b01      	cmp	r3, #1
 80026f2:	d101      	bne.n	80026f8 <HAL_PCD_EP_SetStall+0x82>
 80026f4:	2302      	movs	r3, #2
 80026f6:	e01d      	b.n	8002734 <HAL_PCD_EP_SetStall+0xbe>
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	681b      	ldr	r3, [r3, #0]
 8002704:	68f9      	ldr	r1, [r7, #12]
 8002706:	4618      	mov	r0, r3
 8002708:	f004 fa2c 	bl	8006b64 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800270c:	78fb      	ldrb	r3, [r7, #3]
 800270e:	f003 030f 	and.w	r3, r3, #15
 8002712:	2b00      	cmp	r3, #0
 8002714:	d109      	bne.n	800272a <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6818      	ldr	r0, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	7999      	ldrb	r1, [r3, #6]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002724:	461a      	mov	r2, r3
 8002726:	f004 fc1f 	bl	8006f68 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2200      	movs	r2, #0
 800272e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002732:	2300      	movs	r3, #0
}
 8002734:	4618      	mov	r0, r3
 8002736:	3710      	adds	r7, #16
 8002738:	46bd      	mov	sp, r7
 800273a:	bd80      	pop	{r7, pc}

0800273c <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800273c:	b580      	push	{r7, lr}
 800273e:	b084      	sub	sp, #16
 8002740:	af00      	add	r7, sp, #0
 8002742:	6078      	str	r0, [r7, #4]
 8002744:	460b      	mov	r3, r1
 8002746:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8002748:	78fb      	ldrb	r3, [r7, #3]
 800274a:	f003 030f 	and.w	r3, r3, #15
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	7912      	ldrb	r2, [r2, #4]
 8002752:	4293      	cmp	r3, r2
 8002754:	d901      	bls.n	800275a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8002756:	2301      	movs	r3, #1
 8002758:	e042      	b.n	80027e0 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800275a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800275e:	2b00      	cmp	r3, #0
 8002760:	da0f      	bge.n	8002782 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002762:	78fb      	ldrb	r3, [r7, #3]
 8002764:	f003 020f 	and.w	r2, r3, #15
 8002768:	4613      	mov	r3, r2
 800276a:	00db      	lsls	r3, r3, #3
 800276c:	4413      	add	r3, r2
 800276e:	009b      	lsls	r3, r3, #2
 8002770:	3310      	adds	r3, #16
 8002772:	687a      	ldr	r2, [r7, #4]
 8002774:	4413      	add	r3, r2
 8002776:	3304      	adds	r3, #4
 8002778:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2201      	movs	r2, #1
 800277e:	705a      	strb	r2, [r3, #1]
 8002780:	e00f      	b.n	80027a2 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002782:	78fb      	ldrb	r3, [r7, #3]
 8002784:	f003 020f 	and.w	r2, r3, #15
 8002788:	4613      	mov	r3, r2
 800278a:	00db      	lsls	r3, r3, #3
 800278c:	4413      	add	r3, r2
 800278e:	009b      	lsls	r3, r3, #2
 8002790:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002794:	687a      	ldr	r2, [r7, #4]
 8002796:	4413      	add	r3, r2
 8002798:	3304      	adds	r3, #4
 800279a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800279c:	68fb      	ldr	r3, [r7, #12]
 800279e:	2200      	movs	r2, #0
 80027a0:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	2200      	movs	r2, #0
 80027a6:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027a8:	78fb      	ldrb	r3, [r7, #3]
 80027aa:	f003 030f 	and.w	r3, r3, #15
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80027ba:	2b01      	cmp	r3, #1
 80027bc:	d101      	bne.n	80027c2 <HAL_PCD_EP_ClrStall+0x86>
 80027be:	2302      	movs	r3, #2
 80027c0:	e00e      	b.n	80027e0 <HAL_PCD_EP_ClrStall+0xa4>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	2201      	movs	r2, #1
 80027c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	68f9      	ldr	r1, [r7, #12]
 80027d0:	4618      	mov	r0, r3
 80027d2:	f004 fa35 	bl	8006c40 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2200      	movs	r2, #0
 80027da:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80027de:	2300      	movs	r3, #0
}
 80027e0:	4618      	mov	r0, r3
 80027e2:	3710      	adds	r7, #16
 80027e4:	46bd      	mov	sp, r7
 80027e6:	bd80      	pop	{r7, pc}

080027e8 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80027e8:	b580      	push	{r7, lr}
 80027ea:	b084      	sub	sp, #16
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	6078      	str	r0, [r7, #4]
 80027f0:	460b      	mov	r3, r1
 80027f2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 80027f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	da0c      	bge.n	8002816 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80027fc:	78fb      	ldrb	r3, [r7, #3]
 80027fe:	f003 020f 	and.w	r2, r3, #15
 8002802:	4613      	mov	r3, r2
 8002804:	00db      	lsls	r3, r3, #3
 8002806:	4413      	add	r3, r2
 8002808:	009b      	lsls	r3, r3, #2
 800280a:	3310      	adds	r3, #16
 800280c:	687a      	ldr	r2, [r7, #4]
 800280e:	4413      	add	r3, r2
 8002810:	3304      	adds	r3, #4
 8002812:	60fb      	str	r3, [r7, #12]
 8002814:	e00c      	b.n	8002830 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002816:	78fb      	ldrb	r3, [r7, #3]
 8002818:	f003 020f 	and.w	r2, r3, #15
 800281c:	4613      	mov	r3, r2
 800281e:	00db      	lsls	r3, r3, #3
 8002820:	4413      	add	r3, r2
 8002822:	009b      	lsls	r3, r3, #2
 8002824:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	4413      	add	r3, r2
 800282c:	3304      	adds	r3, #4
 800282e:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	68f9      	ldr	r1, [r7, #12]
 8002836:	4618      	mov	r0, r3
 8002838:	f004 f854 	bl	80068e4 <USB_EPStopXfer>
 800283c:	4603      	mov	r3, r0
 800283e:	72fb      	strb	r3, [r7, #11]

  return ret;
 8002840:	7afb      	ldrb	r3, [r7, #11]
}
 8002842:	4618      	mov	r0, r3
 8002844:	3710      	adds	r7, #16
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800284a:	b580      	push	{r7, lr}
 800284c:	b08a      	sub	sp, #40	@ 0x28
 800284e:	af02      	add	r7, sp, #8
 8002850:	6078      	str	r0, [r7, #4]
 8002852:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800285a:	697b      	ldr	r3, [r7, #20]
 800285c:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 800285e:	683a      	ldr	r2, [r7, #0]
 8002860:	4613      	mov	r3, r2
 8002862:	00db      	lsls	r3, r3, #3
 8002864:	4413      	add	r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	3310      	adds	r3, #16
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	4413      	add	r3, r2
 800286e:	3304      	adds	r3, #4
 8002870:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	695a      	ldr	r2, [r3, #20]
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	691b      	ldr	r3, [r3, #16]
 800287a:	429a      	cmp	r2, r3
 800287c:	d901      	bls.n	8002882 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 800287e:	2301      	movs	r3, #1
 8002880:	e06b      	b.n	800295a <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	691a      	ldr	r2, [r3, #16]
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	695b      	ldr	r3, [r3, #20]
 800288a:	1ad3      	subs	r3, r2, r3
 800288c:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	689b      	ldr	r3, [r3, #8]
 8002892:	69fa      	ldr	r2, [r7, #28]
 8002894:	429a      	cmp	r2, r3
 8002896:	d902      	bls.n	800289e <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 800289e:	69fb      	ldr	r3, [r7, #28]
 80028a0:	3303      	adds	r3, #3
 80028a2:	089b      	lsrs	r3, r3, #2
 80028a4:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80028a6:	e02a      	b.n	80028fe <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	691a      	ldr	r2, [r3, #16]
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	695b      	ldr	r3, [r3, #20]
 80028b0:	1ad3      	subs	r3, r2, r3
 80028b2:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	689b      	ldr	r3, [r3, #8]
 80028b8:	69fa      	ldr	r2, [r7, #28]
 80028ba:	429a      	cmp	r2, r3
 80028bc:	d902      	bls.n	80028c4 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	689b      	ldr	r3, [r3, #8]
 80028c2:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 80028c4:	69fb      	ldr	r3, [r7, #28]
 80028c6:	3303      	adds	r3, #3
 80028c8:	089b      	lsrs	r3, r3, #2
 80028ca:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	68d9      	ldr	r1, [r3, #12]
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	b2da      	uxtb	r2, r3
 80028d4:	69fb      	ldr	r3, [r7, #28]
 80028d6:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 80028dc:	9300      	str	r3, [sp, #0]
 80028de:	4603      	mov	r3, r0
 80028e0:	6978      	ldr	r0, [r7, #20]
 80028e2:	f004 f8a9 	bl	8006a38 <USB_WritePacket>

    ep->xfer_buff  += len;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	68da      	ldr	r2, [r3, #12]
 80028ea:	69fb      	ldr	r3, [r7, #28]
 80028ec:	441a      	add	r2, r3
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	695a      	ldr	r2, [r3, #20]
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	441a      	add	r2, r3
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	015a      	lsls	r2, r3, #5
 8002902:	693b      	ldr	r3, [r7, #16]
 8002904:	4413      	add	r3, r2
 8002906:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800290a:	699b      	ldr	r3, [r3, #24]
 800290c:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	429a      	cmp	r2, r3
 8002912:	d809      	bhi.n	8002928 <PCD_WriteEmptyTxFifo+0xde>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	695a      	ldr	r2, [r3, #20]
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800291c:	429a      	cmp	r2, r3
 800291e:	d203      	bcs.n	8002928 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	691b      	ldr	r3, [r3, #16]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d1bf      	bne.n	80028a8 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	691a      	ldr	r2, [r3, #16]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	429a      	cmp	r2, r3
 8002932:	d811      	bhi.n	8002958 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002934:	683b      	ldr	r3, [r7, #0]
 8002936:	f003 030f 	and.w	r3, r3, #15
 800293a:	2201      	movs	r2, #1
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002942:	693b      	ldr	r3, [r7, #16]
 8002944:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002948:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800294a:	68bb      	ldr	r3, [r7, #8]
 800294c:	43db      	mvns	r3, r3
 800294e:	6939      	ldr	r1, [r7, #16]
 8002950:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002954:	4013      	ands	r3, r2
 8002956:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002958:	2300      	movs	r3, #0
}
 800295a:	4618      	mov	r0, r3
 800295c:	3720      	adds	r7, #32
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
	...

08002964 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002964:	b580      	push	{r7, lr}
 8002966:	b088      	sub	sp, #32
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
 800296c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002974:	69fb      	ldr	r3, [r7, #28]
 8002976:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	333c      	adds	r3, #60	@ 0x3c
 800297c:	3304      	adds	r3, #4
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	015a      	lsls	r2, r3, #5
 8002986:	69bb      	ldr	r3, [r7, #24]
 8002988:	4413      	add	r3, r2
 800298a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800298e:	689b      	ldr	r3, [r3, #8]
 8002990:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	799b      	ldrb	r3, [r3, #6]
 8002996:	2b01      	cmp	r3, #1
 8002998:	d17b      	bne.n	8002a92 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	f003 0308 	and.w	r3, r3, #8
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	d015      	beq.n	80029d0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	4a61      	ldr	r2, [pc, #388]	@ (8002b2c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	f240 80b9 	bls.w	8002b20 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80029ae:	693b      	ldr	r3, [r7, #16]
 80029b0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	f000 80b3 	beq.w	8002b20 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	015a      	lsls	r2, r3, #5
 80029be:	69bb      	ldr	r3, [r7, #24]
 80029c0:	4413      	add	r3, r2
 80029c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029c6:	461a      	mov	r2, r3
 80029c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80029cc:	6093      	str	r3, [r2, #8]
 80029ce:	e0a7      	b.n	8002b20 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	f003 0320 	and.w	r3, r3, #32
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d009      	beq.n	80029ee <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80029da:	683b      	ldr	r3, [r7, #0]
 80029dc:	015a      	lsls	r2, r3, #5
 80029de:	69bb      	ldr	r3, [r7, #24]
 80029e0:	4413      	add	r3, r2
 80029e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80029e6:	461a      	mov	r2, r3
 80029e8:	2320      	movs	r3, #32
 80029ea:	6093      	str	r3, [r2, #8]
 80029ec:	e098      	b.n	8002b20 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80029f4:	2b00      	cmp	r3, #0
 80029f6:	f040 8093 	bne.w	8002b20 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	4a4b      	ldr	r2, [pc, #300]	@ (8002b2c <PCD_EP_OutXfrComplete_int+0x1c8>)
 80029fe:	4293      	cmp	r3, r2
 8002a00:	d90f      	bls.n	8002a22 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d00a      	beq.n	8002a22 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002a0c:	683b      	ldr	r3, [r7, #0]
 8002a0e:	015a      	lsls	r2, r3, #5
 8002a10:	69bb      	ldr	r3, [r7, #24]
 8002a12:	4413      	add	r3, r2
 8002a14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a18:	461a      	mov	r2, r3
 8002a1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002a1e:	6093      	str	r3, [r2, #8]
 8002a20:	e07e      	b.n	8002b20 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002a22:	683a      	ldr	r2, [r7, #0]
 8002a24:	4613      	mov	r3, r2
 8002a26:	00db      	lsls	r3, r3, #3
 8002a28:	4413      	add	r3, r2
 8002a2a:	009b      	lsls	r3, r3, #2
 8002a2c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002a30:	687a      	ldr	r2, [r7, #4]
 8002a32:	4413      	add	r3, r2
 8002a34:	3304      	adds	r3, #4
 8002a36:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	6a1a      	ldr	r2, [r3, #32]
 8002a3c:	683b      	ldr	r3, [r7, #0]
 8002a3e:	0159      	lsls	r1, r3, #5
 8002a40:	69bb      	ldr	r3, [r7, #24]
 8002a42:	440b      	add	r3, r1
 8002a44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002a48:	691b      	ldr	r3, [r3, #16]
 8002a4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a4e:	1ad2      	subs	r2, r2, r3
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d114      	bne.n	8002a84 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d109      	bne.n	8002a76 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	6818      	ldr	r0, [r3, #0]
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002a6c:	461a      	mov	r2, r3
 8002a6e:	2101      	movs	r1, #1
 8002a70:	f004 fa7a 	bl	8006f68 <USB_EP0_OutStart>
 8002a74:	e006      	b.n	8002a84 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	68da      	ldr	r2, [r3, #12]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	695b      	ldr	r3, [r3, #20]
 8002a7e:	441a      	add	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002a84:	683b      	ldr	r3, [r7, #0]
 8002a86:	b2db      	uxtb	r3, r3
 8002a88:	4619      	mov	r1, r3
 8002a8a:	6878      	ldr	r0, [r7, #4]
 8002a8c:	f006 fda4 	bl	80095d8 <HAL_PCD_DataOutStageCallback>
 8002a90:	e046      	b.n	8002b20 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002a92:	697b      	ldr	r3, [r7, #20]
 8002a94:	4a26      	ldr	r2, [pc, #152]	@ (8002b30 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d124      	bne.n	8002ae4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002a9a:	693b      	ldr	r3, [r7, #16]
 8002a9c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d00a      	beq.n	8002aba <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	015a      	lsls	r2, r3, #5
 8002aa8:	69bb      	ldr	r3, [r7, #24]
 8002aaa:	4413      	add	r3, r2
 8002aac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ab0:	461a      	mov	r2, r3
 8002ab2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002ab6:	6093      	str	r3, [r2, #8]
 8002ab8:	e032      	b.n	8002b20 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	f003 0320 	and.w	r3, r3, #32
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d008      	beq.n	8002ad6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	015a      	lsls	r2, r3, #5
 8002ac8:	69bb      	ldr	r3, [r7, #24]
 8002aca:	4413      	add	r3, r2
 8002acc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002ad0:	461a      	mov	r2, r3
 8002ad2:	2320      	movs	r3, #32
 8002ad4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	b2db      	uxtb	r3, r3
 8002ada:	4619      	mov	r1, r3
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f006 fd7b 	bl	80095d8 <HAL_PCD_DataOutStageCallback>
 8002ae2:	e01d      	b.n	8002b20 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d114      	bne.n	8002b14 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002aea:	6879      	ldr	r1, [r7, #4]
 8002aec:	683a      	ldr	r2, [r7, #0]
 8002aee:	4613      	mov	r3, r2
 8002af0:	00db      	lsls	r3, r3, #3
 8002af2:	4413      	add	r3, r2
 8002af4:	009b      	lsls	r3, r3, #2
 8002af6:	440b      	add	r3, r1
 8002af8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d108      	bne.n	8002b14 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	6818      	ldr	r0, [r3, #0]
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002b0c:	461a      	mov	r2, r3
 8002b0e:	2100      	movs	r1, #0
 8002b10:	f004 fa2a 	bl	8006f68 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	b2db      	uxtb	r3, r3
 8002b18:	4619      	mov	r1, r3
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f006 fd5c 	bl	80095d8 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3720      	adds	r7, #32
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	4f54300a 	.word	0x4f54300a
 8002b30:	4f54310a 	.word	0x4f54310a

08002b34 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b086      	sub	sp, #24
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
 8002b3c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002b44:	697b      	ldr	r3, [r7, #20]
 8002b46:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	333c      	adds	r3, #60	@ 0x3c
 8002b4c:	3304      	adds	r3, #4
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	015a      	lsls	r2, r3, #5
 8002b56:	693b      	ldr	r3, [r7, #16]
 8002b58:	4413      	add	r3, r2
 8002b5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	4a15      	ldr	r2, [pc, #84]	@ (8002bbc <PCD_EP_OutSetupPacket_int+0x88>)
 8002b66:	4293      	cmp	r3, r2
 8002b68:	d90e      	bls.n	8002b88 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002b6a:	68bb      	ldr	r3, [r7, #8]
 8002b6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d009      	beq.n	8002b88 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	015a      	lsls	r2, r3, #5
 8002b78:	693b      	ldr	r3, [r7, #16]
 8002b7a:	4413      	add	r3, r2
 8002b7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b80:	461a      	mov	r2, r3
 8002b82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b86:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002b88:	6878      	ldr	r0, [r7, #4]
 8002b8a:	f006 fd13 	bl	80095b4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	4a0a      	ldr	r2, [pc, #40]	@ (8002bbc <PCD_EP_OutSetupPacket_int+0x88>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d90c      	bls.n	8002bb0 <PCD_EP_OutSetupPacket_int+0x7c>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	799b      	ldrb	r3, [r3, #6]
 8002b9a:	2b01      	cmp	r3, #1
 8002b9c:	d108      	bne.n	8002bb0 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	6818      	ldr	r0, [r3, #0]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002ba8:	461a      	mov	r2, r3
 8002baa:	2101      	movs	r1, #1
 8002bac:	f004 f9dc 	bl	8006f68 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002bb0:	2300      	movs	r3, #0
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3718      	adds	r7, #24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	4f54300a 	.word	0x4f54300a

08002bc0 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002bc0:	b480      	push	{r7}
 8002bc2:	b085      	sub	sp, #20
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
 8002bc8:	460b      	mov	r3, r1
 8002bca:	70fb      	strb	r3, [r7, #3]
 8002bcc:	4613      	mov	r3, r2
 8002bce:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bd6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002bd8:	78fb      	ldrb	r3, [r7, #3]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d107      	bne.n	8002bee <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002bde:	883b      	ldrh	r3, [r7, #0]
 8002be0:	0419      	lsls	r1, r3, #16
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	68ba      	ldr	r2, [r7, #8]
 8002be8:	430a      	orrs	r2, r1
 8002bea:	629a      	str	r2, [r3, #40]	@ 0x28
 8002bec:	e028      	b.n	8002c40 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf4:	0c1b      	lsrs	r3, r3, #16
 8002bf6:	68ba      	ldr	r2, [r7, #8]
 8002bf8:	4413      	add	r3, r2
 8002bfa:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	73fb      	strb	r3, [r7, #15]
 8002c00:	e00d      	b.n	8002c1e <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	681a      	ldr	r2, [r3, #0]
 8002c06:	7bfb      	ldrb	r3, [r7, #15]
 8002c08:	3340      	adds	r3, #64	@ 0x40
 8002c0a:	009b      	lsls	r3, r3, #2
 8002c0c:	4413      	add	r3, r2
 8002c0e:	685b      	ldr	r3, [r3, #4]
 8002c10:	0c1b      	lsrs	r3, r3, #16
 8002c12:	68ba      	ldr	r2, [r7, #8]
 8002c14:	4413      	add	r3, r2
 8002c16:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002c18:	7bfb      	ldrb	r3, [r7, #15]
 8002c1a:	3301      	adds	r3, #1
 8002c1c:	73fb      	strb	r3, [r7, #15]
 8002c1e:	7bfa      	ldrb	r2, [r7, #15]
 8002c20:	78fb      	ldrb	r3, [r7, #3]
 8002c22:	3b01      	subs	r3, #1
 8002c24:	429a      	cmp	r2, r3
 8002c26:	d3ec      	bcc.n	8002c02 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002c28:	883b      	ldrh	r3, [r7, #0]
 8002c2a:	0418      	lsls	r0, r3, #16
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6819      	ldr	r1, [r3, #0]
 8002c30:	78fb      	ldrb	r3, [r7, #3]
 8002c32:	3b01      	subs	r3, #1
 8002c34:	68ba      	ldr	r2, [r7, #8]
 8002c36:	4302      	orrs	r2, r0
 8002c38:	3340      	adds	r3, #64	@ 0x40
 8002c3a:	009b      	lsls	r3, r3, #2
 8002c3c:	440b      	add	r3, r1
 8002c3e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002c40:	2300      	movs	r3, #0
}
 8002c42:	4618      	mov	r0, r3
 8002c44:	3714      	adds	r7, #20
 8002c46:	46bd      	mov	sp, r7
 8002c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c4c:	4770      	bx	lr

08002c4e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002c4e:	b480      	push	{r7}
 8002c50:	b083      	sub	sp, #12
 8002c52:	af00      	add	r7, sp, #0
 8002c54:	6078      	str	r0, [r7, #4]
 8002c56:	460b      	mov	r3, r1
 8002c58:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	887a      	ldrh	r2, [r7, #2]
 8002c60:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	370c      	adds	r7, #12
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6e:	4770      	bx	lr

08002c70 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b085      	sub	sp, #20
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2201      	movs	r2, #1
 8002c82:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	2200      	movs	r2, #0
 8002c8a:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	699b      	ldr	r3, [r3, #24]
 8002c92:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002c9e:	4b05      	ldr	r3, [pc, #20]	@ (8002cb4 <HAL_PCDEx_ActivateLPM+0x44>)
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	68fa      	ldr	r2, [r7, #12]
 8002ca4:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
}
 8002ca8:	4618      	mov	r0, r3
 8002caa:	3714      	adds	r7, #20
 8002cac:	46bd      	mov	sp, r7
 8002cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb2:	4770      	bx	lr
 8002cb4:	10000003 	.word	0x10000003

08002cb8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
 8002cc0:	460b      	mov	r3, r1
 8002cc2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8002cc4:	bf00      	nop
 8002cc6:	370c      	adds	r7, #12
 8002cc8:	46bd      	mov	sp, r7
 8002cca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cce:	4770      	bx	lr

08002cd0 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002cd0:	b580      	push	{r7, lr}
 8002cd2:	b084      	sub	sp, #16
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002cd8:	4b19      	ldr	r3, [pc, #100]	@ (8002d40 <HAL_PWREx_ConfigSupply+0x70>)
 8002cda:	68db      	ldr	r3, [r3, #12]
 8002cdc:	f003 0304 	and.w	r3, r3, #4
 8002ce0:	2b04      	cmp	r3, #4
 8002ce2:	d00a      	beq.n	8002cfa <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002ce4:	4b16      	ldr	r3, [pc, #88]	@ (8002d40 <HAL_PWREx_ConfigSupply+0x70>)
 8002ce6:	68db      	ldr	r3, [r3, #12]
 8002ce8:	f003 0307 	and.w	r3, r3, #7
 8002cec:	687a      	ldr	r2, [r7, #4]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d001      	beq.n	8002cf6 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002cf2:	2301      	movs	r3, #1
 8002cf4:	e01f      	b.n	8002d36 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002cf6:	2300      	movs	r3, #0
 8002cf8:	e01d      	b.n	8002d36 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002cfa:	4b11      	ldr	r3, [pc, #68]	@ (8002d40 <HAL_PWREx_ConfigSupply+0x70>)
 8002cfc:	68db      	ldr	r3, [r3, #12]
 8002cfe:	f023 0207 	bic.w	r2, r3, #7
 8002d02:	490f      	ldr	r1, [pc, #60]	@ (8002d40 <HAL_PWREx_ConfigSupply+0x70>)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002d0a:	f7fe fa25 	bl	8001158 <HAL_GetTick>
 8002d0e:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002d10:	e009      	b.n	8002d26 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002d12:	f7fe fa21 	bl	8001158 <HAL_GetTick>
 8002d16:	4602      	mov	r2, r0
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	1ad3      	subs	r3, r2, r3
 8002d1c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002d20:	d901      	bls.n	8002d26 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002d22:	2301      	movs	r3, #1
 8002d24:	e007      	b.n	8002d36 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002d26:	4b06      	ldr	r3, [pc, #24]	@ (8002d40 <HAL_PWREx_ConfigSupply+0x70>)
 8002d28:	685b      	ldr	r3, [r3, #4]
 8002d2a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d2e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d32:	d1ee      	bne.n	8002d12 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002d34:	2300      	movs	r3, #0
}
 8002d36:	4618      	mov	r0, r3
 8002d38:	3710      	adds	r7, #16
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	bd80      	pop	{r7, pc}
 8002d3e:	bf00      	nop
 8002d40:	58024800 	.word	0x58024800

08002d44 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8002d44:	b480      	push	{r7}
 8002d46:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8002d48:	4b05      	ldr	r3, [pc, #20]	@ (8002d60 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	4a04      	ldr	r2, [pc, #16]	@ (8002d60 <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8002d4e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002d52:	60d3      	str	r3, [r2, #12]
}
 8002d54:	bf00      	nop
 8002d56:	46bd      	mov	sp, r7
 8002d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d5c:	4770      	bx	lr
 8002d5e:	bf00      	nop
 8002d60:	58024800 	.word	0x58024800

08002d64 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d64:	b580      	push	{r7, lr}
 8002d66:	b08c      	sub	sp, #48	@ 0x30
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d101      	bne.n	8002d76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e3c8      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0301 	and.w	r3, r3, #1
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	f000 8087 	beq.w	8002e92 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d84:	4b88      	ldr	r3, [pc, #544]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002d86:	691b      	ldr	r3, [r3, #16]
 8002d88:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d8c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002d8e:	4b86      	ldr	r3, [pc, #536]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d92:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002d94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d96:	2b10      	cmp	r3, #16
 8002d98:	d007      	beq.n	8002daa <HAL_RCC_OscConfig+0x46>
 8002d9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d9c:	2b18      	cmp	r3, #24
 8002d9e:	d110      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x5e>
 8002da0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002da2:	f003 0303 	and.w	r3, r3, #3
 8002da6:	2b02      	cmp	r3, #2
 8002da8:	d10b      	bne.n	8002dc2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002daa:	4b7f      	ldr	r3, [pc, #508]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d06c      	beq.n	8002e90 <HAL_RCC_OscConfig+0x12c>
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	685b      	ldr	r3, [r3, #4]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d168      	bne.n	8002e90 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002dbe:	2301      	movs	r3, #1
 8002dc0:	e3a2      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	685b      	ldr	r3, [r3, #4]
 8002dc6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002dca:	d106      	bne.n	8002dda <HAL_RCC_OscConfig+0x76>
 8002dcc:	4b76      	ldr	r3, [pc, #472]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a75      	ldr	r2, [pc, #468]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002dd2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002dd6:	6013      	str	r3, [r2, #0]
 8002dd8:	e02e      	b.n	8002e38 <HAL_RCC_OscConfig+0xd4>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	685b      	ldr	r3, [r3, #4]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d10c      	bne.n	8002dfc <HAL_RCC_OscConfig+0x98>
 8002de2:	4b71      	ldr	r3, [pc, #452]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	4a70      	ldr	r2, [pc, #448]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002de8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002dec:	6013      	str	r3, [r2, #0]
 8002dee:	4b6e      	ldr	r3, [pc, #440]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a6d      	ldr	r2, [pc, #436]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002df4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002df8:	6013      	str	r3, [r2, #0]
 8002dfa:	e01d      	b.n	8002e38 <HAL_RCC_OscConfig+0xd4>
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	685b      	ldr	r3, [r3, #4]
 8002e00:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002e04:	d10c      	bne.n	8002e20 <HAL_RCC_OscConfig+0xbc>
 8002e06:	4b68      	ldr	r3, [pc, #416]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	4a67      	ldr	r2, [pc, #412]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002e0c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002e10:	6013      	str	r3, [r2, #0]
 8002e12:	4b65      	ldr	r3, [pc, #404]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a64      	ldr	r2, [pc, #400]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002e18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e1c:	6013      	str	r3, [r2, #0]
 8002e1e:	e00b      	b.n	8002e38 <HAL_RCC_OscConfig+0xd4>
 8002e20:	4b61      	ldr	r3, [pc, #388]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a60      	ldr	r2, [pc, #384]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002e26:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002e2a:	6013      	str	r3, [r2, #0]
 8002e2c:	4b5e      	ldr	r3, [pc, #376]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	4a5d      	ldr	r2, [pc, #372]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002e32:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002e36:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d013      	beq.n	8002e68 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e40:	f7fe f98a 	bl	8001158 <HAL_GetTick>
 8002e44:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e46:	e008      	b.n	8002e5a <HAL_RCC_OscConfig+0xf6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e48:	f7fe f986 	bl	8001158 <HAL_GetTick>
 8002e4c:	4602      	mov	r2, r0
 8002e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e50:	1ad3      	subs	r3, r2, r3
 8002e52:	2b64      	cmp	r3, #100	@ 0x64
 8002e54:	d901      	bls.n	8002e5a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002e56:	2303      	movs	r3, #3
 8002e58:	e356      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002e5a:	4b53      	ldr	r3, [pc, #332]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d0f0      	beq.n	8002e48 <HAL_RCC_OscConfig+0xe4>
 8002e66:	e014      	b.n	8002e92 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e68:	f7fe f976 	bl	8001158 <HAL_GetTick>
 8002e6c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e6e:	e008      	b.n	8002e82 <HAL_RCC_OscConfig+0x11e>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002e70:	f7fe f972 	bl	8001158 <HAL_GetTick>
 8002e74:	4602      	mov	r2, r0
 8002e76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e78:	1ad3      	subs	r3, r2, r3
 8002e7a:	2b64      	cmp	r3, #100	@ 0x64
 8002e7c:	d901      	bls.n	8002e82 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e342      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002e82:	4b49      	ldr	r3, [pc, #292]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d1f0      	bne.n	8002e70 <HAL_RCC_OscConfig+0x10c>
 8002e8e:	e000      	b.n	8002e92 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e90:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	f000 808c 	beq.w	8002fb8 <HAL_RCC_OscConfig+0x254>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ea0:	4b41      	ldr	r3, [pc, #260]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002ea2:	691b      	ldr	r3, [r3, #16]
 8002ea4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002ea8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002eaa:	4b3f      	ldr	r3, [pc, #252]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eae:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002eb0:	6a3b      	ldr	r3, [r7, #32]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d007      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x162>
 8002eb6:	6a3b      	ldr	r3, [r7, #32]
 8002eb8:	2b18      	cmp	r3, #24
 8002eba:	d137      	bne.n	8002f2c <HAL_RCC_OscConfig+0x1c8>
 8002ebc:	69fb      	ldr	r3, [r7, #28]
 8002ebe:	f003 0303 	and.w	r3, r3, #3
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d132      	bne.n	8002f2c <HAL_RCC_OscConfig+0x1c8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ec6:	4b38      	ldr	r3, [pc, #224]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0304 	and.w	r3, r3, #4
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d005      	beq.n	8002ede <HAL_RCC_OscConfig+0x17a>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	68db      	ldr	r3, [r3, #12]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d101      	bne.n	8002ede <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002eda:	2301      	movs	r3, #1
 8002edc:	e314      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002ede:	4b32      	ldr	r3, [pc, #200]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	f023 0219 	bic.w	r2, r3, #25
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	68db      	ldr	r3, [r3, #12]
 8002eea:	492f      	ldr	r1, [pc, #188]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002eec:	4313      	orrs	r3, r2
 8002eee:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ef0:	f7fe f932 	bl	8001158 <HAL_GetTick>
 8002ef4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002ef6:	e008      	b.n	8002f0a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ef8:	f7fe f92e 	bl	8001158 <HAL_GetTick>
 8002efc:	4602      	mov	r2, r0
 8002efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f00:	1ad3      	subs	r3, r2, r3
 8002f02:	2b02      	cmp	r3, #2
 8002f04:	d901      	bls.n	8002f0a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8002f06:	2303      	movs	r3, #3
 8002f08:	e2fe      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f0a:	4b27      	ldr	r3, [pc, #156]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	f003 0304 	and.w	r3, r3, #4
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d0f0      	beq.n	8002ef8 <HAL_RCC_OscConfig+0x194>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f16:	4b24      	ldr	r3, [pc, #144]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	691b      	ldr	r3, [r3, #16]
 8002f22:	061b      	lsls	r3, r3, #24
 8002f24:	4920      	ldr	r1, [pc, #128]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002f26:	4313      	orrs	r3, r2
 8002f28:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f2a:	e045      	b.n	8002fb8 <HAL_RCC_OscConfig+0x254>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	68db      	ldr	r3, [r3, #12]
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d026      	beq.n	8002f82 <HAL_RCC_OscConfig+0x21e>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002f34:	4b1c      	ldr	r3, [pc, #112]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	f023 0219 	bic.w	r2, r3, #25
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	4919      	ldr	r1, [pc, #100]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002f42:	4313      	orrs	r3, r2
 8002f44:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f46:	f7fe f907 	bl	8001158 <HAL_GetTick>
 8002f4a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f4c:	e008      	b.n	8002f60 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f4e:	f7fe f903 	bl	8001158 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d901      	bls.n	8002f60 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e2d3      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002f60:	4b11      	ldr	r3, [pc, #68]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 0304 	and.w	r3, r3, #4
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d0f0      	beq.n	8002f4e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f6c:	4b0e      	ldr	r3, [pc, #56]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	691b      	ldr	r3, [r3, #16]
 8002f78:	061b      	lsls	r3, r3, #24
 8002f7a:	490b      	ldr	r1, [pc, #44]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	604b      	str	r3, [r1, #4]
 8002f80:	e01a      	b.n	8002fb8 <HAL_RCC_OscConfig+0x254>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002f82:	4b09      	ldr	r3, [pc, #36]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a08      	ldr	r2, [pc, #32]	@ (8002fa8 <HAL_RCC_OscConfig+0x244>)
 8002f88:	f023 0301 	bic.w	r3, r3, #1
 8002f8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8e:	f7fe f8e3 	bl	8001158 <HAL_GetTick>
 8002f92:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002f94:	e00a      	b.n	8002fac <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002f96:	f7fe f8df 	bl	8001158 <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d903      	bls.n	8002fac <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e2af      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
 8002fa8:	58024400 	.word	0x58024400
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002fac:	4b96      	ldr	r3, [pc, #600]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	f003 0304 	and.w	r3, r3, #4
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d1ee      	bne.n	8002f96 <HAL_RCC_OscConfig+0x232>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f003 0310 	and.w	r3, r3, #16
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d06a      	beq.n	800309a <HAL_RCC_OscConfig+0x336>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fc4:	4b90      	ldr	r3, [pc, #576]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8002fc6:	691b      	ldr	r3, [r3, #16]
 8002fc8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002fcc:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002fce:	4b8e      	ldr	r3, [pc, #568]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8002fd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fd2:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002fd4:	69bb      	ldr	r3, [r7, #24]
 8002fd6:	2b08      	cmp	r3, #8
 8002fd8:	d007      	beq.n	8002fea <HAL_RCC_OscConfig+0x286>
 8002fda:	69bb      	ldr	r3, [r7, #24]
 8002fdc:	2b18      	cmp	r3, #24
 8002fde:	d11b      	bne.n	8003018 <HAL_RCC_OscConfig+0x2b4>
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	f003 0303 	and.w	r3, r3, #3
 8002fe6:	2b01      	cmp	r3, #1
 8002fe8:	d116      	bne.n	8003018 <HAL_RCC_OscConfig+0x2b4>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002fea:	4b87      	ldr	r3, [pc, #540]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d005      	beq.n	8003002 <HAL_RCC_OscConfig+0x29e>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	69db      	ldr	r3, [r3, #28]
 8002ffa:	2b80      	cmp	r3, #128	@ 0x80
 8002ffc:	d001      	beq.n	8003002 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8002ffe:	2301      	movs	r3, #1
 8003000:	e282      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003002:	4b81      	ldr	r3, [pc, #516]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8003004:	68db      	ldr	r3, [r3, #12]
 8003006:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6a1b      	ldr	r3, [r3, #32]
 800300e:	061b      	lsls	r3, r3, #24
 8003010:	497d      	ldr	r1, [pc, #500]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8003012:	4313      	orrs	r3, r2
 8003014:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003016:	e040      	b.n	800309a <HAL_RCC_OscConfig+0x336>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	69db      	ldr	r3, [r3, #28]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d023      	beq.n	8003068 <HAL_RCC_OscConfig+0x304>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8003020:	4b79      	ldr	r3, [pc, #484]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a78      	ldr	r2, [pc, #480]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8003026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800302a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800302c:	f7fe f894 	bl	8001158 <HAL_GetTick>
 8003030:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003032:	e008      	b.n	8003046 <HAL_RCC_OscConfig+0x2e2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003034:	f7fe f890 	bl	8001158 <HAL_GetTick>
 8003038:	4602      	mov	r2, r0
 800303a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800303c:	1ad3      	subs	r3, r2, r3
 800303e:	2b02      	cmp	r3, #2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e260      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003046:	4b70      	ldr	r3, [pc, #448]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800304e:	2b00      	cmp	r3, #0
 8003050:	d0f0      	beq.n	8003034 <HAL_RCC_OscConfig+0x2d0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003052:	4b6d      	ldr	r3, [pc, #436]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	6a1b      	ldr	r3, [r3, #32]
 800305e:	061b      	lsls	r3, r3, #24
 8003060:	4969      	ldr	r1, [pc, #420]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8003062:	4313      	orrs	r3, r2
 8003064:	60cb      	str	r3, [r1, #12]
 8003066:	e018      	b.n	800309a <HAL_RCC_OscConfig+0x336>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003068:	4b67      	ldr	r3, [pc, #412]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a66      	ldr	r2, [pc, #408]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 800306e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003072:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003074:	f7fe f870 	bl	8001158 <HAL_GetTick>
 8003078:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0x32a>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800307c:	f7fe f86c 	bl	8001158 <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b02      	cmp	r3, #2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x32a>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e23c      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800308e:	4b5e      	ldr	r3, [pc, #376]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1f0      	bne.n	800307c <HAL_RCC_OscConfig+0x318>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	f003 0308 	and.w	r3, r3, #8
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d036      	beq.n	8003114 <HAL_RCC_OscConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	695b      	ldr	r3, [r3, #20]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d019      	beq.n	80030e2 <HAL_RCC_OscConfig+0x37e>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030ae:	4b56      	ldr	r3, [pc, #344]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 80030b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030b2:	4a55      	ldr	r2, [pc, #340]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 80030b4:	f043 0301 	orr.w	r3, r3, #1
 80030b8:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ba:	f7fe f84d 	bl	8001158 <HAL_GetTick>
 80030be:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80030c0:	e008      	b.n	80030d4 <HAL_RCC_OscConfig+0x370>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030c2:	f7fe f849 	bl	8001158 <HAL_GetTick>
 80030c6:	4602      	mov	r2, r0
 80030c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ca:	1ad3      	subs	r3, r2, r3
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d901      	bls.n	80030d4 <HAL_RCC_OscConfig+0x370>
        {
          return HAL_TIMEOUT;
 80030d0:	2303      	movs	r3, #3
 80030d2:	e219      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80030d4:	4b4c      	ldr	r3, [pc, #304]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 80030d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030d8:	f003 0302 	and.w	r3, r3, #2
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d0f0      	beq.n	80030c2 <HAL_RCC_OscConfig+0x35e>
 80030e0:	e018      	b.n	8003114 <HAL_RCC_OscConfig+0x3b0>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030e2:	4b49      	ldr	r3, [pc, #292]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 80030e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80030e6:	4a48      	ldr	r2, [pc, #288]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 80030e8:	f023 0301 	bic.w	r3, r3, #1
 80030ec:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80030ee:	f7fe f833 	bl	8001158 <HAL_GetTick>
 80030f2:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80030f4:	e008      	b.n	8003108 <HAL_RCC_OscConfig+0x3a4>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80030f6:	f7fe f82f 	bl	8001158 <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	2b02      	cmp	r3, #2
 8003102:	d901      	bls.n	8003108 <HAL_RCC_OscConfig+0x3a4>
        {
          return HAL_TIMEOUT;
 8003104:	2303      	movs	r3, #3
 8003106:	e1ff      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003108:	4b3f      	ldr	r3, [pc, #252]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 800310a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800310c:	f003 0302 	and.w	r3, r3, #2
 8003110:	2b00      	cmp	r3, #0
 8003112:	d1f0      	bne.n	80030f6 <HAL_RCC_OscConfig+0x392>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	f003 0320 	and.w	r3, r3, #32
 800311c:	2b00      	cmp	r3, #0
 800311e:	d036      	beq.n	800318e <HAL_RCC_OscConfig+0x42a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	699b      	ldr	r3, [r3, #24]
 8003124:	2b00      	cmp	r3, #0
 8003126:	d019      	beq.n	800315c <HAL_RCC_OscConfig+0x3f8>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003128:	4b37      	ldr	r3, [pc, #220]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a36      	ldr	r2, [pc, #216]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 800312e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003132:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003134:	f7fe f810 	bl	8001158 <HAL_GetTick>
 8003138:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800313a:	e008      	b.n	800314e <HAL_RCC_OscConfig+0x3ea>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800313c:	f7fe f80c 	bl	8001158 <HAL_GetTick>
 8003140:	4602      	mov	r2, r0
 8003142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003144:	1ad3      	subs	r3, r2, r3
 8003146:	2b02      	cmp	r3, #2
 8003148:	d901      	bls.n	800314e <HAL_RCC_OscConfig+0x3ea>
        {
          return HAL_TIMEOUT;
 800314a:	2303      	movs	r3, #3
 800314c:	e1dc      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800314e:	4b2e      	ldr	r3, [pc, #184]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d0f0      	beq.n	800313c <HAL_RCC_OscConfig+0x3d8>
 800315a:	e018      	b.n	800318e <HAL_RCC_OscConfig+0x42a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800315c:	4b2a      	ldr	r3, [pc, #168]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	4a29      	ldr	r2, [pc, #164]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8003162:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003166:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003168:	f7fd fff6 	bl	8001158 <HAL_GetTick>
 800316c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800316e:	e008      	b.n	8003182 <HAL_RCC_OscConfig+0x41e>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003170:	f7fd fff2 	bl	8001158 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	2b02      	cmp	r3, #2
 800317c:	d901      	bls.n	8003182 <HAL_RCC_OscConfig+0x41e>
        {
          return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e1c2      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003182:	4b21      	ldr	r3, [pc, #132]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d1f0      	bne.n	8003170 <HAL_RCC_OscConfig+0x40c>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	f003 0304 	and.w	r3, r3, #4
 8003196:	2b00      	cmp	r3, #0
 8003198:	f000 8086 	beq.w	80032a8 <HAL_RCC_OscConfig+0x544>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800319c:	4b1b      	ldr	r3, [pc, #108]	@ (800320c <HAL_RCC_OscConfig+0x4a8>)
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a1a      	ldr	r2, [pc, #104]	@ (800320c <HAL_RCC_OscConfig+0x4a8>)
 80031a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031a6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80031a8:	f7fd ffd6 	bl	8001158 <HAL_GetTick>
 80031ac:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80031ae:	e008      	b.n	80031c2 <HAL_RCC_OscConfig+0x45e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031b0:	f7fd ffd2 	bl	8001158 <HAL_GetTick>
 80031b4:	4602      	mov	r2, r0
 80031b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031b8:	1ad3      	subs	r3, r2, r3
 80031ba:	2b64      	cmp	r3, #100	@ 0x64
 80031bc:	d901      	bls.n	80031c2 <HAL_RCC_OscConfig+0x45e>
      {
        return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e1a2      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80031c2:	4b12      	ldr	r3, [pc, #72]	@ (800320c <HAL_RCC_OscConfig+0x4a8>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d0f0      	beq.n	80031b0 <HAL_RCC_OscConfig+0x44c>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	689b      	ldr	r3, [r3, #8]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d106      	bne.n	80031e4 <HAL_RCC_OscConfig+0x480>
 80031d6:	4b0c      	ldr	r3, [pc, #48]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 80031d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031da:	4a0b      	ldr	r2, [pc, #44]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 80031dc:	f043 0301 	orr.w	r3, r3, #1
 80031e0:	6713      	str	r3, [r2, #112]	@ 0x70
 80031e2:	e032      	b.n	800324a <HAL_RCC_OscConfig+0x4e6>
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	689b      	ldr	r3, [r3, #8]
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d111      	bne.n	8003210 <HAL_RCC_OscConfig+0x4ac>
 80031ec:	4b06      	ldr	r3, [pc, #24]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 80031ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f0:	4a05      	ldr	r2, [pc, #20]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 80031f2:	f023 0301 	bic.w	r3, r3, #1
 80031f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80031f8:	4b03      	ldr	r3, [pc, #12]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 80031fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031fc:	4a02      	ldr	r2, [pc, #8]	@ (8003208 <HAL_RCC_OscConfig+0x4a4>)
 80031fe:	f023 0304 	bic.w	r3, r3, #4
 8003202:	6713      	str	r3, [r2, #112]	@ 0x70
 8003204:	e021      	b.n	800324a <HAL_RCC_OscConfig+0x4e6>
 8003206:	bf00      	nop
 8003208:	58024400 	.word	0x58024400
 800320c:	58024800 	.word	0x58024800
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	689b      	ldr	r3, [r3, #8]
 8003214:	2b05      	cmp	r3, #5
 8003216:	d10c      	bne.n	8003232 <HAL_RCC_OscConfig+0x4ce>
 8003218:	4b83      	ldr	r3, [pc, #524]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 800321a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800321c:	4a82      	ldr	r2, [pc, #520]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 800321e:	f043 0304 	orr.w	r3, r3, #4
 8003222:	6713      	str	r3, [r2, #112]	@ 0x70
 8003224:	4b80      	ldr	r3, [pc, #512]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 8003226:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003228:	4a7f      	ldr	r2, [pc, #508]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 800322a:	f043 0301 	orr.w	r3, r3, #1
 800322e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003230:	e00b      	b.n	800324a <HAL_RCC_OscConfig+0x4e6>
 8003232:	4b7d      	ldr	r3, [pc, #500]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 8003234:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003236:	4a7c      	ldr	r2, [pc, #496]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 8003238:	f023 0301 	bic.w	r3, r3, #1
 800323c:	6713      	str	r3, [r2, #112]	@ 0x70
 800323e:	4b7a      	ldr	r3, [pc, #488]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 8003240:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003242:	4a79      	ldr	r2, [pc, #484]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 8003244:	f023 0304 	bic.w	r3, r3, #4
 8003248:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d015      	beq.n	800327e <HAL_RCC_OscConfig+0x51a>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003252:	f7fd ff81 	bl	8001158 <HAL_GetTick>
 8003256:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003258:	e00a      	b.n	8003270 <HAL_RCC_OscConfig+0x50c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800325a:	f7fd ff7d 	bl	8001158 <HAL_GetTick>
 800325e:	4602      	mov	r2, r0
 8003260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003262:	1ad3      	subs	r3, r2, r3
 8003264:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003268:	4293      	cmp	r3, r2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x50c>
        {
          return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e14b      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003270:	4b6d      	ldr	r3, [pc, #436]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 8003272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003274:	f003 0302 	and.w	r3, r3, #2
 8003278:	2b00      	cmp	r3, #0
 800327a:	d0ee      	beq.n	800325a <HAL_RCC_OscConfig+0x4f6>
 800327c:	e014      	b.n	80032a8 <HAL_RCC_OscConfig+0x544>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800327e:	f7fd ff6b 	bl	8001158 <HAL_GetTick>
 8003282:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003284:	e00a      	b.n	800329c <HAL_RCC_OscConfig+0x538>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003286:	f7fd ff67 	bl	8001158 <HAL_GetTick>
 800328a:	4602      	mov	r2, r0
 800328c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003294:	4293      	cmp	r3, r2
 8003296:	d901      	bls.n	800329c <HAL_RCC_OscConfig+0x538>
        {
          return HAL_TIMEOUT;
 8003298:	2303      	movs	r3, #3
 800329a:	e135      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800329c:	4b62      	ldr	r3, [pc, #392]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 800329e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032a0:	f003 0302 	and.w	r3, r3, #2
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d1ee      	bne.n	8003286 <HAL_RCC_OscConfig+0x522>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 812a 	beq.w	8003506 <HAL_RCC_OscConfig+0x7a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80032b2:	4b5d      	ldr	r3, [pc, #372]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80032b4:	691b      	ldr	r3, [r3, #16]
 80032b6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80032ba:	2b18      	cmp	r3, #24
 80032bc:	f000 80ba 	beq.w	8003434 <HAL_RCC_OscConfig+0x6d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032c4:	2b02      	cmp	r3, #2
 80032c6:	f040 8095 	bne.w	80033f4 <HAL_RCC_OscConfig+0x690>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032ca:	4b57      	ldr	r3, [pc, #348]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4a56      	ldr	r2, [pc, #344]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80032d0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032d4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032d6:	f7fd ff3f 	bl	8001158 <HAL_GetTick>
 80032da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80032dc:	e008      	b.n	80032f0 <HAL_RCC_OscConfig+0x58c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032de:	f7fd ff3b 	bl	8001158 <HAL_GetTick>
 80032e2:	4602      	mov	r2, r0
 80032e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032e6:	1ad3      	subs	r3, r2, r3
 80032e8:	2b02      	cmp	r3, #2
 80032ea:	d901      	bls.n	80032f0 <HAL_RCC_OscConfig+0x58c>
          {
            return HAL_TIMEOUT;
 80032ec:	2303      	movs	r3, #3
 80032ee:	e10b      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80032f0:	4b4d      	ldr	r3, [pc, #308]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d1f0      	bne.n	80032de <HAL_RCC_OscConfig+0x57a>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80032fc:	4b4a      	ldr	r3, [pc, #296]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80032fe:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003300:	4b4a      	ldr	r3, [pc, #296]	@ (800342c <HAL_RCC_OscConfig+0x6c8>)
 8003302:	4013      	ands	r3, r2
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003308:	687a      	ldr	r2, [r7, #4]
 800330a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800330c:	0112      	lsls	r2, r2, #4
 800330e:	430a      	orrs	r2, r1
 8003310:	4945      	ldr	r1, [pc, #276]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 8003312:	4313      	orrs	r3, r2
 8003314:	628b      	str	r3, [r1, #40]	@ 0x28
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331a:	3b01      	subs	r3, #1
 800331c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003324:	3b01      	subs	r3, #1
 8003326:	025b      	lsls	r3, r3, #9
 8003328:	b29b      	uxth	r3, r3
 800332a:	431a      	orrs	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003330:	3b01      	subs	r3, #1
 8003332:	041b      	lsls	r3, r3, #16
 8003334:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003338:	431a      	orrs	r2, r3
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800333e:	3b01      	subs	r3, #1
 8003340:	061b      	lsls	r3, r3, #24
 8003342:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003346:	4938      	ldr	r1, [pc, #224]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 8003348:	4313      	orrs	r3, r2
 800334a:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800334c:	4b36      	ldr	r3, [pc, #216]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 800334e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003350:	4a35      	ldr	r2, [pc, #212]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 8003352:	f023 0301 	bic.w	r3, r3, #1
 8003356:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003358:	4b33      	ldr	r3, [pc, #204]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 800335a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800335c:	4b34      	ldr	r3, [pc, #208]	@ (8003430 <HAL_RCC_OscConfig+0x6cc>)
 800335e:	4013      	ands	r3, r2
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003364:	00d2      	lsls	r2, r2, #3
 8003366:	4930      	ldr	r1, [pc, #192]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 8003368:	4313      	orrs	r3, r2
 800336a:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800336c:	4b2e      	ldr	r3, [pc, #184]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 800336e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003370:	f023 020c 	bic.w	r2, r3, #12
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003378:	492b      	ldr	r1, [pc, #172]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 800337a:	4313      	orrs	r3, r2
 800337c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800337e:	4b2a      	ldr	r3, [pc, #168]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 8003380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003382:	f023 0202 	bic.w	r2, r3, #2
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800338a:	4927      	ldr	r1, [pc, #156]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 800338c:	4313      	orrs	r3, r2
 800338e:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003390:	4b25      	ldr	r3, [pc, #148]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 8003392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003394:	4a24      	ldr	r2, [pc, #144]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 8003396:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800339a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800339c:	4b22      	ldr	r3, [pc, #136]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 800339e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033a0:	4a21      	ldr	r2, [pc, #132]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80033a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80033a8:	4b1f      	ldr	r3, [pc, #124]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80033aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033ac:	4a1e      	ldr	r2, [pc, #120]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80033ae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80033b2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80033b4:	4b1c      	ldr	r3, [pc, #112]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80033b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033b8:	4a1b      	ldr	r2, [pc, #108]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80033ba:	f043 0301 	orr.w	r3, r3, #1
 80033be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033c0:	4b19      	ldr	r3, [pc, #100]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	4a18      	ldr	r2, [pc, #96]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80033c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80033ca:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80033cc:	f7fd fec4 	bl	8001158 <HAL_GetTick>
 80033d0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80033d2:	e008      	b.n	80033e6 <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033d4:	f7fd fec0 	bl	8001158 <HAL_GetTick>
 80033d8:	4602      	mov	r2, r0
 80033da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d901      	bls.n	80033e6 <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80033e2:	2303      	movs	r3, #3
 80033e4:	e090      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80033e6:	4b10      	ldr	r3, [pc, #64]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033ee:	2b00      	cmp	r3, #0
 80033f0:	d0f0      	beq.n	80033d4 <HAL_RCC_OscConfig+0x670>
 80033f2:	e088      	b.n	8003506 <HAL_RCC_OscConfig+0x7a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033f4:	4b0c      	ldr	r3, [pc, #48]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a0b      	ldr	r2, [pc, #44]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 80033fa:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80033fe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003400:	f7fd feaa 	bl	8001158 <HAL_GetTick>
 8003404:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003406:	e008      	b.n	800341a <HAL_RCC_OscConfig+0x6b6>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003408:	f7fd fea6 	bl	8001158 <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0x6b6>
          {
            return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e076      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800341a:	4b03      	ldr	r3, [pc, #12]	@ (8003428 <HAL_RCC_OscConfig+0x6c4>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1f0      	bne.n	8003408 <HAL_RCC_OscConfig+0x6a4>
 8003426:	e06e      	b.n	8003506 <HAL_RCC_OscConfig+0x7a2>
 8003428:	58024400 	.word	0x58024400
 800342c:	fffffc0c 	.word	0xfffffc0c
 8003430:	ffff0007 	.word	0xffff0007
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003434:	4b36      	ldr	r3, [pc, #216]	@ (8003510 <HAL_RCC_OscConfig+0x7ac>)
 8003436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003438:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800343a:	4b35      	ldr	r3, [pc, #212]	@ (8003510 <HAL_RCC_OscConfig+0x7ac>)
 800343c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800343e:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003444:	2b01      	cmp	r3, #1
 8003446:	d031      	beq.n	80034ac <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003448:	693b      	ldr	r3, [r7, #16]
 800344a:	f003 0203 	and.w	r2, r3, #3
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003452:	429a      	cmp	r2, r3
 8003454:	d12a      	bne.n	80034ac <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003456:	693b      	ldr	r3, [r7, #16]
 8003458:	091b      	lsrs	r3, r3, #4
 800345a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003462:	429a      	cmp	r2, r3
 8003464:	d122      	bne.n	80034ac <HAL_RCC_OscConfig+0x748>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003470:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003472:	429a      	cmp	r2, r3
 8003474:	d11a      	bne.n	80034ac <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	0a5b      	lsrs	r3, r3, #9
 800347a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003482:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003484:	429a      	cmp	r2, r3
 8003486:	d111      	bne.n	80034ac <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	0c1b      	lsrs	r3, r3, #16
 800348c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003494:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003496:	429a      	cmp	r2, r3
 8003498:	d108      	bne.n	80034ac <HAL_RCC_OscConfig+0x748>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	0e1b      	lsrs	r3, r3, #24
 800349e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80034a6:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80034a8:	429a      	cmp	r2, r3
 80034aa:	d001      	beq.n	80034b0 <HAL_RCC_OscConfig+0x74c>
      {
        return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e02b      	b.n	8003508 <HAL_RCC_OscConfig+0x7a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80034b0:	4b17      	ldr	r3, [pc, #92]	@ (8003510 <HAL_RCC_OscConfig+0x7ac>)
 80034b2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80034b4:	08db      	lsrs	r3, r3, #3
 80034b6:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80034ba:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80034c0:	693a      	ldr	r2, [r7, #16]
 80034c2:	429a      	cmp	r2, r3
 80034c4:	d01f      	beq.n	8003506 <HAL_RCC_OscConfig+0x7a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80034c6:	4b12      	ldr	r3, [pc, #72]	@ (8003510 <HAL_RCC_OscConfig+0x7ac>)
 80034c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ca:	4a11      	ldr	r2, [pc, #68]	@ (8003510 <HAL_RCC_OscConfig+0x7ac>)
 80034cc:	f023 0301 	bic.w	r3, r3, #1
 80034d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80034d2:	f7fd fe41 	bl	8001158 <HAL_GetTick>
 80034d6:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80034d8:	bf00      	nop
 80034da:	f7fd fe3d 	bl	8001158 <HAL_GetTick>
 80034de:	4602      	mov	r2, r0
 80034e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034e2:	4293      	cmp	r3, r2
 80034e4:	d0f9      	beq.n	80034da <HAL_RCC_OscConfig+0x776>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80034e6:	4b0a      	ldr	r3, [pc, #40]	@ (8003510 <HAL_RCC_OscConfig+0x7ac>)
 80034e8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80034ea:	4b0a      	ldr	r3, [pc, #40]	@ (8003514 <HAL_RCC_OscConfig+0x7b0>)
 80034ec:	4013      	ands	r3, r2
 80034ee:	687a      	ldr	r2, [r7, #4]
 80034f0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80034f2:	00d2      	lsls	r2, r2, #3
 80034f4:	4906      	ldr	r1, [pc, #24]	@ (8003510 <HAL_RCC_OscConfig+0x7ac>)
 80034f6:	4313      	orrs	r3, r2
 80034f8:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80034fa:	4b05      	ldr	r3, [pc, #20]	@ (8003510 <HAL_RCC_OscConfig+0x7ac>)
 80034fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034fe:	4a04      	ldr	r2, [pc, #16]	@ (8003510 <HAL_RCC_OscConfig+0x7ac>)
 8003500:	f043 0301 	orr.w	r3, r3, #1
 8003504:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003506:	2300      	movs	r3, #0
}
 8003508:	4618      	mov	r0, r3
 800350a:	3730      	adds	r7, #48	@ 0x30
 800350c:	46bd      	mov	sp, r7
 800350e:	bd80      	pop	{r7, pc}
 8003510:	58024400 	.word	0x58024400
 8003514:	ffff0007 	.word	0xffff0007

08003518 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b086      	sub	sp, #24
 800351c:	af00      	add	r7, sp, #0
 800351e:	6078      	str	r0, [r7, #4]
 8003520:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	2b00      	cmp	r3, #0
 8003526:	d101      	bne.n	800352c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003528:	2301      	movs	r3, #1
 800352a:	e19c      	b.n	8003866 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800352c:	4b8a      	ldr	r3, [pc, #552]	@ (8003758 <HAL_RCC_ClockConfig+0x240>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 030f 	and.w	r3, r3, #15
 8003534:	683a      	ldr	r2, [r7, #0]
 8003536:	429a      	cmp	r2, r3
 8003538:	d910      	bls.n	800355c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800353a:	4b87      	ldr	r3, [pc, #540]	@ (8003758 <HAL_RCC_ClockConfig+0x240>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f023 020f 	bic.w	r2, r3, #15
 8003542:	4985      	ldr	r1, [pc, #532]	@ (8003758 <HAL_RCC_ClockConfig+0x240>)
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	4313      	orrs	r3, r2
 8003548:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800354a:	4b83      	ldr	r3, [pc, #524]	@ (8003758 <HAL_RCC_ClockConfig+0x240>)
 800354c:	681b      	ldr	r3, [r3, #0]
 800354e:	f003 030f 	and.w	r3, r3, #15
 8003552:	683a      	ldr	r2, [r7, #0]
 8003554:	429a      	cmp	r2, r3
 8003556:	d001      	beq.n	800355c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003558:	2301      	movs	r3, #1
 800355a:	e184      	b.n	8003866 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0304 	and.w	r3, r3, #4
 8003564:	2b00      	cmp	r3, #0
 8003566:	d010      	beq.n	800358a <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	691a      	ldr	r2, [r3, #16]
 800356c:	4b7b      	ldr	r3, [pc, #492]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 800356e:	699b      	ldr	r3, [r3, #24]
 8003570:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003574:	429a      	cmp	r2, r3
 8003576:	d908      	bls.n	800358a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003578:	4b78      	ldr	r3, [pc, #480]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 800357a:	699b      	ldr	r3, [r3, #24]
 800357c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	691b      	ldr	r3, [r3, #16]
 8003584:	4975      	ldr	r1, [pc, #468]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 8003586:	4313      	orrs	r3, r2
 8003588:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f003 0308 	and.w	r3, r3, #8
 8003592:	2b00      	cmp	r3, #0
 8003594:	d010      	beq.n	80035b8 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	695a      	ldr	r2, [r3, #20]
 800359a:	4b70      	ldr	r3, [pc, #448]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 800359c:	69db      	ldr	r3, [r3, #28]
 800359e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d908      	bls.n	80035b8 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80035a6:	4b6d      	ldr	r3, [pc, #436]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 80035a8:	69db      	ldr	r3, [r3, #28]
 80035aa:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	695b      	ldr	r3, [r3, #20]
 80035b2:	496a      	ldr	r1, [pc, #424]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 80035b4:	4313      	orrs	r3, r2
 80035b6:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f003 0310 	and.w	r3, r3, #16
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d010      	beq.n	80035e6 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	699a      	ldr	r2, [r3, #24]
 80035c8:	4b64      	ldr	r3, [pc, #400]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 80035ca:	69db      	ldr	r3, [r3, #28]
 80035cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d908      	bls.n	80035e6 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80035d4:	4b61      	ldr	r3, [pc, #388]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 80035d6:	69db      	ldr	r3, [r3, #28]
 80035d8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	699b      	ldr	r3, [r3, #24]
 80035e0:	495e      	ldr	r1, [pc, #376]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 0320 	and.w	r3, r3, #32
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d010      	beq.n	8003614 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	69da      	ldr	r2, [r3, #28]
 80035f6:	4b59      	ldr	r3, [pc, #356]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 80035f8:	6a1b      	ldr	r3, [r3, #32]
 80035fa:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80035fe:	429a      	cmp	r2, r3
 8003600:	d908      	bls.n	8003614 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003602:	4b56      	ldr	r3, [pc, #344]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 8003604:	6a1b      	ldr	r3, [r3, #32]
 8003606:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	69db      	ldr	r3, [r3, #28]
 800360e:	4953      	ldr	r1, [pc, #332]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 8003610:	4313      	orrs	r3, r2
 8003612:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	f003 0302 	and.w	r3, r3, #2
 800361c:	2b00      	cmp	r3, #0
 800361e:	d010      	beq.n	8003642 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	68da      	ldr	r2, [r3, #12]
 8003624:	4b4d      	ldr	r3, [pc, #308]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 8003626:	699b      	ldr	r3, [r3, #24]
 8003628:	f003 030f 	and.w	r3, r3, #15
 800362c:	429a      	cmp	r2, r3
 800362e:	d908      	bls.n	8003642 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003630:	4b4a      	ldr	r3, [pc, #296]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 8003632:	699b      	ldr	r3, [r3, #24]
 8003634:	f023 020f 	bic.w	r2, r3, #15
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	4947      	ldr	r1, [pc, #284]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 800363e:	4313      	orrs	r3, r2
 8003640:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f003 0301 	and.w	r3, r3, #1
 800364a:	2b00      	cmp	r3, #0
 800364c:	d055      	beq.n	80036fa <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800364e:	4b43      	ldr	r3, [pc, #268]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 8003650:	699b      	ldr	r3, [r3, #24]
 8003652:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	4940      	ldr	r1, [pc, #256]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 800365c:	4313      	orrs	r3, r2
 800365e:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	685b      	ldr	r3, [r3, #4]
 8003664:	2b02      	cmp	r3, #2
 8003666:	d107      	bne.n	8003678 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003668:	4b3c      	ldr	r3, [pc, #240]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003670:	2b00      	cmp	r3, #0
 8003672:	d121      	bne.n	80036b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003674:	2301      	movs	r3, #1
 8003676:	e0f6      	b.n	8003866 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	685b      	ldr	r3, [r3, #4]
 800367c:	2b03      	cmp	r3, #3
 800367e:	d107      	bne.n	8003690 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003680:	4b36      	ldr	r3, [pc, #216]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003688:	2b00      	cmp	r3, #0
 800368a:	d115      	bne.n	80036b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e0ea      	b.n	8003866 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	2b01      	cmp	r3, #1
 8003696:	d107      	bne.n	80036a8 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003698:	4b30      	ldr	r3, [pc, #192]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d109      	bne.n	80036b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80036a4:	2301      	movs	r3, #1
 80036a6:	e0de      	b.n	8003866 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80036a8:	4b2c      	ldr	r3, [pc, #176]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f003 0304 	and.w	r3, r3, #4
 80036b0:	2b00      	cmp	r3, #0
 80036b2:	d101      	bne.n	80036b8 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80036b4:	2301      	movs	r3, #1
 80036b6:	e0d6      	b.n	8003866 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80036b8:	4b28      	ldr	r3, [pc, #160]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 80036ba:	691b      	ldr	r3, [r3, #16]
 80036bc:	f023 0207 	bic.w	r2, r3, #7
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	4925      	ldr	r1, [pc, #148]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 80036c6:	4313      	orrs	r3, r2
 80036c8:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036ca:	f7fd fd45 	bl	8001158 <HAL_GetTick>
 80036ce:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036d0:	e00a      	b.n	80036e8 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036d2:	f7fd fd41 	bl	8001158 <HAL_GetTick>
 80036d6:	4602      	mov	r2, r0
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	1ad3      	subs	r3, r2, r3
 80036dc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036e0:	4293      	cmp	r3, r2
 80036e2:	d901      	bls.n	80036e8 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80036e4:	2303      	movs	r3, #3
 80036e6:	e0be      	b.n	8003866 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036e8:	4b1c      	ldr	r3, [pc, #112]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	00db      	lsls	r3, r3, #3
 80036f6:	429a      	cmp	r2, r3
 80036f8:	d1eb      	bne.n	80036d2 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	f003 0302 	and.w	r3, r3, #2
 8003702:	2b00      	cmp	r3, #0
 8003704:	d010      	beq.n	8003728 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	68da      	ldr	r2, [r3, #12]
 800370a:	4b14      	ldr	r3, [pc, #80]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 800370c:	699b      	ldr	r3, [r3, #24]
 800370e:	f003 030f 	and.w	r3, r3, #15
 8003712:	429a      	cmp	r2, r3
 8003714:	d208      	bcs.n	8003728 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003716:	4b11      	ldr	r3, [pc, #68]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 8003718:	699b      	ldr	r3, [r3, #24]
 800371a:	f023 020f 	bic.w	r2, r3, #15
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	68db      	ldr	r3, [r3, #12]
 8003722:	490e      	ldr	r1, [pc, #56]	@ (800375c <HAL_RCC_ClockConfig+0x244>)
 8003724:	4313      	orrs	r3, r2
 8003726:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003728:	4b0b      	ldr	r3, [pc, #44]	@ (8003758 <HAL_RCC_ClockConfig+0x240>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 030f 	and.w	r3, r3, #15
 8003730:	683a      	ldr	r2, [r7, #0]
 8003732:	429a      	cmp	r2, r3
 8003734:	d214      	bcs.n	8003760 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003736:	4b08      	ldr	r3, [pc, #32]	@ (8003758 <HAL_RCC_ClockConfig+0x240>)
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f023 020f 	bic.w	r2, r3, #15
 800373e:	4906      	ldr	r1, [pc, #24]	@ (8003758 <HAL_RCC_ClockConfig+0x240>)
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	4313      	orrs	r3, r2
 8003744:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003746:	4b04      	ldr	r3, [pc, #16]	@ (8003758 <HAL_RCC_ClockConfig+0x240>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f003 030f 	and.w	r3, r3, #15
 800374e:	683a      	ldr	r2, [r7, #0]
 8003750:	429a      	cmp	r2, r3
 8003752:	d005      	beq.n	8003760 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003754:	2301      	movs	r3, #1
 8003756:	e086      	b.n	8003866 <HAL_RCC_ClockConfig+0x34e>
 8003758:	52002000 	.word	0x52002000
 800375c:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f003 0304 	and.w	r3, r3, #4
 8003768:	2b00      	cmp	r3, #0
 800376a:	d010      	beq.n	800378e <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	691a      	ldr	r2, [r3, #16]
 8003770:	4b3f      	ldr	r3, [pc, #252]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 8003772:	699b      	ldr	r3, [r3, #24]
 8003774:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003778:	429a      	cmp	r2, r3
 800377a:	d208      	bcs.n	800378e <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800377c:	4b3c      	ldr	r3, [pc, #240]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 800377e:	699b      	ldr	r3, [r3, #24]
 8003780:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	691b      	ldr	r3, [r3, #16]
 8003788:	4939      	ldr	r1, [pc, #228]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 800378a:	4313      	orrs	r3, r2
 800378c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0308 	and.w	r3, r3, #8
 8003796:	2b00      	cmp	r3, #0
 8003798:	d010      	beq.n	80037bc <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	695a      	ldr	r2, [r3, #20]
 800379e:	4b34      	ldr	r3, [pc, #208]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 80037a0:	69db      	ldr	r3, [r3, #28]
 80037a2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d208      	bcs.n	80037bc <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80037aa:	4b31      	ldr	r3, [pc, #196]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 80037ac:	69db      	ldr	r3, [r3, #28]
 80037ae:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	695b      	ldr	r3, [r3, #20]
 80037b6:	492e      	ldr	r1, [pc, #184]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 80037b8:	4313      	orrs	r3, r2
 80037ba:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0310 	and.w	r3, r3, #16
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d010      	beq.n	80037ea <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	699a      	ldr	r2, [r3, #24]
 80037cc:	4b28      	ldr	r3, [pc, #160]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 80037ce:	69db      	ldr	r3, [r3, #28]
 80037d0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80037d4:	429a      	cmp	r2, r3
 80037d6:	d208      	bcs.n	80037ea <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80037d8:	4b25      	ldr	r3, [pc, #148]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 80037da:	69db      	ldr	r3, [r3, #28]
 80037dc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	699b      	ldr	r3, [r3, #24]
 80037e4:	4922      	ldr	r1, [pc, #136]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 80037e6:	4313      	orrs	r3, r2
 80037e8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f003 0320 	and.w	r3, r3, #32
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d010      	beq.n	8003818 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	69da      	ldr	r2, [r3, #28]
 80037fa:	4b1d      	ldr	r3, [pc, #116]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 80037fc:	6a1b      	ldr	r3, [r3, #32]
 80037fe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003802:	429a      	cmp	r2, r3
 8003804:	d208      	bcs.n	8003818 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003806:	4b1a      	ldr	r3, [pc, #104]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 8003808:	6a1b      	ldr	r3, [r3, #32]
 800380a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	69db      	ldr	r3, [r3, #28]
 8003812:	4917      	ldr	r1, [pc, #92]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 8003814:	4313      	orrs	r3, r2
 8003816:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003818:	f000 f834 	bl	8003884 <HAL_RCC_GetSysClockFreq>
 800381c:	4602      	mov	r2, r0
 800381e:	4b14      	ldr	r3, [pc, #80]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 8003820:	699b      	ldr	r3, [r3, #24]
 8003822:	0a1b      	lsrs	r3, r3, #8
 8003824:	f003 030f 	and.w	r3, r3, #15
 8003828:	4912      	ldr	r1, [pc, #72]	@ (8003874 <HAL_RCC_ClockConfig+0x35c>)
 800382a:	5ccb      	ldrb	r3, [r1, r3]
 800382c:	f003 031f 	and.w	r3, r3, #31
 8003830:	fa22 f303 	lsr.w	r3, r2, r3
 8003834:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003836:	4b0e      	ldr	r3, [pc, #56]	@ (8003870 <HAL_RCC_ClockConfig+0x358>)
 8003838:	699b      	ldr	r3, [r3, #24]
 800383a:	f003 030f 	and.w	r3, r3, #15
 800383e:	4a0d      	ldr	r2, [pc, #52]	@ (8003874 <HAL_RCC_ClockConfig+0x35c>)
 8003840:	5cd3      	ldrb	r3, [r2, r3]
 8003842:	f003 031f 	and.w	r3, r3, #31
 8003846:	693a      	ldr	r2, [r7, #16]
 8003848:	fa22 f303 	lsr.w	r3, r2, r3
 800384c:	4a0a      	ldr	r2, [pc, #40]	@ (8003878 <HAL_RCC_ClockConfig+0x360>)
 800384e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003850:	4a0a      	ldr	r2, [pc, #40]	@ (800387c <HAL_RCC_ClockConfig+0x364>)
 8003852:	693b      	ldr	r3, [r7, #16]
 8003854:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003856:	4b0a      	ldr	r3, [pc, #40]	@ (8003880 <HAL_RCC_ClockConfig+0x368>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4618      	mov	r0, r3
 800385c:	f7fd fc32 	bl	80010c4 <HAL_InitTick>
 8003860:	4603      	mov	r3, r0
 8003862:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003864:	7bfb      	ldrb	r3, [r7, #15]
}
 8003866:	4618      	mov	r0, r3
 8003868:	3718      	adds	r7, #24
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	58024400 	.word	0x58024400
 8003874:	08009bf4 	.word	0x08009bf4
 8003878:	24000004 	.word	0x24000004
 800387c:	24000000 	.word	0x24000000
 8003880:	24000008 	.word	0x24000008

08003884 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003884:	b480      	push	{r7}
 8003886:	b089      	sub	sp, #36	@ 0x24
 8003888:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 800388a:	4bb3      	ldr	r3, [pc, #716]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800388c:	691b      	ldr	r3, [r3, #16]
 800388e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003892:	2b18      	cmp	r3, #24
 8003894:	f200 8155 	bhi.w	8003b42 <HAL_RCC_GetSysClockFreq+0x2be>
 8003898:	a201      	add	r2, pc, #4	@ (adr r2, 80038a0 <HAL_RCC_GetSysClockFreq+0x1c>)
 800389a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800389e:	bf00      	nop
 80038a0:	08003905 	.word	0x08003905
 80038a4:	08003b43 	.word	0x08003b43
 80038a8:	08003b43 	.word	0x08003b43
 80038ac:	08003b43 	.word	0x08003b43
 80038b0:	08003b43 	.word	0x08003b43
 80038b4:	08003b43 	.word	0x08003b43
 80038b8:	08003b43 	.word	0x08003b43
 80038bc:	08003b43 	.word	0x08003b43
 80038c0:	0800392b 	.word	0x0800392b
 80038c4:	08003b43 	.word	0x08003b43
 80038c8:	08003b43 	.word	0x08003b43
 80038cc:	08003b43 	.word	0x08003b43
 80038d0:	08003b43 	.word	0x08003b43
 80038d4:	08003b43 	.word	0x08003b43
 80038d8:	08003b43 	.word	0x08003b43
 80038dc:	08003b43 	.word	0x08003b43
 80038e0:	08003931 	.word	0x08003931
 80038e4:	08003b43 	.word	0x08003b43
 80038e8:	08003b43 	.word	0x08003b43
 80038ec:	08003b43 	.word	0x08003b43
 80038f0:	08003b43 	.word	0x08003b43
 80038f4:	08003b43 	.word	0x08003b43
 80038f8:	08003b43 	.word	0x08003b43
 80038fc:	08003b43 	.word	0x08003b43
 8003900:	08003937 	.word	0x08003937
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003904:	4b94      	ldr	r3, [pc, #592]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 0320 	and.w	r3, r3, #32
 800390c:	2b00      	cmp	r3, #0
 800390e:	d009      	beq.n	8003924 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8003910:	4b91      	ldr	r3, [pc, #580]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	08db      	lsrs	r3, r3, #3
 8003916:	f003 0303 	and.w	r3, r3, #3
 800391a:	4a90      	ldr	r2, [pc, #576]	@ (8003b5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 800391c:	fa22 f303 	lsr.w	r3, r2, r3
 8003920:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8003922:	e111      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003924:	4b8d      	ldr	r3, [pc, #564]	@ (8003b5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003926:	61bb      	str	r3, [r7, #24]
      break;
 8003928:	e10e      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800392a:	4b8d      	ldr	r3, [pc, #564]	@ (8003b60 <HAL_RCC_GetSysClockFreq+0x2dc>)
 800392c:	61bb      	str	r3, [r7, #24]
      break;
 800392e:	e10b      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8003930:	4b8c      	ldr	r3, [pc, #560]	@ (8003b64 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8003932:	61bb      	str	r3, [r7, #24]
      break;
 8003934:	e108      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003936:	4b88      	ldr	r3, [pc, #544]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003938:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800393a:	f003 0303 	and.w	r3, r3, #3
 800393e:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8003940:	4b85      	ldr	r3, [pc, #532]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003942:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003944:	091b      	lsrs	r3, r3, #4
 8003946:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800394a:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800394c:	4b82      	ldr	r3, [pc, #520]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800394e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003950:	f003 0301 	and.w	r3, r3, #1
 8003954:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003956:	4b80      	ldr	r3, [pc, #512]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003958:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800395a:	08db      	lsrs	r3, r3, #3
 800395c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	fb02 f303 	mul.w	r3, r2, r3
 8003966:	ee07 3a90 	vmov	s15, r3
 800396a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800396e:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	2b00      	cmp	r3, #0
 8003976:	f000 80e1 	beq.w	8003b3c <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 800397a:	697b      	ldr	r3, [r7, #20]
 800397c:	2b02      	cmp	r3, #2
 800397e:	f000 8083 	beq.w	8003a88 <HAL_RCC_GetSysClockFreq+0x204>
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	2b02      	cmp	r3, #2
 8003986:	f200 80a1 	bhi.w	8003acc <HAL_RCC_GetSysClockFreq+0x248>
 800398a:	697b      	ldr	r3, [r7, #20]
 800398c:	2b00      	cmp	r3, #0
 800398e:	d003      	beq.n	8003998 <HAL_RCC_GetSysClockFreq+0x114>
 8003990:	697b      	ldr	r3, [r7, #20]
 8003992:	2b01      	cmp	r3, #1
 8003994:	d056      	beq.n	8003a44 <HAL_RCC_GetSysClockFreq+0x1c0>
 8003996:	e099      	b.n	8003acc <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003998:	4b6f      	ldr	r3, [pc, #444]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	f003 0320 	and.w	r3, r3, #32
 80039a0:	2b00      	cmp	r3, #0
 80039a2:	d02d      	beq.n	8003a00 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80039a4:	4b6c      	ldr	r3, [pc, #432]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	08db      	lsrs	r3, r3, #3
 80039aa:	f003 0303 	and.w	r3, r3, #3
 80039ae:	4a6b      	ldr	r2, [pc, #428]	@ (8003b5c <HAL_RCC_GetSysClockFreq+0x2d8>)
 80039b0:	fa22 f303 	lsr.w	r3, r2, r3
 80039b4:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	ee07 3a90 	vmov	s15, r3
 80039bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	ee07 3a90 	vmov	s15, r3
 80039c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ca:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039ce:	4b62      	ldr	r3, [pc, #392]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039d6:	ee07 3a90 	vmov	s15, r3
 80039da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039de:	ed97 6a02 	vldr	s12, [r7, #8]
 80039e2:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8003b68 <HAL_RCC_GetSysClockFreq+0x2e4>
 80039e6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039ea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039ee:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80039f2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039f6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039fa:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80039fe:	e087      	b.n	8003b10 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a00:	693b      	ldr	r3, [r7, #16]
 8003a02:	ee07 3a90 	vmov	s15, r3
 8003a06:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a0a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8003b6c <HAL_RCC_GetSysClockFreq+0x2e8>
 8003a0e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a12:	4b51      	ldr	r3, [pc, #324]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a16:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a1a:	ee07 3a90 	vmov	s15, r3
 8003a1e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a22:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a26:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8003b68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a2a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a2e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a32:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a36:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a3a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a3e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a42:	e065      	b.n	8003b10 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a44:	693b      	ldr	r3, [r7, #16]
 8003a46:	ee07 3a90 	vmov	s15, r3
 8003a4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a4e:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8003b70 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003a52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a56:	4b40      	ldr	r3, [pc, #256]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a5e:	ee07 3a90 	vmov	s15, r3
 8003a62:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a66:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a6a:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8003b68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a72:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003a7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a82:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a86:	e043      	b.n	8003b10 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	ee07 3a90 	vmov	s15, r3
 8003a8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003a92:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8003b74 <HAL_RCC_GetSysClockFreq+0x2f0>
 8003a96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003a9a:	4b2f      	ldr	r3, [pc, #188]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003aa2:	ee07 3a90 	vmov	s15, r3
 8003aa6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aaa:	ed97 6a02 	vldr	s12, [r7, #8]
 8003aae:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8003b68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003ab2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ab6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003aba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003abe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ac6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003aca:	e021      	b.n	8003b10 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003acc:	693b      	ldr	r3, [r7, #16]
 8003ace:	ee07 3a90 	vmov	s15, r3
 8003ad2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ad6:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8003b70 <HAL_RCC_GetSysClockFreq+0x2ec>
 8003ada:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ade:	4b1e      	ldr	r3, [pc, #120]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ae2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003ae6:	ee07 3a90 	vmov	s15, r3
 8003aea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003aee:	ed97 6a02 	vldr	s12, [r7, #8]
 8003af2:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8003b68 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003af6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003afa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003afe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003b06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003b0e:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003b10:	4b11      	ldr	r3, [pc, #68]	@ (8003b58 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003b12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b14:	0a5b      	lsrs	r3, r3, #9
 8003b16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003b1a:	3301      	adds	r3, #1
 8003b1c:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	ee07 3a90 	vmov	s15, r3
 8003b24:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003b28:	edd7 6a07 	vldr	s13, [r7, #28]
 8003b2c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b30:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003b34:	ee17 3a90 	vmov	r3, s15
 8003b38:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003b3a:	e005      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003b3c:	2300      	movs	r3, #0
 8003b3e:	61bb      	str	r3, [r7, #24]
      break;
 8003b40:	e002      	b.n	8003b48 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003b42:	4b07      	ldr	r3, [pc, #28]	@ (8003b60 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003b44:	61bb      	str	r3, [r7, #24]
      break;
 8003b46:	bf00      	nop
  }

  return sysclockfreq;
 8003b48:	69bb      	ldr	r3, [r7, #24]
}
 8003b4a:	4618      	mov	r0, r3
 8003b4c:	3724      	adds	r7, #36	@ 0x24
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	58024400 	.word	0x58024400
 8003b5c:	03d09000 	.word	0x03d09000
 8003b60:	003d0900 	.word	0x003d0900
 8003b64:	017d7840 	.word	0x017d7840
 8003b68:	46000000 	.word	0x46000000
 8003b6c:	4c742400 	.word	0x4c742400
 8003b70:	4a742400 	.word	0x4a742400
 8003b74:	4bbebc20 	.word	0x4bbebc20

08003b78 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b082      	sub	sp, #8
 8003b7c:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003b7e:	f7ff fe81 	bl	8003884 <HAL_RCC_GetSysClockFreq>
 8003b82:	4602      	mov	r2, r0
 8003b84:	4b10      	ldr	r3, [pc, #64]	@ (8003bc8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003b86:	699b      	ldr	r3, [r3, #24]
 8003b88:	0a1b      	lsrs	r3, r3, #8
 8003b8a:	f003 030f 	and.w	r3, r3, #15
 8003b8e:	490f      	ldr	r1, [pc, #60]	@ (8003bcc <HAL_RCC_GetHCLKFreq+0x54>)
 8003b90:	5ccb      	ldrb	r3, [r1, r3]
 8003b92:	f003 031f 	and.w	r3, r3, #31
 8003b96:	fa22 f303 	lsr.w	r3, r2, r3
 8003b9a:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003b9c:	4b0a      	ldr	r3, [pc, #40]	@ (8003bc8 <HAL_RCC_GetHCLKFreq+0x50>)
 8003b9e:	699b      	ldr	r3, [r3, #24]
 8003ba0:	f003 030f 	and.w	r3, r3, #15
 8003ba4:	4a09      	ldr	r2, [pc, #36]	@ (8003bcc <HAL_RCC_GetHCLKFreq+0x54>)
 8003ba6:	5cd3      	ldrb	r3, [r2, r3]
 8003ba8:	f003 031f 	and.w	r3, r3, #31
 8003bac:	687a      	ldr	r2, [r7, #4]
 8003bae:	fa22 f303 	lsr.w	r3, r2, r3
 8003bb2:	4a07      	ldr	r2, [pc, #28]	@ (8003bd0 <HAL_RCC_GetHCLKFreq+0x58>)
 8003bb4:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003bb6:	4a07      	ldr	r2, [pc, #28]	@ (8003bd4 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003bbc:	4b04      	ldr	r3, [pc, #16]	@ (8003bd0 <HAL_RCC_GetHCLKFreq+0x58>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
}
 8003bc0:	4618      	mov	r0, r3
 8003bc2:	3708      	adds	r7, #8
 8003bc4:	46bd      	mov	sp, r7
 8003bc6:	bd80      	pop	{r7, pc}
 8003bc8:	58024400 	.word	0x58024400
 8003bcc:	08009bf4 	.word	0x08009bf4
 8003bd0:	24000004 	.word	0x24000004
 8003bd4:	24000000 	.word	0x24000000

08003bd8 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bd8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bdc:	b0c6      	sub	sp, #280	@ 0x118
 8003bde:	af00      	add	r7, sp, #0
 8003be0:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003be4:	2300      	movs	r3, #0
 8003be6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003bea:	2300      	movs	r3, #0
 8003bec:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003bf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf8:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8003bfc:	2500      	movs	r5, #0
 8003bfe:	ea54 0305 	orrs.w	r3, r4, r5
 8003c02:	d049      	beq.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003c04:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c08:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c0a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c0e:	d02f      	beq.n	8003c70 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003c10:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8003c14:	d828      	bhi.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003c16:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c1a:	d01a      	beq.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003c1c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003c20:	d822      	bhi.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	d003      	beq.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003c26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003c2a:	d007      	beq.n	8003c3c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c2c:	e01c      	b.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c2e:	4bab      	ldr	r3, [pc, #684]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c32:	4aaa      	ldr	r2, [pc, #680]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003c34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003c38:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c3a:	e01a      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c40:	3308      	adds	r3, #8
 8003c42:	2102      	movs	r1, #2
 8003c44:	4618      	mov	r0, r3
 8003c46:	f001 f967 	bl	8004f18 <RCCEx_PLL2_Config>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c50:	e00f      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c56:	3328      	adds	r3, #40	@ 0x28
 8003c58:	2102      	movs	r1, #2
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f001 fa0e 	bl	800507c <RCCEx_PLL3_Config>
 8003c60:	4603      	mov	r3, r0
 8003c62:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c66:	e004      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003c6e:	e000      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003c70:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c72:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d10a      	bne.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003c7a:	4b98      	ldr	r3, [pc, #608]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003c7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003c7e:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8003c82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c86:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003c88:	4a94      	ldr	r2, [pc, #592]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003c8a:	430b      	orrs	r3, r1
 8003c8c:	6513      	str	r3, [r2, #80]	@ 0x50
 8003c8e:	e003      	b.n	8003c98 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003c94:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003c98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ca0:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003ca4:	f04f 0900 	mov.w	r9, #0
 8003ca8:	ea58 0309 	orrs.w	r3, r8, r9
 8003cac:	d047      	beq.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003cae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cb4:	2b04      	cmp	r3, #4
 8003cb6:	d82a      	bhi.n	8003d0e <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003cb8:	a201      	add	r2, pc, #4	@ (adr r2, 8003cc0 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003cba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cbe:	bf00      	nop
 8003cc0:	08003cd5 	.word	0x08003cd5
 8003cc4:	08003ce3 	.word	0x08003ce3
 8003cc8:	08003cf9 	.word	0x08003cf9
 8003ccc:	08003d17 	.word	0x08003d17
 8003cd0:	08003d17 	.word	0x08003d17
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003cd4:	4b81      	ldr	r3, [pc, #516]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003cd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cd8:	4a80      	ldr	r2, [pc, #512]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003cda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003cde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ce0:	e01a      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003ce2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ce6:	3308      	adds	r3, #8
 8003ce8:	2100      	movs	r1, #0
 8003cea:	4618      	mov	r0, r3
 8003cec:	f001 f914 	bl	8004f18 <RCCEx_PLL2_Config>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003cf6:	e00f      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003cf8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003cfc:	3328      	adds	r3, #40	@ 0x28
 8003cfe:	2100      	movs	r1, #0
 8003d00:	4618      	mov	r0, r3
 8003d02:	f001 f9bb 	bl	800507c <RCCEx_PLL3_Config>
 8003d06:	4603      	mov	r3, r0
 8003d08:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d0c:	e004      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d0e:	2301      	movs	r3, #1
 8003d10:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003d14:	e000      	b.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003d16:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d18:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d10a      	bne.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d20:	4b6e      	ldr	r3, [pc, #440]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003d22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003d24:	f023 0107 	bic.w	r1, r3, #7
 8003d28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d2e:	4a6b      	ldr	r2, [pc, #428]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003d30:	430b      	orrs	r3, r1
 8003d32:	6513      	str	r3, [r2, #80]	@ 0x50
 8003d34:	e003      	b.n	8003d3e <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d36:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003d3a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003d3e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d46:	f402 6a80 	and.w	sl, r2, #1024	@ 0x400
 8003d4a:	f04f 0b00 	mov.w	fp, #0
 8003d4e:	ea5a 030b 	orrs.w	r3, sl, fp
 8003d52:	d05b      	beq.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x234>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003d54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003d58:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003d5c:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003d60:	d03b      	beq.n	8003dda <HAL_RCCEx_PeriphCLKConfig+0x202>
 8003d62:	f5b3 0f20 	cmp.w	r3, #10485760	@ 0xa00000
 8003d66:	d834      	bhi.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003d68:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d6c:	d037      	beq.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x206>
 8003d6e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003d72:	d82e      	bhi.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003d74:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003d78:	d033      	beq.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8003d7a:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003d7e:	d828      	bhi.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003d80:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d84:	d01a      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0x1e4>
 8003d86:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d8a:	d822      	bhi.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d003      	beq.n	8003d98 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
 8003d90:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003d94:	d007      	beq.n	8003da6 <HAL_RCCEx_PeriphCLKConfig+0x1ce>
 8003d96:	e01c      	b.n	8003dd2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d98:	4b50      	ldr	r3, [pc, #320]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d9c:	4a4f      	ldr	r2, [pc, #316]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003d9e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003da2:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003da4:	e01e      	b.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003da6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003daa:	3308      	adds	r3, #8
 8003dac:	2100      	movs	r1, #0
 8003dae:	4618      	mov	r0, r3
 8003db0:	f001 f8b2 	bl	8004f18 <RCCEx_PLL2_Config>
 8003db4:	4603      	mov	r3, r0
 8003db6:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003dba:	e013      	b.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x20c>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003dbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003dc0:	3328      	adds	r3, #40	@ 0x28
 8003dc2:	2100      	movs	r1, #0
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f001 f959 	bl	800507c <RCCEx_PLL3_Config>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003dd0:	e008      	b.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003dd8:	e004      	b.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8003dda:	bf00      	nop
 8003ddc:	e002      	b.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8003dde:	bf00      	nop
 8003de0:	e000      	b.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
        break;
 8003de2:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003de4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d10b      	bne.n	8003e04 <HAL_RCCEx_PeriphCLKConfig+0x22c>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003dec:	4b3b      	ldr	r3, [pc, #236]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003dee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003df0:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8003df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003df8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003dfc:	4a37      	ldr	r2, [pc, #220]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003dfe:	430b      	orrs	r3, r1
 8003e00:	6593      	str	r3, [r2, #88]	@ 0x58
 8003e02:	e003      	b.n	8003e0c <HAL_RCCEx_PeriphCLKConfig+0x234>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003e04:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003e08:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003e0c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e14:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 8003e18:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003e22:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8003e26:	460b      	mov	r3, r1
 8003e28:	4313      	orrs	r3, r2
 8003e2a:	d05d      	beq.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x310>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003e2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e30:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003e34:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003e38:	d03b      	beq.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x2da>
 8003e3a:	f1b3 6fa0 	cmp.w	r3, #83886080	@ 0x5000000
 8003e3e:	d834      	bhi.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003e40:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e44:	d037      	beq.n	8003eb6 <HAL_RCCEx_PeriphCLKConfig+0x2de>
 8003e46:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003e4a:	d82e      	bhi.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003e4c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e50:	d033      	beq.n	8003eba <HAL_RCCEx_PeriphCLKConfig+0x2e2>
 8003e52:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8003e56:	d828      	bhi.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003e58:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e5c:	d01a      	beq.n	8003e94 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
 8003e5e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003e62:	d822      	bhi.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d003      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0x298>
 8003e68:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003e6c:	d007      	beq.n	8003e7e <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8003e6e:	e01c      	b.n	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x2d2>
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e70:	4b1a      	ldr	r3, [pc, #104]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003e72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e74:	4a19      	ldr	r2, [pc, #100]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003e76:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003e7a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e7c:	e01e      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e82:	3308      	adds	r3, #8
 8003e84:	2100      	movs	r1, #0
 8003e86:	4618      	mov	r0, r3
 8003e88:	f001 f846 	bl	8004f18 <RCCEx_PLL2_Config>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003e92:	e013      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x2e4>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003e98:	3328      	adds	r3, #40	@ 0x28
 8003e9a:	2100      	movs	r1, #0
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f001 f8ed 	bl	800507c <RCCEx_PLL3_Config>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003ea8:	e008      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003eb0:	e004      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003eb2:	bf00      	nop
 8003eb4:	e002      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003eb6:	bf00      	nop
 8003eb8:	e000      	b.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0x2e4>
        break;
 8003eba:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ebc:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d10d      	bne.n	8003ee0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003ec4:	4b05      	ldr	r3, [pc, #20]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ec6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ec8:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003ecc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ed0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003ed4:	4a01      	ldr	r2, [pc, #4]	@ (8003edc <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8003ed6:	430b      	orrs	r3, r1
 8003ed8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003eda:	e005      	b.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x310>
 8003edc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ee0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003ee4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif  /*QUADSPI*/

#if defined(OCTOSPI1) || defined(OCTOSPI2)
  /*---------------------------- OCTOSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003ee8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ef0:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8003ef4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003ef8:	2300      	movs	r3, #0
 8003efa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8003efe:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003f02:	460b      	mov	r3, r1
 8003f04:	4313      	orrs	r3, r2
 8003f06:	d03a      	beq.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
  {
    switch (PeriphClkInit->OspiClockSelection)
 8003f08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f0e:	2b30      	cmp	r3, #48	@ 0x30
 8003f10:	d01f      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x37a>
 8003f12:	2b30      	cmp	r3, #48	@ 0x30
 8003f14:	d819      	bhi.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003f16:	2b20      	cmp	r3, #32
 8003f18:	d00c      	beq.n	8003f34 <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003f1a:	2b20      	cmp	r3, #32
 8003f1c:	d815      	bhi.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x372>
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d019      	beq.n	8003f56 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003f22:	2b10      	cmp	r3, #16
 8003f24:	d111      	bne.n	8003f4a <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      case RCC_OSPICLKSOURCE_PLL:      /* PLL is used as clock source for OSPI*/
        /* Enable OSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f26:	4baa      	ldr	r3, [pc, #680]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003f28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f2a:	4aa9      	ldr	r2, [pc, #676]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003f2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f30:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003f32:	e011      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x380>

      case RCC_OSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for OSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003f34:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f38:	3308      	adds	r3, #8
 8003f3a:	2102      	movs	r1, #2
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	f000 ffeb 	bl	8004f18 <RCCEx_PLL2_Config>
 8003f42:	4603      	mov	r3, r0
 8003f44:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* OSPI clock source configuration done later after clock selection check */
        break;
 8003f48:	e006      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x380>
      case RCC_OSPICLKSOURCE_HCLK:
        /* HCLK clock selected as OSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8003f50:	e002      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003f52:	bf00      	nop
 8003f54:	e000      	b.n	8003f58 <HAL_RCCEx_PeriphCLKConfig+0x380>
        break;
 8003f56:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f58:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d10a      	bne.n	8003f76 <HAL_RCCEx_PeriphCLKConfig+0x39e>
    {
      /* Set the source of OSPI clock*/
      __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8003f60:	4b9b      	ldr	r3, [pc, #620]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003f62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f64:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003f68:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f6e:	4a98      	ldr	r2, [pc, #608]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003f70:	430b      	orrs	r3, r1
 8003f72:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f74:	e003      	b.n	8003f7e <HAL_RCCEx_PeriphCLKConfig+0x3a6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f76:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003f7a:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8003f7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003f82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f86:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003f8a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003f8e:	2300      	movs	r3, #0
 8003f90:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8003f94:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8003f98:	460b      	mov	r3, r1
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	d051      	beq.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x46a>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003f9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fa2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003fa4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003fa8:	d035      	beq.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x43e>
 8003faa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003fae:	d82e      	bhi.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003fb0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003fb4:	d031      	beq.n	800401a <HAL_RCCEx_PeriphCLKConfig+0x442>
 8003fb6:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003fba:	d828      	bhi.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003fbc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fc0:	d01a      	beq.n	8003ff8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8003fc2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003fc6:	d822      	bhi.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x436>
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d003      	beq.n	8003fd4 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
 8003fcc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003fd0:	d007      	beq.n	8003fe2 <HAL_RCCEx_PeriphCLKConfig+0x40a>
 8003fd2:	e01c      	b.n	800400e <HAL_RCCEx_PeriphCLKConfig+0x436>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fd4:	4b7e      	ldr	r3, [pc, #504]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fd8:	4a7d      	ldr	r2, [pc, #500]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8003fda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003fde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003fe0:	e01c      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003fe2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003fe6:	3308      	adds	r3, #8
 8003fe8:	2100      	movs	r1, #0
 8003fea:	4618      	mov	r0, r3
 8003fec:	f000 ff94 	bl	8004f18 <RCCEx_PLL2_Config>
 8003ff0:	4603      	mov	r3, r0
 8003ff2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003ff6:	e011      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x444>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003ff8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8003ffc:	3328      	adds	r3, #40	@ 0x28
 8003ffe:	2100      	movs	r1, #0
 8004000:	4618      	mov	r0, r3
 8004002:	f001 f83b 	bl	800507c <RCCEx_PLL3_Config>
 8004006:	4603      	mov	r3, r0
 8004008:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800400c:	e006      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x444>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004014:	e002      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 8004016:	bf00      	nop
 8004018:	e000      	b.n	800401c <HAL_RCCEx_PeriphCLKConfig+0x444>
        break;
 800401a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800401c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004020:	2b00      	cmp	r3, #0
 8004022:	d10a      	bne.n	800403a <HAL_RCCEx_PeriphCLKConfig+0x462>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8004024:	4b6a      	ldr	r3, [pc, #424]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004026:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004028:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800402c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004030:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004032:	4a67      	ldr	r2, [pc, #412]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 8004034:	430b      	orrs	r3, r1
 8004036:	6513      	str	r3, [r2, #80]	@ 0x50
 8004038:	e003      	b.n	8004042 <HAL_RCCEx_PeriphCLKConfig+0x46a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800403a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800403e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8004042:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004046:	e9d3 2300 	ldrd	r2, r3, [r3]
 800404a:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 800404e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004052:	2300      	movs	r3, #0
 8004054:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004058:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 800405c:	460b      	mov	r3, r1
 800405e:	4313      	orrs	r3, r2
 8004060:	d053      	beq.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x532>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 8004062:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004066:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004068:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800406c:	d033      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
 800406e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004072:	d82c      	bhi.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004074:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004078:	d02f      	beq.n	80040da <HAL_RCCEx_PeriphCLKConfig+0x502>
 800407a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800407e:	d826      	bhi.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004080:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004084:	d02b      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x506>
 8004086:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800408a:	d820      	bhi.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 800408c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004090:	d012      	beq.n	80040b8 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
 8004092:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004096:	d81a      	bhi.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x4f6>
 8004098:	2b00      	cmp	r3, #0
 800409a:	d022      	beq.n	80040e2 <HAL_RCCEx_PeriphCLKConfig+0x50a>
 800409c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040a0:	d115      	bne.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x4f6>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80040a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040a6:	3308      	adds	r3, #8
 80040a8:	2101      	movs	r1, #1
 80040aa:	4618      	mov	r0, r3
 80040ac:	f000 ff34 	bl	8004f18 <RCCEx_PLL2_Config>
 80040b0:	4603      	mov	r3, r0
 80040b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80040b6:	e015      	b.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80040b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040bc:	3328      	adds	r3, #40	@ 0x28
 80040be:	2101      	movs	r1, #1
 80040c0:	4618      	mov	r0, r3
 80040c2:	f000 ffdb 	bl	800507c <RCCEx_PLL3_Config>
 80040c6:	4603      	mov	r3, r0
 80040c8:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80040cc:	e00a      	b.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040ce:	2301      	movs	r3, #1
 80040d0:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80040d4:	e006      	b.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80040d6:	bf00      	nop
 80040d8:	e004      	b.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80040da:	bf00      	nop
 80040dc:	e002      	b.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80040de:	bf00      	nop
 80040e0:	e000      	b.n	80040e4 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 80040e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040e4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d10a      	bne.n	8004102 <HAL_RCCEx_PeriphCLKConfig+0x52a>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80040ec:	4b38      	ldr	r3, [pc, #224]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80040ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040f0:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80040f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80040f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80040fa:	4a35      	ldr	r2, [pc, #212]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80040fc:	430b      	orrs	r3, r1
 80040fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8004100:	e003      	b.n	800410a <HAL_RCCEx_PeriphCLKConfig+0x532>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004102:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004106:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 800410a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800410e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004112:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004116:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800411a:	2300      	movs	r3, #0
 800411c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004120:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004124:	460b      	mov	r3, r1
 8004126:	4313      	orrs	r3, r2
 8004128:	d058      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 800412a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800412e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004132:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004136:	d033      	beq.n	80041a0 <HAL_RCCEx_PeriphCLKConfig+0x5c8>
 8004138:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800413c:	d82c      	bhi.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800413e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004142:	d02f      	beq.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
 8004144:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004148:	d826      	bhi.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 800414a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800414e:	d02b      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x5d0>
 8004150:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004154:	d820      	bhi.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004156:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800415a:	d012      	beq.n	8004182 <HAL_RCCEx_PeriphCLKConfig+0x5aa>
 800415c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004160:	d81a      	bhi.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
 8004162:	2b00      	cmp	r3, #0
 8004164:	d022      	beq.n	80041ac <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004166:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800416a:	d115      	bne.n	8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c0>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800416c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004170:	3308      	adds	r3, #8
 8004172:	2101      	movs	r1, #1
 8004174:	4618      	mov	r0, r3
 8004176:	f000 fecf 	bl	8004f18 <RCCEx_PLL2_Config>
 800417a:	4603      	mov	r3, r0
 800417c:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004180:	e015      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x5d6>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004182:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004186:	3328      	adds	r3, #40	@ 0x28
 8004188:	2101      	movs	r1, #1
 800418a:	4618      	mov	r0, r3
 800418c:	f000 ff76 	bl	800507c <RCCEx_PLL3_Config>
 8004190:	4603      	mov	r3, r0
 8004192:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004196:	e00a      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004198:	2301      	movs	r3, #1
 800419a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800419e:	e006      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80041a0:	bf00      	nop
 80041a2:	e004      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80041a4:	bf00      	nop
 80041a6:	e002      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80041a8:	bf00      	nop
 80041aa:	e000      	b.n	80041ae <HAL_RCCEx_PeriphCLKConfig+0x5d6>
        break;
 80041ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041ae:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80041b2:	2b00      	cmp	r3, #0
 80041b4:	d10e      	bne.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80041b6:	4b06      	ldr	r3, [pc, #24]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ba:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80041be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041c2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80041c6:	4a02      	ldr	r2, [pc, #8]	@ (80041d0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>)
 80041c8:	430b      	orrs	r3, r1
 80041ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80041cc:	e006      	b.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x604>
 80041ce:	bf00      	nop
 80041d0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041d4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80041d8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80041dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80041e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041e4:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80041e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80041ec:	2300      	movs	r3, #0
 80041ee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80041f2:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80041f6:	460b      	mov	r3, r1
 80041f8:	4313      	orrs	r3, r2
 80041fa:	d037      	beq.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x694>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80041fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004200:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004202:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004206:	d00e      	beq.n	8004226 <HAL_RCCEx_PeriphCLKConfig+0x64e>
 8004208:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800420c:	d816      	bhi.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x664>
 800420e:	2b00      	cmp	r3, #0
 8004210:	d018      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0x66c>
 8004212:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004216:	d111      	bne.n	800423c <HAL_RCCEx_PeriphCLKConfig+0x664>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004218:	4bc4      	ldr	r3, [pc, #784]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800421a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800421c:	4ac3      	ldr	r2, [pc, #780]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800421e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004222:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004224:	e00f      	b.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x66e>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004226:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800422a:	3308      	adds	r3, #8
 800422c:	2101      	movs	r1, #1
 800422e:	4618      	mov	r0, r3
 8004230:	f000 fe72 	bl	8004f18 <RCCEx_PLL2_Config>
 8004234:	4603      	mov	r3, r0
 8004236:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800423a:	e004      	b.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004242:	e000      	b.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x66e>
        break;
 8004244:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004246:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800424a:	2b00      	cmp	r3, #0
 800424c:	d10a      	bne.n	8004264 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 800424e:	4bb7      	ldr	r3, [pc, #732]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004250:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004252:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004256:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800425a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800425c:	4ab3      	ldr	r2, [pc, #716]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800425e:	430b      	orrs	r3, r1
 8004260:	6513      	str	r3, [r2, #80]	@ 0x50
 8004262:	e003      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0x694>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004264:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004268:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 800426c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004274:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004278:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800427c:	2300      	movs	r3, #0
 800427e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004282:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004286:	460b      	mov	r3, r1
 8004288:	4313      	orrs	r3, r2
 800428a:	d039      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x728>
  {
    switch (PeriphClkInit->FmcClockSelection)
 800428c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004290:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004292:	2b03      	cmp	r3, #3
 8004294:	d81c      	bhi.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x6f8>
 8004296:	a201      	add	r2, pc, #4	@ (adr r2, 800429c <HAL_RCCEx_PeriphCLKConfig+0x6c4>)
 8004298:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800429c:	080042d9 	.word	0x080042d9
 80042a0:	080042ad 	.word	0x080042ad
 80042a4:	080042bb 	.word	0x080042bb
 80042a8:	080042d9 	.word	0x080042d9
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042ac:	4b9f      	ldr	r3, [pc, #636]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80042ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042b0:	4a9e      	ldr	r2, [pc, #632]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80042b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80042b8:	e00f      	b.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x702>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80042ba:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042be:	3308      	adds	r3, #8
 80042c0:	2102      	movs	r1, #2
 80042c2:	4618      	mov	r0, r3
 80042c4:	f000 fe28 	bl	8004f18 <RCCEx_PLL2_Config>
 80042c8:	4603      	mov	r3, r0
 80042ca:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* FMC clock source configuration done later after clock selection check */
        break;
 80042ce:	e004      	b.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x702>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80042d6:	e000      	b.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x702>
        break;
 80042d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d10a      	bne.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x720>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80042e2:	4b92      	ldr	r3, [pc, #584]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80042e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e6:	f023 0103 	bic.w	r1, r3, #3
 80042ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80042ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80042f0:	4a8e      	ldr	r2, [pc, #568]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80042f2:	430b      	orrs	r3, r1
 80042f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042f6:	e003      	b.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x728>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042f8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80042fc:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004300:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004308:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800430c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004310:	2300      	movs	r3, #0
 8004312:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004316:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800431a:	460b      	mov	r3, r1
 800431c:	4313      	orrs	r3, r2
 800431e:	f000 8099 	beq.w	8004454 <HAL_RCCEx_PeriphCLKConfig+0x87c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004322:	4b83      	ldr	r3, [pc, #524]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4a82      	ldr	r2, [pc, #520]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004328:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800432c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800432e:	f7fc ff13 	bl	8001158 <HAL_GetTick>
 8004332:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004336:	e00b      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x778>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004338:	f7fc ff0e 	bl	8001158 <HAL_GetTick>
 800433c:	4602      	mov	r2, r0
 800433e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8004342:	1ad3      	subs	r3, r2, r3
 8004344:	2b64      	cmp	r3, #100	@ 0x64
 8004346:	d903      	bls.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x778>
      {
        ret = HAL_TIMEOUT;
 8004348:	2303      	movs	r3, #3
 800434a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800434e:	e005      	b.n	800435c <HAL_RCCEx_PeriphCLKConfig+0x784>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004350:	4b77      	ldr	r3, [pc, #476]	@ (8004530 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004352:	681b      	ldr	r3, [r3, #0]
 8004354:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004358:	2b00      	cmp	r3, #0
 800435a:	d0ed      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x760>
      }
    }

    if (ret == HAL_OK)
 800435c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004360:	2b00      	cmp	r3, #0
 8004362:	d173      	bne.n	800444c <HAL_RCCEx_PeriphCLKConfig+0x874>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004364:	4b71      	ldr	r3, [pc, #452]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004366:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004368:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800436c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004370:	4053      	eors	r3, r2
 8004372:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004376:	2b00      	cmp	r3, #0
 8004378:	d015      	beq.n	80043a6 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800437a:	4b6c      	ldr	r3, [pc, #432]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800437c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800437e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004382:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004386:	4b69      	ldr	r3, [pc, #420]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004388:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800438a:	4a68      	ldr	r2, [pc, #416]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800438c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004390:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004392:	4b66      	ldr	r3, [pc, #408]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004394:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004396:	4a65      	ldr	r2, [pc, #404]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004398:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800439c:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 800439e:	4a63      	ldr	r2, [pc, #396]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043a0:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 80043a4:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80043a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043aa:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80043ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80043b2:	d118      	bne.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b4:	f7fc fed0 	bl	8001158 <HAL_GetTick>
 80043b8:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043bc:	e00d      	b.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043be:	f7fc fecb 	bl	8001158 <HAL_GetTick>
 80043c2:	4602      	mov	r2, r0
 80043c4:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80043c8:	1ad2      	subs	r2, r2, r3
 80043ca:	f241 3388 	movw	r3, #5000	@ 0x1388
 80043ce:	429a      	cmp	r2, r3
 80043d0:	d903      	bls.n	80043da <HAL_RCCEx_PeriphCLKConfig+0x802>
          {
            ret = HAL_TIMEOUT;
 80043d2:	2303      	movs	r3, #3
 80043d4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
            break;
 80043d8:	e005      	b.n	80043e6 <HAL_RCCEx_PeriphCLKConfig+0x80e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80043da:	4b54      	ldr	r3, [pc, #336]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 80043dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043de:	f003 0302 	and.w	r3, r3, #2
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d0eb      	beq.n	80043be <HAL_RCCEx_PeriphCLKConfig+0x7e6>
          }
        }
      }

      if (ret == HAL_OK)
 80043e6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d129      	bne.n	8004442 <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80043ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80043f2:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80043f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043fa:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043fe:	d10e      	bne.n	800441e <HAL_RCCEx_PeriphCLKConfig+0x846>
 8004400:	4b4a      	ldr	r3, [pc, #296]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004402:	691b      	ldr	r3, [r3, #16]
 8004404:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004408:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800440c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004410:	091a      	lsrs	r2, r3, #4
 8004412:	4b48      	ldr	r3, [pc, #288]	@ (8004534 <HAL_RCCEx_PeriphCLKConfig+0x95c>)
 8004414:	4013      	ands	r3, r2
 8004416:	4a45      	ldr	r2, [pc, #276]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004418:	430b      	orrs	r3, r1
 800441a:	6113      	str	r3, [r2, #16]
 800441c:	e005      	b.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x852>
 800441e:	4b43      	ldr	r3, [pc, #268]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004420:	691b      	ldr	r3, [r3, #16]
 8004422:	4a42      	ldr	r2, [pc, #264]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 8004424:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004428:	6113      	str	r3, [r2, #16]
 800442a:	4b40      	ldr	r3, [pc, #256]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800442c:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800442e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004432:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004436:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800443a:	4a3c      	ldr	r2, [pc, #240]	@ (800452c <HAL_RCCEx_PeriphCLKConfig+0x954>)
 800443c:	430b      	orrs	r3, r1
 800443e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004440:	e008      	b.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004442:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004446:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
 800444a:	e003      	b.n	8004454 <HAL_RCCEx_PeriphCLKConfig+0x87c>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800444c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004450:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004454:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800445c:	f002 0301 	and.w	r3, r2, #1
 8004460:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004464:	2300      	movs	r3, #0
 8004466:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800446a:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800446e:	460b      	mov	r3, r1
 8004470:	4313      	orrs	r3, r2
 8004472:	f000 808f 	beq.w	8004594 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004476:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800447a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800447c:	2b28      	cmp	r3, #40	@ 0x28
 800447e:	d871      	bhi.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x98c>
 8004480:	a201      	add	r2, pc, #4	@ (adr r2, 8004488 <HAL_RCCEx_PeriphCLKConfig+0x8b0>)
 8004482:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004486:	bf00      	nop
 8004488:	0800456d 	.word	0x0800456d
 800448c:	08004565 	.word	0x08004565
 8004490:	08004565 	.word	0x08004565
 8004494:	08004565 	.word	0x08004565
 8004498:	08004565 	.word	0x08004565
 800449c:	08004565 	.word	0x08004565
 80044a0:	08004565 	.word	0x08004565
 80044a4:	08004565 	.word	0x08004565
 80044a8:	08004539 	.word	0x08004539
 80044ac:	08004565 	.word	0x08004565
 80044b0:	08004565 	.word	0x08004565
 80044b4:	08004565 	.word	0x08004565
 80044b8:	08004565 	.word	0x08004565
 80044bc:	08004565 	.word	0x08004565
 80044c0:	08004565 	.word	0x08004565
 80044c4:	08004565 	.word	0x08004565
 80044c8:	0800454f 	.word	0x0800454f
 80044cc:	08004565 	.word	0x08004565
 80044d0:	08004565 	.word	0x08004565
 80044d4:	08004565 	.word	0x08004565
 80044d8:	08004565 	.word	0x08004565
 80044dc:	08004565 	.word	0x08004565
 80044e0:	08004565 	.word	0x08004565
 80044e4:	08004565 	.word	0x08004565
 80044e8:	0800456d 	.word	0x0800456d
 80044ec:	08004565 	.word	0x08004565
 80044f0:	08004565 	.word	0x08004565
 80044f4:	08004565 	.word	0x08004565
 80044f8:	08004565 	.word	0x08004565
 80044fc:	08004565 	.word	0x08004565
 8004500:	08004565 	.word	0x08004565
 8004504:	08004565 	.word	0x08004565
 8004508:	0800456d 	.word	0x0800456d
 800450c:	08004565 	.word	0x08004565
 8004510:	08004565 	.word	0x08004565
 8004514:	08004565 	.word	0x08004565
 8004518:	08004565 	.word	0x08004565
 800451c:	08004565 	.word	0x08004565
 8004520:	08004565 	.word	0x08004565
 8004524:	08004565 	.word	0x08004565
 8004528:	0800456d 	.word	0x0800456d
 800452c:	58024400 	.word	0x58024400
 8004530:	58024800 	.word	0x58024800
 8004534:	00ffffcf 	.word	0x00ffffcf
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004538:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800453c:	3308      	adds	r3, #8
 800453e:	2101      	movs	r1, #1
 8004540:	4618      	mov	r0, r3
 8004542:	f000 fce9 	bl	8004f18 <RCCEx_PLL2_Config>
 8004546:	4603      	mov	r3, r0
 8004548:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800454c:	e00f      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x996>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800454e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004552:	3328      	adds	r3, #40	@ 0x28
 8004554:	2101      	movs	r1, #1
 8004556:	4618      	mov	r0, r3
 8004558:	f000 fd90 	bl	800507c <RCCEx_PLL3_Config>
 800455c:	4603      	mov	r3, r0
 800455e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004562:	e004      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x996>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004564:	2301      	movs	r3, #1
 8004566:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800456a:	e000      	b.n	800456e <HAL_RCCEx_PeriphCLKConfig+0x996>
        break;
 800456c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800456e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004572:	2b00      	cmp	r3, #0
 8004574:	d10a      	bne.n	800458c <HAL_RCCEx_PeriphCLKConfig+0x9b4>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004576:	4bbf      	ldr	r3, [pc, #764]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457a:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 800457e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004582:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004584:	4abb      	ldr	r2, [pc, #748]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004586:	430b      	orrs	r3, r1
 8004588:	6553      	str	r3, [r2, #84]	@ 0x54
 800458a:	e003      	b.n	8004594 <HAL_RCCEx_PeriphCLKConfig+0x9bc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800458c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004590:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004594:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004598:	e9d3 2300 	ldrd	r2, r3, [r3]
 800459c:	f002 0302 	and.w	r3, r2, #2
 80045a0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80045a4:	2300      	movs	r3, #0
 80045a6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80045aa:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80045ae:	460b      	mov	r3, r1
 80045b0:	4313      	orrs	r3, r2
 80045b2:	d041      	beq.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0xa60>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 80045b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80045ba:	2b05      	cmp	r3, #5
 80045bc:	d824      	bhi.n	8004608 <HAL_RCCEx_PeriphCLKConfig+0xa30>
 80045be:	a201      	add	r2, pc, #4	@ (adr r2, 80045c4 <HAL_RCCEx_PeriphCLKConfig+0x9ec>)
 80045c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045c4:	08004611 	.word	0x08004611
 80045c8:	080045dd 	.word	0x080045dd
 80045cc:	080045f3 	.word	0x080045f3
 80045d0:	08004611 	.word	0x08004611
 80045d4:	08004611 	.word	0x08004611
 80045d8:	08004611 	.word	0x08004611
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045e0:	3308      	adds	r3, #8
 80045e2:	2101      	movs	r1, #1
 80045e4:	4618      	mov	r0, r3
 80045e6:	f000 fc97 	bl	8004f18 <RCCEx_PLL2_Config>
 80045ea:	4603      	mov	r3, r0
 80045ec:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80045f0:	e00f      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0xa3a>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80045f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80045f6:	3328      	adds	r3, #40	@ 0x28
 80045f8:	2101      	movs	r1, #1
 80045fa:	4618      	mov	r0, r3
 80045fc:	f000 fd3e 	bl	800507c <RCCEx_PLL3_Config>
 8004600:	4603      	mov	r3, r0
 8004602:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004606:	e004      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004608:	2301      	movs	r3, #1
 800460a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 800460e:	e000      	b.n	8004612 <HAL_RCCEx_PeriphCLKConfig+0xa3a>
        break;
 8004610:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004612:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004616:	2b00      	cmp	r3, #0
 8004618:	d10a      	bne.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 800461a:	4b96      	ldr	r3, [pc, #600]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800461c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800461e:	f023 0107 	bic.w	r1, r3, #7
 8004622:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004626:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004628:	4a92      	ldr	r2, [pc, #584]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800462a:	430b      	orrs	r3, r1
 800462c:	6553      	str	r3, [r2, #84]	@ 0x54
 800462e:	e003      	b.n	8004638 <HAL_RCCEx_PeriphCLKConfig+0xa60>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004630:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004634:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800463c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004640:	f002 0304 	and.w	r3, r2, #4
 8004644:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004648:	2300      	movs	r3, #0
 800464a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800464e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004652:	460b      	mov	r3, r1
 8004654:	4313      	orrs	r3, r2
 8004656:	d044      	beq.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004658:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800465c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004660:	2b05      	cmp	r3, #5
 8004662:	d825      	bhi.n	80046b0 <HAL_RCCEx_PeriphCLKConfig+0xad8>
 8004664:	a201      	add	r2, pc, #4	@ (adr r2, 800466c <HAL_RCCEx_PeriphCLKConfig+0xa94>)
 8004666:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800466a:	bf00      	nop
 800466c:	080046b9 	.word	0x080046b9
 8004670:	08004685 	.word	0x08004685
 8004674:	0800469b 	.word	0x0800469b
 8004678:	080046b9 	.word	0x080046b9
 800467c:	080046b9 	.word	0x080046b9
 8004680:	080046b9 	.word	0x080046b9
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004684:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004688:	3308      	adds	r3, #8
 800468a:	2101      	movs	r1, #1
 800468c:	4618      	mov	r0, r3
 800468e:	f000 fc43 	bl	8004f18 <RCCEx_PLL2_Config>
 8004692:	4603      	mov	r3, r0
 8004694:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004698:	e00f      	b.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0xae2>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800469a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800469e:	3328      	adds	r3, #40	@ 0x28
 80046a0:	2101      	movs	r1, #1
 80046a2:	4618      	mov	r0, r3
 80046a4:	f000 fcea 	bl	800507c <RCCEx_PLL3_Config>
 80046a8:	4603      	mov	r3, r0
 80046aa:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 80046ae:	e004      	b.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0xae2>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80046b0:	2301      	movs	r3, #1
 80046b2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 80046b6:	e000      	b.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0xae2>
        break;
 80046b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046ba:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d10b      	bne.n	80046da <HAL_RCCEx_PeriphCLKConfig+0xb02>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80046c2:	4b6c      	ldr	r3, [pc, #432]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80046c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046c6:	f023 0107 	bic.w	r1, r3, #7
 80046ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046d2:	4a68      	ldr	r2, [pc, #416]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80046d4:	430b      	orrs	r3, r1
 80046d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80046d8:	e003      	b.n	80046e2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046da:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80046de:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80046e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80046e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046ea:	f002 0320 	and.w	r3, r2, #32
 80046ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80046f2:	2300      	movs	r3, #0
 80046f4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80046f8:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80046fc:	460b      	mov	r3, r1
 80046fe:	4313      	orrs	r3, r2
 8004700:	d055      	beq.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0xbd6>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004702:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004706:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800470a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800470e:	d033      	beq.n	8004778 <HAL_RCCEx_PeriphCLKConfig+0xba0>
 8004710:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004714:	d82c      	bhi.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004716:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800471a:	d02f      	beq.n	800477c <HAL_RCCEx_PeriphCLKConfig+0xba4>
 800471c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004720:	d826      	bhi.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 8004722:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004726:	d02b      	beq.n	8004780 <HAL_RCCEx_PeriphCLKConfig+0xba8>
 8004728:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800472c:	d820      	bhi.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800472e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004732:	d012      	beq.n	800475a <HAL_RCCEx_PeriphCLKConfig+0xb82>
 8004734:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004738:	d81a      	bhi.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xb98>
 800473a:	2b00      	cmp	r3, #0
 800473c:	d022      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0xbac>
 800473e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004742:	d115      	bne.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0xb98>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004744:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004748:	3308      	adds	r3, #8
 800474a:	2100      	movs	r1, #0
 800474c:	4618      	mov	r0, r3
 800474e:	f000 fbe3 	bl	8004f18 <RCCEx_PLL2_Config>
 8004752:	4603      	mov	r3, r0
 8004754:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004758:	e015      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0xbae>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800475a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800475e:	3328      	adds	r3, #40	@ 0x28
 8004760:	2102      	movs	r1, #2
 8004762:	4618      	mov	r0, r3
 8004764:	f000 fc8a 	bl	800507c <RCCEx_PLL3_Config>
 8004768:	4603      	mov	r3, r0
 800476a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800476e:	e00a      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004770:	2301      	movs	r3, #1
 8004772:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004776:	e006      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004778:	bf00      	nop
 800477a:	e004      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 800477c:	bf00      	nop
 800477e:	e002      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004780:	bf00      	nop
 8004782:	e000      	b.n	8004786 <HAL_RCCEx_PeriphCLKConfig+0xbae>
        break;
 8004784:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004786:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800478a:	2b00      	cmp	r3, #0
 800478c:	d10b      	bne.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0xbce>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800478e:	4b39      	ldr	r3, [pc, #228]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 8004790:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004792:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004796:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800479a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800479e:	4a35      	ldr	r2, [pc, #212]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 80047a0:	430b      	orrs	r3, r1
 80047a2:	6553      	str	r3, [r2, #84]	@ 0x54
 80047a4:	e003      	b.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0xbd6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80047a6:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80047aa:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80047ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047b6:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80047ba:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80047be:	2300      	movs	r3, #0
 80047c0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80047c4:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80047c8:	460b      	mov	r3, r1
 80047ca:	4313      	orrs	r3, r2
 80047cc:	d058      	beq.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0xca8>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80047ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80047d2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80047d6:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80047da:	d033      	beq.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0xc6c>
 80047dc:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 80047e0:	d82c      	bhi.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80047e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047e6:	d02f      	beq.n	8004848 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 80047e8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80047ec:	d826      	bhi.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80047ee:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80047f2:	d02b      	beq.n	800484c <HAL_RCCEx_PeriphCLKConfig+0xc74>
 80047f4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80047f8:	d820      	bhi.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 80047fa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80047fe:	d012      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0xc4e>
 8004800:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004804:	d81a      	bhi.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xc64>
 8004806:	2b00      	cmp	r3, #0
 8004808:	d022      	beq.n	8004850 <HAL_RCCEx_PeriphCLKConfig+0xc78>
 800480a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800480e:	d115      	bne.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xc64>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004810:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004814:	3308      	adds	r3, #8
 8004816:	2100      	movs	r1, #0
 8004818:	4618      	mov	r0, r3
 800481a:	f000 fb7d 	bl	8004f18 <RCCEx_PLL2_Config>
 800481e:	4603      	mov	r3, r0
 8004820:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8004824:	e015      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0xc7a>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004826:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800482a:	3328      	adds	r3, #40	@ 0x28
 800482c:	2102      	movs	r1, #2
 800482e:	4618      	mov	r0, r3
 8004830:	f000 fc24 	bl	800507c <RCCEx_PLL3_Config>
 8004834:	4603      	mov	r3, r0
 8004836:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800483a:	e00a      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800483c:	2301      	movs	r3, #1
 800483e:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004842:	e006      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004844:	bf00      	nop
 8004846:	e004      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004848:	bf00      	nop
 800484a:	e002      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 800484c:	bf00      	nop
 800484e:	e000      	b.n	8004852 <HAL_RCCEx_PeriphCLKConfig+0xc7a>
        break;
 8004850:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004852:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004856:	2b00      	cmp	r3, #0
 8004858:	d10e      	bne.n	8004878 <HAL_RCCEx_PeriphCLKConfig+0xca0>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800485a:	4b06      	ldr	r3, [pc, #24]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800485c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800485e:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8004862:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004866:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800486a:	4a02      	ldr	r2, [pc, #8]	@ (8004874 <HAL_RCCEx_PeriphCLKConfig+0xc9c>)
 800486c:	430b      	orrs	r3, r1
 800486e:	6593      	str	r3, [r2, #88]	@ 0x58
 8004870:	e006      	b.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0xca8>
 8004872:	bf00      	nop
 8004874:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004878:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800487c:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004880:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004888:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800488c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004890:	2300      	movs	r3, #0
 8004892:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004896:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800489a:	460b      	mov	r3, r1
 800489c:	4313      	orrs	r3, r2
 800489e:	d055      	beq.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xd74>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80048a0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048a4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80048a8:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80048ac:	d033      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0xd3e>
 80048ae:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80048b2:	d82c      	bhi.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80048b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048b8:	d02f      	beq.n	800491a <HAL_RCCEx_PeriphCLKConfig+0xd42>
 80048ba:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80048be:	d826      	bhi.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80048c0:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80048c4:	d02b      	beq.n	800491e <HAL_RCCEx_PeriphCLKConfig+0xd46>
 80048c6:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80048ca:	d820      	bhi.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80048cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048d0:	d012      	beq.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 80048d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048d6:	d81a      	bhi.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d022      	beq.n	8004922 <HAL_RCCEx_PeriphCLKConfig+0xd4a>
 80048dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048e0:	d115      	bne.n	800490e <HAL_RCCEx_PeriphCLKConfig+0xd36>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048e2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048e6:	3308      	adds	r3, #8
 80048e8:	2100      	movs	r1, #0
 80048ea:	4618      	mov	r0, r3
 80048ec:	f000 fb14 	bl	8004f18 <RCCEx_PLL2_Config>
 80048f0:	4603      	mov	r3, r0
 80048f2:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80048f6:	e015      	b.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0xd4c>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80048f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80048fc:	3328      	adds	r3, #40	@ 0x28
 80048fe:	2102      	movs	r1, #2
 8004900:	4618      	mov	r0, r3
 8004902:	f000 fbbb 	bl	800507c <RCCEx_PLL3_Config>
 8004906:	4603      	mov	r3, r0
 8004908:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800490c:	e00a      	b.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800490e:	2301      	movs	r3, #1
 8004910:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004914:	e006      	b.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004916:	bf00      	nop
 8004918:	e004      	b.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800491a:	bf00      	nop
 800491c:	e002      	b.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 800491e:	bf00      	nop
 8004920:	e000      	b.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0xd4c>
        break;
 8004922:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004924:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004928:	2b00      	cmp	r3, #0
 800492a:	d10b      	bne.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0xd6c>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 800492c:	4ba0      	ldr	r3, [pc, #640]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800492e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004930:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8004934:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004938:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800493c:	4a9c      	ldr	r2, [pc, #624]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 800493e:	430b      	orrs	r3, r1
 8004940:	6593      	str	r3, [r2, #88]	@ 0x58
 8004942:	e003      	b.n	800494c <HAL_RCCEx_PeriphCLKConfig+0xd74>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004944:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004948:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ I2C1/2/3/5* Configuration ------------------------*/
#if defined(I2C5)
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1235) == RCC_PERIPHCLK_I2C1235)
 800494c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004950:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004954:	f002 0308 	and.w	r3, r2, #8
 8004958:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800495c:	2300      	movs	r3, #0
 800495e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004962:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004966:	460b      	mov	r3, r1
 8004968:	4313      	orrs	r3, r2
 800496a:	d01e      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0xdd2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1235CLKSOURCE(PeriphClkInit->I2c1235ClockSelection));

    if ((PeriphClkInit->I2c1235ClockSelection) == RCC_I2C1235CLKSOURCE_PLL3)
 800496c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004970:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004974:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004978:	d10c      	bne.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 800497a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800497e:	3328      	adds	r3, #40	@ 0x28
 8004980:	2102      	movs	r1, #2
 8004982:	4618      	mov	r0, r3
 8004984:	f000 fb7a 	bl	800507c <RCCEx_PLL3_Config>
 8004988:	4603      	mov	r3, r0
 800498a:	2b00      	cmp	r3, #0
 800498c:	d002      	beq.n	8004994 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
      {
        status = HAL_ERROR;
 800498e:	2301      	movs	r3, #1
 8004990:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);
 8004994:	4b86      	ldr	r3, [pc, #536]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004996:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004998:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800499c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049a4:	4a82      	ldr	r2, [pc, #520]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80049a6:	430b      	orrs	r3, r1
 80049a8:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80049aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049b2:	f002 0310 	and.w	r3, r2, #16
 80049b6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80049ba:	2300      	movs	r3, #0
 80049bc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80049c0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80049c4:	460b      	mov	r3, r1
 80049c6:	4313      	orrs	r3, r2
 80049c8:	d01e      	beq.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0xe30>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80049ca:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049ce:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80049d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80049d6:	d10c      	bne.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80049d8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049dc:	3328      	adds	r3, #40	@ 0x28
 80049de:	2102      	movs	r1, #2
 80049e0:	4618      	mov	r0, r3
 80049e2:	f000 fb4b 	bl	800507c <RCCEx_PLL3_Config>
 80049e6:	4603      	mov	r3, r0
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d002      	beq.n	80049f2 <HAL_RCCEx_PeriphCLKConfig+0xe1a>
      {
        status = HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80049f2:	4b6f      	ldr	r3, [pc, #444]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 80049f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049f6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80049fa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80049fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004a02:	4a6b      	ldr	r2, [pc, #428]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004a04:	430b      	orrs	r3, r1
 8004a06:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a10:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8004a14:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004a16:	2300      	movs	r3, #0
 8004a18:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004a1a:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004a1e:	460b      	mov	r3, r1
 8004a20:	4313      	orrs	r3, r2
 8004a22:	d03e      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004a24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a28:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004a2c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a30:	d022      	beq.n	8004a78 <HAL_RCCEx_PeriphCLKConfig+0xea0>
 8004a32:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a36:	d81b      	bhi.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0xe98>
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d003      	beq.n	8004a44 <HAL_RCCEx_PeriphCLKConfig+0xe6c>
 8004a3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004a40:	d00b      	beq.n	8004a5a <HAL_RCCEx_PeriphCLKConfig+0xe82>
 8004a42:	e015      	b.n	8004a70 <HAL_RCCEx_PeriphCLKConfig+0xe98>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004a44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a48:	3308      	adds	r3, #8
 8004a4a:	2100      	movs	r1, #0
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	f000 fa63 	bl	8004f18 <RCCEx_PLL2_Config>
 8004a52:	4603      	mov	r3, r0
 8004a54:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004a58:	e00f      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0xea2>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004a5a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a5e:	3328      	adds	r3, #40	@ 0x28
 8004a60:	2102      	movs	r1, #2
 8004a62:	4618      	mov	r0, r3
 8004a64:	f000 fb0a 	bl	800507c <RCCEx_PLL3_Config>
 8004a68:	4603      	mov	r3, r0
 8004a6a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004a6e:	e004      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004a70:	2301      	movs	r3, #1
 8004a72:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004a76:	e000      	b.n	8004a7a <HAL_RCCEx_PeriphCLKConfig+0xea2>
        break;
 8004a78:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a7a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d10b      	bne.n	8004a9a <HAL_RCCEx_PeriphCLKConfig+0xec2>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004a82:	4b4b      	ldr	r3, [pc, #300]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004a84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a86:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004a8a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004a8e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004a92:	4a47      	ldr	r2, [pc, #284]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004a94:	430b      	orrs	r3, r1
 8004a96:	6593      	str	r3, [r2, #88]	@ 0x58
 8004a98:	e003      	b.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0xeca>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a9a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004a9e:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004aa2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aaa:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004aae:	673b      	str	r3, [r7, #112]	@ 0x70
 8004ab0:	2300      	movs	r3, #0
 8004ab2:	677b      	str	r3, [r7, #116]	@ 0x74
 8004ab4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8004ab8:	460b      	mov	r3, r1
 8004aba:	4313      	orrs	r3, r2
 8004abc:	d03b      	beq.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004abe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ac2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004ac6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004aca:	d01f      	beq.n	8004b0c <HAL_RCCEx_PeriphCLKConfig+0xf34>
 8004acc:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004ad0:	d818      	bhi.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
 8004ad2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004ad6:	d003      	beq.n	8004ae0 <HAL_RCCEx_PeriphCLKConfig+0xf08>
 8004ad8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004adc:	d007      	beq.n	8004aee <HAL_RCCEx_PeriphCLKConfig+0xf16>
 8004ade:	e011      	b.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0xf2c>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004ae0:	4b33      	ldr	r3, [pc, #204]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae4:	4a32      	ldr	r2, [pc, #200]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004ae6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004aea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004aec:	e00f      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0xf36>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004aee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004af2:	3328      	adds	r3, #40	@ 0x28
 8004af4:	2101      	movs	r1, #1
 8004af6:	4618      	mov	r0, r3
 8004af8:	f000 fac0 	bl	800507c <RCCEx_PLL3_Config>
 8004afc:	4603      	mov	r3, r0
 8004afe:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* USB clock source configuration done later after clock selection check */
        break;
 8004b02:	e004      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b0a:	e000      	b.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0xf36>
        break;
 8004b0c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b0e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d10b      	bne.n	8004b2e <HAL_RCCEx_PeriphCLKConfig+0xf56>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004b16:	4b26      	ldr	r3, [pc, #152]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b18:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b1a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8004b1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b22:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004b26:	4a22      	ldr	r2, [pc, #136]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b28:	430b      	orrs	r3, r1
 8004b2a:	6553      	str	r3, [r2, #84]	@ 0x54
 8004b2c:	e003      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0xf5e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b2e:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b32:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004b36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b3e:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8004b42:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b44:	2300      	movs	r3, #0
 8004b46:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b48:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004b4c:	460b      	mov	r3, r1
 8004b4e:	4313      	orrs	r3, r2
 8004b50:	d034      	beq.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0xfe4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004b52:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d003      	beq.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0xf8c>
 8004b5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004b60:	d007      	beq.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0xf9a>
 8004b62:	e011      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0xfb0>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b64:	4b12      	ldr	r3, [pc, #72]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b68:	4a11      	ldr	r2, [pc, #68]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b6a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b6e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004b70:	e00e      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004b72:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004b76:	3308      	adds	r3, #8
 8004b78:	2102      	movs	r1, #2
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f000 f9cc 	bl	8004f18 <RCCEx_PLL2_Config>
 8004b80:	4603      	mov	r3, r0
 8004b82:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004b86:	e003      	b.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0xfb8>

      default:
        ret = HAL_ERROR;
 8004b88:	2301      	movs	r3, #1
 8004b8a:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004b8e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b90:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d10d      	bne.n	8004bb4 <HAL_RCCEx_PeriphCLKConfig+0xfdc>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004b98:	4b05      	ldr	r3, [pc, #20]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004b9a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004b9c:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004ba0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ba4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ba6:	4a02      	ldr	r2, [pc, #8]	@ (8004bb0 <HAL_RCCEx_PeriphCLKConfig+0xfd8>)
 8004ba8:	430b      	orrs	r3, r1
 8004baa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004bac:	e006      	b.n	8004bbc <HAL_RCCEx_PeriphCLKConfig+0xfe4>
 8004bae:	bf00      	nop
 8004bb0:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bb4:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004bb8:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004bbc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc4:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004bc8:	663b      	str	r3, [r7, #96]	@ 0x60
 8004bca:	2300      	movs	r3, #0
 8004bcc:	667b      	str	r3, [r7, #100]	@ 0x64
 8004bce:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004bd2:	460b      	mov	r3, r1
 8004bd4:	4313      	orrs	r3, r2
 8004bd6:	d00c      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004bd8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bdc:	3328      	adds	r3, #40	@ 0x28
 8004bde:	2102      	movs	r1, #2
 8004be0:	4618      	mov	r0, r3
 8004be2:	f000 fa4b 	bl	800507c <RCCEx_PLL3_Config>
 8004be6:	4603      	mov	r3, r0
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d002      	beq.n	8004bf2 <HAL_RCCEx_PeriphCLKConfig+0x101a>
    {
      status = HAL_ERROR;
 8004bec:	2301      	movs	r3, #1
 8004bee:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004bf2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004bf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bfa:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8004bfe:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c00:	2300      	movs	r3, #0
 8004c02:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004c04:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004c08:	460b      	mov	r3, r1
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	d036      	beq.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004c0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c12:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c14:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c18:	d018      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x1074>
 8004c1a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c1e:	d811      	bhi.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004c20:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c24:	d014      	beq.n	8004c50 <HAL_RCCEx_PeriphCLKConfig+0x1078>
 8004c26:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004c2a:	d80b      	bhi.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x106c>
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d011      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x107c>
 8004c30:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004c34:	d106      	bne.n	8004c44 <HAL_RCCEx_PeriphCLKConfig+0x106c>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004c36:	4bb7      	ldr	r3, [pc, #732]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004c38:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c3a:	4ab6      	ldr	r2, [pc, #728]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004c3c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004c40:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004c42:	e008      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c44:	2301      	movs	r3, #1
 8004c46:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
        break;
 8004c4a:	e004      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004c4c:	bf00      	nop
 8004c4e:	e002      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004c50:	bf00      	nop
 8004c52:	e000      	b.n	8004c56 <HAL_RCCEx_PeriphCLKConfig+0x107e>
        break;
 8004c54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c56:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d10a      	bne.n	8004c74 <HAL_RCCEx_PeriphCLKConfig+0x109c>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004c5e:	4bad      	ldr	r3, [pc, #692]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004c62:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004c66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c6a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c6c:	4aa9      	ldr	r2, [pc, #676]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004c6e:	430b      	orrs	r3, r1
 8004c70:	6553      	str	r3, [r2, #84]	@ 0x54
 8004c72:	e003      	b.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x10a4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c74:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004c78:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004c7c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c84:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004c88:	653b      	str	r3, [r7, #80]	@ 0x50
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	657b      	str	r3, [r7, #84]	@ 0x54
 8004c8e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004c92:	460b      	mov	r3, r1
 8004c94:	4313      	orrs	r3, r2
 8004c96:	d009      	beq.n	8004cac <HAL_RCCEx_PeriphCLKConfig+0x10d4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004c98:	4b9e      	ldr	r3, [pc, #632]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004c9a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004c9c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004ca0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ca6:	4a9b      	ldr	r2, [pc, #620]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004ca8:	430b      	orrs	r3, r1
 8004caa:	6513      	str	r3, [r2, #80]	@ 0x50
    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004cac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb4:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8004cb8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cba:	2300      	movs	r3, #0
 8004cbc:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cbe:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004cc2:	460b      	mov	r3, r1
 8004cc4:	4313      	orrs	r3, r2
 8004cc6:	d009      	beq.n	8004cdc <HAL_RCCEx_PeriphCLKConfig+0x1104>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004cc8:	4b92      	ldr	r3, [pc, #584]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004cca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004ccc:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004cd0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004cd4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004cd6:	4a8f      	ldr	r2, [pc, #572]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004cd8:	430b      	orrs	r3, r1
 8004cda:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004cdc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ce4:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8004ce8:	643b      	str	r3, [r7, #64]	@ 0x40
 8004cea:	2300      	movs	r3, #0
 8004cec:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cee:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004cf2:	460b      	mov	r3, r1
 8004cf4:	4313      	orrs	r3, r2
 8004cf6:	d00e      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x113e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004cf8:	4b86      	ldr	r3, [pc, #536]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004cfa:	691b      	ldr	r3, [r3, #16]
 8004cfc:	4a85      	ldr	r2, [pc, #532]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004cfe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8004d02:	6113      	str	r3, [r2, #16]
 8004d04:	4b83      	ldr	r3, [pc, #524]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d06:	6919      	ldr	r1, [r3, #16]
 8004d08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d0c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d10:	4a80      	ldr	r2, [pc, #512]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d12:	430b      	orrs	r3, r1
 8004d14:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004d16:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d1e:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8004d22:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004d24:	2300      	movs	r3, #0
 8004d26:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d28:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8004d2c:	460b      	mov	r3, r1
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	d009      	beq.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x116e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004d32:	4b78      	ldr	r3, [pc, #480]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d34:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d36:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004d3a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d40:	4a74      	ldr	r2, [pc, #464]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d42:	430b      	orrs	r3, r1
 8004d44:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004d46:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d4e:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004d52:	633b      	str	r3, [r7, #48]	@ 0x30
 8004d54:	2300      	movs	r3, #0
 8004d56:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d58:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004d5c:	460b      	mov	r3, r1
 8004d5e:	4313      	orrs	r3, r2
 8004d60:	d00a      	beq.n	8004d78 <HAL_RCCEx_PeriphCLKConfig+0x11a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004d62:	4b6c      	ldr	r3, [pc, #432]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d66:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 8004d6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d72:	4a68      	ldr	r2, [pc, #416]	@ (8004f14 <HAL_RCCEx_PeriphCLKConfig+0x133c>)
 8004d74:	430b      	orrs	r3, r1
 8004d76:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004d78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d80:	2100      	movs	r1, #0
 8004d82:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004d84:	f003 0301 	and.w	r3, r3, #1
 8004d88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004d8a:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004d8e:	460b      	mov	r3, r1
 8004d90:	4313      	orrs	r3, r2
 8004d92:	d011      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004d94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004d98:	3308      	adds	r3, #8
 8004d9a:	2100      	movs	r1, #0
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f000 f8bb 	bl	8004f18 <RCCEx_PLL2_Config>
 8004da2:	4603      	mov	r3, r0
 8004da4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004da8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d003      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0x11e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004db0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004db4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004db8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dc0:	2100      	movs	r1, #0
 8004dc2:	6239      	str	r1, [r7, #32]
 8004dc4:	f003 0302 	and.w	r3, r3, #2
 8004dc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dca:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004dce:	460b      	mov	r3, r1
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	d011      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004dd4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dd8:	3308      	adds	r3, #8
 8004dda:	2101      	movs	r1, #1
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f000 f89b 	bl	8004f18 <RCCEx_PLL2_Config>
 8004de2:	4603      	mov	r3, r0
 8004de4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004de8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d003      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x1220>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004df0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004df4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004df8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e00:	2100      	movs	r1, #0
 8004e02:	61b9      	str	r1, [r7, #24]
 8004e04:	f003 0304 	and.w	r3, r3, #4
 8004e08:	61fb      	str	r3, [r7, #28]
 8004e0a:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004e0e:	460b      	mov	r3, r1
 8004e10:	4313      	orrs	r3, r2
 8004e12:	d011      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x1260>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004e14:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e18:	3308      	adds	r3, #8
 8004e1a:	2102      	movs	r1, #2
 8004e1c:	4618      	mov	r0, r3
 8004e1e:	f000 f87b 	bl	8004f18 <RCCEx_PLL2_Config>
 8004e22:	4603      	mov	r3, r0
 8004e24:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004e28:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d003      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x1260>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e34:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004e38:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e40:	2100      	movs	r1, #0
 8004e42:	6139      	str	r1, [r7, #16]
 8004e44:	f003 0308 	and.w	r3, r3, #8
 8004e48:	617b      	str	r3, [r7, #20]
 8004e4a:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004e4e:	460b      	mov	r3, r1
 8004e50:	4313      	orrs	r3, r2
 8004e52:	d011      	beq.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004e54:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e58:	3328      	adds	r3, #40	@ 0x28
 8004e5a:	2100      	movs	r1, #0
 8004e5c:	4618      	mov	r0, r3
 8004e5e:	f000 f90d 	bl	800507c <RCCEx_PLL3_Config>
 8004e62:	4603      	mov	r3, r0
 8004e64:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
  
    if (ret == HAL_OK)
 8004e68:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d003      	beq.n	8004e78 <HAL_RCCEx_PeriphCLKConfig+0x12a0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e70:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004e74:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004e78:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e80:	2100      	movs	r1, #0
 8004e82:	60b9      	str	r1, [r7, #8]
 8004e84:	f003 0310 	and.w	r3, r3, #16
 8004e88:	60fb      	str	r3, [r7, #12]
 8004e8a:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004e8e:	460b      	mov	r3, r1
 8004e90:	4313      	orrs	r3, r2
 8004e92:	d011      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e94:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004e98:	3328      	adds	r3, #40	@ 0x28
 8004e9a:	2101      	movs	r1, #1
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f000 f8ed 	bl	800507c <RCCEx_PLL3_Config>
 8004ea2:	4603      	mov	r3, r0
 8004ea4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004ea8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d003      	beq.n	8004eb8 <HAL_RCCEx_PeriphCLKConfig+0x12e0>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eb0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004eb4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004eb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec0:	2100      	movs	r1, #0
 8004ec2:	6039      	str	r1, [r7, #0]
 8004ec4:	f003 0320 	and.w	r3, r3, #32
 8004ec8:	607b      	str	r3, [r7, #4]
 8004eca:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004ece:	460b      	mov	r3, r1
 8004ed0:	4313      	orrs	r3, r2
 8004ed2:	d011      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004ed4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8004ed8:	3328      	adds	r3, #40	@ 0x28
 8004eda:	2102      	movs	r1, #2
 8004edc:	4618      	mov	r0, r3
 8004ede:	f000 f8cd 	bl	800507c <RCCEx_PLL3_Config>
 8004ee2:	4603      	mov	r3, r0
 8004ee4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
    
    if (ret == HAL_OK)
 8004ee8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d003      	beq.n	8004ef8 <HAL_RCCEx_PeriphCLKConfig+0x1320>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ef0:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8004ef4:	f887 3116 	strb.w	r3, [r7, #278]	@ 0x116
    } 
  }

  if (status == HAL_OK)
 8004ef8:	f897 3116 	ldrb.w	r3, [r7, #278]	@ 0x116
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d101      	bne.n	8004f04 <HAL_RCCEx_PeriphCLKConfig+0x132c>
  {
    return HAL_OK;
 8004f00:	2300      	movs	r3, #0
 8004f02:	e000      	b.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x132e>
  }
  return HAL_ERROR;
 8004f04:	2301      	movs	r3, #1
}
 8004f06:	4618      	mov	r0, r3
 8004f08:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8004f0c:	46bd      	mov	sp, r7
 8004f0e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f12:	bf00      	nop
 8004f14:	58024400 	.word	0x58024400

08004f18 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004f18:	b580      	push	{r7, lr}
 8004f1a:	b084      	sub	sp, #16
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
 8004f20:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f22:	2300      	movs	r3, #0
 8004f24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004f26:	4b53      	ldr	r3, [pc, #332]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004f28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f2a:	f003 0303 	and.w	r3, r3, #3
 8004f2e:	2b03      	cmp	r3, #3
 8004f30:	d101      	bne.n	8004f36 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004f32:	2301      	movs	r3, #1
 8004f34:	e099      	b.n	800506a <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004f36:	4b4f      	ldr	r3, [pc, #316]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004f38:	681b      	ldr	r3, [r3, #0]
 8004f3a:	4a4e      	ldr	r2, [pc, #312]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004f3c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004f40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004f42:	f7fc f909 	bl	8001158 <HAL_GetTick>
 8004f46:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f48:	e008      	b.n	8004f5c <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004f4a:	f7fc f905 	bl	8001158 <HAL_GetTick>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	1ad3      	subs	r3, r2, r3
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d901      	bls.n	8004f5c <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004f58:	2303      	movs	r3, #3
 8004f5a:	e086      	b.n	800506a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004f5c:	4b45      	ldr	r3, [pc, #276]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d1f0      	bne.n	8004f4a <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004f68:	4b42      	ldr	r3, [pc, #264]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004f6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f6c:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	031b      	lsls	r3, r3, #12
 8004f76:	493f      	ldr	r1, [pc, #252]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004f78:	4313      	orrs	r3, r2
 8004f7a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	685b      	ldr	r3, [r3, #4]
 8004f80:	3b01      	subs	r3, #1
 8004f82:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	3b01      	subs	r3, #1
 8004f8c:	025b      	lsls	r3, r3, #9
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	431a      	orrs	r2, r3
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	68db      	ldr	r3, [r3, #12]
 8004f96:	3b01      	subs	r3, #1
 8004f98:	041b      	lsls	r3, r3, #16
 8004f9a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004f9e:	431a      	orrs	r2, r3
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	691b      	ldr	r3, [r3, #16]
 8004fa4:	3b01      	subs	r3, #1
 8004fa6:	061b      	lsls	r3, r3, #24
 8004fa8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004fac:	4931      	ldr	r1, [pc, #196]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004fae:	4313      	orrs	r3, r2
 8004fb0:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004fb2:	4b30      	ldr	r3, [pc, #192]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004fb4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fb6:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	695b      	ldr	r3, [r3, #20]
 8004fbe:	492d      	ldr	r1, [pc, #180]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004fc4:	4b2b      	ldr	r3, [pc, #172]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fc8:	f023 0220 	bic.w	r2, r3, #32
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	699b      	ldr	r3, [r3, #24]
 8004fd0:	4928      	ldr	r1, [pc, #160]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004fd2:	4313      	orrs	r3, r2
 8004fd4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004fd6:	4b27      	ldr	r3, [pc, #156]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004fd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fda:	4a26      	ldr	r2, [pc, #152]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004fdc:	f023 0310 	bic.w	r3, r3, #16
 8004fe0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004fe2:	4b24      	ldr	r3, [pc, #144]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004fe4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004fe6:	4b24      	ldr	r3, [pc, #144]	@ (8005078 <RCCEx_PLL2_Config+0x160>)
 8004fe8:	4013      	ands	r3, r2
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	69d2      	ldr	r2, [r2, #28]
 8004fee:	00d2      	lsls	r2, r2, #3
 8004ff0:	4920      	ldr	r1, [pc, #128]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004ff2:	4313      	orrs	r3, r2
 8004ff4:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004ff6:	4b1f      	ldr	r3, [pc, #124]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004ff8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ffa:	4a1e      	ldr	r2, [pc, #120]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8004ffc:	f043 0310 	orr.w	r3, r3, #16
 8005000:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005002:	683b      	ldr	r3, [r7, #0]
 8005004:	2b00      	cmp	r3, #0
 8005006:	d106      	bne.n	8005016 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005008:	4b1a      	ldr	r3, [pc, #104]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 800500a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800500c:	4a19      	ldr	r2, [pc, #100]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 800500e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005012:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005014:	e00f      	b.n	8005036 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d106      	bne.n	800502a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800501c:	4b15      	ldr	r3, [pc, #84]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 800501e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005020:	4a14      	ldr	r2, [pc, #80]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8005022:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005026:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005028:	e005      	b.n	8005036 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800502a:	4b12      	ldr	r3, [pc, #72]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 800502c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800502e:	4a11      	ldr	r2, [pc, #68]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8005030:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005034:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005036:	4b0f      	ldr	r3, [pc, #60]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a0e      	ldr	r2, [pc, #56]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 800503c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8005040:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005042:	f7fc f889 	bl	8001158 <HAL_GetTick>
 8005046:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005048:	e008      	b.n	800505c <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800504a:	f7fc f885 	bl	8001158 <HAL_GetTick>
 800504e:	4602      	mov	r2, r0
 8005050:	68bb      	ldr	r3, [r7, #8]
 8005052:	1ad3      	subs	r3, r2, r3
 8005054:	2b02      	cmp	r3, #2
 8005056:	d901      	bls.n	800505c <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005058:	2303      	movs	r3, #3
 800505a:	e006      	b.n	800506a <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800505c:	4b05      	ldr	r3, [pc, #20]	@ (8005074 <RCCEx_PLL2_Config+0x15c>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005064:	2b00      	cmp	r3, #0
 8005066:	d0f0      	beq.n	800504a <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8005068:	7bfb      	ldrb	r3, [r7, #15]
}
 800506a:	4618      	mov	r0, r3
 800506c:	3710      	adds	r7, #16
 800506e:	46bd      	mov	sp, r7
 8005070:	bd80      	pop	{r7, pc}
 8005072:	bf00      	nop
 8005074:	58024400 	.word	0x58024400
 8005078:	ffff0007 	.word	0xffff0007

0800507c <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800507c:	b580      	push	{r7, lr}
 800507e:	b084      	sub	sp, #16
 8005080:	af00      	add	r7, sp, #0
 8005082:	6078      	str	r0, [r7, #4]
 8005084:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005086:	2300      	movs	r3, #0
 8005088:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800508a:	4b53      	ldr	r3, [pc, #332]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 800508c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800508e:	f003 0303 	and.w	r3, r3, #3
 8005092:	2b03      	cmp	r3, #3
 8005094:	d101      	bne.n	800509a <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	e099      	b.n	80051ce <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800509a:	4b4f      	ldr	r3, [pc, #316]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	4a4e      	ldr	r2, [pc, #312]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 80050a0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80050a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80050a6:	f7fc f857 	bl	8001158 <HAL_GetTick>
 80050aa:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80050ac:	e008      	b.n	80050c0 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80050ae:	f7fc f853 	bl	8001158 <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	68bb      	ldr	r3, [r7, #8]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d901      	bls.n	80050c0 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e086      	b.n	80051ce <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80050c0:	4b45      	ldr	r3, [pc, #276]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d1f0      	bne.n	80050ae <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 80050cc:	4b42      	ldr	r3, [pc, #264]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 80050ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050d0:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	051b      	lsls	r3, r3, #20
 80050da:	493f      	ldr	r1, [pc, #252]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 80050dc:	4313      	orrs	r3, r2
 80050de:	628b      	str	r3, [r1, #40]	@ 0x28
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	685b      	ldr	r3, [r3, #4]
 80050e4:	3b01      	subs	r3, #1
 80050e6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	3b01      	subs	r3, #1
 80050f0:	025b      	lsls	r3, r3, #9
 80050f2:	b29b      	uxth	r3, r3
 80050f4:	431a      	orrs	r2, r3
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	68db      	ldr	r3, [r3, #12]
 80050fa:	3b01      	subs	r3, #1
 80050fc:	041b      	lsls	r3, r3, #16
 80050fe:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005102:	431a      	orrs	r2, r3
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	691b      	ldr	r3, [r3, #16]
 8005108:	3b01      	subs	r3, #1
 800510a:	061b      	lsls	r3, r3, #24
 800510c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005110:	4931      	ldr	r1, [pc, #196]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 8005112:	4313      	orrs	r3, r2
 8005114:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005116:	4b30      	ldr	r3, [pc, #192]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 8005118:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800511a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	695b      	ldr	r3, [r3, #20]
 8005122:	492d      	ldr	r1, [pc, #180]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 8005124:	4313      	orrs	r3, r2
 8005126:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005128:	4b2b      	ldr	r3, [pc, #172]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 800512a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800512c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	699b      	ldr	r3, [r3, #24]
 8005134:	4928      	ldr	r1, [pc, #160]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 8005136:	4313      	orrs	r3, r2
 8005138:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800513a:	4b27      	ldr	r3, [pc, #156]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 800513c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800513e:	4a26      	ldr	r2, [pc, #152]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 8005140:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005144:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005146:	4b24      	ldr	r3, [pc, #144]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 8005148:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800514a:	4b24      	ldr	r3, [pc, #144]	@ (80051dc <RCCEx_PLL3_Config+0x160>)
 800514c:	4013      	ands	r3, r2
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	69d2      	ldr	r2, [r2, #28]
 8005152:	00d2      	lsls	r2, r2, #3
 8005154:	4920      	ldr	r1, [pc, #128]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 8005156:	4313      	orrs	r3, r2
 8005158:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800515a:	4b1f      	ldr	r3, [pc, #124]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 800515c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800515e:	4a1e      	ldr	r2, [pc, #120]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 8005160:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005164:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	2b00      	cmp	r3, #0
 800516a:	d106      	bne.n	800517a <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800516c:	4b1a      	ldr	r3, [pc, #104]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 800516e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005170:	4a19      	ldr	r2, [pc, #100]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 8005172:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005176:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005178:	e00f      	b.n	800519a <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	2b01      	cmp	r3, #1
 800517e:	d106      	bne.n	800518e <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005180:	4b15      	ldr	r3, [pc, #84]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 8005182:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005184:	4a14      	ldr	r2, [pc, #80]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 8005186:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800518a:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800518c:	e005      	b.n	800519a <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800518e:	4b12      	ldr	r3, [pc, #72]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 8005190:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005192:	4a11      	ldr	r2, [pc, #68]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 8005194:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005198:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800519a:	4b0f      	ldr	r3, [pc, #60]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 800519c:	681b      	ldr	r3, [r3, #0]
 800519e:	4a0e      	ldr	r2, [pc, #56]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 80051a0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051a4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80051a6:	f7fb ffd7 	bl	8001158 <HAL_GetTick>
 80051aa:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80051ac:	e008      	b.n	80051c0 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80051ae:	f7fb ffd3 	bl	8001158 <HAL_GetTick>
 80051b2:	4602      	mov	r2, r0
 80051b4:	68bb      	ldr	r3, [r7, #8]
 80051b6:	1ad3      	subs	r3, r2, r3
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	d901      	bls.n	80051c0 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	e006      	b.n	80051ce <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80051c0:	4b05      	ldr	r3, [pc, #20]	@ (80051d8 <RCCEx_PLL3_Config+0x15c>)
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d0f0      	beq.n	80051ae <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 80051cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80051ce:	4618      	mov	r0, r3
 80051d0:	3710      	adds	r7, #16
 80051d2:	46bd      	mov	sp, r7
 80051d4:	bd80      	pop	{r7, pc}
 80051d6:	bf00      	nop
 80051d8:	58024400 	.word	0x58024400
 80051dc:	ffff0007 	.word	0xffff0007

080051e0 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80051e0:	b580      	push	{r7, lr}
 80051e2:	b084      	sub	sp, #16
 80051e4:	af00      	add	r7, sp, #0
 80051e6:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d101      	bne.n	80051f2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e10f      	b.n	8005412 <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	4a87      	ldr	r2, [pc, #540]	@ (800541c <HAL_SPI_Init+0x23c>)
 80051fe:	4293      	cmp	r3, r2
 8005200:	d00f      	beq.n	8005222 <HAL_SPI_Init+0x42>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a86      	ldr	r2, [pc, #536]	@ (8005420 <HAL_SPI_Init+0x240>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d00a      	beq.n	8005222 <HAL_SPI_Init+0x42>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a84      	ldr	r2, [pc, #528]	@ (8005424 <HAL_SPI_Init+0x244>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d005      	beq.n	8005222 <HAL_SPI_Init+0x42>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	68db      	ldr	r3, [r3, #12]
 800521a:	2b0f      	cmp	r3, #15
 800521c:	d901      	bls.n	8005222 <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 800521e:	2301      	movs	r3, #1
 8005220:	e0f7      	b.n	8005412 <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 fbbc 	bl	80059a0 <SPI_GetPacketSize>
 8005228:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a7b      	ldr	r2, [pc, #492]	@ (800541c <HAL_SPI_Init+0x23c>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d00c      	beq.n	800524e <HAL_SPI_Init+0x6e>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a79      	ldr	r2, [pc, #484]	@ (8005420 <HAL_SPI_Init+0x240>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d007      	beq.n	800524e <HAL_SPI_Init+0x6e>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a78      	ldr	r2, [pc, #480]	@ (8005424 <HAL_SPI_Init+0x244>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d002      	beq.n	800524e <HAL_SPI_Init+0x6e>
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	2b08      	cmp	r3, #8
 800524c:	d811      	bhi.n	8005272 <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8005252:	4a72      	ldr	r2, [pc, #456]	@ (800541c <HAL_SPI_Init+0x23c>)
 8005254:	4293      	cmp	r3, r2
 8005256:	d009      	beq.n	800526c <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	4a70      	ldr	r2, [pc, #448]	@ (8005420 <HAL_SPI_Init+0x240>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d004      	beq.n	800526c <HAL_SPI_Init+0x8c>
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	4a6f      	ldr	r2, [pc, #444]	@ (8005424 <HAL_SPI_Init+0x244>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d104      	bne.n	8005276 <HAL_SPI_Init+0x96>
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	2b10      	cmp	r3, #16
 8005270:	d901      	bls.n	8005276 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8005272:	2301      	movs	r3, #1
 8005274:	e0cd      	b.n	8005412 <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800527c:	b2db      	uxtb	r3, r3
 800527e:	2b00      	cmp	r3, #0
 8005280:	d106      	bne.n	8005290 <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2200      	movs	r2, #0
 8005286:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800528a:	6878      	ldr	r0, [r7, #4]
 800528c:	f7fb fc7a 	bl	8000b84 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2202      	movs	r2, #2
 8005294:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	681a      	ldr	r2, [r3, #0]
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f022 0201 	bic.w	r2, r2, #1
 80052a6:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	689b      	ldr	r3, [r3, #8]
 80052ae:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 80052b2:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	699b      	ldr	r3, [r3, #24]
 80052b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80052bc:	d119      	bne.n	80052f2 <HAL_SPI_Init+0x112>
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	685b      	ldr	r3, [r3, #4]
 80052c2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80052c6:	d103      	bne.n	80052d0 <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d008      	beq.n	80052e2 <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 80052d4:	2b00      	cmp	r3, #0
 80052d6:	d10c      	bne.n	80052f2 <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 80052dc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80052e0:	d107      	bne.n	80052f2 <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	681a      	ldr	r2, [r3, #0]
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	681b      	ldr	r3, [r3, #0]
 80052ec:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80052f0:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	685b      	ldr	r3, [r3, #4]
 80052f6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d00f      	beq.n	800531e <HAL_SPI_Init+0x13e>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	68db      	ldr	r3, [r3, #12]
 8005302:	2b06      	cmp	r3, #6
 8005304:	d90b      	bls.n	800531e <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	681b      	ldr	r3, [r3, #0]
 800530c:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	430a      	orrs	r2, r1
 800531a:	601a      	str	r2, [r3, #0]
 800531c:	e007      	b.n	800532e <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800532c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	69da      	ldr	r2, [r3, #28]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005336:	431a      	orrs	r2, r3
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	431a      	orrs	r2, r3
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005340:	ea42 0103 	orr.w	r1, r2, r3
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	68da      	ldr	r2, [r3, #12]
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	430a      	orrs	r2, r1
 800534e:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005358:	431a      	orrs	r2, r3
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800535e:	431a      	orrs	r2, r3
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	699b      	ldr	r3, [r3, #24]
 8005364:	431a      	orrs	r2, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	431a      	orrs	r2, r3
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	695b      	ldr	r3, [r3, #20]
 8005370:	431a      	orrs	r2, r3
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6a1b      	ldr	r3, [r3, #32]
 8005376:	431a      	orrs	r2, r3
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	685b      	ldr	r3, [r3, #4]
 800537c:	431a      	orrs	r2, r3
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005382:	431a      	orrs	r2, r3
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	431a      	orrs	r2, r3
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800538e:	ea42 0103 	orr.w	r1, r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	430a      	orrs	r2, r1
 800539c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	685b      	ldr	r3, [r3, #4]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d113      	bne.n	80053ce <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	689b      	ldr	r3, [r3, #8]
 80053ac:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053b8:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	689b      	ldr	r3, [r3, #8]
 80053c0:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80053cc:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f022 0201 	bic.w	r2, r2, #1
 80053dc:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	685b      	ldr	r3, [r3, #4]
 80053e2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d00a      	beq.n	8005400 <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	68db      	ldr	r3, [r3, #12]
 80053f0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	430a      	orrs	r2, r1
 80053fe:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2200      	movs	r2, #0
 8005404:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2201      	movs	r2, #1
 800540c:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8005410:	2300      	movs	r3, #0
}
 8005412:	4618      	mov	r0, r3
 8005414:	3710      	adds	r7, #16
 8005416:	46bd      	mov	sp, r7
 8005418:	bd80      	pop	{r7, pc}
 800541a:	bf00      	nop
 800541c:	40013000 	.word	0x40013000
 8005420:	40003800 	.word	0x40003800
 8005424:	40003c00 	.word	0x40003c00

08005428 <HAL_SPI_Transmit>:
  * @param  Size   : amount of data to be sent
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005428:	b580      	push	{r7, lr}
 800542a:	b088      	sub	sp, #32
 800542c:	af02      	add	r7, sp, #8
 800542e:	60f8      	str	r0, [r7, #12]
 8005430:	60b9      	str	r1, [r7, #8]
 8005432:	603b      	str	r3, [r7, #0]
 8005434:	4613      	mov	r3, r2
 8005436:	80fb      	strh	r3, [r7, #6]
#if defined (__GNUC__)
  __IO uint16_t *ptxdr_16bits = (__IO uint16_t *)(&(hspi->Instance->TXDR));
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	3320      	adds	r3, #32
 800543e:	617b      	str	r3, [r7, #20]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE_2LINES_TXONLY(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005440:	f7fb fe8a 	bl	8001158 <HAL_GetTick>
 8005444:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800544c:	b2db      	uxtb	r3, r3
 800544e:	2b01      	cmp	r3, #1
 8005450:	d001      	beq.n	8005456 <HAL_SPI_Transmit+0x2e>
  {
    return HAL_BUSY;
 8005452:	2302      	movs	r3, #2
 8005454:	e1d1      	b.n	80057fa <HAL_SPI_Transmit+0x3d2>
  }

  if ((pData == NULL) || (Size == 0UL))
 8005456:	68bb      	ldr	r3, [r7, #8]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d002      	beq.n	8005462 <HAL_SPI_Transmit+0x3a>
 800545c:	88fb      	ldrh	r3, [r7, #6]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d101      	bne.n	8005466 <HAL_SPI_Transmit+0x3e>
  {
    return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e1c9      	b.n	80057fa <HAL_SPI_Transmit+0x3d2>
  }

  /* Lock the process */
  __HAL_LOCK(hspi);
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	f893 3080 	ldrb.w	r3, [r3, #128]	@ 0x80
 800546c:	2b01      	cmp	r3, #1
 800546e:	d101      	bne.n	8005474 <HAL_SPI_Transmit+0x4c>
 8005470:	2302      	movs	r3, #2
 8005472:	e1c2      	b.n	80057fa <HAL_SPI_Transmit+0x3d2>
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	2201      	movs	r2, #1
 8005478:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2203      	movs	r2, #3
 8005480:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2200      	movs	r2, #0
 8005488:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	68ba      	ldr	r2, [r7, #8]
 8005490:	65da      	str	r2, [r3, #92]	@ 0x5c
  hspi->TxXferSize  = Size;
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	88fa      	ldrh	r2, [r7, #6]
 8005496:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
  hspi->TxXferCount = Size;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	88fa      	ldrh	r2, [r7, #6]
 800549e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = NULL;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	665a      	str	r2, [r3, #100]	@ 0x64
  hspi->RxXferSize  = (uint16_t) 0UL;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2200      	movs	r2, #0
 80054ac:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  hspi->RxXferCount = (uint16_t) 0UL;
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	2200      	movs	r2, #0
 80054b4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  hspi->TxISR       = NULL;
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	2200      	movs	r2, #0
 80054bc:	675a      	str	r2, [r3, #116]	@ 0x74
  hspi->RxISR       = NULL;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2200      	movs	r2, #0
 80054c2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	689b      	ldr	r3, [r3, #8]
 80054c8:	f5b3 2fc0 	cmp.w	r3, #393216	@ 0x60000
 80054cc:	d108      	bne.n	80054e0 <HAL_SPI_Transmit+0xb8>
  {
    SPI_1LINE_TX(hspi);
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054dc:	601a      	str	r2, [r3, #0]
 80054de:	e009      	b.n	80054f4 <HAL_SPI_Transmit+0xcc>
  }
  else
  {
    SPI_2LINES_TX(hspi);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68db      	ldr	r3, [r3, #12]
 80054e6:	f423 22c0 	bic.w	r2, r3, #393216	@ 0x60000
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 80054f2:	60da      	str	r2, [r3, #12]
  }

  /* Set the number of data at current transfer */
  MODIFY_REG(hspi->Instance->CR2, SPI_CR2_TSIZE, Size);
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685a      	ldr	r2, [r3, #4]
 80054fa:	4b96      	ldr	r3, [pc, #600]	@ (8005754 <HAL_SPI_Transmit+0x32c>)
 80054fc:	4013      	ands	r3, r2
 80054fe:	88f9      	ldrh	r1, [r7, #6]
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	6812      	ldr	r2, [r2, #0]
 8005504:	430b      	orrs	r3, r1
 8005506:	6053      	str	r3, [r2, #4]

  /* Enable SPI peripheral */
  __HAL_SPI_ENABLE(hspi);
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f042 0201 	orr.w	r2, r2, #1
 8005516:	601a      	str	r2, [r3, #0]

  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005520:	d107      	bne.n	8005532 <HAL_SPI_Transmit+0x10a>
  {
    /* Master transfer start */
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CSTART);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005530:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 32 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_16BIT)
 8005532:	68fb      	ldr	r3, [r7, #12]
 8005534:	68db      	ldr	r3, [r3, #12]
 8005536:	2b0f      	cmp	r3, #15
 8005538:	d947      	bls.n	80055ca <HAL_SPI_Transmit+0x1a2>
  {
    /* Transmit data in 32 Bit mode */
    while (hspi->TxXferCount > 0UL)
 800553a:	e03f      	b.n	80055bc <HAL_SPI_Transmit+0x194>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	695b      	ldr	r3, [r3, #20]
 8005542:	f003 0302 	and.w	r3, r3, #2
 8005546:	2b02      	cmp	r3, #2
 8005548:	d114      	bne.n	8005574 <HAL_SPI_Transmit+0x14c>
      {
        *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	6812      	ldr	r2, [r2, #0]
 8005554:	621a      	str	r2, [r3, #32]
        hspi->pTxBuffPtr += sizeof(uint32_t);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800555a:	1d1a      	adds	r2, r3, #4
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	65da      	str	r2, [r3, #92]	@ 0x5c
        hspi->TxXferCount--;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005566:	b29b      	uxth	r3, r3
 8005568:	3b01      	subs	r3, #1
 800556a:	b29a      	uxth	r2, r3
 800556c:	68fb      	ldr	r3, [r7, #12]
 800556e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005572:	e023      	b.n	80055bc <HAL_SPI_Transmit+0x194>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005574:	f7fb fdf0 	bl	8001158 <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	683a      	ldr	r2, [r7, #0]
 8005580:	429a      	cmp	r2, r3
 8005582:	d803      	bhi.n	800558c <HAL_SPI_Transmit+0x164>
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	f1b3 3fff 	cmp.w	r3, #4294967295
 800558a:	d102      	bne.n	8005592 <HAL_SPI_Transmit+0x16a>
 800558c:	683b      	ldr	r3, [r7, #0]
 800558e:	2b00      	cmp	r3, #0
 8005590:	d114      	bne.n	80055bc <HAL_SPI_Transmit+0x194>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005592:	68f8      	ldr	r0, [r7, #12]
 8005594:	f000 f936 	bl	8005804 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800559e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	2201      	movs	r2, #1
 80055ac:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	2200      	movs	r2, #0
 80055b4:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e11e      	b.n	80057fa <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80055c2:	b29b      	uxth	r3, r3
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d1b9      	bne.n	800553c <HAL_SPI_Transmit+0x114>
 80055c8:	e0f1      	b.n	80057ae <HAL_SPI_Transmit+0x386>
        }
      }
    }
  }
  /* Transmit data in 16 Bit mode */
  else if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	68db      	ldr	r3, [r3, #12]
 80055ce:	2b07      	cmp	r3, #7
 80055d0:	f240 80e6 	bls.w	80057a0 <HAL_SPI_Transmit+0x378>
  {
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0UL)
 80055d4:	e05d      	b.n	8005692 <HAL_SPI_Transmit+0x26a>
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	695b      	ldr	r3, [r3, #20]
 80055dc:	f003 0302 	and.w	r3, r3, #2
 80055e0:	2b02      	cmp	r3, #2
 80055e2:	d132      	bne.n	800564a <HAL_SPI_Transmit+0x222>
      {
        if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80055ea:	b29b      	uxth	r3, r3
 80055ec:	2b01      	cmp	r3, #1
 80055ee:	d918      	bls.n	8005622 <HAL_SPI_Transmit+0x1fa>
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d014      	beq.n	8005622 <HAL_SPI_Transmit+0x1fa>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	6812      	ldr	r2, [r2, #0]
 8005602:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005608:	1d1a      	adds	r2, r3, #4
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005614:	b29b      	uxth	r3, r3
 8005616:	3b02      	subs	r3, #2
 8005618:	b29a      	uxth	r2, r3
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005620:	e037      	b.n	8005692 <HAL_SPI_Transmit+0x26a>
        }
        else
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005626:	881a      	ldrh	r2, [r3, #0]
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005630:	1c9a      	adds	r2, r3, #2
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800563c:	b29b      	uxth	r3, r3
 800563e:	3b01      	subs	r3, #1
 8005640:	b29a      	uxth	r2, r3
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005648:	e023      	b.n	8005692 <HAL_SPI_Transmit+0x26a>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800564a:	f7fb fd85 	bl	8001158 <HAL_GetTick>
 800564e:	4602      	mov	r2, r0
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	683a      	ldr	r2, [r7, #0]
 8005656:	429a      	cmp	r2, r3
 8005658:	d803      	bhi.n	8005662 <HAL_SPI_Transmit+0x23a>
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005660:	d102      	bne.n	8005668 <HAL_SPI_Transmit+0x240>
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	2b00      	cmp	r3, #0
 8005666:	d114      	bne.n	8005692 <HAL_SPI_Transmit+0x26a>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f000 f8cb 	bl	8005804 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005674:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	2201      	movs	r2, #1
 8005682:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800568e:	2303      	movs	r3, #3
 8005690:	e0b3      	b.n	80057fa <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005698:	b29b      	uxth	r3, r3
 800569a:	2b00      	cmp	r3, #0
 800569c:	d19b      	bne.n	80055d6 <HAL_SPI_Transmit+0x1ae>
 800569e:	e086      	b.n	80057ae <HAL_SPI_Transmit+0x386>
  else
  {
    while (hspi->TxXferCount > 0UL)
    {
      /* Wait until TXP flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXP))
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	695b      	ldr	r3, [r3, #20]
 80056a6:	f003 0302 	and.w	r3, r3, #2
 80056aa:	2b02      	cmp	r3, #2
 80056ac:	d154      	bne.n	8005758 <HAL_SPI_Transmit+0x330>
      {
        if ((hspi->TxXferCount > 3UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_03DATA))
 80056ae:	68fb      	ldr	r3, [r7, #12]
 80056b0:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80056b4:	b29b      	uxth	r3, r3
 80056b6:	2b03      	cmp	r3, #3
 80056b8:	d918      	bls.n	80056ec <HAL_SPI_Transmit+0x2c4>
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056be:	2b40      	cmp	r3, #64	@ 0x40
 80056c0:	d914      	bls.n	80056ec <HAL_SPI_Transmit+0x2c4>
        {
          *((__IO uint32_t *)&hspi->Instance->TXDR) = *((const uint32_t *)hspi->pTxBuffPtr);
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	6812      	ldr	r2, [r2, #0]
 80056cc:	621a      	str	r2, [r3, #32]
          hspi->pTxBuffPtr += sizeof(uint32_t);
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056d2:	1d1a      	adds	r2, r3, #4
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)4UL;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80056de:	b29b      	uxth	r3, r3
 80056e0:	3b04      	subs	r3, #4
 80056e2:	b29a      	uxth	r2, r3
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 80056ea:	e059      	b.n	80057a0 <HAL_SPI_Transmit+0x378>
        }
        else if ((hspi->TxXferCount > 1UL) && (hspi->Init.FifoThreshold > SPI_FIFO_THRESHOLD_01DATA))
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	2b01      	cmp	r3, #1
 80056f6:	d917      	bls.n	8005728 <HAL_SPI_Transmit+0x300>
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056fc:	2b00      	cmp	r3, #0
 80056fe:	d013      	beq.n	8005728 <HAL_SPI_Transmit+0x300>
        {
#if defined (__GNUC__)
          *ptxdr_16bits = *((const uint16_t *)hspi->pTxBuffPtr);
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005704:	881a      	ldrh	r2, [r3, #0]
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	801a      	strh	r2, [r3, #0]
#else
          *((__IO uint16_t *)&hspi->Instance->TXDR) = *((const uint16_t *)hspi->pTxBuffPtr);
#endif /* __GNUC__ */
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800570e:	1c9a      	adds	r2, r3, #2
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount -= (uint16_t)2UL;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 800571a:	b29b      	uxth	r3, r3
 800571c:	3b02      	subs	r3, #2
 800571e:	b29a      	uxth	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005726:	e03b      	b.n	80057a0 <HAL_SPI_Transmit+0x378>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->TXDR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	3320      	adds	r3, #32
 8005732:	7812      	ldrb	r2, [r2, #0]
 8005734:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr += sizeof(uint8_t);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800573a:	1c5a      	adds	r2, r3, #1
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	65da      	str	r2, [r3, #92]	@ 0x5c
          hspi->TxXferCount--;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 8005746:	b29b      	uxth	r3, r3
 8005748:	3b01      	subs	r3, #1
 800574a:	b29a      	uxth	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
 8005752:	e025      	b.n	80057a0 <HAL_SPI_Transmit+0x378>
 8005754:	ffff0000 	.word	0xffff0000
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005758:	f7fb fcfe 	bl	8001158 <HAL_GetTick>
 800575c:	4602      	mov	r2, r0
 800575e:	693b      	ldr	r3, [r7, #16]
 8005760:	1ad3      	subs	r3, r2, r3
 8005762:	683a      	ldr	r2, [r7, #0]
 8005764:	429a      	cmp	r2, r3
 8005766:	d803      	bhi.n	8005770 <HAL_SPI_Transmit+0x348>
 8005768:	683b      	ldr	r3, [r7, #0]
 800576a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800576e:	d102      	bne.n	8005776 <HAL_SPI_Transmit+0x34e>
 8005770:	683b      	ldr	r3, [r7, #0]
 8005772:	2b00      	cmp	r3, #0
 8005774:	d114      	bne.n	80057a0 <HAL_SPI_Transmit+0x378>
        {
          /* Call standard close procedure with error check */
          SPI_CloseTransfer(hspi);
 8005776:	68f8      	ldr	r0, [r7, #12]
 8005778:	f000 f844 	bl	8005804 <SPI_CloseTransfer>

          SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_TIMEOUT);
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005782:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
          hspi->State = HAL_SPI_STATE_READY;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	2201      	movs	r2, #1
 8005790:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

          /* Unlock the process */
          __HAL_UNLOCK(hspi);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	2200      	movs	r2, #0
 8005798:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

          return HAL_TIMEOUT;
 800579c:	2303      	movs	r3, #3
 800579e:	e02c      	b.n	80057fa <HAL_SPI_Transmit+0x3d2>
    while (hspi->TxXferCount > 0UL)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	f8b3 3062 	ldrh.w	r3, [r3, #98]	@ 0x62
 80057a6:	b29b      	uxth	r3, r3
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	f47f af79 	bne.w	80056a0 <HAL_SPI_Transmit+0x278>
      }
    }
  }

  /* Wait for Tx (and CRC) data to be sent */
  if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_EOT, RESET, Timeout, tickstart) != HAL_OK)
 80057ae:	693b      	ldr	r3, [r7, #16]
 80057b0:	9300      	str	r3, [sp, #0]
 80057b2:	683b      	ldr	r3, [r7, #0]
 80057b4:	2200      	movs	r2, #0
 80057b6:	2108      	movs	r1, #8
 80057b8:	68f8      	ldr	r0, [r7, #12]
 80057ba:	f000 f8c3 	bl	8005944 <SPI_WaitOnFlagUntilTimeout>
 80057be:	4603      	mov	r3, r0
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d007      	beq.n	80057d4 <HAL_SPI_Transmit+0x3ac>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057ca:	f043 0220 	orr.w	r2, r3, #32
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  }

  /* Call standard close procedure with error check */
  SPI_CloseTransfer(hspi);
 80057d4:	68f8      	ldr	r0, [r7, #12]
 80057d6:	f000 f815 	bl	8005804 <SPI_CloseTransfer>

  hspi->State = HAL_SPI_STATE_READY;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2201      	movs	r2, #1
 80057de:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2200      	movs	r2, #0
 80057e6:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d001      	beq.n	80057f8 <HAL_SPI_Transmit+0x3d0>
  {
    return HAL_ERROR;
 80057f4:	2301      	movs	r3, #1
 80057f6:	e000      	b.n	80057fa <HAL_SPI_Transmit+0x3d2>
  }
  else
  {
    return HAL_OK;
 80057f8:	2300      	movs	r3, #0
  }
}
 80057fa:	4618      	mov	r0, r3
 80057fc:	3718      	adds	r7, #24
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop

08005804 <SPI_CloseTransfer>:
  *               the configuration information for SPI module.
  * @retval HAL_ERROR: if any error detected
  *         HAL_OK: if nothing detected
  */
static void SPI_CloseTransfer(SPI_HandleTypeDef *hspi)
{
 8005804:	b480      	push	{r7}
 8005806:	b085      	sub	sp, #20
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  uint32_t itflag = hspi->Instance->SR;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	695b      	ldr	r3, [r3, #20]
 8005812:	60fb      	str	r3, [r7, #12]

  __HAL_SPI_CLEAR_EOTFLAG(hspi);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	699a      	ldr	r2, [r3, #24]
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f042 0208 	orr.w	r2, r2, #8
 8005822:	619a      	str	r2, [r3, #24]
  __HAL_SPI_CLEAR_TXTFFLAG(hspi);
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	699a      	ldr	r2, [r3, #24]
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f042 0210 	orr.w	r2, r2, #16
 8005832:	619a      	str	r2, [r3, #24]

  /* Disable SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	681a      	ldr	r2, [r3, #0]
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f022 0201 	bic.w	r2, r2, #1
 8005842:	601a      	str	r2, [r3, #0]

  /* Disable ITs */
  __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_EOT | SPI_IT_TXP | SPI_IT_RXP | SPI_IT_DXP | SPI_IT_UDR | SPI_IT_OVR | \
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	6919      	ldr	r1, [r3, #16]
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681a      	ldr	r2, [r3, #0]
 800584e:	4b3c      	ldr	r3, [pc, #240]	@ (8005940 <SPI_CloseTransfer+0x13c>)
 8005850:	400b      	ands	r3, r1
 8005852:	6113      	str	r3, [r2, #16]
                              SPI_IT_FRE | SPI_IT_MODF));

  /* Disable Tx DMA Request */
  CLEAR_BIT(hspi->Instance->CFG1, SPI_CFG1_TXDMAEN | SPI_CFG1_RXDMAEN);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	689a      	ldr	r2, [r3, #8]
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f422 4240 	bic.w	r2, r2, #49152	@ 0xc000
 8005862:	609a      	str	r2, [r3, #8]

  /* Report UnderRun error for non RX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 800586a:	b2db      	uxtb	r3, r3
 800586c:	2b04      	cmp	r3, #4
 800586e:	d014      	beq.n	800589a <SPI_CloseTransfer+0x96>
  {
    if ((itflag & SPI_FLAG_UDR) != 0UL)
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	f003 0320 	and.w	r3, r3, #32
 8005876:	2b00      	cmp	r3, #0
 8005878:	d00f      	beq.n	800589a <SPI_CloseTransfer+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_UDR);
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005880:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_UDRFLAG(hspi);
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	699a      	ldr	r2, [r3, #24]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f042 0220 	orr.w	r2, r2, #32
 8005898:	619a      	str	r2, [r3, #24]
    }
  }

  /* Report OverRun error for non TX Only communication */
  if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 80058a0:	b2db      	uxtb	r3, r3
 80058a2:	2b03      	cmp	r3, #3
 80058a4:	d014      	beq.n	80058d0 <SPI_CloseTransfer+0xcc>
  {
    if ((itflag & SPI_FLAG_OVR) != 0UL)
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d00f      	beq.n	80058d0 <SPI_CloseTransfer+0xcc>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058b6:	f043 0204 	orr.w	r2, r3, #4
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	699a      	ldr	r2, [r3, #24]
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80058ce:	619a      	str	r2, [r3, #24]
    }
#endif /* USE_SPI_CRC */
  }

  /* SPI Mode Fault error interrupt occurred -------------------------------*/
  if ((itflag & SPI_FLAG_MODF) != 0UL)
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00f      	beq.n	80058fa <SPI_CloseTransfer+0xf6>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80058e0:	f043 0201 	orr.w	r2, r3, #1
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_MODFFLAG(hspi);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	699a      	ldr	r2, [r3, #24]
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058f8:	619a      	str	r2, [r3, #24]
  }

  /* SPI Frame error interrupt occurred ------------------------------------*/
  if ((itflag & SPI_FLAG_FRE) != 0UL)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005900:	2b00      	cmp	r3, #0
 8005902:	d00f      	beq.n	8005924 <SPI_CloseTransfer+0x120>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800590a:	f043 0208 	orr.w	r2, r3, #8
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	699a      	ldr	r2, [r3, #24]
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005922:	619a      	str	r2, [r3, #24]
  }

  hspi->TxXferCount = (uint16_t)0UL;
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	2200      	movs	r2, #0
 8005928:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
  hspi->RxXferCount = (uint16_t)0UL;
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	2200      	movs	r2, #0
 8005930:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
}
 8005934:	bf00      	nop
 8005936:	3714      	adds	r7, #20
 8005938:	46bd      	mov	sp, r7
 800593a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593e:	4770      	bx	lr
 8005940:	fffffc90 	.word	0xfffffc90

08005944 <SPI_WaitOnFlagUntilTimeout>:
  * @param Tickstart: Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(const SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	603b      	str	r3, [r7, #0]
 8005950:	4613      	mov	r3, r2
 8005952:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005954:	e010      	b.n	8005978 <SPI_WaitOnFlagUntilTimeout+0x34>
  {
    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005956:	f7fb fbff 	bl	8001158 <HAL_GetTick>
 800595a:	4602      	mov	r2, r0
 800595c:	69bb      	ldr	r3, [r7, #24]
 800595e:	1ad3      	subs	r3, r2, r3
 8005960:	683a      	ldr	r2, [r7, #0]
 8005962:	429a      	cmp	r2, r3
 8005964:	d803      	bhi.n	800596e <SPI_WaitOnFlagUntilTimeout+0x2a>
 8005966:	683b      	ldr	r3, [r7, #0]
 8005968:	f1b3 3fff 	cmp.w	r3, #4294967295
 800596c:	d102      	bne.n	8005974 <SPI_WaitOnFlagUntilTimeout+0x30>
 800596e:	683b      	ldr	r3, [r7, #0]
 8005970:	2b00      	cmp	r3, #0
 8005972:	d101      	bne.n	8005978 <SPI_WaitOnFlagUntilTimeout+0x34>
    {
      return HAL_TIMEOUT;
 8005974:	2303      	movs	r3, #3
 8005976:	e00f      	b.n	8005998 <SPI_WaitOnFlagUntilTimeout+0x54>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) == Status)
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	695a      	ldr	r2, [r3, #20]
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	4013      	ands	r3, r2
 8005982:	68ba      	ldr	r2, [r7, #8]
 8005984:	429a      	cmp	r2, r3
 8005986:	bf0c      	ite	eq
 8005988:	2301      	moveq	r3, #1
 800598a:	2300      	movne	r3, #0
 800598c:	b2db      	uxtb	r3, r3
 800598e:	461a      	mov	r2, r3
 8005990:	79fb      	ldrb	r3, [r7, #7]
 8005992:	429a      	cmp	r2, r3
 8005994:	d0df      	beq.n	8005956 <SPI_WaitOnFlagUntilTimeout+0x12>
    }
  }
  return HAL_OK;
 8005996:	2300      	movs	r3, #0
}
 8005998:	4618      	mov	r0, r3
 800599a:	3710      	adds	r7, #16
 800599c:	46bd      	mov	sp, r7
 800599e:	bd80      	pop	{r7, pc}

080059a0 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 80059a0:	b480      	push	{r7}
 80059a2:	b085      	sub	sp, #20
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059ac:	095b      	lsrs	r3, r3, #5
 80059ae:	3301      	adds	r3, #1
 80059b0:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	3301      	adds	r3, #1
 80059b8:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 80059ba:	68bb      	ldr	r3, [r7, #8]
 80059bc:	3307      	adds	r3, #7
 80059be:	08db      	lsrs	r3, r3, #3
 80059c0:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 80059c2:	68bb      	ldr	r3, [r7, #8]
 80059c4:	68fa      	ldr	r2, [r7, #12]
 80059c6:	fb02 f303 	mul.w	r3, r2, r3
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3714      	adds	r7, #20
 80059ce:	46bd      	mov	sp, r7
 80059d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d4:	4770      	bx	lr
	...

080059d8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80059d8:	b084      	sub	sp, #16
 80059da:	b580      	push	{r7, lr}
 80059dc:	b084      	sub	sp, #16
 80059de:	af00      	add	r7, sp, #0
 80059e0:	6078      	str	r0, [r7, #4]
 80059e2:	f107 001c 	add.w	r0, r7, #28
 80059e6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80059ea:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80059ee:	2b01      	cmp	r3, #1
 80059f0:	d121      	bne.n	8005a36 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80059f6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	68da      	ldr	r2, [r3, #12]
 8005a02:	4b2c      	ldr	r3, [pc, #176]	@ (8005ab4 <USB_CoreInit+0xdc>)
 8005a04:	4013      	ands	r3, r2
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	68db      	ldr	r3, [r3, #12]
 8005a0e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005a16:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005a1a:	2b01      	cmp	r3, #1
 8005a1c:	d105      	bne.n	8005a2a <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	68db      	ldr	r3, [r3, #12]
 8005a22:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f001 fafa 	bl	8007024 <USB_CoreReset>
 8005a30:	4603      	mov	r3, r0
 8005a32:	73fb      	strb	r3, [r7, #15]
 8005a34:	e01b      	b.n	8005a6e <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	68db      	ldr	r3, [r3, #12]
 8005a3a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005a42:	6878      	ldr	r0, [r7, #4]
 8005a44:	f001 faee 	bl	8007024 <USB_CoreReset>
 8005a48:	4603      	mov	r3, r0
 8005a4a:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005a4c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d106      	bne.n	8005a62 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a58:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	639a      	str	r2, [r3, #56]	@ 0x38
 8005a60:	e005      	b.n	8005a6e <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005a66:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005a6e:	7fbb      	ldrb	r3, [r7, #30]
 8005a70:	2b01      	cmp	r3, #1
 8005a72:	d116      	bne.n	8005aa2 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a78:	b29a      	uxth	r2, r3
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005a82:	4b0d      	ldr	r3, [pc, #52]	@ (8005ab8 <USB_CoreInit+0xe0>)
 8005a84:	4313      	orrs	r3, r2
 8005a86:	687a      	ldr	r2, [r7, #4]
 8005a88:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	689b      	ldr	r3, [r3, #8]
 8005a8e:	f043 0206 	orr.w	r2, r3, #6
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	689b      	ldr	r3, [r3, #8]
 8005a9a:	f043 0220 	orr.w	r2, r3, #32
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005aa2:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	3710      	adds	r7, #16
 8005aa8:	46bd      	mov	sp, r7
 8005aaa:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005aae:	b004      	add	sp, #16
 8005ab0:	4770      	bx	lr
 8005ab2:	bf00      	nop
 8005ab4:	ffbdffbf 	.word	0xffbdffbf
 8005ab8:	03ee0000 	.word	0x03ee0000

08005abc <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8005abc:	b480      	push	{r7}
 8005abe:	b087      	sub	sp, #28
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	60f8      	str	r0, [r7, #12]
 8005ac4:	60b9      	str	r1, [r7, #8]
 8005ac6:	4613      	mov	r3, r2
 8005ac8:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8005aca:	79fb      	ldrb	r3, [r7, #7]
 8005acc:	2b02      	cmp	r3, #2
 8005ace:	d165      	bne.n	8005b9c <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	4a41      	ldr	r2, [pc, #260]	@ (8005bd8 <USB_SetTurnaroundTime+0x11c>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d906      	bls.n	8005ae6 <USB_SetTurnaroundTime+0x2a>
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	4a40      	ldr	r2, [pc, #256]	@ (8005bdc <USB_SetTurnaroundTime+0x120>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d202      	bcs.n	8005ae6 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8005ae0:	230f      	movs	r3, #15
 8005ae2:	617b      	str	r3, [r7, #20]
 8005ae4:	e062      	b.n	8005bac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	4a3c      	ldr	r2, [pc, #240]	@ (8005bdc <USB_SetTurnaroundTime+0x120>)
 8005aea:	4293      	cmp	r3, r2
 8005aec:	d306      	bcc.n	8005afc <USB_SetTurnaroundTime+0x40>
 8005aee:	68bb      	ldr	r3, [r7, #8]
 8005af0:	4a3b      	ldr	r2, [pc, #236]	@ (8005be0 <USB_SetTurnaroundTime+0x124>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d202      	bcs.n	8005afc <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8005af6:	230e      	movs	r3, #14
 8005af8:	617b      	str	r3, [r7, #20]
 8005afa:	e057      	b.n	8005bac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8005afc:	68bb      	ldr	r3, [r7, #8]
 8005afe:	4a38      	ldr	r2, [pc, #224]	@ (8005be0 <USB_SetTurnaroundTime+0x124>)
 8005b00:	4293      	cmp	r3, r2
 8005b02:	d306      	bcc.n	8005b12 <USB_SetTurnaroundTime+0x56>
 8005b04:	68bb      	ldr	r3, [r7, #8]
 8005b06:	4a37      	ldr	r2, [pc, #220]	@ (8005be4 <USB_SetTurnaroundTime+0x128>)
 8005b08:	4293      	cmp	r3, r2
 8005b0a:	d202      	bcs.n	8005b12 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8005b0c:	230d      	movs	r3, #13
 8005b0e:	617b      	str	r3, [r7, #20]
 8005b10:	e04c      	b.n	8005bac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8005b12:	68bb      	ldr	r3, [r7, #8]
 8005b14:	4a33      	ldr	r2, [pc, #204]	@ (8005be4 <USB_SetTurnaroundTime+0x128>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d306      	bcc.n	8005b28 <USB_SetTurnaroundTime+0x6c>
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	4a32      	ldr	r2, [pc, #200]	@ (8005be8 <USB_SetTurnaroundTime+0x12c>)
 8005b1e:	4293      	cmp	r3, r2
 8005b20:	d802      	bhi.n	8005b28 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8005b22:	230c      	movs	r3, #12
 8005b24:	617b      	str	r3, [r7, #20]
 8005b26:	e041      	b.n	8005bac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	4a2f      	ldr	r2, [pc, #188]	@ (8005be8 <USB_SetTurnaroundTime+0x12c>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d906      	bls.n	8005b3e <USB_SetTurnaroundTime+0x82>
 8005b30:	68bb      	ldr	r3, [r7, #8]
 8005b32:	4a2e      	ldr	r2, [pc, #184]	@ (8005bec <USB_SetTurnaroundTime+0x130>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d802      	bhi.n	8005b3e <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8005b38:	230b      	movs	r3, #11
 8005b3a:	617b      	str	r3, [r7, #20]
 8005b3c:	e036      	b.n	8005bac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8005b3e:	68bb      	ldr	r3, [r7, #8]
 8005b40:	4a2a      	ldr	r2, [pc, #168]	@ (8005bec <USB_SetTurnaroundTime+0x130>)
 8005b42:	4293      	cmp	r3, r2
 8005b44:	d906      	bls.n	8005b54 <USB_SetTurnaroundTime+0x98>
 8005b46:	68bb      	ldr	r3, [r7, #8]
 8005b48:	4a29      	ldr	r2, [pc, #164]	@ (8005bf0 <USB_SetTurnaroundTime+0x134>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d802      	bhi.n	8005b54 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8005b4e:	230a      	movs	r3, #10
 8005b50:	617b      	str	r3, [r7, #20]
 8005b52:	e02b      	b.n	8005bac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8005b54:	68bb      	ldr	r3, [r7, #8]
 8005b56:	4a26      	ldr	r2, [pc, #152]	@ (8005bf0 <USB_SetTurnaroundTime+0x134>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d906      	bls.n	8005b6a <USB_SetTurnaroundTime+0xae>
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	4a25      	ldr	r2, [pc, #148]	@ (8005bf4 <USB_SetTurnaroundTime+0x138>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d202      	bcs.n	8005b6a <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8005b64:	2309      	movs	r3, #9
 8005b66:	617b      	str	r3, [r7, #20]
 8005b68:	e020      	b.n	8005bac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	4a21      	ldr	r2, [pc, #132]	@ (8005bf4 <USB_SetTurnaroundTime+0x138>)
 8005b6e:	4293      	cmp	r3, r2
 8005b70:	d306      	bcc.n	8005b80 <USB_SetTurnaroundTime+0xc4>
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	4a20      	ldr	r2, [pc, #128]	@ (8005bf8 <USB_SetTurnaroundTime+0x13c>)
 8005b76:	4293      	cmp	r3, r2
 8005b78:	d802      	bhi.n	8005b80 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8005b7a:	2308      	movs	r3, #8
 8005b7c:	617b      	str	r3, [r7, #20]
 8005b7e:	e015      	b.n	8005bac <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	4a1d      	ldr	r2, [pc, #116]	@ (8005bf8 <USB_SetTurnaroundTime+0x13c>)
 8005b84:	4293      	cmp	r3, r2
 8005b86:	d906      	bls.n	8005b96 <USB_SetTurnaroundTime+0xda>
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	4a1c      	ldr	r2, [pc, #112]	@ (8005bfc <USB_SetTurnaroundTime+0x140>)
 8005b8c:	4293      	cmp	r3, r2
 8005b8e:	d202      	bcs.n	8005b96 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8005b90:	2307      	movs	r3, #7
 8005b92:	617b      	str	r3, [r7, #20]
 8005b94:	e00a      	b.n	8005bac <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8005b96:	2306      	movs	r3, #6
 8005b98:	617b      	str	r3, [r7, #20]
 8005b9a:	e007      	b.n	8005bac <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8005b9c:	79fb      	ldrb	r3, [r7, #7]
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d102      	bne.n	8005ba8 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8005ba2:	2309      	movs	r3, #9
 8005ba4:	617b      	str	r3, [r7, #20]
 8005ba6:	e001      	b.n	8005bac <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8005ba8:	2309      	movs	r3, #9
 8005baa:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	68db      	ldr	r3, [r3, #12]
 8005bb0:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8005bb8:	68fb      	ldr	r3, [r7, #12]
 8005bba:	68da      	ldr	r2, [r3, #12]
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	029b      	lsls	r3, r3, #10
 8005bc0:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8005bc4:	431a      	orrs	r2, r3
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	371c      	adds	r7, #28
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bd6:	4770      	bx	lr
 8005bd8:	00d8acbf 	.word	0x00d8acbf
 8005bdc:	00e4e1c0 	.word	0x00e4e1c0
 8005be0:	00f42400 	.word	0x00f42400
 8005be4:	01067380 	.word	0x01067380
 8005be8:	011a499f 	.word	0x011a499f
 8005bec:	01312cff 	.word	0x01312cff
 8005bf0:	014ca43f 	.word	0x014ca43f
 8005bf4:	016e3600 	.word	0x016e3600
 8005bf8:	01a6ab1f 	.word	0x01a6ab1f
 8005bfc:	01e84800 	.word	0x01e84800

08005c00 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c00:	b480      	push	{r7}
 8005c02:	b083      	sub	sp, #12
 8005c04:	af00      	add	r7, sp, #0
 8005c06:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	f043 0201 	orr.w	r2, r3, #1
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005c14:	2300      	movs	r3, #0
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	370c      	adds	r7, #12
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c20:	4770      	bx	lr

08005c22 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005c22:	b480      	push	{r7}
 8005c24:	b083      	sub	sp, #12
 8005c26:	af00      	add	r7, sp, #0
 8005c28:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	689b      	ldr	r3, [r3, #8]
 8005c2e:	f023 0201 	bic.w	r2, r3, #1
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005c36:	2300      	movs	r3, #0
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	370c      	adds	r7, #12
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	460b      	mov	r3, r1
 8005c4e:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8005c50:	2300      	movs	r3, #0
 8005c52:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	68db      	ldr	r3, [r3, #12]
 8005c58:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8005c60:	78fb      	ldrb	r3, [r7, #3]
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d115      	bne.n	8005c92 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	68db      	ldr	r3, [r3, #12]
 8005c6a:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005c72:	200a      	movs	r0, #10
 8005c74:	f7fb fa7c 	bl	8001170 <HAL_Delay>
      ms += 10U;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	330a      	adds	r3, #10
 8005c7c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005c7e:	6878      	ldr	r0, [r7, #4]
 8005c80:	f001 f93f 	bl	8006f02 <USB_GetMode>
 8005c84:	4603      	mov	r3, r0
 8005c86:	2b01      	cmp	r3, #1
 8005c88:	d01e      	beq.n	8005cc8 <USB_SetCurrentMode+0x84>
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2bc7      	cmp	r3, #199	@ 0xc7
 8005c8e:	d9f0      	bls.n	8005c72 <USB_SetCurrentMode+0x2e>
 8005c90:	e01a      	b.n	8005cc8 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005c92:	78fb      	ldrb	r3, [r7, #3]
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d115      	bne.n	8005cc4 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	68db      	ldr	r3, [r3, #12]
 8005c9c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005ca4:	200a      	movs	r0, #10
 8005ca6:	f7fb fa63 	bl	8001170 <HAL_Delay>
      ms += 10U;
 8005caa:	68fb      	ldr	r3, [r7, #12]
 8005cac:	330a      	adds	r3, #10
 8005cae:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005cb0:	6878      	ldr	r0, [r7, #4]
 8005cb2:	f001 f926 	bl	8006f02 <USB_GetMode>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	2b00      	cmp	r3, #0
 8005cba:	d005      	beq.n	8005cc8 <USB_SetCurrentMode+0x84>
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2bc7      	cmp	r3, #199	@ 0xc7
 8005cc0:	d9f0      	bls.n	8005ca4 <USB_SetCurrentMode+0x60>
 8005cc2:	e001      	b.n	8005cc8 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e005      	b.n	8005cd4 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	2bc8      	cmp	r3, #200	@ 0xc8
 8005ccc:	d101      	bne.n	8005cd2 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005cce:	2301      	movs	r3, #1
 8005cd0:	e000      	b.n	8005cd4 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005cd2:	2300      	movs	r3, #0
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3710      	adds	r7, #16
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005cdc:	b084      	sub	sp, #16
 8005cde:	b580      	push	{r7, lr}
 8005ce0:	b086      	sub	sp, #24
 8005ce2:	af00      	add	r7, sp, #0
 8005ce4:	6078      	str	r0, [r7, #4]
 8005ce6:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8005cea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005cee:	2300      	movs	r3, #0
 8005cf0:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005cf6:	2300      	movs	r3, #0
 8005cf8:	613b      	str	r3, [r7, #16]
 8005cfa:	e009      	b.n	8005d10 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005cfc:	687a      	ldr	r2, [r7, #4]
 8005cfe:	693b      	ldr	r3, [r7, #16]
 8005d00:	3340      	adds	r3, #64	@ 0x40
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	4413      	add	r3, r2
 8005d06:	2200      	movs	r2, #0
 8005d08:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005d0a:	693b      	ldr	r3, [r7, #16]
 8005d0c:	3301      	adds	r3, #1
 8005d0e:	613b      	str	r3, [r7, #16]
 8005d10:	693b      	ldr	r3, [r7, #16]
 8005d12:	2b0e      	cmp	r3, #14
 8005d14:	d9f2      	bls.n	8005cfc <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005d16:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d11c      	bne.n	8005d58 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	68fa      	ldr	r2, [r7, #12]
 8005d28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005d2c:	f043 0302 	orr.w	r3, r3, #2
 8005d30:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d36:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	601a      	str	r2, [r3, #0]
 8005d56:	e005      	b.n	8005d64 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d5c:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005d64:	68fb      	ldr	r3, [r7, #12]
 8005d66:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005d6a:	461a      	mov	r2, r3
 8005d6c:	2300      	movs	r3, #0
 8005d6e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8005d70:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005d74:	2b01      	cmp	r3, #1
 8005d76:	d10d      	bne.n	8005d94 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005d78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	d104      	bne.n	8005d8a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8005d80:	2100      	movs	r1, #0
 8005d82:	6878      	ldr	r0, [r7, #4]
 8005d84:	f000 f968 	bl	8006058 <USB_SetDevSpeed>
 8005d88:	e008      	b.n	8005d9c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005d8a:	2101      	movs	r1, #1
 8005d8c:	6878      	ldr	r0, [r7, #4]
 8005d8e:	f000 f963 	bl	8006058 <USB_SetDevSpeed>
 8005d92:	e003      	b.n	8005d9c <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8005d94:	2103      	movs	r1, #3
 8005d96:	6878      	ldr	r0, [r7, #4]
 8005d98:	f000 f95e 	bl	8006058 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8005d9c:	2110      	movs	r1, #16
 8005d9e:	6878      	ldr	r0, [r7, #4]
 8005da0:	f000 f8fa 	bl	8005f98 <USB_FlushTxFifo>
 8005da4:	4603      	mov	r3, r0
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d001      	beq.n	8005dae <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8005daa:	2301      	movs	r3, #1
 8005dac:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005dae:	6878      	ldr	r0, [r7, #4]
 8005db0:	f000 f924 	bl	8005ffc <USB_FlushRxFifo>
 8005db4:	4603      	mov	r3, r0
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d001      	beq.n	8005dbe <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8005dba:	2301      	movs	r3, #1
 8005dbc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005dd0:	461a      	mov	r2, r3
 8005dd2:	2300      	movs	r3, #0
 8005dd4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005ddc:	461a      	mov	r2, r3
 8005dde:	2300      	movs	r3, #0
 8005de0:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005de2:	2300      	movs	r3, #0
 8005de4:	613b      	str	r3, [r7, #16]
 8005de6:	e043      	b.n	8005e70 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	015a      	lsls	r2, r3, #5
 8005dec:	68fb      	ldr	r3, [r7, #12]
 8005dee:	4413      	add	r3, r2
 8005df0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005dfa:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005dfe:	d118      	bne.n	8005e32 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d10a      	bne.n	8005e1c <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005e06:	693b      	ldr	r3, [r7, #16]
 8005e08:	015a      	lsls	r2, r3, #5
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	4413      	add	r3, r2
 8005e0e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e12:	461a      	mov	r2, r3
 8005e14:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005e18:	6013      	str	r3, [r2, #0]
 8005e1a:	e013      	b.n	8005e44 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8005e1c:	693b      	ldr	r3, [r7, #16]
 8005e1e:	015a      	lsls	r2, r3, #5
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	4413      	add	r3, r2
 8005e24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e28:	461a      	mov	r2, r3
 8005e2a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005e2e:	6013      	str	r3, [r2, #0]
 8005e30:	e008      	b.n	8005e44 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005e32:	693b      	ldr	r3, [r7, #16]
 8005e34:	015a      	lsls	r2, r3, #5
 8005e36:	68fb      	ldr	r3, [r7, #12]
 8005e38:	4413      	add	r3, r2
 8005e3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e3e:	461a      	mov	r2, r3
 8005e40:	2300      	movs	r3, #0
 8005e42:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005e44:	693b      	ldr	r3, [r7, #16]
 8005e46:	015a      	lsls	r2, r3, #5
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	4413      	add	r3, r2
 8005e4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e50:	461a      	mov	r2, r3
 8005e52:	2300      	movs	r3, #0
 8005e54:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005e56:	693b      	ldr	r3, [r7, #16]
 8005e58:	015a      	lsls	r2, r3, #5
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	4413      	add	r3, r2
 8005e5e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005e62:	461a      	mov	r2, r3
 8005e64:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005e68:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	613b      	str	r3, [r7, #16]
 8005e70:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005e74:	461a      	mov	r2, r3
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	4293      	cmp	r3, r2
 8005e7a:	d3b5      	bcc.n	8005de8 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005e7c:	2300      	movs	r3, #0
 8005e7e:	613b      	str	r3, [r7, #16]
 8005e80:	e043      	b.n	8005f0a <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	015a      	lsls	r2, r3, #5
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	4413      	add	r3, r2
 8005e8a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e94:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e98:	d118      	bne.n	8005ecc <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	d10a      	bne.n	8005eb6 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8005ea0:	693b      	ldr	r3, [r7, #16]
 8005ea2:	015a      	lsls	r2, r3, #5
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	4413      	add	r3, r2
 8005ea8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eac:	461a      	mov	r2, r3
 8005eae:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005eb2:	6013      	str	r3, [r2, #0]
 8005eb4:	e013      	b.n	8005ede <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8005eb6:	693b      	ldr	r3, [r7, #16]
 8005eb8:	015a      	lsls	r2, r3, #5
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	4413      	add	r3, r2
 8005ebe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ec2:	461a      	mov	r2, r3
 8005ec4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8005ec8:	6013      	str	r3, [r2, #0]
 8005eca:	e008      	b.n	8005ede <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8005ecc:	693b      	ldr	r3, [r7, #16]
 8005ece:	015a      	lsls	r2, r3, #5
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	4413      	add	r3, r2
 8005ed4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ed8:	461a      	mov	r2, r3
 8005eda:	2300      	movs	r3, #0
 8005edc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8005ede:	693b      	ldr	r3, [r7, #16]
 8005ee0:	015a      	lsls	r2, r3, #5
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	4413      	add	r3, r2
 8005ee6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005eea:	461a      	mov	r2, r3
 8005eec:	2300      	movs	r3, #0
 8005eee:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	015a      	lsls	r2, r3, #5
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	4413      	add	r3, r2
 8005ef8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005efc:	461a      	mov	r2, r3
 8005efe:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005f02:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005f04:	693b      	ldr	r3, [r7, #16]
 8005f06:	3301      	adds	r3, #1
 8005f08:	613b      	str	r3, [r7, #16]
 8005f0a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8005f0e:	461a      	mov	r2, r3
 8005f10:	693b      	ldr	r3, [r7, #16]
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d3b5      	bcc.n	8005e82 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f1c:	691b      	ldr	r3, [r3, #16]
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005f24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005f28:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005f36:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005f38:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	d105      	bne.n	8005f4c <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	699b      	ldr	r3, [r3, #24]
 8005f44:	f043 0210 	orr.w	r2, r3, #16
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	699a      	ldr	r2, [r3, #24]
 8005f50:	4b0f      	ldr	r3, [pc, #60]	@ (8005f90 <USB_DevInit+0x2b4>)
 8005f52:	4313      	orrs	r3, r2
 8005f54:	687a      	ldr	r2, [r7, #4]
 8005f56:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005f58:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8005f5c:	2b00      	cmp	r3, #0
 8005f5e:	d005      	beq.n	8005f6c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	699b      	ldr	r3, [r3, #24]
 8005f64:	f043 0208 	orr.w	r2, r3, #8
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8005f6c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005f70:	2b01      	cmp	r3, #1
 8005f72:	d105      	bne.n	8005f80 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	699a      	ldr	r2, [r3, #24]
 8005f78:	4b06      	ldr	r3, [pc, #24]	@ (8005f94 <USB_DevInit+0x2b8>)
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	687a      	ldr	r2, [r7, #4]
 8005f7e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8005f80:	7dfb      	ldrb	r3, [r7, #23]
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3718      	adds	r7, #24
 8005f86:	46bd      	mov	sp, r7
 8005f88:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005f8c:	b004      	add	sp, #16
 8005f8e:	4770      	bx	lr
 8005f90:	803c3800 	.word	0x803c3800
 8005f94:	40000004 	.word	0x40000004

08005f98 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b085      	sub	sp, #20
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005fa6:	68fb      	ldr	r3, [r7, #12]
 8005fa8:	3301      	adds	r3, #1
 8005faa:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005fac:	68fb      	ldr	r3, [r7, #12]
 8005fae:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fb2:	d901      	bls.n	8005fb8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8005fb4:	2303      	movs	r3, #3
 8005fb6:	e01b      	b.n	8005ff0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	691b      	ldr	r3, [r3, #16]
 8005fbc:	2b00      	cmp	r3, #0
 8005fbe:	daf2      	bge.n	8005fa6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8005fc0:	2300      	movs	r3, #0
 8005fc2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	019b      	lsls	r3, r3, #6
 8005fc8:	f043 0220 	orr.w	r2, r3, #32
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	3301      	adds	r3, #1
 8005fd4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005fdc:	d901      	bls.n	8005fe2 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8005fde:	2303      	movs	r3, #3
 8005fe0:	e006      	b.n	8005ff0 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	691b      	ldr	r3, [r3, #16]
 8005fe6:	f003 0320 	and.w	r3, r3, #32
 8005fea:	2b20      	cmp	r3, #32
 8005fec:	d0f0      	beq.n	8005fd0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8005fee:	2300      	movs	r3, #0
}
 8005ff0:	4618      	mov	r0, r3
 8005ff2:	3714      	adds	r7, #20
 8005ff4:	46bd      	mov	sp, r7
 8005ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ffa:	4770      	bx	lr

08005ffc <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b085      	sub	sp, #20
 8006000:	af00      	add	r7, sp, #0
 8006002:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006004:	2300      	movs	r3, #0
 8006006:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	3301      	adds	r3, #1
 800600c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006014:	d901      	bls.n	800601a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8006016:	2303      	movs	r3, #3
 8006018:	e018      	b.n	800604c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	691b      	ldr	r3, [r3, #16]
 800601e:	2b00      	cmp	r3, #0
 8006020:	daf2      	bge.n	8006008 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8006022:	2300      	movs	r3, #0
 8006024:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2210      	movs	r2, #16
 800602a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800602c:	68fb      	ldr	r3, [r7, #12]
 800602e:	3301      	adds	r3, #1
 8006030:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8006038:	d901      	bls.n	800603e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800603a:	2303      	movs	r3, #3
 800603c:	e006      	b.n	800604c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	691b      	ldr	r3, [r3, #16]
 8006042:	f003 0310 	and.w	r3, r3, #16
 8006046:	2b10      	cmp	r3, #16
 8006048:	d0f0      	beq.n	800602c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800604a:	2300      	movs	r3, #0
}
 800604c:	4618      	mov	r0, r3
 800604e:	3714      	adds	r7, #20
 8006050:	46bd      	mov	sp, r7
 8006052:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006056:	4770      	bx	lr

08006058 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8006058:	b480      	push	{r7}
 800605a:	b085      	sub	sp, #20
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
 8006060:	460b      	mov	r3, r1
 8006062:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	78fb      	ldrb	r3, [r7, #3]
 8006072:	68f9      	ldr	r1, [r7, #12]
 8006074:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006078:	4313      	orrs	r3, r2
 800607a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800607c:	2300      	movs	r3, #0
}
 800607e:	4618      	mov	r0, r3
 8006080:	3714      	adds	r7, #20
 8006082:	46bd      	mov	sp, r7
 8006084:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006088:	4770      	bx	lr

0800608a <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800608a:	b480      	push	{r7}
 800608c:	b087      	sub	sp, #28
 800608e:	af00      	add	r7, sp, #0
 8006090:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8006096:	693b      	ldr	r3, [r7, #16]
 8006098:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800609c:	689b      	ldr	r3, [r3, #8]
 800609e:	f003 0306 	and.w	r3, r3, #6
 80060a2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d102      	bne.n	80060b0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80060aa:	2300      	movs	r3, #0
 80060ac:	75fb      	strb	r3, [r7, #23]
 80060ae:	e00a      	b.n	80060c6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	2b02      	cmp	r3, #2
 80060b4:	d002      	beq.n	80060bc <USB_GetDevSpeed+0x32>
 80060b6:	68fb      	ldr	r3, [r7, #12]
 80060b8:	2b06      	cmp	r3, #6
 80060ba:	d102      	bne.n	80060c2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80060bc:	2302      	movs	r3, #2
 80060be:	75fb      	strb	r3, [r7, #23]
 80060c0:	e001      	b.n	80060c6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80060c2:	230f      	movs	r3, #15
 80060c4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80060c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80060c8:	4618      	mov	r0, r3
 80060ca:	371c      	adds	r7, #28
 80060cc:	46bd      	mov	sp, r7
 80060ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d2:	4770      	bx	lr

080060d4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80060d4:	b480      	push	{r7}
 80060d6:	b085      	sub	sp, #20
 80060d8:	af00      	add	r7, sp, #0
 80060da:	6078      	str	r0, [r7, #4]
 80060dc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80060e2:	683b      	ldr	r3, [r7, #0]
 80060e4:	781b      	ldrb	r3, [r3, #0]
 80060e6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	785b      	ldrb	r3, [r3, #1]
 80060ec:	2b01      	cmp	r3, #1
 80060ee:	d139      	bne.n	8006164 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80060f6:	69da      	ldr	r2, [r3, #28]
 80060f8:	683b      	ldr	r3, [r7, #0]
 80060fa:	781b      	ldrb	r3, [r3, #0]
 80060fc:	f003 030f 	and.w	r3, r3, #15
 8006100:	2101      	movs	r1, #1
 8006102:	fa01 f303 	lsl.w	r3, r1, r3
 8006106:	b29b      	uxth	r3, r3
 8006108:	68f9      	ldr	r1, [r7, #12]
 800610a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800610e:	4313      	orrs	r3, r2
 8006110:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8006112:	68bb      	ldr	r3, [r7, #8]
 8006114:	015a      	lsls	r2, r3, #5
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	4413      	add	r3, r2
 800611a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006124:	2b00      	cmp	r3, #0
 8006126:	d153      	bne.n	80061d0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006128:	68bb      	ldr	r3, [r7, #8]
 800612a:	015a      	lsls	r2, r3, #5
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	4413      	add	r3, r2
 8006130:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006134:	681a      	ldr	r2, [r3, #0]
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800613e:	683b      	ldr	r3, [r7, #0]
 8006140:	791b      	ldrb	r3, [r3, #4]
 8006142:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8006144:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8006146:	68bb      	ldr	r3, [r7, #8]
 8006148:	059b      	lsls	r3, r3, #22
 800614a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800614c:	431a      	orrs	r2, r3
 800614e:	68bb      	ldr	r3, [r7, #8]
 8006150:	0159      	lsls	r1, r3, #5
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	440b      	add	r3, r1
 8006156:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800615a:	4619      	mov	r1, r3
 800615c:	4b20      	ldr	r3, [pc, #128]	@ (80061e0 <USB_ActivateEndpoint+0x10c>)
 800615e:	4313      	orrs	r3, r2
 8006160:	600b      	str	r3, [r1, #0]
 8006162:	e035      	b.n	80061d0 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800616a:	69da      	ldr	r2, [r3, #28]
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	781b      	ldrb	r3, [r3, #0]
 8006170:	f003 030f 	and.w	r3, r3, #15
 8006174:	2101      	movs	r1, #1
 8006176:	fa01 f303 	lsl.w	r3, r1, r3
 800617a:	041b      	lsls	r3, r3, #16
 800617c:	68f9      	ldr	r1, [r7, #12]
 800617e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006182:	4313      	orrs	r3, r2
 8006184:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8006186:	68bb      	ldr	r3, [r7, #8]
 8006188:	015a      	lsls	r2, r3, #5
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	4413      	add	r3, r2
 800618e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d119      	bne.n	80061d0 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800619c:	68bb      	ldr	r3, [r7, #8]
 800619e:	015a      	lsls	r2, r3, #5
 80061a0:	68fb      	ldr	r3, [r7, #12]
 80061a2:	4413      	add	r3, r2
 80061a4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061a8:	681a      	ldr	r2, [r3, #0]
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80061b2:	683b      	ldr	r3, [r7, #0]
 80061b4:	791b      	ldrb	r3, [r3, #4]
 80061b6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80061b8:	430b      	orrs	r3, r1
 80061ba:	431a      	orrs	r2, r3
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	0159      	lsls	r1, r3, #5
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	440b      	add	r3, r1
 80061c4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80061c8:	4619      	mov	r1, r3
 80061ca:	4b05      	ldr	r3, [pc, #20]	@ (80061e0 <USB_ActivateEndpoint+0x10c>)
 80061cc:	4313      	orrs	r3, r2
 80061ce:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80061d0:	2300      	movs	r3, #0
}
 80061d2:	4618      	mov	r0, r3
 80061d4:	3714      	adds	r7, #20
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop
 80061e0:	10008000 	.word	0x10008000

080061e4 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80061e4:	b480      	push	{r7}
 80061e6:	b085      	sub	sp, #20
 80061e8:	af00      	add	r7, sp, #0
 80061ea:	6078      	str	r0, [r7, #4]
 80061ec:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	781b      	ldrb	r3, [r3, #0]
 80061f6:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80061f8:	683b      	ldr	r3, [r7, #0]
 80061fa:	785b      	ldrb	r3, [r3, #1]
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d161      	bne.n	80062c4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	015a      	lsls	r2, r3, #5
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	4413      	add	r3, r2
 8006208:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006212:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006216:	d11f      	bne.n	8006258 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	015a      	lsls	r2, r3, #5
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	4413      	add	r3, r2
 8006220:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	68ba      	ldr	r2, [r7, #8]
 8006228:	0151      	lsls	r1, r2, #5
 800622a:	68fa      	ldr	r2, [r7, #12]
 800622c:	440a      	add	r2, r1
 800622e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006232:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006236:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	015a      	lsls	r2, r3, #5
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	4413      	add	r3, r2
 8006240:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	68ba      	ldr	r2, [r7, #8]
 8006248:	0151      	lsls	r1, r2, #5
 800624a:	68fa      	ldr	r2, [r7, #12]
 800624c:	440a      	add	r2, r1
 800624e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006252:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006256:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8006258:	68fb      	ldr	r3, [r7, #12]
 800625a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800625e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006260:	683b      	ldr	r3, [r7, #0]
 8006262:	781b      	ldrb	r3, [r3, #0]
 8006264:	f003 030f 	and.w	r3, r3, #15
 8006268:	2101      	movs	r1, #1
 800626a:	fa01 f303 	lsl.w	r3, r1, r3
 800626e:	b29b      	uxth	r3, r3
 8006270:	43db      	mvns	r3, r3
 8006272:	68f9      	ldr	r1, [r7, #12]
 8006274:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006278:	4013      	ands	r3, r2
 800627a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006282:	69da      	ldr	r2, [r3, #28]
 8006284:	683b      	ldr	r3, [r7, #0]
 8006286:	781b      	ldrb	r3, [r3, #0]
 8006288:	f003 030f 	and.w	r3, r3, #15
 800628c:	2101      	movs	r1, #1
 800628e:	fa01 f303 	lsl.w	r3, r1, r3
 8006292:	b29b      	uxth	r3, r3
 8006294:	43db      	mvns	r3, r3
 8006296:	68f9      	ldr	r1, [r7, #12]
 8006298:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800629c:	4013      	ands	r3, r2
 800629e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	015a      	lsls	r2, r3, #5
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	4413      	add	r3, r2
 80062a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062ac:	681a      	ldr	r2, [r3, #0]
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	0159      	lsls	r1, r3, #5
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	440b      	add	r3, r1
 80062b6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80062ba:	4619      	mov	r1, r3
 80062bc:	4b35      	ldr	r3, [pc, #212]	@ (8006394 <USB_DeactivateEndpoint+0x1b0>)
 80062be:	4013      	ands	r3, r2
 80062c0:	600b      	str	r3, [r1, #0]
 80062c2:	e060      	b.n	8006386 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	015a      	lsls	r2, r3, #5
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	4413      	add	r3, r2
 80062cc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80062d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80062da:	d11f      	bne.n	800631c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80062dc:	68bb      	ldr	r3, [r7, #8]
 80062de:	015a      	lsls	r2, r3, #5
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	4413      	add	r3, r2
 80062e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	68ba      	ldr	r2, [r7, #8]
 80062ec:	0151      	lsls	r1, r2, #5
 80062ee:	68fa      	ldr	r2, [r7, #12]
 80062f0:	440a      	add	r2, r1
 80062f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80062f6:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80062fa:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80062fc:	68bb      	ldr	r3, [r7, #8]
 80062fe:	015a      	lsls	r2, r3, #5
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	4413      	add	r3, r2
 8006304:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	68ba      	ldr	r2, [r7, #8]
 800630c:	0151      	lsls	r1, r2, #5
 800630e:	68fa      	ldr	r2, [r7, #12]
 8006310:	440a      	add	r2, r1
 8006312:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006316:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800631a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006322:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006324:	683b      	ldr	r3, [r7, #0]
 8006326:	781b      	ldrb	r3, [r3, #0]
 8006328:	f003 030f 	and.w	r3, r3, #15
 800632c:	2101      	movs	r1, #1
 800632e:	fa01 f303 	lsl.w	r3, r1, r3
 8006332:	041b      	lsls	r3, r3, #16
 8006334:	43db      	mvns	r3, r3
 8006336:	68f9      	ldr	r1, [r7, #12]
 8006338:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800633c:	4013      	ands	r3, r2
 800633e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006346:	69da      	ldr	r2, [r3, #28]
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	f003 030f 	and.w	r3, r3, #15
 8006350:	2101      	movs	r1, #1
 8006352:	fa01 f303 	lsl.w	r3, r1, r3
 8006356:	041b      	lsls	r3, r3, #16
 8006358:	43db      	mvns	r3, r3
 800635a:	68f9      	ldr	r1, [r7, #12]
 800635c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006360:	4013      	ands	r3, r2
 8006362:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8006364:	68bb      	ldr	r3, [r7, #8]
 8006366:	015a      	lsls	r2, r3, #5
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	4413      	add	r3, r2
 800636c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	0159      	lsls	r1, r3, #5
 8006376:	68fb      	ldr	r3, [r7, #12]
 8006378:	440b      	add	r3, r1
 800637a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800637e:	4619      	mov	r1, r3
 8006380:	4b05      	ldr	r3, [pc, #20]	@ (8006398 <USB_DeactivateEndpoint+0x1b4>)
 8006382:	4013      	ands	r3, r2
 8006384:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8006386:	2300      	movs	r3, #0
}
 8006388:	4618      	mov	r0, r3
 800638a:	3714      	adds	r7, #20
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr
 8006394:	ec337800 	.word	0xec337800
 8006398:	eff37800 	.word	0xeff37800

0800639c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b08a      	sub	sp, #40	@ 0x28
 80063a0:	af02      	add	r7, sp, #8
 80063a2:	60f8      	str	r0, [r7, #12]
 80063a4:	60b9      	str	r1, [r7, #8]
 80063a6:	4613      	mov	r3, r2
 80063a8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	781b      	ldrb	r3, [r3, #0]
 80063b2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80063b4:	68bb      	ldr	r3, [r7, #8]
 80063b6:	785b      	ldrb	r3, [r3, #1]
 80063b8:	2b01      	cmp	r3, #1
 80063ba:	f040 8185 	bne.w	80066c8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	691b      	ldr	r3, [r3, #16]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d132      	bne.n	800642c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80063c6:	69bb      	ldr	r3, [r7, #24]
 80063c8:	015a      	lsls	r2, r3, #5
 80063ca:	69fb      	ldr	r3, [r7, #28]
 80063cc:	4413      	add	r3, r2
 80063ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063d2:	691a      	ldr	r2, [r3, #16]
 80063d4:	69bb      	ldr	r3, [r7, #24]
 80063d6:	0159      	lsls	r1, r3, #5
 80063d8:	69fb      	ldr	r3, [r7, #28]
 80063da:	440b      	add	r3, r1
 80063dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063e0:	4619      	mov	r1, r3
 80063e2:	4ba7      	ldr	r3, [pc, #668]	@ (8006680 <USB_EPStartXfer+0x2e4>)
 80063e4:	4013      	ands	r3, r2
 80063e6:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80063e8:	69bb      	ldr	r3, [r7, #24]
 80063ea:	015a      	lsls	r2, r3, #5
 80063ec:	69fb      	ldr	r3, [r7, #28]
 80063ee:	4413      	add	r3, r2
 80063f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80063f4:	691b      	ldr	r3, [r3, #16]
 80063f6:	69ba      	ldr	r2, [r7, #24]
 80063f8:	0151      	lsls	r1, r2, #5
 80063fa:	69fa      	ldr	r2, [r7, #28]
 80063fc:	440a      	add	r2, r1
 80063fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006402:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006406:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8006408:	69bb      	ldr	r3, [r7, #24]
 800640a:	015a      	lsls	r2, r3, #5
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	4413      	add	r3, r2
 8006410:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006414:	691a      	ldr	r2, [r3, #16]
 8006416:	69bb      	ldr	r3, [r7, #24]
 8006418:	0159      	lsls	r1, r3, #5
 800641a:	69fb      	ldr	r3, [r7, #28]
 800641c:	440b      	add	r3, r1
 800641e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006422:	4619      	mov	r1, r3
 8006424:	4b97      	ldr	r3, [pc, #604]	@ (8006684 <USB_EPStartXfer+0x2e8>)
 8006426:	4013      	ands	r3, r2
 8006428:	610b      	str	r3, [r1, #16]
 800642a:	e097      	b.n	800655c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800642c:	69bb      	ldr	r3, [r7, #24]
 800642e:	015a      	lsls	r2, r3, #5
 8006430:	69fb      	ldr	r3, [r7, #28]
 8006432:	4413      	add	r3, r2
 8006434:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006438:	691a      	ldr	r2, [r3, #16]
 800643a:	69bb      	ldr	r3, [r7, #24]
 800643c:	0159      	lsls	r1, r3, #5
 800643e:	69fb      	ldr	r3, [r7, #28]
 8006440:	440b      	add	r3, r1
 8006442:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006446:	4619      	mov	r1, r3
 8006448:	4b8e      	ldr	r3, [pc, #568]	@ (8006684 <USB_EPStartXfer+0x2e8>)
 800644a:	4013      	ands	r3, r2
 800644c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800644e:	69bb      	ldr	r3, [r7, #24]
 8006450:	015a      	lsls	r2, r3, #5
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	4413      	add	r3, r2
 8006456:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800645a:	691a      	ldr	r2, [r3, #16]
 800645c:	69bb      	ldr	r3, [r7, #24]
 800645e:	0159      	lsls	r1, r3, #5
 8006460:	69fb      	ldr	r3, [r7, #28]
 8006462:	440b      	add	r3, r1
 8006464:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006468:	4619      	mov	r1, r3
 800646a:	4b85      	ldr	r3, [pc, #532]	@ (8006680 <USB_EPStartXfer+0x2e4>)
 800646c:	4013      	ands	r3, r2
 800646e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d11a      	bne.n	80064ac <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8006476:	68bb      	ldr	r3, [r7, #8]
 8006478:	691a      	ldr	r2, [r3, #16]
 800647a:	68bb      	ldr	r3, [r7, #8]
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	429a      	cmp	r2, r3
 8006480:	d903      	bls.n	800648a <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8006482:	68bb      	ldr	r3, [r7, #8]
 8006484:	689a      	ldr	r2, [r3, #8]
 8006486:	68bb      	ldr	r3, [r7, #8]
 8006488:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800648a:	69bb      	ldr	r3, [r7, #24]
 800648c:	015a      	lsls	r2, r3, #5
 800648e:	69fb      	ldr	r3, [r7, #28]
 8006490:	4413      	add	r3, r2
 8006492:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006496:	691b      	ldr	r3, [r3, #16]
 8006498:	69ba      	ldr	r2, [r7, #24]
 800649a:	0151      	lsls	r1, r2, #5
 800649c:	69fa      	ldr	r2, [r7, #28]
 800649e:	440a      	add	r2, r1
 80064a0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80064a4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80064a8:	6113      	str	r3, [r2, #16]
 80064aa:	e044      	b.n	8006536 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80064ac:	68bb      	ldr	r3, [r7, #8]
 80064ae:	691a      	ldr	r2, [r3, #16]
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	689b      	ldr	r3, [r3, #8]
 80064b4:	4413      	add	r3, r2
 80064b6:	1e5a      	subs	r2, r3, #1
 80064b8:	68bb      	ldr	r3, [r7, #8]
 80064ba:	689b      	ldr	r3, [r3, #8]
 80064bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80064c0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80064c2:	69bb      	ldr	r3, [r7, #24]
 80064c4:	015a      	lsls	r2, r3, #5
 80064c6:	69fb      	ldr	r3, [r7, #28]
 80064c8:	4413      	add	r3, r2
 80064ca:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064ce:	691a      	ldr	r2, [r3, #16]
 80064d0:	8afb      	ldrh	r3, [r7, #22]
 80064d2:	04d9      	lsls	r1, r3, #19
 80064d4:	4b6c      	ldr	r3, [pc, #432]	@ (8006688 <USB_EPStartXfer+0x2ec>)
 80064d6:	400b      	ands	r3, r1
 80064d8:	69b9      	ldr	r1, [r7, #24]
 80064da:	0148      	lsls	r0, r1, #5
 80064dc:	69f9      	ldr	r1, [r7, #28]
 80064de:	4401      	add	r1, r0
 80064e0:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80064e4:	4313      	orrs	r3, r2
 80064e6:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 80064e8:	68bb      	ldr	r3, [r7, #8]
 80064ea:	791b      	ldrb	r3, [r3, #4]
 80064ec:	2b01      	cmp	r3, #1
 80064ee:	d122      	bne.n	8006536 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	015a      	lsls	r2, r3, #5
 80064f4:	69fb      	ldr	r3, [r7, #28]
 80064f6:	4413      	add	r3, r2
 80064f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80064fc:	691b      	ldr	r3, [r3, #16]
 80064fe:	69ba      	ldr	r2, [r7, #24]
 8006500:	0151      	lsls	r1, r2, #5
 8006502:	69fa      	ldr	r2, [r7, #28]
 8006504:	440a      	add	r2, r1
 8006506:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800650a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800650e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8006510:	69bb      	ldr	r3, [r7, #24]
 8006512:	015a      	lsls	r2, r3, #5
 8006514:	69fb      	ldr	r3, [r7, #28]
 8006516:	4413      	add	r3, r2
 8006518:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800651c:	691a      	ldr	r2, [r3, #16]
 800651e:	8afb      	ldrh	r3, [r7, #22]
 8006520:	075b      	lsls	r3, r3, #29
 8006522:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8006526:	69b9      	ldr	r1, [r7, #24]
 8006528:	0148      	lsls	r0, r1, #5
 800652a:	69f9      	ldr	r1, [r7, #28]
 800652c:	4401      	add	r1, r0
 800652e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006532:	4313      	orrs	r3, r2
 8006534:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	015a      	lsls	r2, r3, #5
 800653a:	69fb      	ldr	r3, [r7, #28]
 800653c:	4413      	add	r3, r2
 800653e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006542:	691a      	ldr	r2, [r3, #16]
 8006544:	68bb      	ldr	r3, [r7, #8]
 8006546:	691b      	ldr	r3, [r3, #16]
 8006548:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800654c:	69b9      	ldr	r1, [r7, #24]
 800654e:	0148      	lsls	r0, r1, #5
 8006550:	69f9      	ldr	r1, [r7, #28]
 8006552:	4401      	add	r1, r0
 8006554:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8006558:	4313      	orrs	r3, r2
 800655a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800655c:	79fb      	ldrb	r3, [r7, #7]
 800655e:	2b01      	cmp	r3, #1
 8006560:	d14b      	bne.n	80065fa <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8006562:	68bb      	ldr	r3, [r7, #8]
 8006564:	69db      	ldr	r3, [r3, #28]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d009      	beq.n	800657e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	015a      	lsls	r2, r3, #5
 800656e:	69fb      	ldr	r3, [r7, #28]
 8006570:	4413      	add	r3, r2
 8006572:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006576:	461a      	mov	r2, r3
 8006578:	68bb      	ldr	r3, [r7, #8]
 800657a:	69db      	ldr	r3, [r3, #28]
 800657c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800657e:	68bb      	ldr	r3, [r7, #8]
 8006580:	791b      	ldrb	r3, [r3, #4]
 8006582:	2b01      	cmp	r3, #1
 8006584:	d128      	bne.n	80065d8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8006586:	69fb      	ldr	r3, [r7, #28]
 8006588:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800658c:	689b      	ldr	r3, [r3, #8]
 800658e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006592:	2b00      	cmp	r3, #0
 8006594:	d110      	bne.n	80065b8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8006596:	69bb      	ldr	r3, [r7, #24]
 8006598:	015a      	lsls	r2, r3, #5
 800659a:	69fb      	ldr	r3, [r7, #28]
 800659c:	4413      	add	r3, r2
 800659e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	69ba      	ldr	r2, [r7, #24]
 80065a6:	0151      	lsls	r1, r2, #5
 80065a8:	69fa      	ldr	r2, [r7, #28]
 80065aa:	440a      	add	r2, r1
 80065ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065b0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80065b4:	6013      	str	r3, [r2, #0]
 80065b6:	e00f      	b.n	80065d8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80065b8:	69bb      	ldr	r3, [r7, #24]
 80065ba:	015a      	lsls	r2, r3, #5
 80065bc:	69fb      	ldr	r3, [r7, #28]
 80065be:	4413      	add	r3, r2
 80065c0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	69ba      	ldr	r2, [r7, #24]
 80065c8:	0151      	lsls	r1, r2, #5
 80065ca:	69fa      	ldr	r2, [r7, #28]
 80065cc:	440a      	add	r2, r1
 80065ce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065d2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80065d6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80065d8:	69bb      	ldr	r3, [r7, #24]
 80065da:	015a      	lsls	r2, r3, #5
 80065dc:	69fb      	ldr	r3, [r7, #28]
 80065de:	4413      	add	r3, r2
 80065e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	69ba      	ldr	r2, [r7, #24]
 80065e8:	0151      	lsls	r1, r2, #5
 80065ea:	69fa      	ldr	r2, [r7, #28]
 80065ec:	440a      	add	r2, r1
 80065ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80065f2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80065f6:	6013      	str	r3, [r2, #0]
 80065f8:	e169      	b.n	80068ce <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80065fa:	69bb      	ldr	r3, [r7, #24]
 80065fc:	015a      	lsls	r2, r3, #5
 80065fe:	69fb      	ldr	r3, [r7, #28]
 8006600:	4413      	add	r3, r2
 8006602:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006606:	681b      	ldr	r3, [r3, #0]
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	0151      	lsls	r1, r2, #5
 800660c:	69fa      	ldr	r2, [r7, #28]
 800660e:	440a      	add	r2, r1
 8006610:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006614:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8006618:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800661a:	68bb      	ldr	r3, [r7, #8]
 800661c:	791b      	ldrb	r3, [r3, #4]
 800661e:	2b01      	cmp	r3, #1
 8006620:	d015      	beq.n	800664e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	691b      	ldr	r3, [r3, #16]
 8006626:	2b00      	cmp	r3, #0
 8006628:	f000 8151 	beq.w	80068ce <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800662c:	69fb      	ldr	r3, [r7, #28]
 800662e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006632:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006634:	68bb      	ldr	r3, [r7, #8]
 8006636:	781b      	ldrb	r3, [r3, #0]
 8006638:	f003 030f 	and.w	r3, r3, #15
 800663c:	2101      	movs	r1, #1
 800663e:	fa01 f303 	lsl.w	r3, r1, r3
 8006642:	69f9      	ldr	r1, [r7, #28]
 8006644:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006648:	4313      	orrs	r3, r2
 800664a:	634b      	str	r3, [r1, #52]	@ 0x34
 800664c:	e13f      	b.n	80068ce <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800664e:	69fb      	ldr	r3, [r7, #28]
 8006650:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006654:	689b      	ldr	r3, [r3, #8]
 8006656:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800665a:	2b00      	cmp	r3, #0
 800665c:	d116      	bne.n	800668c <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800665e:	69bb      	ldr	r3, [r7, #24]
 8006660:	015a      	lsls	r2, r3, #5
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	4413      	add	r3, r2
 8006666:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	69ba      	ldr	r2, [r7, #24]
 800666e:	0151      	lsls	r1, r2, #5
 8006670:	69fa      	ldr	r2, [r7, #28]
 8006672:	440a      	add	r2, r1
 8006674:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006678:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800667c:	6013      	str	r3, [r2, #0]
 800667e:	e015      	b.n	80066ac <USB_EPStartXfer+0x310>
 8006680:	e007ffff 	.word	0xe007ffff
 8006684:	fff80000 	.word	0xfff80000
 8006688:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800668c:	69bb      	ldr	r3, [r7, #24]
 800668e:	015a      	lsls	r2, r3, #5
 8006690:	69fb      	ldr	r3, [r7, #28]
 8006692:	4413      	add	r3, r2
 8006694:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	69ba      	ldr	r2, [r7, #24]
 800669c:	0151      	lsls	r1, r2, #5
 800669e:	69fa      	ldr	r2, [r7, #28]
 80066a0:	440a      	add	r2, r1
 80066a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80066a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80066aa:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80066ac:	68bb      	ldr	r3, [r7, #8]
 80066ae:	68d9      	ldr	r1, [r3, #12]
 80066b0:	68bb      	ldr	r3, [r7, #8]
 80066b2:	781a      	ldrb	r2, [r3, #0]
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	691b      	ldr	r3, [r3, #16]
 80066b8:	b298      	uxth	r0, r3
 80066ba:	79fb      	ldrb	r3, [r7, #7]
 80066bc:	9300      	str	r3, [sp, #0]
 80066be:	4603      	mov	r3, r0
 80066c0:	68f8      	ldr	r0, [r7, #12]
 80066c2:	f000 f9b9 	bl	8006a38 <USB_WritePacket>
 80066c6:	e102      	b.n	80068ce <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80066c8:	69bb      	ldr	r3, [r7, #24]
 80066ca:	015a      	lsls	r2, r3, #5
 80066cc:	69fb      	ldr	r3, [r7, #28]
 80066ce:	4413      	add	r3, r2
 80066d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066d4:	691a      	ldr	r2, [r3, #16]
 80066d6:	69bb      	ldr	r3, [r7, #24]
 80066d8:	0159      	lsls	r1, r3, #5
 80066da:	69fb      	ldr	r3, [r7, #28]
 80066dc:	440b      	add	r3, r1
 80066de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066e2:	4619      	mov	r1, r3
 80066e4:	4b7c      	ldr	r3, [pc, #496]	@ (80068d8 <USB_EPStartXfer+0x53c>)
 80066e6:	4013      	ands	r3, r2
 80066e8:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80066ea:	69bb      	ldr	r3, [r7, #24]
 80066ec:	015a      	lsls	r2, r3, #5
 80066ee:	69fb      	ldr	r3, [r7, #28]
 80066f0:	4413      	add	r3, r2
 80066f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80066f6:	691a      	ldr	r2, [r3, #16]
 80066f8:	69bb      	ldr	r3, [r7, #24]
 80066fa:	0159      	lsls	r1, r3, #5
 80066fc:	69fb      	ldr	r3, [r7, #28]
 80066fe:	440b      	add	r3, r1
 8006700:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006704:	4619      	mov	r1, r3
 8006706:	4b75      	ldr	r3, [pc, #468]	@ (80068dc <USB_EPStartXfer+0x540>)
 8006708:	4013      	ands	r3, r2
 800670a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 800670c:	69bb      	ldr	r3, [r7, #24]
 800670e:	2b00      	cmp	r3, #0
 8006710:	d12f      	bne.n	8006772 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8006712:	68bb      	ldr	r3, [r7, #8]
 8006714:	691b      	ldr	r3, [r3, #16]
 8006716:	2b00      	cmp	r3, #0
 8006718:	d003      	beq.n	8006722 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 800671a:	68bb      	ldr	r3, [r7, #8]
 800671c:	689a      	ldr	r2, [r3, #8]
 800671e:	68bb      	ldr	r3, [r7, #8]
 8006720:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	689a      	ldr	r2, [r3, #8]
 8006726:	68bb      	ldr	r3, [r7, #8]
 8006728:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800672a:	69bb      	ldr	r3, [r7, #24]
 800672c:	015a      	lsls	r2, r3, #5
 800672e:	69fb      	ldr	r3, [r7, #28]
 8006730:	4413      	add	r3, r2
 8006732:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006736:	691a      	ldr	r2, [r3, #16]
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	6a1b      	ldr	r3, [r3, #32]
 800673c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006740:	69b9      	ldr	r1, [r7, #24]
 8006742:	0148      	lsls	r0, r1, #5
 8006744:	69f9      	ldr	r1, [r7, #28]
 8006746:	4401      	add	r1, r0
 8006748:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800674c:	4313      	orrs	r3, r2
 800674e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006750:	69bb      	ldr	r3, [r7, #24]
 8006752:	015a      	lsls	r2, r3, #5
 8006754:	69fb      	ldr	r3, [r7, #28]
 8006756:	4413      	add	r3, r2
 8006758:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	69ba      	ldr	r2, [r7, #24]
 8006760:	0151      	lsls	r1, r2, #5
 8006762:	69fa      	ldr	r2, [r7, #28]
 8006764:	440a      	add	r2, r1
 8006766:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800676a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800676e:	6113      	str	r3, [r2, #16]
 8006770:	e05f      	b.n	8006832 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	691b      	ldr	r3, [r3, #16]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d123      	bne.n	80067c2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	015a      	lsls	r2, r3, #5
 800677e:	69fb      	ldr	r3, [r7, #28]
 8006780:	4413      	add	r3, r2
 8006782:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006786:	691a      	ldr	r2, [r3, #16]
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	689b      	ldr	r3, [r3, #8]
 800678c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006790:	69b9      	ldr	r1, [r7, #24]
 8006792:	0148      	lsls	r0, r1, #5
 8006794:	69f9      	ldr	r1, [r7, #28]
 8006796:	4401      	add	r1, r0
 8006798:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800679c:	4313      	orrs	r3, r2
 800679e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80067a0:	69bb      	ldr	r3, [r7, #24]
 80067a2:	015a      	lsls	r2, r3, #5
 80067a4:	69fb      	ldr	r3, [r7, #28]
 80067a6:	4413      	add	r3, r2
 80067a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067ac:	691b      	ldr	r3, [r3, #16]
 80067ae:	69ba      	ldr	r2, [r7, #24]
 80067b0:	0151      	lsls	r1, r2, #5
 80067b2:	69fa      	ldr	r2, [r7, #28]
 80067b4:	440a      	add	r2, r1
 80067b6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80067ba:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80067be:	6113      	str	r3, [r2, #16]
 80067c0:	e037      	b.n	8006832 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80067c2:	68bb      	ldr	r3, [r7, #8]
 80067c4:	691a      	ldr	r2, [r3, #16]
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	4413      	add	r3, r2
 80067cc:	1e5a      	subs	r2, r3, #1
 80067ce:	68bb      	ldr	r3, [r7, #8]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80067d6:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	8afa      	ldrh	r2, [r7, #22]
 80067de:	fb03 f202 	mul.w	r2, r3, r2
 80067e2:	68bb      	ldr	r3, [r7, #8]
 80067e4:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80067e6:	69bb      	ldr	r3, [r7, #24]
 80067e8:	015a      	lsls	r2, r3, #5
 80067ea:	69fb      	ldr	r3, [r7, #28]
 80067ec:	4413      	add	r3, r2
 80067ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80067f2:	691a      	ldr	r2, [r3, #16]
 80067f4:	8afb      	ldrh	r3, [r7, #22]
 80067f6:	04d9      	lsls	r1, r3, #19
 80067f8:	4b39      	ldr	r3, [pc, #228]	@ (80068e0 <USB_EPStartXfer+0x544>)
 80067fa:	400b      	ands	r3, r1
 80067fc:	69b9      	ldr	r1, [r7, #24]
 80067fe:	0148      	lsls	r0, r1, #5
 8006800:	69f9      	ldr	r1, [r7, #28]
 8006802:	4401      	add	r1, r0
 8006804:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8006808:	4313      	orrs	r3, r2
 800680a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800680c:	69bb      	ldr	r3, [r7, #24]
 800680e:	015a      	lsls	r2, r3, #5
 8006810:	69fb      	ldr	r3, [r7, #28]
 8006812:	4413      	add	r3, r2
 8006814:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006818:	691a      	ldr	r2, [r3, #16]
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	6a1b      	ldr	r3, [r3, #32]
 800681e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006822:	69b9      	ldr	r1, [r7, #24]
 8006824:	0148      	lsls	r0, r1, #5
 8006826:	69f9      	ldr	r1, [r7, #28]
 8006828:	4401      	add	r1, r0
 800682a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800682e:	4313      	orrs	r3, r2
 8006830:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8006832:	79fb      	ldrb	r3, [r7, #7]
 8006834:	2b01      	cmp	r3, #1
 8006836:	d10d      	bne.n	8006854 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	68db      	ldr	r3, [r3, #12]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d009      	beq.n	8006854 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8006840:	68bb      	ldr	r3, [r7, #8]
 8006842:	68d9      	ldr	r1, [r3, #12]
 8006844:	69bb      	ldr	r3, [r7, #24]
 8006846:	015a      	lsls	r2, r3, #5
 8006848:	69fb      	ldr	r3, [r7, #28]
 800684a:	4413      	add	r3, r2
 800684c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006850:	460a      	mov	r2, r1
 8006852:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	791b      	ldrb	r3, [r3, #4]
 8006858:	2b01      	cmp	r3, #1
 800685a:	d128      	bne.n	80068ae <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800685c:	69fb      	ldr	r3, [r7, #28]
 800685e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006862:	689b      	ldr	r3, [r3, #8]
 8006864:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006868:	2b00      	cmp	r3, #0
 800686a:	d110      	bne.n	800688e <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800686c:	69bb      	ldr	r3, [r7, #24]
 800686e:	015a      	lsls	r2, r3, #5
 8006870:	69fb      	ldr	r3, [r7, #28]
 8006872:	4413      	add	r3, r2
 8006874:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	69ba      	ldr	r2, [r7, #24]
 800687c:	0151      	lsls	r1, r2, #5
 800687e:	69fa      	ldr	r2, [r7, #28]
 8006880:	440a      	add	r2, r1
 8006882:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006886:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800688a:	6013      	str	r3, [r2, #0]
 800688c:	e00f      	b.n	80068ae <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	015a      	lsls	r2, r3, #5
 8006892:	69fb      	ldr	r3, [r7, #28]
 8006894:	4413      	add	r3, r2
 8006896:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	69ba      	ldr	r2, [r7, #24]
 800689e:	0151      	lsls	r1, r2, #5
 80068a0:	69fa      	ldr	r2, [r7, #28]
 80068a2:	440a      	add	r2, r1
 80068a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80068ac:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80068ae:	69bb      	ldr	r3, [r7, #24]
 80068b0:	015a      	lsls	r2, r3, #5
 80068b2:	69fb      	ldr	r3, [r7, #28]
 80068b4:	4413      	add	r3, r2
 80068b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	69ba      	ldr	r2, [r7, #24]
 80068be:	0151      	lsls	r1, r2, #5
 80068c0:	69fa      	ldr	r2, [r7, #28]
 80068c2:	440a      	add	r2, r1
 80068c4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80068c8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80068cc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80068ce:	2300      	movs	r3, #0
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3720      	adds	r7, #32
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}
 80068d8:	fff80000 	.word	0xfff80000
 80068dc:	e007ffff 	.word	0xe007ffff
 80068e0:	1ff80000 	.word	0x1ff80000

080068e4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80068e4:	b480      	push	{r7}
 80068e6:	b087      	sub	sp, #28
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
 80068ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80068ee:	2300      	movs	r3, #0
 80068f0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80068f2:	2300      	movs	r3, #0
 80068f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	785b      	ldrb	r3, [r3, #1]
 80068fe:	2b01      	cmp	r3, #1
 8006900:	d14a      	bne.n	8006998 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006902:	683b      	ldr	r3, [r7, #0]
 8006904:	781b      	ldrb	r3, [r3, #0]
 8006906:	015a      	lsls	r2, r3, #5
 8006908:	693b      	ldr	r3, [r7, #16]
 800690a:	4413      	add	r3, r2
 800690c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006916:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800691a:	f040 8086 	bne.w	8006a2a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800691e:	683b      	ldr	r3, [r7, #0]
 8006920:	781b      	ldrb	r3, [r3, #0]
 8006922:	015a      	lsls	r2, r3, #5
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	4413      	add	r3, r2
 8006928:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	683a      	ldr	r2, [r7, #0]
 8006930:	7812      	ldrb	r2, [r2, #0]
 8006932:	0151      	lsls	r1, r2, #5
 8006934:	693a      	ldr	r2, [r7, #16]
 8006936:	440a      	add	r2, r1
 8006938:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800693c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006940:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8006942:	683b      	ldr	r3, [r7, #0]
 8006944:	781b      	ldrb	r3, [r3, #0]
 8006946:	015a      	lsls	r2, r3, #5
 8006948:	693b      	ldr	r3, [r7, #16]
 800694a:	4413      	add	r3, r2
 800694c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	683a      	ldr	r2, [r7, #0]
 8006954:	7812      	ldrb	r2, [r2, #0]
 8006956:	0151      	lsls	r1, r2, #5
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	440a      	add	r2, r1
 800695c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006960:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8006964:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	3301      	adds	r3, #1
 800696a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006972:	4293      	cmp	r3, r2
 8006974:	d902      	bls.n	800697c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8006976:	2301      	movs	r3, #1
 8006978:	75fb      	strb	r3, [r7, #23]
          break;
 800697a:	e056      	b.n	8006a2a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	781b      	ldrb	r3, [r3, #0]
 8006980:	015a      	lsls	r2, r3, #5
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	4413      	add	r3, r2
 8006986:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006990:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006994:	d0e7      	beq.n	8006966 <USB_EPStopXfer+0x82>
 8006996:	e048      	b.n	8006a2a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	781b      	ldrb	r3, [r3, #0]
 800699c:	015a      	lsls	r2, r3, #5
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	4413      	add	r3, r2
 80069a2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069a6:	681b      	ldr	r3, [r3, #0]
 80069a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80069ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80069b0:	d13b      	bne.n	8006a2a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80069b2:	683b      	ldr	r3, [r7, #0]
 80069b4:	781b      	ldrb	r3, [r3, #0]
 80069b6:	015a      	lsls	r2, r3, #5
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	4413      	add	r3, r2
 80069bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	683a      	ldr	r2, [r7, #0]
 80069c4:	7812      	ldrb	r2, [r2, #0]
 80069c6:	0151      	lsls	r1, r2, #5
 80069c8:	693a      	ldr	r2, [r7, #16]
 80069ca:	440a      	add	r2, r1
 80069cc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069d0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80069d4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	781b      	ldrb	r3, [r3, #0]
 80069da:	015a      	lsls	r2, r3, #5
 80069dc:	693b      	ldr	r3, [r7, #16]
 80069de:	4413      	add	r3, r2
 80069e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	683a      	ldr	r2, [r7, #0]
 80069e8:	7812      	ldrb	r2, [r2, #0]
 80069ea:	0151      	lsls	r1, r2, #5
 80069ec:	693a      	ldr	r2, [r7, #16]
 80069ee:	440a      	add	r2, r1
 80069f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80069f4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80069f8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80069fa:	68fb      	ldr	r3, [r7, #12]
 80069fc:	3301      	adds	r3, #1
 80069fe:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f242 7210 	movw	r2, #10000	@ 0x2710
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d902      	bls.n	8006a10 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8006a0a:	2301      	movs	r3, #1
 8006a0c:	75fb      	strb	r3, [r7, #23]
          break;
 8006a0e:	e00c      	b.n	8006a2a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8006a10:	683b      	ldr	r3, [r7, #0]
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	015a      	lsls	r2, r3, #5
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	4413      	add	r3, r2
 8006a1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006a24:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006a28:	d0e7      	beq.n	80069fa <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8006a2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	371c      	adds	r7, #28
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b089      	sub	sp, #36	@ 0x24
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	60f8      	str	r0, [r7, #12]
 8006a40:	60b9      	str	r1, [r7, #8]
 8006a42:	4611      	mov	r1, r2
 8006a44:	461a      	mov	r2, r3
 8006a46:	460b      	mov	r3, r1
 8006a48:	71fb      	strb	r3, [r7, #7]
 8006a4a:	4613      	mov	r3, r2
 8006a4c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006a4e:	68fb      	ldr	r3, [r7, #12]
 8006a50:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8006a56:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d123      	bne.n	8006aa6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8006a5e:	88bb      	ldrh	r3, [r7, #4]
 8006a60:	3303      	adds	r3, #3
 8006a62:	089b      	lsrs	r3, r3, #2
 8006a64:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8006a66:	2300      	movs	r3, #0
 8006a68:	61bb      	str	r3, [r7, #24]
 8006a6a:	e018      	b.n	8006a9e <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8006a6c:	79fb      	ldrb	r3, [r7, #7]
 8006a6e:	031a      	lsls	r2, r3, #12
 8006a70:	697b      	ldr	r3, [r7, #20]
 8006a72:	4413      	add	r3, r2
 8006a74:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a78:	461a      	mov	r2, r3
 8006a7a:	69fb      	ldr	r3, [r7, #28]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	6013      	str	r3, [r2, #0]
      pSrc++;
 8006a80:	69fb      	ldr	r3, [r7, #28]
 8006a82:	3301      	adds	r3, #1
 8006a84:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006a86:	69fb      	ldr	r3, [r7, #28]
 8006a88:	3301      	adds	r3, #1
 8006a8a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	3301      	adds	r3, #1
 8006a90:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	3301      	adds	r3, #1
 8006a96:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8006a98:	69bb      	ldr	r3, [r7, #24]
 8006a9a:	3301      	adds	r3, #1
 8006a9c:	61bb      	str	r3, [r7, #24]
 8006a9e:	69ba      	ldr	r2, [r7, #24]
 8006aa0:	693b      	ldr	r3, [r7, #16]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	d3e2      	bcc.n	8006a6c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8006aa6:	2300      	movs	r3, #0
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3724      	adds	r7, #36	@ 0x24
 8006aac:	46bd      	mov	sp, r7
 8006aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab2:	4770      	bx	lr

08006ab4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8006ab4:	b480      	push	{r7}
 8006ab6:	b08b      	sub	sp, #44	@ 0x2c
 8006ab8:	af00      	add	r7, sp, #0
 8006aba:	60f8      	str	r0, [r7, #12]
 8006abc:	60b9      	str	r1, [r7, #8]
 8006abe:	4613      	mov	r3, r2
 8006ac0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8006ac6:	68bb      	ldr	r3, [r7, #8]
 8006ac8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8006aca:	88fb      	ldrh	r3, [r7, #6]
 8006acc:	089b      	lsrs	r3, r3, #2
 8006ace:	b29b      	uxth	r3, r3
 8006ad0:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8006ad2:	88fb      	ldrh	r3, [r7, #6]
 8006ad4:	f003 0303 	and.w	r3, r3, #3
 8006ad8:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8006ada:	2300      	movs	r3, #0
 8006adc:	623b      	str	r3, [r7, #32]
 8006ade:	e014      	b.n	8006b0a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8006ae0:	69bb      	ldr	r3, [r7, #24]
 8006ae2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aea:	601a      	str	r2, [r3, #0]
    pDest++;
 8006aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006aee:	3301      	adds	r3, #1
 8006af0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006af2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006af4:	3301      	adds	r3, #1
 8006af6:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006af8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006afa:	3301      	adds	r3, #1
 8006afc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8006afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b00:	3301      	adds	r3, #1
 8006b02:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8006b04:	6a3b      	ldr	r3, [r7, #32]
 8006b06:	3301      	adds	r3, #1
 8006b08:	623b      	str	r3, [r7, #32]
 8006b0a:	6a3a      	ldr	r2, [r7, #32]
 8006b0c:	697b      	ldr	r3, [r7, #20]
 8006b0e:	429a      	cmp	r2, r3
 8006b10:	d3e6      	bcc.n	8006ae0 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8006b12:	8bfb      	ldrh	r3, [r7, #30]
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d01e      	beq.n	8006b56 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8006b18:	2300      	movs	r3, #0
 8006b1a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8006b1c:	69bb      	ldr	r3, [r7, #24]
 8006b1e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b22:	461a      	mov	r2, r3
 8006b24:	f107 0310 	add.w	r3, r7, #16
 8006b28:	6812      	ldr	r2, [r2, #0]
 8006b2a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8006b2c:	693a      	ldr	r2, [r7, #16]
 8006b2e:	6a3b      	ldr	r3, [r7, #32]
 8006b30:	b2db      	uxtb	r3, r3
 8006b32:	00db      	lsls	r3, r3, #3
 8006b34:	fa22 f303 	lsr.w	r3, r2, r3
 8006b38:	b2da      	uxtb	r2, r3
 8006b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b3c:	701a      	strb	r2, [r3, #0]
      i++;
 8006b3e:	6a3b      	ldr	r3, [r7, #32]
 8006b40:	3301      	adds	r3, #1
 8006b42:	623b      	str	r3, [r7, #32]
      pDest++;
 8006b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b46:	3301      	adds	r3, #1
 8006b48:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8006b4a:	8bfb      	ldrh	r3, [r7, #30]
 8006b4c:	3b01      	subs	r3, #1
 8006b4e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8006b50:	8bfb      	ldrh	r3, [r7, #30]
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1ea      	bne.n	8006b2c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8006b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006b58:	4618      	mov	r0, r3
 8006b5a:	372c      	adds	r7, #44	@ 0x2c
 8006b5c:	46bd      	mov	sp, r7
 8006b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b62:	4770      	bx	lr

08006b64 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006b64:	b480      	push	{r7}
 8006b66:	b085      	sub	sp, #20
 8006b68:	af00      	add	r7, sp, #0
 8006b6a:	6078      	str	r0, [r7, #4]
 8006b6c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006b72:	683b      	ldr	r3, [r7, #0]
 8006b74:	781b      	ldrb	r3, [r3, #0]
 8006b76:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	785b      	ldrb	r3, [r3, #1]
 8006b7c:	2b01      	cmp	r3, #1
 8006b7e:	d12c      	bne.n	8006bda <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006b80:	68bb      	ldr	r3, [r7, #8]
 8006b82:	015a      	lsls	r2, r3, #5
 8006b84:	68fb      	ldr	r3, [r7, #12]
 8006b86:	4413      	add	r3, r2
 8006b88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	db12      	blt.n	8006bb8 <USB_EPSetStall+0x54>
 8006b92:	68bb      	ldr	r3, [r7, #8]
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d00f      	beq.n	8006bb8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8006b98:	68bb      	ldr	r3, [r7, #8]
 8006b9a:	015a      	lsls	r2, r3, #5
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	4413      	add	r3, r2
 8006ba0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	68ba      	ldr	r2, [r7, #8]
 8006ba8:	0151      	lsls	r1, r2, #5
 8006baa:	68fa      	ldr	r2, [r7, #12]
 8006bac:	440a      	add	r2, r1
 8006bae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006bb2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006bb6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	015a      	lsls	r2, r3, #5
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	4413      	add	r3, r2
 8006bc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	68ba      	ldr	r2, [r7, #8]
 8006bc8:	0151      	lsls	r1, r2, #5
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	440a      	add	r2, r1
 8006bce:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006bd2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006bd6:	6013      	str	r3, [r2, #0]
 8006bd8:	e02b      	b.n	8006c32 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8006bda:	68bb      	ldr	r3, [r7, #8]
 8006bdc:	015a      	lsls	r2, r3, #5
 8006bde:	68fb      	ldr	r3, [r7, #12]
 8006be0:	4413      	add	r3, r2
 8006be2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	db12      	blt.n	8006c12 <USB_EPSetStall+0xae>
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d00f      	beq.n	8006c12 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006bf2:	68bb      	ldr	r3, [r7, #8]
 8006bf4:	015a      	lsls	r2, r3, #5
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	4413      	add	r3, r2
 8006bfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	68ba      	ldr	r2, [r7, #8]
 8006c02:	0151      	lsls	r1, r2, #5
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	440a      	add	r2, r1
 8006c08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c0c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006c10:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	015a      	lsls	r2, r3, #5
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	4413      	add	r3, r2
 8006c1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c1e:	681b      	ldr	r3, [r3, #0]
 8006c20:	68ba      	ldr	r2, [r7, #8]
 8006c22:	0151      	lsls	r1, r2, #5
 8006c24:	68fa      	ldr	r2, [r7, #12]
 8006c26:	440a      	add	r2, r1
 8006c28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c2c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006c30:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006c32:	2300      	movs	r3, #0
}
 8006c34:	4618      	mov	r0, r3
 8006c36:	3714      	adds	r7, #20
 8006c38:	46bd      	mov	sp, r7
 8006c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c3e:	4770      	bx	lr

08006c40 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006c40:	b480      	push	{r7}
 8006c42:	b085      	sub	sp, #20
 8006c44:	af00      	add	r7, sp, #0
 8006c46:	6078      	str	r0, [r7, #4]
 8006c48:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8006c4e:	683b      	ldr	r3, [r7, #0]
 8006c50:	781b      	ldrb	r3, [r3, #0]
 8006c52:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006c54:	683b      	ldr	r3, [r7, #0]
 8006c56:	785b      	ldrb	r3, [r3, #1]
 8006c58:	2b01      	cmp	r3, #1
 8006c5a:	d128      	bne.n	8006cae <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006c5c:	68bb      	ldr	r3, [r7, #8]
 8006c5e:	015a      	lsls	r2, r3, #5
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	4413      	add	r3, r2
 8006c64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	68ba      	ldr	r2, [r7, #8]
 8006c6c:	0151      	lsls	r1, r2, #5
 8006c6e:	68fa      	ldr	r2, [r7, #12]
 8006c70:	440a      	add	r2, r1
 8006c72:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c76:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c7a:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006c7c:	683b      	ldr	r3, [r7, #0]
 8006c7e:	791b      	ldrb	r3, [r3, #4]
 8006c80:	2b03      	cmp	r3, #3
 8006c82:	d003      	beq.n	8006c8c <USB_EPClearStall+0x4c>
 8006c84:	683b      	ldr	r3, [r7, #0]
 8006c86:	791b      	ldrb	r3, [r3, #4]
 8006c88:	2b02      	cmp	r3, #2
 8006c8a:	d138      	bne.n	8006cfe <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006c8c:	68bb      	ldr	r3, [r7, #8]
 8006c8e:	015a      	lsls	r2, r3, #5
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	4413      	add	r3, r2
 8006c94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c98:	681b      	ldr	r3, [r3, #0]
 8006c9a:	68ba      	ldr	r2, [r7, #8]
 8006c9c:	0151      	lsls	r1, r2, #5
 8006c9e:	68fa      	ldr	r2, [r7, #12]
 8006ca0:	440a      	add	r2, r1
 8006ca2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006ca6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006caa:	6013      	str	r3, [r2, #0]
 8006cac:	e027      	b.n	8006cfe <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006cae:	68bb      	ldr	r3, [r7, #8]
 8006cb0:	015a      	lsls	r2, r3, #5
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	4413      	add	r3, r2
 8006cb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	68ba      	ldr	r2, [r7, #8]
 8006cbe:	0151      	lsls	r1, r2, #5
 8006cc0:	68fa      	ldr	r2, [r7, #12]
 8006cc2:	440a      	add	r2, r1
 8006cc4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006cc8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006ccc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	791b      	ldrb	r3, [r3, #4]
 8006cd2:	2b03      	cmp	r3, #3
 8006cd4:	d003      	beq.n	8006cde <USB_EPClearStall+0x9e>
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	791b      	ldrb	r3, [r3, #4]
 8006cda:	2b02      	cmp	r3, #2
 8006cdc:	d10f      	bne.n	8006cfe <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8006cde:	68bb      	ldr	r3, [r7, #8]
 8006ce0:	015a      	lsls	r2, r3, #5
 8006ce2:	68fb      	ldr	r3, [r7, #12]
 8006ce4:	4413      	add	r3, r2
 8006ce6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	68ba      	ldr	r2, [r7, #8]
 8006cee:	0151      	lsls	r1, r2, #5
 8006cf0:	68fa      	ldr	r2, [r7, #12]
 8006cf2:	440a      	add	r2, r1
 8006cf4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006cf8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006cfc:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006cfe:	2300      	movs	r3, #0
}
 8006d00:	4618      	mov	r0, r3
 8006d02:	3714      	adds	r7, #20
 8006d04:	46bd      	mov	sp, r7
 8006d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0a:	4770      	bx	lr

08006d0c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8006d0c:	b480      	push	{r7}
 8006d0e:	b085      	sub	sp, #20
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	460b      	mov	r3, r1
 8006d16:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	68fa      	ldr	r2, [r7, #12]
 8006d26:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d2a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006d2e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	78fb      	ldrb	r3, [r7, #3]
 8006d3a:	011b      	lsls	r3, r3, #4
 8006d3c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006d40:	68f9      	ldr	r1, [r7, #12]
 8006d42:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006d46:	4313      	orrs	r3, r2
 8006d48:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	3714      	adds	r7, #20
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	b085      	sub	sp, #20
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	68fa      	ldr	r2, [r7, #12]
 8006d6e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006d72:	f023 0303 	bic.w	r3, r3, #3
 8006d76:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d7e:	685b      	ldr	r3, [r3, #4]
 8006d80:	68fa      	ldr	r2, [r7, #12]
 8006d82:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d86:	f023 0302 	bic.w	r3, r3, #2
 8006d8a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006d8c:	2300      	movs	r3, #0
}
 8006d8e:	4618      	mov	r0, r3
 8006d90:	3714      	adds	r7, #20
 8006d92:	46bd      	mov	sp, r7
 8006d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d98:	4770      	bx	lr

08006d9a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006d9a:	b480      	push	{r7}
 8006d9c:	b085      	sub	sp, #20
 8006d9e:	af00      	add	r7, sp, #0
 8006da0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	68fa      	ldr	r2, [r7, #12]
 8006db0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8006db4:	f023 0303 	bic.w	r3, r3, #3
 8006db8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006dc0:	685b      	ldr	r3, [r3, #4]
 8006dc2:	68fa      	ldr	r2, [r7, #12]
 8006dc4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006dc8:	f043 0302 	orr.w	r3, r3, #2
 8006dcc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006dce:	2300      	movs	r3, #0
}
 8006dd0:	4618      	mov	r0, r3
 8006dd2:	3714      	adds	r7, #20
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr

08006ddc <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b085      	sub	sp, #20
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	695b      	ldr	r3, [r3, #20]
 8006de8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	699b      	ldr	r3, [r3, #24]
 8006dee:	68fa      	ldr	r2, [r7, #12]
 8006df0:	4013      	ands	r3, r2
 8006df2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006df4:	68fb      	ldr	r3, [r7, #12]
}
 8006df6:	4618      	mov	r0, r3
 8006df8:	3714      	adds	r7, #20
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e00:	4770      	bx	lr

08006e02 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e02:	b480      	push	{r7}
 8006e04:	b085      	sub	sp, #20
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e14:	699b      	ldr	r3, [r3, #24]
 8006e16:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e1e:	69db      	ldr	r3, [r3, #28]
 8006e20:	68ba      	ldr	r2, [r7, #8]
 8006e22:	4013      	ands	r3, r2
 8006e24:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006e26:	68bb      	ldr	r3, [r7, #8]
 8006e28:	0c1b      	lsrs	r3, r3, #16
}
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	3714      	adds	r7, #20
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr

08006e36 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006e36:	b480      	push	{r7}
 8006e38:	b085      	sub	sp, #20
 8006e3a:	af00      	add	r7, sp, #0
 8006e3c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e48:	699b      	ldr	r3, [r3, #24]
 8006e4a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e52:	69db      	ldr	r3, [r3, #28]
 8006e54:	68ba      	ldr	r2, [r7, #8]
 8006e56:	4013      	ands	r3, r2
 8006e58:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	b29b      	uxth	r3, r3
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3714      	adds	r7, #20
 8006e62:	46bd      	mov	sp, r7
 8006e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e68:	4770      	bx	lr

08006e6a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006e6a:	b480      	push	{r7}
 8006e6c:	b085      	sub	sp, #20
 8006e6e:	af00      	add	r7, sp, #0
 8006e70:	6078      	str	r0, [r7, #4]
 8006e72:	460b      	mov	r3, r1
 8006e74:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8006e7a:	78fb      	ldrb	r3, [r7, #3]
 8006e7c:	015a      	lsls	r2, r3, #5
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	4413      	add	r3, r2
 8006e82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006e86:	689b      	ldr	r3, [r3, #8]
 8006e88:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e90:	695b      	ldr	r3, [r3, #20]
 8006e92:	68ba      	ldr	r2, [r7, #8]
 8006e94:	4013      	ands	r3, r2
 8006e96:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006e98:	68bb      	ldr	r3, [r7, #8]
}
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	3714      	adds	r7, #20
 8006e9e:	46bd      	mov	sp, r7
 8006ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea4:	4770      	bx	lr

08006ea6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8006ea6:	b480      	push	{r7}
 8006ea8:	b087      	sub	sp, #28
 8006eaa:	af00      	add	r7, sp, #0
 8006eac:	6078      	str	r0, [r7, #4]
 8006eae:	460b      	mov	r3, r1
 8006eb0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8006eb6:	697b      	ldr	r3, [r7, #20]
 8006eb8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ebc:	691b      	ldr	r3, [r3, #16]
 8006ebe:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8006ec0:	697b      	ldr	r3, [r7, #20]
 8006ec2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ec6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ec8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8006eca:	78fb      	ldrb	r3, [r7, #3]
 8006ecc:	f003 030f 	and.w	r3, r3, #15
 8006ed0:	68fa      	ldr	r2, [r7, #12]
 8006ed2:	fa22 f303 	lsr.w	r3, r2, r3
 8006ed6:	01db      	lsls	r3, r3, #7
 8006ed8:	b2db      	uxtb	r3, r3
 8006eda:	693a      	ldr	r2, [r7, #16]
 8006edc:	4313      	orrs	r3, r2
 8006ede:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006ee0:	78fb      	ldrb	r3, [r7, #3]
 8006ee2:	015a      	lsls	r2, r3, #5
 8006ee4:	697b      	ldr	r3, [r7, #20]
 8006ee6:	4413      	add	r3, r2
 8006ee8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006eec:	689b      	ldr	r3, [r3, #8]
 8006eee:	693a      	ldr	r2, [r7, #16]
 8006ef0:	4013      	ands	r3, r2
 8006ef2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006ef4:	68bb      	ldr	r3, [r7, #8]
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	371c      	adds	r7, #28
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr

08006f02 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f02:	b480      	push	{r7}
 8006f04:	b083      	sub	sp, #12
 8006f06:	af00      	add	r7, sp, #0
 8006f08:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	695b      	ldr	r3, [r3, #20]
 8006f0e:	f003 0301 	and.w	r3, r3, #1
}
 8006f12:	4618      	mov	r0, r3
 8006f14:	370c      	adds	r7, #12
 8006f16:	46bd      	mov	sp, r7
 8006f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1c:	4770      	bx	lr
	...

08006f20 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006f20:	b480      	push	{r7}
 8006f22:	b085      	sub	sp, #20
 8006f24:	af00      	add	r7, sp, #0
 8006f26:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	68fb      	ldr	r3, [r7, #12]
 8006f36:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f3a:	4619      	mov	r1, r3
 8006f3c:	4b09      	ldr	r3, [pc, #36]	@ (8006f64 <USB_ActivateSetup+0x44>)
 8006f3e:	4013      	ands	r3, r2
 8006f40:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006f42:	68fb      	ldr	r3, [r7, #12]
 8006f44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	68fa      	ldr	r2, [r7, #12]
 8006f4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006f54:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006f56:	2300      	movs	r3, #0
}
 8006f58:	4618      	mov	r0, r3
 8006f5a:	3714      	adds	r7, #20
 8006f5c:	46bd      	mov	sp, r7
 8006f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f62:	4770      	bx	lr
 8006f64:	fffff800 	.word	0xfffff800

08006f68 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006f68:	b480      	push	{r7}
 8006f6a:	b087      	sub	sp, #28
 8006f6c:	af00      	add	r7, sp, #0
 8006f6e:	60f8      	str	r0, [r7, #12]
 8006f70:	460b      	mov	r3, r1
 8006f72:	607a      	str	r2, [r7, #4]
 8006f74:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	333c      	adds	r3, #60	@ 0x3c
 8006f7e:	3304      	adds	r3, #4
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	4a26      	ldr	r2, [pc, #152]	@ (8007020 <USB_EP0_OutStart+0xb8>)
 8006f88:	4293      	cmp	r3, r2
 8006f8a:	d90a      	bls.n	8006fa2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f98:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f9c:	d101      	bne.n	8006fa2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 8006f9e:	2300      	movs	r3, #0
 8006fa0:	e037      	b.n	8007012 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fa8:	461a      	mov	r2, r3
 8006faa:	2300      	movs	r3, #0
 8006fac:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8006fae:	697b      	ldr	r3, [r7, #20]
 8006fb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fb4:	691b      	ldr	r3, [r3, #16]
 8006fb6:	697a      	ldr	r2, [r7, #20]
 8006fb8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fbc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8006fc0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fc8:	691b      	ldr	r3, [r3, #16]
 8006fca:	697a      	ldr	r2, [r7, #20]
 8006fcc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fd0:	f043 0318 	orr.w	r3, r3, #24
 8006fd4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006fd6:	697b      	ldr	r3, [r7, #20]
 8006fd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fdc:	691b      	ldr	r3, [r3, #16]
 8006fde:	697a      	ldr	r2, [r7, #20]
 8006fe0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006fe4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006fe8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8006fea:	7afb      	ldrb	r3, [r7, #11]
 8006fec:	2b01      	cmp	r3, #1
 8006fee:	d10f      	bne.n	8007010 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ff6:	461a      	mov	r2, r3
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8006ffc:	697b      	ldr	r3, [r7, #20]
 8006ffe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	697a      	ldr	r2, [r7, #20]
 8007006:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800700a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800700e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007010:	2300      	movs	r3, #0
}
 8007012:	4618      	mov	r0, r3
 8007014:	371c      	adds	r7, #28
 8007016:	46bd      	mov	sp, r7
 8007018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701c:	4770      	bx	lr
 800701e:	bf00      	nop
 8007020:	4f54300a 	.word	0x4f54300a

08007024 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007024:	b480      	push	{r7}
 8007026:	b085      	sub	sp, #20
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800702c:	2300      	movs	r3, #0
 800702e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	3301      	adds	r3, #1
 8007034:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800703c:	d901      	bls.n	8007042 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800703e:	2303      	movs	r3, #3
 8007040:	e01b      	b.n	800707a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	691b      	ldr	r3, [r3, #16]
 8007046:	2b00      	cmp	r3, #0
 8007048:	daf2      	bge.n	8007030 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800704a:	2300      	movs	r3, #0
 800704c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	691b      	ldr	r3, [r3, #16]
 8007052:	f043 0201 	orr.w	r2, r3, #1
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	3301      	adds	r3, #1
 800705e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007066:	d901      	bls.n	800706c <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007068:	2303      	movs	r3, #3
 800706a:	e006      	b.n	800707a <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	691b      	ldr	r3, [r3, #16]
 8007070:	f003 0301 	and.w	r3, r3, #1
 8007074:	2b01      	cmp	r3, #1
 8007076:	d0f0      	beq.n	800705a <USB_CoreReset+0x36>

  return HAL_OK;
 8007078:	2300      	movs	r3, #0
}
 800707a:	4618      	mov	r0, r3
 800707c:	3714      	adds	r7, #20
 800707e:	46bd      	mov	sp, r7
 8007080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007084:	4770      	bx	lr
	...

08007088 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007088:	b580      	push	{r7, lr}
 800708a:	b084      	sub	sp, #16
 800708c:	af00      	add	r7, sp, #0
 800708e:	6078      	str	r0, [r7, #4]
 8007090:	460b      	mov	r3, r1
 8007092:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007094:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8007098:	f002 fd0e 	bl	8009ab8 <USBD_static_malloc>
 800709c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d109      	bne.n	80070b8 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	32b0      	adds	r2, #176	@ 0xb0
 80070ae:	2100      	movs	r1, #0
 80070b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80070b4:	2302      	movs	r3, #2
 80070b6:	e0d4      	b.n	8007262 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80070b8:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80070bc:	2100      	movs	r1, #0
 80070be:	68f8      	ldr	r0, [r7, #12]
 80070c0:	f002 fd3e 	bl	8009b40 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	32b0      	adds	r2, #176	@ 0xb0
 80070ce:	68f9      	ldr	r1, [r7, #12]
 80070d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	32b0      	adds	r2, #176	@ 0xb0
 80070de:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80070e2:	687b      	ldr	r3, [r7, #4]
 80070e4:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	7c1b      	ldrb	r3, [r3, #16]
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d138      	bne.n	8007162 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80070f0:	4b5e      	ldr	r3, [pc, #376]	@ (800726c <USBD_CDC_Init+0x1e4>)
 80070f2:	7819      	ldrb	r1, [r3, #0]
 80070f4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80070f8:	2202      	movs	r2, #2
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	f002 fbb9 	bl	8009872 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007100:	4b5a      	ldr	r3, [pc, #360]	@ (800726c <USBD_CDC_Init+0x1e4>)
 8007102:	781b      	ldrb	r3, [r3, #0]
 8007104:	f003 020f 	and.w	r2, r3, #15
 8007108:	6879      	ldr	r1, [r7, #4]
 800710a:	4613      	mov	r3, r2
 800710c:	009b      	lsls	r3, r3, #2
 800710e:	4413      	add	r3, r2
 8007110:	009b      	lsls	r3, r3, #2
 8007112:	440b      	add	r3, r1
 8007114:	3324      	adds	r3, #36	@ 0x24
 8007116:	2201      	movs	r2, #1
 8007118:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800711a:	4b55      	ldr	r3, [pc, #340]	@ (8007270 <USBD_CDC_Init+0x1e8>)
 800711c:	7819      	ldrb	r1, [r3, #0]
 800711e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007122:	2202      	movs	r2, #2
 8007124:	6878      	ldr	r0, [r7, #4]
 8007126:	f002 fba4 	bl	8009872 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800712a:	4b51      	ldr	r3, [pc, #324]	@ (8007270 <USBD_CDC_Init+0x1e8>)
 800712c:	781b      	ldrb	r3, [r3, #0]
 800712e:	f003 020f 	and.w	r2, r3, #15
 8007132:	6879      	ldr	r1, [r7, #4]
 8007134:	4613      	mov	r3, r2
 8007136:	009b      	lsls	r3, r3, #2
 8007138:	4413      	add	r3, r2
 800713a:	009b      	lsls	r3, r3, #2
 800713c:	440b      	add	r3, r1
 800713e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007142:	2201      	movs	r2, #1
 8007144:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8007146:	4b4b      	ldr	r3, [pc, #300]	@ (8007274 <USBD_CDC_Init+0x1ec>)
 8007148:	781b      	ldrb	r3, [r3, #0]
 800714a:	f003 020f 	and.w	r2, r3, #15
 800714e:	6879      	ldr	r1, [r7, #4]
 8007150:	4613      	mov	r3, r2
 8007152:	009b      	lsls	r3, r3, #2
 8007154:	4413      	add	r3, r2
 8007156:	009b      	lsls	r3, r3, #2
 8007158:	440b      	add	r3, r1
 800715a:	3326      	adds	r3, #38	@ 0x26
 800715c:	2210      	movs	r2, #16
 800715e:	801a      	strh	r2, [r3, #0]
 8007160:	e035      	b.n	80071ce <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8007162:	4b42      	ldr	r3, [pc, #264]	@ (800726c <USBD_CDC_Init+0x1e4>)
 8007164:	7819      	ldrb	r1, [r3, #0]
 8007166:	2340      	movs	r3, #64	@ 0x40
 8007168:	2202      	movs	r2, #2
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f002 fb81 	bl	8009872 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8007170:	4b3e      	ldr	r3, [pc, #248]	@ (800726c <USBD_CDC_Init+0x1e4>)
 8007172:	781b      	ldrb	r3, [r3, #0]
 8007174:	f003 020f 	and.w	r2, r3, #15
 8007178:	6879      	ldr	r1, [r7, #4]
 800717a:	4613      	mov	r3, r2
 800717c:	009b      	lsls	r3, r3, #2
 800717e:	4413      	add	r3, r2
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	440b      	add	r3, r1
 8007184:	3324      	adds	r3, #36	@ 0x24
 8007186:	2201      	movs	r2, #1
 8007188:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800718a:	4b39      	ldr	r3, [pc, #228]	@ (8007270 <USBD_CDC_Init+0x1e8>)
 800718c:	7819      	ldrb	r1, [r3, #0]
 800718e:	2340      	movs	r3, #64	@ 0x40
 8007190:	2202      	movs	r2, #2
 8007192:	6878      	ldr	r0, [r7, #4]
 8007194:	f002 fb6d 	bl	8009872 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8007198:	4b35      	ldr	r3, [pc, #212]	@ (8007270 <USBD_CDC_Init+0x1e8>)
 800719a:	781b      	ldrb	r3, [r3, #0]
 800719c:	f003 020f 	and.w	r2, r3, #15
 80071a0:	6879      	ldr	r1, [r7, #4]
 80071a2:	4613      	mov	r3, r2
 80071a4:	009b      	lsls	r3, r3, #2
 80071a6:	4413      	add	r3, r2
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	440b      	add	r3, r1
 80071ac:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80071b0:	2201      	movs	r2, #1
 80071b2:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80071b4:	4b2f      	ldr	r3, [pc, #188]	@ (8007274 <USBD_CDC_Init+0x1ec>)
 80071b6:	781b      	ldrb	r3, [r3, #0]
 80071b8:	f003 020f 	and.w	r2, r3, #15
 80071bc:	6879      	ldr	r1, [r7, #4]
 80071be:	4613      	mov	r3, r2
 80071c0:	009b      	lsls	r3, r3, #2
 80071c2:	4413      	add	r3, r2
 80071c4:	009b      	lsls	r3, r3, #2
 80071c6:	440b      	add	r3, r1
 80071c8:	3326      	adds	r3, #38	@ 0x26
 80071ca:	2210      	movs	r2, #16
 80071cc:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80071ce:	4b29      	ldr	r3, [pc, #164]	@ (8007274 <USBD_CDC_Init+0x1ec>)
 80071d0:	7819      	ldrb	r1, [r3, #0]
 80071d2:	2308      	movs	r3, #8
 80071d4:	2203      	movs	r2, #3
 80071d6:	6878      	ldr	r0, [r7, #4]
 80071d8:	f002 fb4b 	bl	8009872 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80071dc:	4b25      	ldr	r3, [pc, #148]	@ (8007274 <USBD_CDC_Init+0x1ec>)
 80071de:	781b      	ldrb	r3, [r3, #0]
 80071e0:	f003 020f 	and.w	r2, r3, #15
 80071e4:	6879      	ldr	r1, [r7, #4]
 80071e6:	4613      	mov	r3, r2
 80071e8:	009b      	lsls	r3, r3, #2
 80071ea:	4413      	add	r3, r2
 80071ec:	009b      	lsls	r3, r3, #2
 80071ee:	440b      	add	r3, r1
 80071f0:	3324      	adds	r3, #36	@ 0x24
 80071f2:	2201      	movs	r2, #1
 80071f4:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80071f6:	68fb      	ldr	r3, [r7, #12]
 80071f8:	2200      	movs	r2, #0
 80071fa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007204:	687a      	ldr	r2, [r7, #4]
 8007206:	33b0      	adds	r3, #176	@ 0xb0
 8007208:	009b      	lsls	r3, r3, #2
 800720a:	4413      	add	r3, r2
 800720c:	685b      	ldr	r3, [r3, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	2200      	movs	r2, #0
 8007216:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	2200      	movs	r2, #0
 800721e:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8007228:	2b00      	cmp	r3, #0
 800722a:	d101      	bne.n	8007230 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800722c:	2302      	movs	r3, #2
 800722e:	e018      	b.n	8007262 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	7c1b      	ldrb	r3, [r3, #16]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d10a      	bne.n	800724e <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007238:	4b0d      	ldr	r3, [pc, #52]	@ (8007270 <USBD_CDC_Init+0x1e8>)
 800723a:	7819      	ldrb	r1, [r3, #0]
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007242:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007246:	6878      	ldr	r0, [r7, #4]
 8007248:	f002 fc02 	bl	8009a50 <USBD_LL_PrepareReceive>
 800724c:	e008      	b.n	8007260 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800724e:	4b08      	ldr	r3, [pc, #32]	@ (8007270 <USBD_CDC_Init+0x1e8>)
 8007250:	7819      	ldrb	r1, [r3, #0]
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007258:	2340      	movs	r3, #64	@ 0x40
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f002 fbf8 	bl	8009a50 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8007260:	2300      	movs	r3, #0
}
 8007262:	4618      	mov	r0, r3
 8007264:	3710      	adds	r7, #16
 8007266:	46bd      	mov	sp, r7
 8007268:	bd80      	pop	{r7, pc}
 800726a:	bf00      	nop
 800726c:	24000097 	.word	0x24000097
 8007270:	24000098 	.word	0x24000098
 8007274:	24000099 	.word	0x24000099

08007278 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007278:	b580      	push	{r7, lr}
 800727a:	b082      	sub	sp, #8
 800727c:	af00      	add	r7, sp, #0
 800727e:	6078      	str	r0, [r7, #4]
 8007280:	460b      	mov	r3, r1
 8007282:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8007284:	4b3a      	ldr	r3, [pc, #232]	@ (8007370 <USBD_CDC_DeInit+0xf8>)
 8007286:	781b      	ldrb	r3, [r3, #0]
 8007288:	4619      	mov	r1, r3
 800728a:	6878      	ldr	r0, [r7, #4]
 800728c:	f002 fb17 	bl	80098be <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8007290:	4b37      	ldr	r3, [pc, #220]	@ (8007370 <USBD_CDC_DeInit+0xf8>)
 8007292:	781b      	ldrb	r3, [r3, #0]
 8007294:	f003 020f 	and.w	r2, r3, #15
 8007298:	6879      	ldr	r1, [r7, #4]
 800729a:	4613      	mov	r3, r2
 800729c:	009b      	lsls	r3, r3, #2
 800729e:	4413      	add	r3, r2
 80072a0:	009b      	lsls	r3, r3, #2
 80072a2:	440b      	add	r3, r1
 80072a4:	3324      	adds	r3, #36	@ 0x24
 80072a6:	2200      	movs	r2, #0
 80072a8:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80072aa:	4b32      	ldr	r3, [pc, #200]	@ (8007374 <USBD_CDC_DeInit+0xfc>)
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	4619      	mov	r1, r3
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f002 fb04 	bl	80098be <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80072b6:	4b2f      	ldr	r3, [pc, #188]	@ (8007374 <USBD_CDC_DeInit+0xfc>)
 80072b8:	781b      	ldrb	r3, [r3, #0]
 80072ba:	f003 020f 	and.w	r2, r3, #15
 80072be:	6879      	ldr	r1, [r7, #4]
 80072c0:	4613      	mov	r3, r2
 80072c2:	009b      	lsls	r3, r3, #2
 80072c4:	4413      	add	r3, r2
 80072c6:	009b      	lsls	r3, r3, #2
 80072c8:	440b      	add	r3, r1
 80072ca:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 80072ce:	2200      	movs	r2, #0
 80072d0:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80072d2:	4b29      	ldr	r3, [pc, #164]	@ (8007378 <USBD_CDC_DeInit+0x100>)
 80072d4:	781b      	ldrb	r3, [r3, #0]
 80072d6:	4619      	mov	r1, r3
 80072d8:	6878      	ldr	r0, [r7, #4]
 80072da:	f002 faf0 	bl	80098be <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80072de:	4b26      	ldr	r3, [pc, #152]	@ (8007378 <USBD_CDC_DeInit+0x100>)
 80072e0:	781b      	ldrb	r3, [r3, #0]
 80072e2:	f003 020f 	and.w	r2, r3, #15
 80072e6:	6879      	ldr	r1, [r7, #4]
 80072e8:	4613      	mov	r3, r2
 80072ea:	009b      	lsls	r3, r3, #2
 80072ec:	4413      	add	r3, r2
 80072ee:	009b      	lsls	r3, r3, #2
 80072f0:	440b      	add	r3, r1
 80072f2:	3324      	adds	r3, #36	@ 0x24
 80072f4:	2200      	movs	r2, #0
 80072f6:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80072f8:	4b1f      	ldr	r3, [pc, #124]	@ (8007378 <USBD_CDC_DeInit+0x100>)
 80072fa:	781b      	ldrb	r3, [r3, #0]
 80072fc:	f003 020f 	and.w	r2, r3, #15
 8007300:	6879      	ldr	r1, [r7, #4]
 8007302:	4613      	mov	r3, r2
 8007304:	009b      	lsls	r3, r3, #2
 8007306:	4413      	add	r3, r2
 8007308:	009b      	lsls	r3, r3, #2
 800730a:	440b      	add	r3, r1
 800730c:	3326      	adds	r3, #38	@ 0x26
 800730e:	2200      	movs	r2, #0
 8007310:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	32b0      	adds	r2, #176	@ 0xb0
 800731c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d01f      	beq.n	8007364 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	33b0      	adds	r3, #176	@ 0xb0
 800732e:	009b      	lsls	r3, r3, #2
 8007330:	4413      	add	r3, r2
 8007332:	685b      	ldr	r3, [r3, #4]
 8007334:	685b      	ldr	r3, [r3, #4]
 8007336:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	32b0      	adds	r2, #176	@ 0xb0
 8007342:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007346:	4618      	mov	r0, r3
 8007348:	f002 fbc4 	bl	8009ad4 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	32b0      	adds	r2, #176	@ 0xb0
 8007356:	2100      	movs	r1, #0
 8007358:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2200      	movs	r2, #0
 8007360:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8007364:	2300      	movs	r3, #0
}
 8007366:	4618      	mov	r0, r3
 8007368:	3708      	adds	r7, #8
 800736a:	46bd      	mov	sp, r7
 800736c:	bd80      	pop	{r7, pc}
 800736e:	bf00      	nop
 8007370:	24000097 	.word	0x24000097
 8007374:	24000098 	.word	0x24000098
 8007378:	24000099 	.word	0x24000099

0800737c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b086      	sub	sp, #24
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
 8007384:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	32b0      	adds	r2, #176	@ 0xb0
 8007390:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007394:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8007396:	2300      	movs	r3, #0
 8007398:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800739a:	2300      	movs	r3, #0
 800739c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800739e:	2300      	movs	r3, #0
 80073a0:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80073a2:	693b      	ldr	r3, [r7, #16]
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d101      	bne.n	80073ac <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80073a8:	2303      	movs	r3, #3
 80073aa:	e0bf      	b.n	800752c <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80073ac:	683b      	ldr	r3, [r7, #0]
 80073ae:	781b      	ldrb	r3, [r3, #0]
 80073b0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80073b4:	2b00      	cmp	r3, #0
 80073b6:	d050      	beq.n	800745a <USBD_CDC_Setup+0xde>
 80073b8:	2b20      	cmp	r3, #32
 80073ba:	f040 80af 	bne.w	800751c <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80073be:	683b      	ldr	r3, [r7, #0]
 80073c0:	88db      	ldrh	r3, [r3, #6]
 80073c2:	2b00      	cmp	r3, #0
 80073c4:	d03a      	beq.n	800743c <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80073c6:	683b      	ldr	r3, [r7, #0]
 80073c8:	781b      	ldrb	r3, [r3, #0]
 80073ca:	b25b      	sxtb	r3, r3
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	da1b      	bge.n	8007408 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80073d6:	687a      	ldr	r2, [r7, #4]
 80073d8:	33b0      	adds	r3, #176	@ 0xb0
 80073da:	009b      	lsls	r3, r3, #2
 80073dc:	4413      	add	r3, r2
 80073de:	685b      	ldr	r3, [r3, #4]
 80073e0:	689b      	ldr	r3, [r3, #8]
 80073e2:	683a      	ldr	r2, [r7, #0]
 80073e4:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80073e6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80073e8:	683a      	ldr	r2, [r7, #0]
 80073ea:	88d2      	ldrh	r2, [r2, #6]
 80073ec:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	88db      	ldrh	r3, [r3, #6]
 80073f2:	2b07      	cmp	r3, #7
 80073f4:	bf28      	it	cs
 80073f6:	2307      	movcs	r3, #7
 80073f8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80073fa:	693b      	ldr	r3, [r7, #16]
 80073fc:	89fa      	ldrh	r2, [r7, #14]
 80073fe:	4619      	mov	r1, r3
 8007400:	6878      	ldr	r0, [r7, #4]
 8007402:	f001 fd7d 	bl	8008f00 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8007406:	e090      	b.n	800752a <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8007408:	683b      	ldr	r3, [r7, #0]
 800740a:	785a      	ldrb	r2, [r3, #1]
 800740c:	693b      	ldr	r3, [r7, #16]
 800740e:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8007412:	683b      	ldr	r3, [r7, #0]
 8007414:	88db      	ldrh	r3, [r3, #6]
 8007416:	2b3f      	cmp	r3, #63	@ 0x3f
 8007418:	d803      	bhi.n	8007422 <USBD_CDC_Setup+0xa6>
 800741a:	683b      	ldr	r3, [r7, #0]
 800741c:	88db      	ldrh	r3, [r3, #6]
 800741e:	b2da      	uxtb	r2, r3
 8007420:	e000      	b.n	8007424 <USBD_CDC_Setup+0xa8>
 8007422:	2240      	movs	r2, #64	@ 0x40
 8007424:	693b      	ldr	r3, [r7, #16]
 8007426:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800742a:	6939      	ldr	r1, [r7, #16]
 800742c:	693b      	ldr	r3, [r7, #16]
 800742e:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 8007432:	461a      	mov	r2, r3
 8007434:	6878      	ldr	r0, [r7, #4]
 8007436:	f001 fd8f 	bl	8008f58 <USBD_CtlPrepareRx>
      break;
 800743a:	e076      	b.n	800752a <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8007442:	687a      	ldr	r2, [r7, #4]
 8007444:	33b0      	adds	r3, #176	@ 0xb0
 8007446:	009b      	lsls	r3, r3, #2
 8007448:	4413      	add	r3, r2
 800744a:	685b      	ldr	r3, [r3, #4]
 800744c:	689b      	ldr	r3, [r3, #8]
 800744e:	683a      	ldr	r2, [r7, #0]
 8007450:	7850      	ldrb	r0, [r2, #1]
 8007452:	2200      	movs	r2, #0
 8007454:	6839      	ldr	r1, [r7, #0]
 8007456:	4798      	blx	r3
      break;
 8007458:	e067      	b.n	800752a <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800745a:	683b      	ldr	r3, [r7, #0]
 800745c:	785b      	ldrb	r3, [r3, #1]
 800745e:	2b0b      	cmp	r3, #11
 8007460:	d851      	bhi.n	8007506 <USBD_CDC_Setup+0x18a>
 8007462:	a201      	add	r2, pc, #4	@ (adr r2, 8007468 <USBD_CDC_Setup+0xec>)
 8007464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007468:	08007499 	.word	0x08007499
 800746c:	08007515 	.word	0x08007515
 8007470:	08007507 	.word	0x08007507
 8007474:	08007507 	.word	0x08007507
 8007478:	08007507 	.word	0x08007507
 800747c:	08007507 	.word	0x08007507
 8007480:	08007507 	.word	0x08007507
 8007484:	08007507 	.word	0x08007507
 8007488:	08007507 	.word	0x08007507
 800748c:	08007507 	.word	0x08007507
 8007490:	080074c3 	.word	0x080074c3
 8007494:	080074ed 	.word	0x080074ed
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800749e:	b2db      	uxtb	r3, r3
 80074a0:	2b03      	cmp	r3, #3
 80074a2:	d107      	bne.n	80074b4 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80074a4:	f107 030a 	add.w	r3, r7, #10
 80074a8:	2202      	movs	r2, #2
 80074aa:	4619      	mov	r1, r3
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f001 fd27 	bl	8008f00 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80074b2:	e032      	b.n	800751a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80074b4:	6839      	ldr	r1, [r7, #0]
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f001 fca5 	bl	8008e06 <USBD_CtlError>
            ret = USBD_FAIL;
 80074bc:	2303      	movs	r3, #3
 80074be:	75fb      	strb	r3, [r7, #23]
          break;
 80074c0:	e02b      	b.n	800751a <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074c8:	b2db      	uxtb	r3, r3
 80074ca:	2b03      	cmp	r3, #3
 80074cc:	d107      	bne.n	80074de <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80074ce:	f107 030d 	add.w	r3, r7, #13
 80074d2:	2201      	movs	r2, #1
 80074d4:	4619      	mov	r1, r3
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f001 fd12 	bl	8008f00 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80074dc:	e01d      	b.n	800751a <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80074de:	6839      	ldr	r1, [r7, #0]
 80074e0:	6878      	ldr	r0, [r7, #4]
 80074e2:	f001 fc90 	bl	8008e06 <USBD_CtlError>
            ret = USBD_FAIL;
 80074e6:	2303      	movs	r3, #3
 80074e8:	75fb      	strb	r3, [r7, #23]
          break;
 80074ea:	e016      	b.n	800751a <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80074f2:	b2db      	uxtb	r3, r3
 80074f4:	2b03      	cmp	r3, #3
 80074f6:	d00f      	beq.n	8007518 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 80074f8:	6839      	ldr	r1, [r7, #0]
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f001 fc83 	bl	8008e06 <USBD_CtlError>
            ret = USBD_FAIL;
 8007500:	2303      	movs	r3, #3
 8007502:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007504:	e008      	b.n	8007518 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8007506:	6839      	ldr	r1, [r7, #0]
 8007508:	6878      	ldr	r0, [r7, #4]
 800750a:	f001 fc7c 	bl	8008e06 <USBD_CtlError>
          ret = USBD_FAIL;
 800750e:	2303      	movs	r3, #3
 8007510:	75fb      	strb	r3, [r7, #23]
          break;
 8007512:	e002      	b.n	800751a <USBD_CDC_Setup+0x19e>
          break;
 8007514:	bf00      	nop
 8007516:	e008      	b.n	800752a <USBD_CDC_Setup+0x1ae>
          break;
 8007518:	bf00      	nop
      }
      break;
 800751a:	e006      	b.n	800752a <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800751c:	6839      	ldr	r1, [r7, #0]
 800751e:	6878      	ldr	r0, [r7, #4]
 8007520:	f001 fc71 	bl	8008e06 <USBD_CtlError>
      ret = USBD_FAIL;
 8007524:	2303      	movs	r3, #3
 8007526:	75fb      	strb	r3, [r7, #23]
      break;
 8007528:	bf00      	nop
  }

  return (uint8_t)ret;
 800752a:	7dfb      	ldrb	r3, [r7, #23]
}
 800752c:	4618      	mov	r0, r3
 800752e:	3718      	adds	r7, #24
 8007530:	46bd      	mov	sp, r7
 8007532:	bd80      	pop	{r7, pc}

08007534 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007534:	b580      	push	{r7, lr}
 8007536:	b084      	sub	sp, #16
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	460b      	mov	r3, r1
 800753e:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8007546:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	32b0      	adds	r2, #176	@ 0xb0
 8007552:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007556:	2b00      	cmp	r3, #0
 8007558:	d101      	bne.n	800755e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800755a:	2303      	movs	r3, #3
 800755c:	e065      	b.n	800762a <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	32b0      	adds	r2, #176	@ 0xb0
 8007568:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800756c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800756e:	78fb      	ldrb	r3, [r7, #3]
 8007570:	f003 020f 	and.w	r2, r3, #15
 8007574:	6879      	ldr	r1, [r7, #4]
 8007576:	4613      	mov	r3, r2
 8007578:	009b      	lsls	r3, r3, #2
 800757a:	4413      	add	r3, r2
 800757c:	009b      	lsls	r3, r3, #2
 800757e:	440b      	add	r3, r1
 8007580:	3318      	adds	r3, #24
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d02f      	beq.n	80075e8 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8007588:	78fb      	ldrb	r3, [r7, #3]
 800758a:	f003 020f 	and.w	r2, r3, #15
 800758e:	6879      	ldr	r1, [r7, #4]
 8007590:	4613      	mov	r3, r2
 8007592:	009b      	lsls	r3, r3, #2
 8007594:	4413      	add	r3, r2
 8007596:	009b      	lsls	r3, r3, #2
 8007598:	440b      	add	r3, r1
 800759a:	3318      	adds	r3, #24
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	78fb      	ldrb	r3, [r7, #3]
 80075a0:	f003 010f 	and.w	r1, r3, #15
 80075a4:	68f8      	ldr	r0, [r7, #12]
 80075a6:	460b      	mov	r3, r1
 80075a8:	00db      	lsls	r3, r3, #3
 80075aa:	440b      	add	r3, r1
 80075ac:	009b      	lsls	r3, r3, #2
 80075ae:	4403      	add	r3, r0
 80075b0:	331c      	adds	r3, #28
 80075b2:	681b      	ldr	r3, [r3, #0]
 80075b4:	fbb2 f1f3 	udiv	r1, r2, r3
 80075b8:	fb01 f303 	mul.w	r3, r1, r3
 80075bc:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d112      	bne.n	80075e8 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80075c2:	78fb      	ldrb	r3, [r7, #3]
 80075c4:	f003 020f 	and.w	r2, r3, #15
 80075c8:	6879      	ldr	r1, [r7, #4]
 80075ca:	4613      	mov	r3, r2
 80075cc:	009b      	lsls	r3, r3, #2
 80075ce:	4413      	add	r3, r2
 80075d0:	009b      	lsls	r3, r3, #2
 80075d2:	440b      	add	r3, r1
 80075d4:	3318      	adds	r3, #24
 80075d6:	2200      	movs	r2, #0
 80075d8:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80075da:	78f9      	ldrb	r1, [r7, #3]
 80075dc:	2300      	movs	r3, #0
 80075de:	2200      	movs	r2, #0
 80075e0:	6878      	ldr	r0, [r7, #4]
 80075e2:	f002 fa14 	bl	8009a0e <USBD_LL_Transmit>
 80075e6:	e01f      	b.n	8007628 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 80075e8:	68bb      	ldr	r3, [r7, #8]
 80075ea:	2200      	movs	r2, #0
 80075ec:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80075f6:	687a      	ldr	r2, [r7, #4]
 80075f8:	33b0      	adds	r3, #176	@ 0xb0
 80075fa:	009b      	lsls	r3, r3, #2
 80075fc:	4413      	add	r3, r2
 80075fe:	685b      	ldr	r3, [r3, #4]
 8007600:	691b      	ldr	r3, [r3, #16]
 8007602:	2b00      	cmp	r3, #0
 8007604:	d010      	beq.n	8007628 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800760c:	687a      	ldr	r2, [r7, #4]
 800760e:	33b0      	adds	r3, #176	@ 0xb0
 8007610:	009b      	lsls	r3, r3, #2
 8007612:	4413      	add	r3, r2
 8007614:	685b      	ldr	r3, [r3, #4]
 8007616:	691b      	ldr	r3, [r3, #16]
 8007618:	68ba      	ldr	r2, [r7, #8]
 800761a:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800761e:	68ba      	ldr	r2, [r7, #8]
 8007620:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8007624:	78fa      	ldrb	r2, [r7, #3]
 8007626:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8007628:	2300      	movs	r3, #0
}
 800762a:	4618      	mov	r0, r3
 800762c:	3710      	adds	r7, #16
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}

08007632 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007632:	b580      	push	{r7, lr}
 8007634:	b084      	sub	sp, #16
 8007636:	af00      	add	r7, sp, #0
 8007638:	6078      	str	r0, [r7, #4]
 800763a:	460b      	mov	r3, r1
 800763c:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	32b0      	adds	r2, #176	@ 0xb0
 8007648:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800764c:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	32b0      	adds	r2, #176	@ 0xb0
 8007658:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d101      	bne.n	8007664 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8007660:	2303      	movs	r3, #3
 8007662:	e01a      	b.n	800769a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8007664:	78fb      	ldrb	r3, [r7, #3]
 8007666:	4619      	mov	r1, r3
 8007668:	6878      	ldr	r0, [r7, #4]
 800766a:	f002 fa12 	bl	8009a92 <USBD_LL_GetRxDataSize>
 800766e:	4602      	mov	r2, r0
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800767c:	687a      	ldr	r2, [r7, #4]
 800767e:	33b0      	adds	r3, #176	@ 0xb0
 8007680:	009b      	lsls	r3, r3, #2
 8007682:	4413      	add	r3, r2
 8007684:	685b      	ldr	r3, [r3, #4]
 8007686:	68db      	ldr	r3, [r3, #12]
 8007688:	68fa      	ldr	r2, [r7, #12]
 800768a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800768e:	68fa      	ldr	r2, [r7, #12]
 8007690:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8007694:	4611      	mov	r1, r2
 8007696:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8007698:	2300      	movs	r3, #0
}
 800769a:	4618      	mov	r0, r3
 800769c:	3710      	adds	r7, #16
 800769e:	46bd      	mov	sp, r7
 80076a0:	bd80      	pop	{r7, pc}

080076a2 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80076a2:	b580      	push	{r7, lr}
 80076a4:	b084      	sub	sp, #16
 80076a6:	af00      	add	r7, sp, #0
 80076a8:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	32b0      	adds	r2, #176	@ 0xb0
 80076b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80076b8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d101      	bne.n	80076c4 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80076c0:	2303      	movs	r3, #3
 80076c2:	e024      	b.n	800770e <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076ca:	687a      	ldr	r2, [r7, #4]
 80076cc:	33b0      	adds	r3, #176	@ 0xb0
 80076ce:	009b      	lsls	r3, r3, #2
 80076d0:	4413      	add	r3, r2
 80076d2:	685b      	ldr	r3, [r3, #4]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d019      	beq.n	800770c <USBD_CDC_EP0_RxReady+0x6a>
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80076de:	2bff      	cmp	r3, #255	@ 0xff
 80076e0:	d014      	beq.n	800770c <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80076e8:	687a      	ldr	r2, [r7, #4]
 80076ea:	33b0      	adds	r3, #176	@ 0xb0
 80076ec:	009b      	lsls	r3, r3, #2
 80076ee:	4413      	add	r3, r2
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	689b      	ldr	r3, [r3, #8]
 80076f4:	68fa      	ldr	r2, [r7, #12]
 80076f6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 80076fa:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 80076fc:	68fa      	ldr	r2, [r7, #12]
 80076fe:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8007702:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8007704:	68fb      	ldr	r3, [r7, #12]
 8007706:	22ff      	movs	r2, #255	@ 0xff
 8007708:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800770c:	2300      	movs	r3, #0
}
 800770e:	4618      	mov	r0, r3
 8007710:	3710      	adds	r7, #16
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
	...

08007718 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8007718:	b580      	push	{r7, lr}
 800771a:	b086      	sub	sp, #24
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007720:	2182      	movs	r1, #130	@ 0x82
 8007722:	4818      	ldr	r0, [pc, #96]	@ (8007784 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007724:	f000 fd0f 	bl	8008146 <USBD_GetEpDesc>
 8007728:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800772a:	2101      	movs	r1, #1
 800772c:	4815      	ldr	r0, [pc, #84]	@ (8007784 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800772e:	f000 fd0a 	bl	8008146 <USBD_GetEpDesc>
 8007732:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007734:	2181      	movs	r1, #129	@ 0x81
 8007736:	4813      	ldr	r0, [pc, #76]	@ (8007784 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8007738:	f000 fd05 	bl	8008146 <USBD_GetEpDesc>
 800773c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800773e:	697b      	ldr	r3, [r7, #20]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d002      	beq.n	800774a <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007744:	697b      	ldr	r3, [r7, #20]
 8007746:	2210      	movs	r2, #16
 8007748:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d006      	beq.n	800775e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007750:	693b      	ldr	r3, [r7, #16]
 8007752:	2200      	movs	r2, #0
 8007754:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007758:	711a      	strb	r2, [r3, #4]
 800775a:	2200      	movs	r2, #0
 800775c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	2b00      	cmp	r3, #0
 8007762:	d006      	beq.n	8007772 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	2200      	movs	r2, #0
 8007768:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800776c:	711a      	strb	r2, [r3, #4]
 800776e:	2200      	movs	r2, #0
 8007770:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2243      	movs	r2, #67	@ 0x43
 8007776:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007778:	4b02      	ldr	r3, [pc, #8]	@ (8007784 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800777a:	4618      	mov	r0, r3
 800777c:	3718      	adds	r7, #24
 800777e:	46bd      	mov	sp, r7
 8007780:	bd80      	pop	{r7, pc}
 8007782:	bf00      	nop
 8007784:	24000054 	.word	0x24000054

08007788 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8007788:	b580      	push	{r7, lr}
 800778a:	b086      	sub	sp, #24
 800778c:	af00      	add	r7, sp, #0
 800778e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007790:	2182      	movs	r1, #130	@ 0x82
 8007792:	4818      	ldr	r0, [pc, #96]	@ (80077f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 8007794:	f000 fcd7 	bl	8008146 <USBD_GetEpDesc>
 8007798:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800779a:	2101      	movs	r1, #1
 800779c:	4815      	ldr	r0, [pc, #84]	@ (80077f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800779e:	f000 fcd2 	bl	8008146 <USBD_GetEpDesc>
 80077a2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80077a4:	2181      	movs	r1, #129	@ 0x81
 80077a6:	4813      	ldr	r0, [pc, #76]	@ (80077f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80077a8:	f000 fccd 	bl	8008146 <USBD_GetEpDesc>
 80077ac:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80077ae:	697b      	ldr	r3, [r7, #20]
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d002      	beq.n	80077ba <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80077b4:	697b      	ldr	r3, [r7, #20]
 80077b6:	2210      	movs	r2, #16
 80077b8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80077ba:	693b      	ldr	r3, [r7, #16]
 80077bc:	2b00      	cmp	r3, #0
 80077be:	d006      	beq.n	80077ce <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80077c0:	693b      	ldr	r3, [r7, #16]
 80077c2:	2200      	movs	r2, #0
 80077c4:	711a      	strb	r2, [r3, #4]
 80077c6:	2200      	movs	r2, #0
 80077c8:	f042 0202 	orr.w	r2, r2, #2
 80077cc:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	2b00      	cmp	r3, #0
 80077d2:	d006      	beq.n	80077e2 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	2200      	movs	r2, #0
 80077d8:	711a      	strb	r2, [r3, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	f042 0202 	orr.w	r2, r2, #2
 80077e0:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	2243      	movs	r2, #67	@ 0x43
 80077e6:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 80077e8:	4b02      	ldr	r3, [pc, #8]	@ (80077f4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 80077ea:	4618      	mov	r0, r3
 80077ec:	3718      	adds	r7, #24
 80077ee:	46bd      	mov	sp, r7
 80077f0:	bd80      	pop	{r7, pc}
 80077f2:	bf00      	nop
 80077f4:	24000054 	.word	0x24000054

080077f8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80077f8:	b580      	push	{r7, lr}
 80077fa:	b086      	sub	sp, #24
 80077fc:	af00      	add	r7, sp, #0
 80077fe:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8007800:	2182      	movs	r1, #130	@ 0x82
 8007802:	4818      	ldr	r0, [pc, #96]	@ (8007864 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007804:	f000 fc9f 	bl	8008146 <USBD_GetEpDesc>
 8007808:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800780a:	2101      	movs	r1, #1
 800780c:	4815      	ldr	r0, [pc, #84]	@ (8007864 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800780e:	f000 fc9a 	bl	8008146 <USBD_GetEpDesc>
 8007812:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8007814:	2181      	movs	r1, #129	@ 0x81
 8007816:	4813      	ldr	r0, [pc, #76]	@ (8007864 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8007818:	f000 fc95 	bl	8008146 <USBD_GetEpDesc>
 800781c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800781e:	697b      	ldr	r3, [r7, #20]
 8007820:	2b00      	cmp	r3, #0
 8007822:	d002      	beq.n	800782a <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8007824:	697b      	ldr	r3, [r7, #20]
 8007826:	2210      	movs	r2, #16
 8007828:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800782a:	693b      	ldr	r3, [r7, #16]
 800782c:	2b00      	cmp	r3, #0
 800782e:	d006      	beq.n	800783e <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007830:	693b      	ldr	r3, [r7, #16]
 8007832:	2200      	movs	r2, #0
 8007834:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007838:	711a      	strb	r2, [r3, #4]
 800783a:	2200      	movs	r2, #0
 800783c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800783e:	68fb      	ldr	r3, [r7, #12]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d006      	beq.n	8007852 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8007844:	68fb      	ldr	r3, [r7, #12]
 8007846:	2200      	movs	r2, #0
 8007848:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800784c:	711a      	strb	r2, [r3, #4]
 800784e:	2200      	movs	r2, #0
 8007850:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	2243      	movs	r2, #67	@ 0x43
 8007856:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8007858:	4b02      	ldr	r3, [pc, #8]	@ (8007864 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800785a:	4618      	mov	r0, r3
 800785c:	3718      	adds	r7, #24
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop
 8007864:	24000054 	.word	0x24000054

08007868 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8007868:	b480      	push	{r7}
 800786a:	b083      	sub	sp, #12
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	220a      	movs	r2, #10
 8007874:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8007876:	4b03      	ldr	r3, [pc, #12]	@ (8007884 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007878:	4618      	mov	r0, r3
 800787a:	370c      	adds	r7, #12
 800787c:	46bd      	mov	sp, r7
 800787e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007882:	4770      	bx	lr
 8007884:	24000010 	.word	0x24000010

08007888 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8007888:	b480      	push	{r7}
 800788a:	b083      	sub	sp, #12
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
 8007890:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8007892:	683b      	ldr	r3, [r7, #0]
 8007894:	2b00      	cmp	r3, #0
 8007896:	d101      	bne.n	800789c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8007898:	2303      	movs	r3, #3
 800789a:	e009      	b.n	80078b0 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80078a2:	687a      	ldr	r2, [r7, #4]
 80078a4:	33b0      	adds	r3, #176	@ 0xb0
 80078a6:	009b      	lsls	r3, r3, #2
 80078a8:	4413      	add	r3, r2
 80078aa:	683a      	ldr	r2, [r7, #0]
 80078ac:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80078ae:	2300      	movs	r3, #0
}
 80078b0:	4618      	mov	r0, r3
 80078b2:	370c      	adds	r7, #12
 80078b4:	46bd      	mov	sp, r7
 80078b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ba:	4770      	bx	lr

080078bc <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80078bc:	b480      	push	{r7}
 80078be:	b087      	sub	sp, #28
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	60f8      	str	r0, [r7, #12]
 80078c4:	60b9      	str	r1, [r7, #8]
 80078c6:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	32b0      	adds	r2, #176	@ 0xb0
 80078d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80078d6:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	2b00      	cmp	r3, #0
 80078dc:	d101      	bne.n	80078e2 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80078de:	2303      	movs	r3, #3
 80078e0:	e008      	b.n	80078f4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80078e2:	697b      	ldr	r3, [r7, #20]
 80078e4:	68ba      	ldr	r2, [r7, #8]
 80078e6:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 80078ea:	697b      	ldr	r3, [r7, #20]
 80078ec:	687a      	ldr	r2, [r7, #4]
 80078ee:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 80078f2:	2300      	movs	r3, #0
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	371c      	adds	r7, #28
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8007900:	b480      	push	{r7}
 8007902:	b085      	sub	sp, #20
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	32b0      	adds	r2, #176	@ 0xb0
 8007914:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007918:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	2b00      	cmp	r3, #0
 800791e:	d101      	bne.n	8007924 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8007920:	2303      	movs	r3, #3
 8007922:	e004      	b.n	800792e <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	683a      	ldr	r2, [r7, #0]
 8007928:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800792c:	2300      	movs	r3, #0
}
 800792e:	4618      	mov	r0, r3
 8007930:	3714      	adds	r7, #20
 8007932:	46bd      	mov	sp, r7
 8007934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007938:	4770      	bx	lr
	...

0800793c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800793c:	b580      	push	{r7, lr}
 800793e:	b084      	sub	sp, #16
 8007940:	af00      	add	r7, sp, #0
 8007942:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	32b0      	adds	r2, #176	@ 0xb0
 800794e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007952:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	32b0      	adds	r2, #176	@ 0xb0
 800795e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007962:	2b00      	cmp	r3, #0
 8007964:	d101      	bne.n	800796a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8007966:	2303      	movs	r3, #3
 8007968:	e018      	b.n	800799c <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	7c1b      	ldrb	r3, [r3, #16]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d10a      	bne.n	8007988 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007972:	4b0c      	ldr	r3, [pc, #48]	@ (80079a4 <USBD_CDC_ReceivePacket+0x68>)
 8007974:	7819      	ldrb	r1, [r3, #0]
 8007976:	68fb      	ldr	r3, [r7, #12]
 8007978:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800797c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f002 f865 	bl	8009a50 <USBD_LL_PrepareReceive>
 8007986:	e008      	b.n	800799a <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8007988:	4b06      	ldr	r3, [pc, #24]	@ (80079a4 <USBD_CDC_ReceivePacket+0x68>)
 800798a:	7819      	ldrb	r1, [r3, #0]
 800798c:	68fb      	ldr	r3, [r7, #12]
 800798e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8007992:	2340      	movs	r3, #64	@ 0x40
 8007994:	6878      	ldr	r0, [r7, #4]
 8007996:	f002 f85b 	bl	8009a50 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800799a:	2300      	movs	r3, #0
}
 800799c:	4618      	mov	r0, r3
 800799e:	3710      	adds	r7, #16
 80079a0:	46bd      	mov	sp, r7
 80079a2:	bd80      	pop	{r7, pc}
 80079a4:	24000098 	.word	0x24000098

080079a8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80079a8:	b580      	push	{r7, lr}
 80079aa:	b086      	sub	sp, #24
 80079ac:	af00      	add	r7, sp, #0
 80079ae:	60f8      	str	r0, [r7, #12]
 80079b0:	60b9      	str	r1, [r7, #8]
 80079b2:	4613      	mov	r3, r2
 80079b4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80079b6:	68fb      	ldr	r3, [r7, #12]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d101      	bne.n	80079c0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80079bc:	2303      	movs	r3, #3
 80079be:	e01f      	b.n	8007a00 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 80079c0:	68fb      	ldr	r3, [r7, #12]
 80079c2:	2200      	movs	r2, #0
 80079c4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2200      	movs	r2, #0
 80079cc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	2200      	movs	r2, #0
 80079d4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80079d8:	68bb      	ldr	r3, [r7, #8]
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d003      	beq.n	80079e6 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 80079de:	68fb      	ldr	r3, [r7, #12]
 80079e0:	68ba      	ldr	r2, [r7, #8]
 80079e2:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80079e6:	68fb      	ldr	r3, [r7, #12]
 80079e8:	2201      	movs	r2, #1
 80079ea:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	79fa      	ldrb	r2, [r7, #7]
 80079f2:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80079f4:	68f8      	ldr	r0, [r7, #12]
 80079f6:	f001 fecf 	bl	8009798 <USBD_LL_Init>
 80079fa:	4603      	mov	r3, r0
 80079fc:	75fb      	strb	r3, [r7, #23]

  return ret;
 80079fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a00:	4618      	mov	r0, r3
 8007a02:	3718      	adds	r7, #24
 8007a04:	46bd      	mov	sp, r7
 8007a06:	bd80      	pop	{r7, pc}

08007a08 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007a08:	b580      	push	{r7, lr}
 8007a0a:	b084      	sub	sp, #16
 8007a0c:	af00      	add	r7, sp, #0
 8007a0e:	6078      	str	r0, [r7, #4]
 8007a10:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007a12:	2300      	movs	r3, #0
 8007a14:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d101      	bne.n	8007a20 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8007a1c:	2303      	movs	r3, #3
 8007a1e:	e025      	b.n	8007a6c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8007a20:	687b      	ldr	r3, [r7, #4]
 8007a22:	683a      	ldr	r2, [r7, #0]
 8007a24:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	32ae      	adds	r2, #174	@ 0xae
 8007a32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	d00f      	beq.n	8007a5c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	32ae      	adds	r2, #174	@ 0xae
 8007a46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a4c:	f107 020e 	add.w	r2, r7, #14
 8007a50:	4610      	mov	r0, r2
 8007a52:	4798      	blx	r3
 8007a54:	4602      	mov	r2, r0
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8007a62:	1c5a      	adds	r2, r3, #1
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007a6a:	2300      	movs	r3, #0
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3710      	adds	r7, #16
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd80      	pop	{r7, pc}

08007a74 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b082      	sub	sp, #8
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007a7c:	6878      	ldr	r0, [r7, #4]
 8007a7e:	f001 fedd 	bl	800983c <USBD_LL_Start>
 8007a82:	4603      	mov	r3, r0
}
 8007a84:	4618      	mov	r0, r3
 8007a86:	3708      	adds	r7, #8
 8007a88:	46bd      	mov	sp, r7
 8007a8a:	bd80      	pop	{r7, pc}

08007a8c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007a8c:	b480      	push	{r7}
 8007a8e:	b083      	sub	sp, #12
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8007a94:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	370c      	adds	r7, #12
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aa0:	4770      	bx	lr

08007aa2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007aa2:	b580      	push	{r7, lr}
 8007aa4:	b084      	sub	sp, #16
 8007aa6:	af00      	add	r7, sp, #0
 8007aa8:	6078      	str	r0, [r7, #4]
 8007aaa:	460b      	mov	r3, r1
 8007aac:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007aae:	2300      	movs	r3, #0
 8007ab0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d009      	beq.n	8007ad0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ac2:	681b      	ldr	r3, [r3, #0]
 8007ac4:	78fa      	ldrb	r2, [r7, #3]
 8007ac6:	4611      	mov	r1, r2
 8007ac8:	6878      	ldr	r0, [r7, #4]
 8007aca:	4798      	blx	r3
 8007acc:	4603      	mov	r3, r0
 8007ace:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007ad0:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ad2:	4618      	mov	r0, r3
 8007ad4:	3710      	adds	r7, #16
 8007ad6:	46bd      	mov	sp, r7
 8007ad8:	bd80      	pop	{r7, pc}

08007ada <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007ada:	b580      	push	{r7, lr}
 8007adc:	b084      	sub	sp, #16
 8007ade:	af00      	add	r7, sp, #0
 8007ae0:	6078      	str	r0, [r7, #4]
 8007ae2:	460b      	mov	r3, r1
 8007ae4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007ae6:	2300      	movs	r3, #0
 8007ae8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007af0:	685b      	ldr	r3, [r3, #4]
 8007af2:	78fa      	ldrb	r2, [r7, #3]
 8007af4:	4611      	mov	r1, r2
 8007af6:	6878      	ldr	r0, [r7, #4]
 8007af8:	4798      	blx	r3
 8007afa:	4603      	mov	r3, r0
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d001      	beq.n	8007b04 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8007b00:	2303      	movs	r3, #3
 8007b02:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007b04:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b06:	4618      	mov	r0, r3
 8007b08:	3710      	adds	r7, #16
 8007b0a:	46bd      	mov	sp, r7
 8007b0c:	bd80      	pop	{r7, pc}

08007b0e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007b0e:	b580      	push	{r7, lr}
 8007b10:	b084      	sub	sp, #16
 8007b12:	af00      	add	r7, sp, #0
 8007b14:	6078      	str	r0, [r7, #4]
 8007b16:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007b1e:	6839      	ldr	r1, [r7, #0]
 8007b20:	4618      	mov	r0, r3
 8007b22:	f001 f936 	bl	8008d92 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2201      	movs	r2, #1
 8007b2a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8007b34:	461a      	mov	r2, r3
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007b42:	f003 031f 	and.w	r3, r3, #31
 8007b46:	2b02      	cmp	r3, #2
 8007b48:	d01a      	beq.n	8007b80 <USBD_LL_SetupStage+0x72>
 8007b4a:	2b02      	cmp	r3, #2
 8007b4c:	d822      	bhi.n	8007b94 <USBD_LL_SetupStage+0x86>
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d002      	beq.n	8007b58 <USBD_LL_SetupStage+0x4a>
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d00a      	beq.n	8007b6c <USBD_LL_SetupStage+0x5e>
 8007b56:	e01d      	b.n	8007b94 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007b5e:	4619      	mov	r1, r3
 8007b60:	6878      	ldr	r0, [r7, #4]
 8007b62:	f000 fb63 	bl	800822c <USBD_StdDevReq>
 8007b66:	4603      	mov	r3, r0
 8007b68:	73fb      	strb	r3, [r7, #15]
      break;
 8007b6a:	e020      	b.n	8007bae <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007b72:	4619      	mov	r1, r3
 8007b74:	6878      	ldr	r0, [r7, #4]
 8007b76:	f000 fbcb 	bl	8008310 <USBD_StdItfReq>
 8007b7a:	4603      	mov	r3, r0
 8007b7c:	73fb      	strb	r3, [r7, #15]
      break;
 8007b7e:	e016      	b.n	8007bae <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007b86:	4619      	mov	r1, r3
 8007b88:	6878      	ldr	r0, [r7, #4]
 8007b8a:	f000 fc2d 	bl	80083e8 <USBD_StdEPReq>
 8007b8e:	4603      	mov	r3, r0
 8007b90:	73fb      	strb	r3, [r7, #15]
      break;
 8007b92:	e00c      	b.n	8007bae <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007b9a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007b9e:	b2db      	uxtb	r3, r3
 8007ba0:	4619      	mov	r1, r3
 8007ba2:	6878      	ldr	r0, [r7, #4]
 8007ba4:	f001 feaa 	bl	80098fc <USBD_LL_StallEP>
 8007ba8:	4603      	mov	r3, r0
 8007baa:	73fb      	strb	r3, [r7, #15]
      break;
 8007bac:	bf00      	nop
  }

  return ret;
 8007bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	3710      	adds	r7, #16
 8007bb4:	46bd      	mov	sp, r7
 8007bb6:	bd80      	pop	{r7, pc}

08007bb8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b086      	sub	sp, #24
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	60f8      	str	r0, [r7, #12]
 8007bc0:	460b      	mov	r3, r1
 8007bc2:	607a      	str	r2, [r7, #4]
 8007bc4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8007bc6:	2300      	movs	r3, #0
 8007bc8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 8007bca:	7afb      	ldrb	r3, [r7, #11]
 8007bcc:	2b00      	cmp	r3, #0
 8007bce:	d16e      	bne.n	8007cae <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8007bd6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007bde:	2b03      	cmp	r3, #3
 8007be0:	f040 8098 	bne.w	8007d14 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 8007be4:	693b      	ldr	r3, [r7, #16]
 8007be6:	689a      	ldr	r2, [r3, #8]
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	68db      	ldr	r3, [r3, #12]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d913      	bls.n	8007c18 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 8007bf0:	693b      	ldr	r3, [r7, #16]
 8007bf2:	689a      	ldr	r2, [r3, #8]
 8007bf4:	693b      	ldr	r3, [r7, #16]
 8007bf6:	68db      	ldr	r3, [r3, #12]
 8007bf8:	1ad2      	subs	r2, r2, r3
 8007bfa:	693b      	ldr	r3, [r7, #16]
 8007bfc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8007bfe:	693b      	ldr	r3, [r7, #16]
 8007c00:	68da      	ldr	r2, [r3, #12]
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	689b      	ldr	r3, [r3, #8]
 8007c06:	4293      	cmp	r3, r2
 8007c08:	bf28      	it	cs
 8007c0a:	4613      	movcs	r3, r2
 8007c0c:	461a      	mov	r2, r3
 8007c0e:	6879      	ldr	r1, [r7, #4]
 8007c10:	68f8      	ldr	r0, [r7, #12]
 8007c12:	f001 f9be 	bl	8008f92 <USBD_CtlContinueRx>
 8007c16:	e07d      	b.n	8007d14 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007c1e:	f003 031f 	and.w	r3, r3, #31
 8007c22:	2b02      	cmp	r3, #2
 8007c24:	d014      	beq.n	8007c50 <USBD_LL_DataOutStage+0x98>
 8007c26:	2b02      	cmp	r3, #2
 8007c28:	d81d      	bhi.n	8007c66 <USBD_LL_DataOutStage+0xae>
 8007c2a:	2b00      	cmp	r3, #0
 8007c2c:	d002      	beq.n	8007c34 <USBD_LL_DataOutStage+0x7c>
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d003      	beq.n	8007c3a <USBD_LL_DataOutStage+0x82>
 8007c32:	e018      	b.n	8007c66 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8007c34:	2300      	movs	r3, #0
 8007c36:	75bb      	strb	r3, [r7, #22]
            break;
 8007c38:	e018      	b.n	8007c6c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007c40:	b2db      	uxtb	r3, r3
 8007c42:	4619      	mov	r1, r3
 8007c44:	68f8      	ldr	r0, [r7, #12]
 8007c46:	f000 fa64 	bl	8008112 <USBD_CoreFindIF>
 8007c4a:	4603      	mov	r3, r0
 8007c4c:	75bb      	strb	r3, [r7, #22]
            break;
 8007c4e:	e00d      	b.n	8007c6c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007c56:	b2db      	uxtb	r3, r3
 8007c58:	4619      	mov	r1, r3
 8007c5a:	68f8      	ldr	r0, [r7, #12]
 8007c5c:	f000 fa66 	bl	800812c <USBD_CoreFindEP>
 8007c60:	4603      	mov	r3, r0
 8007c62:	75bb      	strb	r3, [r7, #22]
            break;
 8007c64:	e002      	b.n	8007c6c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007c66:	2300      	movs	r3, #0
 8007c68:	75bb      	strb	r3, [r7, #22]
            break;
 8007c6a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007c6c:	7dbb      	ldrb	r3, [r7, #22]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d119      	bne.n	8007ca6 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007c78:	b2db      	uxtb	r3, r3
 8007c7a:	2b03      	cmp	r3, #3
 8007c7c:	d113      	bne.n	8007ca6 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007c7e:	7dba      	ldrb	r2, [r7, #22]
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	32ae      	adds	r2, #174	@ 0xae
 8007c84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007c88:	691b      	ldr	r3, [r3, #16]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d00b      	beq.n	8007ca6 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8007c8e:	7dba      	ldrb	r2, [r7, #22]
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007c96:	7dba      	ldrb	r2, [r7, #22]
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	32ae      	adds	r2, #174	@ 0xae
 8007c9c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ca0:	691b      	ldr	r3, [r3, #16]
 8007ca2:	68f8      	ldr	r0, [r7, #12]
 8007ca4:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007ca6:	68f8      	ldr	r0, [r7, #12]
 8007ca8:	f001 f984 	bl	8008fb4 <USBD_CtlSendStatus>
 8007cac:	e032      	b.n	8007d14 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007cae:	7afb      	ldrb	r3, [r7, #11]
 8007cb0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007cb4:	b2db      	uxtb	r3, r3
 8007cb6:	4619      	mov	r1, r3
 8007cb8:	68f8      	ldr	r0, [r7, #12]
 8007cba:	f000 fa37 	bl	800812c <USBD_CoreFindEP>
 8007cbe:	4603      	mov	r3, r0
 8007cc0:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007cc2:	7dbb      	ldrb	r3, [r7, #22]
 8007cc4:	2bff      	cmp	r3, #255	@ 0xff
 8007cc6:	d025      	beq.n	8007d14 <USBD_LL_DataOutStage+0x15c>
 8007cc8:	7dbb      	ldrb	r3, [r7, #22]
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d122      	bne.n	8007d14 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007cce:	68fb      	ldr	r3, [r7, #12]
 8007cd0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007cd4:	b2db      	uxtb	r3, r3
 8007cd6:	2b03      	cmp	r3, #3
 8007cd8:	d117      	bne.n	8007d0a <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8007cda:	7dba      	ldrb	r2, [r7, #22]
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	32ae      	adds	r2, #174	@ 0xae
 8007ce0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007ce4:	699b      	ldr	r3, [r3, #24]
 8007ce6:	2b00      	cmp	r3, #0
 8007ce8:	d00f      	beq.n	8007d0a <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8007cea:	7dba      	ldrb	r2, [r7, #22]
 8007cec:	68fb      	ldr	r3, [r7, #12]
 8007cee:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8007cf2:	7dba      	ldrb	r2, [r7, #22]
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	32ae      	adds	r2, #174	@ 0xae
 8007cf8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007cfc:	699b      	ldr	r3, [r3, #24]
 8007cfe:	7afa      	ldrb	r2, [r7, #11]
 8007d00:	4611      	mov	r1, r2
 8007d02:	68f8      	ldr	r0, [r7, #12]
 8007d04:	4798      	blx	r3
 8007d06:	4603      	mov	r3, r0
 8007d08:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8007d0a:	7dfb      	ldrb	r3, [r7, #23]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d001      	beq.n	8007d14 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8007d10:	7dfb      	ldrb	r3, [r7, #23]
 8007d12:	e000      	b.n	8007d16 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8007d14:	2300      	movs	r3, #0
}
 8007d16:	4618      	mov	r0, r3
 8007d18:	3718      	adds	r7, #24
 8007d1a:	46bd      	mov	sp, r7
 8007d1c:	bd80      	pop	{r7, pc}

08007d1e <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007d1e:	b580      	push	{r7, lr}
 8007d20:	b086      	sub	sp, #24
 8007d22:	af00      	add	r7, sp, #0
 8007d24:	60f8      	str	r0, [r7, #12]
 8007d26:	460b      	mov	r3, r1
 8007d28:	607a      	str	r2, [r7, #4]
 8007d2a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8007d2c:	7afb      	ldrb	r3, [r7, #11]
 8007d2e:	2b00      	cmp	r3, #0
 8007d30:	d16f      	bne.n	8007e12 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8007d32:	68fb      	ldr	r3, [r7, #12]
 8007d34:	3314      	adds	r3, #20
 8007d36:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007d3e:	2b02      	cmp	r3, #2
 8007d40:	d15a      	bne.n	8007df8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	689a      	ldr	r2, [r3, #8]
 8007d46:	693b      	ldr	r3, [r7, #16]
 8007d48:	68db      	ldr	r3, [r3, #12]
 8007d4a:	429a      	cmp	r2, r3
 8007d4c:	d914      	bls.n	8007d78 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8007d4e:	693b      	ldr	r3, [r7, #16]
 8007d50:	689a      	ldr	r2, [r3, #8]
 8007d52:	693b      	ldr	r3, [r7, #16]
 8007d54:	68db      	ldr	r3, [r3, #12]
 8007d56:	1ad2      	subs	r2, r2, r3
 8007d58:	693b      	ldr	r3, [r7, #16]
 8007d5a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8007d5c:	693b      	ldr	r3, [r7, #16]
 8007d5e:	689b      	ldr	r3, [r3, #8]
 8007d60:	461a      	mov	r2, r3
 8007d62:	6879      	ldr	r1, [r7, #4]
 8007d64:	68f8      	ldr	r0, [r7, #12]
 8007d66:	f001 f8e6 	bl	8008f36 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007d6a:	2300      	movs	r3, #0
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	2100      	movs	r1, #0
 8007d70:	68f8      	ldr	r0, [r7, #12]
 8007d72:	f001 fe6d 	bl	8009a50 <USBD_LL_PrepareReceive>
 8007d76:	e03f      	b.n	8007df8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007d78:	693b      	ldr	r3, [r7, #16]
 8007d7a:	68da      	ldr	r2, [r3, #12]
 8007d7c:	693b      	ldr	r3, [r7, #16]
 8007d7e:	689b      	ldr	r3, [r3, #8]
 8007d80:	429a      	cmp	r2, r3
 8007d82:	d11c      	bne.n	8007dbe <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8007d84:	693b      	ldr	r3, [r7, #16]
 8007d86:	685a      	ldr	r2, [r3, #4]
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007d8c:	429a      	cmp	r2, r3
 8007d8e:	d316      	bcc.n	8007dbe <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	685a      	ldr	r2, [r3, #4]
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007d9a:	429a      	cmp	r2, r3
 8007d9c:	d20f      	bcs.n	8007dbe <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007d9e:	2200      	movs	r2, #0
 8007da0:	2100      	movs	r1, #0
 8007da2:	68f8      	ldr	r0, [r7, #12]
 8007da4:	f001 f8c7 	bl	8008f36 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	2200      	movs	r2, #0
 8007dac:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007db0:	2300      	movs	r3, #0
 8007db2:	2200      	movs	r2, #0
 8007db4:	2100      	movs	r1, #0
 8007db6:	68f8      	ldr	r0, [r7, #12]
 8007db8:	f001 fe4a 	bl	8009a50 <USBD_LL_PrepareReceive>
 8007dbc:	e01c      	b.n	8007df8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007dc4:	b2db      	uxtb	r3, r3
 8007dc6:	2b03      	cmp	r3, #3
 8007dc8:	d10f      	bne.n	8007dea <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dd0:	68db      	ldr	r3, [r3, #12]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d009      	beq.n	8007dea <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007de4:	68db      	ldr	r3, [r3, #12]
 8007de6:	68f8      	ldr	r0, [r7, #12]
 8007de8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8007dea:	2180      	movs	r1, #128	@ 0x80
 8007dec:	68f8      	ldr	r0, [r7, #12]
 8007dee:	f001 fd85 	bl	80098fc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8007df2:	68f8      	ldr	r0, [r7, #12]
 8007df4:	f001 f8f1 	bl	8008fda <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8007df8:	68fb      	ldr	r3, [r7, #12]
 8007dfa:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8007dfe:	2b00      	cmp	r3, #0
 8007e00:	d03a      	beq.n	8007e78 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8007e02:	68f8      	ldr	r0, [r7, #12]
 8007e04:	f7ff fe42 	bl	8007a8c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2200      	movs	r2, #0
 8007e0c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8007e10:	e032      	b.n	8007e78 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8007e12:	7afb      	ldrb	r3, [r7, #11]
 8007e14:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007e18:	b2db      	uxtb	r3, r3
 8007e1a:	4619      	mov	r1, r3
 8007e1c:	68f8      	ldr	r0, [r7, #12]
 8007e1e:	f000 f985 	bl	800812c <USBD_CoreFindEP>
 8007e22:	4603      	mov	r3, r0
 8007e24:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007e26:	7dfb      	ldrb	r3, [r7, #23]
 8007e28:	2bff      	cmp	r3, #255	@ 0xff
 8007e2a:	d025      	beq.n	8007e78 <USBD_LL_DataInStage+0x15a>
 8007e2c:	7dfb      	ldrb	r3, [r7, #23]
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	d122      	bne.n	8007e78 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e32:	68fb      	ldr	r3, [r7, #12]
 8007e34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007e38:	b2db      	uxtb	r3, r3
 8007e3a:	2b03      	cmp	r3, #3
 8007e3c:	d11c      	bne.n	8007e78 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8007e3e:	7dfa      	ldrb	r2, [r7, #23]
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	32ae      	adds	r2, #174	@ 0xae
 8007e44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e48:	695b      	ldr	r3, [r3, #20]
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d014      	beq.n	8007e78 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8007e4e:	7dfa      	ldrb	r2, [r7, #23]
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007e56:	7dfa      	ldrb	r2, [r7, #23]
 8007e58:	68fb      	ldr	r3, [r7, #12]
 8007e5a:	32ae      	adds	r2, #174	@ 0xae
 8007e5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007e60:	695b      	ldr	r3, [r3, #20]
 8007e62:	7afa      	ldrb	r2, [r7, #11]
 8007e64:	4611      	mov	r1, r2
 8007e66:	68f8      	ldr	r0, [r7, #12]
 8007e68:	4798      	blx	r3
 8007e6a:	4603      	mov	r3, r0
 8007e6c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8007e6e:	7dbb      	ldrb	r3, [r7, #22]
 8007e70:	2b00      	cmp	r3, #0
 8007e72:	d001      	beq.n	8007e78 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8007e74:	7dbb      	ldrb	r3, [r7, #22]
 8007e76:	e000      	b.n	8007e7a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8007e78:	2300      	movs	r3, #0
}
 8007e7a:	4618      	mov	r0, r3
 8007e7c:	3718      	adds	r7, #24
 8007e7e:	46bd      	mov	sp, r7
 8007e80:	bd80      	pop	{r7, pc}

08007e82 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007e82:	b580      	push	{r7, lr}
 8007e84:	b084      	sub	sp, #16
 8007e86:	af00      	add	r7, sp, #0
 8007e88:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2201      	movs	r2, #1
 8007e92:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	2200      	movs	r2, #0
 8007ea2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	2200      	movs	r2, #0
 8007eb0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007eba:	2b00      	cmp	r3, #0
 8007ebc:	d014      	beq.n	8007ee8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ec4:	685b      	ldr	r3, [r3, #4]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d00e      	beq.n	8007ee8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	687a      	ldr	r2, [r7, #4]
 8007ed4:	6852      	ldr	r2, [r2, #4]
 8007ed6:	b2d2      	uxtb	r2, r2
 8007ed8:	4611      	mov	r1, r2
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	4798      	blx	r3
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d001      	beq.n	8007ee8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007ee8:	2340      	movs	r3, #64	@ 0x40
 8007eea:	2200      	movs	r2, #0
 8007eec:	2100      	movs	r1, #0
 8007eee:	6878      	ldr	r0, [r7, #4]
 8007ef0:	f001 fcbf 	bl	8009872 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	2240      	movs	r2, #64	@ 0x40
 8007f00:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007f04:	2340      	movs	r3, #64	@ 0x40
 8007f06:	2200      	movs	r2, #0
 8007f08:	2180      	movs	r1, #128	@ 0x80
 8007f0a:	6878      	ldr	r0, [r7, #4]
 8007f0c:	f001 fcb1 	bl	8009872 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2201      	movs	r2, #1
 8007f14:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2240      	movs	r2, #64	@ 0x40
 8007f1a:	621a      	str	r2, [r3, #32]

  return ret;
 8007f1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3710      	adds	r7, #16
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}

08007f26 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007f26:	b480      	push	{r7}
 8007f28:	b083      	sub	sp, #12
 8007f2a:	af00      	add	r7, sp, #0
 8007f2c:	6078      	str	r0, [r7, #4]
 8007f2e:	460b      	mov	r3, r1
 8007f30:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	78fa      	ldrb	r2, [r7, #3]
 8007f36:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007f38:	2300      	movs	r3, #0
}
 8007f3a:	4618      	mov	r0, r3
 8007f3c:	370c      	adds	r7, #12
 8007f3e:	46bd      	mov	sp, r7
 8007f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f44:	4770      	bx	lr

08007f46 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007f46:	b480      	push	{r7}
 8007f48:	b083      	sub	sp, #12
 8007f4a:	af00      	add	r7, sp, #0
 8007f4c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f54:	b2db      	uxtb	r3, r3
 8007f56:	2b04      	cmp	r3, #4
 8007f58:	d006      	beq.n	8007f68 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f60:	b2da      	uxtb	r2, r3
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	2204      	movs	r2, #4
 8007f6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8007f70:	2300      	movs	r3, #0
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	370c      	adds	r7, #12
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr

08007f7e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007f7e:	b480      	push	{r7}
 8007f80:	b083      	sub	sp, #12
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007f8c:	b2db      	uxtb	r3, r3
 8007f8e:	2b04      	cmp	r3, #4
 8007f90:	d106      	bne.n	8007fa0 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007f98:	b2da      	uxtb	r2, r3
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	370c      	adds	r7, #12
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr

08007fae <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007fae:	b580      	push	{r7, lr}
 8007fb0:	b082      	sub	sp, #8
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007fbc:	b2db      	uxtb	r3, r3
 8007fbe:	2b03      	cmp	r3, #3
 8007fc0:	d110      	bne.n	8007fe4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d00b      	beq.n	8007fe4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fd2:	69db      	ldr	r3, [r3, #28]
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d005      	beq.n	8007fe4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fde:	69db      	ldr	r3, [r3, #28]
 8007fe0:	6878      	ldr	r0, [r7, #4]
 8007fe2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8007fe4:	2300      	movs	r3, #0
}
 8007fe6:	4618      	mov	r0, r3
 8007fe8:	3708      	adds	r7, #8
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bd80      	pop	{r7, pc}

08007fee <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8007fee:	b580      	push	{r7, lr}
 8007ff0:	b082      	sub	sp, #8
 8007ff2:	af00      	add	r7, sp, #0
 8007ff4:	6078      	str	r0, [r7, #4]
 8007ff6:	460b      	mov	r3, r1
 8007ff8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	32ae      	adds	r2, #174	@ 0xae
 8008004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008008:	2b00      	cmp	r3, #0
 800800a:	d101      	bne.n	8008010 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800800c:	2303      	movs	r3, #3
 800800e:	e01c      	b.n	800804a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008016:	b2db      	uxtb	r3, r3
 8008018:	2b03      	cmp	r3, #3
 800801a:	d115      	bne.n	8008048 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800801c:	687b      	ldr	r3, [r7, #4]
 800801e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	32ae      	adds	r2, #174	@ 0xae
 8008026:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800802a:	6a1b      	ldr	r3, [r3, #32]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d00b      	beq.n	8008048 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	32ae      	adds	r2, #174	@ 0xae
 800803a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800803e:	6a1b      	ldr	r3, [r3, #32]
 8008040:	78fa      	ldrb	r2, [r7, #3]
 8008042:	4611      	mov	r1, r2
 8008044:	6878      	ldr	r0, [r7, #4]
 8008046:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8008048:	2300      	movs	r3, #0
}
 800804a:	4618      	mov	r0, r3
 800804c:	3708      	adds	r7, #8
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}

08008052 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8008052:	b580      	push	{r7, lr}
 8008054:	b082      	sub	sp, #8
 8008056:	af00      	add	r7, sp, #0
 8008058:	6078      	str	r0, [r7, #4]
 800805a:	460b      	mov	r3, r1
 800805c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	32ae      	adds	r2, #174	@ 0xae
 8008068:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800806c:	2b00      	cmp	r3, #0
 800806e:	d101      	bne.n	8008074 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8008070:	2303      	movs	r3, #3
 8008072:	e01c      	b.n	80080ae <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800807a:	b2db      	uxtb	r3, r3
 800807c:	2b03      	cmp	r3, #3
 800807e:	d115      	bne.n	80080ac <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	32ae      	adds	r2, #174	@ 0xae
 800808a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800808e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008090:	2b00      	cmp	r3, #0
 8008092:	d00b      	beq.n	80080ac <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	32ae      	adds	r2, #174	@ 0xae
 800809e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80080a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080a4:	78fa      	ldrb	r2, [r7, #3]
 80080a6:	4611      	mov	r1, r2
 80080a8:	6878      	ldr	r0, [r7, #4]
 80080aa:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80080ac:	2300      	movs	r3, #0
}
 80080ae:	4618      	mov	r0, r3
 80080b0:	3708      	adds	r7, #8
 80080b2:	46bd      	mov	sp, r7
 80080b4:	bd80      	pop	{r7, pc}

080080b6 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80080b6:	b480      	push	{r7}
 80080b8:	b083      	sub	sp, #12
 80080ba:	af00      	add	r7, sp, #0
 80080bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80080be:	2300      	movs	r3, #0
}
 80080c0:	4618      	mov	r0, r3
 80080c2:	370c      	adds	r7, #12
 80080c4:	46bd      	mov	sp, r7
 80080c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ca:	4770      	bx	lr

080080cc <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b084      	sub	sp, #16
 80080d0:	af00      	add	r7, sp, #0
 80080d2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80080d4:	2300      	movs	r3, #0
 80080d6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	2201      	movs	r2, #1
 80080dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d00e      	beq.n	8008108 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80080f0:	685b      	ldr	r3, [r3, #4]
 80080f2:	687a      	ldr	r2, [r7, #4]
 80080f4:	6852      	ldr	r2, [r2, #4]
 80080f6:	b2d2      	uxtb	r2, r2
 80080f8:	4611      	mov	r1, r2
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	4798      	blx	r3
 80080fe:	4603      	mov	r3, r0
 8008100:	2b00      	cmp	r3, #0
 8008102:	d001      	beq.n	8008108 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8008104:	2303      	movs	r3, #3
 8008106:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008108:	7bfb      	ldrb	r3, [r7, #15]
}
 800810a:	4618      	mov	r0, r3
 800810c:	3710      	adds	r7, #16
 800810e:	46bd      	mov	sp, r7
 8008110:	bd80      	pop	{r7, pc}

08008112 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8008112:	b480      	push	{r7}
 8008114:	b083      	sub	sp, #12
 8008116:	af00      	add	r7, sp, #0
 8008118:	6078      	str	r0, [r7, #4]
 800811a:	460b      	mov	r3, r1
 800811c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800811e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8008120:	4618      	mov	r0, r3
 8008122:	370c      	adds	r7, #12
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr

0800812c <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800812c:	b480      	push	{r7}
 800812e:	b083      	sub	sp, #12
 8008130:	af00      	add	r7, sp, #0
 8008132:	6078      	str	r0, [r7, #4]
 8008134:	460b      	mov	r3, r1
 8008136:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8008138:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800813a:	4618      	mov	r0, r3
 800813c:	370c      	adds	r7, #12
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr

08008146 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8008146:	b580      	push	{r7, lr}
 8008148:	b086      	sub	sp, #24
 800814a:	af00      	add	r7, sp, #0
 800814c:	6078      	str	r0, [r7, #4]
 800814e:	460b      	mov	r3, r1
 8008150:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800815a:	2300      	movs	r3, #0
 800815c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	885b      	ldrh	r3, [r3, #2]
 8008162:	b29b      	uxth	r3, r3
 8008164:	68fa      	ldr	r2, [r7, #12]
 8008166:	7812      	ldrb	r2, [r2, #0]
 8008168:	4293      	cmp	r3, r2
 800816a:	d91f      	bls.n	80081ac <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	781b      	ldrb	r3, [r3, #0]
 8008170:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8008172:	e013      	b.n	800819c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8008174:	f107 030a 	add.w	r3, r7, #10
 8008178:	4619      	mov	r1, r3
 800817a:	6978      	ldr	r0, [r7, #20]
 800817c:	f000 f81b 	bl	80081b6 <USBD_GetNextDesc>
 8008180:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8008182:	697b      	ldr	r3, [r7, #20]
 8008184:	785b      	ldrb	r3, [r3, #1]
 8008186:	2b05      	cmp	r3, #5
 8008188:	d108      	bne.n	800819c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800818a:	697b      	ldr	r3, [r7, #20]
 800818c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800818e:	693b      	ldr	r3, [r7, #16]
 8008190:	789b      	ldrb	r3, [r3, #2]
 8008192:	78fa      	ldrb	r2, [r7, #3]
 8008194:	429a      	cmp	r2, r3
 8008196:	d008      	beq.n	80081aa <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8008198:	2300      	movs	r3, #0
 800819a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	885b      	ldrh	r3, [r3, #2]
 80081a0:	b29a      	uxth	r2, r3
 80081a2:	897b      	ldrh	r3, [r7, #10]
 80081a4:	429a      	cmp	r2, r3
 80081a6:	d8e5      	bhi.n	8008174 <USBD_GetEpDesc+0x2e>
 80081a8:	e000      	b.n	80081ac <USBD_GetEpDesc+0x66>
          break;
 80081aa:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 80081ac:	693b      	ldr	r3, [r7, #16]
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3718      	adds	r7, #24
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}

080081b6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80081b6:	b480      	push	{r7}
 80081b8:	b085      	sub	sp, #20
 80081ba:	af00      	add	r7, sp, #0
 80081bc:	6078      	str	r0, [r7, #4]
 80081be:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80081c4:	683b      	ldr	r3, [r7, #0]
 80081c6:	881b      	ldrh	r3, [r3, #0]
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	7812      	ldrb	r2, [r2, #0]
 80081cc:	4413      	add	r3, r2
 80081ce:	b29a      	uxth	r2, r3
 80081d0:	683b      	ldr	r3, [r7, #0]
 80081d2:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80081d4:	68fb      	ldr	r3, [r7, #12]
 80081d6:	781b      	ldrb	r3, [r3, #0]
 80081d8:	461a      	mov	r2, r3
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	4413      	add	r3, r2
 80081de:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80081e0:	68fb      	ldr	r3, [r7, #12]
}
 80081e2:	4618      	mov	r0, r3
 80081e4:	3714      	adds	r7, #20
 80081e6:	46bd      	mov	sp, r7
 80081e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ec:	4770      	bx	lr

080081ee <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80081ee:	b480      	push	{r7}
 80081f0:	b087      	sub	sp, #28
 80081f2:	af00      	add	r7, sp, #0
 80081f4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8008200:	697b      	ldr	r3, [r7, #20]
 8008202:	3301      	adds	r3, #1
 8008204:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	781b      	ldrb	r3, [r3, #0]
 800820a:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800820c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8008210:	021b      	lsls	r3, r3, #8
 8008212:	b21a      	sxth	r2, r3
 8008214:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008218:	4313      	orrs	r3, r2
 800821a:	b21b      	sxth	r3, r3
 800821c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800821e:	89fb      	ldrh	r3, [r7, #14]
}
 8008220:	4618      	mov	r0, r3
 8008222:	371c      	adds	r7, #28
 8008224:	46bd      	mov	sp, r7
 8008226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800822a:	4770      	bx	lr

0800822c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800822c:	b580      	push	{r7, lr}
 800822e:	b084      	sub	sp, #16
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
 8008234:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008236:	2300      	movs	r3, #0
 8008238:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800823a:	683b      	ldr	r3, [r7, #0]
 800823c:	781b      	ldrb	r3, [r3, #0]
 800823e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008242:	2b40      	cmp	r3, #64	@ 0x40
 8008244:	d005      	beq.n	8008252 <USBD_StdDevReq+0x26>
 8008246:	2b40      	cmp	r3, #64	@ 0x40
 8008248:	d857      	bhi.n	80082fa <USBD_StdDevReq+0xce>
 800824a:	2b00      	cmp	r3, #0
 800824c:	d00f      	beq.n	800826e <USBD_StdDevReq+0x42>
 800824e:	2b20      	cmp	r3, #32
 8008250:	d153      	bne.n	80082fa <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	32ae      	adds	r2, #174	@ 0xae
 800825c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008260:	689b      	ldr	r3, [r3, #8]
 8008262:	6839      	ldr	r1, [r7, #0]
 8008264:	6878      	ldr	r0, [r7, #4]
 8008266:	4798      	blx	r3
 8008268:	4603      	mov	r3, r0
 800826a:	73fb      	strb	r3, [r7, #15]
      break;
 800826c:	e04a      	b.n	8008304 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	785b      	ldrb	r3, [r3, #1]
 8008272:	2b09      	cmp	r3, #9
 8008274:	d83b      	bhi.n	80082ee <USBD_StdDevReq+0xc2>
 8008276:	a201      	add	r2, pc, #4	@ (adr r2, 800827c <USBD_StdDevReq+0x50>)
 8008278:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800827c:	080082d1 	.word	0x080082d1
 8008280:	080082e5 	.word	0x080082e5
 8008284:	080082ef 	.word	0x080082ef
 8008288:	080082db 	.word	0x080082db
 800828c:	080082ef 	.word	0x080082ef
 8008290:	080082af 	.word	0x080082af
 8008294:	080082a5 	.word	0x080082a5
 8008298:	080082ef 	.word	0x080082ef
 800829c:	080082c7 	.word	0x080082c7
 80082a0:	080082b9 	.word	0x080082b9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 80082a4:	6839      	ldr	r1, [r7, #0]
 80082a6:	6878      	ldr	r0, [r7, #4]
 80082a8:	f000 fa3c 	bl	8008724 <USBD_GetDescriptor>
          break;
 80082ac:	e024      	b.n	80082f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 80082ae:	6839      	ldr	r1, [r7, #0]
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 fbcb 	bl	8008a4c <USBD_SetAddress>
          break;
 80082b6:	e01f      	b.n	80082f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80082b8:	6839      	ldr	r1, [r7, #0]
 80082ba:	6878      	ldr	r0, [r7, #4]
 80082bc:	f000 fc0a 	bl	8008ad4 <USBD_SetConfig>
 80082c0:	4603      	mov	r3, r0
 80082c2:	73fb      	strb	r3, [r7, #15]
          break;
 80082c4:	e018      	b.n	80082f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80082c6:	6839      	ldr	r1, [r7, #0]
 80082c8:	6878      	ldr	r0, [r7, #4]
 80082ca:	f000 fcad 	bl	8008c28 <USBD_GetConfig>
          break;
 80082ce:	e013      	b.n	80082f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80082d0:	6839      	ldr	r1, [r7, #0]
 80082d2:	6878      	ldr	r0, [r7, #4]
 80082d4:	f000 fcde 	bl	8008c94 <USBD_GetStatus>
          break;
 80082d8:	e00e      	b.n	80082f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80082da:	6839      	ldr	r1, [r7, #0]
 80082dc:	6878      	ldr	r0, [r7, #4]
 80082de:	f000 fd0d 	bl	8008cfc <USBD_SetFeature>
          break;
 80082e2:	e009      	b.n	80082f8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80082e4:	6839      	ldr	r1, [r7, #0]
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f000 fd31 	bl	8008d4e <USBD_ClrFeature>
          break;
 80082ec:	e004      	b.n	80082f8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80082ee:	6839      	ldr	r1, [r7, #0]
 80082f0:	6878      	ldr	r0, [r7, #4]
 80082f2:	f000 fd88 	bl	8008e06 <USBD_CtlError>
          break;
 80082f6:	bf00      	nop
      }
      break;
 80082f8:	e004      	b.n	8008304 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80082fa:	6839      	ldr	r1, [r7, #0]
 80082fc:	6878      	ldr	r0, [r7, #4]
 80082fe:	f000 fd82 	bl	8008e06 <USBD_CtlError>
      break;
 8008302:	bf00      	nop
  }

  return ret;
 8008304:	7bfb      	ldrb	r3, [r7, #15]
}
 8008306:	4618      	mov	r0, r3
 8008308:	3710      	adds	r7, #16
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}
 800830e:	bf00      	nop

08008310 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008310:	b580      	push	{r7, lr}
 8008312:	b084      	sub	sp, #16
 8008314:	af00      	add	r7, sp, #0
 8008316:	6078      	str	r0, [r7, #4]
 8008318:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800831a:	2300      	movs	r3, #0
 800831c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800831e:	683b      	ldr	r3, [r7, #0]
 8008320:	781b      	ldrb	r3, [r3, #0]
 8008322:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008326:	2b40      	cmp	r3, #64	@ 0x40
 8008328:	d005      	beq.n	8008336 <USBD_StdItfReq+0x26>
 800832a:	2b40      	cmp	r3, #64	@ 0x40
 800832c:	d852      	bhi.n	80083d4 <USBD_StdItfReq+0xc4>
 800832e:	2b00      	cmp	r3, #0
 8008330:	d001      	beq.n	8008336 <USBD_StdItfReq+0x26>
 8008332:	2b20      	cmp	r3, #32
 8008334:	d14e      	bne.n	80083d4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800833c:	b2db      	uxtb	r3, r3
 800833e:	3b01      	subs	r3, #1
 8008340:	2b02      	cmp	r3, #2
 8008342:	d840      	bhi.n	80083c6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8008344:	683b      	ldr	r3, [r7, #0]
 8008346:	889b      	ldrh	r3, [r3, #4]
 8008348:	b2db      	uxtb	r3, r3
 800834a:	2b01      	cmp	r3, #1
 800834c:	d836      	bhi.n	80083bc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	889b      	ldrh	r3, [r3, #4]
 8008352:	b2db      	uxtb	r3, r3
 8008354:	4619      	mov	r1, r3
 8008356:	6878      	ldr	r0, [r7, #4]
 8008358:	f7ff fedb 	bl	8008112 <USBD_CoreFindIF>
 800835c:	4603      	mov	r3, r0
 800835e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008360:	7bbb      	ldrb	r3, [r7, #14]
 8008362:	2bff      	cmp	r3, #255	@ 0xff
 8008364:	d01d      	beq.n	80083a2 <USBD_StdItfReq+0x92>
 8008366:	7bbb      	ldrb	r3, [r7, #14]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d11a      	bne.n	80083a2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800836c:	7bba      	ldrb	r2, [r7, #14]
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	32ae      	adds	r2, #174	@ 0xae
 8008372:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008376:	689b      	ldr	r3, [r3, #8]
 8008378:	2b00      	cmp	r3, #0
 800837a:	d00f      	beq.n	800839c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800837c:	7bba      	ldrb	r2, [r7, #14]
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8008384:	7bba      	ldrb	r2, [r7, #14]
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	32ae      	adds	r2, #174	@ 0xae
 800838a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800838e:	689b      	ldr	r3, [r3, #8]
 8008390:	6839      	ldr	r1, [r7, #0]
 8008392:	6878      	ldr	r0, [r7, #4]
 8008394:	4798      	blx	r3
 8008396:	4603      	mov	r3, r0
 8008398:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800839a:	e004      	b.n	80083a6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800839c:	2303      	movs	r3, #3
 800839e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80083a0:	e001      	b.n	80083a6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80083a2:	2303      	movs	r3, #3
 80083a4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80083a6:	683b      	ldr	r3, [r7, #0]
 80083a8:	88db      	ldrh	r3, [r3, #6]
 80083aa:	2b00      	cmp	r3, #0
 80083ac:	d110      	bne.n	80083d0 <USBD_StdItfReq+0xc0>
 80083ae:	7bfb      	ldrb	r3, [r7, #15]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d10d      	bne.n	80083d0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80083b4:	6878      	ldr	r0, [r7, #4]
 80083b6:	f000 fdfd 	bl	8008fb4 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80083ba:	e009      	b.n	80083d0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80083bc:	6839      	ldr	r1, [r7, #0]
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 fd21 	bl	8008e06 <USBD_CtlError>
          break;
 80083c4:	e004      	b.n	80083d0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80083c6:	6839      	ldr	r1, [r7, #0]
 80083c8:	6878      	ldr	r0, [r7, #4]
 80083ca:	f000 fd1c 	bl	8008e06 <USBD_CtlError>
          break;
 80083ce:	e000      	b.n	80083d2 <USBD_StdItfReq+0xc2>
          break;
 80083d0:	bf00      	nop
      }
      break;
 80083d2:	e004      	b.n	80083de <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80083d4:	6839      	ldr	r1, [r7, #0]
 80083d6:	6878      	ldr	r0, [r7, #4]
 80083d8:	f000 fd15 	bl	8008e06 <USBD_CtlError>
      break;
 80083dc:	bf00      	nop
  }

  return ret;
 80083de:	7bfb      	ldrb	r3, [r7, #15]
}
 80083e0:	4618      	mov	r0, r3
 80083e2:	3710      	adds	r7, #16
 80083e4:	46bd      	mov	sp, r7
 80083e6:	bd80      	pop	{r7, pc}

080083e8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083e8:	b580      	push	{r7, lr}
 80083ea:	b084      	sub	sp, #16
 80083ec:	af00      	add	r7, sp, #0
 80083ee:	6078      	str	r0, [r7, #4]
 80083f0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80083f2:	2300      	movs	r3, #0
 80083f4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80083f6:	683b      	ldr	r3, [r7, #0]
 80083f8:	889b      	ldrh	r3, [r3, #4]
 80083fa:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80083fc:	683b      	ldr	r3, [r7, #0]
 80083fe:	781b      	ldrb	r3, [r3, #0]
 8008400:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008404:	2b40      	cmp	r3, #64	@ 0x40
 8008406:	d007      	beq.n	8008418 <USBD_StdEPReq+0x30>
 8008408:	2b40      	cmp	r3, #64	@ 0x40
 800840a:	f200 817f 	bhi.w	800870c <USBD_StdEPReq+0x324>
 800840e:	2b00      	cmp	r3, #0
 8008410:	d02a      	beq.n	8008468 <USBD_StdEPReq+0x80>
 8008412:	2b20      	cmp	r3, #32
 8008414:	f040 817a 	bne.w	800870c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8008418:	7bbb      	ldrb	r3, [r7, #14]
 800841a:	4619      	mov	r1, r3
 800841c:	6878      	ldr	r0, [r7, #4]
 800841e:	f7ff fe85 	bl	800812c <USBD_CoreFindEP>
 8008422:	4603      	mov	r3, r0
 8008424:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008426:	7b7b      	ldrb	r3, [r7, #13]
 8008428:	2bff      	cmp	r3, #255	@ 0xff
 800842a:	f000 8174 	beq.w	8008716 <USBD_StdEPReq+0x32e>
 800842e:	7b7b      	ldrb	r3, [r7, #13]
 8008430:	2b00      	cmp	r3, #0
 8008432:	f040 8170 	bne.w	8008716 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 8008436:	7b7a      	ldrb	r2, [r7, #13]
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800843e:	7b7a      	ldrb	r2, [r7, #13]
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	32ae      	adds	r2, #174	@ 0xae
 8008444:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	2b00      	cmp	r3, #0
 800844c:	f000 8163 	beq.w	8008716 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8008450:	7b7a      	ldrb	r2, [r7, #13]
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	32ae      	adds	r2, #174	@ 0xae
 8008456:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800845a:	689b      	ldr	r3, [r3, #8]
 800845c:	6839      	ldr	r1, [r7, #0]
 800845e:	6878      	ldr	r0, [r7, #4]
 8008460:	4798      	blx	r3
 8008462:	4603      	mov	r3, r0
 8008464:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8008466:	e156      	b.n	8008716 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008468:	683b      	ldr	r3, [r7, #0]
 800846a:	785b      	ldrb	r3, [r3, #1]
 800846c:	2b03      	cmp	r3, #3
 800846e:	d008      	beq.n	8008482 <USBD_StdEPReq+0x9a>
 8008470:	2b03      	cmp	r3, #3
 8008472:	f300 8145 	bgt.w	8008700 <USBD_StdEPReq+0x318>
 8008476:	2b00      	cmp	r3, #0
 8008478:	f000 809b 	beq.w	80085b2 <USBD_StdEPReq+0x1ca>
 800847c:	2b01      	cmp	r3, #1
 800847e:	d03c      	beq.n	80084fa <USBD_StdEPReq+0x112>
 8008480:	e13e      	b.n	8008700 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008488:	b2db      	uxtb	r3, r3
 800848a:	2b02      	cmp	r3, #2
 800848c:	d002      	beq.n	8008494 <USBD_StdEPReq+0xac>
 800848e:	2b03      	cmp	r3, #3
 8008490:	d016      	beq.n	80084c0 <USBD_StdEPReq+0xd8>
 8008492:	e02c      	b.n	80084ee <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008494:	7bbb      	ldrb	r3, [r7, #14]
 8008496:	2b00      	cmp	r3, #0
 8008498:	d00d      	beq.n	80084b6 <USBD_StdEPReq+0xce>
 800849a:	7bbb      	ldrb	r3, [r7, #14]
 800849c:	2b80      	cmp	r3, #128	@ 0x80
 800849e:	d00a      	beq.n	80084b6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80084a0:	7bbb      	ldrb	r3, [r7, #14]
 80084a2:	4619      	mov	r1, r3
 80084a4:	6878      	ldr	r0, [r7, #4]
 80084a6:	f001 fa29 	bl	80098fc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80084aa:	2180      	movs	r1, #128	@ 0x80
 80084ac:	6878      	ldr	r0, [r7, #4]
 80084ae:	f001 fa25 	bl	80098fc <USBD_LL_StallEP>
 80084b2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80084b4:	e020      	b.n	80084f8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80084b6:	6839      	ldr	r1, [r7, #0]
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f000 fca4 	bl	8008e06 <USBD_CtlError>
              break;
 80084be:	e01b      	b.n	80084f8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	885b      	ldrh	r3, [r3, #2]
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d10e      	bne.n	80084e6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80084c8:	7bbb      	ldrb	r3, [r7, #14]
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d00b      	beq.n	80084e6 <USBD_StdEPReq+0xfe>
 80084ce:	7bbb      	ldrb	r3, [r7, #14]
 80084d0:	2b80      	cmp	r3, #128	@ 0x80
 80084d2:	d008      	beq.n	80084e6 <USBD_StdEPReq+0xfe>
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	88db      	ldrh	r3, [r3, #6]
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d104      	bne.n	80084e6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80084dc:	7bbb      	ldrb	r3, [r7, #14]
 80084de:	4619      	mov	r1, r3
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f001 fa0b 	bl	80098fc <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80084e6:	6878      	ldr	r0, [r7, #4]
 80084e8:	f000 fd64 	bl	8008fb4 <USBD_CtlSendStatus>

              break;
 80084ec:	e004      	b.n	80084f8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80084ee:	6839      	ldr	r1, [r7, #0]
 80084f0:	6878      	ldr	r0, [r7, #4]
 80084f2:	f000 fc88 	bl	8008e06 <USBD_CtlError>
              break;
 80084f6:	bf00      	nop
          }
          break;
 80084f8:	e107      	b.n	800870a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008500:	b2db      	uxtb	r3, r3
 8008502:	2b02      	cmp	r3, #2
 8008504:	d002      	beq.n	800850c <USBD_StdEPReq+0x124>
 8008506:	2b03      	cmp	r3, #3
 8008508:	d016      	beq.n	8008538 <USBD_StdEPReq+0x150>
 800850a:	e04b      	b.n	80085a4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800850c:	7bbb      	ldrb	r3, [r7, #14]
 800850e:	2b00      	cmp	r3, #0
 8008510:	d00d      	beq.n	800852e <USBD_StdEPReq+0x146>
 8008512:	7bbb      	ldrb	r3, [r7, #14]
 8008514:	2b80      	cmp	r3, #128	@ 0x80
 8008516:	d00a      	beq.n	800852e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8008518:	7bbb      	ldrb	r3, [r7, #14]
 800851a:	4619      	mov	r1, r3
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f001 f9ed 	bl	80098fc <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8008522:	2180      	movs	r1, #128	@ 0x80
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f001 f9e9 	bl	80098fc <USBD_LL_StallEP>
 800852a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800852c:	e040      	b.n	80085b0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800852e:	6839      	ldr	r1, [r7, #0]
 8008530:	6878      	ldr	r0, [r7, #4]
 8008532:	f000 fc68 	bl	8008e06 <USBD_CtlError>
              break;
 8008536:	e03b      	b.n	80085b0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	885b      	ldrh	r3, [r3, #2]
 800853c:	2b00      	cmp	r3, #0
 800853e:	d136      	bne.n	80085ae <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8008540:	7bbb      	ldrb	r3, [r7, #14]
 8008542:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008546:	2b00      	cmp	r3, #0
 8008548:	d004      	beq.n	8008554 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800854a:	7bbb      	ldrb	r3, [r7, #14]
 800854c:	4619      	mov	r1, r3
 800854e:	6878      	ldr	r0, [r7, #4]
 8008550:	f001 f9f3 	bl	800993a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8008554:	6878      	ldr	r0, [r7, #4]
 8008556:	f000 fd2d 	bl	8008fb4 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800855a:	7bbb      	ldrb	r3, [r7, #14]
 800855c:	4619      	mov	r1, r3
 800855e:	6878      	ldr	r0, [r7, #4]
 8008560:	f7ff fde4 	bl	800812c <USBD_CoreFindEP>
 8008564:	4603      	mov	r3, r0
 8008566:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008568:	7b7b      	ldrb	r3, [r7, #13]
 800856a:	2bff      	cmp	r3, #255	@ 0xff
 800856c:	d01f      	beq.n	80085ae <USBD_StdEPReq+0x1c6>
 800856e:	7b7b      	ldrb	r3, [r7, #13]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d11c      	bne.n	80085ae <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8008574:	7b7a      	ldrb	r2, [r7, #13]
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800857c:	7b7a      	ldrb	r2, [r7, #13]
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	32ae      	adds	r2, #174	@ 0xae
 8008582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008586:	689b      	ldr	r3, [r3, #8]
 8008588:	2b00      	cmp	r3, #0
 800858a:	d010      	beq.n	80085ae <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800858c:	7b7a      	ldrb	r2, [r7, #13]
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	32ae      	adds	r2, #174	@ 0xae
 8008592:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008596:	689b      	ldr	r3, [r3, #8]
 8008598:	6839      	ldr	r1, [r7, #0]
 800859a:	6878      	ldr	r0, [r7, #4]
 800859c:	4798      	blx	r3
 800859e:	4603      	mov	r3, r0
 80085a0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80085a2:	e004      	b.n	80085ae <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80085a4:	6839      	ldr	r1, [r7, #0]
 80085a6:	6878      	ldr	r0, [r7, #4]
 80085a8:	f000 fc2d 	bl	8008e06 <USBD_CtlError>
              break;
 80085ac:	e000      	b.n	80085b0 <USBD_StdEPReq+0x1c8>
              break;
 80085ae:	bf00      	nop
          }
          break;
 80085b0:	e0ab      	b.n	800870a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085b8:	b2db      	uxtb	r3, r3
 80085ba:	2b02      	cmp	r3, #2
 80085bc:	d002      	beq.n	80085c4 <USBD_StdEPReq+0x1dc>
 80085be:	2b03      	cmp	r3, #3
 80085c0:	d032      	beq.n	8008628 <USBD_StdEPReq+0x240>
 80085c2:	e097      	b.n	80086f4 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80085c4:	7bbb      	ldrb	r3, [r7, #14]
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d007      	beq.n	80085da <USBD_StdEPReq+0x1f2>
 80085ca:	7bbb      	ldrb	r3, [r7, #14]
 80085cc:	2b80      	cmp	r3, #128	@ 0x80
 80085ce:	d004      	beq.n	80085da <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80085d0:	6839      	ldr	r1, [r7, #0]
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f000 fc17 	bl	8008e06 <USBD_CtlError>
                break;
 80085d8:	e091      	b.n	80086fe <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80085da:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80085de:	2b00      	cmp	r3, #0
 80085e0:	da0b      	bge.n	80085fa <USBD_StdEPReq+0x212>
 80085e2:	7bbb      	ldrb	r3, [r7, #14]
 80085e4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80085e8:	4613      	mov	r3, r2
 80085ea:	009b      	lsls	r3, r3, #2
 80085ec:	4413      	add	r3, r2
 80085ee:	009b      	lsls	r3, r3, #2
 80085f0:	3310      	adds	r3, #16
 80085f2:	687a      	ldr	r2, [r7, #4]
 80085f4:	4413      	add	r3, r2
 80085f6:	3304      	adds	r3, #4
 80085f8:	e00b      	b.n	8008612 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80085fa:	7bbb      	ldrb	r3, [r7, #14]
 80085fc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008600:	4613      	mov	r3, r2
 8008602:	009b      	lsls	r3, r3, #2
 8008604:	4413      	add	r3, r2
 8008606:	009b      	lsls	r3, r3, #2
 8008608:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	4413      	add	r3, r2
 8008610:	3304      	adds	r3, #4
 8008612:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	2200      	movs	r2, #0
 8008618:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800861a:	68bb      	ldr	r3, [r7, #8]
 800861c:	2202      	movs	r2, #2
 800861e:	4619      	mov	r1, r3
 8008620:	6878      	ldr	r0, [r7, #4]
 8008622:	f000 fc6d 	bl	8008f00 <USBD_CtlSendData>
              break;
 8008626:	e06a      	b.n	80086fe <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8008628:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800862c:	2b00      	cmp	r3, #0
 800862e:	da11      	bge.n	8008654 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008630:	7bbb      	ldrb	r3, [r7, #14]
 8008632:	f003 020f 	and.w	r2, r3, #15
 8008636:	6879      	ldr	r1, [r7, #4]
 8008638:	4613      	mov	r3, r2
 800863a:	009b      	lsls	r3, r3, #2
 800863c:	4413      	add	r3, r2
 800863e:	009b      	lsls	r3, r3, #2
 8008640:	440b      	add	r3, r1
 8008642:	3324      	adds	r3, #36	@ 0x24
 8008644:	881b      	ldrh	r3, [r3, #0]
 8008646:	2b00      	cmp	r3, #0
 8008648:	d117      	bne.n	800867a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800864a:	6839      	ldr	r1, [r7, #0]
 800864c:	6878      	ldr	r0, [r7, #4]
 800864e:	f000 fbda 	bl	8008e06 <USBD_CtlError>
                  break;
 8008652:	e054      	b.n	80086fe <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8008654:	7bbb      	ldrb	r3, [r7, #14]
 8008656:	f003 020f 	and.w	r2, r3, #15
 800865a:	6879      	ldr	r1, [r7, #4]
 800865c:	4613      	mov	r3, r2
 800865e:	009b      	lsls	r3, r3, #2
 8008660:	4413      	add	r3, r2
 8008662:	009b      	lsls	r3, r3, #2
 8008664:	440b      	add	r3, r1
 8008666:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800866a:	881b      	ldrh	r3, [r3, #0]
 800866c:	2b00      	cmp	r3, #0
 800866e:	d104      	bne.n	800867a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8008670:	6839      	ldr	r1, [r7, #0]
 8008672:	6878      	ldr	r0, [r7, #4]
 8008674:	f000 fbc7 	bl	8008e06 <USBD_CtlError>
                  break;
 8008678:	e041      	b.n	80086fe <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800867a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800867e:	2b00      	cmp	r3, #0
 8008680:	da0b      	bge.n	800869a <USBD_StdEPReq+0x2b2>
 8008682:	7bbb      	ldrb	r3, [r7, #14]
 8008684:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008688:	4613      	mov	r3, r2
 800868a:	009b      	lsls	r3, r3, #2
 800868c:	4413      	add	r3, r2
 800868e:	009b      	lsls	r3, r3, #2
 8008690:	3310      	adds	r3, #16
 8008692:	687a      	ldr	r2, [r7, #4]
 8008694:	4413      	add	r3, r2
 8008696:	3304      	adds	r3, #4
 8008698:	e00b      	b.n	80086b2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800869a:	7bbb      	ldrb	r3, [r7, #14]
 800869c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80086a0:	4613      	mov	r3, r2
 80086a2:	009b      	lsls	r3, r3, #2
 80086a4:	4413      	add	r3, r2
 80086a6:	009b      	lsls	r3, r3, #2
 80086a8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80086ac:	687a      	ldr	r2, [r7, #4]
 80086ae:	4413      	add	r3, r2
 80086b0:	3304      	adds	r3, #4
 80086b2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80086b4:	7bbb      	ldrb	r3, [r7, #14]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d002      	beq.n	80086c0 <USBD_StdEPReq+0x2d8>
 80086ba:	7bbb      	ldrb	r3, [r7, #14]
 80086bc:	2b80      	cmp	r3, #128	@ 0x80
 80086be:	d103      	bne.n	80086c8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	2200      	movs	r2, #0
 80086c4:	601a      	str	r2, [r3, #0]
 80086c6:	e00e      	b.n	80086e6 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80086c8:	7bbb      	ldrb	r3, [r7, #14]
 80086ca:	4619      	mov	r1, r3
 80086cc:	6878      	ldr	r0, [r7, #4]
 80086ce:	f001 f953 	bl	8009978 <USBD_LL_IsStallEP>
 80086d2:	4603      	mov	r3, r0
 80086d4:	2b00      	cmp	r3, #0
 80086d6:	d003      	beq.n	80086e0 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 80086d8:	68bb      	ldr	r3, [r7, #8]
 80086da:	2201      	movs	r2, #1
 80086dc:	601a      	str	r2, [r3, #0]
 80086de:	e002      	b.n	80086e6 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	2200      	movs	r2, #0
 80086e4:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80086e6:	68bb      	ldr	r3, [r7, #8]
 80086e8:	2202      	movs	r2, #2
 80086ea:	4619      	mov	r1, r3
 80086ec:	6878      	ldr	r0, [r7, #4]
 80086ee:	f000 fc07 	bl	8008f00 <USBD_CtlSendData>
              break;
 80086f2:	e004      	b.n	80086fe <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 80086f4:	6839      	ldr	r1, [r7, #0]
 80086f6:	6878      	ldr	r0, [r7, #4]
 80086f8:	f000 fb85 	bl	8008e06 <USBD_CtlError>
              break;
 80086fc:	bf00      	nop
          }
          break;
 80086fe:	e004      	b.n	800870a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8008700:	6839      	ldr	r1, [r7, #0]
 8008702:	6878      	ldr	r0, [r7, #4]
 8008704:	f000 fb7f 	bl	8008e06 <USBD_CtlError>
          break;
 8008708:	bf00      	nop
      }
      break;
 800870a:	e005      	b.n	8008718 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800870c:	6839      	ldr	r1, [r7, #0]
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f000 fb79 	bl	8008e06 <USBD_CtlError>
      break;
 8008714:	e000      	b.n	8008718 <USBD_StdEPReq+0x330>
      break;
 8008716:	bf00      	nop
  }

  return ret;
 8008718:	7bfb      	ldrb	r3, [r7, #15]
}
 800871a:	4618      	mov	r0, r3
 800871c:	3710      	adds	r7, #16
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}
	...

08008724 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008724:	b580      	push	{r7, lr}
 8008726:	b084      	sub	sp, #16
 8008728:	af00      	add	r7, sp, #0
 800872a:	6078      	str	r0, [r7, #4]
 800872c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800872e:	2300      	movs	r3, #0
 8008730:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008732:	2300      	movs	r3, #0
 8008734:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008736:	2300      	movs	r3, #0
 8008738:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800873a:	683b      	ldr	r3, [r7, #0]
 800873c:	885b      	ldrh	r3, [r3, #2]
 800873e:	0a1b      	lsrs	r3, r3, #8
 8008740:	b29b      	uxth	r3, r3
 8008742:	3b01      	subs	r3, #1
 8008744:	2b0e      	cmp	r3, #14
 8008746:	f200 8152 	bhi.w	80089ee <USBD_GetDescriptor+0x2ca>
 800874a:	a201      	add	r2, pc, #4	@ (adr r2, 8008750 <USBD_GetDescriptor+0x2c>)
 800874c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008750:	080087c1 	.word	0x080087c1
 8008754:	080087d9 	.word	0x080087d9
 8008758:	08008819 	.word	0x08008819
 800875c:	080089ef 	.word	0x080089ef
 8008760:	080089ef 	.word	0x080089ef
 8008764:	0800898f 	.word	0x0800898f
 8008768:	080089bb 	.word	0x080089bb
 800876c:	080089ef 	.word	0x080089ef
 8008770:	080089ef 	.word	0x080089ef
 8008774:	080089ef 	.word	0x080089ef
 8008778:	080089ef 	.word	0x080089ef
 800877c:	080089ef 	.word	0x080089ef
 8008780:	080089ef 	.word	0x080089ef
 8008784:	080089ef 	.word	0x080089ef
 8008788:	0800878d 	.word	0x0800878d
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008792:	69db      	ldr	r3, [r3, #28]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d00b      	beq.n	80087b0 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800879e:	69db      	ldr	r3, [r3, #28]
 80087a0:	687a      	ldr	r2, [r7, #4]
 80087a2:	7c12      	ldrb	r2, [r2, #16]
 80087a4:	f107 0108 	add.w	r1, r7, #8
 80087a8:	4610      	mov	r0, r2
 80087aa:	4798      	blx	r3
 80087ac:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80087ae:	e126      	b.n	80089fe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80087b0:	6839      	ldr	r1, [r7, #0]
 80087b2:	6878      	ldr	r0, [r7, #4]
 80087b4:	f000 fb27 	bl	8008e06 <USBD_CtlError>
        err++;
 80087b8:	7afb      	ldrb	r3, [r7, #11]
 80087ba:	3301      	adds	r3, #1
 80087bc:	72fb      	strb	r3, [r7, #11]
      break;
 80087be:	e11e      	b.n	80089fe <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80087c6:	681b      	ldr	r3, [r3, #0]
 80087c8:	687a      	ldr	r2, [r7, #4]
 80087ca:	7c12      	ldrb	r2, [r2, #16]
 80087cc:	f107 0108 	add.w	r1, r7, #8
 80087d0:	4610      	mov	r0, r2
 80087d2:	4798      	blx	r3
 80087d4:	60f8      	str	r0, [r7, #12]
      break;
 80087d6:	e112      	b.n	80089fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	7c1b      	ldrb	r3, [r3, #16]
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d10d      	bne.n	80087fc <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80087e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087e8:	f107 0208 	add.w	r2, r7, #8
 80087ec:	4610      	mov	r0, r2
 80087ee:	4798      	blx	r3
 80087f0:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	3301      	adds	r3, #1
 80087f6:	2202      	movs	r2, #2
 80087f8:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80087fa:	e100      	b.n	80089fe <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008802:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008804:	f107 0208 	add.w	r2, r7, #8
 8008808:	4610      	mov	r0, r2
 800880a:	4798      	blx	r3
 800880c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	3301      	adds	r3, #1
 8008812:	2202      	movs	r2, #2
 8008814:	701a      	strb	r2, [r3, #0]
      break;
 8008816:	e0f2      	b.n	80089fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	885b      	ldrh	r3, [r3, #2]
 800881c:	b2db      	uxtb	r3, r3
 800881e:	2b05      	cmp	r3, #5
 8008820:	f200 80ac 	bhi.w	800897c <USBD_GetDescriptor+0x258>
 8008824:	a201      	add	r2, pc, #4	@ (adr r2, 800882c <USBD_GetDescriptor+0x108>)
 8008826:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800882a:	bf00      	nop
 800882c:	08008845 	.word	0x08008845
 8008830:	08008879 	.word	0x08008879
 8008834:	080088ad 	.word	0x080088ad
 8008838:	080088e1 	.word	0x080088e1
 800883c:	08008915 	.word	0x08008915
 8008840:	08008949 	.word	0x08008949
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800884a:	685b      	ldr	r3, [r3, #4]
 800884c:	2b00      	cmp	r3, #0
 800884e:	d00b      	beq.n	8008868 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008856:	685b      	ldr	r3, [r3, #4]
 8008858:	687a      	ldr	r2, [r7, #4]
 800885a:	7c12      	ldrb	r2, [r2, #16]
 800885c:	f107 0108 	add.w	r1, r7, #8
 8008860:	4610      	mov	r0, r2
 8008862:	4798      	blx	r3
 8008864:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008866:	e091      	b.n	800898c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008868:	6839      	ldr	r1, [r7, #0]
 800886a:	6878      	ldr	r0, [r7, #4]
 800886c:	f000 facb 	bl	8008e06 <USBD_CtlError>
            err++;
 8008870:	7afb      	ldrb	r3, [r7, #11]
 8008872:	3301      	adds	r3, #1
 8008874:	72fb      	strb	r3, [r7, #11]
          break;
 8008876:	e089      	b.n	800898c <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800887e:	689b      	ldr	r3, [r3, #8]
 8008880:	2b00      	cmp	r3, #0
 8008882:	d00b      	beq.n	800889c <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800888a:	689b      	ldr	r3, [r3, #8]
 800888c:	687a      	ldr	r2, [r7, #4]
 800888e:	7c12      	ldrb	r2, [r2, #16]
 8008890:	f107 0108 	add.w	r1, r7, #8
 8008894:	4610      	mov	r0, r2
 8008896:	4798      	blx	r3
 8008898:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800889a:	e077      	b.n	800898c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800889c:	6839      	ldr	r1, [r7, #0]
 800889e:	6878      	ldr	r0, [r7, #4]
 80088a0:	f000 fab1 	bl	8008e06 <USBD_CtlError>
            err++;
 80088a4:	7afb      	ldrb	r3, [r7, #11]
 80088a6:	3301      	adds	r3, #1
 80088a8:	72fb      	strb	r3, [r7, #11]
          break;
 80088aa:	e06f      	b.n	800898c <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088b2:	68db      	ldr	r3, [r3, #12]
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d00b      	beq.n	80088d0 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80088b8:	687b      	ldr	r3, [r7, #4]
 80088ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088be:	68db      	ldr	r3, [r3, #12]
 80088c0:	687a      	ldr	r2, [r7, #4]
 80088c2:	7c12      	ldrb	r2, [r2, #16]
 80088c4:	f107 0108 	add.w	r1, r7, #8
 80088c8:	4610      	mov	r0, r2
 80088ca:	4798      	blx	r3
 80088cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80088ce:	e05d      	b.n	800898c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80088d0:	6839      	ldr	r1, [r7, #0]
 80088d2:	6878      	ldr	r0, [r7, #4]
 80088d4:	f000 fa97 	bl	8008e06 <USBD_CtlError>
            err++;
 80088d8:	7afb      	ldrb	r3, [r7, #11]
 80088da:	3301      	adds	r3, #1
 80088dc:	72fb      	strb	r3, [r7, #11]
          break;
 80088de:	e055      	b.n	800898c <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088e6:	691b      	ldr	r3, [r3, #16]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d00b      	beq.n	8008904 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80088f2:	691b      	ldr	r3, [r3, #16]
 80088f4:	687a      	ldr	r2, [r7, #4]
 80088f6:	7c12      	ldrb	r2, [r2, #16]
 80088f8:	f107 0108 	add.w	r1, r7, #8
 80088fc:	4610      	mov	r0, r2
 80088fe:	4798      	blx	r3
 8008900:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008902:	e043      	b.n	800898c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008904:	6839      	ldr	r1, [r7, #0]
 8008906:	6878      	ldr	r0, [r7, #4]
 8008908:	f000 fa7d 	bl	8008e06 <USBD_CtlError>
            err++;
 800890c:	7afb      	ldrb	r3, [r7, #11]
 800890e:	3301      	adds	r3, #1
 8008910:	72fb      	strb	r3, [r7, #11]
          break;
 8008912:	e03b      	b.n	800898c <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800891a:	695b      	ldr	r3, [r3, #20]
 800891c:	2b00      	cmp	r3, #0
 800891e:	d00b      	beq.n	8008938 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8008926:	695b      	ldr	r3, [r3, #20]
 8008928:	687a      	ldr	r2, [r7, #4]
 800892a:	7c12      	ldrb	r2, [r2, #16]
 800892c:	f107 0108 	add.w	r1, r7, #8
 8008930:	4610      	mov	r0, r2
 8008932:	4798      	blx	r3
 8008934:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008936:	e029      	b.n	800898c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8008938:	6839      	ldr	r1, [r7, #0]
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f000 fa63 	bl	8008e06 <USBD_CtlError>
            err++;
 8008940:	7afb      	ldrb	r3, [r7, #11]
 8008942:	3301      	adds	r3, #1
 8008944:	72fb      	strb	r3, [r7, #11]
          break;
 8008946:	e021      	b.n	800898c <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800894e:	699b      	ldr	r3, [r3, #24]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d00b      	beq.n	800896c <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800895a:	699b      	ldr	r3, [r3, #24]
 800895c:	687a      	ldr	r2, [r7, #4]
 800895e:	7c12      	ldrb	r2, [r2, #16]
 8008960:	f107 0108 	add.w	r1, r7, #8
 8008964:	4610      	mov	r0, r2
 8008966:	4798      	blx	r3
 8008968:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800896a:	e00f      	b.n	800898c <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800896c:	6839      	ldr	r1, [r7, #0]
 800896e:	6878      	ldr	r0, [r7, #4]
 8008970:	f000 fa49 	bl	8008e06 <USBD_CtlError>
            err++;
 8008974:	7afb      	ldrb	r3, [r7, #11]
 8008976:	3301      	adds	r3, #1
 8008978:	72fb      	strb	r3, [r7, #11]
          break;
 800897a:	e007      	b.n	800898c <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800897c:	6839      	ldr	r1, [r7, #0]
 800897e:	6878      	ldr	r0, [r7, #4]
 8008980:	f000 fa41 	bl	8008e06 <USBD_CtlError>
          err++;
 8008984:	7afb      	ldrb	r3, [r7, #11]
 8008986:	3301      	adds	r3, #1
 8008988:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800898a:	bf00      	nop
      }
      break;
 800898c:	e037      	b.n	80089fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	7c1b      	ldrb	r3, [r3, #16]
 8008992:	2b00      	cmp	r3, #0
 8008994:	d109      	bne.n	80089aa <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800899c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800899e:	f107 0208 	add.w	r2, r7, #8
 80089a2:	4610      	mov	r0, r2
 80089a4:	4798      	blx	r3
 80089a6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80089a8:	e029      	b.n	80089fe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80089aa:	6839      	ldr	r1, [r7, #0]
 80089ac:	6878      	ldr	r0, [r7, #4]
 80089ae:	f000 fa2a 	bl	8008e06 <USBD_CtlError>
        err++;
 80089b2:	7afb      	ldrb	r3, [r7, #11]
 80089b4:	3301      	adds	r3, #1
 80089b6:	72fb      	strb	r3, [r7, #11]
      break;
 80089b8:	e021      	b.n	80089fe <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	7c1b      	ldrb	r3, [r3, #16]
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d10d      	bne.n	80089de <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80089c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089ca:	f107 0208 	add.w	r2, r7, #8
 80089ce:	4610      	mov	r0, r2
 80089d0:	4798      	blx	r3
 80089d2:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	3301      	adds	r3, #1
 80089d8:	2207      	movs	r2, #7
 80089da:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80089dc:	e00f      	b.n	80089fe <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80089de:	6839      	ldr	r1, [r7, #0]
 80089e0:	6878      	ldr	r0, [r7, #4]
 80089e2:	f000 fa10 	bl	8008e06 <USBD_CtlError>
        err++;
 80089e6:	7afb      	ldrb	r3, [r7, #11]
 80089e8:	3301      	adds	r3, #1
 80089ea:	72fb      	strb	r3, [r7, #11]
      break;
 80089ec:	e007      	b.n	80089fe <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80089ee:	6839      	ldr	r1, [r7, #0]
 80089f0:	6878      	ldr	r0, [r7, #4]
 80089f2:	f000 fa08 	bl	8008e06 <USBD_CtlError>
      err++;
 80089f6:	7afb      	ldrb	r3, [r7, #11]
 80089f8:	3301      	adds	r3, #1
 80089fa:	72fb      	strb	r3, [r7, #11]
      break;
 80089fc:	bf00      	nop
  }

  if (err != 0U)
 80089fe:	7afb      	ldrb	r3, [r7, #11]
 8008a00:	2b00      	cmp	r3, #0
 8008a02:	d11e      	bne.n	8008a42 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	88db      	ldrh	r3, [r3, #6]
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d016      	beq.n	8008a3a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008a0c:	893b      	ldrh	r3, [r7, #8]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d00e      	beq.n	8008a30 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008a12:	683b      	ldr	r3, [r7, #0]
 8008a14:	88da      	ldrh	r2, [r3, #6]
 8008a16:	893b      	ldrh	r3, [r7, #8]
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	bf28      	it	cs
 8008a1c:	4613      	movcs	r3, r2
 8008a1e:	b29b      	uxth	r3, r3
 8008a20:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008a22:	893b      	ldrh	r3, [r7, #8]
 8008a24:	461a      	mov	r2, r3
 8008a26:	68f9      	ldr	r1, [r7, #12]
 8008a28:	6878      	ldr	r0, [r7, #4]
 8008a2a:	f000 fa69 	bl	8008f00 <USBD_CtlSendData>
 8008a2e:	e009      	b.n	8008a44 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008a30:	6839      	ldr	r1, [r7, #0]
 8008a32:	6878      	ldr	r0, [r7, #4]
 8008a34:	f000 f9e7 	bl	8008e06 <USBD_CtlError>
 8008a38:	e004      	b.n	8008a44 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8008a3a:	6878      	ldr	r0, [r7, #4]
 8008a3c:	f000 faba 	bl	8008fb4 <USBD_CtlSendStatus>
 8008a40:	e000      	b.n	8008a44 <USBD_GetDescriptor+0x320>
    return;
 8008a42:	bf00      	nop
  }
}
 8008a44:	3710      	adds	r7, #16
 8008a46:	46bd      	mov	sp, r7
 8008a48:	bd80      	pop	{r7, pc}
 8008a4a:	bf00      	nop

08008a4c <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008a4c:	b580      	push	{r7, lr}
 8008a4e:	b084      	sub	sp, #16
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
 8008a54:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8008a56:	683b      	ldr	r3, [r7, #0]
 8008a58:	889b      	ldrh	r3, [r3, #4]
 8008a5a:	2b00      	cmp	r3, #0
 8008a5c:	d131      	bne.n	8008ac2 <USBD_SetAddress+0x76>
 8008a5e:	683b      	ldr	r3, [r7, #0]
 8008a60:	88db      	ldrh	r3, [r3, #6]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d12d      	bne.n	8008ac2 <USBD_SetAddress+0x76>
 8008a66:	683b      	ldr	r3, [r7, #0]
 8008a68:	885b      	ldrh	r3, [r3, #2]
 8008a6a:	2b7f      	cmp	r3, #127	@ 0x7f
 8008a6c:	d829      	bhi.n	8008ac2 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008a6e:	683b      	ldr	r3, [r7, #0]
 8008a70:	885b      	ldrh	r3, [r3, #2]
 8008a72:	b2db      	uxtb	r3, r3
 8008a74:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008a78:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a7a:	687b      	ldr	r3, [r7, #4]
 8008a7c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008a80:	b2db      	uxtb	r3, r3
 8008a82:	2b03      	cmp	r3, #3
 8008a84:	d104      	bne.n	8008a90 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8008a86:	6839      	ldr	r1, [r7, #0]
 8008a88:	6878      	ldr	r0, [r7, #4]
 8008a8a:	f000 f9bc 	bl	8008e06 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008a8e:	e01d      	b.n	8008acc <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	7bfa      	ldrb	r2, [r7, #15]
 8008a94:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8008a98:	7bfb      	ldrb	r3, [r7, #15]
 8008a9a:	4619      	mov	r1, r3
 8008a9c:	6878      	ldr	r0, [r7, #4]
 8008a9e:	f000 ff97 	bl	80099d0 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008aa2:	6878      	ldr	r0, [r7, #4]
 8008aa4:	f000 fa86 	bl	8008fb4 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8008aa8:	7bfb      	ldrb	r3, [r7, #15]
 8008aaa:	2b00      	cmp	r3, #0
 8008aac:	d004      	beq.n	8008ab8 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	2202      	movs	r2, #2
 8008ab2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ab6:	e009      	b.n	8008acc <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	2201      	movs	r2, #1
 8008abc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ac0:	e004      	b.n	8008acc <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8008ac2:	6839      	ldr	r1, [r7, #0]
 8008ac4:	6878      	ldr	r0, [r7, #4]
 8008ac6:	f000 f99e 	bl	8008e06 <USBD_CtlError>
  }
}
 8008aca:	bf00      	nop
 8008acc:	bf00      	nop
 8008ace:	3710      	adds	r7, #16
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}

08008ad4 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b084      	sub	sp, #16
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
 8008adc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	885b      	ldrh	r3, [r3, #2]
 8008ae6:	b2da      	uxtb	r2, r3
 8008ae8:	4b4e      	ldr	r3, [pc, #312]	@ (8008c24 <USBD_SetConfig+0x150>)
 8008aea:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8008aec:	4b4d      	ldr	r3, [pc, #308]	@ (8008c24 <USBD_SetConfig+0x150>)
 8008aee:	781b      	ldrb	r3, [r3, #0]
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d905      	bls.n	8008b00 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8008af4:	6839      	ldr	r1, [r7, #0]
 8008af6:	6878      	ldr	r0, [r7, #4]
 8008af8:	f000 f985 	bl	8008e06 <USBD_CtlError>
    return USBD_FAIL;
 8008afc:	2303      	movs	r3, #3
 8008afe:	e08c      	b.n	8008c1a <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008b06:	b2db      	uxtb	r3, r3
 8008b08:	2b02      	cmp	r3, #2
 8008b0a:	d002      	beq.n	8008b12 <USBD_SetConfig+0x3e>
 8008b0c:	2b03      	cmp	r3, #3
 8008b0e:	d029      	beq.n	8008b64 <USBD_SetConfig+0x90>
 8008b10:	e075      	b.n	8008bfe <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008b12:	4b44      	ldr	r3, [pc, #272]	@ (8008c24 <USBD_SetConfig+0x150>)
 8008b14:	781b      	ldrb	r3, [r3, #0]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d020      	beq.n	8008b5c <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8008b1a:	4b42      	ldr	r3, [pc, #264]	@ (8008c24 <USBD_SetConfig+0x150>)
 8008b1c:	781b      	ldrb	r3, [r3, #0]
 8008b1e:	461a      	mov	r2, r3
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008b24:	4b3f      	ldr	r3, [pc, #252]	@ (8008c24 <USBD_SetConfig+0x150>)
 8008b26:	781b      	ldrb	r3, [r3, #0]
 8008b28:	4619      	mov	r1, r3
 8008b2a:	6878      	ldr	r0, [r7, #4]
 8008b2c:	f7fe ffb9 	bl	8007aa2 <USBD_SetClassConfig>
 8008b30:	4603      	mov	r3, r0
 8008b32:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008b34:	7bfb      	ldrb	r3, [r7, #15]
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d008      	beq.n	8008b4c <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8008b3a:	6839      	ldr	r1, [r7, #0]
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f000 f962 	bl	8008e06 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2202      	movs	r2, #2
 8008b46:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008b4a:	e065      	b.n	8008c18 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008b4c:	6878      	ldr	r0, [r7, #4]
 8008b4e:	f000 fa31 	bl	8008fb4 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008b52:	687b      	ldr	r3, [r7, #4]
 8008b54:	2203      	movs	r2, #3
 8008b56:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008b5a:	e05d      	b.n	8008c18 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008b5c:	6878      	ldr	r0, [r7, #4]
 8008b5e:	f000 fa29 	bl	8008fb4 <USBD_CtlSendStatus>
      break;
 8008b62:	e059      	b.n	8008c18 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008b64:	4b2f      	ldr	r3, [pc, #188]	@ (8008c24 <USBD_SetConfig+0x150>)
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	2b00      	cmp	r3, #0
 8008b6a:	d112      	bne.n	8008b92 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	2202      	movs	r2, #2
 8008b70:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008b74:	4b2b      	ldr	r3, [pc, #172]	@ (8008c24 <USBD_SetConfig+0x150>)
 8008b76:	781b      	ldrb	r3, [r3, #0]
 8008b78:	461a      	mov	r2, r3
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008b7e:	4b29      	ldr	r3, [pc, #164]	@ (8008c24 <USBD_SetConfig+0x150>)
 8008b80:	781b      	ldrb	r3, [r3, #0]
 8008b82:	4619      	mov	r1, r3
 8008b84:	6878      	ldr	r0, [r7, #4]
 8008b86:	f7fe ffa8 	bl	8007ada <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8008b8a:	6878      	ldr	r0, [r7, #4]
 8008b8c:	f000 fa12 	bl	8008fb4 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008b90:	e042      	b.n	8008c18 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008b92:	4b24      	ldr	r3, [pc, #144]	@ (8008c24 <USBD_SetConfig+0x150>)
 8008b94:	781b      	ldrb	r3, [r3, #0]
 8008b96:	461a      	mov	r2, r3
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	685b      	ldr	r3, [r3, #4]
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	d02a      	beq.n	8008bf6 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	685b      	ldr	r3, [r3, #4]
 8008ba4:	b2db      	uxtb	r3, r3
 8008ba6:	4619      	mov	r1, r3
 8008ba8:	6878      	ldr	r0, [r7, #4]
 8008baa:	f7fe ff96 	bl	8007ada <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8008bae:	4b1d      	ldr	r3, [pc, #116]	@ (8008c24 <USBD_SetConfig+0x150>)
 8008bb0:	781b      	ldrb	r3, [r3, #0]
 8008bb2:	461a      	mov	r2, r3
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008bb8:	4b1a      	ldr	r3, [pc, #104]	@ (8008c24 <USBD_SetConfig+0x150>)
 8008bba:	781b      	ldrb	r3, [r3, #0]
 8008bbc:	4619      	mov	r1, r3
 8008bbe:	6878      	ldr	r0, [r7, #4]
 8008bc0:	f7fe ff6f 	bl	8007aa2 <USBD_SetClassConfig>
 8008bc4:	4603      	mov	r3, r0
 8008bc6:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8008bc8:	7bfb      	ldrb	r3, [r7, #15]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d00f      	beq.n	8008bee <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8008bce:	6839      	ldr	r1, [r7, #0]
 8008bd0:	6878      	ldr	r0, [r7, #4]
 8008bd2:	f000 f918 	bl	8008e06 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	685b      	ldr	r3, [r3, #4]
 8008bda:	b2db      	uxtb	r3, r3
 8008bdc:	4619      	mov	r1, r3
 8008bde:	6878      	ldr	r0, [r7, #4]
 8008be0:	f7fe ff7b 	bl	8007ada <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	2202      	movs	r2, #2
 8008be8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8008bec:	e014      	b.n	8008c18 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008bee:	6878      	ldr	r0, [r7, #4]
 8008bf0:	f000 f9e0 	bl	8008fb4 <USBD_CtlSendStatus>
      break;
 8008bf4:	e010      	b.n	8008c18 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008bf6:	6878      	ldr	r0, [r7, #4]
 8008bf8:	f000 f9dc 	bl	8008fb4 <USBD_CtlSendStatus>
      break;
 8008bfc:	e00c      	b.n	8008c18 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8008bfe:	6839      	ldr	r1, [r7, #0]
 8008c00:	6878      	ldr	r0, [r7, #4]
 8008c02:	f000 f900 	bl	8008e06 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008c06:	4b07      	ldr	r3, [pc, #28]	@ (8008c24 <USBD_SetConfig+0x150>)
 8008c08:	781b      	ldrb	r3, [r3, #0]
 8008c0a:	4619      	mov	r1, r3
 8008c0c:	6878      	ldr	r0, [r7, #4]
 8008c0e:	f7fe ff64 	bl	8007ada <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008c12:	2303      	movs	r3, #3
 8008c14:	73fb      	strb	r3, [r7, #15]
      break;
 8008c16:	bf00      	nop
  }

  return ret;
 8008c18:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c1a:	4618      	mov	r0, r3
 8008c1c:	3710      	adds	r7, #16
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bd80      	pop	{r7, pc}
 8008c22:	bf00      	nop
 8008c24:	240001ac 	.word	0x240001ac

08008c28 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c28:	b580      	push	{r7, lr}
 8008c2a:	b082      	sub	sp, #8
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
 8008c30:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	88db      	ldrh	r3, [r3, #6]
 8008c36:	2b01      	cmp	r3, #1
 8008c38:	d004      	beq.n	8008c44 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8008c3a:	6839      	ldr	r1, [r7, #0]
 8008c3c:	6878      	ldr	r0, [r7, #4]
 8008c3e:	f000 f8e2 	bl	8008e06 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008c42:	e023      	b.n	8008c8c <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008c4a:	b2db      	uxtb	r3, r3
 8008c4c:	2b02      	cmp	r3, #2
 8008c4e:	dc02      	bgt.n	8008c56 <USBD_GetConfig+0x2e>
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	dc03      	bgt.n	8008c5c <USBD_GetConfig+0x34>
 8008c54:	e015      	b.n	8008c82 <USBD_GetConfig+0x5a>
 8008c56:	2b03      	cmp	r3, #3
 8008c58:	d00b      	beq.n	8008c72 <USBD_GetConfig+0x4a>
 8008c5a:	e012      	b.n	8008c82 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	2200      	movs	r2, #0
 8008c60:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	3308      	adds	r3, #8
 8008c66:	2201      	movs	r2, #1
 8008c68:	4619      	mov	r1, r3
 8008c6a:	6878      	ldr	r0, [r7, #4]
 8008c6c:	f000 f948 	bl	8008f00 <USBD_CtlSendData>
        break;
 8008c70:	e00c      	b.n	8008c8c <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	3304      	adds	r3, #4
 8008c76:	2201      	movs	r2, #1
 8008c78:	4619      	mov	r1, r3
 8008c7a:	6878      	ldr	r0, [r7, #4]
 8008c7c:	f000 f940 	bl	8008f00 <USBD_CtlSendData>
        break;
 8008c80:	e004      	b.n	8008c8c <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008c82:	6839      	ldr	r1, [r7, #0]
 8008c84:	6878      	ldr	r0, [r7, #4]
 8008c86:	f000 f8be 	bl	8008e06 <USBD_CtlError>
        break;
 8008c8a:	bf00      	nop
}
 8008c8c:	bf00      	nop
 8008c8e:	3708      	adds	r7, #8
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}

08008c94 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b082      	sub	sp, #8
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
 8008c9c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ca4:	b2db      	uxtb	r3, r3
 8008ca6:	3b01      	subs	r3, #1
 8008ca8:	2b02      	cmp	r3, #2
 8008caa:	d81e      	bhi.n	8008cea <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008cac:	683b      	ldr	r3, [r7, #0]
 8008cae:	88db      	ldrh	r3, [r3, #6]
 8008cb0:	2b02      	cmp	r3, #2
 8008cb2:	d004      	beq.n	8008cbe <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8008cb4:	6839      	ldr	r1, [r7, #0]
 8008cb6:	6878      	ldr	r0, [r7, #4]
 8008cb8:	f000 f8a5 	bl	8008e06 <USBD_CtlError>
        break;
 8008cbc:	e01a      	b.n	8008cf4 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	d005      	beq.n	8008cda <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8008cce:	687b      	ldr	r3, [r7, #4]
 8008cd0:	68db      	ldr	r3, [r3, #12]
 8008cd2:	f043 0202 	orr.w	r2, r3, #2
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	330c      	adds	r3, #12
 8008cde:	2202      	movs	r2, #2
 8008ce0:	4619      	mov	r1, r3
 8008ce2:	6878      	ldr	r0, [r7, #4]
 8008ce4:	f000 f90c 	bl	8008f00 <USBD_CtlSendData>
      break;
 8008ce8:	e004      	b.n	8008cf4 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8008cea:	6839      	ldr	r1, [r7, #0]
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f000 f88a 	bl	8008e06 <USBD_CtlError>
      break;
 8008cf2:	bf00      	nop
  }
}
 8008cf4:	bf00      	nop
 8008cf6:	3708      	adds	r7, #8
 8008cf8:	46bd      	mov	sp, r7
 8008cfa:	bd80      	pop	{r7, pc}

08008cfc <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008cfc:	b580      	push	{r7, lr}
 8008cfe:	b082      	sub	sp, #8
 8008d00:	af00      	add	r7, sp, #0
 8008d02:	6078      	str	r0, [r7, #4]
 8008d04:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	885b      	ldrh	r3, [r3, #2]
 8008d0a:	2b01      	cmp	r3, #1
 8008d0c:	d107      	bne.n	8008d1e <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	2201      	movs	r2, #1
 8008d12:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8008d16:	6878      	ldr	r0, [r7, #4]
 8008d18:	f000 f94c 	bl	8008fb4 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008d1c:	e013      	b.n	8008d46 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008d1e:	683b      	ldr	r3, [r7, #0]
 8008d20:	885b      	ldrh	r3, [r3, #2]
 8008d22:	2b02      	cmp	r3, #2
 8008d24:	d10b      	bne.n	8008d3e <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8008d26:	683b      	ldr	r3, [r7, #0]
 8008d28:	889b      	ldrh	r3, [r3, #4]
 8008d2a:	0a1b      	lsrs	r3, r3, #8
 8008d2c:	b29b      	uxth	r3, r3
 8008d2e:	b2da      	uxtb	r2, r3
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8008d36:	6878      	ldr	r0, [r7, #4]
 8008d38:	f000 f93c 	bl	8008fb4 <USBD_CtlSendStatus>
}
 8008d3c:	e003      	b.n	8008d46 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008d3e:	6839      	ldr	r1, [r7, #0]
 8008d40:	6878      	ldr	r0, [r7, #4]
 8008d42:	f000 f860 	bl	8008e06 <USBD_CtlError>
}
 8008d46:	bf00      	nop
 8008d48:	3708      	adds	r7, #8
 8008d4a:	46bd      	mov	sp, r7
 8008d4c:	bd80      	pop	{r7, pc}

08008d4e <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008d4e:	b580      	push	{r7, lr}
 8008d50:	b082      	sub	sp, #8
 8008d52:	af00      	add	r7, sp, #0
 8008d54:	6078      	str	r0, [r7, #4]
 8008d56:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d5e:	b2db      	uxtb	r3, r3
 8008d60:	3b01      	subs	r3, #1
 8008d62:	2b02      	cmp	r3, #2
 8008d64:	d80b      	bhi.n	8008d7e <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8008d66:	683b      	ldr	r3, [r7, #0]
 8008d68:	885b      	ldrh	r3, [r3, #2]
 8008d6a:	2b01      	cmp	r3, #1
 8008d6c:	d10c      	bne.n	8008d88 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	2200      	movs	r2, #0
 8008d72:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8008d76:	6878      	ldr	r0, [r7, #4]
 8008d78:	f000 f91c 	bl	8008fb4 <USBD_CtlSendStatus>
      }
      break;
 8008d7c:	e004      	b.n	8008d88 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008d7e:	6839      	ldr	r1, [r7, #0]
 8008d80:	6878      	ldr	r0, [r7, #4]
 8008d82:	f000 f840 	bl	8008e06 <USBD_CtlError>
      break;
 8008d86:	e000      	b.n	8008d8a <USBD_ClrFeature+0x3c>
      break;
 8008d88:	bf00      	nop
  }
}
 8008d8a:	bf00      	nop
 8008d8c:	3708      	adds	r7, #8
 8008d8e:	46bd      	mov	sp, r7
 8008d90:	bd80      	pop	{r7, pc}

08008d92 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008d92:	b580      	push	{r7, lr}
 8008d94:	b084      	sub	sp, #16
 8008d96:	af00      	add	r7, sp, #0
 8008d98:	6078      	str	r0, [r7, #4]
 8008d9a:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008d9c:	683b      	ldr	r3, [r7, #0]
 8008d9e:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	781a      	ldrb	r2, [r3, #0]
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	3301      	adds	r3, #1
 8008dac:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	781a      	ldrb	r2, [r3, #0]
 8008db2:	687b      	ldr	r3, [r7, #4]
 8008db4:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8008db6:	68fb      	ldr	r3, [r7, #12]
 8008db8:	3301      	adds	r3, #1
 8008dba:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8008dbc:	68f8      	ldr	r0, [r7, #12]
 8008dbe:	f7ff fa16 	bl	80081ee <SWAPBYTE>
 8008dc2:	4603      	mov	r3, r0
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	3301      	adds	r3, #1
 8008dce:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	3301      	adds	r3, #1
 8008dd4:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8008dd6:	68f8      	ldr	r0, [r7, #12]
 8008dd8:	f7ff fa09 	bl	80081ee <SWAPBYTE>
 8008ddc:	4603      	mov	r3, r0
 8008dde:	461a      	mov	r2, r3
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	3301      	adds	r3, #1
 8008de8:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	3301      	adds	r3, #1
 8008dee:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8008df0:	68f8      	ldr	r0, [r7, #12]
 8008df2:	f7ff f9fc 	bl	80081ee <SWAPBYTE>
 8008df6:	4603      	mov	r3, r0
 8008df8:	461a      	mov	r2, r3
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	80da      	strh	r2, [r3, #6]
}
 8008dfe:	bf00      	nop
 8008e00:	3710      	adds	r7, #16
 8008e02:	46bd      	mov	sp, r7
 8008e04:	bd80      	pop	{r7, pc}

08008e06 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008e06:	b580      	push	{r7, lr}
 8008e08:	b082      	sub	sp, #8
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	6078      	str	r0, [r7, #4]
 8008e0e:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008e10:	2180      	movs	r1, #128	@ 0x80
 8008e12:	6878      	ldr	r0, [r7, #4]
 8008e14:	f000 fd72 	bl	80098fc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8008e18:	2100      	movs	r1, #0
 8008e1a:	6878      	ldr	r0, [r7, #4]
 8008e1c:	f000 fd6e 	bl	80098fc <USBD_LL_StallEP>
}
 8008e20:	bf00      	nop
 8008e22:	3708      	adds	r7, #8
 8008e24:	46bd      	mov	sp, r7
 8008e26:	bd80      	pop	{r7, pc}

08008e28 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8008e28:	b580      	push	{r7, lr}
 8008e2a:	b086      	sub	sp, #24
 8008e2c:	af00      	add	r7, sp, #0
 8008e2e:	60f8      	str	r0, [r7, #12]
 8008e30:	60b9      	str	r1, [r7, #8]
 8008e32:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008e34:	2300      	movs	r3, #0
 8008e36:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8008e38:	68fb      	ldr	r3, [r7, #12]
 8008e3a:	2b00      	cmp	r3, #0
 8008e3c:	d042      	beq.n	8008ec4 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008e42:	6938      	ldr	r0, [r7, #16]
 8008e44:	f000 f842 	bl	8008ecc <USBD_GetLen>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	3301      	adds	r3, #1
 8008e4c:	005b      	lsls	r3, r3, #1
 8008e4e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008e52:	d808      	bhi.n	8008e66 <USBD_GetString+0x3e>
 8008e54:	6938      	ldr	r0, [r7, #16]
 8008e56:	f000 f839 	bl	8008ecc <USBD_GetLen>
 8008e5a:	4603      	mov	r3, r0
 8008e5c:	3301      	adds	r3, #1
 8008e5e:	b29b      	uxth	r3, r3
 8008e60:	005b      	lsls	r3, r3, #1
 8008e62:	b29a      	uxth	r2, r3
 8008e64:	e001      	b.n	8008e6a <USBD_GetString+0x42>
 8008e66:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008e6e:	7dfb      	ldrb	r3, [r7, #23]
 8008e70:	68ba      	ldr	r2, [r7, #8]
 8008e72:	4413      	add	r3, r2
 8008e74:	687a      	ldr	r2, [r7, #4]
 8008e76:	7812      	ldrb	r2, [r2, #0]
 8008e78:	701a      	strb	r2, [r3, #0]
  idx++;
 8008e7a:	7dfb      	ldrb	r3, [r7, #23]
 8008e7c:	3301      	adds	r3, #1
 8008e7e:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008e80:	7dfb      	ldrb	r3, [r7, #23]
 8008e82:	68ba      	ldr	r2, [r7, #8]
 8008e84:	4413      	add	r3, r2
 8008e86:	2203      	movs	r2, #3
 8008e88:	701a      	strb	r2, [r3, #0]
  idx++;
 8008e8a:	7dfb      	ldrb	r3, [r7, #23]
 8008e8c:	3301      	adds	r3, #1
 8008e8e:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008e90:	e013      	b.n	8008eba <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008e92:	7dfb      	ldrb	r3, [r7, #23]
 8008e94:	68ba      	ldr	r2, [r7, #8]
 8008e96:	4413      	add	r3, r2
 8008e98:	693a      	ldr	r2, [r7, #16]
 8008e9a:	7812      	ldrb	r2, [r2, #0]
 8008e9c:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008e9e:	693b      	ldr	r3, [r7, #16]
 8008ea0:	3301      	adds	r3, #1
 8008ea2:	613b      	str	r3, [r7, #16]
    idx++;
 8008ea4:	7dfb      	ldrb	r3, [r7, #23]
 8008ea6:	3301      	adds	r3, #1
 8008ea8:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8008eaa:	7dfb      	ldrb	r3, [r7, #23]
 8008eac:	68ba      	ldr	r2, [r7, #8]
 8008eae:	4413      	add	r3, r2
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	701a      	strb	r2, [r3, #0]
    idx++;
 8008eb4:	7dfb      	ldrb	r3, [r7, #23]
 8008eb6:	3301      	adds	r3, #1
 8008eb8:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8008eba:	693b      	ldr	r3, [r7, #16]
 8008ebc:	781b      	ldrb	r3, [r3, #0]
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d1e7      	bne.n	8008e92 <USBD_GetString+0x6a>
 8008ec2:	e000      	b.n	8008ec6 <USBD_GetString+0x9e>
    return;
 8008ec4:	bf00      	nop
  }
}
 8008ec6:	3718      	adds	r7, #24
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}

08008ecc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008ecc:	b480      	push	{r7}
 8008ece:	b085      	sub	sp, #20
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008ed4:	2300      	movs	r3, #0
 8008ed6:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8008ed8:	687b      	ldr	r3, [r7, #4]
 8008eda:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8008edc:	e005      	b.n	8008eea <USBD_GetLen+0x1e>
  {
    len++;
 8008ede:	7bfb      	ldrb	r3, [r7, #15]
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8008ee4:	68bb      	ldr	r3, [r7, #8]
 8008ee6:	3301      	adds	r3, #1
 8008ee8:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8008eea:	68bb      	ldr	r3, [r7, #8]
 8008eec:	781b      	ldrb	r3, [r3, #0]
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d1f5      	bne.n	8008ede <USBD_GetLen+0x12>
  }

  return len;
 8008ef2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ef4:	4618      	mov	r0, r3
 8008ef6:	3714      	adds	r7, #20
 8008ef8:	46bd      	mov	sp, r7
 8008efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008efe:	4770      	bx	lr

08008f00 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8008f00:	b580      	push	{r7, lr}
 8008f02:	b084      	sub	sp, #16
 8008f04:	af00      	add	r7, sp, #0
 8008f06:	60f8      	str	r0, [r7, #12]
 8008f08:	60b9      	str	r1, [r7, #8]
 8008f0a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	2202      	movs	r2, #2
 8008f10:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	687a      	ldr	r2, [r7, #4]
 8008f18:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008f1a:	68fb      	ldr	r3, [r7, #12]
 8008f1c:	687a      	ldr	r2, [r7, #4]
 8008f1e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008f20:	687b      	ldr	r3, [r7, #4]
 8008f22:	68ba      	ldr	r2, [r7, #8]
 8008f24:	2100      	movs	r1, #0
 8008f26:	68f8      	ldr	r0, [r7, #12]
 8008f28:	f000 fd71 	bl	8009a0e <USBD_LL_Transmit>

  return USBD_OK;
 8008f2c:	2300      	movs	r3, #0
}
 8008f2e:	4618      	mov	r0, r3
 8008f30:	3710      	adds	r7, #16
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bd80      	pop	{r7, pc}

08008f36 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008f36:	b580      	push	{r7, lr}
 8008f38:	b084      	sub	sp, #16
 8008f3a:	af00      	add	r7, sp, #0
 8008f3c:	60f8      	str	r0, [r7, #12]
 8008f3e:	60b9      	str	r1, [r7, #8]
 8008f40:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	68ba      	ldr	r2, [r7, #8]
 8008f46:	2100      	movs	r1, #0
 8008f48:	68f8      	ldr	r0, [r7, #12]
 8008f4a:	f000 fd60 	bl	8009a0e <USBD_LL_Transmit>

  return USBD_OK;
 8008f4e:	2300      	movs	r3, #0
}
 8008f50:	4618      	mov	r0, r3
 8008f52:	3710      	adds	r7, #16
 8008f54:	46bd      	mov	sp, r7
 8008f56:	bd80      	pop	{r7, pc}

08008f58 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008f58:	b580      	push	{r7, lr}
 8008f5a:	b084      	sub	sp, #16
 8008f5c:	af00      	add	r7, sp, #0
 8008f5e:	60f8      	str	r0, [r7, #12]
 8008f60:	60b9      	str	r1, [r7, #8]
 8008f62:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	2203      	movs	r2, #3
 8008f68:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	687a      	ldr	r2, [r7, #4]
 8008f70:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	687a      	ldr	r2, [r7, #4]
 8008f78:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008f7c:	687b      	ldr	r3, [r7, #4]
 8008f7e:	68ba      	ldr	r2, [r7, #8]
 8008f80:	2100      	movs	r1, #0
 8008f82:	68f8      	ldr	r0, [r7, #12]
 8008f84:	f000 fd64 	bl	8009a50 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008f88:	2300      	movs	r3, #0
}
 8008f8a:	4618      	mov	r0, r3
 8008f8c:	3710      	adds	r7, #16
 8008f8e:	46bd      	mov	sp, r7
 8008f90:	bd80      	pop	{r7, pc}

08008f92 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008f92:	b580      	push	{r7, lr}
 8008f94:	b084      	sub	sp, #16
 8008f96:	af00      	add	r7, sp, #0
 8008f98:	60f8      	str	r0, [r7, #12]
 8008f9a:	60b9      	str	r1, [r7, #8]
 8008f9c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	68ba      	ldr	r2, [r7, #8]
 8008fa2:	2100      	movs	r1, #0
 8008fa4:	68f8      	ldr	r0, [r7, #12]
 8008fa6:	f000 fd53 	bl	8009a50 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008faa:	2300      	movs	r3, #0
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3710      	adds	r7, #16
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bd80      	pop	{r7, pc}

08008fb4 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b082      	sub	sp, #8
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	2204      	movs	r2, #4
 8008fc0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008fc4:	2300      	movs	r3, #0
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	2100      	movs	r1, #0
 8008fca:	6878      	ldr	r0, [r7, #4]
 8008fcc:	f000 fd1f 	bl	8009a0e <USBD_LL_Transmit>

  return USBD_OK;
 8008fd0:	2300      	movs	r3, #0
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	3708      	adds	r7, #8
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	bd80      	pop	{r7, pc}

08008fda <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008fda:	b580      	push	{r7, lr}
 8008fdc:	b082      	sub	sp, #8
 8008fde:	af00      	add	r7, sp, #0
 8008fe0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	2205      	movs	r2, #5
 8008fe6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008fea:	2300      	movs	r3, #0
 8008fec:	2200      	movs	r2, #0
 8008fee:	2100      	movs	r1, #0
 8008ff0:	6878      	ldr	r0, [r7, #4]
 8008ff2:	f000 fd2d 	bl	8009a50 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008ff6:	2300      	movs	r3, #0
}
 8008ff8:	4618      	mov	r0, r3
 8008ffa:	3708      	adds	r7, #8
 8008ffc:	46bd      	mov	sp, r7
 8008ffe:	bd80      	pop	{r7, pc}

08009000 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8009000:	b580      	push	{r7, lr}
 8009002:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 8009004:	2201      	movs	r2, #1
 8009006:	4913      	ldr	r1, [pc, #76]	@ (8009054 <MX_USB_DEVICE_Init+0x54>)
 8009008:	4813      	ldr	r0, [pc, #76]	@ (8009058 <MX_USB_DEVICE_Init+0x58>)
 800900a:	f7fe fccd 	bl	80079a8 <USBD_Init>
 800900e:	4603      	mov	r3, r0
 8009010:	2b00      	cmp	r3, #0
 8009012:	d001      	beq.n	8009018 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8009014:	f7f7 fd96 	bl	8000b44 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 8009018:	4910      	ldr	r1, [pc, #64]	@ (800905c <MX_USB_DEVICE_Init+0x5c>)
 800901a:	480f      	ldr	r0, [pc, #60]	@ (8009058 <MX_USB_DEVICE_Init+0x58>)
 800901c:	f7fe fcf4 	bl	8007a08 <USBD_RegisterClass>
 8009020:	4603      	mov	r3, r0
 8009022:	2b00      	cmp	r3, #0
 8009024:	d001      	beq.n	800902a <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8009026:	f7f7 fd8d 	bl	8000b44 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 800902a:	490d      	ldr	r1, [pc, #52]	@ (8009060 <MX_USB_DEVICE_Init+0x60>)
 800902c:	480a      	ldr	r0, [pc, #40]	@ (8009058 <MX_USB_DEVICE_Init+0x58>)
 800902e:	f7fe fc2b 	bl	8007888 <USBD_CDC_RegisterInterface>
 8009032:	4603      	mov	r3, r0
 8009034:	2b00      	cmp	r3, #0
 8009036:	d001      	beq.n	800903c <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8009038:	f7f7 fd84 	bl	8000b44 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 800903c:	4806      	ldr	r0, [pc, #24]	@ (8009058 <MX_USB_DEVICE_Init+0x58>)
 800903e:	f7fe fd19 	bl	8007a74 <USBD_Start>
 8009042:	4603      	mov	r3, r0
 8009044:	2b00      	cmp	r3, #0
 8009046:	d001      	beq.n	800904c <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8009048:	f7f7 fd7c 	bl	8000b44 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 800904c:	f7f9 fe7a 	bl	8002d44 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8009050:	bf00      	nop
 8009052:	bd80      	pop	{r7, pc}
 8009054:	240000b0 	.word	0x240000b0
 8009058:	240001b0 	.word	0x240001b0
 800905c:	2400001c 	.word	0x2400001c
 8009060:	2400009c 	.word	0x2400009c

08009064 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 8009068:	2200      	movs	r2, #0
 800906a:	4905      	ldr	r1, [pc, #20]	@ (8009080 <CDC_Init_HS+0x1c>)
 800906c:	4805      	ldr	r0, [pc, #20]	@ (8009084 <CDC_Init_HS+0x20>)
 800906e:	f7fe fc25 	bl	80078bc <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 8009072:	4905      	ldr	r1, [pc, #20]	@ (8009088 <CDC_Init_HS+0x24>)
 8009074:	4803      	ldr	r0, [pc, #12]	@ (8009084 <CDC_Init_HS+0x20>)
 8009076:	f7fe fc43 	bl	8007900 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800907a:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 800907c:	4618      	mov	r0, r3
 800907e:	bd80      	pop	{r7, pc}
 8009080:	24000c8c 	.word	0x24000c8c
 8009084:	240001b0 	.word	0x240001b0
 8009088:	2400048c 	.word	0x2400048c

0800908c <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 800908c:	b480      	push	{r7}
 800908e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 8009090:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 8009092:	4618      	mov	r0, r3
 8009094:	46bd      	mov	sp, r7
 8009096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800909a:	4770      	bx	lr

0800909c <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800909c:	b480      	push	{r7}
 800909e:	b083      	sub	sp, #12
 80090a0:	af00      	add	r7, sp, #0
 80090a2:	4603      	mov	r3, r0
 80090a4:	6039      	str	r1, [r7, #0]
 80090a6:	71fb      	strb	r3, [r7, #7]
 80090a8:	4613      	mov	r3, r2
 80090aa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  switch(cmd)
 80090ac:	79fb      	ldrb	r3, [r7, #7]
 80090ae:	2b23      	cmp	r3, #35	@ 0x23
 80090b0:	d84a      	bhi.n	8009148 <CDC_Control_HS+0xac>
 80090b2:	a201      	add	r2, pc, #4	@ (adr r2, 80090b8 <CDC_Control_HS+0x1c>)
 80090b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80090b8:	08009149 	.word	0x08009149
 80090bc:	08009149 	.word	0x08009149
 80090c0:	08009149 	.word	0x08009149
 80090c4:	08009149 	.word	0x08009149
 80090c8:	08009149 	.word	0x08009149
 80090cc:	08009149 	.word	0x08009149
 80090d0:	08009149 	.word	0x08009149
 80090d4:	08009149 	.word	0x08009149
 80090d8:	08009149 	.word	0x08009149
 80090dc:	08009149 	.word	0x08009149
 80090e0:	08009149 	.word	0x08009149
 80090e4:	08009149 	.word	0x08009149
 80090e8:	08009149 	.word	0x08009149
 80090ec:	08009149 	.word	0x08009149
 80090f0:	08009149 	.word	0x08009149
 80090f4:	08009149 	.word	0x08009149
 80090f8:	08009149 	.word	0x08009149
 80090fc:	08009149 	.word	0x08009149
 8009100:	08009149 	.word	0x08009149
 8009104:	08009149 	.word	0x08009149
 8009108:	08009149 	.word	0x08009149
 800910c:	08009149 	.word	0x08009149
 8009110:	08009149 	.word	0x08009149
 8009114:	08009149 	.word	0x08009149
 8009118:	08009149 	.word	0x08009149
 800911c:	08009149 	.word	0x08009149
 8009120:	08009149 	.word	0x08009149
 8009124:	08009149 	.word	0x08009149
 8009128:	08009149 	.word	0x08009149
 800912c:	08009149 	.word	0x08009149
 8009130:	08009149 	.word	0x08009149
 8009134:	08009149 	.word	0x08009149
 8009138:	08009149 	.word	0x08009149
 800913c:	08009149 	.word	0x08009149
 8009140:	08009149 	.word	0x08009149
 8009144:	08009149 	.word	0x08009149
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 8009148:	bf00      	nop
  }

  return (USBD_OK);
 800914a:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 800914c:	4618      	mov	r0, r3
 800914e:	370c      	adds	r7, #12
 8009150:	46bd      	mov	sp, r7
 8009152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009156:	4770      	bx	lr

08009158 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 8009158:	b580      	push	{r7, lr}
 800915a:	b082      	sub	sp, #8
 800915c:	af00      	add	r7, sp, #0
 800915e:	6078      	str	r0, [r7, #4]
 8009160:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 8009162:	6879      	ldr	r1, [r7, #4]
 8009164:	4805      	ldr	r0, [pc, #20]	@ (800917c <CDC_Receive_HS+0x24>)
 8009166:	f7fe fbcb 	bl	8007900 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 800916a:	4804      	ldr	r0, [pc, #16]	@ (800917c <CDC_Receive_HS+0x24>)
 800916c:	f7fe fbe6 	bl	800793c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8009170:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 8009172:	4618      	mov	r0, r3
 8009174:	3708      	adds	r7, #8
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}
 800917a:	bf00      	nop
 800917c:	240001b0 	.word	0x240001b0

08009180 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8009180:	b480      	push	{r7}
 8009182:	b087      	sub	sp, #28
 8009184:	af00      	add	r7, sp, #0
 8009186:	60f8      	str	r0, [r7, #12]
 8009188:	60b9      	str	r1, [r7, #8]
 800918a:	4613      	mov	r3, r2
 800918c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800918e:	2300      	movs	r3, #0
 8009190:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 8009192:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8009196:	4618      	mov	r0, r3
 8009198:	371c      	adds	r7, #28
 800919a:	46bd      	mov	sp, r7
 800919c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091a0:	4770      	bx	lr
	...

080091a4 <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091a4:	b480      	push	{r7}
 80091a6:	b083      	sub	sp, #12
 80091a8:	af00      	add	r7, sp, #0
 80091aa:	4603      	mov	r3, r0
 80091ac:	6039      	str	r1, [r7, #0]
 80091ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 80091b0:	683b      	ldr	r3, [r7, #0]
 80091b2:	2212      	movs	r2, #18
 80091b4:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 80091b6:	4b03      	ldr	r3, [pc, #12]	@ (80091c4 <USBD_HS_DeviceDescriptor+0x20>)
}
 80091b8:	4618      	mov	r0, r3
 80091ba:	370c      	adds	r7, #12
 80091bc:	46bd      	mov	sp, r7
 80091be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091c2:	4770      	bx	lr
 80091c4:	240000d0 	.word	0x240000d0

080091c8 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091c8:	b480      	push	{r7}
 80091ca:	b083      	sub	sp, #12
 80091cc:	af00      	add	r7, sp, #0
 80091ce:	4603      	mov	r3, r0
 80091d0:	6039      	str	r1, [r7, #0]
 80091d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80091d4:	683b      	ldr	r3, [r7, #0]
 80091d6:	2204      	movs	r2, #4
 80091d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80091da:	4b03      	ldr	r3, [pc, #12]	@ (80091e8 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 80091dc:	4618      	mov	r0, r3
 80091de:	370c      	adds	r7, #12
 80091e0:	46bd      	mov	sp, r7
 80091e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091e6:	4770      	bx	lr
 80091e8:	240000e4 	.word	0x240000e4

080091ec <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b082      	sub	sp, #8
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	4603      	mov	r3, r0
 80091f4:	6039      	str	r1, [r7, #0]
 80091f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80091f8:	79fb      	ldrb	r3, [r7, #7]
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d105      	bne.n	800920a <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 80091fe:	683a      	ldr	r2, [r7, #0]
 8009200:	4907      	ldr	r1, [pc, #28]	@ (8009220 <USBD_HS_ProductStrDescriptor+0x34>)
 8009202:	4808      	ldr	r0, [pc, #32]	@ (8009224 <USBD_HS_ProductStrDescriptor+0x38>)
 8009204:	f7ff fe10 	bl	8008e28 <USBD_GetString>
 8009208:	e004      	b.n	8009214 <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 800920a:	683a      	ldr	r2, [r7, #0]
 800920c:	4904      	ldr	r1, [pc, #16]	@ (8009220 <USBD_HS_ProductStrDescriptor+0x34>)
 800920e:	4805      	ldr	r0, [pc, #20]	@ (8009224 <USBD_HS_ProductStrDescriptor+0x38>)
 8009210:	f7ff fe0a 	bl	8008e28 <USBD_GetString>
  }
  return USBD_StrDesc;
 8009214:	4b02      	ldr	r3, [pc, #8]	@ (8009220 <USBD_HS_ProductStrDescriptor+0x34>)
}
 8009216:	4618      	mov	r0, r3
 8009218:	3708      	adds	r7, #8
 800921a:	46bd      	mov	sp, r7
 800921c:	bd80      	pop	{r7, pc}
 800921e:	bf00      	nop
 8009220:	2400148c 	.word	0x2400148c
 8009224:	08009bb0 	.word	0x08009bb0

08009228 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b082      	sub	sp, #8
 800922c:	af00      	add	r7, sp, #0
 800922e:	4603      	mov	r3, r0
 8009230:	6039      	str	r1, [r7, #0]
 8009232:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8009234:	683a      	ldr	r2, [r7, #0]
 8009236:	4904      	ldr	r1, [pc, #16]	@ (8009248 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 8009238:	4804      	ldr	r0, [pc, #16]	@ (800924c <USBD_HS_ManufacturerStrDescriptor+0x24>)
 800923a:	f7ff fdf5 	bl	8008e28 <USBD_GetString>
  return USBD_StrDesc;
 800923e:	4b02      	ldr	r3, [pc, #8]	@ (8009248 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 8009240:	4618      	mov	r0, r3
 8009242:	3708      	adds	r7, #8
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}
 8009248:	2400148c 	.word	0x2400148c
 800924c:	08009bc4 	.word	0x08009bc4

08009250 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b082      	sub	sp, #8
 8009254:	af00      	add	r7, sp, #0
 8009256:	4603      	mov	r3, r0
 8009258:	6039      	str	r1, [r7, #0]
 800925a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	221a      	movs	r2, #26
 8009260:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8009262:	f000 f843 	bl	80092ec <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8009266:	4b02      	ldr	r3, [pc, #8]	@ (8009270 <USBD_HS_SerialStrDescriptor+0x20>)
}
 8009268:	4618      	mov	r0, r3
 800926a:	3708      	adds	r7, #8
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}
 8009270:	240000e8 	.word	0x240000e8

08009274 <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b082      	sub	sp, #8
 8009278:	af00      	add	r7, sp, #0
 800927a:	4603      	mov	r3, r0
 800927c:	6039      	str	r1, [r7, #0]
 800927e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8009280:	79fb      	ldrb	r3, [r7, #7]
 8009282:	2b00      	cmp	r3, #0
 8009284:	d105      	bne.n	8009292 <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8009286:	683a      	ldr	r2, [r7, #0]
 8009288:	4907      	ldr	r1, [pc, #28]	@ (80092a8 <USBD_HS_ConfigStrDescriptor+0x34>)
 800928a:	4808      	ldr	r0, [pc, #32]	@ (80092ac <USBD_HS_ConfigStrDescriptor+0x38>)
 800928c:	f7ff fdcc 	bl	8008e28 <USBD_GetString>
 8009290:	e004      	b.n	800929c <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 8009292:	683a      	ldr	r2, [r7, #0]
 8009294:	4904      	ldr	r1, [pc, #16]	@ (80092a8 <USBD_HS_ConfigStrDescriptor+0x34>)
 8009296:	4805      	ldr	r0, [pc, #20]	@ (80092ac <USBD_HS_ConfigStrDescriptor+0x38>)
 8009298:	f7ff fdc6 	bl	8008e28 <USBD_GetString>
  }
  return USBD_StrDesc;
 800929c:	4b02      	ldr	r3, [pc, #8]	@ (80092a8 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 800929e:	4618      	mov	r0, r3
 80092a0:	3708      	adds	r7, #8
 80092a2:	46bd      	mov	sp, r7
 80092a4:	bd80      	pop	{r7, pc}
 80092a6:	bf00      	nop
 80092a8:	2400148c 	.word	0x2400148c
 80092ac:	08009bd8 	.word	0x08009bd8

080092b0 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80092b0:	b580      	push	{r7, lr}
 80092b2:	b082      	sub	sp, #8
 80092b4:	af00      	add	r7, sp, #0
 80092b6:	4603      	mov	r3, r0
 80092b8:	6039      	str	r1, [r7, #0]
 80092ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80092bc:	79fb      	ldrb	r3, [r7, #7]
 80092be:	2b00      	cmp	r3, #0
 80092c0:	d105      	bne.n	80092ce <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 80092c2:	683a      	ldr	r2, [r7, #0]
 80092c4:	4907      	ldr	r1, [pc, #28]	@ (80092e4 <USBD_HS_InterfaceStrDescriptor+0x34>)
 80092c6:	4808      	ldr	r0, [pc, #32]	@ (80092e8 <USBD_HS_InterfaceStrDescriptor+0x38>)
 80092c8:	f7ff fdae 	bl	8008e28 <USBD_GetString>
 80092cc:	e004      	b.n	80092d8 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 80092ce:	683a      	ldr	r2, [r7, #0]
 80092d0:	4904      	ldr	r1, [pc, #16]	@ (80092e4 <USBD_HS_InterfaceStrDescriptor+0x34>)
 80092d2:	4805      	ldr	r0, [pc, #20]	@ (80092e8 <USBD_HS_InterfaceStrDescriptor+0x38>)
 80092d4:	f7ff fda8 	bl	8008e28 <USBD_GetString>
  }
  return USBD_StrDesc;
 80092d8:	4b02      	ldr	r3, [pc, #8]	@ (80092e4 <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 80092da:	4618      	mov	r0, r3
 80092dc:	3708      	adds	r7, #8
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}
 80092e2:	bf00      	nop
 80092e4:	2400148c 	.word	0x2400148c
 80092e8:	08009be4 	.word	0x08009be4

080092ec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80092ec:	b580      	push	{r7, lr}
 80092ee:	b084      	sub	sp, #16
 80092f0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80092f2:	4b0f      	ldr	r3, [pc, #60]	@ (8009330 <Get_SerialNum+0x44>)
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80092f8:	4b0e      	ldr	r3, [pc, #56]	@ (8009334 <Get_SerialNum+0x48>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80092fe:	4b0e      	ldr	r3, [pc, #56]	@ (8009338 <Get_SerialNum+0x4c>)
 8009300:	681b      	ldr	r3, [r3, #0]
 8009302:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8009304:	68fa      	ldr	r2, [r7, #12]
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	4413      	add	r3, r2
 800930a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800930c:	68fb      	ldr	r3, [r7, #12]
 800930e:	2b00      	cmp	r3, #0
 8009310:	d009      	beq.n	8009326 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8009312:	2208      	movs	r2, #8
 8009314:	4909      	ldr	r1, [pc, #36]	@ (800933c <Get_SerialNum+0x50>)
 8009316:	68f8      	ldr	r0, [r7, #12]
 8009318:	f000 f814 	bl	8009344 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800931c:	2204      	movs	r2, #4
 800931e:	4908      	ldr	r1, [pc, #32]	@ (8009340 <Get_SerialNum+0x54>)
 8009320:	68b8      	ldr	r0, [r7, #8]
 8009322:	f000 f80f 	bl	8009344 <IntToUnicode>
  }
}
 8009326:	bf00      	nop
 8009328:	3710      	adds	r7, #16
 800932a:	46bd      	mov	sp, r7
 800932c:	bd80      	pop	{r7, pc}
 800932e:	bf00      	nop
 8009330:	1ff1e800 	.word	0x1ff1e800
 8009334:	1ff1e804 	.word	0x1ff1e804
 8009338:	1ff1e808 	.word	0x1ff1e808
 800933c:	240000ea 	.word	0x240000ea
 8009340:	240000fa 	.word	0x240000fa

08009344 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8009344:	b480      	push	{r7}
 8009346:	b087      	sub	sp, #28
 8009348:	af00      	add	r7, sp, #0
 800934a:	60f8      	str	r0, [r7, #12]
 800934c:	60b9      	str	r1, [r7, #8]
 800934e:	4613      	mov	r3, r2
 8009350:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8009352:	2300      	movs	r3, #0
 8009354:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8009356:	2300      	movs	r3, #0
 8009358:	75fb      	strb	r3, [r7, #23]
 800935a:	e027      	b.n	80093ac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	0f1b      	lsrs	r3, r3, #28
 8009360:	2b09      	cmp	r3, #9
 8009362:	d80b      	bhi.n	800937c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	0f1b      	lsrs	r3, r3, #28
 8009368:	b2da      	uxtb	r2, r3
 800936a:	7dfb      	ldrb	r3, [r7, #23]
 800936c:	005b      	lsls	r3, r3, #1
 800936e:	4619      	mov	r1, r3
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	440b      	add	r3, r1
 8009374:	3230      	adds	r2, #48	@ 0x30
 8009376:	b2d2      	uxtb	r2, r2
 8009378:	701a      	strb	r2, [r3, #0]
 800937a:	e00a      	b.n	8009392 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	0f1b      	lsrs	r3, r3, #28
 8009380:	b2da      	uxtb	r2, r3
 8009382:	7dfb      	ldrb	r3, [r7, #23]
 8009384:	005b      	lsls	r3, r3, #1
 8009386:	4619      	mov	r1, r3
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	440b      	add	r3, r1
 800938c:	3237      	adds	r2, #55	@ 0x37
 800938e:	b2d2      	uxtb	r2, r2
 8009390:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	011b      	lsls	r3, r3, #4
 8009396:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8009398:	7dfb      	ldrb	r3, [r7, #23]
 800939a:	005b      	lsls	r3, r3, #1
 800939c:	3301      	adds	r3, #1
 800939e:	68ba      	ldr	r2, [r7, #8]
 80093a0:	4413      	add	r3, r2
 80093a2:	2200      	movs	r2, #0
 80093a4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80093a6:	7dfb      	ldrb	r3, [r7, #23]
 80093a8:	3301      	adds	r3, #1
 80093aa:	75fb      	strb	r3, [r7, #23]
 80093ac:	7dfa      	ldrb	r2, [r7, #23]
 80093ae:	79fb      	ldrb	r3, [r7, #7]
 80093b0:	429a      	cmp	r2, r3
 80093b2:	d3d3      	bcc.n	800935c <IntToUnicode+0x18>
  }
}
 80093b4:	bf00      	nop
 80093b6:	bf00      	nop
 80093b8:	371c      	adds	r7, #28
 80093ba:	46bd      	mov	sp, r7
 80093bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c0:	4770      	bx	lr
	...

080093c4 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80093c4:	b580      	push	{r7, lr}
 80093c6:	b0bc      	sub	sp, #240	@ 0xf0
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80093cc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80093d0:	2200      	movs	r2, #0
 80093d2:	601a      	str	r2, [r3, #0]
 80093d4:	605a      	str	r2, [r3, #4]
 80093d6:	609a      	str	r2, [r3, #8]
 80093d8:	60da      	str	r2, [r3, #12]
 80093da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80093dc:	f107 0320 	add.w	r3, r7, #32
 80093e0:	22b8      	movs	r2, #184	@ 0xb8
 80093e2:	2100      	movs	r1, #0
 80093e4:	4618      	mov	r0, r3
 80093e6:	f000 fbab 	bl	8009b40 <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	4a6c      	ldr	r2, [pc, #432]	@ (80095a0 <HAL_PCD_MspInit+0x1dc>)
 80093f0:	4293      	cmp	r3, r2
 80093f2:	f040 80d0 	bne.w	8009596 <HAL_PCD_MspInit+0x1d2>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80093f6:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 80093fa:	f04f 0300 	mov.w	r3, #0
 80093fe:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.PLL3.PLL3M = 5;
 8009402:	2305      	movs	r3, #5
 8009404:	64bb      	str	r3, [r7, #72]	@ 0x48
    PeriphClkInitStruct.PLL3.PLL3N = 96;
 8009406:	2360      	movs	r3, #96	@ 0x60
 8009408:	64fb      	str	r3, [r7, #76]	@ 0x4c
    PeriphClkInitStruct.PLL3.PLL3P = 2;
 800940a:	2302      	movs	r3, #2
 800940c:	653b      	str	r3, [r7, #80]	@ 0x50
    PeriphClkInitStruct.PLL3.PLL3Q = 10;
 800940e:	230a      	movs	r3, #10
 8009410:	657b      	str	r3, [r7, #84]	@ 0x54
    PeriphClkInitStruct.PLL3.PLL3R = 2;
 8009412:	2302      	movs	r3, #2
 8009414:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInitStruct.PLL3.PLL3RGE = RCC_PLL3VCIRANGE_2;
 8009416:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800941a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    PeriphClkInitStruct.PLL3.PLL3VCOSEL = RCC_PLL3VCOWIDE;
 800941c:	2300      	movs	r3, #0
 800941e:	663b      	str	r3, [r7, #96]	@ 0x60
    PeriphClkInitStruct.PLL3.PLL3FRACN = 0;
 8009420:	2300      	movs	r3, #0
 8009422:	667b      	str	r3, [r7, #100]	@ 0x64
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL3;
 8009424:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8009428:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800942c:	f107 0320 	add.w	r3, r7, #32
 8009430:	4618      	mov	r0, r3
 8009432:	f7fa fbd1 	bl	8003bd8 <HAL_RCCEx_PeriphCLKConfig>
 8009436:	4603      	mov	r3, r0
 8009438:	2b00      	cmp	r3, #0
 800943a:	d001      	beq.n	8009440 <HAL_PCD_MspInit+0x7c>
    {
      Error_Handler();
 800943c:	f7f7 fb82 	bl	8000b44 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 8009440:	f7f9 fc80 	bl	8002d44 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8009444:	4b57      	ldr	r3, [pc, #348]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 8009446:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800944a:	4a56      	ldr	r2, [pc, #344]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 800944c:	f043 0304 	orr.w	r3, r3, #4
 8009450:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009454:	4b53      	ldr	r3, [pc, #332]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 8009456:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800945a:	f003 0304 	and.w	r3, r3, #4
 800945e:	61fb      	str	r3, [r7, #28]
 8009460:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8009462:	4b50      	ldr	r3, [pc, #320]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 8009464:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009468:	4a4e      	ldr	r2, [pc, #312]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 800946a:	f043 0301 	orr.w	r3, r3, #1
 800946e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009472:	4b4c      	ldr	r3, [pc, #304]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 8009474:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009478:	f003 0301 	and.w	r3, r3, #1
 800947c:	61bb      	str	r3, [r7, #24]
 800947e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8009480:	4b48      	ldr	r3, [pc, #288]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 8009482:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009486:	4a47      	ldr	r2, [pc, #284]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 8009488:	f043 0302 	orr.w	r3, r3, #2
 800948c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8009490:	4b44      	ldr	r3, [pc, #272]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 8009492:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8009496:	f003 0302 	and.w	r3, r3, #2
 800949a:	617b      	str	r3, [r7, #20]
 800949c:	697b      	ldr	r3, [r7, #20]
    PB12     ------> USB_OTG_HS_ULPI_D5
    PB13     ------> USB_OTG_HS_ULPI_D6
    PA8     ------> USB_OTG_HS_SOF
    PB5     ------> USB_OTG_HS_ULPI_D7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 800949e:	230d      	movs	r3, #13
 80094a0:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094a4:	2302      	movs	r3, #2
 80094a6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094aa:	2300      	movs	r3, #0
 80094ac:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80094b0:	2302      	movs	r3, #2
 80094b2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 80094b6:	230a      	movs	r3, #10
 80094b8:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80094bc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80094c0:	4619      	mov	r1, r3
 80094c2:	4839      	ldr	r0, [pc, #228]	@ (80095a8 <HAL_PCD_MspInit+0x1e4>)
 80094c4:	f7f7 ff88 	bl	80013d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 80094c8:	2328      	movs	r3, #40	@ 0x28
 80094ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094ce:	2302      	movs	r3, #2
 80094d0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80094d4:	2300      	movs	r3, #0
 80094d6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80094da:	2302      	movs	r3, #2
 80094dc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 80094e0:	230a      	movs	r3, #10
 80094e2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80094e6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80094ea:	4619      	mov	r1, r3
 80094ec:	482f      	ldr	r0, [pc, #188]	@ (80095ac <HAL_PCD_MspInit+0x1e8>)
 80094ee:	f7f7 ff73 	bl	80013d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 80094f2:	f643 4323 	movw	r3, #15395	@ 0x3c23
 80094f6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_5;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80094fa:	2302      	movs	r3, #2
 80094fc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8009500:	2300      	movs	r3, #0
 8009502:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8009506:	2302      	movs	r3, #2
 8009508:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 800950c:	230a      	movs	r3, #10
 800950e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8009512:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8009516:	4619      	mov	r1, r3
 8009518:	4825      	ldr	r0, [pc, #148]	@ (80095b0 <HAL_PCD_MspInit+0x1ec>)
 800951a:	f7f7 ff5d 	bl	80013d8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800951e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009522:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8009526:	2302      	movs	r3, #2
 8009528:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800952c:	2300      	movs	r3, #0
 800952e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8009532:	2300      	movs	r3, #0
 8009534:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_HS;
 8009538:	230a      	movs	r3, #10
 800953a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800953e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8009542:	4619      	mov	r1, r3
 8009544:	4819      	ldr	r0, [pc, #100]	@ (80095ac <HAL_PCD_MspInit+0x1e8>)
 8009546:	f7f7 ff47 	bl	80013d8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 800954a:	4b16      	ldr	r3, [pc, #88]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 800954c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009550:	4a14      	ldr	r2, [pc, #80]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 8009552:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8009556:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800955a:	4b12      	ldr	r3, [pc, #72]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 800955c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8009560:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009564:	613b      	str	r3, [r7, #16]
 8009566:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_USB_OTG_HS_ULPI_CLK_ENABLE();
 8009568:	4b0e      	ldr	r3, [pc, #56]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 800956a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800956e:	4a0d      	ldr	r2, [pc, #52]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 8009570:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8009574:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8009578:	4b0a      	ldr	r3, [pc, #40]	@ (80095a4 <HAL_PCD_MspInit+0x1e0>)
 800957a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800957e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8009582:	60fb      	str	r3, [r7, #12]
 8009584:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 8009586:	2200      	movs	r2, #0
 8009588:	2100      	movs	r1, #0
 800958a:	204d      	movs	r0, #77	@ 0x4d
 800958c:	f7f7 feef 	bl	800136e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 8009590:	204d      	movs	r0, #77	@ 0x4d
 8009592:	f7f7 ff06 	bl	80013a2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 8009596:	bf00      	nop
 8009598:	37f0      	adds	r7, #240	@ 0xf0
 800959a:	46bd      	mov	sp, r7
 800959c:	bd80      	pop	{r7, pc}
 800959e:	bf00      	nop
 80095a0:	40040000 	.word	0x40040000
 80095a4:	58024400 	.word	0x58024400
 80095a8:	58020800 	.word	0x58020800
 80095ac:	58020000 	.word	0x58020000
 80095b0:	58020400 	.word	0x58020400

080095b4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b082      	sub	sp, #8
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80095c8:	4619      	mov	r1, r3
 80095ca:	4610      	mov	r0, r2
 80095cc:	f7fe fa9f 	bl	8007b0e <USBD_LL_SetupStage>
}
 80095d0:	bf00      	nop
 80095d2:	3708      	adds	r7, #8
 80095d4:	46bd      	mov	sp, r7
 80095d6:	bd80      	pop	{r7, pc}

080095d8 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80095d8:	b580      	push	{r7, lr}
 80095da:	b082      	sub	sp, #8
 80095dc:	af00      	add	r7, sp, #0
 80095de:	6078      	str	r0, [r7, #4]
 80095e0:	460b      	mov	r3, r1
 80095e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 80095ea:	78fa      	ldrb	r2, [r7, #3]
 80095ec:	6879      	ldr	r1, [r7, #4]
 80095ee:	4613      	mov	r3, r2
 80095f0:	00db      	lsls	r3, r3, #3
 80095f2:	4413      	add	r3, r2
 80095f4:	009b      	lsls	r3, r3, #2
 80095f6:	440b      	add	r3, r1
 80095f8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80095fc:	681a      	ldr	r2, [r3, #0]
 80095fe:	78fb      	ldrb	r3, [r7, #3]
 8009600:	4619      	mov	r1, r3
 8009602:	f7fe fad9 	bl	8007bb8 <USBD_LL_DataOutStage>
}
 8009606:	bf00      	nop
 8009608:	3708      	adds	r7, #8
 800960a:	46bd      	mov	sp, r7
 800960c:	bd80      	pop	{r7, pc}

0800960e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800960e:	b580      	push	{r7, lr}
 8009610:	b082      	sub	sp, #8
 8009612:	af00      	add	r7, sp, #0
 8009614:	6078      	str	r0, [r7, #4]
 8009616:	460b      	mov	r3, r1
 8009618:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8009620:	78fa      	ldrb	r2, [r7, #3]
 8009622:	6879      	ldr	r1, [r7, #4]
 8009624:	4613      	mov	r3, r2
 8009626:	00db      	lsls	r3, r3, #3
 8009628:	4413      	add	r3, r2
 800962a:	009b      	lsls	r3, r3, #2
 800962c:	440b      	add	r3, r1
 800962e:	3320      	adds	r3, #32
 8009630:	681a      	ldr	r2, [r3, #0]
 8009632:	78fb      	ldrb	r3, [r7, #3]
 8009634:	4619      	mov	r1, r3
 8009636:	f7fe fb72 	bl	8007d1e <USBD_LL_DataInStage>
}
 800963a:	bf00      	nop
 800963c:	3708      	adds	r7, #8
 800963e:	46bd      	mov	sp, r7
 8009640:	bd80      	pop	{r7, pc}

08009642 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009642:	b580      	push	{r7, lr}
 8009644:	b082      	sub	sp, #8
 8009646:	af00      	add	r7, sp, #0
 8009648:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009650:	4618      	mov	r0, r3
 8009652:	f7fe fcac 	bl	8007fae <USBD_LL_SOF>
}
 8009656:	bf00      	nop
 8009658:	3708      	adds	r7, #8
 800965a:	46bd      	mov	sp, r7
 800965c:	bd80      	pop	{r7, pc}

0800965e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800965e:	b580      	push	{r7, lr}
 8009660:	b084      	sub	sp, #16
 8009662:	af00      	add	r7, sp, #0
 8009664:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8009666:	2301      	movs	r3, #1
 8009668:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	79db      	ldrb	r3, [r3, #7]
 800966e:	2b00      	cmp	r3, #0
 8009670:	d102      	bne.n	8009678 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8009672:	2300      	movs	r3, #0
 8009674:	73fb      	strb	r3, [r7, #15]
 8009676:	e008      	b.n	800968a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	79db      	ldrb	r3, [r3, #7]
 800967c:	2b02      	cmp	r3, #2
 800967e:	d102      	bne.n	8009686 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8009680:	2301      	movs	r3, #1
 8009682:	73fb      	strb	r3, [r7, #15]
 8009684:	e001      	b.n	800968a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8009686:	f7f7 fa5d 	bl	8000b44 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8009690:	7bfa      	ldrb	r2, [r7, #15]
 8009692:	4611      	mov	r1, r2
 8009694:	4618      	mov	r0, r3
 8009696:	f7fe fc46 	bl	8007f26 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096a0:	4618      	mov	r0, r3
 80096a2:	f7fe fbee 	bl	8007e82 <USBD_LL_Reset>
}
 80096a6:	bf00      	nop
 80096a8:	3710      	adds	r7, #16
 80096aa:	46bd      	mov	sp, r7
 80096ac:	bd80      	pop	{r7, pc}
	...

080096b0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b082      	sub	sp, #8
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 80096be:	4618      	mov	r0, r3
 80096c0:	f7fe fc41 	bl	8007f46 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	681b      	ldr	r3, [r3, #0]
 80096c8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	687a      	ldr	r2, [r7, #4]
 80096d0:	6812      	ldr	r2, [r2, #0]
 80096d2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80096d6:	f043 0301 	orr.w	r3, r3, #1
 80096da:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	7adb      	ldrb	r3, [r3, #11]
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d005      	beq.n	80096f0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 80096e4:	4b04      	ldr	r3, [pc, #16]	@ (80096f8 <HAL_PCD_SuspendCallback+0x48>)
 80096e6:	691b      	ldr	r3, [r3, #16]
 80096e8:	4a03      	ldr	r2, [pc, #12]	@ (80096f8 <HAL_PCD_SuspendCallback+0x48>)
 80096ea:	f043 0306 	orr.w	r3, r3, #6
 80096ee:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 80096f0:	bf00      	nop
 80096f2:	3708      	adds	r7, #8
 80096f4:	46bd      	mov	sp, r7
 80096f6:	bd80      	pop	{r7, pc}
 80096f8:	e000ed00 	.word	0xe000ed00

080096fc <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80096fc:	b580      	push	{r7, lr}
 80096fe:	b082      	sub	sp, #8
 8009700:	af00      	add	r7, sp, #0
 8009702:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8009704:	687b      	ldr	r3, [r7, #4]
 8009706:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800970a:	4618      	mov	r0, r3
 800970c:	f7fe fc37 	bl	8007f7e <USBD_LL_Resume>
}
 8009710:	bf00      	nop
 8009712:	3708      	adds	r7, #8
 8009714:	46bd      	mov	sp, r7
 8009716:	bd80      	pop	{r7, pc}

08009718 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b082      	sub	sp, #8
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	460b      	mov	r3, r1
 8009722:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800972a:	78fa      	ldrb	r2, [r7, #3]
 800972c:	4611      	mov	r1, r2
 800972e:	4618      	mov	r0, r3
 8009730:	f7fe fc8f 	bl	8008052 <USBD_LL_IsoOUTIncomplete>
}
 8009734:	bf00      	nop
 8009736:	3708      	adds	r7, #8
 8009738:	46bd      	mov	sp, r7
 800973a:	bd80      	pop	{r7, pc}

0800973c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800973c:	b580      	push	{r7, lr}
 800973e:	b082      	sub	sp, #8
 8009740:	af00      	add	r7, sp, #0
 8009742:	6078      	str	r0, [r7, #4]
 8009744:	460b      	mov	r3, r1
 8009746:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8009748:	687b      	ldr	r3, [r7, #4]
 800974a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800974e:	78fa      	ldrb	r2, [r7, #3]
 8009750:	4611      	mov	r1, r2
 8009752:	4618      	mov	r0, r3
 8009754:	f7fe fc4b 	bl	8007fee <USBD_LL_IsoINIncomplete>
}
 8009758:	bf00      	nop
 800975a:	3708      	adds	r7, #8
 800975c:	46bd      	mov	sp, r7
 800975e:	bd80      	pop	{r7, pc}

08009760 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009760:	b580      	push	{r7, lr}
 8009762:	b082      	sub	sp, #8
 8009764:	af00      	add	r7, sp, #0
 8009766:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800976e:	4618      	mov	r0, r3
 8009770:	f7fe fca1 	bl	80080b6 <USBD_LL_DevConnected>
}
 8009774:	bf00      	nop
 8009776:	3708      	adds	r7, #8
 8009778:	46bd      	mov	sp, r7
 800977a:	bd80      	pop	{r7, pc}

0800977c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b082      	sub	sp, #8
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800978a:	4618      	mov	r0, r3
 800978c:	f7fe fc9e 	bl	80080cc <USBD_LL_DevDisconnected>
}
 8009790:	bf00      	nop
 8009792:	3708      	adds	r7, #8
 8009794:	46bd      	mov	sp, r7
 8009796:	bd80      	pop	{r7, pc}

08009798 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009798:	b580      	push	{r7, lr}
 800979a:	b082      	sub	sp, #8
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	781b      	ldrb	r3, [r3, #0]
 80097a4:	2b01      	cmp	r3, #1
 80097a6:	d140      	bne.n	800982a <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 80097a8:	4a22      	ldr	r2, [pc, #136]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	4a20      	ldr	r2, [pc, #128]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097b4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 80097b8:	4b1e      	ldr	r3, [pc, #120]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097ba:	4a1f      	ldr	r2, [pc, #124]	@ (8009838 <USBD_LL_Init+0xa0>)
 80097bc:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 80097be:	4b1d      	ldr	r3, [pc, #116]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097c0:	2209      	movs	r2, #9
 80097c2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_HIGH;
 80097c4:	4b1b      	ldr	r3, [pc, #108]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097c6:	2200      	movs	r2, #0
 80097c8:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 80097ca:	4b1a      	ldr	r3, [pc, #104]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097cc:	2200      	movs	r2, #0
 80097ce:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_ULPI_PHY;
 80097d0:	4b18      	ldr	r3, [pc, #96]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097d2:	2201      	movs	r2, #1
 80097d4:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = ENABLE;
 80097d6:	4b17      	ldr	r3, [pc, #92]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097d8:	2201      	movs	r2, #1
 80097da:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 80097dc:	4b15      	ldr	r3, [pc, #84]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097de:	2200      	movs	r2, #0
 80097e0:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 80097e2:	4b14      	ldr	r3, [pc, #80]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097e4:	2200      	movs	r2, #0
 80097e6:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 80097e8:	4b12      	ldr	r3, [pc, #72]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097ea:	2200      	movs	r2, #0
 80097ec:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 80097ee:	4b11      	ldr	r3, [pc, #68]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097f0:	2200      	movs	r2, #0
 80097f2:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 80097f4:	4b0f      	ldr	r3, [pc, #60]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097f6:	2200      	movs	r2, #0
 80097f8:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 80097fa:	480e      	ldr	r0, [pc, #56]	@ (8009834 <USBD_LL_Init+0x9c>)
 80097fc:	f7f7 ffc7 	bl	800178e <HAL_PCD_Init>
 8009800:	4603      	mov	r3, r0
 8009802:	2b00      	cmp	r3, #0
 8009804:	d001      	beq.n	800980a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 8009806:	f7f7 f99d 	bl	8000b44 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 800980a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800980e:	4809      	ldr	r0, [pc, #36]	@ (8009834 <USBD_LL_Init+0x9c>)
 8009810:	f7f9 fa1d 	bl	8002c4e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 8009814:	2280      	movs	r2, #128	@ 0x80
 8009816:	2100      	movs	r1, #0
 8009818:	4806      	ldr	r0, [pc, #24]	@ (8009834 <USBD_LL_Init+0x9c>)
 800981a:	f7f9 f9d1 	bl	8002bc0 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 800981e:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 8009822:	2101      	movs	r1, #1
 8009824:	4803      	ldr	r0, [pc, #12]	@ (8009834 <USBD_LL_Init+0x9c>)
 8009826:	f7f9 f9cb 	bl	8002bc0 <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 800982a:	2300      	movs	r3, #0
}
 800982c:	4618      	mov	r0, r3
 800982e:	3708      	adds	r7, #8
 8009830:	46bd      	mov	sp, r7
 8009832:	bd80      	pop	{r7, pc}
 8009834:	2400168c 	.word	0x2400168c
 8009838:	40040000 	.word	0x40040000

0800983c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800983c:	b580      	push	{r7, lr}
 800983e:	b084      	sub	sp, #16
 8009840:	af00      	add	r7, sp, #0
 8009842:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009844:	2300      	movs	r3, #0
 8009846:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009848:	2300      	movs	r3, #0
 800984a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009852:	4618      	mov	r0, r3
 8009854:	f7f8 f8a7 	bl	80019a6 <HAL_PCD_Start>
 8009858:	4603      	mov	r3, r0
 800985a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800985c:	7bfb      	ldrb	r3, [r7, #15]
 800985e:	4618      	mov	r0, r3
 8009860:	f000 f942 	bl	8009ae8 <USBD_Get_USB_Status>
 8009864:	4603      	mov	r3, r0
 8009866:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009868:	7bbb      	ldrb	r3, [r7, #14]
}
 800986a:	4618      	mov	r0, r3
 800986c:	3710      	adds	r7, #16
 800986e:	46bd      	mov	sp, r7
 8009870:	bd80      	pop	{r7, pc}

08009872 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8009872:	b580      	push	{r7, lr}
 8009874:	b084      	sub	sp, #16
 8009876:	af00      	add	r7, sp, #0
 8009878:	6078      	str	r0, [r7, #4]
 800987a:	4608      	mov	r0, r1
 800987c:	4611      	mov	r1, r2
 800987e:	461a      	mov	r2, r3
 8009880:	4603      	mov	r3, r0
 8009882:	70fb      	strb	r3, [r7, #3]
 8009884:	460b      	mov	r3, r1
 8009886:	70bb      	strb	r3, [r7, #2]
 8009888:	4613      	mov	r3, r2
 800988a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800988c:	2300      	movs	r3, #0
 800988e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009890:	2300      	movs	r3, #0
 8009892:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800989a:	78bb      	ldrb	r3, [r7, #2]
 800989c:	883a      	ldrh	r2, [r7, #0]
 800989e:	78f9      	ldrb	r1, [r7, #3]
 80098a0:	f7f8 fda8 	bl	80023f4 <HAL_PCD_EP_Open>
 80098a4:	4603      	mov	r3, r0
 80098a6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098a8:	7bfb      	ldrb	r3, [r7, #15]
 80098aa:	4618      	mov	r0, r3
 80098ac:	f000 f91c 	bl	8009ae8 <USBD_Get_USB_Status>
 80098b0:	4603      	mov	r3, r0
 80098b2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098b4:	7bbb      	ldrb	r3, [r7, #14]
}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3710      	adds	r7, #16
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}

080098be <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098be:	b580      	push	{r7, lr}
 80098c0:	b084      	sub	sp, #16
 80098c2:	af00      	add	r7, sp, #0
 80098c4:	6078      	str	r0, [r7, #4]
 80098c6:	460b      	mov	r3, r1
 80098c8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80098ca:	2300      	movs	r3, #0
 80098cc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80098ce:	2300      	movs	r3, #0
 80098d0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80098d8:	78fa      	ldrb	r2, [r7, #3]
 80098da:	4611      	mov	r1, r2
 80098dc:	4618      	mov	r0, r3
 80098de:	f7f8 fdf3 	bl	80024c8 <HAL_PCD_EP_Close>
 80098e2:	4603      	mov	r3, r0
 80098e4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80098e6:	7bfb      	ldrb	r3, [r7, #15]
 80098e8:	4618      	mov	r0, r3
 80098ea:	f000 f8fd 	bl	8009ae8 <USBD_Get_USB_Status>
 80098ee:	4603      	mov	r3, r0
 80098f0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80098f2:	7bbb      	ldrb	r3, [r7, #14]
}
 80098f4:	4618      	mov	r0, r3
 80098f6:	3710      	adds	r7, #16
 80098f8:	46bd      	mov	sp, r7
 80098fa:	bd80      	pop	{r7, pc}

080098fc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80098fc:	b580      	push	{r7, lr}
 80098fe:	b084      	sub	sp, #16
 8009900:	af00      	add	r7, sp, #0
 8009902:	6078      	str	r0, [r7, #4]
 8009904:	460b      	mov	r3, r1
 8009906:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009908:	2300      	movs	r3, #0
 800990a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800990c:	2300      	movs	r3, #0
 800990e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009916:	78fa      	ldrb	r2, [r7, #3]
 8009918:	4611      	mov	r1, r2
 800991a:	4618      	mov	r0, r3
 800991c:	f7f8 feab 	bl	8002676 <HAL_PCD_EP_SetStall>
 8009920:	4603      	mov	r3, r0
 8009922:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009924:	7bfb      	ldrb	r3, [r7, #15]
 8009926:	4618      	mov	r0, r3
 8009928:	f000 f8de 	bl	8009ae8 <USBD_Get_USB_Status>
 800992c:	4603      	mov	r3, r0
 800992e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009930:	7bbb      	ldrb	r3, [r7, #14]
}
 8009932:	4618      	mov	r0, r3
 8009934:	3710      	adds	r7, #16
 8009936:	46bd      	mov	sp, r7
 8009938:	bd80      	pop	{r7, pc}

0800993a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800993a:	b580      	push	{r7, lr}
 800993c:	b084      	sub	sp, #16
 800993e:	af00      	add	r7, sp, #0
 8009940:	6078      	str	r0, [r7, #4]
 8009942:	460b      	mov	r3, r1
 8009944:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009946:	2300      	movs	r3, #0
 8009948:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800994a:	2300      	movs	r3, #0
 800994c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009954:	78fa      	ldrb	r2, [r7, #3]
 8009956:	4611      	mov	r1, r2
 8009958:	4618      	mov	r0, r3
 800995a:	f7f8 feef 	bl	800273c <HAL_PCD_EP_ClrStall>
 800995e:	4603      	mov	r3, r0
 8009960:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009962:	7bfb      	ldrb	r3, [r7, #15]
 8009964:	4618      	mov	r0, r3
 8009966:	f000 f8bf 	bl	8009ae8 <USBD_Get_USB_Status>
 800996a:	4603      	mov	r3, r0
 800996c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800996e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009970:	4618      	mov	r0, r3
 8009972:	3710      	adds	r7, #16
 8009974:	46bd      	mov	sp, r7
 8009976:	bd80      	pop	{r7, pc}

08009978 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009978:	b480      	push	{r7}
 800997a:	b085      	sub	sp, #20
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
 8009980:	460b      	mov	r3, r1
 8009982:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800998a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800998c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8009990:	2b00      	cmp	r3, #0
 8009992:	da0b      	bge.n	80099ac <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009994:	78fb      	ldrb	r3, [r7, #3]
 8009996:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800999a:	68f9      	ldr	r1, [r7, #12]
 800999c:	4613      	mov	r3, r2
 800999e:	00db      	lsls	r3, r3, #3
 80099a0:	4413      	add	r3, r2
 80099a2:	009b      	lsls	r3, r3, #2
 80099a4:	440b      	add	r3, r1
 80099a6:	3316      	adds	r3, #22
 80099a8:	781b      	ldrb	r3, [r3, #0]
 80099aa:	e00b      	b.n	80099c4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80099ac:	78fb      	ldrb	r3, [r7, #3]
 80099ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80099b2:	68f9      	ldr	r1, [r7, #12]
 80099b4:	4613      	mov	r3, r2
 80099b6:	00db      	lsls	r3, r3, #3
 80099b8:	4413      	add	r3, r2
 80099ba:	009b      	lsls	r3, r3, #2
 80099bc:	440b      	add	r3, r1
 80099be:	f203 2356 	addw	r3, r3, #598	@ 0x256
 80099c2:	781b      	ldrb	r3, [r3, #0]
  }
}
 80099c4:	4618      	mov	r0, r3
 80099c6:	3714      	adds	r7, #20
 80099c8:	46bd      	mov	sp, r7
 80099ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099ce:	4770      	bx	lr

080099d0 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b084      	sub	sp, #16
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
 80099d8:	460b      	mov	r3, r1
 80099da:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80099dc:	2300      	movs	r3, #0
 80099de:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80099e0:	2300      	movs	r3, #0
 80099e2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 80099ea:	78fa      	ldrb	r2, [r7, #3]
 80099ec:	4611      	mov	r1, r2
 80099ee:	4618      	mov	r0, r3
 80099f0:	f7f8 fcdc 	bl	80023ac <HAL_PCD_SetAddress>
 80099f4:	4603      	mov	r3, r0
 80099f6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80099f8:	7bfb      	ldrb	r3, [r7, #15]
 80099fa:	4618      	mov	r0, r3
 80099fc:	f000 f874 	bl	8009ae8 <USBD_Get_USB_Status>
 8009a00:	4603      	mov	r3, r0
 8009a02:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009a04:	7bbb      	ldrb	r3, [r7, #14]
}
 8009a06:	4618      	mov	r0, r3
 8009a08:	3710      	adds	r7, #16
 8009a0a:	46bd      	mov	sp, r7
 8009a0c:	bd80      	pop	{r7, pc}

08009a0e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009a0e:	b580      	push	{r7, lr}
 8009a10:	b086      	sub	sp, #24
 8009a12:	af00      	add	r7, sp, #0
 8009a14:	60f8      	str	r0, [r7, #12]
 8009a16:	607a      	str	r2, [r7, #4]
 8009a18:	603b      	str	r3, [r7, #0]
 8009a1a:	460b      	mov	r3, r1
 8009a1c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a1e:	2300      	movs	r3, #0
 8009a20:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a22:	2300      	movs	r3, #0
 8009a24:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009a2c:	7af9      	ldrb	r1, [r7, #11]
 8009a2e:	683b      	ldr	r3, [r7, #0]
 8009a30:	687a      	ldr	r2, [r7, #4]
 8009a32:	f7f8 fde6 	bl	8002602 <HAL_PCD_EP_Transmit>
 8009a36:	4603      	mov	r3, r0
 8009a38:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a3a:	7dfb      	ldrb	r3, [r7, #23]
 8009a3c:	4618      	mov	r0, r3
 8009a3e:	f000 f853 	bl	8009ae8 <USBD_Get_USB_Status>
 8009a42:	4603      	mov	r3, r0
 8009a44:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009a46:	7dbb      	ldrb	r3, [r7, #22]
}
 8009a48:	4618      	mov	r0, r3
 8009a4a:	3718      	adds	r7, #24
 8009a4c:	46bd      	mov	sp, r7
 8009a4e:	bd80      	pop	{r7, pc}

08009a50 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	b086      	sub	sp, #24
 8009a54:	af00      	add	r7, sp, #0
 8009a56:	60f8      	str	r0, [r7, #12]
 8009a58:	607a      	str	r2, [r7, #4]
 8009a5a:	603b      	str	r3, [r7, #0]
 8009a5c:	460b      	mov	r3, r1
 8009a5e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009a60:	2300      	movs	r3, #0
 8009a62:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009a64:	2300      	movs	r3, #0
 8009a66:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8009a68:	68fb      	ldr	r3, [r7, #12]
 8009a6a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8009a6e:	7af9      	ldrb	r1, [r7, #11]
 8009a70:	683b      	ldr	r3, [r7, #0]
 8009a72:	687a      	ldr	r2, [r7, #4]
 8009a74:	f7f8 fd72 	bl	800255c <HAL_PCD_EP_Receive>
 8009a78:	4603      	mov	r3, r0
 8009a7a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009a7c:	7dfb      	ldrb	r3, [r7, #23]
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f000 f832 	bl	8009ae8 <USBD_Get_USB_Status>
 8009a84:	4603      	mov	r3, r0
 8009a86:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8009a88:	7dbb      	ldrb	r3, [r7, #22]
}
 8009a8a:	4618      	mov	r0, r3
 8009a8c:	3718      	adds	r7, #24
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}

08009a92 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009a92:	b580      	push	{r7, lr}
 8009a94:	b082      	sub	sp, #8
 8009a96:	af00      	add	r7, sp, #0
 8009a98:	6078      	str	r0, [r7, #4]
 8009a9a:	460b      	mov	r3, r1
 8009a9c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8009aa4:	78fa      	ldrb	r2, [r7, #3]
 8009aa6:	4611      	mov	r1, r2
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	f7f8 fd92 	bl	80025d2 <HAL_PCD_EP_GetRxCount>
 8009aae:	4603      	mov	r3, r0
}
 8009ab0:	4618      	mov	r0, r3
 8009ab2:	3708      	adds	r7, #8
 8009ab4:	46bd      	mov	sp, r7
 8009ab6:	bd80      	pop	{r7, pc}

08009ab8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8009ab8:	b480      	push	{r7}
 8009aba:	b083      	sub	sp, #12
 8009abc:	af00      	add	r7, sp, #0
 8009abe:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009ac0:	4b03      	ldr	r3, [pc, #12]	@ (8009ad0 <USBD_static_malloc+0x18>)
}
 8009ac2:	4618      	mov	r0, r3
 8009ac4:	370c      	adds	r7, #12
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009acc:	4770      	bx	lr
 8009ace:	bf00      	nop
 8009ad0:	24001b70 	.word	0x24001b70

08009ad4 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009ad4:	b480      	push	{r7}
 8009ad6:	b083      	sub	sp, #12
 8009ad8:	af00      	add	r7, sp, #0
 8009ada:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8009adc:	bf00      	nop
 8009ade:	370c      	adds	r7, #12
 8009ae0:	46bd      	mov	sp, r7
 8009ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ae6:	4770      	bx	lr

08009ae8 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009ae8:	b480      	push	{r7}
 8009aea:	b085      	sub	sp, #20
 8009aec:	af00      	add	r7, sp, #0
 8009aee:	4603      	mov	r3, r0
 8009af0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009af2:	2300      	movs	r3, #0
 8009af4:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009af6:	79fb      	ldrb	r3, [r7, #7]
 8009af8:	2b03      	cmp	r3, #3
 8009afa:	d817      	bhi.n	8009b2c <USBD_Get_USB_Status+0x44>
 8009afc:	a201      	add	r2, pc, #4	@ (adr r2, 8009b04 <USBD_Get_USB_Status+0x1c>)
 8009afe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009b02:	bf00      	nop
 8009b04:	08009b15 	.word	0x08009b15
 8009b08:	08009b1b 	.word	0x08009b1b
 8009b0c:	08009b21 	.word	0x08009b21
 8009b10:	08009b27 	.word	0x08009b27
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8009b14:	2300      	movs	r3, #0
 8009b16:	73fb      	strb	r3, [r7, #15]
    break;
 8009b18:	e00b      	b.n	8009b32 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8009b1a:	2303      	movs	r3, #3
 8009b1c:	73fb      	strb	r3, [r7, #15]
    break;
 8009b1e:	e008      	b.n	8009b32 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8009b20:	2301      	movs	r3, #1
 8009b22:	73fb      	strb	r3, [r7, #15]
    break;
 8009b24:	e005      	b.n	8009b32 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8009b26:	2303      	movs	r3, #3
 8009b28:	73fb      	strb	r3, [r7, #15]
    break;
 8009b2a:	e002      	b.n	8009b32 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8009b2c:	2303      	movs	r3, #3
 8009b2e:	73fb      	strb	r3, [r7, #15]
    break;
 8009b30:	bf00      	nop
  }
  return usb_status;
 8009b32:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b34:	4618      	mov	r0, r3
 8009b36:	3714      	adds	r7, #20
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3e:	4770      	bx	lr

08009b40 <memset>:
 8009b40:	4402      	add	r2, r0
 8009b42:	4603      	mov	r3, r0
 8009b44:	4293      	cmp	r3, r2
 8009b46:	d100      	bne.n	8009b4a <memset+0xa>
 8009b48:	4770      	bx	lr
 8009b4a:	f803 1b01 	strb.w	r1, [r3], #1
 8009b4e:	e7f9      	b.n	8009b44 <memset+0x4>

08009b50 <__libc_init_array>:
 8009b50:	b570      	push	{r4, r5, r6, lr}
 8009b52:	4d0d      	ldr	r5, [pc, #52]	@ (8009b88 <__libc_init_array+0x38>)
 8009b54:	4c0d      	ldr	r4, [pc, #52]	@ (8009b8c <__libc_init_array+0x3c>)
 8009b56:	1b64      	subs	r4, r4, r5
 8009b58:	10a4      	asrs	r4, r4, #2
 8009b5a:	2600      	movs	r6, #0
 8009b5c:	42a6      	cmp	r6, r4
 8009b5e:	d109      	bne.n	8009b74 <__libc_init_array+0x24>
 8009b60:	4d0b      	ldr	r5, [pc, #44]	@ (8009b90 <__libc_init_array+0x40>)
 8009b62:	4c0c      	ldr	r4, [pc, #48]	@ (8009b94 <__libc_init_array+0x44>)
 8009b64:	f000 f818 	bl	8009b98 <_init>
 8009b68:	1b64      	subs	r4, r4, r5
 8009b6a:	10a4      	asrs	r4, r4, #2
 8009b6c:	2600      	movs	r6, #0
 8009b6e:	42a6      	cmp	r6, r4
 8009b70:	d105      	bne.n	8009b7e <__libc_init_array+0x2e>
 8009b72:	bd70      	pop	{r4, r5, r6, pc}
 8009b74:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b78:	4798      	blx	r3
 8009b7a:	3601      	adds	r6, #1
 8009b7c:	e7ee      	b.n	8009b5c <__libc_init_array+0xc>
 8009b7e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009b82:	4798      	blx	r3
 8009b84:	3601      	adds	r6, #1
 8009b86:	e7f2      	b.n	8009b6e <__libc_init_array+0x1e>
 8009b88:	08009c04 	.word	0x08009c04
 8009b8c:	08009c04 	.word	0x08009c04
 8009b90:	08009c04 	.word	0x08009c04
 8009b94:	08009c08 	.word	0x08009c08

08009b98 <_init>:
 8009b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b9a:	bf00      	nop
 8009b9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009b9e:	bc08      	pop	{r3}
 8009ba0:	469e      	mov	lr, r3
 8009ba2:	4770      	bx	lr

08009ba4 <_fini>:
 8009ba4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ba6:	bf00      	nop
 8009ba8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009baa:	bc08      	pop	{r3}
 8009bac:	469e      	mov	lr, r3
 8009bae:	4770      	bx	lr
