// Seed: 872128654
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_11(
      .id_0(1), .id_1(1), .id_2(), .id_3(-1'h0)
  );
  assign module_1.id_12 = 0;
  assign id_4 = -1;
  always @(-1 or posedge id_7 ? 1 : id_9 or posedge -1) id_9 = -1;
  wire id_12;
  parameter id_13 = -1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wire id_3,
    id_11,
    output wire id_4,
    output uwire id_5,
    output supply0 id_6,
    output wor id_7,
    id_12,
    output supply0 id_8,
    input tri id_9
);
  always @(posedge -1 or id_12 or id_0 == -1'b0) id_11 = id_0 - 1;
  wire id_13;
  wire id_14, id_15;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12,
      id_14,
      id_11,
      id_12,
      id_15,
      id_15,
      id_12,
      id_13
  );
  wire id_16;
  wire id_17;
  assign id_8 = -1;
endmodule
