[BANK0_IO_VOLTAGE_COMBOBOX]
Value=LVCMOS 3.3V

[BANK1_IO_VOLTAGE_COMBOBOX]
Value=LVCMOS 1.8V

[Quad%20SPI%20Flash]
Memory%20Interfaces\Row%3A0\CheckState=2
Memory%20Interfaces\Row%3A0\UsageOfMio=
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A0\Peripheral=Quad SPI Flash
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A0\IOName=MIO 1
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A0\Signal=qspi0_cs
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A0\IOType=LVCMOS 3.3V
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A0\Speed=fast
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A0\Pullup=enabled
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A0\Driver=8mA
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A0\Direction=out
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A1\Peripheral=Quad SPI Flash
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A1\IOName=MIO 2
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A1\Signal=qspi0_io[0]
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A1\IOType=LVCMOS 3.3V
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A1\Speed=fast
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A1\Pullup=disabled
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A1\Driver=8mA
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A1\Direction=inout
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A2\Peripheral=Quad SPI Flash
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A2\IOName=MIO 3
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A2\Signal=qspi0_io[1]
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A2\IOType=LVCMOS 3.3V
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A2\Speed=fast
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A2\Pullup=disabled
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A2\Driver=8mA
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A2\Direction=inout
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A3\Peripheral=Quad SPI Flash
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A3\IOName=MIO 4
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A3\Signal=qspi0_io[2]
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A3\IOType=LVCMOS 3.3V
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A3\Speed=fast
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A3\Pullup=disabled
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A3\Driver=8mA
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A3\Direction=inout
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A4\Peripheral=Quad SPI Flash
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A4\IOName=MIO 5
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A4\Signal=qspi0_io[3]
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A4\IOType=LVCMOS 3.3V
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A4\Speed=fast
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A4\Pullup=disabled
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A4\Driver=8mA
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A4\Direction=inout
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A5\Peripheral=Quad SPI Flash
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A5\IOName=MIO 6
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A5\Signal=qspi0_sclk
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A5\IOType=LVCMOS 3.3V
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A5\Speed=fast
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A5\Pullup=disabled
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A5\Driver=8mA
Single%20SS%204-bit%20IO%200\Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A5\Direction=out

[SRAM]
NOR%20Flash\Memory%20Interfaces\Row%3A1\CheckState=0
NOR%20Flash\Memory%20Interfaces\Row%3A1\UsageOfMio=

[NAND%20Flash]
Memory%20Interfaces\Row%3A2\CheckState=0
Memory%20Interfaces\Row%3A2\UsageOfMio=

[ENET%200]
I\O%20Peripherals\Row%3A0\CheckState=2
I\O%20Peripherals\Row%3A0\UsageOfMio=MIO 16 .. 27
ENET%200\I\O%20Peripherals\Row%3A1\Peripheral=Enet 0
ENET%200\I\O%20Peripherals\Row%3A1\IOName=MIO 16
ENET%200\I\O%20Peripherals\Row%3A1\Signal=tx_clk
ENET%200\I\O%20Peripherals\Row%3A1\IOType=LVCMOS 1.8V
ENET%200\I\O%20Peripherals\Row%3A1\Speed=fast
ENET%200\I\O%20Peripherals\Row%3A1\Pullup=enabled
ENET%200\I\O%20Peripherals\Row%3A1\Driver=8mA
ENET%200\I\O%20Peripherals\Row%3A1\Direction=out
ENET%200\I\O%20Peripherals\Row%3A2\Peripheral=Enet 0
ENET%200\I\O%20Peripherals\Row%3A2\IOName=MIO 17
ENET%200\I\O%20Peripherals\Row%3A2\Signal=txd[0]
ENET%200\I\O%20Peripherals\Row%3A2\IOType=LVCMOS 1.8V
ENET%200\I\O%20Peripherals\Row%3A2\Speed=fast
ENET%200\I\O%20Peripherals\Row%3A2\Pullup=enabled
ENET%200\I\O%20Peripherals\Row%3A2\Driver=8mA
ENET%200\I\O%20Peripherals\Row%3A2\Direction=out
ENET%200\I\O%20Peripherals\Row%3A3\Peripheral=Enet 0
ENET%200\I\O%20Peripherals\Row%3A3\IOName=MIO 18
ENET%200\I\O%20Peripherals\Row%3A3\Signal=txd[1]
ENET%200\I\O%20Peripherals\Row%3A3\IOType=LVCMOS 1.8V
ENET%200\I\O%20Peripherals\Row%3A3\Speed=fast
ENET%200\I\O%20Peripherals\Row%3A3\Pullup=enabled
ENET%200\I\O%20Peripherals\Row%3A3\Driver=8mA
ENET%200\I\O%20Peripherals\Row%3A3\Direction=out
ENET%200\I\O%20Peripherals\Row%3A4\Peripheral=Enet 0
ENET%200\I\O%20Peripherals\Row%3A4\IOName=MIO 19
ENET%200\I\O%20Peripherals\Row%3A4\Signal=txd[2]
ENET%200\I\O%20Peripherals\Row%3A4\IOType=LVCMOS 1.8V
ENET%200\I\O%20Peripherals\Row%3A4\Speed=fast
ENET%200\I\O%20Peripherals\Row%3A4\Pullup=enabled
ENET%200\I\O%20Peripherals\Row%3A4\Driver=8mA
ENET%200\I\O%20Peripherals\Row%3A4\Direction=out
ENET%200\I\O%20Peripherals\Row%3A5\Peripheral=Enet 0
ENET%200\I\O%20Peripherals\Row%3A5\IOName=MIO 20
ENET%200\I\O%20Peripherals\Row%3A5\Signal=txd[3]
ENET%200\I\O%20Peripherals\Row%3A5\IOType=LVCMOS 1.8V
ENET%200\I\O%20Peripherals\Row%3A5\Speed=fast
ENET%200\I\O%20Peripherals\Row%3A5\Pullup=enabled
ENET%200\I\O%20Peripherals\Row%3A5\Driver=8mA
ENET%200\I\O%20Peripherals\Row%3A5\Direction=out
ENET%200\I\O%20Peripherals\Row%3A6\Peripheral=Enet 0
ENET%200\I\O%20Peripherals\Row%3A6\IOName=MIO 21
ENET%200\I\O%20Peripherals\Row%3A6\Signal=tx_ctl
ENET%200\I\O%20Peripherals\Row%3A6\IOType=LVCMOS 1.8V
ENET%200\I\O%20Peripherals\Row%3A6\Speed=fast
ENET%200\I\O%20Peripherals\Row%3A6\Pullup=enabled
ENET%200\I\O%20Peripherals\Row%3A6\Driver=8mA
ENET%200\I\O%20Peripherals\Row%3A6\Direction=out
ENET%200\I\O%20Peripherals\Row%3A7\Peripheral=Enet 0
ENET%200\I\O%20Peripherals\Row%3A7\IOName=MIO 22
ENET%200\I\O%20Peripherals\Row%3A7\Signal=rx_clk
ENET%200\I\O%20Peripherals\Row%3A7\IOType=LVCMOS 1.8V
ENET%200\I\O%20Peripherals\Row%3A7\Speed=fast
ENET%200\I\O%20Peripherals\Row%3A7\Pullup=enabled
ENET%200\I\O%20Peripherals\Row%3A7\Driver=8mA
ENET%200\I\O%20Peripherals\Row%3A7\Direction=in
ENET%200\I\O%20Peripherals\Row%3A8\Peripheral=Enet 0
ENET%200\I\O%20Peripherals\Row%3A8\IOName=MIO 23
ENET%200\I\O%20Peripherals\Row%3A8\Signal=rxd[0]
ENET%200\I\O%20Peripherals\Row%3A8\IOType=LVCMOS 1.8V
ENET%200\I\O%20Peripherals\Row%3A8\Speed=fast
ENET%200\I\O%20Peripherals\Row%3A8\Pullup=enabled
ENET%200\I\O%20Peripherals\Row%3A8\Driver=8mA
ENET%200\I\O%20Peripherals\Row%3A8\Direction=in
ENET%200\I\O%20Peripherals\Row%3A9\Peripheral=Enet 0
ENET%200\I\O%20Peripherals\Row%3A9\IOName=MIO 24
ENET%200\I\O%20Peripherals\Row%3A9\Signal=rxd[1]
ENET%200\I\O%20Peripherals\Row%3A9\IOType=LVCMOS 1.8V
ENET%200\I\O%20Peripherals\Row%3A9\Speed=fast
ENET%200\I\O%20Peripherals\Row%3A9\Pullup=enabled
ENET%200\I\O%20Peripherals\Row%3A9\Driver=8mA
ENET%200\I\O%20Peripherals\Row%3A9\Direction=in
ENET%200\I\O%20Peripherals\Row%3A10\Peripheral=Enet 0
ENET%200\I\O%20Peripherals\Row%3A10\IOName=MIO 25
ENET%200\I\O%20Peripherals\Row%3A10\Signal=rxd[2]
ENET%200\I\O%20Peripherals\Row%3A10\IOType=LVCMOS 1.8V
ENET%200\I\O%20Peripherals\Row%3A10\Speed=fast
ENET%200\I\O%20Peripherals\Row%3A10\Pullup=enabled
ENET%200\I\O%20Peripherals\Row%3A10\Driver=8mA
ENET%200\I\O%20Peripherals\Row%3A10\Direction=in
ENET%200\I\O%20Peripherals\Row%3A11\Peripheral=Enet 0
ENET%200\I\O%20Peripherals\Row%3A11\IOName=MIO 26
ENET%200\I\O%20Peripherals\Row%3A11\Signal=rxd[3]
ENET%200\I\O%20Peripherals\Row%3A11\IOType=LVCMOS 1.8V
ENET%200\I\O%20Peripherals\Row%3A11\Speed=fast
ENET%200\I\O%20Peripherals\Row%3A11\Pullup=enabled
ENET%200\I\O%20Peripherals\Row%3A11\Driver=8mA
ENET%200\I\O%20Peripherals\Row%3A11\Direction=in
ENET%200\I\O%20Peripherals\Row%3A12\Peripheral=Enet 0
ENET%200\I\O%20Peripherals\Row%3A12\IOName=MIO 27
ENET%200\I\O%20Peripherals\Row%3A12\Signal=rx_ctl
ENET%200\I\O%20Peripherals\Row%3A12\IOType=LVCMOS 1.8V
ENET%200\I\O%20Peripherals\Row%3A12\Speed=fast
ENET%200\I\O%20Peripherals\Row%3A12\Pullup=enabled
ENET%200\I\O%20Peripherals\Row%3A12\Driver=8mA
ENET%200\I\O%20Peripherals\Row%3A12\Direction=in
MDIO\ENET%200\I\O%20Peripherals\Row%3A0\Peripheral=Enet 0
MDIO\ENET%200\I\O%20Peripherals\Row%3A0\IOName=MIO 52
MDIO\ENET%200\I\O%20Peripherals\Row%3A0\Signal=ck
MDIO\ENET%200\I\O%20Peripherals\Row%3A0\IOType=LVCMOS 1.8V
MDIO\ENET%200\I\O%20Peripherals\Row%3A0\Speed=fast
MDIO\ENET%200\I\O%20Peripherals\Row%3A0\Pullup=enabled
MDIO\ENET%200\I\O%20Peripherals\Row%3A0\Driver=8mA
MDIO\ENET%200\I\O%20Peripherals\Row%3A0\Direction=out
MDIO\ENET%200\I\O%20Peripherals\Row%3A1\Peripheral=Enet 0
MDIO\ENET%200\I\O%20Peripherals\Row%3A1\IOName=MIO 53
MDIO\ENET%200\I\O%20Peripherals\Row%3A1\Signal=data
MDIO\ENET%200\I\O%20Peripherals\Row%3A1\IOType=LVCMOS 1.8V
MDIO\ENET%200\I\O%20Peripherals\Row%3A1\Speed=fast
MDIO\ENET%200\I\O%20Peripherals\Row%3A1\Pullup=enabled
MDIO\ENET%200\I\O%20Peripherals\Row%3A1\Driver=8mA
MDIO\ENET%200\I\O%20Peripherals\Row%3A1\Direction=inout

[ENET%201]
I\O%20Peripherals\Row%3A1\CheckState=2
I\O%20Peripherals\Row%3A1\UsageOfMio=EMIO
ENET%201\I\O%20Peripherals\Row%3A1\Peripheral=Enet 1
ENET%201\I\O%20Peripherals\Row%3A1\IOName=MIO 28
ENET%201\I\O%20Peripherals\Row%3A1\Signal=tx_clk
ENET%201\I\O%20Peripherals\Row%3A1\IOType=LVCMOS 1.8V
ENET%201\I\O%20Peripherals\Row%3A1\Speed=fast
ENET%201\I\O%20Peripherals\Row%3A1\Pullup=enabled
ENET%201\I\O%20Peripherals\Row%3A1\Driver=8mA
ENET%201\I\O%20Peripherals\Row%3A1\Direction=out
ENET%201\I\O%20Peripherals\Row%3A2\Peripheral=Enet 1
ENET%201\I\O%20Peripherals\Row%3A2\IOName=MIO 29
ENET%201\I\O%20Peripherals\Row%3A2\Signal=txd[0]
ENET%201\I\O%20Peripherals\Row%3A2\IOType=LVCMOS 1.8V
ENET%201\I\O%20Peripherals\Row%3A2\Speed=fast
ENET%201\I\O%20Peripherals\Row%3A2\Pullup=enabled
ENET%201\I\O%20Peripherals\Row%3A2\Driver=8mA
ENET%201\I\O%20Peripherals\Row%3A2\Direction=out
ENET%201\I\O%20Peripherals\Row%3A3\Peripheral=Enet 1
ENET%201\I\O%20Peripherals\Row%3A3\IOName=MIO 30
ENET%201\I\O%20Peripherals\Row%3A3\Signal=txd[1]
ENET%201\I\O%20Peripherals\Row%3A3\IOType=LVCMOS 1.8V
ENET%201\I\O%20Peripherals\Row%3A3\Speed=fast
ENET%201\I\O%20Peripherals\Row%3A3\Pullup=enabled
ENET%201\I\O%20Peripherals\Row%3A3\Driver=8mA
ENET%201\I\O%20Peripherals\Row%3A3\Direction=out
ENET%201\I\O%20Peripherals\Row%3A4\Peripheral=Enet 1
ENET%201\I\O%20Peripherals\Row%3A4\IOName=MIO 31
ENET%201\I\O%20Peripherals\Row%3A4\Signal=txd[2]
ENET%201\I\O%20Peripherals\Row%3A4\IOType=LVCMOS 1.8V
ENET%201\I\O%20Peripherals\Row%3A4\Speed=fast
ENET%201\I\O%20Peripherals\Row%3A4\Pullup=enabled
ENET%201\I\O%20Peripherals\Row%3A4\Driver=8mA
ENET%201\I\O%20Peripherals\Row%3A4\Direction=out
ENET%201\I\O%20Peripherals\Row%3A5\Peripheral=Enet 1
ENET%201\I\O%20Peripherals\Row%3A5\IOName=MIO 32
ENET%201\I\O%20Peripherals\Row%3A5\Signal=txd[3]
ENET%201\I\O%20Peripherals\Row%3A5\IOType=LVCMOS 1.8V
ENET%201\I\O%20Peripherals\Row%3A5\Speed=fast
ENET%201\I\O%20Peripherals\Row%3A5\Pullup=enabled
ENET%201\I\O%20Peripherals\Row%3A5\Driver=8mA
ENET%201\I\O%20Peripherals\Row%3A5\Direction=out
ENET%201\I\O%20Peripherals\Row%3A6\Peripheral=Enet 1
ENET%201\I\O%20Peripherals\Row%3A6\IOName=MIO 33
ENET%201\I\O%20Peripherals\Row%3A6\Signal=tx_ctl
ENET%201\I\O%20Peripherals\Row%3A6\IOType=LVCMOS 1.8V
ENET%201\I\O%20Peripherals\Row%3A6\Speed=fast
ENET%201\I\O%20Peripherals\Row%3A6\Pullup=enabled
ENET%201\I\O%20Peripherals\Row%3A6\Driver=8mA
ENET%201\I\O%20Peripherals\Row%3A6\Direction=out
ENET%201\I\O%20Peripherals\Row%3A7\Peripheral=Enet 1
ENET%201\I\O%20Peripherals\Row%3A7\IOName=MIO 34
ENET%201\I\O%20Peripherals\Row%3A7\Signal=rx_clk
ENET%201\I\O%20Peripherals\Row%3A7\IOType=LVCMOS 1.8V
ENET%201\I\O%20Peripherals\Row%3A7\Speed=fast
ENET%201\I\O%20Peripherals\Row%3A7\Pullup=enabled
ENET%201\I\O%20Peripherals\Row%3A7\Driver=8mA
ENET%201\I\O%20Peripherals\Row%3A7\Direction=in
ENET%201\I\O%20Peripherals\Row%3A8\Peripheral=Enet 1
ENET%201\I\O%20Peripherals\Row%3A8\IOName=MIO 35
ENET%201\I\O%20Peripherals\Row%3A8\Signal=rxd[0]
ENET%201\I\O%20Peripherals\Row%3A8\IOType=LVCMOS 1.8V
ENET%201\I\O%20Peripherals\Row%3A8\Speed=fast
ENET%201\I\O%20Peripherals\Row%3A8\Pullup=enabled
ENET%201\I\O%20Peripherals\Row%3A8\Driver=8mA
ENET%201\I\O%20Peripherals\Row%3A8\Direction=in
ENET%201\I\O%20Peripherals\Row%3A9\Peripheral=Enet 1
ENET%201\I\O%20Peripherals\Row%3A9\IOName=MIO 36
ENET%201\I\O%20Peripherals\Row%3A9\Signal=rxd[1]
ENET%201\I\O%20Peripherals\Row%3A9\IOType=LVCMOS 1.8V
ENET%201\I\O%20Peripherals\Row%3A9\Speed=fast
ENET%201\I\O%20Peripherals\Row%3A9\Pullup=enabled
ENET%201\I\O%20Peripherals\Row%3A9\Driver=8mA
ENET%201\I\O%20Peripherals\Row%3A9\Direction=in
ENET%201\I\O%20Peripherals\Row%3A10\Peripheral=Enet 1
ENET%201\I\O%20Peripherals\Row%3A10\IOName=MIO 37
ENET%201\I\O%20Peripherals\Row%3A10\Signal=rxd[2]
ENET%201\I\O%20Peripherals\Row%3A10\IOType=LVCMOS 1.8V
ENET%201\I\O%20Peripherals\Row%3A10\Speed=fast
ENET%201\I\O%20Peripherals\Row%3A10\Pullup=enabled
ENET%201\I\O%20Peripherals\Row%3A10\Driver=8mA
ENET%201\I\O%20Peripherals\Row%3A10\Direction=in
ENET%201\I\O%20Peripherals\Row%3A11\Peripheral=Enet 1
ENET%201\I\O%20Peripherals\Row%3A11\IOName=MIO 38
ENET%201\I\O%20Peripherals\Row%3A11\Signal=rxd[3]
ENET%201\I\O%20Peripherals\Row%3A11\IOType=LVCMOS 1.8V
ENET%201\I\O%20Peripherals\Row%3A11\Speed=fast
ENET%201\I\O%20Peripherals\Row%3A11\Pullup=enabled
ENET%201\I\O%20Peripherals\Row%3A11\Driver=8mA
ENET%201\I\O%20Peripherals\Row%3A11\Direction=in
ENET%201\I\O%20Peripherals\Row%3A12\Peripheral=Enet 1
ENET%201\I\O%20Peripherals\Row%3A12\IOName=MIO 39
ENET%201\I\O%20Peripherals\Row%3A12\Signal=rx_ctl
ENET%201\I\O%20Peripherals\Row%3A12\IOType=LVCMOS 1.8V
ENET%201\I\O%20Peripherals\Row%3A12\Speed=fast
ENET%201\I\O%20Peripherals\Row%3A12\Pullup=enabled
ENET%201\I\O%20Peripherals\Row%3A12\Driver=8mA
ENET%201\I\O%20Peripherals\Row%3A12\Direction=in
MDIO\ENET%201\I\O%20Peripherals\Row%3A0\Peripheral=Enet 1
MDIO\ENET%201\I\O%20Peripherals\Row%3A0\IOName=MIO 52
MDIO\ENET%201\I\O%20Peripherals\Row%3A0\Signal=ck
MDIO\ENET%201\I\O%20Peripherals\Row%3A0\IOType=LVCMOS 1.8V
MDIO\ENET%201\I\O%20Peripherals\Row%3A0\Speed=fast
MDIO\ENET%201\I\O%20Peripherals\Row%3A0\Pullup=enabled
MDIO\ENET%201\I\O%20Peripherals\Row%3A0\Driver=8mA
MDIO\ENET%201\I\O%20Peripherals\Row%3A0\Direction=out
MDIO\ENET%201\I\O%20Peripherals\Row%3A1\Peripheral=Enet 1
MDIO\ENET%201\I\O%20Peripherals\Row%3A1\IOName=MIO 53
MDIO\ENET%201\I\O%20Peripherals\Row%3A1\Signal=data
MDIO\ENET%201\I\O%20Peripherals\Row%3A1\IOType=LVCMOS 1.8V
MDIO\ENET%201\I\O%20Peripherals\Row%3A1\Speed=fast
MDIO\ENET%201\I\O%20Peripherals\Row%3A1\Pullup=enabled
MDIO\ENET%201\I\O%20Peripherals\Row%3A1\Driver=8mA
MDIO\ENET%201\I\O%20Peripherals\Row%3A1\Direction=inout

[USB%200]
I\O%20Peripherals\Row%3A2\CheckState=0
I\O%20Peripherals\Row%3A2\UsageOfMio=

[USB%201]
I\O%20Peripherals\Row%3A3\CheckState=0
I\O%20Peripherals\Row%3A3\UsageOfMio=

[SD%200]
I\O%20Peripherals\Row%3A4\CheckState=2
I\O%20Peripherals\Row%3A4\UsageOfMio=MIO 40 .. 45
SD%200\I\O%20Peripherals\Row%3A3\Peripheral=SD 0
SD%200\I\O%20Peripherals\Row%3A3\IOName=MIO 40
SD%200\I\O%20Peripherals\Row%3A3\Signal=clk
SD%200\I\O%20Peripherals\Row%3A3\IOType=LVCMOS 1.8V
SD%200\I\O%20Peripherals\Row%3A3\Speed=fast
SD%200\I\O%20Peripherals\Row%3A3\Pullup=enabled
SD%200\I\O%20Peripherals\Row%3A3\Driver=8mA
SD%200\I\O%20Peripherals\Row%3A3\Direction=inout
SD%200\I\O%20Peripherals\Row%3A4\Peripheral=SD 0
SD%200\I\O%20Peripherals\Row%3A4\IOName=MIO 41
SD%200\I\O%20Peripherals\Row%3A4\Signal=cmd
SD%200\I\O%20Peripherals\Row%3A4\IOType=LVCMOS 1.8V
SD%200\I\O%20Peripherals\Row%3A4\Speed=fast
SD%200\I\O%20Peripherals\Row%3A4\Pullup=enabled
SD%200\I\O%20Peripherals\Row%3A4\Driver=8mA
SD%200\I\O%20Peripherals\Row%3A4\Direction=inout
SD%200\I\O%20Peripherals\Row%3A5\Peripheral=SD 0
SD%200\I\O%20Peripherals\Row%3A5\IOName=MIO 42
SD%200\I\O%20Peripherals\Row%3A5\Signal=io[0]
SD%200\I\O%20Peripherals\Row%3A5\IOType=LVCMOS 1.8V
SD%200\I\O%20Peripherals\Row%3A5\Speed=fast
SD%200\I\O%20Peripherals\Row%3A5\Pullup=enabled
SD%200\I\O%20Peripherals\Row%3A5\Driver=8mA
SD%200\I\O%20Peripherals\Row%3A5\Direction=inout
SD%200\I\O%20Peripherals\Row%3A6\Peripheral=SD 0
SD%200\I\O%20Peripherals\Row%3A6\IOName=MIO 43
SD%200\I\O%20Peripherals\Row%3A6\Signal=io[1]
SD%200\I\O%20Peripherals\Row%3A6\IOType=LVCMOS 1.8V
SD%200\I\O%20Peripherals\Row%3A6\Speed=fast
SD%200\I\O%20Peripherals\Row%3A6\Pullup=enabled
SD%200\I\O%20Peripherals\Row%3A6\Driver=8mA
SD%200\I\O%20Peripherals\Row%3A6\Direction=inout
SD%200\I\O%20Peripherals\Row%3A7\Peripheral=SD 0
SD%200\I\O%20Peripherals\Row%3A7\IOName=MIO 44
SD%200\I\O%20Peripherals\Row%3A7\Signal=io[2]
SD%200\I\O%20Peripherals\Row%3A7\IOType=LVCMOS 1.8V
SD%200\I\O%20Peripherals\Row%3A7\Speed=fast
SD%200\I\O%20Peripherals\Row%3A7\Pullup=enabled
SD%200\I\O%20Peripherals\Row%3A7\Driver=8mA
SD%200\I\O%20Peripherals\Row%3A7\Direction=inout
SD%200\I\O%20Peripherals\Row%3A8\Peripheral=SD 0
SD%200\I\O%20Peripherals\Row%3A8\IOName=MIO 45
SD%200\I\O%20Peripherals\Row%3A8\Signal=io[3]
SD%200\I\O%20Peripherals\Row%3A8\IOType=LVCMOS 1.8V
SD%200\I\O%20Peripherals\Row%3A8\Speed=fast
SD%200\I\O%20Peripherals\Row%3A8\Pullup=enabled
SD%200\I\O%20Peripherals\Row%3A8\Driver=8mA
SD%200\I\O%20Peripherals\Row%3A8\Direction=inout
CD\SD%200\I\O%20Peripherals\Row%3A0\Peripheral=SD 0
CD\SD%200\I\O%20Peripherals\Row%3A0\IOName=MIO 46
CD\SD%200\I\O%20Peripherals\Row%3A0\Signal=cd
CD\SD%200\I\O%20Peripherals\Row%3A0\IOType=LVCMOS 1.8V
CD\SD%200\I\O%20Peripherals\Row%3A0\Speed=fast
CD\SD%200\I\O%20Peripherals\Row%3A0\Pullup=enabled
CD\SD%200\I\O%20Peripherals\Row%3A0\Driver=8mA
CD\SD%200\I\O%20Peripherals\Row%3A0\Direction=in

[SD%201]
I\O%20Peripherals\Row%3A5\CheckState=2
I\O%20Peripherals\Row%3A5\UsageOfMio=MIO 34 .. 39
SD%201\I\O%20Peripherals\Row%3A3\Peripheral=SD 1
SD%201\I\O%20Peripherals\Row%3A3\IOName=MIO 34
SD%201\I\O%20Peripherals\Row%3A3\Signal=io[0]
SD%201\I\O%20Peripherals\Row%3A3\IOType=LVCMOS 1.8V
SD%201\I\O%20Peripherals\Row%3A3\Speed=fast
SD%201\I\O%20Peripherals\Row%3A3\Pullup=enabled
SD%201\I\O%20Peripherals\Row%3A3\Driver=8mA
SD%201\I\O%20Peripherals\Row%3A3\Direction=inout
SD%201\I\O%20Peripherals\Row%3A4\Peripheral=SD 1
SD%201\I\O%20Peripherals\Row%3A4\IOName=MIO 35
SD%201\I\O%20Peripherals\Row%3A4\Signal=cmd
SD%201\I\O%20Peripherals\Row%3A4\IOType=LVCMOS 1.8V
SD%201\I\O%20Peripherals\Row%3A4\Speed=fast
SD%201\I\O%20Peripherals\Row%3A4\Pullup=enabled
SD%201\I\O%20Peripherals\Row%3A4\Driver=8mA
SD%201\I\O%20Peripherals\Row%3A4\Direction=inout
SD%201\I\O%20Peripherals\Row%3A5\Peripheral=SD 1
SD%201\I\O%20Peripherals\Row%3A5\IOName=MIO 36
SD%201\I\O%20Peripherals\Row%3A5\Signal=clk
SD%201\I\O%20Peripherals\Row%3A5\IOType=LVCMOS 1.8V
SD%201\I\O%20Peripherals\Row%3A5\Speed=fast
SD%201\I\O%20Peripherals\Row%3A5\Pullup=enabled
SD%201\I\O%20Peripherals\Row%3A5\Driver=8mA
SD%201\I\O%20Peripherals\Row%3A5\Direction=inout
SD%201\I\O%20Peripherals\Row%3A6\Peripheral=SD 1
SD%201\I\O%20Peripherals\Row%3A6\IOName=MIO 37
SD%201\I\O%20Peripherals\Row%3A6\Signal=io[1]
SD%201\I\O%20Peripherals\Row%3A6\IOType=LVCMOS 1.8V
SD%201\I\O%20Peripherals\Row%3A6\Speed=fast
SD%201\I\O%20Peripherals\Row%3A6\Pullup=enabled
SD%201\I\O%20Peripherals\Row%3A6\Driver=8mA
SD%201\I\O%20Peripherals\Row%3A6\Direction=inout
SD%201\I\O%20Peripherals\Row%3A7\Peripheral=SD 1
SD%201\I\O%20Peripherals\Row%3A7\IOName=MIO 38
SD%201\I\O%20Peripherals\Row%3A7\Signal=io[2]
SD%201\I\O%20Peripherals\Row%3A7\IOType=LVCMOS 1.8V
SD%201\I\O%20Peripherals\Row%3A7\Speed=fast
SD%201\I\O%20Peripherals\Row%3A7\Pullup=enabled
SD%201\I\O%20Peripherals\Row%3A7\Driver=8mA
SD%201\I\O%20Peripherals\Row%3A7\Direction=inout
SD%201\I\O%20Peripherals\Row%3A8\Peripheral=SD 1
SD%201\I\O%20Peripherals\Row%3A8\IOName=MIO 39
SD%201\I\O%20Peripherals\Row%3A8\Signal=io[3]
SD%201\I\O%20Peripherals\Row%3A8\IOType=LVCMOS 1.8V
SD%201\I\O%20Peripherals\Row%3A8\Speed=fast
SD%201\I\O%20Peripherals\Row%3A8\Pullup=enabled
SD%201\I\O%20Peripherals\Row%3A8\Driver=8mA
SD%201\I\O%20Peripherals\Row%3A8\Direction=inout

[UART%200]
I\O%20Peripherals\Row%3A6\CheckState=2
I\O%20Peripherals\Row%3A6\UsageOfMio=MIO 10 .. 11
UART%200\I\O%20Peripherals\Row%3A1\Peripheral=UART 0
UART%200\I\O%20Peripherals\Row%3A1\IOName=MIO 10
UART%200\I\O%20Peripherals\Row%3A1\Signal=rx
UART%200\I\O%20Peripherals\Row%3A1\IOType=LVCMOS 3.3V
UART%200\I\O%20Peripherals\Row%3A1\Speed=slow
UART%200\I\O%20Peripherals\Row%3A1\Pullup=enabled
UART%200\I\O%20Peripherals\Row%3A1\Driver=8mA
UART%200\I\O%20Peripherals\Row%3A1\Direction=in
UART%200\I\O%20Peripherals\Row%3A2\Peripheral=UART 0
UART%200\I\O%20Peripherals\Row%3A2\IOName=MIO 11
UART%200\I\O%20Peripherals\Row%3A2\Signal=tx
UART%200\I\O%20Peripherals\Row%3A2\IOType=LVCMOS 3.3V
UART%200\I\O%20Peripherals\Row%3A2\Speed=slow
UART%200\I\O%20Peripherals\Row%3A2\Pullup=enabled
UART%200\I\O%20Peripherals\Row%3A2\Driver=8mA
UART%200\I\O%20Peripherals\Row%3A2\Direction=out

[UART%201]
I\O%20Peripherals\Row%3A7\CheckState=2
I\O%20Peripherals\Row%3A7\UsageOfMio=MIO 12 .. 13
UART%201\I\O%20Peripherals\Row%3A1\Peripheral=UART 1
UART%201\I\O%20Peripherals\Row%3A1\IOName=MIO 12
UART%201\I\O%20Peripherals\Row%3A1\Signal=tx
UART%201\I\O%20Peripherals\Row%3A1\IOType=LVCMOS 3.3V
UART%201\I\O%20Peripherals\Row%3A1\Speed=slow
UART%201\I\O%20Peripherals\Row%3A1\Pullup=enabled
UART%201\I\O%20Peripherals\Row%3A1\Driver=8mA
UART%201\I\O%20Peripherals\Row%3A1\Direction=out
UART%201\I\O%20Peripherals\Row%3A2\Peripheral=UART 1
UART%201\I\O%20Peripherals\Row%3A2\IOName=MIO 13
UART%201\I\O%20Peripherals\Row%3A2\Signal=rx
UART%201\I\O%20Peripherals\Row%3A2\IOType=LVCMOS 3.3V
UART%201\I\O%20Peripherals\Row%3A2\Speed=slow
UART%201\I\O%20Peripherals\Row%3A2\Pullup=enabled
UART%201\I\O%20Peripherals\Row%3A2\Driver=8mA
UART%201\I\O%20Peripherals\Row%3A2\Direction=in

[I2C%200]
I\O%20Peripherals\Row%3A8\CheckState=2
I\O%20Peripherals\Row%3A8\UsageOfMio=MIO 30 .. 31
I2C%200\I\O%20Peripherals\Row%3A0\Peripheral=I2C 0
I2C%200\I\O%20Peripherals\Row%3A0\IOName=MIO 30
I2C%200\I\O%20Peripherals\Row%3A0\Signal=scl
I2C%200\I\O%20Peripherals\Row%3A0\IOType=LVCMOS 1.8V
I2C%200\I\O%20Peripherals\Row%3A0\Speed=slow
I2C%200\I\O%20Peripherals\Row%3A0\Pullup=enabled
I2C%200\I\O%20Peripherals\Row%3A0\Driver=8mA
I2C%200\I\O%20Peripherals\Row%3A0\Direction=inout
I2C%200\I\O%20Peripherals\Row%3A1\Peripheral=I2C 0
I2C%200\I\O%20Peripherals\Row%3A1\IOName=MIO 31
I2C%200\I\O%20Peripherals\Row%3A1\Signal=sda
I2C%200\I\O%20Peripherals\Row%3A1\IOType=LVCMOS 1.8V
I2C%200\I\O%20Peripherals\Row%3A1\Speed=slow
I2C%200\I\O%20Peripherals\Row%3A1\Pullup=enabled
I2C%200\I\O%20Peripherals\Row%3A1\Driver=8mA
I2C%200\I\O%20Peripherals\Row%3A1\Direction=inout

[I2C%201]
I\O%20Peripherals\Row%3A9\CheckState=2
I\O%20Peripherals\Row%3A9\UsageOfMio=EMIO

[SPI%200]
I\O%20Peripherals\Row%3A10\CheckState=2
I\O%20Peripherals\Row%3A10\UsageOfMio=EMIO

[SPI%201]
I\O%20Peripherals\Row%3A11\CheckState=2
I\O%20Peripherals\Row%3A11\UsageOfMio=EMIO

[CAN%200]
I\O%20Peripherals\Row%3A12\CheckState=2
I\O%20Peripherals\Row%3A12\UsageOfMio=EMIO

[CAN%201]
I\O%20Peripherals\Row%3A13\CheckState=2
I\O%20Peripherals\Row%3A13\UsageOfMio=EMIO

[Timer%200]
Application%20Processor%20Unit\Row%3A0\CheckState=2
Application%20Processor%20Unit\Row%3A0\UsageOfMio=EMIO

[Timer%201]
Application%20Processor%20Unit\Row%3A1\CheckState=2
Application%20Processor%20Unit\Row%3A1\UsageOfMio=EMIO

[Watchdog]
Application%20Processor%20Unit\Row%3A2\CheckState=2
Application%20Processor%20Unit\Row%3A2\UsageOfMio=EMIO

[PJTAG]
Programmable%20Logic%20Test%20and%20Debug\Row%3A0\CheckState=2
Programmable%20Logic%20Test%20and%20Debug\Row%3A0\UsageOfMio=EMIO

[Single%20SS%204-bit%20IO%200]
Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A0\CheckState=2
Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A0\UsageOfMio=MIO 1 .. 6

[Single%20SS%204-bit%20IO%201]
Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A1\CheckState=0
Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A1\UsageOfMio=

[Dual%20Quad%20SPI]
Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A2\CheckState=0
Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A2\UsageOfMio=

[Feedback%20Clk]
Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A3\CheckState=0
Quad%20SPI%20Flash\Memory%20Interfaces\Row%3A3\UsageOfMio=

[addr%5B25%5D]
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A0\CheckState=0
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A0\UsageOfMio=

[NOR%20CS0%20%28Boot%29]
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A1\CheckState=0
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A1\UsageOfMio=

[NOR%20CS1]
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A2\CheckState=0
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A2\UsageOfMio=

[SRAM%20CS0]
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A3\CheckState=0
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A3\UsageOfMio=

[SRAM%20CS1]
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A4\CheckState=0
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A4\UsageOfMio=

[NOR%20RPN]
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A5\CheckState=0
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A5\UsageOfMio=

[NOR%20RBN]
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A6\CheckState=0
SRAM\NOR%20Flash\Memory%20Interfaces\Row%3A6\UsageOfMio=

[data%5B15%3A8%5D]
NAND%20Flash\Memory%20Interfaces\Row%3A0\CheckState=0
NAND%20Flash\Memory%20Interfaces\Row%3A0\UsageOfMio=

[MDIO]
ENET%200\I\O%20Peripherals\Row%3A0\CheckState=2
ENET%200\I\O%20Peripherals\Row%3A0\UsageOfMio=MIO 52 .. 53
ENET%201\I\O%20Peripherals\Row%3A0\CheckState=2
ENET%201\I\O%20Peripherals\Row%3A0\UsageOfMio=EMIO

[CD]
SD%200\I\O%20Peripherals\Row%3A0\CheckState=2
SD%200\I\O%20Peripherals\Row%3A0\UsageOfMio=MIO 46
SD%201\I\O%20Peripherals\Row%3A0\CheckState=0
SD%201\I\O%20Peripherals\Row%3A0\UsageOfMio=

[WP]
SD%200\I\O%20Peripherals\Row%3A1\CheckState=0
SD%200\I\O%20Peripherals\Row%3A1\UsageOfMio=
SD%201\I\O%20Peripherals\Row%3A1\CheckState=0
SD%201\I\O%20Peripherals\Row%3A1\UsageOfMio=

[Power]
SD%200\I\O%20Peripherals\Row%3A2\CheckState=0
SD%200\I\O%20Peripherals\Row%3A2\UsageOfMio=
SD%201\I\O%20Peripherals\Row%3A2\CheckState=0
SD%201\I\O%20Peripherals\Row%3A2\UsageOfMio=

[Moderm%20signals]
UART%200\I\O%20Peripherals\Row%3A0\CheckState=0
UART%200\I\O%20Peripherals\Row%3A0\UsageOfMio=
UART%201\I\O%20Peripherals\Row%3A0\CheckState=0
UART%201\I\O%20Peripherals\Row%3A0\UsageOfMio=

[SS%5B0%5D%20IO]
SPI%200\I\O%20Peripherals\Row%3A0\CheckState=2
SPI%200\I\O%20Peripherals\Row%3A0\UsageOfMio=EMIO
SPI%201\I\O%20Peripherals\Row%3A0\CheckState=2
SPI%201\I\O%20Peripherals\Row%3A0\UsageOfMio=EMIO

[SS%5B1%5D%20IO]
SPI%200\I\O%20Peripherals\Row%3A1\CheckState=2
SPI%200\I\O%20Peripherals\Row%3A1\UsageOfMio=EMIO
SPI%201\I\O%20Peripherals\Row%3A1\CheckState=2
SPI%201\I\O%20Peripherals\Row%3A1\UsageOfMio=EMIO

[SS%5B2%5D%20IO]
SPI%200\I\O%20Peripherals\Row%3A2\CheckState=2
SPI%200\I\O%20Peripherals\Row%3A2\UsageOfMio=EMIO
SPI%201\I\O%20Peripherals\Row%3A2\CheckState=2
SPI%201\I\O%20Peripherals\Row%3A2\UsageOfMio=EMIO

[GPIO%20MIO]
GPIO\I\O%20Peripherals\Row%3A0\CheckState=2
GPIO\I\O%20Peripherals\Row%3A0\UsageOfMio=MIO

[EMIO%20GPIO%20%28Width%29]
GPIO\I\O%20Peripherals\Row%3A1\CheckState=0
GPIO\I\O%20Peripherals\Row%3A1\UsageOfMio=

[ENET%20Reset]
GPIO\I\O%20Peripherals\Row%3A2\CheckState=2
GPIO\I\O%20Peripherals\Row%3A2\UsageOfMio=Share reset pin

[USB%20Reset]
GPIO\I\O%20Peripherals\Row%3A3\CheckState=2
GPIO\I\O%20Peripherals\Row%3A3\UsageOfMio=Share reset pin

[I2C%20Reset]
GPIO\I\O%20Peripherals\Row%3A4\CheckState=2
GPIO\I\O%20Peripherals\Row%3A4\UsageOfMio=Share reset pin

[ENET0%20Reset]
ENET%20Reset\GPIO\I\O%20Peripherals\Row%3A0\CheckState=0
ENET%20Reset\GPIO\I\O%20Peripherals\Row%3A0\UsageOfMio=

[ENET1%20Reset]
ENET%20Reset\GPIO\I\O%20Peripherals\Row%3A1\CheckState=0
ENET%20Reset\GPIO\I\O%20Peripherals\Row%3A1\UsageOfMio=

[USB0%20Reset]
USB%20Reset\GPIO\I\O%20Peripherals\Row%3A0\CheckState=0
USB%20Reset\GPIO\I\O%20Peripherals\Row%3A0\UsageOfMio=

[USB1%20Reset]
USB%20Reset\GPIO\I\O%20Peripherals\Row%3A1\CheckState=0
USB%20Reset\GPIO\I\O%20Peripherals\Row%3A1\UsageOfMio=

[I2C0%20Reset]
I2C%20Reset\GPIO\I\O%20Peripherals\Row%3A0\CheckState=0
I2C%20Reset\GPIO\I\O%20Peripherals\Row%3A0\UsageOfMio=

[I2C1%20Reset]
I2C%20Reset\GPIO\I\O%20Peripherals\Row%3A1\CheckState=0
I2C%20Reset\GPIO\I\O%20Peripherals\Row%3A1\UsageOfMio=

[Page%3A0%20ID%3A0%20Col%3A0]
Name=General
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A1%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A2%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A3%20Col%3A0]
Name=AXI Non Secure Enablement
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A4%20Col%3A1]
Name=0
Type=ComboBox
Value=0
Param=PCW_USE_AXI_NONSECURE

[Page%3A0%20ID%3A5%20Col%3A2]
Name=Enable AXI Non Secure Transaction
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A6%20Col%3A0]
Name=GP Slave AXI Interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A7%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A8%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A9%20Col%3A0]
Name=HP Slave AXI Interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A10%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A11%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A12%20Col%3A0]
Name=UART0 Baud Rate
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A13%20Col%3A1]
Name=115200
Type=ComboBox
Value=115200
Param=PCW_UART0_BAUD_RATE

[Page%3A0%20ID%3A14%20Col%3A2]
Name="Baud rate is generated with internally fixed UART Ref Clock Freq=100MHz and Clock Source=IO PLL. As all possible standard baud rates can be generated with 100MHz Uart Ref clock."
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A15%20Col%3A0]
Name=UART1 Baud Rate
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A16%20Col%3A1]
Name=115200
Type=ComboBox
Value=115200
Param=PCW_UART1_BAUD_RATE

[Page%3A0%20ID%3A17%20Col%3A2]
Name="Baud rate is generated with internally fixed UART Ref Clock Freq=100MHz and Clock Source=IO PLL. As all possible standard baud rates can be generated with 100MHz Uart Ref clock."
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A18%20Col%3A0]
Name=PL AXI idle Port
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A19%20Col%3A1]
Name=
Type=CheckBox
Value=0
Param=PCW_USE_AXI_FABRIC_IDLE

[Page%3A0%20ID%3A20%20Col%3A2]
Name=Enables idle AXI signal to the PS used to indicate that there are no outstanding AXI transactions in the PL
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A21%20Col%3A0]
Name=Processor event interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A22%20Col%3A1]
Name=
Type=CheckBox
Value=0
Param=PCW_USE_PROC_EVENT_BUS

[Page%3A0%20ID%3A23%20Col%3A2]
Name=Enables event bus which provides a low-latency and direct mechanism to transfer status and implement a wake mechanism between the APU and PL
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A24%20Col%3A0]
Name=Enable Clock Resets
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A25%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A26%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A27%20Col%3A0]
Name=GP Master AXI Interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A28%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A29%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A30%20Col%3A0]
Name=S AXI GP0 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A31%20Col%3A1]
Name=
Type=CheckBox
Value=2
Param=PCW_USE_S_AXI_GP0

[Page%3A0%20ID%3A32%20Col%3A2]
Name=Enables General purpose 32-bit AXI Slave interface 0
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A33%20Col%3A0]
Name=S AXI GP1 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A34%20Col%3A1]
Name=
Type=CheckBox
Value=2
Param=PCW_USE_S_AXI_GP1

[Page%3A0%20ID%3A35%20Col%3A2]
Name=Enables General purpose 32-bit AXI Slave interface 1
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A36%20Col%3A0]
Name=S AXI HP0 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A37%20Col%3A1]
Name=
Type=CheckBox
Value=2
Param=PCW_USE_S_AXI_HP0

[Page%3A0%20ID%3A38%20Col%3A2]
Name=Enables AXI high performance slave interface 0
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A39%20Col%3A0]
Name=S AXI HP1 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A40%20Col%3A1]
Name=
Type=CheckBox
Value=2
Param=PCW_USE_S_AXI_HP1

[Page%3A0%20ID%3A41%20Col%3A2]
Name=Enables AXI high performance slave interface 1
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A42%20Col%3A0]
Name=S AXI HP2 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A43%20Col%3A1]
Name=
Type=CheckBox
Value=2
Param=PCW_USE_S_AXI_HP2

[Page%3A0%20ID%3A44%20Col%3A2]
Name=Enables AXI high performance slave interface 2
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A45%20Col%3A0]
Name=S AXI HP3 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A46%20Col%3A1]
Name=
Type=CheckBox
Value=2
Param=PCW_USE_S_AXI_HP3

[Page%3A0%20ID%3A47%20Col%3A2]
Name=Enables AXI high performance slave interface 3
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A48%20Col%3A0]
Name=FCLK_RESET0_N
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A49%20Col%3A1]
Name=
Type=CheckBox
Value=2
Param=PCW_EN_RST0_PORT

[Page%3A0%20ID%3A50%20Col%3A2]
Name=Enables general purpose reset signal 0 for PL logic
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A51%20Col%3A0]
Name=FCLK_RESET1_N
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A52%20Col%3A1]
Name=
Type=CheckBox
Value=0
Param=PCW_EN_RST1_PORT

[Page%3A0%20ID%3A53%20Col%3A2]
Name=Enables general purpose reset signal 1 for PL logic
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A54%20Col%3A0]
Name=FCLK_RESET2_N
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A55%20Col%3A1]
Name=
Type=CheckBox
Value=0
Param=PCW_EN_RST2_PORT

[Page%3A0%20ID%3A56%20Col%3A2]
Name=Enables general purpose reset signal 2 for PL logic
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A57%20Col%3A0]
Name=FCLK_RESET3_N
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A58%20Col%3A1]
Name=
Type=CheckBox
Value=0
Param=PCW_EN_RST3_PORT

[Page%3A0%20ID%3A59%20Col%3A2]
Name=Enables general purpose reset signal 3 for PL logic
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A60%20Col%3A0]
Name=M AXI GP0 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A61%20Col%3A1]
Name=
Type=CheckBox
Value=2
Param=PCW_USE_M_AXI_GP0

[Page%3A0%20ID%3A62%20Col%3A2]
Name=Enables General purpose AXI master interface 0
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A63%20Col%3A0]
Name=M AXI GP1 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A64%20Col%3A1]
Name=
Type=CheckBox
Value=2
Param=PCW_USE_M_AXI_GP1

[Page%3A0%20ID%3A65%20Col%3A2]
Name=Enables General purpose AXI master interface 1
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A66%20Col%3A0]
Name=Data Width
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A67%20Col%3A1]
Name=32
Type=ComboBox
Value=32
Param=PCW_S_AXI_GP0_DATA_WIDTH

[Page%3A0%20ID%3A68%20Col%3A2]
Name=Data Width for GP0 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A69%20Col%3A0]
Name=Data Width
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A70%20Col%3A1]
Name=32
Type=ComboBox
Value=32
Param=PCW_S_AXI_GP1_DATA_WIDTH

[Page%3A0%20ID%3A71%20Col%3A2]
Name=Data Width for GP1 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A72%20Col%3A0]
Name=S AXI HP0 DATA WIDTH
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A73%20Col%3A1]
Name=64
Type=ComboBox
Value=64
Param=PCW_S_AXI_HP0_DATA_WIDTH

[Page%3A0%20ID%3A74%20Col%3A2]
Name=Allows HP0 to be used in 32/64 bit data width mode
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A75%20Col%3A0]
Name=S AXI HP1 DATA WIDTH
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A76%20Col%3A1]
Name=64
Type=ComboBox
Value=64
Param=PCW_S_AXI_HP1_DATA_WIDTH

[Page%3A0%20ID%3A77%20Col%3A2]
Name=Allows HP1 to be used in 32/64 bit data width mode
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A78%20Col%3A0]
Name=S AXI HP2 DATA WIDTH
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A79%20Col%3A1]
Name=64
Type=ComboBox
Value=64
Param=PCW_S_AXI_HP2_DATA_WIDTH

[Page%3A0%20ID%3A80%20Col%3A2]
Name=Allows HP2 to be used in 32/64 bit data width mode
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A81%20Col%3A0]
Name=S AXI HP3 DATA WIDTH
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A82%20Col%3A1]
Name=64
Type=ComboBox
Value=64
Param=PCW_S_AXI_HP3_DATA_WIDTH

[Page%3A0%20ID%3A83%20Col%3A2]
Name=Allows HP3 to be used in 32/64 bit data width mode
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A84%20Col%3A0]
Name=Static remap
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A85%20Col%3A1]
Name=
Type=CheckBox
Value=0
Param=PCW_M_AXI_GP0_ENABLE_STATIC_REMAP

[Page%3A0%20ID%3A86%20Col%3A2]
Name=Enables static remap for GP0 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A87%20Col%3A0]
Name=Thread ID Width
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A88%20Col%3A1]
Name=12
Type=LineEdit
Value=12
Param=PCW_M_AXI_GP0_THREAD_ID_WIDTH

[Page%3A0%20ID%3A89%20Col%3A2]
Name=Thread ID Width for GP0 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A90%20Col%3A0]
Name=Data Width
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A91%20Col%3A1]
Name=32
Type=ComboBox
Value=32
Param=PCW_M_AXI_GP0_DATA_WIDTH

[Page%3A0%20ID%3A92%20Col%3A2]
Name=Data Width for GP0 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A93%20Col%3A0]
Name=Static remap
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A94%20Col%3A1]
Name=
Type=CheckBox
Value=0
Param=PCW_M_AXI_GP1_ENABLE_STATIC_REMAP

[Page%3A0%20ID%3A95%20Col%3A2]
Name=Enables static remap for GP1 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A96%20Col%3A0]
Name=Thread ID Width
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A97%20Col%3A1]
Name=12
Type=LineEdit
Value=12
Param=PCW_M_AXI_GP1_THREAD_ID_WIDTH

[Page%3A0%20ID%3A98%20Col%3A2]
Name=Thread ID Width for GP1 interface
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A99%20Col%3A0]
Name=Data Width
Type=PlainTxt
Value=
Param=

[Page%3A0%20ID%3A100%20Col%3A1]
Name=32
Type=ComboBox
Value=32
Param=PCW_M_AXI_GP1_DATA_WIDTH

[Page%3A0%20ID%3A101%20Col%3A2]
Name=Data Width for GP1 interface
Type=PlainTxt
Value=
Param=

[INPUT_FREQUENCY_LINEEDIT]
Value=33.333333

[CPU_CLOCK_RATIO_COMBOBOX]
Value=6:2:1

[DDR_CHECKBOX]
Value=true

[Page%3A2%20ID%3A0%20Col%3A0]
Name=Processor/Memory Clocks
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A1%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A2%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A3%20Col%3A3]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A4%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A5%20Col%3A0]
Name=IO Peripheral Clocks
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A6%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A7%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A8%20Col%3A3]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A9%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A10%20Col%3A0]
Name=PL Fabric Clocks
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A11%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A12%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A13%20Col%3A3]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A14%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A15%20Col%3A0]
Name=Timers
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A16%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A17%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A18%20Col%3A3]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A19%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A20%20Col%3A0]
Name=CPU
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A21%20Col%3A1]
Name=CPU PLL
Type=ComboBox
Value=CPU PLL
Param=PCW_CPU_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A22%20Col%3A2]
Name=1000
Type=LineEdit
Value=1000
Param=PCW_APU_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A23%20Col%3A3]
Name=999.9999900000001
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A24%20Col%3A4]
Name=50 : 2000
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A25%20Col%3A0]
Name=DDR
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A26%20Col%3A1]
Name=DDR PLL
Type=ComboBox
Value=DDR PLL
Param=PCW_DDR_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A27%20Col%3A2]
Name=400
Type=LineEdit
Value=400
Param=PCW_UIPARAM_DDR_FREQ_MHZ

[Page%3A2%20ID%3A28%20Col%3A3]
Name=399.99999600000007
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A29%20Col%3A4]
Name=100 : 400
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A30%20Col%3A0]
Name=QSPI
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A31%20Col%3A1]
Name=IO PLL
Type=ComboBox
Value=IO PLL
Param=PCW_QSPI_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A32%20Col%3A2]
Name=200
Type=LineEdit
Value=200
Param=PCW_QSPI_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A33%20Col%3A3]
Name=199.99999800000003
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A34%20Col%3A4]
Name=10 : 200
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A35%20Col%3A0]
Name=ENET0
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A36%20Col%3A1]
Name=IO PLL
Type=ComboBox
Value=IO PLL
Param=PCW_ENET0_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A37%20Col%3A2]
Name=1000 Mbps
Type=ComboBox
Value=1000 Mbps
Param=PCW_ENET0_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A38%20Col%3A3]
Name=124.99999875000002
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A39%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A40%20Col%3A0]
Name=ENET1
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A41%20Col%3A1]
Name=External
Type=ComboBox
Value=External
Param=PCW_ENET1_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A42%20Col%3A2]
Name=1000 Mbps
Type=ComboBox
Value=1000 Mbps
Param=PCW_ENET1_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A43%20Col%3A3]
Name=125
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A44%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A45%20Col%3A0]
Name=SDIO
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A46%20Col%3A1]
Name=IO PLL
Type=ComboBox
Value=IO PLL
Param=PCW_SDIO_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A47%20Col%3A2]
Name=20
Type=LineEdit
Value=20
Param=PCW_SDIO_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A48%20Col%3A3]
Name=19.9999998
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A49%20Col%3A4]
Name=10 : 125
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A50%20Col%3A0]
Name=SPI
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A51%20Col%3A1]
Name=IO PLL
Type=ComboBox
Value=IO PLL
Param=PCW_SPI_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A52%20Col%3A2]
Name=166.666666
Type=LineEdit
Value=166.666666
Param=PCW_SPI_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A53%20Col%3A3]
Name=166.66666500000002
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A54%20Col%3A4]
Name=0 : 200
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A55%20Col%3A0]
Name=UART
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A56%20Col%3A1]
Name=IO PLL
Type=ComboBox
Value=IO PLL
Param=PCW_UART_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A57%20Col%3A2]
Name=100
Type=LineEdit
Value=100
Param=PCW_UART_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A58%20Col%3A3]
Name=99.99999900000002
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A59%20Col%3A4]
Name=10 : 200
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A60%20Col%3A0]
Name=FCLK_CLK0
Type=CheckBox
Value=2
Param=PCW_EN_CLK0_PORT

[Page%3A2%20ID%3A61%20Col%3A1]
Name=DDR PLL
Type=ComboBox
Value=DDR PLL
Param=PCW_FCLK0_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A62%20Col%3A2]
Name=100
Type=LineEdit
Value=100
Param=PCW_FPGA0_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A63%20Col%3A3]
Name=99.99999900000002
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A64%20Col%3A4]
Name=0.1 : 400
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A65%20Col%3A0]
Name=FCLK_CLK1
Type=CheckBox
Value=2
Param=PCW_EN_CLK1_PORT

[Page%3A2%20ID%3A66%20Col%3A1]
Name=DDR PLL
Type=ComboBox
Value=DDR PLL
Param=PCW_FCLK1_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A67%20Col%3A2]
Name=200
Type=LineEdit
Value=200
Param=PCW_FPGA1_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A68%20Col%3A3]
Name=199.99999800000003
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A69%20Col%3A4]
Name=0.1 : 400
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A70%20Col%3A0]
Name=FCLK_CLK2
Type=CheckBox
Value=2
Param=PCW_EN_CLK2_PORT

[Page%3A2%20ID%3A71%20Col%3A1]
Name=DDR PLL
Type=ComboBox
Value=DDR PLL
Param=PCW_FCLK2_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A72%20Col%3A2]
Name=250
Type=LineEdit
Value=250
Param=PCW_FPGA2_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A73%20Col%3A3]
Name=249.99999750000003
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A74%20Col%3A4]
Name=0.1 : 400
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A75%20Col%3A0]
Name=FCLK_CLK3
Type=CheckBox
Value=2
Param=PCW_EN_CLK3_PORT

[Page%3A2%20ID%3A76%20Col%3A1]
Name=DDR PLL
Type=ComboBox
Value=DDR PLL
Param=PCW_FCLK3_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A77%20Col%3A2]
Name=50
Type=LineEdit
Value=50
Param=PCW_FPGA3_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A78%20Col%3A3]
Name=49.99999950000001
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A79%20Col%3A4]
Name=0.1 : 400
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A80%20Col%3A0]
Name=WDT
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A81%20Col%3A1]
Name=CLK_APB
Type=ComboBox
Value=CLK_APB
Param=PCW_WDT_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A82%20Col%3A2]
Name=133.333333
Type=LineEdit
Value=133.333333
Param=PCW_WDT_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A83%20Col%3A3]
Name=83.33333250000001
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A84%20Col%3A4]
Name=0.1 : 200
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A85%20Col%3A0]
Name=TTC0
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A86%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A87%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A88%20Col%3A3]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A89%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A90%20Col%3A0]
Name=TTC1
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A91%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A92%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A93%20Col%3A3]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A94%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A95%20Col%3A0]
Name=TTC0_CLKIN0
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A96%20Col%3A1]
Name=CLK_APB
Type=ComboBox
Value=CLK_APB
Param=PCW_TTC0_CLK0_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A97%20Col%3A2]
Name=133.333333
Type=LineEdit
Value=133.333333
Param=PCW_TTC0_CLK0_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A98%20Col%3A3]
Name=83.33333250000001
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A99%20Col%3A4]
Name=0.1 : 200
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A100%20Col%3A0]
Name=TTC0_CLKIN1
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A101%20Col%3A1]
Name=CLK_APB
Type=ComboBox
Value=CLK_APB
Param=PCW_TTC0_CLK1_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A102%20Col%3A2]
Name=133.333333
Type=LineEdit
Value=133.333333
Param=PCW_TTC0_CLK1_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A103%20Col%3A3]
Name=83.33333250000001
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A104%20Col%3A4]
Name=0.1 : 200
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A105%20Col%3A0]
Name=TTC0_CLKIN2
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A106%20Col%3A1]
Name=CLK_APB
Type=ComboBox
Value=CLK_APB
Param=PCW_TTC0_CLK2_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A107%20Col%3A2]
Name=133.333333
Type=LineEdit
Value=133.333333
Param=PCW_TTC0_CLK2_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A108%20Col%3A3]
Name=83.33333250000001
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A109%20Col%3A4]
Name=0.1 : 200
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A110%20Col%3A0]
Name=TTC1_CLKIN0
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A111%20Col%3A1]
Name=CLK_APB
Type=ComboBox
Value=CLK_APB
Param=PCW_TTC1_CLK0_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A112%20Col%3A2]
Name=133.333333
Type=LineEdit
Value=133.333333
Param=PCW_TTC1_CLK0_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A113%20Col%3A3]
Name=83.33333250000001
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A114%20Col%3A4]
Name=0.1 : 200
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A115%20Col%3A0]
Name=TTC1_CLKIN1
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A116%20Col%3A1]
Name=CLK_APB
Type=ComboBox
Value=CLK_APB
Param=PCW_TTC1_CLK1_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A117%20Col%3A2]
Name=133.333333
Type=LineEdit
Value=133.333333
Param=PCW_TTC1_CLK1_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A118%20Col%3A3]
Name=83.33333250000001
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A119%20Col%3A4]
Name=0.1 : 200
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A120%20Col%3A0]
Name=TTC1_CLKIN2
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A121%20Col%3A1]
Name=CLK_APB
Type=ComboBox
Value=CLK_APB
Param=PCW_TTC1_CLK2_PERIPHERAL_CLKSRC

[Page%3A2%20ID%3A122%20Col%3A2]
Name=133.333333
Type=LineEdit
Value=133.333333
Param=PCW_TTC1_CLK2_PERIPHERAL_FREQMHZ

[Page%3A2%20ID%3A123%20Col%3A3]
Name=83.33333250000001
Type=PlainTxt
Value=
Param=

[Page%3A2%20ID%3A124%20Col%3A4]
Name=0.1 : 200
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A0%20Col%3A0]
Name=DDR Controller Configuration
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A1%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A2%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A3%20Col%3A0]
Name=Memory Part Configuration
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A4%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A5%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A6%20Col%3A0]
Name=Training/Board Details
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A7%20Col%3A1]
Name=User Input
Type=ComboBox
Value=User Input
Param=

[Page%3A3%20ID%3A8%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A9%20Col%3A0]
Name=Additive Latency (ns)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A10%20Col%3A1]
Name=disable
Type=ComboBox
Value=disable
Param=PCW_UIPARAM_DDR_AL

[Page%3A3%20ID%3A11%20Col%3A2]
Name=Additive Latency (ns). Increases the efficiency of the command and data bus for sustainable bandwidths
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A12%20Col%3A0]
Name=Enable Advanced Options
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A13%20Col%3A1]
Name=
Type=CheckBox
Value=0
Param=PCW_UIPARAM_DDR_ADV_ENABLE

[Page%3A3%20ID%3A14%20Col%3A2]
Name=Enable Advanced DDR Qos settings
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A15%20Col%3A0]
Name=Memory Type
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A16%20Col%3A1]
Name=DDR 3
Type=ComboBox
Value=DDR 3
Param=PCW_UIPARAM_DDR_MEMORY_TYPE

[Page%3A3%20ID%3A17%20Col%3A2]
Name=Type of memory interface.
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A18%20Col%3A0]
Name=Memory Part
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A19%20Col%3A1]
Name=MT41K256M16 XX-125
Type=ComboBox
Value=MT41K256M16 XX-125
Param=PCW_UIPARAM_DDR_PARTNO

[Page%3A3%20ID%3A20%20Col%3A2]
Name=Memory component part number. For unlisted parts choose \"Custom\". This will enable user input in the \"Memory Part Configuration\" section.
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A21%20Col%3A0]
Name=Effective DRAM Bus Width
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A22%20Col%3A1]
Name=32 Bit
Type=ComboBox
Value=32 Bit
Param=PCW_UIPARAM_DDR_BUS_WIDTH

[Page%3A3%20ID%3A23%20Col%3A2]
Name="Data width of DDR interface, not including ECC data width."
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A24%20Col%3A0]
Name=ECC
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A25%20Col%3A1]
Name=Disabled
Type=PlainTxt
Value=
Param=PCW_UIPARAM_DDR_ECC

[Page%3A3%20ID%3A26%20Col%3A2]
Name=Enables error correction code support. ECC is supported only for an effective data width of 16 bits
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A27%20Col%3A0]
Name=Burst Length
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A28%20Col%3A1]
Name=8
Type=ComboBox
Value=8
Param=PCW_UIPARAM_DDR_BL

[Page%3A3%20ID%3A29%20Col%3A2]
Name=Minimum number of data beats the controller should use when communicating with the DDR component
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A30%20Col%3A0]
Name=DDR
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A31%20Col%3A1]
Name=800
Type=LineEdit
Value=800
Param=

[Page%3A3%20ID%3A32%20Col%3A2]
Name=Memory clock frequency. The allowed freq range is (200 : 800)MHz
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A33%20Col%3A0]
Name=Juntion Temperature (C)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A34%20Col%3A1]
Name=Normal (0-85)
Type=ComboBox
Value=Normal (0-85)
Param=PCW_UIPARAM_DDR_HIGH_TEMP

[Page%3A3%20ID%3A35%20Col%3A2]
Name=Intended operating temperature range. Controls the DDR refresh interval
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A36%20Col%3A0]
Name=DRAM IC Bus Width
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A37%20Col%3A1]
Name=16 Bits
Type=PlainTxt
Value=
Param=PCW_UIPARAM_DDR_DRAM_WIDTH

[Page%3A3%20ID%3A38%20Col%3A2]
Name=Width of individual DRAM components.
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A39%20Col%3A0]
Name=DRAM Device Capacity
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A40%20Col%3A1]
Name=4096 MBits
Type=PlainTxt
Value=
Param=PCW_UIPARAM_DDR_DEVICE_CAPACITY

[Page%3A3%20ID%3A41%20Col%3A2]
Name=Storage capacity of individual DRAM components.
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A42%20Col%3A0]
Name=Speed Bin
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A43%20Col%3A1]
Name=DDR3-1600X
Type=ComboBox
Value=DDR3-1600X
Param=PCW_UIPARAM_DDR_SPEED_BIN

[Page%3A3%20ID%3A44%20Col%3A2]
Name=Speed bin of the individual DRAM components.
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A45%20Col%3A0]
Name=Bank Address Count (Bits)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A46%20Col%3A1]
Name=3
Type=LineEdit
Value=3
Param=PCW_UIPARAM_DDR_BANK_ADDR_COUNT

[Page%3A3%20ID%3A47%20Col%3A2]
Name=Number of bank address pins.
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A48%20Col%3A0]
Name=Row Address Count (Bits)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A49%20Col%3A1]
Name=15
Type=LineEdit
Value=15
Param=PCW_UIPARAM_DDR_ROW_ADDR_COUNT

[Page%3A3%20ID%3A50%20Col%3A2]
Name=Number of row address pins.
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A51%20Col%3A0]
Name=Col Address Count (Bits)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A52%20Col%3A1]
Name=10
Type=LineEdit
Value=10
Param=PCW_UIPARAM_DDR_COL_ADDR_COUNT

[Page%3A3%20ID%3A53%20Col%3A2]
Name=Number of column address pins.
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A54%20Col%3A0]
Name=CAS Latency (cycles)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A55%20Col%3A1]
Name=12
Type=LineEdit
Value=12
Param=PCW_UIPARAM_DDR_CL

[Page%3A3%20ID%3A56%20Col%3A2]
Name=Column Access Strobe (CAS) latency in memory clock cycles. it refers to the amount of time it takes for data to appear on the pins of the memory module
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A57%20Col%3A0]
Name=CAS Write Latency (cycles)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A58%20Col%3A1]
Name=8
Type=LineEdit
Value=8
Param=PCW_UIPARAM_DDR_CWL

[Page%3A3%20ID%3A59%20Col%3A2]
Name=CAS write latency setting in memory clock cycles.
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A60%20Col%3A0]
Name=RAS to CAS Delay (cycles)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A61%20Col%3A1]
Name=11
Type=LineEdit
Value=11
Param=PCW_UIPARAM_DDR_T_RCD

[Page%3A3%20ID%3A62%20Col%3A2]
Name="tRCD. Row address to column address delay time. It is the time required between the memory controller asserting a row address strobe (RAS), and then asserting the column address strobe (CAS)"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A63%20Col%3A0]
Name=Precharge Time (cycles)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A64%20Col%3A1]
Name=11
Type=LineEdit
Value=11
Param=PCW_UIPARAM_DDR_T_RP

[Page%3A3%20ID%3A65%20Col%3A2]
Name=tRP. Precharge Time is the number of clock cycles needed to terminate access to an open row of memory and open access to the next row
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A66%20Col%3A0]
Name=tRC (ns)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A67%20Col%3A1]
Name=48.75
Type=LineEdit
Value=48.75
Param=PCW_UIPARAM_DDR_T_RC

[Page%3A3%20ID%3A68%20Col%3A2]
Name=Row cycle time (ns)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A69%20Col%3A0]
Name=tRASmin (ns)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A70%20Col%3A1]
Name=35.0
Type=LineEdit
Value=35.0
Param=PCW_UIPARAM_DDR_T_RAS_MIN

[Page%3A3%20ID%3A71%20Col%3A2]
Name=Minimum number of memory clock cycles required between an Active and Precharge command
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A72%20Col%3A0]
Name=tFAW (ns)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A73%20Col%3A1]
Name=40.0
Type=LineEdit
Value=40.0
Param=PCW_UIPARAM_DDR_T_FAW

[Page%3A3%20ID%3A74%20Col%3A2]
Name=Determines the number of activates that can be performed within a certain window of time
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A75%20Col%3A0]
Name=DRAM Training
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A76%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A77%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A78%20Col%3A0]
Name=DQS to Clock Delay (ns)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A79%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A80%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A81%20Col%3A0]
Name=Board Delay (ns)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A82%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A83%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A84%20Col%3A0]
Name=Read Priority
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A85%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A86%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A87%20Col%3A0]
Name=Write Priority
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A88%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A89%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A90%20Col%3A0]
Name=Enable HPR
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A91%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A92%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A93%20Col%3A0]
Name=HPR/LPR Queue Partitioning
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A94%20Col%3A1]
Name=HPR(0)/LPR(32)
Type=PlainTxt
Value=
Param=PCW_DDR_HPRLPR_QUEUE_PARTITION

[Page%3A3%20ID%3A95%20Col%3A2]
Name=Indicates the desired partitioning for high and low priority reads in the queue. Note that the queue has a depth of 32 read requests
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A96%20Col%3A0]
Name=LPR to Critical Priority Level
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A97%20Col%3A1]
Name=2
Type=LineEdit
Value=2
Param=PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL

[Page%3A3%20ID%3A98%20Col%3A2]
Name=The number of clocks that the LPR queue can be starved before it goes critical. Unit: 32 DDR cycles. This value sets the DDR LPR_register. valid values are between 0 and 2047
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A99%20Col%3A0]
Name=HPR to Critical Priority Level
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A100%20Col%3A1]
Name=15
Type=LineEdit
Value=15
Param=PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL

[Page%3A3%20ID%3A101%20Col%3A2]
Name=The number of clocks that the HPR queue can be starved before it goes critical. Unit: 32 DDR cycles. This value sets the DDR LPR_register. valid values are between 0 and 2047
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A102%20Col%3A0]
Name=Write to Critical Priority Level
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A103%20Col%3A1]
Name=2
Type=LineEdit
Value=2
Param=PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL

[Page%3A3%20ID%3A104%20Col%3A2]
Name=Write to Critical Priority Level. The number of clocks that the write queue can be starved before it goes critical. Unit: 32 DDR cycles. This value sets the DDR WR_register. valid values are between 0 and 2047
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A105%20Col%3A0]
Name=Write leveling
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A106%20Col%3A1]
Name=
Type=CheckBox
Value=2
Param=PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL

[Page%3A3%20ID%3A107%20Col%3A2]
Name="Enables Write Leveling calibration, which adjusts write DQS relative to the DDR clock"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A108%20Col%3A0]
Name=Write level adjustment
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A109%20Col%3A1]
Name=
Type=CheckBox
Value=2
Param=

[Page%3A3%20ID%3A110%20Col%3A2]
Name="Enable Write Leveling Adjustment, which align write latency"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A111%20Col%3A0]
Name=Read gate
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A112%20Col%3A1]
Name=
Type=CheckBox
Value=2
Param=PCW_UIPARAM_DDR_TRAIN_READ_GATE

[Page%3A3%20ID%3A113%20Col%3A2]
Name="Enables Read Gate calibration, which adjusts valid RD DQS window."
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A114%20Col%3A0]
Name=Read data eye
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A115%20Col%3A1]
Name=
Type=CheckBox
Value=2
Param=PCW_UIPARAM_DDR_TRAIN_DATA_EYE

[Page%3A3%20ID%3A116%20Col%3A2]
Name="Enables Read Data Eye calibration, which adjusts the read DQS to the center of read DQ"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A117%20Col%3A0]
Name=DQS0
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A118%20Col%3A1]
Name=-0.047
Type=LineEdit
Value=-0.047
Param=PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0

[Page%3A3%20ID%3A119%20Col%3A2]
Name=DQS to Clock delay [0] (ns). The DQS path delay subtracted from the clock path delay
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A120%20Col%3A0]
Name=DQS1
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A121%20Col%3A1]
Name=-0.025
Type=LineEdit
Value=-0.025
Param=PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1

[Page%3A3%20ID%3A122%20Col%3A2]
Name=DQS to Clock delay [1] (ns). The DQS path delay subtracted from the clock path delay
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A123%20Col%3A0]
Name=DQS2
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A124%20Col%3A1]
Name=-0.006
Type=LineEdit
Value=-0.006
Param=PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2

[Page%3A3%20ID%3A125%20Col%3A2]
Name=DQS to Clock delay [2] (ns). The DQS path delay subtracted from the clock path delay
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A126%20Col%3A0]
Name=DQS3
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A127%20Col%3A1]
Name=-0.017
Type=LineEdit
Value=-0.017
Param=PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3

[Page%3A3%20ID%3A128%20Col%3A2]
Name=DQS to Clock delay [3] (ns). The DQS path delay subtracted from the clock path delay
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A129%20Col%3A0]
Name=DQ[7:0]
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A130%20Col%3A1]
Name=0.080
Type=LineEdit
Value=0.080
Param=PCW_UIPARAM_DDR_BOARD_DELAY0

[Page%3A3%20ID%3A131%20Col%3A2]
Name="Board delay [0] (ns). The midrange of data (DDR_DQ, DDR_DM) trace delays averaged with the midrange of clock (DDR_CK, DR_CK_N) trace delays for byte lane 0"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A132%20Col%3A0]
Name=DQ[15:8]
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A133%20Col%3A1]
Name=0.063
Type=LineEdit
Value=0.063
Param=PCW_UIPARAM_DDR_BOARD_DELAY1

[Page%3A3%20ID%3A134%20Col%3A2]
Name="Board delay [1] (ns). The midrange of data (DDR_DQ, DDR_DM) trace delays averaged with the midrange of clock (DDR_CK, DR_CK_N) trace delays for byte lane 1"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A135%20Col%3A0]
Name=DQ[23:16]
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A136%20Col%3A1]
Name=0.057
Type=LineEdit
Value=0.057
Param=PCW_UIPARAM_DDR_BOARD_DELAY2

[Page%3A3%20ID%3A137%20Col%3A2]
Name="Board delay [2] (ns). The midrange of data (DDR_DQ, DDR_DM) trace delays averaged with the midrange of clock (DDR_CK, DR_CK_N) trace delays for byte lane 2"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A138%20Col%3A0]
Name=DQ[31:24]
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A139%20Col%3A1]
Name=0.068
Type=LineEdit
Value=0.068
Param=PCW_UIPARAM_DDR_BOARD_DELAY3

[Page%3A3%20ID%3A140%20Col%3A2]
Name="Board delay [3] (ns). The midrange of data (DDR_DQ, DDR_DM) trace delays averaged with the midrange of clock (DDR_CK, DR_CK_N) trace delays for byte lane 3"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A141%20Col%3A0]
Name=DDR Read Port 0-Priority (HP0)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A142%20Col%3A1]
Name=<Select>
Type=PlainTxt
Value=
Param=PCW_DDR_PRIORITY_READPORT_0

[Page%3A3%20ID%3A143%20Col%3A2]
Name="The read priority of DDR port 0. This sets an initial value for an aging down-counter (High = 0x0, Medium = 0x200, and Low = 0x3ff). At any instant, a lower aging counter value takes priority over a high one"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A144%20Col%3A0]
Name=DDR Read Port 1-Priority (HP1)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A145%20Col%3A1]
Name=<Select>
Type=PlainTxt
Value=
Param=PCW_DDR_PRIORITY_READPORT_1

[Page%3A3%20ID%3A146%20Col%3A2]
Name="The read priority of DDR port 1. This sets an initial value for an aging down-counter (High = 0x0, Medium = 0x200, and Low = 0x3ff). At any instant, a lower aging counter value takes priority over a high one"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A147%20Col%3A0]
Name=DDR Read Port 2-Priority (HP2)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A148%20Col%3A1]
Name=<Select>
Type=PlainTxt
Value=
Param=PCW_DDR_PRIORITY_READPORT_2

[Page%3A3%20ID%3A149%20Col%3A2]
Name="The read priority of DDR port 2. This sets an initial value for an aging down-counter (High = 0x0, Medium = 0x200, and Low = 0x3ff). At any instant, a lower aging counter value takes priority over a high one"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A150%20Col%3A0]
Name=DDR Read Port 3-Priority (HP3)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A151%20Col%3A1]
Name=<Select>
Type=PlainTxt
Value=
Param=PCW_DDR_PRIORITY_READPORT_3

[Page%3A3%20ID%3A152%20Col%3A2]
Name="The read priority of DDR port 3. This sets an initial value for an aging down-counter (High = 0x0, Medium = 0x200, and Low = 0x3ff). At any instant, a lower aging counter value takes priority over a high one"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A153%20Col%3A0]
Name=DDR Read Port 4-Priority (CPU)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A154%20Col%3A1]
Name=<Select>
Type=PlainTxt
Value=
Param=PCW_DDR_PRIORITY_READPORT_4

[Page%3A3%20ID%3A155%20Col%3A2]
Name="The read priority of DDR port 4. This sets an initial value for an aging down-counter (High = 0x0, Medium = 0x200, and Low = 0x3ff). At any instant, a lower aging counter value takes priority over a high one"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A156%20Col%3A0]
Name=DDR write Port 0-Priority (HP0)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A157%20Col%3A1]
Name=<Select>
Type=PlainTxt
Value=
Param=PCW_DDR_PRIORITY_WRITEPORT_0

[Page%3A3%20ID%3A158%20Col%3A2]
Name="The write priority of DDR port 0. This sets an initial value for an aging down-counter (High = 0x4, Medium = 0x200, and Low = 0x3ff). At any instant, a lower aging counter value takes priority over a high one"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A159%20Col%3A0]
Name=DDR write Port 1-Priority (HP1)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A160%20Col%3A1]
Name=<Select>
Type=PlainTxt
Value=
Param=PCW_DDR_PRIORITY_WRITEPORT_1

[Page%3A3%20ID%3A161%20Col%3A2]
Name="The write priority of DDR port 1. This sets an initial value for an aging down-counter (High = 0x4, Medium = 0x200, and Low = 0x3ff). At any instant, a lower aging counter value takes priority over a high one"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A162%20Col%3A0]
Name=DDR write Port 2-Priority (HP2)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A163%20Col%3A1]
Name=<Select>
Type=PlainTxt
Value=
Param=PCW_DDR_PRIORITY_WRITEPORT_2

[Page%3A3%20ID%3A164%20Col%3A2]
Name="The write priority of DDR port 2. This sets an initial value for an aging down-counter (High = 0x4, Medium = 0x200, and Low = 0x3ff). At any instant, a lower aging counter value takes priority over a high one"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A165%20Col%3A0]
Name=DDR write Port 3-Priority (HP3)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A166%20Col%3A1]
Name=<Select>
Type=PlainTxt
Value=
Param=PCW_DDR_PRIORITY_WRITEPORT_3

[Page%3A3%20ID%3A167%20Col%3A2]
Name="The write priority of DDR port 3. This sets an initial value for an aging down-counter (High = 0x4, Medium = 0x200, and Low = 0x3ff). At any instant, a lower aging counter value takes priority over a high one"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A168%20Col%3A0]
Name=DDR write Port 4-Priority (CPU)
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A169%20Col%3A1]
Name=<Select>
Type=PlainTxt
Value=
Param=PCW_DDR_PRIORITY_WRITEPORT_4

[Page%3A3%20ID%3A170%20Col%3A2]
Name="The write priority of DDR port 4. This sets an initial value for an aging down-counter (High = 0x4, Medium = 0x200, and Low = 0x3ff). At any instant, a lower aging counter value takes priority over a high one"
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A171%20Col%3A0]
Name=DDR Port 0-Enable HPR
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A172%20Col%3A1]
Name=0
Type=PlainTxt
Value=
Param=PCW_DDR_PORT0_HPR_ENABLE

[Page%3A3%20ID%3A173%20Col%3A2]
Name=Enables the usage of high priority reads on DDR port 0. This port is used by HP0
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A174%20Col%3A0]
Name=DDR Port 1-Enable HPR
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A175%20Col%3A1]
Name=0
Type=PlainTxt
Value=
Param=PCW_DDR_PORT1_HPR_ENABLE

[Page%3A3%20ID%3A176%20Col%3A2]
Name=Enables the usage of high priority reads on DDR port 1. This port is used by HP1
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A177%20Col%3A0]
Name=DDR Port 2-Enable HPR
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A178%20Col%3A1]
Name=0
Type=PlainTxt
Value=
Param=PCW_DDR_PORT2_HPR_ENABLE

[Page%3A3%20ID%3A179%20Col%3A2]
Name=Enables the usage of high priority reads on DDR port 2. This port is used by HP2
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A180%20Col%3A0]
Name=DDR Port 3-Enable HPR
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A181%20Col%3A1]
Name=0
Type=PlainTxt
Value=
Param=PCW_DDR_PORT3_HPR_ENABLE

[Page%3A3%20ID%3A182%20Col%3A2]
Name=Enables the usage of high priority reads on DDR port 3. This port is used by HP3
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A183%20Col%3A0]
Name=DDR Port 4-Enable HPR
Type=PlainTxt
Value=
Param=

[Page%3A3%20ID%3A184%20Col%3A1]
Name=0
Type=PlainTxt
Value=
Param=PCW_DDR_PORT4_HPR_ENABLE

[Page%3A3%20ID%3A185%20Col%3A2]
Name=Enables the usage of high priority reads on DDR port 4. This port is used by CPU
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A0%20Col%3A0]
Name=CLK0
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A1%20Col%3A1]
Name=0
Type=LineEdit
Value=0
Param=PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM

[Page%3A4%20ID%3A2%20Col%3A2]
Name=54.563
Type=LineEdit
Value=54.563
Param=PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH

[Page%3A4%20ID%3A3%20Col%3A3]
Name=160
Type=LineEdit
Value=160
Param=PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY

[Page%3A4%20ID%3A4%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A5%20Col%3A5]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A6%20Col%3A0]
Name=CLK1
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A7%20Col%3A1]
Name=0
Type=LineEdit
Value=0
Param=PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM

[Page%3A4%20ID%3A8%20Col%3A2]
Name=54.563
Type=LineEdit
Value=54.563
Param=PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH

[Page%3A4%20ID%3A9%20Col%3A3]
Name=160
Type=LineEdit
Value=160
Param=PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY

[Page%3A4%20ID%3A10%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A11%20Col%3A5]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A12%20Col%3A0]
Name=CLK2
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A13%20Col%3A1]
Name=0
Type=LineEdit
Value=0
Param=PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM

[Page%3A4%20ID%3A14%20Col%3A2]
Name=54.563
Type=LineEdit
Value=54.563
Param=PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH

[Page%3A4%20ID%3A15%20Col%3A3]
Name=160
Type=LineEdit
Value=160
Param=PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY

[Page%3A4%20ID%3A16%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A17%20Col%3A5]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A18%20Col%3A0]
Name=CLK3
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A19%20Col%3A1]
Name=0
Type=LineEdit
Value=0
Param=PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM

[Page%3A4%20ID%3A20%20Col%3A2]
Name=54.563
Type=LineEdit
Value=54.563
Param=PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH

[Page%3A4%20ID%3A21%20Col%3A3]
Name=160
Type=LineEdit
Value=160
Param=PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY

[Page%3A4%20ID%3A22%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A23%20Col%3A5]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A24%20Col%3A0]
Name=DQS0
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A25%20Col%3A1]
Name=0
Type=LineEdit
Value=0
Param=PCW_UIPARAM_DDR_DQS_0_LENGTH_MM

[Page%3A4%20ID%3A26%20Col%3A2]
Name=101.239
Type=LineEdit
Value=101.239
Param=PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH

[Page%3A4%20ID%3A27%20Col%3A3]
Name=160
Type=LineEdit
Value=160
Param=PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY

[Page%3A4%20ID%3A28%20Col%3A4]
Name=-0.047
Type=PlainTxt
Value=
Param=PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0

[Page%3A4%20ID%3A29%20Col%3A5]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A30%20Col%3A0]
Name=DQS1
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A31%20Col%3A1]
Name=0
Type=LineEdit
Value=0
Param=PCW_UIPARAM_DDR_DQS_1_LENGTH_MM

[Page%3A4%20ID%3A32%20Col%3A2]
Name=79.5025
Type=LineEdit
Value=79.5025
Param=PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH

[Page%3A4%20ID%3A33%20Col%3A3]
Name=160
Type=LineEdit
Value=160
Param=PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY

[Page%3A4%20ID%3A34%20Col%3A4]
Name=-0.025
Type=PlainTxt
Value=
Param=PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1

[Page%3A4%20ID%3A35%20Col%3A5]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A36%20Col%3A0]
Name=DQS2
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A37%20Col%3A1]
Name=0
Type=LineEdit
Value=0
Param=PCW_UIPARAM_DDR_DQS_2_LENGTH_MM

[Page%3A4%20ID%3A38%20Col%3A2]
Name=60.536
Type=LineEdit
Value=60.536
Param=PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH

[Page%3A4%20ID%3A39%20Col%3A3]
Name=160
Type=LineEdit
Value=160
Param=PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY

[Page%3A4%20ID%3A40%20Col%3A4]
Name=-0.006
Type=PlainTxt
Value=
Param=PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2

[Page%3A4%20ID%3A41%20Col%3A5]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A42%20Col%3A0]
Name=DQS3
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A43%20Col%3A1]
Name=0
Type=LineEdit
Value=0
Param=PCW_UIPARAM_DDR_DQS_3_LENGTH_MM

[Page%3A4%20ID%3A44%20Col%3A2]
Name=71.7715
Type=LineEdit
Value=71.7715
Param=PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH

[Page%3A4%20ID%3A45%20Col%3A3]
Name=160
Type=LineEdit
Value=160
Param=PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY

[Page%3A4%20ID%3A46%20Col%3A4]
Name=-0.017
Type=PlainTxt
Value=
Param=PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3

[Page%3A4%20ID%3A47%20Col%3A5]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A48%20Col%3A0]
Name=DQ[7:0]
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A49%20Col%3A1]
Name=0
Type=LineEdit
Value=0
Param=PCW_UIPARAM_DDR_DQ_0_LENGTH_MM

[Page%3A4%20ID%3A50%20Col%3A2]
Name=104.5365
Type=LineEdit
Value=104.5365
Param=PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH

[Page%3A4%20ID%3A51%20Col%3A3]
Name=160
Type=LineEdit
Value=160
Param=PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY

[Page%3A4%20ID%3A52%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A53%20Col%3A5]
Name=0.080
Type=PlainTxt
Value=
Param=PCW_PACKAGE_DDR_BOARD_DELAY0

[Page%3A4%20ID%3A54%20Col%3A0]
Name=DQ[15:8]
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A55%20Col%3A1]
Name=0
Type=LineEdit
Value=0
Param=PCW_UIPARAM_DDR_DQ_1_LENGTH_MM

[Page%3A4%20ID%3A56%20Col%3A2]
Name=70.676
Type=LineEdit
Value=70.676
Param=PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH

[Page%3A4%20ID%3A57%20Col%3A3]
Name=160
Type=LineEdit
Value=160
Param=PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY

[Page%3A4%20ID%3A58%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A59%20Col%3A5]
Name=0.063
Type=PlainTxt
Value=
Param=PCW_PACKAGE_DDR_BOARD_DELAY1

[Page%3A4%20ID%3A60%20Col%3A0]
Name=DQ[23:16]
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A61%20Col%3A1]
Name=0
Type=LineEdit
Value=0
Param=PCW_UIPARAM_DDR_DQ_2_LENGTH_MM

[Page%3A4%20ID%3A62%20Col%3A2]
Name=59.1615
Type=LineEdit
Value=59.1615
Param=PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH

[Page%3A4%20ID%3A63%20Col%3A3]
Name=160
Type=LineEdit
Value=160
Param=PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY

[Page%3A4%20ID%3A64%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A65%20Col%3A5]
Name=0.057
Type=PlainTxt
Value=
Param=PCW_PACKAGE_DDR_BOARD_DELAY2

[Page%3A4%20ID%3A66%20Col%3A0]
Name=DQ[31:24]
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A67%20Col%3A1]
Name=0
Type=LineEdit
Value=0
Param=PCW_UIPARAM_DDR_DQ_3_LENGTH_MM

[Page%3A4%20ID%3A68%20Col%3A2]
Name=81.319
Type=LineEdit
Value=81.319
Param=PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH

[Page%3A4%20ID%3A69%20Col%3A3]
Name=160
Type=LineEdit
Value=160
Param=PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY

[Page%3A4%20ID%3A70%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A4%20ID%3A71%20Col%3A5]
Name=0.068
Type=PlainTxt
Value=
Param=PCW_PACKAGE_DDR_BOARD_DELAY3

[Page%3A5%20ID%3A0%20Col%3A0]
Name=Nand Cycle Parameters
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A1%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A2%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A3%20Col%3A3]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A4%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A5%20Col%3A5]
Name=Enable NAND peripheral to configure timing parameters.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A6%20Col%3A0]
Name=NOR Cycle Parameters
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A7%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A8%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A9%20Col%3A3]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A10%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A11%20Col%3A5]
Name=Enable NOR chip select to configure timing parameters of NOR.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A12%20Col%3A0]
Name=SRAM Cycle Parameters
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A13%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A14%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A15%20Col%3A3]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A16%20Col%3A4]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A17%20Col%3A5]
Name=Enable SRAM chip select to configure timing paramters of SRAM.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A18%20Col%3A0]
Name=T_WHR
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A19%20Col%3A1]
Name=80
Type=PlainTxt
Value=
Param=PCW_NAND_CYCLES_T_WHR

[Page%3A5%20ID%3A20%20Col%3A2]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A21%20Col%3A3]
Name=14
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A22%20Col%3A4]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A23%20Col%3A5]
Name=WE# high to RE# low time for asynchronous interface.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A24%20Col%3A0]
Name=T_RHW
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A25%20Col%3A1]
Name=100
Type=PlainTxt
Value=
Param=PCW_NAND_CYCLES_T_RHW

[Page%3A5%20ID%3A26%20Col%3A2]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A27%20Col%3A3]
Name=17
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A28%20Col%3A4]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A29%20Col%3A5]
Name=RE# high to WE# low time for asynchronous interface.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A30%20Col%3A0]
Name=T_ADL
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A31%20Col%3A1]
Name=70
Type=PlainTxt
Value=
Param=PCW_NAND_CYCLES_T_ADL

[Page%3A5%20ID%3A32%20Col%3A2]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A33%20Col%3A3]
Name=12
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A34%20Col%3A4]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A35%20Col%3A5]
Name=ALE to data start time for asynchronous interface.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A36%20Col%3A0]
Name=T_CCS
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A37%20Col%3A1]
Name=10
Type=PlainTxt
Value=
Param=PCW_NAND_CYCLES_T_CCS

[Page%3A5%20ID%3A38%20Col%3A2]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A39%20Col%3A3]
Name=2
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A40%20Col%3A4]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A41%20Col%3A5]
Name=Change column setup.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A42%20Col%3A0]
Name=T_WW
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A43%20Col%3A1]
Name=100
Type=PlainTxt
Value=
Param=PCW_NAND_CYCLES_T_WW

[Page%3A5%20ID%3A44%20Col%3A2]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A45%20Col%3A3]
Name=17
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A46%20Col%3A4]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A47%20Col%3A5]
Name=WP# transition to command cycle delay. This field is used to parameterize the tWW delay. The expected tWW delay value will be TWW+5 clkb clock cycles
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A48%20Col%3A0]
Name=T_RR
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A49%20Col%3A1]
Name=20
Type=PlainTxt
Value=
Param=PCW_NAND_CYCLES_T_RR

[Page%3A5%20ID%3A50%20Col%3A2]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A51%20Col%3A3]
Name=4
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A52%20Col%3A4]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A53%20Col%3A5]
Name=Read high to Read low. TRR time period from rising edge on read/buys input line to the moment when the read enable signal can be asserted.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A54%20Col%3A0]
Name=T_WB
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A55%20Col%3A1]
Name=100
Type=PlainTxt
Value=
Param=PCW_NAND_CYCLES_T_WB

[Page%3A5%20ID%3A56%20Col%3A2]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A57%20Col%3A3]
Name=17
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A58%20Col%3A4]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A59%20Col%3A5]
Name="Busy time for interface change. The busy time when the interface changes from asynchromous to synchronous using the SET FEATURES (EFh) command, or from synchronous to asynchronous using the RESET (FFh) command."
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A60%20Col%3A0]
Name=T_RWH
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A61%20Col%3A1]
Name=10
Type=PlainTxt
Value=
Param=PCW_NAND_CYCLES_T_RWH

[Page%3A5%20ID%3A62%20Col%3A2]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A63%20Col%3A3]
Name=2
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A64%20Col%3A4]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A65%20Col%3A5]
Name=RE# or WE# high hold time.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A66%20Col%3A0]
Name=T_RWP
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A67%20Col%3A1]
Name=12
Type=PlainTxt
Value=
Param=PCW_NAND_CYCLES_T_RWP

[Page%3A5%20ID%3A68%20Col%3A2]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A69%20Col%3A3]
Name=2
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A70%20Col%3A4]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A71%20Col%3A5]
Name=RE# or WE# pulse width.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A72%20Col%3A0]
Name=T_DLY
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A73%20Col%3A1]
Name=0
Type=PlainTxt
Value=
Param=PCW_NAND_CYCLES_T_DLY

[Page%3A5%20ID%3A74%20Col%3A2]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A75%20Col%3A3]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A76%20Col%3A4]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A77%20Col%3A5]
Name=Read delay cycle.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A78%20Col%3A0]
Name=T_PRC
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A79%20Col%3A1]
Name=0
Type=PlainTxt
Value=
Param=PCW_NOR_CS0_T_PRC

[Page%3A5%20ID%3A80%20Col%3A2]
Name=0
Type=PlainTxt
Value=
Param=PCW_NOR_CS1_T_PRC

[Page%3A5%20ID%3A81%20Col%3A3]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A82%20Col%3A4]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A83%20Col%3A5]
Name=Page mode read cycle time.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A84%20Col%3A0]
Name=T_BTA
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A85%20Col%3A1]
Name=1
Type=PlainTxt
Value=
Param=PCW_NOR_CS0_T_BTA

[Page%3A5%20ID%3A86%20Col%3A2]
Name=1
Type=PlainTxt
Value=
Param=PCW_NOR_CS1_T_BTA

[Page%3A5%20ID%3A87%20Col%3A3]
Name=1
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A88%20Col%3A4]
Name=1
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A89%20Col%3A5]
Name="Static memory idle cycles between \"read to write\", or \"write to read\", or \"read to read when chip-select changes\" for memory data bus turn around time."
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A90%20Col%3A0]
Name=T_WP
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A91%20Col%3A1]
Name=45
Type=PlainTxt
Value=
Param=PCW_NOR_CS0_T_WP

[Page%3A5%20ID%3A92%20Col%3A2]
Name=45
Type=PlainTxt
Value=
Param=PCW_NOR_CS1_T_WP

[Page%3A5%20ID%3A93%20Col%3A3]
Name=8
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A94%20Col%3A4]
Name=8
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A95%20Col%3A5]
Name=Write pulse width.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A96%20Col%3A0]
Name=T_WR
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A97%20Col%3A1]
Name=15
Type=PlainTxt
Value=
Param=PCW_NOR_CS0_T_WR

[Page%3A5%20ID%3A98%20Col%3A2]
Name=15
Type=PlainTxt
Value=
Param=PCW_NOR_CS1_T_WR

[Page%3A5%20ID%3A99%20Col%3A3]
Name=3
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A100%20Col%3A4]
Name=3
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A101%20Col%3A5]
Name=Write address data hold time.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A102%20Col%3A0]
Name=T_AS
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A103%20Col%3A1]
Name=5
Type=PlainTxt
Value=
Param=PCW_NOR_CS0_T_AS

[Page%3A5%20ID%3A104%20Col%3A2]
Name=5
Type=PlainTxt
Value=
Param=PCW_NOR_CS1_T_AS

[Page%3A5%20ID%3A105%20Col%3A3]
Name=1
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A106%20Col%3A4]
Name=1
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A107%20Col%3A5]
Name=Write address setup time.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A108%20Col%3A0]
Name=T_RC
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A109%20Col%3A1]
Name=115
Type=PlainTxt
Value=
Param=PCW_NOR_CS0_T_RC

[Page%3A5%20ID%3A110%20Col%3A2]
Name=115
Type=PlainTxt
Value=
Param=PCW_NOR_CS1_T_RC

[Page%3A5%20ID%3A111%20Col%3A3]
Name=20
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A112%20Col%3A4]
Name=20
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A113%20Col%3A5]
Name=Read cycle time.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A114%20Col%3A0]
Name=T_PRC
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A115%20Col%3A1]
Name=0
Type=PlainTxt
Value=
Param=PCW_NOR_SRAM_CS0_T_PRC

[Page%3A5%20ID%3A116%20Col%3A2]
Name=0
Type=PlainTxt
Value=
Param=PCW_NOR_SRAM_CS1_T_PRC

[Page%3A5%20ID%3A117%20Col%3A3]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A118%20Col%3A4]
Name=0
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A119%20Col%3A5]
Name=Page mode read cycle time.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A120%20Col%3A0]
Name=T_BTA
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A121%20Col%3A1]
Name=1
Type=PlainTxt
Value=
Param=PCW_NOR_SRAM_CS0_T_BTA

[Page%3A5%20ID%3A122%20Col%3A2]
Name=1
Type=PlainTxt
Value=
Param=PCW_NOR_SRAM_CS1_T_BTA

[Page%3A5%20ID%3A123%20Col%3A3]
Name=1
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A124%20Col%3A4]
Name=1
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A125%20Col%3A5]
Name="Static memory idle cycles between \"read to write\", or \"write to read\", or \"read to read when chip-select changes\" for memory data bus turn around time."
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A126%20Col%3A0]
Name=T_WP
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A127%20Col%3A1]
Name=45
Type=PlainTxt
Value=
Param=PCW_NOR_SRAM_CS0_T_WP

[Page%3A5%20ID%3A128%20Col%3A2]
Name=45
Type=PlainTxt
Value=
Param=PCW_NOR_SRAM_CS1_T_WP

[Page%3A5%20ID%3A129%20Col%3A3]
Name=8
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A130%20Col%3A4]
Name=8
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A131%20Col%3A5]
Name=Write pulse width.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A132%20Col%3A0]
Name=T_WR
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A133%20Col%3A1]
Name=15
Type=PlainTxt
Value=
Param=PCW_NOR_SRAM_CS0_T_WR

[Page%3A5%20ID%3A134%20Col%3A2]
Name=15
Type=PlainTxt
Value=
Param=PCW_NOR_SRAM_CS1_T_WR

[Page%3A5%20ID%3A135%20Col%3A3]
Name=3
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A136%20Col%3A4]
Name=3
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A137%20Col%3A5]
Name=Write address data hold time.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A138%20Col%3A0]
Name=T_AS
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A139%20Col%3A1]
Name=5
Type=PlainTxt
Value=
Param=PCW_NOR_SRAM_CS0_T_AS

[Page%3A5%20ID%3A140%20Col%3A2]
Name=5
Type=PlainTxt
Value=
Param=PCW_NOR_SRAM_CS1_T_AS

[Page%3A5%20ID%3A141%20Col%3A3]
Name=1
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A142%20Col%3A4]
Name=1
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A143%20Col%3A5]
Name=Write address setup time.
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A144%20Col%3A0]
Name=T_RC
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A145%20Col%3A1]
Name=115
Type=PlainTxt
Value=
Param=PCW_NOR_SRAM_CS0_T_RC

[Page%3A5%20ID%3A146%20Col%3A2]
Name=115
Type=PlainTxt
Value=
Param=PCW_NOR_SRAM_CS1_T_RC

[Page%3A5%20ID%3A147%20Col%3A3]
Name=20
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A148%20Col%3A4]
Name=20
Type=PlainTxt
Value=
Param=

[Page%3A5%20ID%3A149%20Col%3A5]
Name=Read cycle time.
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A0%20Col%3A0]
Name=Fabric Interrupts
Type=CheckBox
Value=2
Param=PCW_USE_FABRIC_INTERRUPT

[Page%3A6%20ID%3A1%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A2%20Col%3A2]
Name=Enable PL Interrupts to PS and vice versa
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A3%20Col%3A0]
Name=PL-PS Interrupt Ports
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A4%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A5%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A6%20Col%3A0]
Name=PS-PL Interrupt Ports
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A7%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A8%20Col%3A2]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A9%20Col%3A0]
Name=IRQ_F2P[15:0]
Type=CheckBox
Value=2
Param=PCW_IRQ_F2P_INTR

[Page%3A6%20ID%3A10%20Col%3A1]
Name="[91:84], [64:57]"
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A11%20Col%3A2]
Name=Enables 16-bit interrupt port from the PL. MSB is assigned the highest Interrupt ID of 91
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A12%20Col%3A0]
Name=Core0_nFIQ
Type=CheckBox
Value=0
Param=PCW_CORE0_FIQ_INTR

[Page%3A6%20ID%3A13%20Col%3A1]
Name=28
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A14%20Col%3A2]
Name=Enables fast private interrupt signal for CPU0 from the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A15%20Col%3A0]
Name=Core0_nIRQ
Type=CheckBox
Value=0
Param=PCW_CORE0_IRQ_INTR

[Page%3A6%20ID%3A16%20Col%3A1]
Name=31
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A17%20Col%3A2]
Name=Enables private interrupt signal for CPU0 from the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A18%20Col%3A0]
Name=Core1_nFIQ
Type=CheckBox
Value=0
Param=PCW_CORE1_FIQ_INTR

[Page%3A6%20ID%3A19%20Col%3A1]
Name=28
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A20%20Col%3A2]
Name=Enables fast private interrupt signal for CPU1 from the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A21%20Col%3A0]
Name=Core1_nIRQ
Type=CheckBox
Value=0
Param=PCW_CORE1_IRQ_INTR

[Page%3A6%20ID%3A22%20Col%3A1]
Name=31
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A23%20Col%3A2]
Name=Enables private interrupt signal for CPU1 from the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A24%20Col%3A0]
Name=IRQ_P2F_DMAC0
Type=CheckBox
Value=0
Param=PCW_P2F_DMAC0_INTR

[Page%3A6%20ID%3A25%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A26%20Col%3A2]
Name=Enables shared interrupt signal 0 from DMAC to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A27%20Col%3A0]
Name=IRQ_P2F_NFC
Type=CheckBox
Value=0
Param=PCW_P2F_NFC_INTR

[Page%3A6%20ID%3A28%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A29%20Col%3A2]
Name=Enables shared interrupt signal from SMC to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A30%20Col%3A0]
Name=IRQ_P2F_QSPI
Type=CheckBox
Value=0
Param=PCW_P2F_QSPI_INTR

[Page%3A6%20ID%3A31%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A32%20Col%3A2]
Name=Enables shared interrupt signal from QSPI to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A33%20Col%3A0]
Name=IRQ_P2F_GPIO
Type=CheckBox
Value=0
Param=PCW_P2F_GPIO_INTR

[Page%3A6%20ID%3A34%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A35%20Col%3A2]
Name=Enables shared interrupt signal from GPIO to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A36%20Col%3A0]
Name=IRQ_P2F_USB0
Type=CheckBox
Value=0
Param=PCW_P2F_USB0_INTR

[Page%3A6%20ID%3A37%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A38%20Col%3A2]
Name=Enables shared interrupt signal from USB 0 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A39%20Col%3A0]
Name=IRQ_P2F_ENET0
Type=CheckBox
Value=0
Param=PCW_P2F_ENET0_INTR

[Page%3A6%20ID%3A40%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A41%20Col%3A2]
Name=Enables shared interrupt and weak signals from ETHERNET 0 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A42%20Col%3A0]
Name=IRQ_P2F_SDIO0
Type=CheckBox
Value=0
Param=PCW_P2F_SDIO0_INTR

[Page%3A6%20ID%3A43%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A44%20Col%3A2]
Name=Enables shared interrupt signal from SDIO 0 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A45%20Col%3A0]
Name=IRQ_P2F_I2C0
Type=CheckBox
Value=0
Param=PCW_P2F_I2C0_INTR

[Page%3A6%20ID%3A46%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A47%20Col%3A2]
Name=Enables shared interrupt signal from I2C 0 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A48%20Col%3A0]
Name=IRQ_P2F_SPI0
Type=CheckBox
Value=0
Param=PCW_P2F_SPI0_INTR

[Page%3A6%20ID%3A49%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A50%20Col%3A2]
Name=Enables shared interrupt signal from SPI 0 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A51%20Col%3A0]
Name=IRQ_P2F_UART0
Type=CheckBox
Value=0
Param=PCW_P2F_UART0_INTR

[Page%3A6%20ID%3A52%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A53%20Col%3A2]
Name=Enables shared interrupt signal from UART 0 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A54%20Col%3A0]
Name=IRQ_P2F_CAN0
Type=CheckBox
Value=0
Param=PCW_P2F_CAN0_INTR

[Page%3A6%20ID%3A55%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A56%20Col%3A2]
Name=Enables shared interrupt signal from CAN 0 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A57%20Col%3A0]
Name=IRQ_P2F_USB1
Type=CheckBox
Value=0
Param=PCW_P2F_USB1_INTR

[Page%3A6%20ID%3A58%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A59%20Col%3A2]
Name=Enables shared interrupt signal from USB 1 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A60%20Col%3A0]
Name=IRQ_P2F_ENET1
Type=CheckBox
Value=0
Param=PCW_P2F_ENET1_INTR

[Page%3A6%20ID%3A61%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A62%20Col%3A2]
Name=Enables shared interrupt and weak signals from ETHERNET 1 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A63%20Col%3A0]
Name=IRQ_P2F_SDIO1
Type=CheckBox
Value=0
Param=PCW_P2F_SDIO1_INTR

[Page%3A6%20ID%3A64%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A65%20Col%3A2]
Name=Enables shared interrupt signal from SDIO 1 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A66%20Col%3A0]
Name=IRQ_P2F_I2C1
Type=CheckBox
Value=0
Param=PCW_P2F_I2C0_INTR

[Page%3A6%20ID%3A67%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A68%20Col%3A2]
Name=Enables shared interrupt signal from I2C 1 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A69%20Col%3A0]
Name=IRQ_P2F_SPI1
Type=CheckBox
Value=0
Param=PCW_P2F_SPI1_INTR

[Page%3A6%20ID%3A70%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A71%20Col%3A2]
Name=Enables shared interrupt signal from SPI 1 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A72%20Col%3A0]
Name=IRQ_P2F_UART1
Type=CheckBox
Value=0
Param=PCW_P2F_UART1_INTR

[Page%3A6%20ID%3A73%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A74%20Col%3A2]
Name=Enables shared interrupt signal from UART 1 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A75%20Col%3A0]
Name=IRQ_P2F_CAN1
Type=CheckBox
Value=0
Param=PCW_P2F_CAN1_INTR

[Page%3A6%20ID%3A76%20Col%3A1]
Name=
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A77%20Col%3A2]
Name=Enables shared interrupt signal from CAN 1 to the PL
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A78%20Col%3A0]
Name=Bus Width
Type=PlainTxt
Value=
Param=

[Page%3A6%20ID%3A79%20Col%3A1]
Name=16
Type=ComboBox
Value=16
Param=PCW_NUM_F2P_INTR_INPUTS

[Page%3A6%20ID%3A80%20Col%3A2]
Name=IRQ_F2P Bus Width
Type=PlainTxt
Value=
Param=

[GPIO]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A0\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A0\IOName=MIO 0
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A0\Signal=gpio[0]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A0\IOType=LVCMOS 3.3V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A0\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A0\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A0\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A0\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A1\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A1\IOName=MIO 7
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A1\Signal=gpio[7]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A1\IOType=LVCMOS 3.3V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A1\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A1\Pullup=disabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A1\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A1\Direction=out
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A2\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A2\IOName=MIO 8
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A2\Signal=gpio[8]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A2\IOType=LVCMOS 3.3V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A2\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A2\Pullup=disabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A2\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A2\Direction=out
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A3\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A3\IOName=MIO 9
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A3\Signal=gpio[9]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A3\IOType=LVCMOS 3.3V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A3\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A3\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A3\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A3\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A4\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A4\IOName=MIO 14
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A4\Signal=gpio[14]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A4\IOType=LVCMOS 3.3V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A4\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A4\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A4\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A4\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A5\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A5\IOName=MIO 15
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A5\Signal=gpio[15]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A5\IOType=LVCMOS 3.3V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A5\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A5\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A5\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A5\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A6\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A6\IOName=MIO 28
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A6\Signal=gpio[28]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A6\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A6\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A6\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A6\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A6\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A7\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A7\IOName=MIO 29
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A7\Signal=gpio[29]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A7\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A7\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A7\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A7\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A7\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A8\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A8\IOName=MIO 32
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A8\Signal=gpio[32]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A8\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A8\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A8\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A8\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A8\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A9\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A9\IOName=MIO 33
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A9\Signal=gpio[33]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A9\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A9\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A9\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A9\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A9\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A10\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A10\IOName=MIO 47
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A10\Signal=gpio[47]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A10\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A10\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A10\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A10\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A10\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A11\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A11\IOName=MIO 48
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A11\Signal=gpio[48]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A11\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A11\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A11\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A11\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A11\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A12\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A12\IOName=MIO 49
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A12\Signal=gpio[49]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A12\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A12\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A12\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A12\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A12\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A13\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A13\IOName=MIO 50
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A13\Signal=gpio[50]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A13\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A13\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A13\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A13\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A13\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A14\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A14\IOName=MIO 51
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A14\Signal=gpio[51]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A14\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A14\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A14\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A14\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A14\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A15\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A15\IOName=MIO 50
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A15\Signal=gpio[50]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A15\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A15\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A15\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A15\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A15\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A16\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A16\IOName=MIO 51
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A16\Signal=gpio[51]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A16\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A16\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A16\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A16\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A16\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A17\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A17\IOName=MIO 39
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A17\Signal=gpio[39]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A17\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A17\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A17\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A17\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A17\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A18\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A18\IOName=MIO 47
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A18\Signal=gpio[47]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A18\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A18\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A18\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A18\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A18\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A19\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A19\IOName=MIO 48
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A19\Signal=gpio[48]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A19\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A19\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A19\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A19\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A19\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A20\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A20\IOName=MIO 49
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A20\Signal=gpio[49]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A20\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A20\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A20\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A20\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A20\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A21\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A21\IOName=MIO 50
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A21\Signal=gpio[50]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A21\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A21\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A21\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A21\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A21\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A22\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A22\IOName=MIO 51
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A22\Signal=gpio[51]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A22\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A22\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A22\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A22\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A22\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A23\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A23\IOName=MIO 33
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A23\Signal=gpio[33]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A23\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A23\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A23\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A23\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A23\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A24\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A24\IOName=MIO 34
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A24\Signal=gpio[34]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A24\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A24\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A24\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A24\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A24\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A25\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A25\IOName=MIO 35
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A25\Signal=gpio[35]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A25\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A25\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A25\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A25\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A25\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A26\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A26\IOName=MIO 36
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A26\Signal=gpio[36]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A26\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A26\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A26\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A26\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A26\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A27\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A27\IOName=MIO 37
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A27\Signal=gpio[37]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A27\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A27\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A27\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A27\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A27\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A28\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A28\IOName=MIO 38
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A28\Signal=gpio[38]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A28\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A28\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A28\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A28\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A28\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A29\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A29\IOName=MIO 39
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A29\Signal=gpio[39]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A29\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A29\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A29\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A29\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A29\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A30\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A30\IOName=MIO 47
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A30\Signal=gpio[47]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A30\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A30\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A30\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A30\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A30\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A31\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A31\IOName=MIO 48
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A31\Signal=gpio[48]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A31\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A31\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A31\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A31\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A31\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A32\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A32\IOName=MIO 49
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A32\Signal=gpio[49]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A32\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A32\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A32\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A32\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A32\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A33\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A33\IOName=MIO 50
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A33\Signal=gpio[50]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A33\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A33\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A33\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A33\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A33\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A34\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A34\IOName=MIO 51
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A34\Signal=gpio[51]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A34\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A34\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A34\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A34\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A34\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A35\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A35\IOName=MIO 52
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A35\Signal=gpio[52]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A35\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A35\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A35\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A35\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A35\Direction=inout
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A36\Peripheral=GPIO
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A36\IOName=MIO 53
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A36\Signal=gpio[53]
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A36\IOType=LVCMOS 1.8V
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A36\Speed=slow
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A36\Pullup=enabled
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A36\Driver=8mA
GPIO%20MIO\GPIO\I\O%20Peripherals\Row%3A36\Direction=inout

[Page%3A3%20Type%3A0%20MemoryPart%20Index%3A0]
Value=

[Page%3A3%20Type%3A0%20MemoryPart%20Index%3A1]
Value=

[Page%3A3%20Type%3A0%20MemoryPart%20Index%3A2]
Value=

[Page%3A3%20Type%3A0%20MemoryPart%20Index%3A3]
Value=

[Page%3A3%20Type%3A0%20MemoryPart%20Index%3A4]
Value=

[Page%3A3%20Type%3A0%20MemoryPart%20Index%3A5]
Value=

[Page%3A3%20Type%3A0%20MemoryPart%20Index%3A6]
Value=

[Page%3A3%20Type%3A0%20MemoryPart%20Index%3A7]
Value=

[Page%3A3%20Type%3A0%20MemoryPart%20Index%3A8]
Value=

[Page%3A3%20Type%3A0%20MemoryPart%20Index%3A9]
Value=

[Page%3A3%20Type%3A0%20MemoryPart%20Index%3A10]
Value=

[Page%3A3%20Type%3A0%20MemoryPart%20Index%3A11]
Value=

[Page%3A3%20Type%3A0%20MemoryPart%20Index%3A12]
Value=

[Page%3A3%20Type%3A1%20MemoryPart%20Index%3A0]
Value=

[Page%3A3%20Type%3A1%20MemoryPart%20Index%3A1]
Value=

[Page%3A3%20Type%3A1%20MemoryPart%20Index%3A2]
Value=

[Page%3A3%20Type%3A1%20MemoryPart%20Index%3A3]
Value=

[Page%3A3%20Type%3A1%20MemoryPart%20Index%3A4]
Value=

[Page%3A3%20Type%3A1%20MemoryPart%20Index%3A5]
Value=

[Page%3A3%20Type%3A1%20MemoryPart%20Index%3A6]
Value=

[Page%3A3%20Type%3A1%20MemoryPart%20Index%3A7]
Value=

[Page%3A3%20Type%3A1%20MemoryPart%20Index%3A8]
Value=

[Page%3A3%20Type%3A1%20MemoryPart%20Index%3A9]
Value=

[Page%3A3%20Type%3A1%20MemoryPart%20Index%3A10]
Value=

[Page%3A3%20Type%3A1%20MemoryPart%20Index%3A11]
Value=

[Page%3A3%20Type%3A1%20MemoryPart%20Index%3A12]
Value=

[Page%3A3%20Type%3A2%20MemoryPart%20Index%3A0]
Value=

[Page%3A3%20Type%3A2%20MemoryPart%20Index%3A1]
Value=

[Page%3A3%20Type%3A2%20MemoryPart%20Index%3A2]
Value=

[Page%3A3%20Type%3A2%20MemoryPart%20Index%3A3]
Value=

[Page%3A3%20Type%3A2%20MemoryPart%20Index%3A4]
Value=

[Page%3A3%20Type%3A2%20MemoryPart%20Index%3A5]
Value=

[Page%3A3%20Type%3A2%20MemoryPart%20Index%3A6]
Value=

[Page%3A3%20Type%3A2%20MemoryPart%20Index%3A7]
Value=

[Page%3A3%20Type%3A2%20MemoryPart%20Index%3A8]
Value=

[Page%3A3%20Type%3A2%20MemoryPart%20Index%3A9]
Value=

[Page%3A3%20Type%3A2%20MemoryPart%20Index%3A10]
Value=

[Page%3A3%20Type%3A2%20MemoryPart%20Index%3A11]
Value=

[Page%3A3%20Type%3A2%20MemoryPart%20Index%3A12]
Value=
