
*** Running vivado
    with args -log design_tutorial_2_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_tutorial_2_wrapper.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_tutorial_2_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad1/Xilinx/Vivado/2018.1/data/ip'.
Command: synth_design -top design_tutorial_2_wrapper -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14412 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1476.441 ; gain = 0.000 ; free physical = 1937 ; free virtual = 35909
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_wrapper' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/hdl/design_tutorial_2_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_axi_bram_ctrl_0_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_axi_bram_ctrl_0_0' (1#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_axi_uartlite_0_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_axi_uartlite_0_0' (2#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_blk_mem_gen_0_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_blk_mem_gen_0_0' (3#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_clk_wiz_1_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_clk_wiz_1_0' (4#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_axi_gpio_0_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_axi_gpio_0_0' (5#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_axi_gpio_1_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_axi_gpio_1_0' (6#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_axi_gpio_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_mdm_1_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_mdm_1_0' (7#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_microblaze_0_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_microblaze_0_0' (8#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_microblaze_0_axi_intc_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_microblaze_0_axi_intc_0' (9#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_microblaze_0_axi_periph_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:588]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1CVWSSQ' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:1524]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1CVWSSQ' (10#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:1524]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1PSUNPN' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:1656]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1PSUNPN' (11#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:1656]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_UACVUW' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_UACVUW' (12#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:1788]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_10E51L' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:1920]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_10E51L' (13#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:1920]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1M4379R' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:2052]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_auto_pc_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_auto_pc_0' (14#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_auto_pc_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'design_tutorial_2_auto_pc_0' requires 56 connections, but only 52 given [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:2267]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1M4379R' (15#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:2052]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_2KL9TG' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:2556]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_2KL9TG' (16#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:2556]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_xbar_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_xbar_0' (17#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_microblaze_0_axi_periph_0' (18#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:588]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_D7N3OT' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:2322]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_dlmb_bram_if_cntlr_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_dlmb_bram_if_cntlr_0' (19#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_dlmb_v10_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_dlmb_v10_0' (20#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'design_tutorial_2_dlmb_v10_0' requires 25 connections, but only 24 given [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:2468]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_ilmb_bram_if_cntlr_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_ilmb_bram_if_cntlr_0' (21#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_ilmb_v10_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_ilmb_v10_0' (22#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'design_tutorial_2_ilmb_v10_0' requires 25 connections, but only 24 given [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:2514]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_lmb_bram_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_lmb_bram_0' (23#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'design_tutorial_2_lmb_bram_0' requires 16 connections, but only 14 given [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:2539]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_D7N3OT' (24#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:2322]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_microblaze_0_xlconcat_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_microblaze_0_xlconcat_0' (25#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_microblaze_0_xlconcat_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_tutorial_2_rst_clk_wiz_1_100M_0' [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_rst_clk_wiz_1_100M_0' (26#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/.Xil/Vivado-14371-ug239/realtime/design_tutorial_2_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_1_100M' of module 'design_tutorial_2_rst_clk_wiz_1_100M_0' requires 10 connections, but only 9 given [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:576]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2' (27#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/synth/design_tutorial_2.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_tutorial_2_wrapper' (28#1) [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/hdl/design_tutorial_2_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_2KL9TG has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_2KL9TG has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_2KL9TG has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_2KL9TG has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m04_couplers_imp_1M4379R has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m03_couplers_imp_10E51L has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_10E51L has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_10E51L has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_10E51L has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_UACVUW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_UACVUW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_UACVUW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_UACVUW has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1PSUNPN has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1PSUNPN has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1PSUNPN has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1PSUNPN has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CVWSSQ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CVWSSQ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1CVWSSQ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1CVWSSQ has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1476.441 ; gain = 0.000 ; free physical = 1949 ; free virtual = 35919
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.441 ; gain = 0.000 ; free physical = 1950 ; free virtual = 35920
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1476.441 ; gain = 0.000 ; free physical = 1950 ; free virtual = 35920
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_0/design_tutorial_2_microblaze_0_0/design_tutorial_2_microblaze_0_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_0/design_tutorial_2_microblaze_0_0/design_tutorial_2_microblaze_0_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_axi_intc_0/design_tutorial_2_microblaze_0_axi_intc_0/design_tutorial_2_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_axi_intc_0/design_tutorial_2_microblaze_0_axi_intc_0/design_tutorial_2_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_axi_intc'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_xlconcat_0/design_tutorial_2_microblaze_0_xlconcat_0/design_tutorial_2_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_xlconcat'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_microblaze_0_xlconcat_0/design_tutorial_2_microblaze_0_xlconcat_0/design_tutorial_2_microblaze_0_xlconcat_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_xlconcat'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_mdm_1_0/design_tutorial_2_mdm_1_0/design_tutorial_2_mdm_1_0_in_context.xdc] for cell 'design_tutorial_2_i/mdm_1'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_mdm_1_0/design_tutorial_2_mdm_1_0/design_tutorial_2_mdm_1_0_in_context.xdc] for cell 'design_tutorial_2_i/mdm_1'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0_in_context.xdc] for cell 'design_tutorial_2_i/clk_wiz_1'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0_in_context.xdc] for cell 'design_tutorial_2_i/clk_wiz_1'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_rst_clk_wiz_1_100M_0/design_tutorial_2_rst_clk_wiz_1_100M_0/design_tutorial_2_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_tutorial_2_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_rst_clk_wiz_1_100M_0/design_tutorial_2_rst_clk_wiz_1_100M_0/design_tutorial_2_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_tutorial_2_i/rst_clk_wiz_1_100M'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_uartlite_0_0/design_tutorial_2_axi_uartlite_0_0/design_tutorial_2_axi_uartlite_0_0_in_context.xdc] for cell 'design_tutorial_2_i/axi_uartlite_0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_uartlite_0_0/design_tutorial_2_axi_uartlite_0_0/design_tutorial_2_axi_uartlite_0_0_in_context.xdc] for cell 'design_tutorial_2_i/axi_uartlite_0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_0_0/design_tutorial_2_axi_gpio_0_0/design_tutorial_2_axi_gpio_0_0_in_context.xdc] for cell 'design_tutorial_2_i/gpio_led'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_0_0/design_tutorial_2_axi_gpio_0_0/design_tutorial_2_axi_gpio_0_0_in_context.xdc] for cell 'design_tutorial_2_i/gpio_led'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_1_0/design_tutorial_2_axi_gpio_1_0/design_tutorial_2_axi_gpio_1_0_in_context.xdc] for cell 'design_tutorial_2_i/gpio_switch'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_gpio_1_0/design_tutorial_2_axi_gpio_1_0/design_tutorial_2_axi_gpio_1_0_in_context.xdc] for cell 'design_tutorial_2_i/gpio_switch'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_xbar_0/design_tutorial_2_xbar_0/design_tutorial_2_xbar_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_xbar_0/design_tutorial_2_xbar_0/design_tutorial_2_xbar_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_dlmb_v10_0/design_tutorial_2_dlmb_v10_0/design_tutorial_2_dlmb_v10_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_dlmb_v10_0/design_tutorial_2_dlmb_v10_0/design_tutorial_2_dlmb_v10_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_ilmb_v10_0/design_tutorial_2_ilmb_v10_0/design_tutorial_2_dlmb_v10_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_ilmb_v10_0/design_tutorial_2_ilmb_v10_0/design_tutorial_2_dlmb_v10_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_dlmb_bram_if_cntlr_0/design_tutorial_2_dlmb_bram_if_cntlr_0/design_tutorial_2_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_dlmb_bram_if_cntlr_0/design_tutorial_2_dlmb_bram_if_cntlr_0/design_tutorial_2_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_ilmb_bram_if_cntlr_0/design_tutorial_2_ilmb_bram_if_cntlr_0/design_tutorial_2_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_ilmb_bram_if_cntlr_0/design_tutorial_2_ilmb_bram_if_cntlr_0/design_tutorial_2_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_lmb_bram_0/design_tutorial_2_lmb_bram_0/design_tutorial_2_lmb_bram_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_lmb_bram_0/design_tutorial_2_lmb_bram_0/design_tutorial_2_lmb_bram_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_bram_ctrl_0_0/design_tutorial_2_axi_bram_ctrl_0_0/design_tutorial_2_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_tutorial_2_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_axi_bram_ctrl_0_0/design_tutorial_2_axi_bram_ctrl_0_0/design_tutorial_2_axi_bram_ctrl_0_0_in_context.xdc] for cell 'design_tutorial_2_i/axi_bram_ctrl_0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_blk_mem_gen_0_0/design_tutorial_2_blk_mem_gen_0_0/design_tutorial_2_blk_mem_gen_0_0_in_context.xdc] for cell 'design_tutorial_2_i/blk_mem_gen_0'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_blk_mem_gen_0_0/design_tutorial_2_blk_mem_gen_0_0/design_tutorial_2_blk_mem_gen_0_0_in_context.xdc] for cell 'design_tutorial_2_i/blk_mem_gen_0'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_auto_pc_0/design_tutorial_2_auto_pc_0/design_tutorial_2_auto_pc_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_auto_pc_0/design_tutorial_2_auto_pc_0/design_tutorial_2_auto_pc_0_in_context.xdc] for cell 'design_tutorial_2_i/microblaze_0_axi_periph/m04_couplers/auto_pc'
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc]
WARNING: [Vivado 12-584] No ports matched 'clock_rtl'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'clock_rtl'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'reset_rtl'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[0]'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'gpio_io_i[1]'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:12]
WARNING: [Vivado 12-584] No ports matched 'gpio_io_o[0]'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:16]
WARNING: [Vivado 12-584] No ports matched 'gpio_io_o[1]'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:17]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_rxd'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:22]
WARNING: [Vivado 12-584] No ports matched 'uart_rtl_txd'. [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc:23]
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_tutorial_2_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/microblaze1.2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_tutorial_2_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_tutorial_2_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1736.715 ; gain = 0.000 ; free physical = 1659 ; free virtual = 35635
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_tutorial_2_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_tutorial_2_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1727 ; free virtual = 35711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:33 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1727 ; free virtual = 35711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  /nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.srcs/sources_1/bd/design_tutorial_2/ip/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0/design_tutorial_2_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/gpio_switch. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_tutorial_2_i/microblaze_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1729 ; free virtual = 35713
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1729 ; free virtual = 35714
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_tutorial_2_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_tutorial_2_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_tutorial_2_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_tutorial_2_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_tutorial_2_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_tutorial_2_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_tutorial_2_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_tutorial_2_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_tutorial_2_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_tutorial_2_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_tutorial_2_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design design_tutorial_2_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1716 ; free virtual = 35703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_tutorial_2_i/mdm_1/Dbg_Clk_0' to pin 'design_tutorial_2_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_tutorial_2_i/mdm_1/Dbg_Update_0' to pin 'design_tutorial_2_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_tutorial_2_i/clk_wiz_1/clk_out1' to pin 'design_tutorial_2_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_tutorial_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_tutorial_2_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_tutorial_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'design_tutorial_2_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_tutorial_2_i/axi_bram_ctrl_0/bram_clk_a' to pin 'design_tutorial_2_i/axi_bram_ctrl_0/bbstub_bram_clk_a/O'
INFO: [Synth 8-5819] Moved 6 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1577 ; free virtual = 35589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1577 ; free virtual = 35589
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:42 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1577 ; free virtual = 35588
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1583 ; free virtual = 35589
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1583 ; free virtual = 35589
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1583 ; free virtual = 35589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1583 ; free virtual = 35589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1583 ; free virtual = 35589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1583 ; free virtual = 35589
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------------------+----------+
|      |BlackBox name                             |Instances |
+------+------------------------------------------+----------+
|1     |design_tutorial_2_xbar_0                  |         1|
|2     |design_tutorial_2_auto_pc_0               |         1|
|3     |design_tutorial_2_axi_bram_ctrl_0_0       |         1|
|4     |design_tutorial_2_axi_uartlite_0_0        |         1|
|5     |design_tutorial_2_blk_mem_gen_0_0         |         1|
|6     |design_tutorial_2_clk_wiz_1_0             |         1|
|7     |design_tutorial_2_axi_gpio_0_0            |         1|
|8     |design_tutorial_2_axi_gpio_1_0            |         1|
|9     |design_tutorial_2_mdm_1_0                 |         1|
|10    |design_tutorial_2_microblaze_0_0          |         1|
|11    |design_tutorial_2_microblaze_0_axi_intc_0 |         1|
|12    |design_tutorial_2_microblaze_0_xlconcat_0 |         1|
|13    |design_tutorial_2_rst_clk_wiz_1_100M_0    |         1|
|14    |design_tutorial_2_dlmb_bram_if_cntlr_0    |         1|
|15    |design_tutorial_2_dlmb_v10_0              |         1|
|16    |design_tutorial_2_ilmb_bram_if_cntlr_0    |         1|
|17    |design_tutorial_2_ilmb_v10_0              |         1|
|18    |design_tutorial_2_lmb_bram_0              |         1|
+------+------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------+------+
|      |Cell                                      |Count |
+------+------------------------------------------+------+
|1     |design_tutorial_2_auto_pc_0               |     1|
|2     |design_tutorial_2_axi_bram_ctrl_0_0       |     1|
|3     |design_tutorial_2_axi_gpio_0_0            |     1|
|4     |design_tutorial_2_axi_gpio_1_0            |     1|
|5     |design_tutorial_2_axi_uartlite_0_0        |     1|
|6     |design_tutorial_2_blk_mem_gen_0_0         |     1|
|7     |design_tutorial_2_clk_wiz_1_0             |     1|
|8     |design_tutorial_2_dlmb_bram_if_cntlr_0    |     1|
|9     |design_tutorial_2_dlmb_v10_0              |     1|
|10    |design_tutorial_2_ilmb_bram_if_cntlr_0    |     1|
|11    |design_tutorial_2_ilmb_v10_0              |     1|
|12    |design_tutorial_2_lmb_bram_0              |     1|
|13    |design_tutorial_2_mdm_1_0                 |     1|
|14    |design_tutorial_2_microblaze_0_0          |     1|
|15    |design_tutorial_2_microblaze_0_axi_intc_0 |     1|
|16    |design_tutorial_2_microblaze_0_xlconcat_0 |     1|
|17    |design_tutorial_2_rst_clk_wiz_1_100M_0    |     1|
|18    |design_tutorial_2_xbar_0                  |     1|
|19    |IBUF                                      |     4|
|20    |OBUF                                      |     3|
+------+------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------------+------+
|      |Instance                      |Module                                      |Cells |
+------+------------------------------+--------------------------------------------+------+
|1     |top                           |                                            |  1839|
|2     |  design_tutorial_2_i         |design_tutorial_2                           |  1832|
|3     |    microblaze_0_axi_periph   |design_tutorial_2_microblaze_0_axi_periph_0 |   765|
|4     |      m04_couplers            |m04_couplers_imp_1M4379R                    |   169|
|5     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_D7N3OT        |   496|
+------+------------------------------+--------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:42 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1583 ; free virtual = 35589
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1736.715 ; gain = 0.000 ; free physical = 1637 ; free virtual = 35644
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:43 . Memory (MB): peak = 1736.715 ; gain = 260.273 ; free physical = 1647 ; free virtual = 35653
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
78 Infos, 87 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:45 . Memory (MB): peak = 1736.715 ; gain = 479.828 ; free physical = 1623 ; free virtual = 35630
INFO: [Common 17-1381] The checkpoint '/nfs/ug/homes-0/s/smithqu1/GitHub/research2018/ece532_sdk/lab2/tutorial2/tutorial_2/tutorial_2.runs/synth_1/design_tutorial_2_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_tutorial_2_wrapper_utilization_synth.rpt -pb design_tutorial_2_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1736.715 ; gain = 0.000 ; free physical = 1623 ; free virtual = 35629
INFO: [Common 17-206] Exiting Vivado at Tue May  1 10:28:03 2018...
