/* SPDX-License-Identifier: MIT */
#include "../core/channel.h"
#include <assert.h>
#include <stdio.h>
#include <string.h>

/* Ordering/lifetime model only. No GPU or fence completion is simulated. */
struct model {
    uint32_t sched,instance,control,runlist,runbase,pbdma,preempt,root;
    uint32_t bar1,userd_base,put,fifo,gr_current;
    unsigned reads,writes,doorbells,tlbs,flushes;
    bool bad_post,fail_tlb,fail_preempt,hold_gr,fault_on_put;
};
static uint32_t read32(void *context,uint32_t address)
{
    struct model *m=context;++m->reads;
    switch(address) {
    case 0x57000200:return 0x1100;
    case 0x57000204:case 0x57002390:return 1;
    case 0x57002630:return m->sched;
    case 0x57800000:return m->instance;
    case 0x57800004:return m->control;
    case 0x57002270:return m->runbase;
    case 0x57002274:return m->runlist;
    case 0x57002284:case 0x57070000:return 0;
    case 0x57002634:return m->preempt;
    case 0x57003080:return m->pbdma;
    case 0x57409b00:return m->gr_current;
    case 0x57100c80:return m->fail_tlb?0x10000:0x18000;
    case 0x57001704:return m->bar1;
    case 0x57002254:return m->userd_base;
    case 0x5801308c:return m->bad_post?UINT32_MAX:m->put;
    case 0x57002100:return m->fifo;
    case 0x5700259c:case 0x57040108:case 0x57040148:
    case 0x57001100:case 0x57120058:case 0x5712005c:return 0;
    default:fprintf(stderr,"unexpected register read: %08x\n",address);assert(0);return UINT32_MAX;
    }
}
static void write32(void *context,uint32_t address,uint32_t value)
{
    struct model *m=context;++m->writes;
    switch(address) {
    case 0x57002630:
        if(!(value&1))assert(m->instance && m->runlist==2 && m->control);
        m->sched=value;break;
    case 0x57100cb8:m->root=value;break;
    case 0x57100cbc:assert(value==0x80000001);++m->tlbs;break;
    case 0x57800000:
        assert(m->sched&1);
        if(value)assert(m->tlbs && m->root==0xc00000);
        else assert(!m->runlist && !m->pbdma && !m->preempt);
        m->instance=value;if(!value)m->put=0;break;
    case 0x57800004:
        if(value&0x400){assert(m->instance);m->control=1;}
        if(value&0x800)m->control=0;
        break;
    case 0x57002270:assert(m->sched&1);m->runbase=value;break;
    case 0x57002274:
        assert(m->sched&1);
        if(value){assert(value==2 && m->control && m->runbase==0xc0045);m->pbdma=0x3000;}
        else assert(!m->control && !m->preempt);
        m->runlist=value;break;
    case 0x5801308c:
        assert(m->instance && m->control && m->runlist==2 && !m->sched);
        assert(value>m->put && value<512);
        m->put=value;++m->doorbells;m->gr_current=0x800c0040;
        if(m->fault_on_put)m->fifo=0x100;break;
    case 0x57002634:
        assert(value==0x01000000 && !m->control && (m->sched&1));
        m->preempt=m->fail_preempt?0x100000:0;
        if(!m->preempt){m->pbdma=0;if(!m->hold_gr)m->gr_current&=~0x80000000u;}
        break;
    case 0x57070000:assert(value==1 && !m->instance);++m->flushes;break;
    default:assert(!"unexpected register write");
    }
}
static void delay(void *context,uint32_t us)
{ (void)context;assert(us==2 || us==5); }
static void init(struct model *m,struct tg_gpu_channel *c)
{
    memset(m,0,sizeof(*m));memset(c,0,sizeof(*c));
    m->sched=1;m->bar1=0x800c0040;m->userd_base=0x10000013;
}
int main(void)
{
    struct model m;struct tg_gpu_channel c;
    struct tg_gpu_power power={.owned=true,.ready=true},other=power;
    struct tg_gpu_power_io io={.context=&m,.read32=read32,.write32=write32,.delay_us=delay};
    int owner=1,wrong=2;unsigned before;
    init(&m,&c);
    assert(tg_gpu_channel_publish(&io,&power,0x13000,1,&owner,&c)==TG_GPU_CHANNEL_NOT_READY);
    assert(!m.reads && !m.writes);
    assert(tg_gpu_channel_submit(&io,&power,0xc0000000,0xc0040000,0xc0045000,0x1000000,&owner,&c)==TG_GPU_CHANNEL_ARGUMENT);
    assert(!m.reads && !m.writes);
    m.fifo=0x100;
    assert(tg_gpu_channel_bind(&io,&power,0xc0000000,0xc0040000,0xc0045000,&owner,&c)==TG_GPU_CHANNEL_FAULT);
    assert(!c.referenced && !m.writes);
    m.fifo=0;
    assert(tg_gpu_channel_bind(&io,&power,0xc0000000,0xc0040000,0xc0045000,&owner,&c)==TG_GPU_CHANNEL_OK);
    assert(c.referenced && c.bound && !c.submitted && !m.doorbells && !m.put);
    before=m.reads+m.writes;
    assert(tg_gpu_channel_bind(&io,&power,0xc0000000,0xc0040000,0xc0045000,&owner,&c)==TG_GPU_CHANNEL_BUSY);
    assert(tg_gpu_channel_publish(&io,&power,0x13000,1,&wrong,&c)==TG_GPU_CHANNEL_BUSY);
    assert(tg_gpu_channel_publish(&io,&other,0x13000,1,&owner,&c)==TG_GPU_CHANNEL_BUSY);
    assert(tg_gpu_channel_publish(&io,&power,0x13000,0,&owner,&c)==TG_GPU_CHANNEL_ARGUMENT);
    assert(tg_gpu_channel_publish(&io,&power,0x13000,512,&owner,&c)==TG_GPU_CHANNEL_ARGUMENT);
    assert(tg_gpu_channel_publish(&io,&power,0x13001,1,&owner,&c)==TG_GPU_CHANNEL_ARGUMENT);
    assert(m.reads+m.writes==before);
    m.userd_base=0x13;
    assert(tg_gpu_channel_publish(&io,&power,0x13000,1,&owner,&c)==TG_GPU_CHANNEL_NOT_READY);
    m.userd_base=0x10000014;
    assert(tg_gpu_channel_publish(&io,&power,0x13000,1,&owner,&c)==TG_GPU_CHANNEL_NOT_READY);
    m.userd_base=0x10000013;m.bar1=0;
    assert(tg_gpu_channel_publish(&io,&power,0x13000,1,&owner,&c)==TG_GPU_CHANNEL_NOT_READY);
    assert(!m.doorbells && !c.submitted && c.referenced);
    m.bar1=0x800c0040;
    assert(tg_gpu_channel_publish(&io,&power,0x13000,1,&owner,&c)==TG_GPU_CHANNEL_OK);
    assert(c.submitted && c.last_put==1 && m.doorbells==1 && m.put==1);
    assert(tg_gpu_channel_publish(&io,&power,0x13000,2,&owner,&c)==TG_GPU_CHANNEL_OK);
    before=m.reads+m.writes;
    assert(tg_gpu_channel_publish(&io,&power,0x13000,2,&owner,&c)==TG_GPU_CHANNEL_ARGUMENT);
    assert(tg_gpu_channel_publish(&io,&power,0x14000,3,&owner,&c)==TG_GPU_CHANNEL_ARGUMENT);
    assert(m.reads+m.writes==before);
    m.fail_preempt=true;
    assert(tg_gpu_channel_retire(&io,&power,&owner,&c)==TG_GPU_CHANNEL_TIMEOUT);
    assert(c.referenced && c.bound && c.owner==&owner && m.instance && m.runlist);
    m.fail_preempt=false;
    m.hold_gr=true;
    assert(tg_gpu_channel_retire(&io,&power,&owner,&c)==TG_GPU_CHANNEL_TIMEOUT);
    assert(c.referenced && m.instance && m.runlist && !m.pbdma && (m.gr_current&0x80000000));
    m.hold_gr=false;
    assert(tg_gpu_channel_retire(&io,&power,&owner,&c)==TG_GPU_CHANNEL_OK);
    assert(!c.referenced && !c.bound && !c.submitted && !m.instance && !m.runlist && m.tlbs==2 && m.flushes==2);
    assert(m.gr_current==0xc0040); /* invalid context may retain its instance bits */
    init(&m,&c);m.bad_post=true;
    assert(tg_gpu_channel_submit(&io,&power,0xc0000000,0xc0040000,0xc0045000,0x13000,&owner,&c)==TG_GPU_CHANNEL_IO);
    assert(c.referenced && c.submitted && c.last_put==2 && m.doorbells==1);
    m.bad_post=false;
    assert(tg_gpu_channel_retire(&io,&power,&owner,&c)==TG_GPU_CHANNEL_OK);
    init(&m,&c);m.fail_tlb=true;
    assert(tg_gpu_channel_submit(&io,&power,0xc0000000,0xc0040000,0xc0045000,0x13000,&owner,&c)==TG_GPU_CHANNEL_TLB);
    assert(c.referenced && !c.bound && !m.instance && !m.doorbells);
    m.fail_tlb=false;
    assert(tg_gpu_channel_retire(&io,&power,&owner,&c)==TG_GPU_CHANNEL_OK);
    init(&m,&c);m.fault_on_put=true;
    assert(tg_gpu_channel_submit(&io,&power,0xc0000000,0xc0040000,0xc0045000,0x13000,&owner,&c)==TG_GPU_CHANNEL_FAULT);
    assert(c.referenced && c.submitted && m.doorbells==1);
    m.fifo=0;
    assert(tg_gpu_channel_retire(&io,&power,&owner,&c)==TG_GPU_CHANNEL_OK);
    puts("GM20B hot channel binding, BAR1 notification and retained ownership: PASS (model only)");
    return 0;
}
