Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Jul 28 10:25:11 2025
| Host         : DESKTOP-MN1CKLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.156        0.000                      0                11404        0.037        0.000                      0                11404        4.020        0.000                       0                  8617  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.156        0.000                      0                11404        0.037        0.000                      0                11404        4.020        0.000                       0                  8617  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.156ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.156ns  (required time - arrival time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/state_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 3.051ns (41.615%)  route 4.280ns (58.385%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.759     3.053    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/s00_axi_aclk
    RAMB18_X3Y6          RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.507 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/out_reg/DOADO[2]
                         net (fo=4, routed)           0.927     6.435    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/k4a[2]
    SLICE_X61Y16         LUT2 (Prop_lut2_I1_O)        0.120     6.555 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/out_1[34]_i_1__6/O
                         net (fo=5, routed)           1.353     7.908    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t2/t1/x2/k2a_reg[7][2]
    SLICE_X38Y13         LUT6 (Prop_lut6_I2_O)        0.327     8.235 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t2/t1/x2/state_out[50]_i_2__0/O
                         net (fo=1, routed)           0.735     8.969    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_3/S_3/out_reg_6
    SLICE_X40Y13         LUT5 (Prop_lut5_I4_O)        0.150     9.119 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_3/S_3/state_out[50]_i_1__0/O
                         net (fo=1, routed)           1.266    10.385    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/p_0_out[50]
    SLICE_X64Y9          FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/state_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.555    12.734    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/s00_axi_aclk
    SLICE_X64Y9          FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/state_out_reg[50]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X64Y9          FDRE (Setup_fdre_C_D)       -0.269    12.541    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/state_out_reg[50]
  -------------------------------------------------------------------
                         required time                         12.541    
                         arrival time                         -10.385    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.294ns  (required time - arrival time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_3/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/state_out_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.183ns  (logic 3.053ns (42.501%)  route 4.130ns (57.499%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.693     2.987    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_3/s00_axi_aclk
    RAMB18_X2Y23         RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_3/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.441 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_3/out_reg/DOADO[0]
                         net (fo=4, routed)           0.982     6.423    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_3/k4a[0]
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.120     6.543 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/S4_0/S_3/out_1[32]_i_1__0/O
                         net (fo=5, routed)           1.018     7.561    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/t2/t1/x2/k2a_reg[7][0]
    SLICE_X57Y55         LUT6 (Prop_lut6_I2_O)        0.327     7.888 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/t2/t1/x2/state_out[48]_i_2__6/O
                         net (fo=1, routed)           0.870     8.758    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/S4_3/S_3/out_reg_8
    SLICE_X56Y55         LUT5 (Prop_lut5_I4_O)        0.152     8.910 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/S4_3/S_3/state_out[48]_i_1__6/O
                         net (fo=1, routed)           1.261    10.171    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/p_0_out[48]
    SLICE_X35Y53         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/state_out_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.480    12.659    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/s00_axi_aclk
    SLICE_X35Y53         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/state_out_reg[48]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y53         FDRE (Setup_fdre_C_D)       -0.269    12.465    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/state_out_reg[48]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  2.294    

Slack (MET) :             2.453ns  (required time - arrival time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.831ns  (logic 3.058ns (44.765%)  route 3.773ns (55.235%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.725ns = ( 12.725 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.843     3.137    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/s00_axi_aclk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.591 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/out_reg/DOADO[2]
                         net (fo=4, routed)           1.243     6.834    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/k4a[2]
    SLICE_X74Y43         LUT2 (Prop_lut2_I1_O)        0.119     6.953 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a5/S4_0/S_3/out_1[34]_i_1__3/O
                         net (fo=5, routed)           1.026     7.979    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/t2/t1/x2/k2a_reg[7][2]
    SLICE_X86Y39         LUT6 (Prop_lut6_I2_O)        0.332     8.311 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/t2/t1/x2/state_out[50]_i_2__3/O
                         net (fo=1, routed)           0.634     8.945    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/S4_3/S_3/out_reg_6
    SLICE_X88Y39         LUT5 (Prop_lut5_I4_O)        0.153     9.098 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/S4_3/S_3/state_out[50]_i_1__3/O
                         net (fo=1, routed)           0.870     9.969    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/p_0_out[50]
    SLICE_X88Y53         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.546    12.725    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/s00_axi_aclk
    SLICE_X88Y53         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[50]/C
                         clock pessimism              0.115    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X88Y53         FDRE (Setup_fdre_C_D)       -0.264    12.422    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[50]
  -------------------------------------------------------------------
                         required time                         12.422    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  2.453    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_1/S_3/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/state_out_reg[112]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.991ns  (logic 2.702ns (38.648%)  route 4.289ns (61.352%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.117ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.823     3.117    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_1/S_3/s00_axi_aclk
    RAMB18_X4Y20         RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_1/S_3/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      2.454     5.571 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_1/S_3/out_reg/DOADO[0]
                         net (fo=4, routed)           2.761     8.333    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t0/t1/x2/out_reg[0]
    SLICE_X50Y48         LUT6 (Prop_lut6_I1_O)        0.124     8.457 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t0/t1/x2/state_out[112]_i_2__5/O
                         net (fo=1, routed)           0.670     9.127    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_1/S_3/out_reg_8
    SLICE_X50Y48         LUT5 (Prop_lut5_I4_O)        0.124     9.251 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_1/S_3/state_out[112]_i_1__5/O
                         net (fo=1, routed)           0.858    10.109    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/p_0_out[112]
    SLICE_X35Y49         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/state_out_reg[112]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.497    12.677    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/s00_axi_aclk
    SLICE_X35Y49         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/state_out_reg[112]/C
                         clock pessimism              0.115    12.791    
                         clock uncertainty           -0.154    12.637    
    SLICE_X35Y49         FDRE (Setup_fdre_C_D)       -0.061    12.576    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/state_out_reg[112]
  -------------------------------------------------------------------
                         required time                         12.576    
                         arrival time                         -10.109    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/state_out_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.196ns  (logic 3.054ns (42.442%)  route 4.142ns (57.558%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.759     3.053    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/s00_axi_aclk
    RAMB18_X3Y6          RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X3Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     5.507 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/out_reg/DOADO[1]
                         net (fo=4, routed)           0.966     6.473    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/k4a[1]
    SLICE_X60Y15         LUT2 (Prop_lut2_I1_O)        0.150     6.623 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_3/out_1[33]_i_1__6/O
                         net (fo=5, routed)           1.247     7.871    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t2/t1/x2/k2a_reg[7][1]
    SLICE_X38Y11         LUT6 (Prop_lut6_I2_O)        0.326     8.197 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t2/t1/x2/state_out[49]_i_2__0/O
                         net (fo=1, routed)           0.680     8.877    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_3/S_3/out_reg_7
    SLICE_X38Y11         LUT5 (Prop_lut5_I4_O)        0.124     9.001 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_3/S_3/state_out[49]_i_1__0/O
                         net (fo=1, routed)           1.249    10.249    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/p_0_out[49]
    SLICE_X65Y9          FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/state_out_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.555    12.734    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/s00_axi_aclk
    SLICE_X65Y9          FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/state_out_reg[49]/C
                         clock pessimism              0.230    12.964    
                         clock uncertainty           -0.154    12.810    
    SLICE_X65Y9          FDRE (Setup_fdre_C_D)       -0.081    12.729    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/state_out_reg[49]
  -------------------------------------------------------------------
                         required time                         12.729    
                         arrival time                         -10.249    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_3/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/state_out_reg[114]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.220ns  (logic 3.052ns (42.272%)  route 4.168ns (57.728%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.676ns = ( 12.677 - 10.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.712     3.006    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_3/s00_axi_aclk
    RAMB18_X2Y19         RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_3/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y19         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     5.460 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_3/out_reg/DOADO[2]
                         net (fo=4, routed)           0.946     6.407    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_3/k4a[2]
    SLICE_X36Y48         LUT2 (Prop_lut2_I1_O)        0.119     6.526 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/S4_0/S_3/out_1[98]_i_1__1/O
                         net (fo=5, routed)           1.437     7.963    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t0/t1/x2/k0a_reg[7][2]
    SLICE_X54Y48         LUT6 (Prop_lut6_I2_O)        0.355     8.318 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t0/t1/x2/state_out[114]_i_2__5/O
                         net (fo=1, routed)           0.680     8.998    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_1/S_3/out_reg_6
    SLICE_X54Y48         LUT5 (Prop_lut5_I4_O)        0.124     9.122 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_1/S_3/state_out[114]_i_1__5/O
                         net (fo=1, routed)           1.105    10.226    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/p_0_out[114]
    SLICE_X34Y49         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/state_out_reg[114]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.497    12.677    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/s00_axi_aclk
    SLICE_X34Y49         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/state_out_reg[114]/C
                         clock pessimism              0.230    12.906    
                         clock uncertainty           -0.154    12.752    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)       -0.045    12.707    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/state_out_reg[114]
  -------------------------------------------------------------------
                         required time                         12.707    
                         arrival time                         -10.226    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.494ns  (required time - arrival time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_3/out_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/state_out_reg[84]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.229ns  (logic 3.062ns (42.355%)  route 4.167ns (57.645%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.670ns = ( 12.670 - 10.000 ) 
    Source Clock Delay      (SCD):    2.994ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.700     2.994    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_3/s00_axi_aclk
    RAMB18_X2Y6          RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_3/out_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y6          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[4])
                                                      2.454     5.448 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_3/out_reg/DOADO[4]
                         net (fo=4, routed)           1.204     6.653    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_3/k4a[4]
    SLICE_X38Y20         LUT2 (Prop_lut2_I1_O)        0.153     6.806 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a9/S4_0/S_3/out_1[68]_i_1__7/O
                         net (fo=5, routed)           0.922     7.728    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/t1/t1/x2/k1a_reg[7][4]
    SLICE_X50Y30         LUT6 (Prop_lut6_I2_O)        0.331     8.059 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/t1/t1/x2/state_out[84]_i_2/O
                         net (fo=1, routed)           0.746     8.806    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_2/S_3/out_reg_4
    SLICE_X48Y30         LUT5 (Prop_lut5_I4_O)        0.124     8.930 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_2/S_3/state_out[84]_i_1/O
                         net (fo=1, routed)           1.294    10.224    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/p_0_out[84]
    SLICE_X34Y14         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/state_out_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.491    12.670    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/s00_axi_aclk
    SLICE_X34Y14         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/state_out_reg[84]/C
                         clock pessimism              0.230    12.900    
                         clock uncertainty           -0.154    12.746    
    SLICE_X34Y14         FDRE (Setup_fdre_C_D)       -0.028    12.718    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/state_out_reg[84]
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.494    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/slv_reg3_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 0.642ns (9.945%)  route 5.813ns (90.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.336     4.991    design_1_i/aes_128_decryption_ip_0/inst/s00_axi_aresetn
    SLICE_X30Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.115 r  design_1_i/aes_128_decryption_ip_0/inst/axi_awready_i_1/O
                         net (fo=430, routed)         4.477     9.592    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/SR[0]
    SLICE_X34Y62         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/slv_reg3_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.476    12.655    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y62         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/slv_reg3_reg[20]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X34Y62         FDRE (Setup_fdre_C_R)       -0.524    12.106    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/slv_reg3_reg[20]
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/slv_reg3_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 0.642ns (9.945%)  route 5.813ns (90.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.336     4.991    design_1_i/aes_128_decryption_ip_0/inst/s00_axi_aresetn
    SLICE_X30Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.115 r  design_1_i/aes_128_decryption_ip_0/inst/axi_awready_i_1/O
                         net (fo=430, routed)         4.477     9.592    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/SR[0]
    SLICE_X34Y62         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/slv_reg3_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.476    12.655    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y62         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/slv_reg3_reg[21]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X34Y62         FDRE (Setup_fdre_C_R)       -0.524    12.106    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/slv_reg3_reg[21]
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  2.513    

Slack (MET) :             2.513ns  (required time - arrival time)
  Source:                 design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/slv_reg3_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 0.642ns (9.945%)  route 5.813ns (90.055%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.655ns = ( 12.655 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.843     3.137    design_1_i/rst_ps7_0_100M/U0/slowest_sync_clk
    SLICE_X32Y107        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.518     3.655 f  design_1_i/rst_ps7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           1.336     4.991    design_1_i/aes_128_decryption_ip_0/inst/s00_axi_aresetn
    SLICE_X30Y98         LUT1 (Prop_lut1_I0_O)        0.124     5.115 r  design_1_i/aes_128_decryption_ip_0/inst/axi_awready_i_1/O
                         net (fo=430, routed)         4.477     9.592    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/SR[0]
    SLICE_X34Y62         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/slv_reg3_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        1.476    12.655    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X34Y62         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/slv_reg3_reg[22]/C
                         clock pessimism              0.129    12.784    
                         clock uncertainty           -0.154    12.630    
    SLICE_X34Y62         FDRE (Setup_fdre_C_R)       -0.524    12.106    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/slv_reg3_reg[22]
  -------------------------------------------------------------------
                         required time                         12.106    
                         arrival time                          -9.592    
  -------------------------------------------------------------------
                         slack                                  2.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/state_out_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_2/S_3/out_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.164ns (31.435%)  route 0.358ns (68.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.302ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.253ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.586     0.922    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/s00_axi_aclk
    SLICE_X66Y48         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/state_out_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.164     1.086 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/state_out_reg[32]/Q
                         net (fo=1, routed)           0.358     1.443    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_2/S_3/Q[8]
    RAMB18_X3Y21         RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_2/S_3/out_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.887     1.253    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_2/S_3/s00_axi_aclk
    RAMB18_X3Y21         RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_2/S_3/out_reg/CLKARDCLK
                         clock pessimism             -0.030     1.223    
    RAMB18_X3Y21         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     1.406    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_2/S_3/out_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.443    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/state_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_3/S_3/out_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.141ns (26.175%)  route 0.398ns (73.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.579     0.915    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/s00_axi_aclk
    SLICE_X63Y54         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/state_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.141     1.056 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/state_out_reg[5]/Q
                         net (fo=1, routed)           0.398     1.453    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_3/S_3/Q[5]
    RAMB18_X3Y16         RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_3/S_3/out_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.892     1.258    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_3/S_3/s00_axi_aclk
    RAMB18_X3Y16         RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_3/S_3/out_reg/CLKARDCLK
                         clock pessimism             -0.030     1.228    
    RAMB18_X3Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.411    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/S4_3/S_3/out_reg
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/out_1_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/k0a_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.128ns (41.318%)  route 0.182ns (58.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.555     0.891    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/s00_axi_aclk
    SLICE_X49Y53         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/out_1_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a2/out_1_reg[126]/Q
                         net (fo=4, routed)           0.182     1.200    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/Q[61]
    SLICE_X50Y52         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/k0a_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.821     1.187    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/s00_axi_aclk
    SLICE_X50Y52         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/k0a_reg[30]/C
                         clock pessimism             -0.035     1.152    
    SLICE_X50Y52         FDRE (Hold_fdre_C_D)         0.006     1.158    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a3/k0a_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.158    
                         arrival time                           1.200    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[88]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/S4_2/S_1/out_reg/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.164ns (30.514%)  route 0.373ns (69.486%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.285ns
    Source Clock Delay      (SCD):    0.946ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.610     0.946    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/s00_axi_aclk
    SLICE_X90Y39         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[88]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y39         FDRE (Prop_fdre_C_Q)         0.164     1.110 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r5/state_out_reg[88]/Q
                         net (fo=1, routed)           0.373     1.483    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/S4_2/S_1/state_out_reg[119][0]
    RAMB18_X4Y21         RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/S4_2/S_1/out_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.919     1.285    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/S4_2/S_1/s00_axi_aclk
    RAMB18_X4Y21         RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/S4_2/S_1/out_reg/CLKBWRCLK
                         clock pessimism             -0.030     1.255    
    RAMB18_X4Y21         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     1.438    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r6/S4_2/S_1/out_reg
  -------------------------------------------------------------------
                         required time                         -1.438    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.059%)  route 0.179ns (55.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X28Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/Q
                         net (fo=1, routed)           0.179     1.315    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[10]
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t2/t0/x1/y_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t2/t0/x2/y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (40.013%)  route 0.192ns (59.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.896ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.560     0.896    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t2/t0/x1/s00_axi_aclk
    SLICE_X49Y42         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t2/t0/x1/y_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.128     1.024 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t2/t0/x1/y_reg[7]/Q
                         net (fo=6, routed)           0.192     1.215    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t2/t0/x2/y_reg[6]_3[0]
    SLICE_X51Y41         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t2/t0/x2/y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.824     1.190    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t2/t0/x2/s00_axi_aclk
    SLICE_X51Y41         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t2/t0/x2/y_reg[0]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.012     1.167    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r7/t2/t0/x2/y_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.215    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/s0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_1/S_1/out_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.414%)  route 0.150ns (51.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.557     0.892    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/s00_axi_aclk
    SLICE_X33Y31         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/s0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/s0_reg[19]/Q
                         net (fo=1, routed)           0.150     1.184    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_1/S_1/Q[3]
    RAMB18_X2Y12         RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_1/S_1/out_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.865     1.231    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_1/S_1/s00_axi_aclk
    RAMB18_X2Y12         RAMB18E1                                     r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_1/S_1/out_reg/CLKARDCLK
                         clock pessimism             -0.280     0.951    
    RAMB18_X2Y12         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.134    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_1/S_1/out_reg
  -------------------------------------------------------------------
                         required time                         -1.134    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t1/x0/y_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t1/x1/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.071%)  route 0.239ns (62.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.558     0.894    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t1/x0/s00_axi_aclk
    SLICE_X48Y12         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t1/x0/y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y12         FDRE (Prop_fdre_C_Q)         0.141     1.035 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t1/x0/y_reg[4]/Q
                         net (fo=3, routed)           0.239     1.274    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t1/x1/y_reg[6]_0[5]
    SLICE_X53Y14         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t1/x1/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.820     1.186    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t1/x1/s00_axi_aclk
    SLICE_X53Y14         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t1/x1/y_reg[5]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y14         FDRE (Hold_fdre_C_D)         0.070     1.221    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/t3/t1/x1/y_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.274    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.425%)  route 0.144ns (43.575%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y101        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.144     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X27Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.322 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.322    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X27Y99         FDRE (Hold_fdre_C_D)         0.091     1.266    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/t1/t2/x1/y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/t1/t2/x2/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.520%)  route 0.231ns (58.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.552     0.888    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/t1/t2/x1/s00_axi_aclk
    SLICE_X50Y55         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/t1/t2/x1/y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/t1/t2/x1/y_reg[1]/Q
                         net (fo=3, routed)           0.231     1.283    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/t1/t2/x2/D[2]
    SLICE_X49Y53         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/t1/t2/x2/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8617, routed)        0.824     1.190    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/t1/t2/x2/s00_axi_aclk
    SLICE_X49Y53         FDRE                                         r  design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/t1/t2/x2/y_reg[2]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.071     1.226    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/t1/t2/x2/y_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y8    design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/a8/S4_0/S_1/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14   design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_2/S_1/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y14   design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r1/S4_2/S_1/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y10   design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_1/S_3/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y10   design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r2/S4_1/S_3/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y19   design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/S4_4/S_3/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y19   design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r8/S4_4/S_3/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y21   design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r9/S4_4/S_1/out_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y21   design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/r9/S4_4/S_1/out_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X3Y31   design_1_i/aes_128_decryption_ip_0/inst/aes_128_decryption_ip_v1_0_S00_AXI_inst/aes_i/rf/S4_3/S_3/out_reg/CLKARDCLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y82   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y94   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y94   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y103  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y98   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X26Y99   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y87   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X34Y84   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y88   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X30Y85   design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



