$date
	Tue Aug 29 21:27:46 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module D_FF_tb $end
$var wire 1 ! D_out $end
$var reg 1 " D_in $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module uut $end
$var wire 1 " D_in $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 1 ! D_out $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
0#
0"
x!
$end
#5
0!
1#
#10
0#
1"
#15
1!
1#
#20
0#
#23
1$
#25
0!
1#
#28
0"
0$
#30
0#
#35
1#
#40
0#
#45
1#
#50
0#
#53
1"
#55
1!
1#
#60
0#
#63
1$
#65
0!
1#
#70
0#
#75
1#
#77
