{"files":[{"patch":"@@ -1262,1 +1262,1 @@\n-  \/\/ for real runtime callouts it will be 11 instructions\n+  \/\/ for real runtime callouts it will be 9 instructions\n@@ -1265,1 +1265,0 @@\n-  \/\/   la(t1, RuntimeAddress(addr))   ->  lui + addi + slli + addi + slli + addi\n@@ -1267,2 +1266,3 @@\n-  \/\/   sd(t1, Address(sp, wordSize))  ->  sd\n-  \/\/   jalr(t1)                       ->  jalr\n+  \/\/   sd(t0, Address(sp, wordSize))  ->  sd\n+  \/\/   movptr(t1, addr, offset, t0)   ->  lui + lui + slli + add\n+  \/\/   jalr(t1, offset)               ->  jalr\n@@ -1276,1 +1276,1 @@\n-    return 11 * NativeInstruction::instruction_size;\n+    return 9 * NativeInstruction::instruction_size;\n@@ -2508,1 +2508,0 @@\n-      __ la(t1, RuntimeAddress(entry));\n@@ -2512,1 +2511,4 @@\n-      __ jalr(t1);\n+      int32_t offset = 0;\n+      \/\/ No relocation needed\n+      __ movptr(t1, entry, offset, t0); \/\/ lui + lui + slli + add\n+      __ jalr(t1, offset);\n","filename":"src\/hotspot\/cpu\/riscv\/riscv.ad","additions":9,"deletions":7,"binary":false,"changes":16,"status":"modified"}]}