{
   "comments": [
      {
         "date": "26 January 2022 08:54",
         "html": "FYI: The three things that I look for when answering this question are:<br />\n\n<p>1) A big enough FIB to hold a global BGP table (v4 + v6) - most &quot;data center&quot; switch ASICs don&#39;t meet this requirement (e.g., XGS) though Dune/DNX does.\n2) Hierarchical queuing (e.g., queue1... queue4 feed into queue5)\n3) Deeper buffers; if you assume[1] you need &quot;bandwidth time delay product&quot; worth of buffers, a 400Gbps data center chip (assume rtt&lt;1ms) needs 100x less buffer than a WAN 400Gbps WAN interface with a Rtt=~100ms interface.  </p>\n\n<p>[1] Though a lot of very smart people have argued that the bandwidth delay product is too large... that&#39;s a different discussion. </p>\n",
         "id": "981",
         "name": " Rob Sherwood",
         "pub": "2022-01-26T20:54:11",
         "type": "comment"
      }
   ],
   "count": 1,
   "type": "post",
   "url": "2022/01/more-router-switch-hardware.html"
}
