<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3424" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3424{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3424{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3424{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3424{left:69px;bottom:958px;letter-spacing:-0.09px;}
#t5_3424{left:154px;bottom:958px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#t6_3424{left:69px;bottom:934px;letter-spacing:-0.15px;word-spacing:-0.81px;}
#t7_3424{left:69px;bottom:917px;letter-spacing:-0.14px;word-spacing:-1.22px;}
#t8_3424{left:69px;bottom:901px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3424{left:69px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ta_3424{left:661px;bottom:884px;letter-spacing:0.06px;}
#tb_3424{left:675px;bottom:878px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tc_3424{left:69px;bottom:861px;letter-spacing:-0.16px;word-spacing:-0.7px;}
#td_3424{left:69px;bottom:844px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3424{left:69px;bottom:827px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tf_3424{left:69px;bottom:804px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#tg_3424{left:69px;bottom:787px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#th_3424{left:69px;bottom:763px;letter-spacing:-0.14px;word-spacing:-1.03px;}
#ti_3424{left:69px;bottom:746px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tj_3424{left:69px;bottom:723px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_3424{left:69px;bottom:707px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tl_3424{left:69px;bottom:690px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tm_3424{left:69px;bottom:673px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tn_3424{left:69px;bottom:656px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#to_3424{left:69px;bottom:639px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_3424{left:69px;bottom:622px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tq_3424{left:69px;bottom:564px;letter-spacing:0.14px;}
#tr_3424{left:151px;bottom:564px;letter-spacing:0.14px;word-spacing:0.01px;}
#ts_3424{left:69px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tt_3424{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_3424{left:69px;bottom:508px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tv_3424{left:69px;bottom:491px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tw_3424{left:69px;bottom:474px;letter-spacing:-0.16px;word-spacing:-1.29px;}
#tx_3424{left:583px;bottom:474px;letter-spacing:-0.14px;word-spacing:-1.33px;}
#ty_3424{left:69px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tz_3424{left:69px;bottom:280px;letter-spacing:0.14px;}
#t10_3424{left:151px;bottom:280px;letter-spacing:0.16px;word-spacing:0.01px;}
#t11_3424{left:69px;bottom:256px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#t12_3424{left:69px;bottom:239px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t13_3424{left:69px;bottom:222px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t14_3424{left:69px;bottom:205px;letter-spacing:-0.14px;word-spacing:-1.19px;}
#t15_3424{left:69px;bottom:189px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t16_3424{left:69px;bottom:164px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t17_3424{left:69px;bottom:147px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t18_3424{left:69px;bottom:130px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t19_3424{left:69px;bottom:114px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1a_3424{left:69px;bottom:1088px;letter-spacing:-0.11px;}
#t1b_3424{left:69px;bottom:1068px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1c_3424{left:69px;bottom:1048px;letter-spacing:-0.12px;word-spacing:-0.23px;}
#t1d_3424{left:84px;bottom:1031px;letter-spacing:-0.12px;}
#t1e_3424{left:69px;bottom:1011px;letter-spacing:-0.11px;}
#t1f_3424{left:177px;bottom:413px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t1g_3424{left:279px;bottom:390px;letter-spacing:-0.13px;word-spacing:-0.04px;}
#t1h_3424{left:621px;bottom:390px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1i_3424{left:77px;bottom:366px;letter-spacing:-0.13px;}
#t1j_3424{left:279px;bottom:366px;letter-spacing:-0.11px;}
#t1k_3424{left:621px;bottom:366px;letter-spacing:-0.12px;}
#t1l_3424{left:77px;bottom:341px;letter-spacing:-0.13px;}
#t1m_3424{left:279px;bottom:341px;letter-spacing:-0.11px;}
#t1n_3424{left:621px;bottom:341px;letter-spacing:-0.12px;}

.s1_3424{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3424{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3424{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_3424{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_3424{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s6_3424{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3424{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3424{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3424{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3424" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3424Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3424" style="-webkit-user-select: none;"><object width="935" height="1210" data="3424/3424.svg" type="image/svg+xml" id="pdf3424" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3424" class="t s1_3424">11-40 </span><span id="t2_3424" class="t s1_3424">Vol. 3A </span>
<span id="t3_3424" class="t s2_3424">ADVANCED PROGRAMMABLE INTERRUPT CONTROLLER (APIC) </span>
<span id="t4_3424" class="t s3_3424">11.12.1.3 </span><span id="t5_3424" class="t s3_3424">Reserved Bit Checking </span>
<span id="t6_3424" class="t s4_3424">Section 11.12.1.2 and Table 11-6 specifies the reserved bit definitions for the APIC registers in x2APIC mode. Non- </span>
<span id="t7_3424" class="t s4_3424">zero writes (by WRMSR instruction) to reserved bits to these registers will raise a general protection fault exception </span>
<span id="t8_3424" class="t s4_3424">while reads return zeros (RsvdZ semantics). </span>
<span id="t9_3424" class="t s4_3424">In x2APIC mode, the local APIC ID register is increased to 32 bits wide. This enables 2 </span>
<span id="ta_3424" class="t s5_3424">32 </span>
<span id="tb_3424" class="t s4_3424">–1 processors to be </span>
<span id="tc_3424" class="t s4_3424">addressable in physical destination mode. This 32-bit value is referred to as “x2APIC ID”. A processor implementa- </span>
<span id="td_3424" class="t s4_3424">tion may choose to support less than 32 bits in its hardware. System software should be agnostic to the actual </span>
<span id="te_3424" class="t s4_3424">number of bits that are implemented. All non-implemented bits will return zeros on reads by software. </span>
<span id="tf_3424" class="t s4_3424">The APIC ID value of FFFF_FFFFH and the highest value corresponding to the implemented bit-width of the local </span>
<span id="tg_3424" class="t s4_3424">APIC ID register in the system are reserved and cannot be assigned to any logical processor. </span>
<span id="th_3424" class="t s4_3424">In x2APIC mode, the local APIC ID register is a read-only register to system software and will be initialized by hard- </span>
<span id="ti_3424" class="t s4_3424">ware. It is accessed via the RDMSR instruction reading the MSR at address 0802H. </span>
<span id="tj_3424" class="t s4_3424">Each logical processor in the system (including clusters with a communication fabric) must be configured with an </span>
<span id="tk_3424" class="t s4_3424">unique x2APIC ID to avoid collisions of x2APIC IDs. On DP and high-end MP processors targeted to specific market </span>
<span id="tl_3424" class="t s4_3424">segments and depending on the system configuration, it is possible that logical processors in different and “un- </span>
<span id="tm_3424" class="t s4_3424">connected” clusters power up initialized with overlapping x2APIC IDs. In these configurations, a model-specific </span>
<span id="tn_3424" class="t s4_3424">means may be provided in those product segments to enable BIOS and/or platform firmware to re-configure the </span>
<span id="to_3424" class="t s4_3424">x2APIC IDs in some clusters to provide for unique and non-overlapping system wide IDs before configuring the </span>
<span id="tp_3424" class="t s4_3424">disconnected components into a single system. </span>
<span id="tq_3424" class="t s6_3424">11.12.2 </span><span id="tr_3424" class="t s6_3424">x2APIC Register Availability </span>
<span id="ts_3424" class="t s4_3424">The local APIC registers can be accessed via the MSR interface only when the local APIC has been switched to the </span>
<span id="tt_3424" class="t s4_3424">x2APIC mode as described in Section 11.12.1. Accessing any APIC register in the MSR address range 0800H </span>
<span id="tu_3424" class="t s4_3424">through 08FFH via RDMSR or WRMSR when the local APIC is not in x2APIC mode causes a general-protection </span>
<span id="tv_3424" class="t s4_3424">exception. In x2APIC mode, the memory mapped interface is not available and any access to the MMIO interface </span>
<span id="tw_3424" class="t s4_3424">will behave similar to that of a legacy xAPIC in globally disabled state. Table </span><span id="tx_3424" class="t s4_3424">11-7 provides the interactions between </span>
<span id="ty_3424" class="t s4_3424">the legacy &amp; extended modes and the legacy and register interfaces. </span>
<span id="tz_3424" class="t s6_3424">11.12.3 </span><span id="t10_3424" class="t s6_3424">MSR Access in x2APIC Mode </span>
<span id="t11_3424" class="t s4_3424">To allow for efficient access to the APIC registers in x2APIC mode, the serializing semantics of WRMSR are relaxed </span>
<span id="t12_3424" class="t s4_3424">when writing to the APIC registers. Thus, system software should not use “WRMSR to APIC registers in x2APIC </span>
<span id="t13_3424" class="t s4_3424">mode” as a serializing instruction. Read and write accesses to the APIC registers will occur in program order. A </span>
<span id="t14_3424" class="t s4_3424">WRMSR to an APIC register may complete before all preceding stores are globally visible; software can prevent this </span>
<span id="t15_3424" class="t s4_3424">by inserting a serializing instruction or the sequence MFENCE;LFENCE before the WRMSR. </span>
<span id="t16_3424" class="t s4_3424">The RDMSR instruction is not serializing and this behavior is unchanged when reading APIC registers in x2APIC </span>
<span id="t17_3424" class="t s4_3424">mode. System software accessing the APIC registers using the RDMSR instruction should not expect a serializing </span>
<span id="t18_3424" class="t s4_3424">behavior. (Note: The MMIO-based xAPIC interface is mapped by system software as an un-cached region. Conse- </span>
<span id="t19_3424" class="t s4_3424">quently, read/writes to the xAPIC-MMIO interface have serializing semantics in the xAPIC mode.) </span>
<span id="t1a_3424" class="t s7_3424">2. WRMSR causes #GP(0) for attempts to set a reserved bit to 1 in a read/write register (including bits 63:32 of each register). </span>
<span id="t1b_3424" class="t s7_3424">3. RDMSR causes #GP(0) for write-only registers. </span>
<span id="t1c_3424" class="t s7_3424">4. MSR 831H is reserved; read/write operations cause general-protection exceptions. The contents of the APIC register at MMIO offset </span>
<span id="t1d_3424" class="t s7_3424">310H are accessible in x2APIC mode through the MSR at address 830H. </span>
<span id="t1e_3424" class="t s7_3424">5. SELF IPI register is supported only in x2APIC mode. </span>
<span id="t1f_3424" class="t s8_3424">Table 11-7. MSR/MMIO Interface of a Local x2APIC in Different Modes of Operation </span>
<span id="t1g_3424" class="t s9_3424">MMIO Interface </span><span id="t1h_3424" class="t s9_3424">MSR Interface </span>
<span id="t1i_3424" class="t s7_3424">xAPIC mode </span><span id="t1j_3424" class="t s7_3424">Available </span><span id="t1k_3424" class="t s7_3424">General-protection exception </span>
<span id="t1l_3424" class="t s7_3424">x2APIC mode </span><span id="t1m_3424" class="t s7_3424">Behavior identical to xAPIC in globally disabled state </span><span id="t1n_3424" class="t s7_3424">Available </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
