

================================================================
== Vitis HLS Report for 'Montgomery_Pipeline_Montgomery'
================================================================
* Date:           Thu Dec 12 16:24:59 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        baseline
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.999 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      131|      131|  1.310 us|  1.310 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                 |                    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance            |       Module       |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_mont_update_m_temp_fu_77     |mont_update_m_temp  |        1|        1|  10.000 ns|  10.000 ns|    1|    1|      yes|
        |call_ret2_mont_update_m_a_fu_85  |mont_update_m_a     |        0|        0|       0 ns|       0 ns|    1|    1|      yes|
        +---------------------------------+--------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Montgomery  |      129|      129|         3|          1|          1|   128|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     28|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     259|    543|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     400|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     659|    643|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+--------------------+---------+----+-----+-----+-----+
    |             Instance            |       Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------+--------------------+---------+----+-----+-----+-----+
    |call_ret2_mont_update_m_a_fu_85  |mont_update_m_a     |        0|   0|    0|    0|    0|
    |grp_mont_update_m_temp_fu_77     |mont_update_m_temp  |        0|   0|  259|  543|    0|
    +---------------------------------+--------------------+---------+----+-----+-----+-----+
    |Total                            |                    |        0|   0|  259|  543|    0|
    +---------------------------------+--------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |i_11_fu_116_p2       |         +|   0|  0|  15|           8|           1|
    |icmp_ln34_fu_110_p2  |      icmp|   0|  0|  11|           8|           9|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  28|          17|          12|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |a_buf_0_fu_44                  |   9|          2|  128|        256|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_a_buf_0_load  |   9|          2|  128|        256|
    |ap_sig_allocacmp_i             |   9|          2|    8|         16|
    |ap_sig_allocacmp_m_V_6_load_1  |   9|          2|  130|        260|
    |i_01_fu_40                     |   9|          2|    8|         16|
    |m_V_6_fu_48                    |   9|          2|  130|        260|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  72|         16|  534|       1068|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |a_buf_0_fu_44                     |  128|   0|  128|          0|
    |a_buf_0_load_reg_197              |  128|   0|  128|          0|
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |i_01_fu_40                        |    8|   0|    8|          0|
    |icmp_ln34_reg_193                 |    1|   0|    1|          0|
    |m_V_6_fu_48                       |  130|   0|  130|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  400|   0|  400|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+--------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  Montgomery_Pipeline_Montgomery|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  Montgomery_Pipeline_Montgomery|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  Montgomery_Pipeline_Montgomery|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  Montgomery_Pipeline_Montgomery|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  Montgomery_Pipeline_Montgomery|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  Montgomery_Pipeline_Montgomery|  return value|
|a                   |   in|  128|     ap_none|                               a|        scalar|
|b                   |   in|  128|     ap_none|                               b|        scalar|
|N                   |   in|  128|     ap_none|                               N|        scalar|
|m_V_7_0_out         |  out|  130|      ap_vld|                     m_V_7_0_out|       pointer|
|m_V_7_0_out_ap_vld  |  out|    1|      ap_vld|                     m_V_7_0_out|       pointer|
+--------------------+-----+-----+------------+--------------------------------+--------------+

