
main_mod.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000042e  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000080  00800060  0000042e  000004c2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000021  008000e0  008000e0  00000542  2**0
                  ALLOC
  3 .stab         000006cc  00000000  00000000  00000544  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000085  00000000  00000000  00000c10  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000040  00000000  00000000  00000c95  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000197  00000000  00000000  00000cd5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000008b2  00000000  00000000  00000e6c  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000003a7  00000000  00000000  0000171e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000074a  00000000  00000000  00001ac5  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000110  00000000  00000000  00002210  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000029a  00000000  00000000  00002320  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000607  00000000  00000000  000025ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 00000063  00000000  00000000  00002bc1  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000018  00000000  00000000  00002c24  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	12 c0       	rjmp	.+36     	; 0x26 <__ctors_end>
   2:	2c c0       	rjmp	.+88     	; 0x5c <__bad_interrupt>
   4:	2b c0       	rjmp	.+86     	; 0x5c <__bad_interrupt>
   6:	2a c0       	rjmp	.+84     	; 0x5c <__bad_interrupt>
   8:	29 c0       	rjmp	.+82     	; 0x5c <__bad_interrupt>
   a:	28 c0       	rjmp	.+80     	; 0x5c <__bad_interrupt>
   c:	27 c0       	rjmp	.+78     	; 0x5c <__bad_interrupt>
   e:	26 c0       	rjmp	.+76     	; 0x5c <__bad_interrupt>
  10:	25 c0       	rjmp	.+74     	; 0x5c <__bad_interrupt>
  12:	24 c0       	rjmp	.+72     	; 0x5c <__bad_interrupt>
  14:	23 c0       	rjmp	.+70     	; 0x5c <__bad_interrupt>
  16:	22 c0       	rjmp	.+68     	; 0x5c <__bad_interrupt>
  18:	21 c0       	rjmp	.+66     	; 0x5c <__bad_interrupt>
  1a:	20 c0       	rjmp	.+64     	; 0x5c <__bad_interrupt>
  1c:	1f c0       	rjmp	.+62     	; 0x5c <__bad_interrupt>
  1e:	1e c0       	rjmp	.+60     	; 0x5c <__bad_interrupt>
  20:	1d c0       	rjmp	.+58     	; 0x5c <__bad_interrupt>
  22:	1c c0       	rjmp	.+56     	; 0x5c <__bad_interrupt>
  24:	1b c0       	rjmp	.+54     	; 0x5c <__bad_interrupt>

00000026 <__ctors_end>:
  26:	11 24       	eor	r1, r1
  28:	1f be       	out	0x3f, r1	; 63
  2a:	cf e5       	ldi	r28, 0x5F	; 95
  2c:	d4 e0       	ldi	r29, 0x04	; 4
  2e:	de bf       	out	0x3e, r29	; 62
  30:	cd bf       	out	0x3d, r28	; 61

00000032 <__do_copy_data>:
  32:	10 e0       	ldi	r17, 0x00	; 0
  34:	a0 e6       	ldi	r26, 0x60	; 96
  36:	b0 e0       	ldi	r27, 0x00	; 0
  38:	ee e2       	ldi	r30, 0x2E	; 46
  3a:	f4 e0       	ldi	r31, 0x04	; 4
  3c:	02 c0       	rjmp	.+4      	; 0x42 <__SREG__+0x3>
  3e:	05 90       	lpm	r0, Z+
  40:	0d 92       	st	X+, r0
  42:	a0 3e       	cpi	r26, 0xE0	; 224
  44:	b1 07       	cpc	r27, r17
  46:	d9 f7       	brne	.-10     	; 0x3e <__SP_H__>

00000048 <__do_clear_bss>:
  48:	11 e0       	ldi	r17, 0x01	; 1
  4a:	a0 ee       	ldi	r26, 0xE0	; 224
  4c:	b0 e0       	ldi	r27, 0x00	; 0
  4e:	01 c0       	rjmp	.+2      	; 0x52 <.do_clear_bss_start>

00000050 <.do_clear_bss_loop>:
  50:	1d 92       	st	X+, r1

00000052 <.do_clear_bss_start>:
  52:	a1 30       	cpi	r26, 0x01	; 1
  54:	b1 07       	cpc	r27, r17
  56:	e1 f7       	brne	.-8      	; 0x50 <.do_clear_bss_loop>
  58:	02 d0       	rcall	.+4      	; 0x5e <main>
  5a:	e7 c1       	rjmp	.+974    	; 0x42a <_exit>

0000005c <__bad_interrupt>:
  5c:	d1 cf       	rjmp	.-94     	; 0x0 <__vectors>

0000005e <main>:
#define EXITDDRPORT DDRC 
#define EXITPORT PORTC 
#define EXITPIN 1 

int main ()
{
  5e:	1f 93       	push	r17
	UPBIT(EXITDDRPORT, EXITPIN);
  60:	a1 9a       	sbi	0x14, 1	; 20
	DOWNBIT(EXITPORT, EXITPIN);
  62:	a9 98       	cbi	0x15, 1	; 21
	
	DOWNBIT(BUTTONPORT, BUTTONPIN);
  64:	c0 98       	cbi	0x18, 0	; 24

	Init_Spi();
  66:	1e d0       	rcall	.+60     	; 0xa4 <Init_Spi>
	
	RFM73_Initialize();
  68:	c0 d0       	rcall	.+384    	; 0x1ea <RFM73_Initialize>
	RFM73_SetPower(MODULE_POWER);
  6a:	83 e0       	ldi	r24, 0x03	; 3
  6c:	8e d1       	rcall	.+796    	; 0x38a <RFM73_SetPower>
	SwitchToRxMode();
  6e:	8c d0       	rcall	.+280    	; 0x188 <SwitchToRxMode>
				// 36kHz = beep every 27.22 us
				// in 300ms / 27.77 us = 10803
				int switcher = 10803;
				while (switcher--){
					_delay_us(27.77);
					INVBIT(EXITPORT, EXITPIN);
  70:	12 e0       	ldi	r17, 0x02	; 2
	SwitchToRxMode();
	
	while (1)
	{
		// wait button is pressed
		if ((BUTTONPINOUT & (1 << BUTTONPIN)) > 0){ // let start party
  72:	b0 9b       	sbis	0x16, 0	; 22
  74:	fe cf       	rjmp	.-4      	; 0x72 <main+0x14>
		
			char cigcount = 20; // 20 times for 300 ms = 6 sec
			while (cigcount--){}
				SwitchToTxMode();
  76:	99 d0       	rcall	.+306    	; 0x1aa <SwitchToTxMode>
				Send_Packet(W_TX_PAYLOAD_NOACK_CMD,tx_buf,4);
  78:	80 eb       	ldi	r24, 0xB0	; 176
  7a:	60 e6       	ldi	r22, 0x60	; 96
  7c:	70 e0       	ldi	r23, 0x00	; 0
  7e:	44 e0       	ldi	r20, 0x04	; 4
  80:	8c d1       	rcall	.+792    	; 0x39a <Send_Packet>
				SwitchToRxMode(); 
  82:	82 d0       	rcall	.+260    	; 0x188 <SwitchToRxMode>

				// we will send packet every ~300 ms
				// 36kHz = beep every 27.22 us
				// in 300ms / 27.77 us = 10803
				int switcher = 10803;
  84:	83 e3       	ldi	r24, 0x33	; 51
  86:	9a e2       	ldi	r25, 0x2A	; 42
				while (switcher--){
  88:	07 c0       	rjmp	.+14     	; 0x98 <main+0x3a>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
  8a:	29 e0       	ldi	r18, 0x09	; 9
  8c:	2a 95       	dec	r18
  8e:	f1 f7       	brne	.-4      	; 0x8c <main+0x2e>
  90:	00 00       	nop
					_delay_us(27.77);
					INVBIT(EXITPORT, EXITPIN);
  92:	25 b3       	in	r18, 0x15	; 21
  94:	21 27       	eor	r18, r17
  96:	25 bb       	out	0x15, r18	; 21

				// we will send packet every ~300 ms
				// 36kHz = beep every 27.22 us
				// in 300ms / 27.77 us = 10803
				int switcher = 10803;
				while (switcher--){
  98:	01 97       	sbiw	r24, 0x01	; 1
  9a:	2f ef       	ldi	r18, 0xFF	; 255
  9c:	8f 3f       	cpi	r24, 0xFF	; 255
  9e:	92 07       	cpc	r25, r18
  a0:	a1 f7       	brne	.-24     	; 0x8a <main+0x2c>
  a2:	e7 cf       	rjmp	.-50     	; 0x72 <main+0x14>

000000a4 <Init_Spi>:
// SPI Type: Master
// SPI Clock Rate: 250,000 kHz
// SPI Clock Phase: Cycle Half
// SPI Clock Polarity: Low
// SPI Data Order: MSB First
PORTB=0x00;
  a4:	18 ba       	out	0x18, r1	; 24
DDRB=0x3E;
  a6:	8e e3       	ldi	r24, 0x3E	; 62
  a8:	87 bb       	out	0x17, r24	; 23

SPCR=0x50;
  aa:	80 e5       	ldi	r24, 0x50	; 80
  ac:	8d b9       	out	0x0d, r24	; 13
SPSR=0x00;
  ae:	1e b8       	out	0x0e, r1	; 14

//PORTB=0x00;
//DDRB=0xB8;
//SPCR=0x51;
SPSR=0x00;
  b0:	1e b8       	out	0x0e, r1	; 14
}
  b2:	08 95       	ret

000000b4 <ReadWrite_Spi>:

UINT8 ReadWrite_Spi(UINT8 value)
{

	SPDR = value;
  b4:	8f b9       	out	0x0f, r24	; 15
	while(!(SPSR & (1<<SPIF)));
  b6:	77 9b       	sbis	0x0e, 7	; 14
  b8:	fe cf       	rjmp	.-4      	; 0xb6 <ReadWrite_Spi+0x2>
//	if (SPDR)
//		PORTC = PORTC ^ (1<<7);
	return SPDR;
  ba:	8f b1       	in	r24, 0x0f	; 15
		DOWNBIT(SPIPORT,SCK);//SCK = 0;            		  // ..then set SCK low again
	}
	return(value);           		  // return read UINT8
*/

}
  bc:	08 95       	ret

000000be <SPI_Write_Reg>:
                                                            
Description:                                                
	Writes value 'value' to register 'reg'              
**************************************************/        
void SPI_Write_Reg(UINT8 reg, UINT8 value)                 
{
  be:	df 93       	push	r29
  c0:	cf 93       	push	r28
  c2:	0f 92       	push	r0
  c4:	cd b7       	in	r28, 0x3d	; 61
  c6:	de b7       	in	r29, 0x3e	; 62
	DOWNBIT(PORTB, CSN);                   // CSN low, init SPI transaction
  c8:	c2 98       	cbi	0x18, 2	; 24
	op_status = ReadWrite_Spi(reg);      // select register
  ca:	69 83       	std	Y+1, r22	; 0x01
  cc:	f3 df       	rcall	.-26     	; 0xb4 <ReadWrite_Spi>
  ce:	80 93 00 01 	sts	0x0100, r24
	ReadWrite_Spi(value);             // ..and write value to it..
  d2:	69 81       	ldd	r22, Y+1	; 0x01
  d4:	86 2f       	mov	r24, r22
  d6:	ee df       	rcall	.-36     	; 0xb4 <ReadWrite_Spi>
	UPBIT(PORTB, CSN);                   // CSN high again
  d8:	c2 9a       	sbi	0x18, 2	; 24
}                                                         
  da:	0f 90       	pop	r0
  dc:	cf 91       	pop	r28
  de:	df 91       	pop	r29
  e0:	08 95       	ret

000000e2 <SPI_Read_Reg>:
	Read one UINT8 from BK2421 register, 'reg'           
**************************************************/        
UINT8 SPI_Read_Reg(UINT8 reg)                               
{                                                           
	UINT8 value;
	DOWNBIT(PORTB, CSN);               // CSN low, initialize SPI communication...
  e2:	c2 98       	cbi	0x18, 2	; 24
	op_status=ReadWrite_Spi(reg);            // Select register to read from..
  e4:	e7 df       	rcall	.-50     	; 0xb4 <ReadWrite_Spi>
  e6:	80 93 00 01 	sts	0x0100, r24
	value = ReadWrite_Spi(0);    // ..then read register value
  ea:	80 e0       	ldi	r24, 0x00	; 0
  ec:	e3 df       	rcall	.-58     	; 0xb4 <ReadWrite_Spi>
	UPBIT(PORTB, CSN);                // CSN high, terminate SPI communication
  ee:	c2 9a       	sbi	0x18, 2	; 24

	return(value);        // return register value
}                                                           
  f0:	08 95       	ret

000000f2 <SPI_Read_Buf>:
                                                            
Description:                                                
	Reads 'length' #of length from register 'reg'         
/**************************************************/        
void SPI_Read_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)     
{                                                           
  f2:	ef 92       	push	r14
  f4:	ff 92       	push	r15
  f6:	0f 93       	push	r16
  f8:	1f 93       	push	r17
  fa:	df 93       	push	r29
  fc:	cf 93       	push	r28
  fe:	0f 92       	push	r0
 100:	cd b7       	in	r28, 0x3d	; 61
 102:	de b7       	in	r29, 0x3e	; 62
 104:	16 2f       	mov	r17, r22
 106:	04 2f       	mov	r16, r20
	UINT8 status,byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                    		// Set CSN l
 108:	c2 98       	cbi	0x18, 2	; 24
	status = ReadWrite_Spi(reg);       		// Select register to write, and read status UINT8
 10a:	79 83       	std	Y+1, r23	; 0x01
 10c:	d3 df       	rcall	.-90     	; 0xb4 <ReadWrite_Spi>
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
 10e:	79 81       	ldd	r23, Y+1	; 0x01
 110:	41 2f       	mov	r20, r17
 112:	57 2f       	mov	r21, r23
 114:	7a 01       	movw	r14, r20
 116:	05 c0       	rjmp	.+10     	; 0x122 <SPI_Read_Buf+0x30>
		pBuf[byte_ctr] = ReadWrite_Spi(0);    // Perform ReadWrite_Spi to read UINT8 from RFM73 
 118:	80 e0       	ldi	r24, 0x00	; 0
 11a:	cc df       	rcall	.-104    	; 0xb4 <ReadWrite_Spi>
 11c:	f7 01       	movw	r30, r14
 11e:	81 93       	st	Z+, r24
 120:	7f 01       	movw	r14, r30
	UINT8 status,byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                    		// Set CSN l
	status = ReadWrite_Spi(reg);       		// Select register to write, and read status UINT8
                                                            
	for(byte_ctr=0;byte_ctr<length;byte_ctr++)           
 122:	8e 2d       	mov	r24, r14
 124:	81 1b       	sub	r24, r17
 126:	80 17       	cp	r24, r16
 128:	b8 f3       	brcs	.-18     	; 0x118 <SPI_Read_Buf+0x26>
		pBuf[byte_ctr] = ReadWrite_Spi(0);    // Perform ReadWrite_Spi to read UINT8 from RFM73 
                                                            
	UPBIT(SPIPORT,CSN);//CSN = 1;                           // Set CSN high again
 12a:	c2 9a       	sbi	0x18, 2	; 24
               
}                                                           
 12c:	0f 90       	pop	r0
 12e:	cf 91       	pop	r28
 130:	df 91       	pop	r29
 132:	1f 91       	pop	r17
 134:	0f 91       	pop	r16
 136:	ff 90       	pop	r15
 138:	ef 90       	pop	r14
 13a:	08 95       	ret

0000013c <SPI_Write_Buf>:
                                                            
Description:                                                
	Writes contents of buffer '*pBuf' to RFM73         
/**************************************************/        
void SPI_Write_Buf(UINT8 reg, UINT8 *pBuf, UINT8 length)    
{                                                           
 13c:	ef 92       	push	r14
 13e:	ff 92       	push	r15
 140:	0f 93       	push	r16
 142:	1f 93       	push	r17
 144:	df 93       	push	r29
 146:	cf 93       	push	r28
 148:	0f 92       	push	r0
 14a:	cd b7       	in	r28, 0x3d	; 61
 14c:	de b7       	in	r29, 0x3e	; 62
 14e:	16 2f       	mov	r17, r22
 150:	04 2f       	mov	r16, r20
	UINT8 byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                   // Set CSN low, init SPI tranaction
 152:	c2 98       	cbi	0x18, 2	; 24
	op_status = ReadWrite_Spi(reg);    // Select register to write to and read status UINT8
 154:	79 83       	std	Y+1, r23	; 0x01
 156:	ae df       	rcall	.-164    	; 0xb4 <ReadWrite_Spi>
 158:	80 93 00 01 	sts	0x0100, r24
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf) 
 15c:	79 81       	ldd	r23, Y+1	; 0x01
 15e:	41 2f       	mov	r20, r17
 160:	57 2f       	mov	r21, r23
 162:	7a 01       	movw	r14, r20
 164:	04 c0       	rjmp	.+8      	; 0x16e <SPI_Write_Buf+0x32>
		ReadWrite_Spi(*pBuf++);                                    
 166:	f7 01       	movw	r30, r14
 168:	81 91       	ld	r24, Z+
 16a:	7f 01       	movw	r14, r30
 16c:	a3 df       	rcall	.-186    	; 0xb4 <ReadWrite_Spi>
{                                                           
	UINT8 byte_ctr;                              
                                                            
	DOWNBIT(SPIPORT,CSN);//CSN = 0;                   // Set CSN low, init SPI tranaction
	op_status = ReadWrite_Spi(reg);    // Select register to write to and read status UINT8
	for(byte_ctr=0; byte_ctr<length; byte_ctr++) // then write all UINT8 in buffer(*pBuf) 
 16e:	8e 2d       	mov	r24, r14
 170:	81 1b       	sub	r24, r17
 172:	80 17       	cp	r24, r16
 174:	c0 f3       	brcs	.-16     	; 0x166 <SPI_Write_Buf+0x2a>
		ReadWrite_Spi(*pBuf++);                                    
	UPBIT(SPIPORT,CSN);//CSN = 1;                 // Set CSN high again      
 176:	c2 9a       	sbi	0x18, 2	; 24

}
 178:	0f 90       	pop	r0
 17a:	cf 91       	pop	r28
 17c:	df 91       	pop	r29
 17e:	1f 91       	pop	r17
 180:	0f 91       	pop	r16
 182:	ff 90       	pop	r15
 184:	ef 90       	pop	r14
 186:	08 95       	ret

00000188 <SwitchToRxMode>:
/**************************************************/
void SwitchToRxMode()
{
	UINT8 value;

	SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 188:	82 ee       	ldi	r24, 0xE2	; 226
 18a:	60 e0       	ldi	r22, 0x00	; 0
 18c:	98 df       	rcall	.-208    	; 0xbe <SPI_Write_Reg>

	value=SPI_Read_Reg(STATUS);	// read register STATUS's value
 18e:	87 e0       	ldi	r24, 0x07	; 7
 190:	a8 df       	rcall	.-176    	; 0xe2 <SPI_Read_Reg>
 192:	68 2f       	mov	r22, r24
	SPI_Write_Reg(WRITE_REG|STATUS,value);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 194:	87 e2       	ldi	r24, 0x27	; 39
 196:	93 df       	rcall	.-218    	; 0xbe <SPI_Write_Reg>

	DOWNBIT(SPIPORT,CE);//CE=0;
 198:	c1 98       	cbi	0x18, 1	; 24

	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 19a:	80 e0       	ldi	r24, 0x00	; 0
 19c:	a2 df       	rcall	.-188    	; 0xe2 <SPI_Read_Reg>
	
//PRX
	value=value|0x01;//set bit 1
 19e:	68 2f       	mov	r22, r24
 1a0:	61 60       	ori	r22, 0x01	; 1
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled..
 1a2:	80 e2       	ldi	r24, 0x20	; 32
 1a4:	8c df       	rcall	.-232    	; 0xbe <SPI_Write_Reg>
	UPBIT(SPIPORT,CE);//CE=1;
 1a6:	c1 9a       	sbi	0x18, 1	; 24
}
 1a8:	08 95       	ret

000001aa <SwitchToTxMode>:
	switch to Tx mode
/**************************************************/
void SwitchToTxMode()
{
	UINT8 value;
	SPI_Write_Reg(FLUSH_TX,0);//flush Tx
 1aa:	81 ee       	ldi	r24, 0xE1	; 225
 1ac:	60 e0       	ldi	r22, 0x00	; 0
 1ae:	87 df       	rcall	.-242    	; 0xbe <SPI_Write_Reg>

	DOWNBIT(SPIPORT,CE);//CE=0;
 1b0:	c1 98       	cbi	0x18, 1	; 24
	value=SPI_Read_Reg(CONFIG);	// read register CONFIG's value
 1b2:	80 e0       	ldi	r24, 0x00	; 0
 1b4:	96 df       	rcall	.-212    	; 0xe2 <SPI_Read_Reg>
//PTX
	value=value&0xfe;//set bit 0
 1b6:	68 2f       	mov	r22, r24
 1b8:	6e 7f       	andi	r22, 0xFE	; 254
  	SPI_Write_Reg(WRITE_REG | CONFIG, value); // Set PWR_UP bit, enable CRC(2 length) & Prim:RX. RX_DR enabled.
 1ba:	80 e2       	ldi	r24, 0x20	; 32
 1bc:	80 df       	rcall	.-256    	; 0xbe <SPI_Write_Reg>
	
	UPBIT(SPIPORT,CE);//CE=1;
 1be:	c1 9a       	sbi	0x18, 1	; 24
}
 1c0:	08 95       	ret

000001c2 <SwitchCFG>:
	          0:register bank0
Return:
     None
/**************************************************/
void SwitchCFG(char _cfg)//1:Bank1 0:Bank0
{
 1c2:	1f 93       	push	r17
 1c4:	18 2f       	mov	r17, r24
	UINT8 Tmp;

	Tmp=SPI_Read_Reg(7);
 1c6:	87 e0       	ldi	r24, 0x07	; 7
 1c8:	8c df       	rcall	.-232    	; 0xe2 <SPI_Read_Reg>
	Tmp=Tmp&0x80;

	if( ( (Tmp)&&(_cfg==0) )
 1ca:	87 ff       	sbrs	r24, 7
 1cc:	03 c0       	rjmp	.+6      	; 0x1d4 <SwitchCFG+0x12>
 1ce:	11 23       	and	r17, r17
 1d0:	19 f0       	breq	.+6      	; 0x1d8 <SwitchCFG+0x16>
 1d2:	05 c0       	rjmp	.+10     	; 0x1de <SwitchCFG+0x1c>
	||( ((Tmp)==0)&&(_cfg) ) )
 1d4:	11 23       	and	r17, r17
 1d6:	19 f0       	breq	.+6      	; 0x1de <SwitchCFG+0x1c>
	{
		SPI_Write_Reg(ACTIVATE_CMD,0x53);
 1d8:	80 e5       	ldi	r24, 0x50	; 80
 1da:	63 e5       	ldi	r22, 0x53	; 83
 1dc:	70 df       	rcall	.-288    	; 0xbe <SPI_Write_Reg>
	}
}
 1de:	1f 91       	pop	r17
 1e0:	08 95       	ret

000001e2 <SetChannelNum>:
Description:
	set channel number

/**************************************************/
void SetChannelNum(UINT8 ch)
{
 1e2:	68 2f       	mov	r22, r24
	SPI_Write_Reg((UINT8)(WRITE_REG|5),(UINT8)(ch));
 1e4:	85 e2       	ldi	r24, 0x25	; 37
 1e6:	6b df       	rcall	.-298    	; 0xbe <SPI_Write_Reg>
}
 1e8:	08 95       	ret

000001ea <RFM73_Initialize>:

Description:                                                
	register initialization
/**************************************************/   
void RFM73_Initialize()
{
 1ea:	cf 92       	push	r12
 1ec:	df 92       	push	r13
 1ee:	ef 92       	push	r14
 1f0:	ff 92       	push	r15
 1f2:	0f 93       	push	r16
 1f4:	1f 93       	push	r17
 1f6:	df 93       	push	r29
 1f8:	cf 93       	push	r28
 1fa:	cd b7       	in	r28, 0x3d	; 61
 1fc:	de b7       	in	r29, 0x3e	; 62
 1fe:	2d 97       	sbiw	r28, 0x0d	; 13
 200:	0f b6       	in	r0, 0x3f	; 63
 202:	f8 94       	cli
 204:	de bf       	out	0x3e, r29	; 62
 206:	0f be       	out	0x3f, r0	; 63
 208:	cd bf       	out	0x3d, r28	; 61
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 20a:	8f e4       	ldi	r24, 0x4F	; 79
 20c:	93 ec       	ldi	r25, 0xC3	; 195
 20e:	01 97       	sbiw	r24, 0x01	; 1
 210:	f1 f7       	brne	.-4      	; 0x20e <RFM73_Initialize+0x24>
 212:	00 c0       	rjmp	.+0      	; 0x214 <RFM73_Initialize+0x2a>
 214:	00 00       	nop
 	UINT8 WriteArr[12];

	//DelayMs(100);//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);
 216:	80 e0       	ldi	r24, 0x00	; 0
 218:	d4 df       	rcall	.-88     	; 0x1c2 <SwitchCFG>
 21a:	07 ea       	ldi	r16, 0xA7	; 167
 21c:	10 e0       	ldi	r17, 0x00	; 0

	for(i=0;i<20;i++)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 21e:	f8 01       	movw	r30, r16
 220:	80 81       	ld	r24, Z
 222:	80 62       	ori	r24, 0x20	; 32
 224:	61 81       	ldd	r22, Z+1	; 0x01
 226:	4b df       	rcall	.-362    	; 0xbe <SPI_Write_Reg>
 228:	0e 5f       	subi	r16, 0xFE	; 254
 22a:	1f 4f       	sbci	r17, 0xFF	; 255
	//DelayMs(100);//delay more than 50ms.
	_delay_ms(200);
	
	SwitchCFG(0);

	for(i=0;i<20;i++)
 22c:	f0 e0       	ldi	r31, 0x00	; 0
 22e:	0f 3c       	cpi	r16, 0xCF	; 207
 230:	1f 07       	cpc	r17, r31
 232:	a9 f7       	brne	.-22     	; 0x21e <RFM73_Initialize+0x34>
	SPI_Write_Buf((WRITE_REG|16),RX0_Address,5);*/

//reg 10 - Rx0 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 234:	34 e3       	ldi	r19, 0x34	; 52
 236:	c3 2e       	mov	r12, r19
 238:	c9 82       	std	Y+1, r12	; 0x01
 23a:	23 e4       	ldi	r18, 0x43	; 67
 23c:	d2 2e       	mov	r13, r18
 23e:	da 82       	std	Y+2, r13	; 0x02
 240:	90 e1       	ldi	r25, 0x10	; 16
 242:	e9 2e       	mov	r14, r25
 244:	eb 82       	std	Y+3, r14	; 0x03
 246:	ec 82       	std	Y+4, r14	; 0x04
 248:	ff 24       	eor	r15, r15
 24a:	f3 94       	inc	r15
 24c:	fd 82       	std	Y+5, r15	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|10),&(WriteArr[0]),5);
 24e:	8a e2       	ldi	r24, 0x2A	; 42
 250:	8e 01       	movw	r16, r28
 252:	0f 5f       	subi	r16, 0xFF	; 255
 254:	1f 4f       	sbci	r17, 0xFF	; 255
 256:	b8 01       	movw	r22, r16
 258:	45 e0       	ldi	r20, 0x05	; 5
 25a:	70 df       	rcall	.-288    	; 0x13c <SPI_Write_Buf>
	
//REG 11 - Rx1 addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX1_Address[j];
 25c:	89 e3       	ldi	r24, 0x39	; 57
 25e:	89 83       	std	Y+1, r24	; 0x01
 260:	88 e3       	ldi	r24, 0x38	; 56
 262:	8a 83       	std	Y+2, r24	; 0x02
 264:	87 e3       	ldi	r24, 0x37	; 55
 266:	8b 83       	std	Y+3, r24	; 0x03
 268:	86 e3       	ldi	r24, 0x36	; 54
 26a:	8c 83       	std	Y+4, r24	; 0x04
 26c:	82 ec       	ldi	r24, 0xC2	; 194
 26e:	8d 83       	std	Y+5, r24	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|11),&(WriteArr[0]),5);
 270:	8b e2       	ldi	r24, 0x2B	; 43
 272:	b8 01       	movw	r22, r16
 274:	45 e0       	ldi	r20, 0x05	; 5
 276:	62 df       	rcall	.-316    	; 0x13c <SPI_Write_Buf>
//REG 16 - TX addr
	for(j=0;j<5;j++)
	{
		WriteArr[j]=RX0_Address[j];
 278:	c9 82       	std	Y+1, r12	; 0x01
 27a:	da 82       	std	Y+2, r13	; 0x02
 27c:	eb 82       	std	Y+3, r14	; 0x03
 27e:	ec 82       	std	Y+4, r14	; 0x04
 280:	fd 82       	std	Y+5, r15	; 0x05
	}
	SPI_Write_Buf((WRITE_REG|16),&(WriteArr[0]),5);
 282:	80 e3       	ldi	r24, 0x30	; 48
 284:	b8 01       	movw	r22, r16
 286:	45 e0       	ldi	r20, 0x05	; 5
 288:	59 df       	rcall	.-334    	; 0x13c <SPI_Write_Buf>
	
//	printf("\nEnd Load Reg");

	i=SPI_Read_Reg(29);//read Feature Register ???????§??¶??¬?¤¶?»??? Payload With ACK?¬???????????¬·??? ACTIVATE????????????0x73),?»??????¶??¬?¤¶?»??? Payload With ACK (REG28,REG29).
 28a:	8d e1       	ldi	r24, 0x1D	; 29
 28c:	2a df       	rcall	.-428    	; 0xe2 <SPI_Read_Reg>
	if(i==0) // i!=0 showed that chip has been actived.so do not active again.
 28e:	88 23       	and	r24, r24
 290:	19 f4       	brne	.+6      	; 0x298 <RFM73_Initialize+0xae>
		SPI_Write_Reg(ACTIVATE_CMD,0x73);// Active
 292:	80 e5       	ldi	r24, 0x50	; 80
 294:	63 e7       	ldi	r22, 0x73	; 115
 296:	13 df       	rcall	.-474    	; 0xbe <SPI_Write_Reg>
	for(i=22;i>=21;i--)
	{
		SPI_Write_Reg((WRITE_REG|Bank0_Reg[i][0]),Bank0_Reg[i][1]);
 298:	8d e3       	ldi	r24, 0x3D	; 61
 29a:	67 e0       	ldi	r22, 0x07	; 7
 29c:	10 df       	rcall	.-480    	; 0xbe <SPI_Write_Reg>
 29e:	8c e3       	ldi	r24, 0x3C	; 60
 2a0:	6f e3       	ldi	r22, 0x3F	; 63
 2a2:	0d df       	rcall	.-486    	; 0xbe <SPI_Write_Reg>
		//SPI_Write_Reg_Bank0(Bank0_Reg[i][0],Bank0_Reg[i][1]);
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
 2a4:	81 e0       	ldi	r24, 0x01	; 1
 2a6:	8d df       	rcall	.-230    	; 0x1c2 <SwitchCFG>
 2a8:	04 e6       	ldi	r16, 0x64	; 100
 2aa:	10 e0       	ldi	r17, 0x00	; 0
	
	for(i=0;i<=8;i++)//reverse
 2ac:	90 e0       	ldi	r25, 0x00	; 0
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 2ae:	7e 01       	movw	r14, r28
 2b0:	08 94       	sec
 2b2:	e1 1c       	adc	r14, r1
 2b4:	f1 1c       	adc	r15, r1
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;
 2b6:	f8 01       	movw	r30, r16
 2b8:	21 91       	ld	r18, Z+
 2ba:	31 91       	ld	r19, Z+
 2bc:	41 91       	ld	r20, Z+
 2be:	51 91       	ld	r21, Z+
 2c0:	8f 01       	movw	r16, r30
 2c2:	29 83       	std	Y+1, r18	; 0x01
 2c4:	3a 83       	std	Y+2, r19	; 0x02
 2c6:	4b 83       	std	Y+3, r20	; 0x03
 2c8:	5c 83       	std	Y+4, r21	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 2ca:	89 2f       	mov	r24, r25
 2cc:	80 62       	ori	r24, 0x20	; 32
 2ce:	b7 01       	movw	r22, r14
 2d0:	44 e0       	ldi	r20, 0x04	; 4
 2d2:	9d 87       	std	Y+13, r25	; 0x0d
 2d4:	33 df       	rcall	.-410    	; 0x13c <SPI_Write_Buf>
	}
	
//********************Write Bank1 register******************
	SwitchCFG(1);
	
	for(i=0;i<=8;i++)//reverse
 2d6:	9d 85       	ldd	r25, Y+13	; 0x0d
 2d8:	9f 5f       	subi	r25, 0xFF	; 255
 2da:	99 30       	cpi	r25, 0x09	; 9
 2dc:	61 f7       	brne	.-40     	; 0x2b6 <RFM73_Initialize+0xcc>
 2de:	88 e8       	ldi	r24, 0x88	; 136
 2e0:	e8 2e       	mov	r14, r24
 2e2:	80 e0       	ldi	r24, 0x00	; 0
 2e4:	f8 2e       	mov	r15, r24
	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 2e6:	8e 01       	movw	r16, r28
 2e8:	0f 5f       	subi	r16, 0xFF	; 255
 2ea:	1f 4f       	sbci	r17, 0xFF	; 255
	}

	for(i=9;i<=13;i++)
	{
		for(j=0;j<4;j++)
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(3-j) ) )&0xff;
 2ec:	f7 01       	movw	r30, r14
 2ee:	21 91       	ld	r18, Z+
 2f0:	31 91       	ld	r19, Z+
 2f2:	41 91       	ld	r20, Z+
 2f4:	51 91       	ld	r21, Z+
 2f6:	7f 01       	movw	r14, r30
 2f8:	59 83       	std	Y+1, r21	; 0x01
 2fa:	4a 83       	std	Y+2, r20	; 0x02
 2fc:	3b 83       	std	Y+3, r19	; 0x03
 2fe:	2c 83       	std	Y+4, r18	; 0x04

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
 300:	89 2f       	mov	r24, r25
 302:	80 62       	ori	r24, 0x20	; 32
 304:	b8 01       	movw	r22, r16
 306:	44 e0       	ldi	r20, 0x04	; 4
 308:	9d 87       	std	Y+13, r25	; 0x0d
 30a:	18 df       	rcall	.-464    	; 0x13c <SPI_Write_Buf>
			WriteArr[j]=(Bank1_Reg0_13[i]>>(8*(j) ) )&0xff;

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	for(i=9;i<=13;i++)
 30c:	9d 85       	ldd	r25, Y+13	; 0x0d
 30e:	9f 5f       	subi	r25, 0xFF	; 255
 310:	9e 30       	cpi	r25, 0x0E	; 14
 312:	61 f7       	brne	.-40     	; 0x2ec <RFM73_Initialize+0x102>
 314:	ec e9       	ldi	r30, 0x9C	; 156
 316:	f0 e0       	ldi	r31, 0x00	; 0
 318:	d8 01       	movw	r26, r16
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
	{
		WriteArr[j]=Bank1_Reg14[j];
 31a:	81 91       	ld	r24, Z+
 31c:	8d 93       	st	X+, r24

		SPI_Write_Buf((WRITE_REG|i),&(WriteArr[0]),4);
	}

	//SPI_Write_Buf((WRITE_REG|14),&(Bank1_Reg14[0]),11);
	for(j=0;j<11;j++)
 31e:	80 e0       	ldi	r24, 0x00	; 0
 320:	e7 3a       	cpi	r30, 0xA7	; 167
 322:	f8 07       	cpc	r31, r24
 324:	d1 f7       	brne	.-12     	; 0x31a <RFM73_Initialize+0x130>
	{
		WriteArr[j]=Bank1_Reg14[j];
	}
	SPI_Write_Buf((WRITE_REG|14),&(WriteArr[0]),11);
 326:	8e e2       	ldi	r24, 0x2E	; 46
 328:	8e 01       	movw	r16, r28
 32a:	0f 5f       	subi	r16, 0xFF	; 255
 32c:	1f 4f       	sbci	r17, 0xFF	; 255
 32e:	b8 01       	movw	r22, r16
 330:	4b e0       	ldi	r20, 0x0B	; 11
 332:	04 df       	rcall	.-504    	; 0x13c <SPI_Write_Buf>

//toggle REG4<25,26>
	for(j=0;j<4;j++)
		//WriteArr[j]=(RegArrFSKAnalog[4]>>(8*(j) ) )&0xff;
		WriteArr[j]=(Bank1_Reg0_13[4]>>(8*(j) ) )&0xff;
 334:	86 e9       	ldi	r24, 0x96	; 150
 336:	8a 83       	std	Y+2, r24	; 0x02
 338:	82 e8       	ldi	r24, 0x82	; 130
 33a:	8b 83       	std	Y+3, r24	; 0x03
 33c:	8b e1       	ldi	r24, 0x1B	; 27
 33e:	8c 83       	std	Y+4, r24	; 0x04

	WriteArr[0]=WriteArr[0]|0x06;
 340:	8f ed       	ldi	r24, 0xDF	; 223
 342:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 344:	84 e2       	ldi	r24, 0x24	; 36
 346:	b8 01       	movw	r22, r16
 348:	44 e0       	ldi	r20, 0x04	; 4
 34a:	f8 de       	rcall	.-528    	; 0x13c <SPI_Write_Buf>

	WriteArr[0]=WriteArr[0]&0xf9;
 34c:	89 81       	ldd	r24, Y+1	; 0x01
 34e:	89 7f       	andi	r24, 0xF9	; 249
 350:	89 83       	std	Y+1, r24	; 0x01
	SPI_Write_Buf((WRITE_REG|4),&(WriteArr[0]),4);
 352:	84 e2       	ldi	r24, 0x24	; 36
 354:	b8 01       	movw	r22, r16
 356:	44 e0       	ldi	r20, 0x04	; 4
 358:	f1 de       	rcall	.-542    	; 0x13c <SPI_Write_Buf>
 35a:	e3 ed       	ldi	r30, 0xD3	; 211
 35c:	f0 e3       	ldi	r31, 0x30	; 48
 35e:	31 97       	sbiw	r30, 0x01	; 1
 360:	f1 f7       	brne	.-4      	; 0x35e <RFM73_Initialize+0x174>
 362:	00 c0       	rjmp	.+0      	; 0x364 <RFM73_Initialize+0x17a>
 364:	00 00       	nop
	
	//DelayMs(10);
	_delay_ms(50);
	
//********************switch back to Bank0 register access******************
	SwitchCFG(0);
 366:	80 e0       	ldi	r24, 0x00	; 0
 368:	2c df       	rcall	.-424    	; 0x1c2 <SwitchCFG>
	SwitchToRxMode();//switch to RX mode
 36a:	0e df       	rcall	.-484    	; 0x188 <SwitchToRxMode>
}
 36c:	2d 96       	adiw	r28, 0x0d	; 13
 36e:	0f b6       	in	r0, 0x3f	; 63
 370:	f8 94       	cli
 372:	de bf       	out	0x3e, r29	; 62
 374:	0f be       	out	0x3f, r0	; 63
 376:	cd bf       	out	0x3d, r28	; 61
 378:	cf 91       	pop	r28
 37a:	df 91       	pop	r29
 37c:	1f 91       	pop	r17
 37e:	0f 91       	pop	r16
 380:	ff 90       	pop	r15
 382:	ef 90       	pop	r14
 384:	df 90       	pop	r13
 386:	cf 90       	pop	r12
 388:	08 95       	ret

0000038a <RFM73_SetPower>:

//*****************************************************************************

void RFM73_SetPower(char power)
{
	UINT8 power_mask = (((power << 1) & 0b00000110) | 0b11111001);	
 38a:	68 2f       	mov	r22, r24
 38c:	66 0f       	add	r22, r22
 38e:	69 6f       	ori	r22, 0xF9	; 249

	SPI_Write_Reg((WRITE_REG|Bank0_Reg[6][0]),( Bank0_Reg[6][1] & power_mask));
 390:	67 72       	andi	r22, 0x27	; 39
 392:	86 e2       	ldi	r24, 0x26	; 38
 394:	94 de       	rcall	.-728    	; 0xbe <SPI_Write_Reg>
	SwitchToRxMode();
 396:	f8 de       	rcall	.-528    	; 0x188 <SwitchToRxMode>

}
 398:	08 95       	ret

0000039a <Send_Packet>:
	len: packet length
Return:
	None
**************************************************/
char Send_Packet(UINT8 type,UINT8* pbuf,UINT8 len)
{
 39a:	ef 92       	push	r14
 39c:	ff 92       	push	r15
 39e:	1f 93       	push	r17
 3a0:	df 93       	push	r29
 3a2:	cf 93       	push	r28
 3a4:	0f 92       	push	r0
 3a6:	cd b7       	in	r28, 0x3d	; 61
 3a8:	de b7       	in	r29, 0x3e	; 62
 3aa:	18 2f       	mov	r17, r24
 3ac:	7b 01       	movw	r14, r22
	UINT8 fifo_sta;
	
	SwitchToTxMode();  //switch to tx mode
 3ae:	49 83       	std	Y+1, r20	; 0x01
 3b0:	fc de       	rcall	.-520    	; 0x1aa <SwitchToTxMode>

	fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 3b2:	87 e1       	ldi	r24, 0x17	; 23
 3b4:	96 de       	rcall	.-724    	; 0xe2 <SPI_Read_Reg>
	if((fifo_sta&FIFO_STATUS_TX_FULL)==0)//if not full, send data (write buff)
 3b6:	49 81       	ldd	r20, Y+1	; 0x01
 3b8:	85 fd       	sbrc	r24, 5
 3ba:	09 c0       	rjmp	.+18     	; 0x3ce <Send_Packet+0x34>
	{ 
	  	//RED_LED = 1;
		
		SPI_Write_Buf(type, pbuf, len); // Writes data to buffer
 3bc:	81 2f       	mov	r24, r17
 3be:	b7 01       	movw	r22, r14
 3c0:	bd de       	rcall	.-646    	; 0x13c <SPI_Write_Buf>
 3c2:	87 ea       	ldi	r24, 0xA7	; 167
 3c4:	91 e6       	ldi	r25, 0x61	; 97
 3c6:	01 97       	sbiw	r24, 0x01	; 1
 3c8:	f1 f7       	brne	.-4      	; 0x3c6 <Send_Packet+0x2c>
 3ca:	00 c0       	rjmp	.+0      	; 0x3cc <Send_Packet+0x32>
 3cc:	00 00       	nop
		//delay_50ms();
		_delay_ms(100);
	}	  
	
	return 0;	 	
}
 3ce:	80 e0       	ldi	r24, 0x00	; 0
 3d0:	0f 90       	pop	r0
 3d2:	cf 91       	pop	r28
 3d4:	df 91       	pop	r29
 3d6:	1f 91       	pop	r17
 3d8:	ff 90       	pop	r15
 3da:	ef 90       	pop	r14
 3dc:	08 95       	ret

000003de <Receive_Packet>:
	None
Return:
	None
**************************************************/
char Receive_Packet(char * buf, char buf_len)
{
 3de:	0f 93       	push	r16
 3e0:	1f 93       	push	r17
 3e2:	cf 93       	push	r28
 3e4:	df 93       	push	r29
 3e6:	ec 01       	movw	r28, r24
	UINT8 len,i,sta,fifo_sta,value,chksum,aa, res = 0;
	UINT8 rx_buf[MAX_PACKET_LEN];

	sta=SPI_Read_Reg(STATUS);	// read register STATUS's value
 3e8:	87 e0       	ldi	r24, 0x07	; 7
 3ea:	7b de       	rcall	.-778    	; 0xe2 <SPI_Read_Reg>
 3ec:	08 2f       	mov	r16, r24

	if((STATUS_RX_DR&sta) == 0x40)				// if receive data ready (RX_DR) interrupt
 3ee:	86 ff       	sbrs	r24, 6
 3f0:	12 c0       	rjmp	.+36     	; 0x416 <Receive_Packet+0x38>
	{
		do
		{
			len=SPI_Read_Reg(R_RX_PL_WID_CMD);	// read len
 3f2:	80 e6       	ldi	r24, 0x60	; 96
 3f4:	76 de       	rcall	.-788    	; 0xe2 <SPI_Read_Reg>
 3f6:	18 2f       	mov	r17, r24

			if(len<=MAX_PACKET_LEN)
 3f8:	81 32       	cpi	r24, 0x21	; 33
 3fa:	28 f4       	brcc	.+10     	; 0x406 <Receive_Packet+0x28>
			{
				SPI_Read_Buf(RD_RX_PLOAD,buf,len);// read receive payload from RX_FIFO buffer
 3fc:	81 e6       	ldi	r24, 0x61	; 97
 3fe:	be 01       	movw	r22, r28
 400:	41 2f       	mov	r20, r17
 402:	77 de       	rcall	.-786    	; 0xf2 <SPI_Read_Buf>
 404:	03 c0       	rjmp	.+6      	; 0x40c <Receive_Packet+0x2e>
			}
			else
			{
				SPI_Write_Reg(FLUSH_RX,0);//flush Rx
 406:	82 ee       	ldi	r24, 0xE2	; 226
 408:	60 e0       	ldi	r22, 0x00	; 0
 40a:	59 de       	rcall	.-846    	; 0xbe <SPI_Write_Reg>
			}

			fifo_sta=SPI_Read_Reg(FIFO_STATUS);	// read register FIFO_STATUS's value
 40c:	87 e1       	ldi	r24, 0x17	; 23
 40e:	69 de       	rcall	.-814    	; 0xe2 <SPI_Read_Reg>
							
		}while((fifo_sta&FIFO_STATUS_RX_EMPTY)==0); //while not empty
 410:	80 ff       	sbrs	r24, 0
 412:	ef cf       	rjmp	.-34     	; 0x3f2 <Receive_Packet+0x14>
 414:	01 c0       	rjmp	.+2      	; 0x418 <Receive_Packet+0x3a>
Return:
	None
**************************************************/
char Receive_Packet(char * buf, char buf_len)
{
	UINT8 len,i,sta,fifo_sta,value,chksum,aa, res = 0;
 416:	10 e0       	ldi	r17, 0x00	; 0
		}
		
*/
		res = len;		
	}
	SPI_Write_Reg(WRITE_REG|STATUS,sta);// clear RX_DR or TX_DS or MAX_RT interrupt flag
 418:	87 e2       	ldi	r24, 0x27	; 39
 41a:	60 2f       	mov	r22, r16
 41c:	50 de       	rcall	.-864    	; 0xbe <SPI_Write_Reg>
	
	return res;	
}
 41e:	81 2f       	mov	r24, r17
 420:	df 91       	pop	r29
 422:	cf 91       	pop	r28
 424:	1f 91       	pop	r17
 426:	0f 91       	pop	r16
 428:	08 95       	ret

0000042a <_exit>:
 42a:	f8 94       	cli

0000042c <__stop_program>:
 42c:	ff cf       	rjmp	.-2      	; 0x42c <__stop_program>
