$date
	Tue Feb 17 11:42:22 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_pipe_ex $end
$var wire 10 ! F [9:0] $end
$var reg 10 " A [9:0] $end
$var reg 10 # B [9:0] $end
$var reg 10 $ C [9:0] $end
$var reg 10 % D [9:0] $end
$var reg 1 & clk $end
$scope module dut $end
$var wire 10 ' A [9:0] $end
$var wire 10 ( B [9:0] $end
$var wire 10 ) C [9:0] $end
$var wire 10 * D [9:0] $end
$var wire 10 + F [9:0] $end
$var wire 1 & clk $end
$var reg 10 , L12_D [9:0] $end
$var reg 10 - L12_x1 [9:0] $end
$var reg 10 . L12_x2 [9:0] $end
$var reg 10 / L23_D [9:0] $end
$var reg 10 0 L23_x3 [9:0] $end
$var reg 10 1 L34_F [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 1
bx 0
bx /
bx .
bx -
bx ,
bx +
b0 *
b0 )
b0 (
b0 '
0&
b0 %
b0 $
b0 #
b0 "
bx !
$end
#5
b0 ,
1&
#9
b0 .
b0 -
#10
0&
b10 %
b10 *
b11 $
b11 )
b101 #
b101 (
b1010 "
b1010 '
#15
b0 /
b10 ,
1&
#19
b0 0
b1 .
b1111 -
#20
0&
b11 %
b11 *
b1 $
b1 )
b100 #
b100 (
b10100 "
b10100 '
#25
b10 /
b11 ,
1&
#29
b10000 0
b1111111110 .
b11000 -
#30
0&
b100 %
b100 *
b10 $
b10 )
b110 #
b110 (
b111 "
b111 '
#31
b0 !
b0 +
b0 1
#35
b11 /
b100 ,
1&
#39
b10110 0
b1101 -
#40
0&
b10 %
b10 *
b101 $
b101 )
b1000 #
b1000 (
b1111 "
b1111 '
#41
b100000 !
b100000 +
b100000 1
#45
b100 /
b10 ,
1&
#49
b1011 0
b11 .
b10111 -
#50
0&
#51
b1000010 !
b1000010 +
b1000010 1
#55
b10 /
1&
#59
b11010 0
#60
0&
#61
b101100 !
b101100 +
b101100 1
#65
1&
#70
0&
#71
b110100 !
b110100 +
b110100 1
#75
1&
#80
0&
#85
1&
#90
0&
#95
1&
#100
0&
#105
1&
#110
0&
#115
1&
#120
0&
#125
1&
#130
0&
#135
1&
#140
0&
