#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f802dc00cf0 .scope module, "t_Lab1_dataflow" "t_Lab1_dataflow" 2 1;
 .timescale 0 0;
v0x7f802dc11860_0 .var "A", 0 0;
v0x7f802dc118f0_0 .var "B", 0 0;
v0x7f802dc11980_0 .var "C", 0 0;
v0x7f802dc11a50_0 .var "D", 0 0;
v0x7f802dc11b00_0 .net "F", 0 0, L_0x7f802dc12300;  1 drivers
S_0x7f802dc00e50 .scope module, "M1" "Lab1_dataflow" 2 6, 3 1 0, S_0x7f802dc00cf0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "F"
    .port_info 1 /INPUT 1 "A"
    .port_info 2 /INPUT 1 "B"
    .port_info 3 /INPUT 1 "C"
    .port_info 4 /INPUT 1 "D"
L_0x7f802dc11e90 .functor AND 1, v0x7f802dc11860_0, L_0x7f802dc11bd0, C4<1>, C4<1>;
L_0x7f802dc11f40 .functor AND 1, L_0x7f802dc11cd0, v0x7f802dc11980_0, C4<1>, C4<1>;
L_0x7f802dc12050 .functor AND 1, v0x7f802dc11980_0, v0x7f802dc11a50_0, C4<1>, C4<1>;
L_0x7f802dc120e0 .functor OR 1, L_0x7f802dc11e90, L_0x7f802dc11f40, C4<0>, C4<0>;
L_0x7f802dc12210 .functor OR 1, L_0x7f802dc11db0, L_0x7f802dc12050, C4<0>, C4<0>;
L_0x7f802dc12300 .functor AND 1, L_0x7f802dc120e0, L_0x7f802dc12210, C4<1>, C4<1>;
v0x7f802dc00fb0_0 .net "A", 0 0, v0x7f802dc11860_0;  1 drivers
v0x7f802dc10fd0_0 .net "B", 0 0, v0x7f802dc118f0_0;  1 drivers
v0x7f802dc11070_0 .net "C", 0 0, v0x7f802dc11980_0;  1 drivers
v0x7f802dc11100_0 .net "D", 0 0, v0x7f802dc11a50_0;  1 drivers
v0x7f802dc111a0_0 .net "F", 0 0, L_0x7f802dc12300;  alias, 1 drivers
v0x7f802dc11280_0 .net "andAD", 0 0, L_0x7f802dc11e90;  1 drivers
v0x7f802dc11320_0 .net "andBC", 0 0, L_0x7f802dc11f40;  1 drivers
v0x7f802dc113c0_0 .net "andCD", 0 0, L_0x7f802dc12050;  1 drivers
v0x7f802dc11460_0 .net "negA", 0 0, L_0x7f802dc11db0;  1 drivers
v0x7f802dc11570_0 .net "negB", 0 0, L_0x7f802dc11cd0;  1 drivers
v0x7f802dc11600_0 .net "negD", 0 0, L_0x7f802dc11bd0;  1 drivers
v0x7f802dc116a0_0 .net "orACD", 0 0, L_0x7f802dc12210;  1 drivers
v0x7f802dc11740_0 .net "orTwoAnd", 0 0, L_0x7f802dc120e0;  1 drivers
L_0x7f802dc11bd0 .reduce/nor v0x7f802dc11a50_0;
L_0x7f802dc11cd0 .reduce/nor v0x7f802dc118f0_0;
L_0x7f802dc11db0 .reduce/nor v0x7f802dc11860_0;
    .scope S_0x7f802dc00cf0;
T_0 ;
    %vpi_call 2 10 "$dumpfile", "Lab1_dataflow.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11860_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc118f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11980_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f802dc11a50_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x7f802dc00cf0;
T_1 ;
    %delay 800, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "t_Lab1_dataflow.v";
    "Lab1_dataflow.v";
