/*
 * Generated by Bluespec Compiler (build ad73d8a)
 * 
 * On Fri May 14 23:12:54 KST 2021
 * 
 */

/* Generation options: */
#ifndef __mkProc_h__
#define __mkProc_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"
#include "mkCsrFile.h"
#include "mkDMemory.h"
#include "mkIMemory.h"
#include "mkRFile.h"
#include "module_exec.h"
#include "module_decode.h"


/* Class declaration for the mkProc module */
class MOD_mkProc : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_mkCsrFile INST_csrf;
  MOD_Reg<tUWide> INST_d2r_data_0;
  MOD_Reg<tUWide> INST_d2r_data_1;
  MOD_Reg<tUInt8> INST_d2r_deqP_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2r_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2r_deqP_wires_0;
  MOD_Wire<tUInt8> INST_d2r_deqP_wires_1;
  MOD_Reg<tUInt8> INST_d2r_empty_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2r_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2r_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2r_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2r_empty_wires_0;
  MOD_Wire<tUInt8> INST_d2r_empty_wires_1;
  MOD_Wire<tUInt8> INST_d2r_empty_wires_2;
  MOD_Reg<tUInt8> INST_d2r_enqP_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_d2r_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_d2r_enqP_wires_0;
  MOD_Wire<tUInt8> INST_d2r_enqP_wires_1;
  MOD_Reg<tUInt8> INST_d2r_full_ehrReg;
  MOD_Wire<tUInt8> INST_d2r_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_d2r_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_d2r_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_d2r_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_d2r_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_d2r_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_d2r_full_wires_0;
  MOD_Wire<tUInt8> INST_d2r_full_wires_1;
  MOD_Wire<tUInt8> INST_d2r_full_wires_2;
  MOD_mkDMemory INST_dMem;
  MOD_Reg<tUInt8> INST_eEpoch;
  MOD_Reg<tUInt32> INST_execRedirect_data_0_ehrReg;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_0;
  MOD_Wire<tUInt32> INST_execRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_execRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_execRedirect_full_wires_2;
  MOD_Reg<tUWide> INST_f2d_data_0;
  MOD_Reg<tUWide> INST_f2d_data_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_deqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_empty_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_0;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_1;
  MOD_Wire<tUInt8> INST_f2d_empty_wires_2;
  MOD_Reg<tUInt8> INST_f2d_enqP_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_0;
  MOD_Wire<tUInt8> INST_f2d_enqP_wires_1;
  MOD_Reg<tUInt8> INST_f2d_full_ehrReg;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_f2d_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_f2d_full_wires_0;
  MOD_Wire<tUInt8> INST_f2d_full_wires_1;
  MOD_Wire<tUInt8> INST_f2d_full_wires_2;
  MOD_Reg<tUInt8> INST_fEpoch;
  MOD_mkIMemory INST_iMem;
  MOD_Reg<tUInt32> INST_pc;
  MOD_mkRFile INST_rf;
  MOD_Reg<tUInt8> INST_stat;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_data_0_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_data_0_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_deqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_deqP_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_empty_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_empty_ignored_wires_2;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_1;
  MOD_Reg<tUInt8> INST_statRedirect_empty_virtual_reg_2;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_empty_wires_2;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_ignored_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_enqP_virtual_reg_1;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_enqP_wires_1;
  MOD_Reg<tUInt8> INST_statRedirect_full_ehrReg;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_full_ignored_wires_2;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_0;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_1;
  MOD_Reg<tUInt8> INST_statRedirect_full_virtual_reg_2;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_0;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_1;
  MOD_Wire<tUInt8> INST_statRedirect_full_wires_2;
  MOD_module_exec INST_instance_exec_1;
  MOD_module_decode INST_instance_decode_0;
 
 /* Constructor */
 public:
  MOD_mkProc(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUInt8 PORT_EN_dMemInit_request_put;
  tUInt8 PORT_EN_iMemInit_request_put;
  tUWide PORT_dMemInit_request_put;
  tUWide PORT_iMemInit_request_put;
 
 /* Publicly accessible definitions */
 public:
  tUInt8 DEF_WILL_FIRE_dMemInit_request_put;
  tUInt8 DEF_WILL_FIRE_iMemInit_request_put;
  tUInt8 DEF_dMem_RDY_init_request_put____d124;
  tUInt8 DEF_iMem_RDY_init_request_put____d123;
  tUInt8 DEF_x__h25475;
  tUInt8 DEF_exec_86_BIT_1___d387;
  tUInt8 DEF_d2r_deqP_virtual_reg_0_read____d280;
  tUInt8 DEF_x__h22178;
  tUInt8 DEF_f2d_deqP_virtual_reg_0_read____d191;
  tUWide DEF_exec___d386;
  tUWide DEF_SEL_ARR_d2r_data_0_75_BITS_139_TO_136_88_d2r_d_ETC___d365;
  tUInt32 DEF_rVal1__h25751;
  tUInt32 DEF_rVal2__h25752;
  tUInt32 DEF_pc__h25008;
  tUInt32 DEF_ppc__h25009;
  tUInt32 DEF_csrVal__h25753;
  tUWide DEF_d2r_data_1___d277;
  tUWide DEF_d2r_data_0___d275;
  tUWide DEF_f2d_data_1___d188;
  tUWide DEF_f2d_data_0___d186;
  tUInt32 DEF_x__h26533;
  tUInt32 DEF_idx__h26530;
  tUInt32 DEF_x__h26476;
  tUInt8 DEF_rindx__h26473;
  tUInt32 DEF_x__h26419;
  tUInt8 DEF_rindx__h26416;
  tUInt8 DEF_d2r_full_wires_0_whas____d117;
  tUInt8 DEF_d2r_full_wires_0_wget____d118;
  tUInt8 DEF_d2r_full_ehrReg__h17182;
  tUInt8 DEF_d2r_empty_ehrReg__h16059;
  tUInt8 DEF_d2r_deqP_virtual_reg_1_read____d263;
  tUInt8 DEF_f2d_full_wires_0_whas____d83;
  tUInt8 DEF_f2d_full_wires_0_wget____d84;
  tUInt8 DEF_f2d_full_ehrReg__h13119;
  tUInt8 DEF_f2d_empty_ehrReg__h11996;
  tUInt8 DEF_f2d_deqP_virtual_reg_1_read____d175;
  tUInt8 DEF_execRedirect_full_ehrReg__h9056;
  tUInt8 DEF_statRedirect_empty_wires_0_whas____d12;
  tUInt8 DEF_statRedirect_empty_wires_0_wget____d13;
  tUInt8 DEF_statRedirect_empty_ehrReg__h3520;
  tUInt8 DEF_eEpoch__h22442;
  tUInt8 DEF_csrf_started____d140;
  tUInt8 DEF_dMem_init_done____d128;
  tUInt8 DEF_iMem_init_done____d126;
  tUInt32 DEF_x__h26367;
  tUInt32 DEF__read_pc__h25717;
  tUInt32 DEF__read_ppc__h25718;
  tUInt32 DEF_x__h26370;
  tUInt32 DEF__read_pc__h25725;
  tUInt32 DEF__read_ppc__h25726;
  tUInt32 DEF_x__h26263;
  tUInt32 DEF_x__h26266;
  tUInt8 DEF_x__h25949;
  tUInt8 DEF_x__h26052;
  tUInt8 DEF_x__h26155;
  tUInt8 DEF_x__h25952;
  tUInt8 DEF_x__h26055;
  tUInt8 DEF_x__h26158;
  tUInt8 DEF_n__read__h25259;
  tUInt32 DEF_SEL_ARR_d2r_data_0_75_BITS_96_TO_65_57_d2r_dat_ETC___d360;
  tUInt8 DEF_n__read__h21962;
  tUInt32 DEF_SEL_ARR_d2r_data_0_75_BITS_109_TO_98_45_d2r_da_ETC___d348;
  tUInt8 DEF_SEL_ARR_d2r_data_0_75_BITS_115_TO_111_32_d2r_d_ETC___d335;
  tUInt8 DEF_SEL_ARR_d2r_data_0_75_BITS_127_TO_123_07_d2r_d_ETC___d310;
  tUInt8 DEF_SEL_ARR_d2r_data_0_75_BITS_121_TO_117_20_d2r_d_ETC___d323;
  tUInt8 DEF_SEL_ARR_d2r_data_0_75_BITS_139_TO_136_88_d2r_d_ETC___d291;
  tUInt8 DEF_SEL_ARR_d2r_data_0_75_BITS_135_TO_132_92_d2r_d_ETC___d295;
  tUInt8 DEF_SEL_ARR_d2r_data_0_75_BITS_131_TO_129_96_d2r_d_ETC___d299;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_75_BIT_97_50_51_NOT_d2r_ETC___d355;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_75_BIT_110_38_39_NOT_d2_ETC___d343;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_75_BIT_116_25_26_NOT_d2_ETC___d330;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_75_BIT_122_13_14_NOT_d2_ETC___d318;
  tUInt8 DEF_SEL_ARR_NOT_d2r_data_0_75_BIT_128_00_01_NOT_d2_ETC___d305;
  tUInt8 DEF_SEL_ARR_d2r_data_0_75_BIT_0_76_d2r_data_1_77_B_ETC___d284;
  tUInt8 DEF_SEL_ARR_f2d_data_0_86_BIT_0_87_f2d_data_1_88_B_ETC___d195;
  tUInt8 DEF_SEL_ARR_d2r_data_0_75_BIT_0_76_d2r_data_1_77_B_ETC___d285;
  tUInt8 DEF_SEL_ARR_f2d_data_0_86_BIT_0_87_f2d_data_1_88_B_ETC___d197;
  tUInt8 DEF_NOT_d2r_deqP_virtual_reg_1_read__63___d264;
  tUInt8 DEF_NOT_f2d_deqP_virtual_reg_1_read__75___d176;
  tUWide DEF_SEL_ARR_d2r_data_0_75_BITS_131_TO_129_96_d2r_d_ETC___d364;
 
 /* Local definitions */
 private:
  tUInt8 DEF_IF_d2r_deqP_wires_0_whas__8_THEN_d2r_deqP_wire_ETC___d101;
  tUInt8 DEF_IF_d2r_enqP_wires_0_whas__1_THEN_d2r_enqP_wire_ETC___d94;
  tUInt8 DEF_def__h24447;
  tUInt8 DEF_d2r_enqP_virtual_reg_0_read____d215;
  tUInt8 DEF_NOT_d2r_enqP_virtual_reg_1_read__13_14_AND_NOT_ETC___d218;
  tUInt8 DEF_IF_f2d_deqP_wires_0_whas__4_THEN_f2d_deqP_wire_ETC___d67;
  tUInt8 DEF_IF_f2d_enqP_wires_0_whas__7_THEN_f2d_enqP_wire_ETC___d60;
  tUInt8 DEF_def__h21138;
  tUInt8 DEF_f2d_enqP_virtual_reg_0_read____d154;
  tUInt8 DEF_NOT_f2d_enqP_virtual_reg_1_read__52_53_AND_NOT_ETC___d157;
  tUWide DEF_decode___d225;
  tUInt32 DEF_x__h26931;
  tUInt8 DEF_statRedirect_data_0_ehrReg__h1205;
  tUInt8 DEF_d2r_enqP_virtual_reg_1_read____d213;
  tUInt8 DEF_f2d_enqP_virtual_reg_1_read____d152;
  tUInt8 DEF_execRedirect_empty_wires_0_whas____d39;
  tUInt8 DEF_execRedirect_empty_wires_0_wget____d40;
  tUInt8 DEF_execRedirect_empty_ehrReg__h7933;
  tUInt8 DEF_statRedirect_full_ehrReg__h4643;
  tUInt32 DEF_IF_execRedirect_data_0_wires_0_whas__0_THEN_ex_ETC___d33;
  tUInt8 DEF_IF_statRedirect_data_0_wires_0_whas_THEN_statR_ETC___d6;
  tUInt8 DEF_IF_d2r_full_wires_0_whas__17_THEN_d2r_full_wir_ETC___d120;
  tUInt8 DEF_IF_d2r_empty_wires_0_whas__07_THEN_d2r_empty_w_ETC___d110;
  tUInt8 DEF_IF_f2d_full_wires_0_whas__3_THEN_f2d_full_wire_ETC___d86;
  tUInt8 DEF_IF_f2d_empty_wires_0_whas__3_THEN_f2d_empty_wi_ETC___d76;
  tUInt8 DEF_IF_execRedirect_full_wires_0_whas__9_THEN_exec_ETC___d52;
  tUInt8 DEF_IF_execRedirect_empty_wires_0_whas__9_THEN_exe_ETC___d42;
  tUInt8 DEF_IF_statRedirect_full_wires_0_whas__2_THEN_stat_ETC___d25;
  tUInt8 DEF_IF_statRedirect_empty_wires_0_whas__2_THEN_sta_ETC___d15;
  tUInt8 DEF_NOT_d2r_deqP_virtual_reg_1_read__63_64_AND_IF__ETC___d265;
  tUInt8 DEF_NOT_f2d_deqP_virtual_reg_1_read__75_76_AND_IF__ETC___d177;
  tUInt8 DEF_NOT_d2r_enqP_virtual_reg_1_read__13___d214;
  tUInt8 DEF_NOT_f2d_enqP_virtual_reg_1_read__52___d153;
  tUWide DEF_decode_25_BITS_74_TO_64_26_CONCAT_decode_25_BI_ETC___d256;
  tUWide DEF_iMem_req_IF_execRedirect_empty_virtual_reg_2_r_ETC___d169;
  tUWide DEF__1_CONCAT_DONTCARE___d132;
  tUWide DEF_dMemInit_request_put_BIT_64_74_CONCAT_IF_dMemI_ETC___d477;
  tUWide DEF_NOT_exec_86_BITS_88_TO_85_08_EQ_2_09_13_CONCAT_ETC___d419;
  tUWide DEF_iMemInit_request_put_BIT_64_70_CONCAT_IF_iMemI_ETC___d473;
 
 /* Rules */
 public:
  void RL_statRedirect_data_0_canonicalize();
  void RL_statRedirect_empty_canonicalize();
  void RL_statRedirect_full_canonicalize();
  void RL_execRedirect_data_0_canonicalize();
  void RL_execRedirect_empty_canonicalize();
  void RL_execRedirect_full_canonicalize();
  void RL_f2d_enqP_canonicalize();
  void RL_f2d_deqP_canonicalize();
  void RL_f2d_empty_canonicalize();
  void RL_f2d_full_canonicalize();
  void RL_d2r_enqP_canonicalize();
  void RL_d2r_deqP_canonicalize();
  void RL_d2r_empty_canonicalize();
  void RL_d2r_full_canonicalize();
  void RL_test();
  void RL_doFetch();
  void RL_doDecode();
  void RL_dpRest();
  void RL_upd_Stat();
 
 /* Methods */
 public:
  tUInt64 METH_cpuToHost();
  tUInt8 METH_RDY_cpuToHost();
  void METH_hostToCpu(tUInt32 ARG_hostToCpu_startpc);
  tUInt8 METH_RDY_hostToCpu();
  void METH_iMemInit_request_put(tUWide ARG_iMemInit_request_put);
  tUInt8 METH_RDY_iMemInit_request_put();
  tUInt8 METH_iMemInit_done();
  tUInt8 METH_RDY_iMemInit_done();
  void METH_dMemInit_request_put(tUWide ARG_dMemInit_request_put);
  tUInt8 METH_RDY_dMemInit_request_put();
  tUInt8 METH_dMemInit_done();
  tUInt8 METH_RDY_dMemInit_done();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkProc &backing);
  void vcd_submodules(tVCDDumpType dt, unsigned int levels, MOD_mkProc &backing);
};

#endif /* ifndef __mkProc_h__ */
