Version 4
SHEET 1 1072 680
WIRE 208 -64 96 -64
WIRE 320 48 272 48
WIRE 320 64 320 48
WIRE 208 96 208 -64
WIRE 208 96 160 96
WIRE 288 96 224 96
WIRE 512 96 432 96
WIRE -16 112 -80 112
WIRE 480 128 432 128
WIRE -16 144 -64 144
WIRE 288 144 160 144
WIRE -64 160 -64 144
WIRE -16 160 -64 160
WIRE 480 160 432 160
WIRE -80 176 -80 112
WIRE 224 192 224 96
WIRE 480 192 432 192
WIRE 64 224 64 176
WIRE 16 240 16 176
WIRE 64 240 16 240
WIRE 16 256 16 240
WIRE 64 272 64 240
WIRE 96 272 64 272
WIRE 400 272 400 224
WIRE 64 288 64 272
WIRE 96 304 96 272
WIRE 144 304 96 304
WIRE 96 320 96 304
WIRE 144 336 144 304
WIRE 176 336 144 336
WIRE 144 352 144 336
WIRE 176 368 176 336
FLAG 96 16 0
FLAG 224 272 0
FLAG -80 176 0
SYMBOL bgr8 352 96 R0
SYMATTR InstName X2
SYMBOL voltage 96 -80 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V1
SYMATTR Value 5
SYMBOL MinedaLIB\\HR_POLY_MIN 16 256 R0
SYMATTR InstName R1
SYMATTR Value 25k
SYMBOL MinedaLIB\\HR_POLY_MIN 64 288 R0
SYMATTR InstName R2
SYMATTR Value 35k
SYMBOL MinedaLIB\\HR_POLY_MIN 96 320 R0
SYMATTR InstName R3
SYMATTR Value 50k
SYMBOL MinedaLIB\\HR_POLY_MIN 144 352 R0
SYMATTR InstName R4
SYMATTR Value 65k
SYMBOL MinedaLIB\\HR_POLY_MIN 176 368 R0
SYMATTR InstName R5
SYMATTR Value 75k
SYMBOL voltage 224 176 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V2
SYMATTR Value 5
SYMBOL tsd_core 32 128 R0
SYMATTR InstName X1
TEXT 808 -32 Left 2 ;D*2: A=1 B=28k
TEXT 824 -8 Left 2 ;D*3:A=1 B=42k
TEXT 784 48 Left 2 !.dc temp -50 150 0.1
TEXT 736 -96 Left 2 !.include "./models/OR1_mos"
TEXT 744 -64 Left 2 !;step param VDD 3.5 5 0.5
