git clone --depth 1 --no-tags https://github.com/ThorKn/tiny_user_project_74181_alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574038795
git clone --depth 1 --no-tags https://github.com/bitluni/gf180-option23ser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574173603
git clone --depth 1 --no-tags https://github.com/fatheelamp/JK-flip-flop.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577599258
git clone --depth 1 --no-tags https://github.com/DeGodenzonen/ieee754.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577484739
git clone --depth 1 --no-tags https://github.com/asinghani/crypto-accelerator-chip-v3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574833575
git clone --depth 1 --no-tags https://github.com/Doumanix/hardware.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574870497
git clone --depth 1 --no-tags https://github.com/beykeer/Verilog_ball_thrower.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571782425
git clone --depth 1 --no-tags https://github.com/cchan/tt02-riscv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571456179
git clone --depth 1 --no-tags https://github.com/ouo314/MIPS32-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571579514
git clone --depth 1 --no-tags https://github.com/nathanjel/fpgah2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570861793
git clone --depth 1 --no-tags https://github.com/jordanhanx/simple-non-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571029855
git clone --depth 1 --no-tags https://github.com/Arman5563/Hardware-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572648054
git clone --depth 1 --no-tags https://github.com/ikramerekabi/Odd_One_Out.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572658278
git clone --depth 1 --no-tags https://github.com/whysosaket/DLD_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573853957
git clone --depth 1 --no-tags https://github.com/ThorKn/tiny_user_project_8x8_player.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573607768
git clone --depth 1 --no-tags https://github.com/MohamedAliYounis/GP22_ASU_GF180MCU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573726447
git clone --depth 1 --no-tags https://github.com/CristianVelazquez/TP2-2022-ARQUI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573609061
git clone --depth 1 --no-tags https://github.com/lilyh123/Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574414770
git clone --depth 1 --no-tags https://github.com/thesourcerer8/gf180_stdcelllib_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572796330
git clone --depth 1 --no-tags https://github.com/proppy/tiny_user_project_xls_popcount.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573535562
git clone --depth 1 --no-tags https://github.com/eq81004653/lab_cutting.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571445093
git clone --depth 1 --no-tags https://github.com/anubhav666/8-Bit-ALU-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571096480
git clone --depth 1 --no-tags https://github.com/cdong1012/vortex_vector_research.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575004918
git clone --depth 1 --no-tags https://github.com/rezendevictor/AOC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574707109
git clone --depth 1 --no-tags https://github.com/MrTuzik/Mini-TPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576749153
git clone --depth 1 --no-tags https://github.com/ahabegger/FPGA-Blackjack.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571072796
git clone --depth 1 --no-tags https://github.com/Pa1mantri/VSD_Hardware_Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571177530
git clone --depth 1 --no-tags https://github.com/jiajunyu261/ECE550-PC5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571893300
git clone --depth 1 --no-tags https://github.com/rodrigomorello/PCS3115---DigiLock---Grupo-14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572195680
git clone --depth 1 --no-tags https://github.com/mkkassem/tiny-user-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572211559
git clone --depth 1 --no-tags https://github.com/LVKinyanjui/caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572194433
git clone --depth 1 --no-tags https://github.com/jbarr256/AdderTestCode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571712492
git clone --depth 1 --no-tags https://github.com/vijayank88/DSP_DAC_GFMPW0.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572384592
git clone --depth 1 --no-tags https://github.com/pyash1309/Blowfish_AES_hybrid_Algo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573029455
git clone --depth 1 --no-tags https://github.com/asinghani/stu154-f22-gf180.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574421945
git clone --depth 1 --no-tags https://github.com/SUBHRA151296/RTLcoding.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575902898
git clone --depth 1 --no-tags https://github.com/Bun-chan/Verilog_DM74LS161A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573276482
git clone --depth 1 --no-tags https://github.com/VinceCrump/ECE287PongProject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576077205
git clone --depth 1 --no-tags https://github.com/noemiabril/Menu_MiSTer-Arrow_SoCKit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575321922
git clone --depth 1 --no-tags https://github.com/hearnvt/connect_4_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576496360
git clone --depth 1 --no-tags https://github.com/Berkay-Sari/verilog-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570753666
git clone --depth 1 --no-tags https://github.com/SelahattinAbakay/Single-port-RAM-design-example.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571307353
git clone --depth 1 --no-tags https://github.com/AgamemnonasKyriazis/lab5_microprocessors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571343094
git clone --depth 1 --no-tags https://github.com/Celao3-0/simulado.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571068574
git clone --depth 1 --no-tags https://github.com/visionvlsi/verification_using_cocotb_2022_batch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577635465
git clone --depth 1 --no-tags https://github.com/AlexiaCordeiro/8-bit-factorial-calculation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576792717
git clone --depth 1 --no-tags https://github.com/chack40606/Embedded-system-final.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576727188
git clone --depth 1 --no-tags https://github.com/nabilazahraa/Dld.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577852366
git clone --depth 1 --no-tags https://github.com/z6zhai1012/UART_TR-RR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575596370
git clone --depth 1 --no-tags https://github.com/nfjesifb/game_of_life_cell_asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574788377
git clone --depth 1 --no-tags https://github.com/Nishad9302/GF180_SSD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574595708
git clone --depth 1 --no-tags https://github.com/noemiabril/ColecoAdam_MiSTer-DE10-Standard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575494340
git clone --depth 1 --no-tags https://github.com/ayvckl/FPGA-Design-Basic-Space-Game-2D-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575554156
git clone --depth 1 --no-tags https://github.com/JacobGardner37/Frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575626235
git clone --depth 1 --no-tags https://github.com/Ruben304/LogicDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575624499
git clone --depth 1 --no-tags https://github.com/Nagarjun444/Down-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573014256
git clone --depth 1 --no-tags https://github.com/goshuajoh/FPGA_Project_EE2026.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573370527
git clone --depth 1 --no-tags https://github.com/qianhui373/square-root-finder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572728582
git clone --depth 1 --no-tags https://github.com/lanzyn/Tp-2-ISL-Urna.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572742165
git clone --depth 1 --no-tags https://github.com/Dinningtable/32-bit-Pipelined-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573249247
git clone --depth 1 --no-tags https://github.com/EdiLata/ProiectFIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576676832
git clone --depth 1 --no-tags https://github.com/FoolgryGamer/phase_a.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576904785
git clone --depth 1 --no-tags https://github.com/SnowCharmQ/2022-Fall-Digital-Logic-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576866255
git clone --depth 1 --no-tags https://github.com/daniel-santos-7/leaf-mpw7.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573892538
git clone --depth 1 --no-tags https://github.com/skerr92/oak8m14.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577542226
git clone --depth 1 --no-tags https://github.com/jrl-2000/RISC-V-Single-Cycle-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577526490
git clone --depth 1 --no-tags https://github.com/DeGodenzonen/parrallel_prefix_adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577485277
git clone --depth 1 --no-tags https://github.com/akash202k/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571158111
git clone --depth 1 --no-tags https://github.com/AvalonSemiconductors/AS2650.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574604870
git clone --depth 1 --no-tags https://github.com/caioescorcio/PROJETO_UMNI_2.0_PCS3115.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/571397414
git clone --depth 1 --no-tags https://github.com/Janavind/caravel_gf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572673684
git clone --depth 1 --no-tags https://github.com/Guilhermehrt02/Sistemas-Digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572714127
git clone --depth 1 --no-tags https://github.com/Ahmed0100/amba_apb_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572509041
git clone --depth 1 --no-tags https://github.com/Md-Shoaib-Abdullah-Khan/Digital-System-Design-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/570801362
git clone --depth 1 --no-tags https://github.com/ashikurrahmanbhuiyan/repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572149997
git clone --depth 1 --no-tags https://github.com/nikhilsaraswat2605/KGP-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572150000
git clone --depth 1 --no-tags https://github.com/cameronjlarsen/Certified-Preowned-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/572360294
git clone --depth 1 --no-tags https://github.com/asperham/Verilog-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577484894
git clone --depth 1 --no-tags https://github.com/aashish-tiwary/iiitb_alu_mpw8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574438749
git clone --depth 1 --no-tags https://github.com/james-tandon-csueb/gf180-pwm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574664943
git clone --depth 1 --no-tags https://github.com/saadbutt27/SingleCycleCore.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574820338
git clone --depth 1 --no-tags https://github.com/Huttf/CS3650_Project1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574799204
git clone --depth 1 --no-tags https://github.com/Mkeshishian/3650proj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575706834
git clone --depth 1 --no-tags https://github.com/MohamedSherifNoureldin/VerilogAlarmClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/575875659
git clone --depth 1 --no-tags https://github.com/tjwu570/NCTU-DLAB-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576127076
git clone --depth 1 --no-tags https://github.com/chithambaramoorthii/RRAM_IMC_V2_FLAT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573776536
git clone --depth 1 --no-tags https://github.com/mikenet213/gf180-tsc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574260839
git clone --depth 1 --no-tags https://github.com/ahmadkaleem123/ECE352Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/574285134
git clone --depth 1 --no-tags https://github.com/chvsnaveen12/benGPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573711978
git clone --depth 1 --no-tags https://github.com/Saeed-Shokoofa/DLD_LAB3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/573720808
git clone --depth 1 --no-tags https://github.com/born2win685/iiitb_counter_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576870172
git clone --depth 1 --no-tags https://github.com/kch042/NTU-CA-2022.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/576549172
git clone --depth 1 --no-tags https://github.com/dominic-vancleave/ECE350_finalproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577031355
git clone --depth 1 --no-tags https://github.com/Ahmed0100/dot_tracer_vga_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577377200
git clone --depth 1 --no-tags https://github.com/Sam1215Lee/DIC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/577207884
