# compile vhdl design source files
vhdl xil_defaultlib  "../../../ECE524_PRELAB4.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.vhdl"
vhdl xil_defaultlib  "../../../ECE524_PRELAB4.srcs/sources_1/new/Part2.vhd"
vhdl xil_defaultlib  "../../../ECE524_PRELAB4.srcs/sim_Part22/new/Part22_tb.vhd"

# Do not sort compile order
nosort
