Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Sep 25 09:36:07 2023


Cell Usage:
GTP_DFF                      27 uses
GTP_DFF_C                    73 uses
GTP_DFF_CE                  739 uses
GTP_DFF_E                   112 uses
GTP_DFF_P                     5 uses
GTP_DFF_PE                  171 uses
GTP_DRM18K                    1 use
GTP_GRS                       1 use
GTP_INV                       3 uses
GTP_ISERDES                   5 uses
GTP_LUT1                     20 uses
GTP_LUT2                    199 uses
GTP_LUT3                    158 uses
GTP_LUT4                    135 uses
GTP_LUT5                    298 uses
GTP_LUT5CARRY               464 uses
GTP_LUT5M                   154 uses
GTP_MUX2LUT6                 39 uses
GTP_MUX2LUT7                 14 uses
GTP_OSERDES                   6 uses
GTP_PLL_E3                    1 use

I/O ports: 14
GTP_INBUF                   7 uses
GTP_OUTBUF                  1 use
GTP_OUTBUFT                 6 uses

Mapping Summary:
Total LUTs: 1428 of 22560 (6.33%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 1428
Total Registers: 1127 of 33840 (3.33%)
Total Latches: 0

DRM18K:
Total DRM18K = 1.0 of 60 (1.67%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 14 of 226 (6.19%)


Overview of Control Sets:

Number of unique control sets : 50

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 2        | 0                 2
  [4, 6)      | 5        | 0                 5
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 14       | 0                 14
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 2        | 0                 2
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 26       | 4                 22
--------------------------------------------------------------
  The maximum fanout: 81
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 27
  NO              NO                YES                78
  NO              YES               NO                 0
  YES             NO                NO                 112
  YES             NO                YES                910
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file eth_icmp_test_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                      | LUT      | FF       | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| eth_icmp_test                         | 1428     | 1127     | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 14     | 0           | 0           | 0            | 0        | 464           | 39           | 14           | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + sync_fifo_2048x8b_inst              | 61       | 48       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + U_ipml_fifo_sync_fifo_2048x8b     | 61       | 48       | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_fifo_ctrl                | 61       | 48       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 36            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_ipml_sdpram                   | 0        | 0        | 0                   | 0       | 1       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_arp                               | 423      | 424      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 17           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp_rx                          | 215      | 278      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 2            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp_tx                          | 154      | 114      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 15           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_crc32_d8                        | 54       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_eth_ctrl                          | 13       | 4        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_gmii_to_rgmii                     | 0        | 27       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgmii_rx                        | 0        | 9        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pll_phase_shift               | 0        | 0        | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgmii_tx                        | 0        | 18       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_icmp                              | 931      | 624      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 423           | 22           | 8            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_crc32_d8                        | 55       | 32       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_icmp_rx                         | 276      | 280      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 125           | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_icmp_tx                         | 600      | 312      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 298           | 22           | 8            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                              
*****************************************************************************************************************************************************************************************************************************
                                                                                                                                          Clock   Non-clock                                                                  
 Clock                                                                             Period       Waveform            Type                  Loads       Loads  Sources                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 eth_rxc                                                                           8.0000       {0.0000 4.0000}     Declared                  0           2  {eth_rxc}                                                       
   eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred  8.0000       {2.6000 6.6000}     Generated (eth_rxc)       2           0  {u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1} 
   eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.0000       {1.8000 5.8000}     Generated (eth_rxc)    1149           0  {u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0} 
 sys_clk                                                                           20.0000      {0.0000 10.0000}    Declared                  0           0  {sys_clk}                                                       
=============================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                           125.0000 MHz    148.8982 MHz         8.0000         6.7160          1.284
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.284       0.000              0           2189
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.650       0.000              0           2189
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred
                                                     2.483       0.000              0              2
 eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0           1149
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : u_icmp/u_icmp_tx/tx_data_num[11]/CLK (GTP_DFF_CE)
Endpoint    : u_icmp/u_icmp_tx/data_cnt[0]/CE (GTP_DFF_CE)
Path Group  : eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.438
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.800       1.800 r                        
 eth_rxc                                                 0.000       1.800 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.800         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.011 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.102         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.196 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.042       6.238         gmii_tx_clk      
                                                                           r       u_icmp/u_icmp_tx/tx_data_num[11]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.567 r       u_icmp/u_icmp_tx/tx_data_num[11]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       7.237         u_icmp/u_icmp_tx/tx_data_num [11]
                                                                                   u_icmp/u_icmp_tx/N3_mux14_9/I0 (GTP_LUT4)
                                   td                    0.290       7.527 f       u_icmp/u_icmp_tx/N3_mux14_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.991         u_icmp/u_icmp_tx/_N4921
                                                                                   u_icmp/u_icmp_tx/N3_mux14_11/I4 (GTP_LUT5)
                                   td                    0.185       8.176 r       u_icmp/u_icmp_tx/N3_mux14_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.640         u_icmp/u_icmp_tx/_N4923
                                                                                   u_icmp/u_icmp_tx/N3_mux14_12/I4 (GTP_LUT5)
                                   td                    0.185       8.825 r       u_icmp/u_icmp_tx/N3_mux14_12/Z (GTP_LUT5)
                                   net (fanout=16)       0.819       9.644         u_icmp/u_icmp_tx/N3
                                                                                   u_icmp/u_icmp_tx/N5_0[1]/I0 (GTP_LUT2)
                                   td                    0.185       9.829 r       u_icmp/u_icmp_tx/N5_0[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      10.293         u_icmp/u_icmp_tx/N346 [1]
                                                                                   u_icmp/u_icmp_tx/N347.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.526 f       u_icmp/u_icmp_tx/N347.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.526         u_icmp/u_icmp_tx/N347.co [0]
                                                                                   u_icmp/u_icmp_tx/N347.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.556 r       u_icmp/u_icmp_tx/N347.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.556         u_icmp/u_icmp_tx/N347.co [2]
                                                                                   u_icmp/u_icmp_tx/N347.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.586 r       u_icmp/u_icmp_tx/N347.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.586         u_icmp/u_icmp_tx/N347.co [4]
                                                                                   u_icmp/u_icmp_tx/N347.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.616 r       u_icmp/u_icmp_tx/N347.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.616         u_icmp/u_icmp_tx/N347.co [6]
                                                                                   u_icmp/u_icmp_tx/N347.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.646 r       u_icmp/u_icmp_tx/N347.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.646         u_icmp/u_icmp_tx/N347.co [8]
                                                                                   u_icmp/u_icmp_tx/N347.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.676 r       u_icmp/u_icmp_tx/N347.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.676         u_icmp/u_icmp_tx/N347.co [10]
                                                                                   u_icmp/u_icmp_tx/N347.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.706 r       u_icmp/u_icmp_tx/N347.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.706         u_icmp/u_icmp_tx/N347.co [12]
                                                                                   u_icmp/u_icmp_tx/N347.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.736 r       u_icmp/u_icmp_tx/N347.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=7)        0.713      11.449         u_icmp/u_icmp_tx/N347
                                                                                   u_icmp/u_icmp_tx/N1082_1/I2 (GTP_LUT4)
                                   td                    0.172      11.621 f       u_icmp/u_icmp_tx/N1082_1/Z (GTP_LUT4)
                                   net (fanout=16)       0.641      12.262         u_icmp/u_icmp_tx/N1082
                                                                           f       u_icmp/u_icmp_tx/data_cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  12.262         Logic Levels: 7  
                                                                                   Logic: 1.789ns(29.698%), Route: 4.235ns(70.302%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         9.800       9.800 r                        
 eth_rxc                                                 0.000       9.800 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       9.800         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.011 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.102         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.196 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.042      14.238         gmii_tx_clk      
                                                                           r       u_icmp/u_icmp_tx/data_cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.238                          
 clock uncertainty                                      -0.150      14.088                          

 Setup time                                             -0.542      13.546                          

 Data required time                                                 13.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.546                          
 Data arrival time                                                  12.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_icmp/u_icmp_tx/tx_data_num[11]/CLK (GTP_DFF_CE)
Endpoint    : u_icmp/u_icmp_tx/data_cnt[1]/CE (GTP_DFF_CE)
Path Group  : eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.438
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.800       1.800 r                        
 eth_rxc                                                 0.000       1.800 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.800         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.011 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.102         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.196 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.042       6.238         gmii_tx_clk      
                                                                           r       u_icmp/u_icmp_tx/tx_data_num[11]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.567 r       u_icmp/u_icmp_tx/tx_data_num[11]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       7.237         u_icmp/u_icmp_tx/tx_data_num [11]
                                                                                   u_icmp/u_icmp_tx/N3_mux14_9/I0 (GTP_LUT4)
                                   td                    0.290       7.527 f       u_icmp/u_icmp_tx/N3_mux14_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.991         u_icmp/u_icmp_tx/_N4921
                                                                                   u_icmp/u_icmp_tx/N3_mux14_11/I4 (GTP_LUT5)
                                   td                    0.185       8.176 r       u_icmp/u_icmp_tx/N3_mux14_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.640         u_icmp/u_icmp_tx/_N4923
                                                                                   u_icmp/u_icmp_tx/N3_mux14_12/I4 (GTP_LUT5)
                                   td                    0.185       8.825 r       u_icmp/u_icmp_tx/N3_mux14_12/Z (GTP_LUT5)
                                   net (fanout=16)       0.819       9.644         u_icmp/u_icmp_tx/N3
                                                                                   u_icmp/u_icmp_tx/N5_0[1]/I0 (GTP_LUT2)
                                   td                    0.185       9.829 r       u_icmp/u_icmp_tx/N5_0[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      10.293         u_icmp/u_icmp_tx/N346 [1]
                                                                                   u_icmp/u_icmp_tx/N347.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.526 f       u_icmp/u_icmp_tx/N347.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.526         u_icmp/u_icmp_tx/N347.co [0]
                                                                                   u_icmp/u_icmp_tx/N347.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.556 r       u_icmp/u_icmp_tx/N347.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.556         u_icmp/u_icmp_tx/N347.co [2]
                                                                                   u_icmp/u_icmp_tx/N347.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.586 r       u_icmp/u_icmp_tx/N347.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.586         u_icmp/u_icmp_tx/N347.co [4]
                                                                                   u_icmp/u_icmp_tx/N347.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.616 r       u_icmp/u_icmp_tx/N347.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.616         u_icmp/u_icmp_tx/N347.co [6]
                                                                                   u_icmp/u_icmp_tx/N347.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.646 r       u_icmp/u_icmp_tx/N347.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.646         u_icmp/u_icmp_tx/N347.co [8]
                                                                                   u_icmp/u_icmp_tx/N347.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.676 r       u_icmp/u_icmp_tx/N347.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.676         u_icmp/u_icmp_tx/N347.co [10]
                                                                                   u_icmp/u_icmp_tx/N347.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.706 r       u_icmp/u_icmp_tx/N347.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.706         u_icmp/u_icmp_tx/N347.co [12]
                                                                                   u_icmp/u_icmp_tx/N347.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.736 r       u_icmp/u_icmp_tx/N347.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=7)        0.713      11.449         u_icmp/u_icmp_tx/N347
                                                                                   u_icmp/u_icmp_tx/N1082_1/I2 (GTP_LUT4)
                                   td                    0.172      11.621 f       u_icmp/u_icmp_tx/N1082_1/Z (GTP_LUT4)
                                   net (fanout=16)       0.641      12.262         u_icmp/u_icmp_tx/N1082
                                                                           f       u_icmp/u_icmp_tx/data_cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                  12.262         Logic Levels: 7  
                                                                                   Logic: 1.789ns(29.698%), Route: 4.235ns(70.302%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         9.800       9.800 r                        
 eth_rxc                                                 0.000       9.800 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       9.800         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.011 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.102         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.196 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.042      14.238         gmii_tx_clk      
                                                                           r       u_icmp/u_icmp_tx/data_cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.238                          
 clock uncertainty                                      -0.150      14.088                          

 Setup time                                             -0.542      13.546                          

 Data required time                                                 13.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.546                          
 Data arrival time                                                  12.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_icmp/u_icmp_tx/tx_data_num[11]/CLK (GTP_DFF_CE)
Endpoint    : u_icmp/u_icmp_tx/data_cnt[2]/CE (GTP_DFF_CE)
Path Group  : eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.438
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.800       1.800 r                        
 eth_rxc                                                 0.000       1.800 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.800         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.011 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.102         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.196 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.042       6.238         gmii_tx_clk      
                                                                           r       u_icmp/u_icmp_tx/tx_data_num[11]/CLK (GTP_DFF_CE)

                                   tco                   0.329       6.567 r       u_icmp/u_icmp_tx/tx_data_num[11]/Q (GTP_DFF_CE)
                                   net (fanout=5)        0.670       7.237         u_icmp/u_icmp_tx/tx_data_num [11]
                                                                                   u_icmp/u_icmp_tx/N3_mux14_9/I0 (GTP_LUT4)
                                   td                    0.290       7.527 f       u_icmp/u_icmp_tx/N3_mux14_9/Z (GTP_LUT4)
                                   net (fanout=1)        0.464       7.991         u_icmp/u_icmp_tx/_N4921
                                                                                   u_icmp/u_icmp_tx/N3_mux14_11/I4 (GTP_LUT5)
                                   td                    0.185       8.176 r       u_icmp/u_icmp_tx/N3_mux14_11/Z (GTP_LUT5)
                                   net (fanout=1)        0.464       8.640         u_icmp/u_icmp_tx/_N4923
                                                                                   u_icmp/u_icmp_tx/N3_mux14_12/I4 (GTP_LUT5)
                                   td                    0.185       8.825 r       u_icmp/u_icmp_tx/N3_mux14_12/Z (GTP_LUT5)
                                   net (fanout=16)       0.819       9.644         u_icmp/u_icmp_tx/N3
                                                                                   u_icmp/u_icmp_tx/N5_0[1]/I0 (GTP_LUT2)
                                   td                    0.185       9.829 r       u_icmp/u_icmp_tx/N5_0[1]/Z (GTP_LUT2)
                                   net (fanout=1)        0.464      10.293         u_icmp/u_icmp_tx/N346 [1]
                                                                                   u_icmp/u_icmp_tx/N347.lt_0/I2 (GTP_LUT5CARRY)
                                   td                    0.233      10.526 f       u_icmp/u_icmp_tx/N347.lt_0/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.526         u_icmp/u_icmp_tx/N347.co [0]
                                                                                   u_icmp/u_icmp_tx/N347.lt_1/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.556 r       u_icmp/u_icmp_tx/N347.lt_1/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.556         u_icmp/u_icmp_tx/N347.co [2]
                                                                                   u_icmp/u_icmp_tx/N347.lt_2/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.586 r       u_icmp/u_icmp_tx/N347.lt_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.586         u_icmp/u_icmp_tx/N347.co [4]
                                                                                   u_icmp/u_icmp_tx/N347.lt_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.616 r       u_icmp/u_icmp_tx/N347.lt_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.616         u_icmp/u_icmp_tx/N347.co [6]
                                                                                   u_icmp/u_icmp_tx/N347.lt_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.646 r       u_icmp/u_icmp_tx/N347.lt_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.646         u_icmp/u_icmp_tx/N347.co [8]
                                                                                   u_icmp/u_icmp_tx/N347.lt_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.676 r       u_icmp/u_icmp_tx/N347.lt_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.676         u_icmp/u_icmp_tx/N347.co [10]
                                                                                   u_icmp/u_icmp_tx/N347.lt_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.706 r       u_icmp/u_icmp_tx/N347.lt_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      10.706         u_icmp/u_icmp_tx/N347.co [12]
                                                                                   u_icmp/u_icmp_tx/N347.lt_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030      10.736 r       u_icmp/u_icmp_tx/N347.lt_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=7)        0.713      11.449         u_icmp/u_icmp_tx/N347
                                                                                   u_icmp/u_icmp_tx/N1082_1/I2 (GTP_LUT4)
                                   td                    0.172      11.621 f       u_icmp/u_icmp_tx/N1082_1/Z (GTP_LUT4)
                                   net (fanout=16)       0.641      12.262         u_icmp/u_icmp_tx/N1082
                                                                           f       u_icmp/u_icmp_tx/data_cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                  12.262         Logic Levels: 7  
                                                                                   Logic: 1.789ns(29.698%), Route: 4.235ns(70.302%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         9.800       9.800 r                        
 eth_rxc                                                 0.000       9.800 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       9.800         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      11.011 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      12.102         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      12.196 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.042      14.238         gmii_tx_clk      
                                                                           r       u_icmp/u_icmp_tx/data_cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      14.238                          
 clock uncertainty                                      -0.150      14.088                          

 Setup time                                             -0.542      13.546                          

 Data required time                                                 13.546                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 13.546                          
 Data arrival time                                                  12.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.284                          
====================================================================================================

====================================================================================================

Startpoint  : u_icmp/u_icmp_rx/rec_data[0]/CLK (GTP_DFF_CE)
Endpoint    : sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)
Path Group  : eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.952
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.800       1.800 r                        
 eth_rxc                                                 0.000       1.800 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.800         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.011 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.102         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.196 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.042       6.238         gmii_tx_clk      
                                                                           r       u_icmp/u_icmp_rx/rec_data[0]/CLK (GTP_DFF_CE)

                                   tco                   0.323       6.561 f       u_icmp/u_icmp_rx/rec_data[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.978       7.539         rec_data[0]      
                                                                           f       sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[0] (GTP_DRM18K)

 Data arrival time                                                   7.539         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.800       1.800 r                        
 eth_rxc                                                 0.000       1.800 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.800         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.011 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.102         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.196 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.556       6.752         gmii_tx_clk      
                                                                           r       sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.752                          
 clock uncertainty                                       0.000       6.752                          

 Hold time                                               0.137       6.889                          

 Data required time                                                  6.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.889                          
 Data arrival time                                                   7.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_icmp/u_icmp_rx/rec_data[1]/CLK (GTP_DFF_CE)
Endpoint    : sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)
Path Group  : eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.952
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.800       1.800 r                        
 eth_rxc                                                 0.000       1.800 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.800         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.011 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.102         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.196 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.042       6.238         gmii_tx_clk      
                                                                           r       u_icmp/u_icmp_rx/rec_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.323       6.561 f       u_icmp/u_icmp_rx/rec_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.978       7.539         rec_data[1]      
                                                                           f       sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[1] (GTP_DRM18K)

 Data arrival time                                                   7.539         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.800       1.800 r                        
 eth_rxc                                                 0.000       1.800 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.800         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.011 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.102         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.196 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.556       6.752         gmii_tx_clk      
                                                                           r       sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.752                          
 clock uncertainty                                       0.000       6.752                          

 Hold time                                               0.137       6.889                          

 Data required time                                                  6.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.889                          
 Data arrival time                                                   7.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_icmp/u_icmp_rx/rec_data[2]/CLK (GTP_DFF_CE)
Endpoint    : sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)
Path Group  : eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.514  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.952
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.800       1.800 r                        
 eth_rxc                                                 0.000       1.800 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.800         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.011 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.102         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.196 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.042       6.238         gmii_tx_clk      
                                                                           r       u_icmp/u_icmp_rx/rec_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.323       6.561 f       u_icmp/u_icmp_rx/rec_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.978       7.539         rec_data[2]      
                                                                           f       sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/DIA[2] (GTP_DRM18K)

 Data arrival time                                                   7.539         Logic Levels: 0  
                                                                                   Logic: 0.323ns(24.827%), Route: 0.978ns(75.173%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.800       1.800 r                        
 eth_rxc                                                 0.000       1.800 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.800         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       3.011 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       4.102         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       4.196 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.556       6.752         gmii_tx_clk      
                                                                           r       sync_fifo_2048x8b_inst/U_ipml_fifo_sync_fifo_2048x8b/U_ipml_sdpram/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       6.752                          
 clock uncertainty                                       0.000       6.752                          

 Hold time                                               0.137       6.889                          

 Data required time                                                  6.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.889                          
 Data arrival time                                                   7.539                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.650                          
====================================================================================================

====================================================================================================

Startpoint  : u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/RCLK (GTP_OSERDES)
Endpoint    : eth_tx_ctl (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 eth_rxc                                                 0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.669       5.164         gmii_tx_clk      
                                                                           f       u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.846 f       u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       6.937         u_gmii_to_rgmii/u_rgmii_tx/stx_ctr
                                                                                   u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/I (GTP_OUTBUFT)
                                   td                    2.803       9.740 f       u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.740         eth_tx_ctl       
 eth_tx_ctl                                                                f       eth_tx_ctl (port)

 Data arrival time                                                   9.740         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr5/RCLK (GTP_OSERDES)
Endpoint    : eth_txd[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 eth_rxc                                                 0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.669       5.164         gmii_tx_clk      
                                                                           f       u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr5/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.846 f       u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr5/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       6.937         u_gmii_to_rgmii/u_rgmii_tx/stxd_rgm [0]
                                                                                   u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/I (GTP_OUTBUFT)
                                   td                    2.803       9.740 f       u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.740         nt_eth_txd[0]    
 eth_txd[0]                                                                f       eth_txd[0] (port)

 Data arrival time                                                   9.740         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr4/RCLK (GTP_OSERDES)
Endpoint    : eth_txd[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 eth_rxc                                                 0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=1149)     2.669       5.164         gmii_tx_clk      
                                                                           f       u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr4/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.846 f       u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr4/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       6.937         u_gmii_to_rgmii/u_rgmii_tx/stxd_rgm [1]
                                                                                   u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft4/I (GTP_OUTBUFT)
                                   td                    2.803       9.740 f       u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft4/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.740         nt_eth_txd[1]    
 eth_txd[1]                                                                f       eth_txd[1] (port)

 Data arrival time                                                   9.740         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_gmii_to_rgmii/u_rgmii_rx/igddr1/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[0]                                              0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[0]       
                                                                                   eth_rxd_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[0]    
                                                                           r       u_gmii_to_rgmii/u_rgmii_rx/igddr1/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_gmii_to_rgmii/u_rgmii_rx/igddr2/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[1]                                              0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[1]       
                                                                                   eth_rxd_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[1]    
                                                                           r       u_gmii_to_rgmii/u_rgmii_rx/igddr2/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[2] (port)
Endpoint    : u_gmii_to_rgmii/u_rgmii_rx/igddr3/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[2]                                              0.000       0.000 r       eth_rxd[2] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[2]       
                                                                                   eth_rxd_ibuf[2]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[2]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[2]    
                                                                           r       u_gmii_to_rgmii/u_rgmii_rx/igddr3/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width                          u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/RCLK
 2.483       4.000           1.517           Low Pulse Width                           u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/RCLK
 3.272       4.000           0.728           High Pulse Width                          u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/SERCLK
====================================================================================================

{eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width                          u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           Low Pulse Width                           u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           High Pulse Width                          u_gmii_to_rgmii/u_rgmii_rx/igddr2/RCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                   
+-----------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Admin/Desktop/25G/3_eth_icmp_test/prj/compile/eth_icmp_test_comp.adf               
|            | C:/Users/Admin/Desktop/25G/3_eth_icmp_test/prj/eth_icmp_test.fdc                            
| Output     | C:/Users/Admin/Desktop/25G/3_eth_icmp_test/prj/synthesize/eth_icmp_test_syn.adf             
|            | C:/Users/Admin/Desktop/25G/3_eth_icmp_test/prj/synthesize/eth_icmp_test_syn.vm              
|            | C:/Users/Admin/Desktop/25G/3_eth_icmp_test/prj/synthesize/eth_icmp_test_controlsets.txt     
|            | C:/Users/Admin/Desktop/25G/3_eth_icmp_test/prj/synthesize/snr.db                            
|            | C:/Users/Admin/Desktop/25G/3_eth_icmp_test/prj/synthesize/eth_icmp_test.snr                 
+-----------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 305 MB
Total CPU time to synthesize completion : 0h:0m:5s
Process Total CPU time to synthesize completion : 0h:0m:6s
Total real time to synthesize completion : 0h:0m:8s
