#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Mar 14 03:21:41 2022
# Process ID: 23166
# Current directory: /mnt/AE06F37906F3413F/University/Academic/065-538-720-GNC/raven_core/source_code
# Command line: vivado
# Log file: /mnt/AE06F37906F3413F/University/Academic/065-538-720-GNC/raven_core/source_code/vivado.log
# Journal file: /mnt/AE06F37906F3413F/University/Academic/065-538-720-GNC/raven_core/source_code/vivado.jou
#-----------------------------------------------------------
start_gui
create_project test_bench /mnt/AE06F37906F3413F/University/Academic/test_bench -part xc7z020clg400-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
add_files -norecurse /mnt/AE06F37906F3413F/University/Academic/065-538-720-GNC/raven_core/source_code/practice_hart_testbench.v
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse /home/kaveesha/Downloads/pynq-z1_c/PYNQ-Z1_C.xdc
launch_runs synth_1 -jobs 6
[Mon Mar 14 03:32:06 2022] Launched synth_1...
Run output will be captured here: /mnt/AE06F37906F3413F/University/Academic/test_bench/test_bench.runs/synth_1/runme.log
launch_runs impl_1 -jobs 6
[Mon Mar 14 03:32:39 2022] Launched impl_1...
Run output will be captured here: /mnt/AE06F37906F3413F/University/Academic/test_bench/test_bench.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Mon Mar 14 03:33:35 2022] Launched impl_1...
Run output will be captured here: /mnt/AE06F37906F3413F/University/Academic/test_bench/test_bench.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6915.512 ; gain = 0.000 ; free physical = 6100 ; free virtual = 13800
Restored from archive | CPU: 0.010000 secs | Memory: 0.040337 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6915.512 ; gain = 0.000 ; free physical = 6100 ; free virtual = 13800
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 7066.102 ; gain = 859.285 ; free physical = 6017 ; free virtual = 13721
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:18:37
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A6DEE8A
set_property PROGRAM.FILE {/mnt/AE06F37906F3413F/University/Academic/test_bench/test_bench.runs/impl_1/practice_hart_testbench.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/AE06F37906F3413F/University/Academic/test_bench/test_bench.runs/impl_1/practice_hart_testbench.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017A6DEE8A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/003017A6DEE8A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/mnt/AE06F37906F3413F/University/Academic/test_bench/test_bench.runs/impl_1/practice_hart_testbench.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/003017A6DEE8A
close_hw
close_design
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar 14 03:47:47 2022...
