Classic Timing Analyzer report for Receive_Port
Thu Apr 16 04:05:42 2015
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                 ; To                                                                                                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.611 ns                                       ; CRC_rdv                                                                                              ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; --         ; clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.065 ns                                      ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1] ; lengthValid                                                                                           ; clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -4.308 ns                                      ; CRC_rdv                                                                                              ; LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                              ; --         ; clock    ; 0            ;
; Clock Setup: 'clock'         ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0] ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                      ;                                                                                                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C15AF256C7      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                                                  ; To                                                                                                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 2.316 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 2.280 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; clock      ; clock    ; None                        ; None                      ; 2.236 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; clock      ; clock    ; None                        ; None                      ; 2.200 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 2.160 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; clock      ; clock    ; None                        ; None                      ; 2.156 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; clock      ; clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; clock      ; clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; clock      ; clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; clock      ; clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; clock      ; clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; clock      ; clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; clock      ; clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; clock      ; clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; clock      ; clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; clock      ; clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; clock      ; clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 2.134 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 2.123 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; clock      ; clock    ; None                        ; None                      ; 2.120 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; clock      ; clock    ; None                        ; None                      ; 2.080 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; clock      ; clock    ; None                        ; None                      ; 2.076 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; clock      ; clock    ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 2.043 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; clock      ; clock    ; None                        ; None                      ; 2.040 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; clock      ; clock    ; None                        ; None                      ; 2.000 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; clock      ; clock    ; None                        ; None                      ; 1.996 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; clock      ; clock    ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; clock      ; clock    ; None                        ; None                      ; 1.963 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; clock      ; clock    ; None                        ; None                      ; 1.960 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 1.923 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; clock      ; clock    ; None                        ; None                      ; 1.920 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; clock      ; clock    ; None                        ; None                      ; 1.916 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; clock      ; clock    ; None                        ; None                      ; 1.883 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; clock      ; clock    ; None                        ; None                      ; 1.883 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; clock      ; clock    ; None                        ; None                      ; 1.880 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; clock      ; clock    ; None                        ; None                      ; 1.843 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; clock      ; clock    ; None                        ; None                      ; 1.840 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 1.803 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; clock      ; clock    ; None                        ; None                      ; 1.763 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; clock      ; clock    ; None                        ; None                      ; 1.760 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; clock      ; clock    ; None                        ; None                      ; 1.742 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; clock      ; clock    ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; clock      ; clock    ; None                        ; None                      ; 1.723 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; clock      ; clock    ; None                        ; None                      ; 1.706 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; clock      ; clock    ; None                        ; None                      ; 1.701 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; clock      ; clock    ; None                        ; None                      ; 1.683 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 1.668 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; clock      ; clock    ; None                        ; None                      ; 1.662 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; clock      ; clock    ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; clock      ; clock    ; None                        ; None                      ; 1.626 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 1.625 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; clock      ; clock    ; None                        ; None                      ; 1.621 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; clock      ; clock    ; None                        ; None                      ; 1.603 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; clock      ; clock    ; None                        ; None                      ; 1.588 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; clock      ; clock    ; None                        ; None                      ; 1.586 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; clock      ; clock    ; None                        ; None                      ; 1.582 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; clock      ; clock    ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; clock      ; clock    ; None                        ; None                      ; 1.546 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; clock      ; clock    ; None                        ; None                      ; 1.545 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; clock      ; clock    ; None                        ; None                      ; 1.541 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; clock      ; clock    ; None                        ; None                      ; 1.523 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 1.512 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; clock      ; clock    ; None                        ; None                      ; 1.508 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; clock      ; clock    ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; clock      ; clock    ; None                        ; None                      ; 1.502 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; clock      ; clock    ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; clock      ; clock    ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; clock      ; clock    ; None                        ; None                      ; 1.466 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; clock      ; clock    ; None                        ; None                      ; 1.465 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 1.462 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; clock      ; clock    ; None                        ; None                      ; 1.461 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; clock      ; clock    ; None                        ; None                      ; 1.432 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; clock      ; clock    ; None                        ; None                      ; 1.428 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; clock      ; clock    ; None                        ; None                      ; 1.426 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; clock      ; clock    ; None                        ; None                      ; 1.422 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; clock      ; clock    ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; clock      ; clock    ; None                        ; None                      ; 1.036 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; clock      ; clock    ; None                        ; None                      ; 1.033 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; clock      ; clock    ; None                        ; None                      ; 1.032 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; clock      ; clock    ; None                        ; None                      ; 1.029 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; clock      ; clock    ; None                        ; None                      ; 1.028 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; clock      ; clock    ; None                        ; None                      ; 1.000 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; clock      ; clock    ; None                        ; None                      ; 0.996 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; clock      ; clock    ; None                        ; None                      ; 0.994 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; clock      ; clock    ; None                        ; None                      ; 0.990 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; clock      ; clock    ; None                        ; None                      ; 0.990 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                              ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; clock      ; clock    ; None                        ; None                      ; 0.792 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                              ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; clock      ; clock    ; None                        ; None                      ; 0.791 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; clock      ; clock    ; None                        ; None                      ; 0.642 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                              ; clock      ; clock    ; None                        ; None                      ; 0.631 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; LengthCounterFSM:LengthCounterFSM_int|state_reg.RESET                                                 ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT                                                 ; clock      ; clock    ; None                        ; None                      ; 0.630 ns                ;
+-------+------------------------------------------------+-------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                               ;
+-------+--------------+------------+---------+----------------------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                                                       ; To Clock ;
+-------+--------------+------------+---------+----------------------------------------------------------+----------+
; N/A   ; None         ; 4.611 ns   ; CRC_rdv ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT    ; clock    ;
; N/A   ; None         ; 4.556 ns   ; CRC_rdv ; LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT ; clock    ;
+-------+--------------+------------+---------+----------------------------------------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                      ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------+-----------------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                  ; To              ; From Clock ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------+-----------------+------------+
; N/A   ; None         ; 12.065 ns  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; lengthValid     ; clock      ;
; N/A   ; None         ; 11.885 ns  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; lengthValid     ; clock      ;
; N/A   ; None         ; 11.675 ns  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; lengthValid     ; clock      ;
; N/A   ; None         ; 11.529 ns  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; lengthValid     ; clock      ;
; N/A   ; None         ; 11.335 ns  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; lengthValid     ; clock      ;
; N/A   ; None         ; 10.975 ns  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; lengthValid     ; clock      ;
; N/A   ; None         ; 10.242 ns  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; lengthValid     ; clock      ;
; N/A   ; None         ; 10.065 ns  ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; lengthValid     ; clock      ;
; N/A   ; None         ; 9.922 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; lengthValid     ; clock      ;
; N/A   ; None         ; 9.378 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; lengthValid     ; clock      ;
; N/A   ; None         ; 9.070 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]  ; lengthValid     ; clock      ;
; N/A   ; None         ; 8.502 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; lengthValid     ; clock      ;
; N/A   ; None         ; 7.994 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[9]  ; lengthValue[8]  ; clock      ;
; N/A   ; None         ; 7.935 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[10] ; lengthValue[9]  ; clock      ;
; N/A   ; None         ; 7.793 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[5]  ; lengthValue[4]  ; clock      ;
; N/A   ; None         ; 7.766 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]  ; lengthValue[0]  ; clock      ;
; N/A   ; None         ; 7.751 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[8]  ; lengthValue[7]  ; clock      ;
; N/A   ; None         ; 7.749 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[7]  ; lengthValue[6]  ; clock      ;
; N/A   ; None         ; 7.728 ns   ; LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT                                              ; buffer_WE       ; clock      ;
; N/A   ; None         ; 7.482 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[4]  ; lengthValue[3]  ; clock      ;
; N/A   ; None         ; 7.447 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[3]  ; lengthValue[2]  ; clock      ;
; N/A   ; None         ; 7.180 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[2]  ; lengthValue[1]  ; clock      ;
; N/A   ; None         ; 7.146 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[6]  ; lengthValue[5]  ; clock      ;
; N/A   ; None         ; 6.934 ns   ; LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11] ; lengthValue[10] ; clock      ;
+-------+--------------+------------+-------------------------------------------------------------------------------------------------------+-----------------+------------+


+-------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                      ;
+---------------+-------------+-----------+---------+----------------------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                                                       ; To Clock ;
+---------------+-------------+-----------+---------+----------------------------------------------------------+----------+
; N/A           ; None        ; -4.308 ns ; CRC_rdv ; LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT ; clock    ;
; N/A           ; None        ; -4.363 ns ; CRC_rdv ; LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT    ; clock    ;
+---------------+-------------+-----------+---------+----------------------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 16 04:05:42 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Receive_Port -c Receive_Port --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Info: Clock "clock" Internal fmax is restricted to 380.08 MHz between source register "LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]" and destination register "LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 2.316 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y3_N5; Fanout = 3; REG Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]'
            Info: 2: + IC(0.373 ns) + CELL(0.495 ns) = 0.868 ns; Loc. = LCCOMB_X36_Y3_N4; Fanout = 2; COMB Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita0~COUT'
            Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.948 ns; Loc. = LCCOMB_X36_Y3_N6; Fanout = 2; COMB Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita1~COUT'
            Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.028 ns; Loc. = LCCOMB_X36_Y3_N8; Fanout = 2; COMB Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita2~COUT'
            Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.108 ns; Loc. = LCCOMB_X36_Y3_N10; Fanout = 2; COMB Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita3~COUT'
            Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.188 ns; Loc. = LCCOMB_X36_Y3_N12; Fanout = 2; COMB Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita4~COUT'
            Info: 7: + IC(0.000 ns) + CELL(0.174 ns) = 1.362 ns; Loc. = LCCOMB_X36_Y3_N14; Fanout = 2; COMB Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita5~COUT'
            Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.442 ns; Loc. = LCCOMB_X36_Y3_N16; Fanout = 2; COMB Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita6~COUT'
            Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.522 ns; Loc. = LCCOMB_X36_Y3_N18; Fanout = 2; COMB Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita7~COUT'
            Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.602 ns; Loc. = LCCOMB_X36_Y3_N20; Fanout = 2; COMB Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita8~COUT'
            Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.682 ns; Loc. = LCCOMB_X36_Y3_N22; Fanout = 2; COMB Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita9~COUT'
            Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.762 ns; Loc. = LCCOMB_X36_Y3_N24; Fanout = 1; COMB Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita10~COUT'
            Info: 13: + IC(0.000 ns) + CELL(0.458 ns) = 2.220 ns; Loc. = LCCOMB_X36_Y3_N26; Fanout = 1; COMB Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|counter_comb_bita11'
            Info: 14: + IC(0.000 ns) + CELL(0.096 ns) = 2.316 ns; Loc. = LCFF_X36_Y3_N27; Fanout = 4; REG Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]'
            Info: Total cell delay = 1.943 ns ( 83.89 % )
            Info: Total interconnect delay = 0.373 ns ( 16.11 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clock" to destination register is 2.833 ns
                Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.833 ns; Loc. = LCFF_X36_Y3_N27; Fanout = 4; REG Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[11]'
                Info: Total cell delay = 1.598 ns ( 56.41 % )
                Info: Total interconnect delay = 1.235 ns ( 43.59 % )
            Info: - Longest clock path from clock "clock" to source register is 2.833 ns
                Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'
                Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.833 ns; Loc. = LCFF_X36_Y3_N5; Fanout = 3; REG Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[0]'
                Info: Total cell delay = 1.598 ns ( 56.41 % )
                Info: Total interconnect delay = 1.235 ns ( 43.59 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT" (data pin = "CRC_rdv", clock pin = "clock") is 4.611 ns
    Info: + Longest pin to register delay is 7.481 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N3; Fanout = 2; PIN Node = 'CRC_rdv'
        Info: 2: + IC(6.058 ns) + CELL(0.483 ns) = 7.385 ns; Loc. = LCCOMB_X35_Y3_N28; Fanout = 1; COMB Node = 'LengthCounterFSM:LengthCounterFSM_int|state_next.COUNT~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.481 ns; Loc. = LCFF_X35_Y3_N29; Fanout = 2; REG Node = 'LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT'
        Info: Total cell delay = 1.423 ns ( 19.02 % )
        Info: Total interconnect delay = 6.058 ns ( 80.98 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "clock" to destination register is 2.832 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.832 ns; Loc. = LCFF_X35_Y3_N29; Fanout = 2; REG Node = 'LengthCounterFSM:LengthCounterFSM_int|state_reg.COUNT'
        Info: Total cell delay = 1.598 ns ( 56.43 % )
        Info: Total interconnect delay = 1.234 ns ( 43.57 % )
Info: tco from clock "clock" to destination pin "lengthValid" through register "LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]" is 12.065 ns
    Info: + Longest clock path from clock "clock" to source register is 2.833 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.997 ns) + CELL(0.602 ns) = 2.833 ns; Loc. = LCFF_X36_Y3_N7; Fanout = 4; REG Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]'
        Info: Total cell delay = 1.598 ns ( 56.41 % )
        Info: Total interconnect delay = 1.235 ns ( 43.59 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.955 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X36_Y3_N7; Fanout = 4; REG Node = 'LengthCounter:LengthCounter_inst|lpm_counter:lpm_counter_component|cntr_k7j:auto_generated|safe_q[1]'
        Info: 2: + IC(0.601 ns) + CELL(0.491 ns) = 1.092 ns; Loc. = LCCOMB_X36_Y3_N0; Fanout = 1; COMB Node = 'process_0~0'
        Info: 3: + IC(0.786 ns) + CELL(0.319 ns) = 2.197 ns; Loc. = LCCOMB_X37_Y4_N16; Fanout = 1; COMB Node = 'process_0~1'
        Info: 4: + IC(0.808 ns) + CELL(0.545 ns) = 3.550 ns; Loc. = LCCOMB_X36_Y3_N28; Fanout = 1; COMB Node = 'process_0~3'
        Info: 5: + IC(1.115 ns) + CELL(0.322 ns) = 4.987 ns; Loc. = LCCOMB_X40_Y2_N16; Fanout = 1; COMB Node = 'process_0~4'
        Info: 6: + IC(0.982 ns) + CELL(2.986 ns) = 8.955 ns; Loc. = PIN_P13; Fanout = 0; PIN Node = 'lengthValid'
        Info: Total cell delay = 4.663 ns ( 52.07 % )
        Info: Total interconnect delay = 4.292 ns ( 47.93 % )
Info: th for register "LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT" (data pin = "CRC_rdv", clock pin = "clock") is -4.308 ns
    Info: + Longest clock path from clock "clock" to destination register is 2.832 ns
        Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'clock'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 15; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(0.996 ns) + CELL(0.602 ns) = 2.832 ns; Loc. = LCFF_X35_Y3_N9; Fanout = 3; REG Node = 'LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT'
        Info: Total cell delay = 1.598 ns ( 56.43 % )
        Info: Total interconnect delay = 1.234 ns ( 43.57 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.426 ns
        Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_N3; Fanout = 2; PIN Node = 'CRC_rdv'
        Info: 2: + IC(6.059 ns) + CELL(0.427 ns) = 7.330 ns; Loc. = LCCOMB_X35_Y3_N8; Fanout = 1; COMB Node = 'LengthCounterFSM:LengthCounterFSM_int|state_next.WRITEOUT~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.426 ns; Loc. = LCFF_X35_Y3_N9; Fanout = 3; REG Node = 'LengthCounterFSM:LengthCounterFSM_int|state_reg.WRITEOUT'
        Info: Total cell delay = 1.367 ns ( 18.41 % )
        Info: Total interconnect delay = 6.059 ns ( 81.59 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 166 megabytes
    Info: Processing ended: Thu Apr 16 04:05:42 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


