

================================================================
== Vitis HLS Report for 'pool1_Pipeline_L5_L6'
================================================================
* Date:           Sat Jan 25 23:50:45 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       Pool1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     4395|     4395|  43.950 us|  43.950 us|  4380|  4380|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L5_L6   |     4393|     4393|        26|          6|          1|   729|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1857|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|     300|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|    1274|    -|
|Register         |        -|     -|    2478|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    2478|    3527|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+-----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT | URAM|
    +----------------------------------+-----------------------------+---------+----+---+-----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U113  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U114  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|    0|    0|
    |mul_5ns_8ns_12_1_1_U115           |mul_5ns_8ns_12_1_1           |        0|   0|  0|   40|    0|
    |sparsemux_53_6_32_1_1_U116        |sparsemux_53_6_32_1_1        |        0|   0|  0|  130|    0|
    |sparsemux_53_6_32_1_1_U117        |sparsemux_53_6_32_1_1        |        0|   0|  0|  130|    0|
    +----------------------------------+-----------------------------+---------+----+---+-----+-----+
    |Total                             |                             |        0|   0|  0|  300|    0|
    +----------------------------------+-----------------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |              Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |add_ln68_1_fu_1828_p2                    |         +|   0|  0|  12|           5|           1|
    |add_ln68_fu_1791_p2                      |         +|   0|  0|  17|          10|           1|
    |add_ln71_1_fu_2284_p2                    |         +|   0|  0|  12|           5|           1|
    |add_ln71_fu_2278_p2                      |         +|   0|  0|  13|           6|           2|
    |add_ln76_1_fu_2341_p2                    |         +|   0|  0|  71|          64|          64|
    |add_ln76_2_fu_1934_p2                    |         +|   0|  0|  19|          19|          19|
    |add_ln76_3_fu_1952_p2                    |         +|   0|  0|  71|          64|          64|
    |add_ln76_fu_2324_p2                      |         +|   0|  0|  19|          19|          19|
    |empty_28_fu_2375_p2                      |         +|   0|  0|  26|          19|          19|
    |empty_29_fu_2392_p2                      |         +|   0|  0|  71|          64|          64|
    |empty_30_fu_1862_p2                      |         +|   0|  0|  26|          19|          19|
    |empty_31_fu_1880_p2                      |         +|   0|  0|  71|          64|          64|
    |empty_32_fu_2319_p2                      |         +|   0|  0|  19|          19|          19|
    |empty_33_fu_1896_p2                      |         +|   0|  0|  19|          19|          19|
    |tmp1_fu_2366_p2                          |         +|   0|  0|  19|          12|           7|
    |tmp2_fu_1852_p2                          |         +|   0|  0|  19|          12|           6|
    |tmp3_fu_2310_p2                          |         +|   0|  0|  19|          12|           7|
    |tmp4_fu_1886_p2                          |         +|   0|  0|  19|          12|           6|
    |and_ln156_10_fu_3705_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_11_fu_3790_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_12_fu_3796_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_13_fu_3881_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_14_fu_3887_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_15_fu_3972_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_16_fu_3978_p2                  |       and|   0|  0|   2|           1|           1|
    |and_ln156_1_fu_3330_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_2_fu_3336_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_3_fu_3426_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_4_fu_3432_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_5_fu_3517_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_6_fu_3523_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_7_fu_3608_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_8_fu_3614_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_9_fu_3699_p2                   |       and|   0|  0|   2|           1|           1|
    |and_ln156_fu_3234_p2                     |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp1           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp13          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp15          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001_grp2           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp3           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp5           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001_grp6           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001_grp4           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001_grp7           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001_grp8           |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001_grp10          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage5_11001_grp9           |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage3_iter1_grp5   |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp0_stage3_iter1_grp6   |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage4_iter1_grp7   |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage4_iter1_grp8   |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage5_iter1_grp10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage5_iter1_grp9   |       and|   0|  0|   2|           1|           1|
    |ap_block_state14_pp0_stage1_iter2_grp13  |       and|   0|  0|   2|           1|           1|
    |ap_block_state15_pp0_stage2_iter2_grp14  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io_grp1                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io_grp2                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io_grp3                  |       and|   0|  0|   2|           1|           1|
    |ap_block_state5_io_grp4                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_2962                        |       and|   0|  0|   2|           1|           1|
    |ap_condition_2967                        |       and|   0|  0|   2|           1|           1|
    |ap_condition_2972                        |       and|   0|  0|   2|           1|           1|
    |ap_condition_2977                        |       and|   0|  0|   2|           1|           1|
    |ap_condition_856                         |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op264_readreq_state2        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op265_readreq_state2        |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op310_read_state10          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op312_read_state10          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op324_read_state14          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1059_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1068_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1074_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1080_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1086_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1092_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1098_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1104_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1110_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1116_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1122_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1128_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1134_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1140_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1146_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1152_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1158_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1164_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1170_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1176_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1182_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1188_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1194_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1200_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1206_state15            |       and|   0|  0|   2|           1|           1|
    |ap_predicate_pred1212_state15            |       and|   0|  0|   2|           1|           1|
    |icmp_ln156_10_fu_3481_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_11_fu_3487_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_12_fu_3499_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_13_fu_3505_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_14_fu_3572_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_15_fu_3578_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_16_fu_3590_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_17_fu_3596_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_18_fu_3663_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_19_fu_3669_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_1_fu_3222_p2                  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_20_fu_3681_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_21_fu_3687_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_22_fu_3754_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_23_fu_3760_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_24_fu_3772_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_25_fu_3778_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_26_fu_3845_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_27_fu_3851_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_28_fu_3863_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_29_fu_3869_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_2_fu_3294_p2                  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_30_fu_3936_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_31_fu_3942_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_32_fu_3954_p2                 |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_33_fu_3960_p2                 |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_3_fu_3300_p2                  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_4_fu_3312_p2                  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_5_fu_3318_p2                  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_6_fu_3390_p2                  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_7_fu_3396_p2                  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_8_fu_3408_p2                  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln156_9_fu_3414_p2                  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln156_fu_3216_p2                    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln68_fu_1785_p2                     |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln71_fu_1806_p2                     |      icmp|   0|  0|  12|           5|           4|
    |icmp_ln76_fu_1958_p2                     |      icmp|   0|  0|  13|           6|           2|
    |ap_block_pp0_stage1_11001                |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_11001                |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage4_11001                |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter2_grp11  |        or|   0|  0|   2|           1|           1|
    |or_ln156_10_fu_3693_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_11_fu_3766_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_12_fu_3784_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_13_fu_3857_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_14_fu_3875_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_15_fu_3948_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_16_fu_3966_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln156_1_fu_3306_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_2_fu_3324_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_3_fu_3402_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_4_fu_3420_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_5_fu_3493_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_6_fu_3511_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_7_fu_3584_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_8_fu_3602_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_9_fu_3675_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln156_fu_3228_p2                      |        or|   0|  0|   2|           1|           1|
    |select_ln68_fu_1834_p3                   |    select|   0|  0|   5|           1|           5|
    |select_ln71_1_fu_1820_p3                 |    select|   0|  0|   6|           1|           2|
    |select_ln71_fu_1812_p3                   |    select|   0|  0|   5|           1|           1|
    |tmp_48_fu_3240_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_49_fu_3342_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_50_fu_3438_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_51_fu_3529_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_52_fu_3620_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_53_fu_3711_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_54_fu_3802_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_55_fu_3893_p3                        |    select|   0|  0|  32|           1|          32|
    |tmp_56_fu_3984_p3                        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                            |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------------+----------+----+---+----+------------+------------+
    |Total                                    |          |   0|  0|1857|        1106|         867|
    +-----------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  37|          7|    1|          7|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4               |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg      |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_phi_mux_tmp_phi_fu_861_p54         |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter2_tmp_10_reg_1098  |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_12_reg_1038  |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_14_reg_978   |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_16_reg_918   |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_2_reg_1278   |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_4_reg_1338   |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_6_reg_1218   |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_8_reg_1158   |  14|          3|   32|         96|
    |ap_phi_reg_pp0_iter2_tmp_reg_858      |   9|          2|   32|         64|
    |ap_sig_allocacmp_col_load             |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar1126_load      |   9|          2|    5|         10|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_load          |   9|          2|    5|         10|
    |col_fu_396                            |   9|          2|    6|         12|
    |empty_22_fu_424                       |   9|          2|   32|         64|
    |empty_23_fu_428                       |   9|          2|   32|         64|
    |empty_24_fu_432                       |   9|          2|   32|         64|
    |gmem_blk_n_AR                         |   9|          2|    1|          2|
    |gmem_blk_n_R                          |   9|          2|    1|          2|
    |gmem_blk_n_W                          |   9|          2|    1|          2|
    |grp_fu_1398_p0                        |  37|          7|   32|        224|
    |grp_fu_1398_p1                        |  37|          7|   32|        224|
    |grp_fu_1409_p0                        |  20|          4|   32|        128|
    |grp_fu_1409_p1                        |  20|          4|   32|        128|
    |indvar1126_fu_400                     |   9|          2|    5|         10|
    |indvar_flatten_fu_408                 |   9|          2|   10|         20|
    |indvar_fu_404                         |   9|          2|    5|         10|
    |line_buffer_2D_1_fu_420               |   9|          2|   32|         64|
    |line_buffer_2D_2_fu_416               |   9|          2|   32|         64|
    |line_buffer_2D_fu_412                 |   9|          2|   32|         64|
    |m_axi_gmem_0_ARADDR                   |  26|          5|   64|        320|
    |m_axi_gmem_0_ARLEN                    |  14|          3|   32|         96|
    |mux_case_10_out_o                     |  14|          3|   32|         96|
    |mux_case_11_out_o                     |  14|          3|   32|         96|
    |mux_case_12_out_o                     |  14|          3|   32|         96|
    |mux_case_13_out_o                     |  14|          3|   32|         96|
    |mux_case_14_out_o                     |  14|          3|   32|         96|
    |mux_case_15_out_o                     |  14|          3|   32|         96|
    |mux_case_16_out_o                     |  14|          3|   32|         96|
    |mux_case_17_out_o                     |  14|          3|   32|         96|
    |mux_case_18_out_o                     |  14|          3|   32|         96|
    |mux_case_19_out_o                     |  14|          3|   32|         96|
    |mux_case_20_out_o                     |  14|          3|   32|         96|
    |mux_case_21_out_o                     |  14|          3|   32|         96|
    |mux_case_22_out_o                     |  14|          3|   32|         96|
    |mux_case_23_out_o                     |  14|          3|   32|         96|
    |mux_case_24_out_o                     |  14|          3|   32|         96|
    |mux_case_25_out_o                     |  14|          3|   32|         96|
    |mux_case_26_out_o                     |  14|          3|   32|         96|
    |mux_case_27_out_o                     |  14|          3|   32|         96|
    |mux_case_28_out_o                     |  14|          3|   32|         96|
    |mux_case_29_out_o                     |  14|          3|   32|         96|
    |mux_case_30_out_o                     |  14|          3|   32|         96|
    |mux_case_31_out_o                     |  14|          3|   32|         96|
    |mux_case_32_out_o                     |  14|          3|   32|         96|
    |mux_case_33_out_o                     |  14|          3|   32|         96|
    |mux_case_34_out_o                     |  14|          3|   32|         96|
    |mux_case_35_out_o                     |  14|          3|   32|         96|
    |mux_case_36_out_o                     |  14|          3|   32|         96|
    |mux_case_37_out_o                     |  14|          3|   32|         96|
    |mux_case_38_out_o                     |  14|          3|   32|         96|
    |mux_case_39_out_o                     |  14|          3|   32|         96|
    |mux_case_3_out_o                      |  14|          3|   32|         96|
    |mux_case_40_out_o                     |  14|          3|   32|         96|
    |mux_case_41_out_o                     |  14|          3|   32|         96|
    |mux_case_42_out_o                     |  14|          3|   32|         96|
    |mux_case_43_out_o                     |  14|          3|   32|         96|
    |mux_case_44_out_o                     |  14|          3|   32|         96|
    |mux_case_45_out_o                     |  14|          3|   32|         96|
    |mux_case_46_out_o                     |  14|          3|   32|         96|
    |mux_case_47_out_o                     |  14|          3|   32|         96|
    |mux_case_48_out_o                     |  14|          3|   32|         96|
    |mux_case_49_out_o                     |  14|          3|   32|         96|
    |mux_case_4_out_o                      |  14|          3|   32|         96|
    |mux_case_50_out_o                     |  14|          3|   32|         96|
    |mux_case_51_out_o                     |  14|          3|   32|         96|
    |mux_case_52_out_o                     |  14|          3|   32|         96|
    |mux_case_53_out_o                     |  14|          3|   32|         96|
    |mux_case_54_out_o                     |  14|          3|   32|         96|
    |mux_case_5_out_o                      |  14|          3|   32|         96|
    |mux_case_6_out_o                      |  14|          3|   32|         96|
    |mux_case_7_out_o                      |  14|          3|   32|         96|
    |mux_case_8_out_o                      |  14|          3|   32|         96|
    |mux_case_9_out_o                      |  14|          3|   32|         96|
    |tmp_reg_858                           |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |1274|        271| 2495|       7587|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   6|   0|    6|          0|
    |ap_block_pp0_stage0_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp13_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp15_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp1_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage1_subdone_grp2_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage2_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp3_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp5_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage3_subdone_grp6_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp4_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp7_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage4_subdone_grp8_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp0_done_reg   |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp10_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage5_subdone_grp9_done_reg   |   1|   0|    1|          0|
    |ap_done_reg                                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                     |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg            |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_tmp_10_reg_1098        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_12_reg_1038        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_14_reg_978         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_16_reg_918         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_2_reg_1278         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_4_reg_1338         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_6_reg_1218         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_8_reg_1158         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_tmp_reg_858            |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_10_reg_1098        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_12_reg_1038        |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_14_reg_978         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_16_reg_918         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_2_reg_1278         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_4_reg_1338         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_6_reg_1218         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_8_reg_1158         |  32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_tmp_reg_858            |  32|   0|   32|          0|
    |ap_predicate_pred1059_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1068_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1074_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1080_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1086_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1092_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1098_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1104_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1110_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1116_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1122_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1128_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1134_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1140_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1146_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1152_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1158_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1164_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1170_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1176_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1182_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1188_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1194_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1200_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1206_state15               |   1|   0|    1|          0|
    |ap_predicate_pred1212_state15               |   1|   0|    1|          0|
    |col_fu_396                                  |   6|   0|    6|          0|
    |empty_22_fu_424                             |  32|   0|   32|          0|
    |empty_23_fu_428                             |  32|   0|   32|          0|
    |empty_24_fu_432                             |  32|   0|   32|          0|
    |empty_27_reg_4128                           |  12|   0|   12|          0|
    |gmem_addr_1_read_1_reg_4185                 |  32|   0|   32|          0|
    |gmem_addr_1_read_2_reg_4246                 |  32|   0|   32|          0|
    |gmem_addr_1_read_reg_4175                   |  32|   0|   32|          0|
    |gmem_addr_1_reg_4134                        |  64|   0|   64|          0|
    |gmem_addr_2_read_1_reg_4261                 |  32|   0|   32|          0|
    |gmem_addr_2_read_2_reg_4509                 |  32|   0|   32|          0|
    |gmem_addr_2_read_reg_4256                   |  32|   0|   32|          0|
    |gmem_addr_2_reg_4164                        |  64|   0|   64|          0|
    |gmem_addr_3_read_1_reg_4180                 |  32|   0|   32|          0|
    |gmem_addr_3_read_reg_4170                   |  32|   0|   32|          0|
    |gmem_addr_3_reg_4149                        |  64|   0|   64|          0|
    |gmem_addr_4_read_1_reg_4251                 |  32|   0|   32|          0|
    |gmem_addr_4_reg_4158                        |  64|   0|   64|          0|
    |icmp_ln68_reg_4118                          |   1|   0|    1|          0|
    |icmp_ln76_reg_4145                          |   1|   0|    1|          0|
    |indvar1126_fu_400                           |   5|   0|    5|          0|
    |indvar_flatten_fu_408                       |  10|   0|   10|          0|
    |indvar_fu_404                               |   5|   0|    5|          0|
    |line_buffer_2D_1_fu_420                     |  32|   0|   32|          0|
    |line_buffer_2D_21_reg_4190                  |  32|   0|   32|          0|
    |line_buffer_2D_2_fu_416                     |  32|   0|   32|          0|
    |line_buffer_2D_3_reg_4526                   |  32|   0|   32|          0|
    |line_buffer_2D_4_reg_4514                   |  32|   0|   32|          0|
    |line_buffer_2D_5_reg_4520                   |  32|   0|   32|          0|
    |line_buffer_2D_fu_412                       |  32|   0|   32|          0|
    |p_load141_reg_4297                          |  32|   0|   32|          0|
    |p_load142_reg_4266                          |  32|   0|   32|          0|
    |p_load_reg_4328                             |  32|   0|   32|          0|
    |select_ln71_1_reg_4122                      |   6|   0|    6|          0|
    |tmp_10_reg_1098                             |  32|   0|   32|          0|
    |tmp_12_reg_1038                             |  32|   0|   32|          0|
    |tmp_14_reg_978                              |  32|   0|   32|          0|
    |tmp_14_reg_978_pp0_iter3_reg                |  32|   0|   32|          0|
    |tmp_16_reg_918                              |  32|   0|   32|          0|
    |tmp_16_reg_918_pp0_iter3_reg                |  32|   0|   32|          0|
    |tmp_2_reg_1278                              |  32|   0|   32|          0|
    |tmp_48_reg_4561                             |  32|   0|   32|          0|
    |tmp_49_reg_4568                             |  32|   0|   32|          0|
    |tmp_4_reg_1338                              |  32|   0|   32|          0|
    |tmp_50_reg_4575                             |  32|   0|   32|          0|
    |tmp_51_reg_4582                             |  32|   0|   32|          0|
    |tmp_52_reg_4589                             |  32|   0|   32|          0|
    |tmp_53_reg_4596                             |  32|   0|   32|          0|
    |tmp_54_reg_4603                             |  32|   0|   32|          0|
    |tmp_55_reg_4610                             |  32|   0|   32|          0|
    |tmp_56_reg_4617                             |  32|   0|   32|          0|
    |tmp_6_reg_1218                              |  32|   0|   32|          0|
    |tmp_8_reg_1158                              |  32|   0|   32|          0|
    |tmp_reg_858                                 |  32|   0|   32|          0|
    |zext_ln76_reg_4140                          |   5|   0|   19|         14|
    |icmp_ln68_reg_4118                          |  64|  32|    1|          0|
    |icmp_ln76_reg_4145                          |  64|  32|    1|          0|
    |select_ln71_1_reg_4122                      |  64|  32|    6|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       |2478|  96| 2308|         14|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+-----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|   pool1_Pipeline_L5_L6|  return value|
|m_axi_gmem_0_AWVALID         |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWREADY         |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWADDR          |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWID            |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWLEN           |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWSIZE          |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWBURST         |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWLOCK          |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWCACHE         |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWPROT          |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWQOS           |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWREGION        |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_AWUSER          |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WVALID          |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WREADY          |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WDATA           |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WSTRB           |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WLAST           |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WID             |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_WUSER           |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARVALID         |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARREADY         |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARADDR          |  out|   64|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARID            |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARLEN           |  out|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARSIZE          |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARBURST         |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARLOCK          |  out|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARCACHE         |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARPROT          |  out|    3|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARQOS           |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARREGION        |  out|    4|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_ARUSER          |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RVALID          |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RREADY          |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RDATA           |   in|   32|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RLAST           |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RID             |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RFIFONUM        |   in|    9|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RUSER           |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_RRESP           |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BVALID          |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BREADY          |  out|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BRESP           |   in|    2|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BID             |   in|    1|       m_axi|                   gmem|       pointer|
|m_axi_gmem_0_BUSER           |   in|    1|       m_axi|                   gmem|       pointer|
|p_reload                     |   in|   32|     ap_none|               p_reload|        scalar|
|mux_case_54385_reload        |   in|   32|     ap_none|  mux_case_54385_reload|        scalar|
|mux_case_52378_reload        |   in|   32|     ap_none|  mux_case_52378_reload|        scalar|
|mux_case_50371_reload        |   in|   32|     ap_none|  mux_case_50371_reload|        scalar|
|mux_case_48364_reload        |   in|   32|     ap_none|  mux_case_48364_reload|        scalar|
|mux_case_46357_reload        |   in|   32|     ap_none|  mux_case_46357_reload|        scalar|
|mux_case_44350_reload        |   in|   32|     ap_none|  mux_case_44350_reload|        scalar|
|mux_case_42343_reload        |   in|   32|     ap_none|  mux_case_42343_reload|        scalar|
|mux_case_40336_reload        |   in|   32|     ap_none|  mux_case_40336_reload|        scalar|
|mux_case_38329_reload        |   in|   32|     ap_none|  mux_case_38329_reload|        scalar|
|mux_case_36322_reload        |   in|   32|     ap_none|  mux_case_36322_reload|        scalar|
|mux_case_34315_reload        |   in|   32|     ap_none|  mux_case_34315_reload|        scalar|
|mux_case_32308_reload        |   in|   32|     ap_none|  mux_case_32308_reload|        scalar|
|mux_case_30301_reload        |   in|   32|     ap_none|  mux_case_30301_reload|        scalar|
|mux_case_28294_reload        |   in|   32|     ap_none|  mux_case_28294_reload|        scalar|
|mux_case_26287_reload        |   in|   32|     ap_none|  mux_case_26287_reload|        scalar|
|mux_case_24280_reload        |   in|   32|     ap_none|  mux_case_24280_reload|        scalar|
|mux_case_22273_reload        |   in|   32|     ap_none|  mux_case_22273_reload|        scalar|
|mux_case_20266_reload        |   in|   32|     ap_none|  mux_case_20266_reload|        scalar|
|mux_case_18259_reload        |   in|   32|     ap_none|  mux_case_18259_reload|        scalar|
|mux_case_16252_reload        |   in|   32|     ap_none|  mux_case_16252_reload|        scalar|
|mux_case_14245_reload        |   in|   32|     ap_none|  mux_case_14245_reload|        scalar|
|mux_case_12238_reload        |   in|   32|     ap_none|  mux_case_12238_reload|        scalar|
|mux_case_10231_reload        |   in|   32|     ap_none|  mux_case_10231_reload|        scalar|
|mux_case_8224_reload         |   in|   32|     ap_none|   mux_case_8224_reload|        scalar|
|mux_case_6217_reload         |   in|   32|     ap_none|   mux_case_6217_reload|        scalar|
|mux_case_4210_reload         |   in|   32|     ap_none|   mux_case_4210_reload|        scalar|
|mux_case_2203_reload         |   in|   32|     ap_none|   mux_case_2203_reload|        scalar|
|mux_case_53196_reload        |   in|   32|     ap_none|  mux_case_53196_reload|        scalar|
|mux_case_51189_reload        |   in|   32|     ap_none|  mux_case_51189_reload|        scalar|
|mux_case_49182_reload        |   in|   32|     ap_none|  mux_case_49182_reload|        scalar|
|mux_case_47175_reload        |   in|   32|     ap_none|  mux_case_47175_reload|        scalar|
|mux_case_45168_reload        |   in|   32|     ap_none|  mux_case_45168_reload|        scalar|
|mux_case_43161_reload        |   in|   32|     ap_none|  mux_case_43161_reload|        scalar|
|mux_case_41154_reload        |   in|   32|     ap_none|  mux_case_41154_reload|        scalar|
|mux_case_39147_reload        |   in|   32|     ap_none|  mux_case_39147_reload|        scalar|
|mux_case_37140_reload        |   in|   32|     ap_none|  mux_case_37140_reload|        scalar|
|mux_case_35133_reload        |   in|   32|     ap_none|  mux_case_35133_reload|        scalar|
|mux_case_33126_reload        |   in|   32|     ap_none|  mux_case_33126_reload|        scalar|
|mux_case_31119_reload        |   in|   32|     ap_none|  mux_case_31119_reload|        scalar|
|mux_case_29112_reload        |   in|   32|     ap_none|  mux_case_29112_reload|        scalar|
|mux_case_27105_reload        |   in|   32|     ap_none|  mux_case_27105_reload|        scalar|
|mux_case_2598_reload         |   in|   32|     ap_none|   mux_case_2598_reload|        scalar|
|mux_case_2391_reload         |   in|   32|     ap_none|   mux_case_2391_reload|        scalar|
|mux_case_2184_reload         |   in|   32|     ap_none|   mux_case_2184_reload|        scalar|
|mux_case_1977_reload         |   in|   32|     ap_none|   mux_case_1977_reload|        scalar|
|mux_case_1770_reload         |   in|   32|     ap_none|   mux_case_1770_reload|        scalar|
|mux_case_1563_reload         |   in|   32|     ap_none|   mux_case_1563_reload|        scalar|
|mux_case_1356_reload         |   in|   32|     ap_none|   mux_case_1356_reload|        scalar|
|mux_case_1149_reload         |   in|   32|     ap_none|   mux_case_1149_reload|        scalar|
|mux_case_942_reload          |   in|   32|     ap_none|    mux_case_942_reload|        scalar|
|mux_case_735_reload          |   in|   32|     ap_none|    mux_case_735_reload|        scalar|
|mux_case_528_reload          |   in|   32|     ap_none|    mux_case_528_reload|        scalar|
|mux_case_321_reload          |   in|   32|     ap_none|    mux_case_321_reload|        scalar|
|mux_case_114_reload          |   in|   32|     ap_none|    mux_case_114_reload|        scalar|
|empty_13                     |   in|   32|     ap_none|               empty_13|        scalar|
|empty_14                     |   in|   32|     ap_none|               empty_14|        scalar|
|empty                        |   in|   32|     ap_none|                  empty|        scalar|
|sext_ln51                    |   in|   62|     ap_none|              sext_ln51|        scalar|
|phi_mul                      |   in|   19|     ap_none|                phi_mul|        scalar|
|inp_img                      |   in|   64|     ap_none|                inp_img|        scalar|
|line_buffer_2D_1_out         |  out|   32|      ap_vld|   line_buffer_2D_1_out|       pointer|
|line_buffer_2D_1_out_ap_vld  |  out|    1|      ap_vld|   line_buffer_2D_1_out|       pointer|
|mux_case_54_out_i            |   in|   32|     ap_ovld|        mux_case_54_out|       pointer|
|mux_case_54_out_o            |  out|   32|     ap_ovld|        mux_case_54_out|       pointer|
|mux_case_54_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_54_out|       pointer|
|mux_case_52_out_i            |   in|   32|     ap_ovld|        mux_case_52_out|       pointer|
|mux_case_52_out_o            |  out|   32|     ap_ovld|        mux_case_52_out|       pointer|
|mux_case_52_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_52_out|       pointer|
|mux_case_50_out_i            |   in|   32|     ap_ovld|        mux_case_50_out|       pointer|
|mux_case_50_out_o            |  out|   32|     ap_ovld|        mux_case_50_out|       pointer|
|mux_case_50_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_50_out|       pointer|
|mux_case_48_out_i            |   in|   32|     ap_ovld|        mux_case_48_out|       pointer|
|mux_case_48_out_o            |  out|   32|     ap_ovld|        mux_case_48_out|       pointer|
|mux_case_48_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_48_out|       pointer|
|mux_case_46_out_i            |   in|   32|     ap_ovld|        mux_case_46_out|       pointer|
|mux_case_46_out_o            |  out|   32|     ap_ovld|        mux_case_46_out|       pointer|
|mux_case_46_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_46_out|       pointer|
|mux_case_44_out_i            |   in|   32|     ap_ovld|        mux_case_44_out|       pointer|
|mux_case_44_out_o            |  out|   32|     ap_ovld|        mux_case_44_out|       pointer|
|mux_case_44_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_44_out|       pointer|
|mux_case_42_out_i            |   in|   32|     ap_ovld|        mux_case_42_out|       pointer|
|mux_case_42_out_o            |  out|   32|     ap_ovld|        mux_case_42_out|       pointer|
|mux_case_42_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_42_out|       pointer|
|mux_case_40_out_i            |   in|   32|     ap_ovld|        mux_case_40_out|       pointer|
|mux_case_40_out_o            |  out|   32|     ap_ovld|        mux_case_40_out|       pointer|
|mux_case_40_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_40_out|       pointer|
|mux_case_38_out_i            |   in|   32|     ap_ovld|        mux_case_38_out|       pointer|
|mux_case_38_out_o            |  out|   32|     ap_ovld|        mux_case_38_out|       pointer|
|mux_case_38_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_38_out|       pointer|
|mux_case_36_out_i            |   in|   32|     ap_ovld|        mux_case_36_out|       pointer|
|mux_case_36_out_o            |  out|   32|     ap_ovld|        mux_case_36_out|       pointer|
|mux_case_36_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_36_out|       pointer|
|mux_case_34_out_i            |   in|   32|     ap_ovld|        mux_case_34_out|       pointer|
|mux_case_34_out_o            |  out|   32|     ap_ovld|        mux_case_34_out|       pointer|
|mux_case_34_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_34_out|       pointer|
|mux_case_32_out_i            |   in|   32|     ap_ovld|        mux_case_32_out|       pointer|
|mux_case_32_out_o            |  out|   32|     ap_ovld|        mux_case_32_out|       pointer|
|mux_case_32_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_32_out|       pointer|
|mux_case_30_out_i            |   in|   32|     ap_ovld|        mux_case_30_out|       pointer|
|mux_case_30_out_o            |  out|   32|     ap_ovld|        mux_case_30_out|       pointer|
|mux_case_30_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_30_out|       pointer|
|mux_case_28_out_i            |   in|   32|     ap_ovld|        mux_case_28_out|       pointer|
|mux_case_28_out_o            |  out|   32|     ap_ovld|        mux_case_28_out|       pointer|
|mux_case_28_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_28_out|       pointer|
|mux_case_26_out_i            |   in|   32|     ap_ovld|        mux_case_26_out|       pointer|
|mux_case_26_out_o            |  out|   32|     ap_ovld|        mux_case_26_out|       pointer|
|mux_case_26_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_26_out|       pointer|
|mux_case_24_out_i            |   in|   32|     ap_ovld|        mux_case_24_out|       pointer|
|mux_case_24_out_o            |  out|   32|     ap_ovld|        mux_case_24_out|       pointer|
|mux_case_24_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_24_out|       pointer|
|mux_case_22_out_i            |   in|   32|     ap_ovld|        mux_case_22_out|       pointer|
|mux_case_22_out_o            |  out|   32|     ap_ovld|        mux_case_22_out|       pointer|
|mux_case_22_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_22_out|       pointer|
|mux_case_20_out_i            |   in|   32|     ap_ovld|        mux_case_20_out|       pointer|
|mux_case_20_out_o            |  out|   32|     ap_ovld|        mux_case_20_out|       pointer|
|mux_case_20_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_20_out|       pointer|
|mux_case_18_out_i            |   in|   32|     ap_ovld|        mux_case_18_out|       pointer|
|mux_case_18_out_o            |  out|   32|     ap_ovld|        mux_case_18_out|       pointer|
|mux_case_18_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_18_out|       pointer|
|mux_case_16_out_i            |   in|   32|     ap_ovld|        mux_case_16_out|       pointer|
|mux_case_16_out_o            |  out|   32|     ap_ovld|        mux_case_16_out|       pointer|
|mux_case_16_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_16_out|       pointer|
|mux_case_14_out_i            |   in|   32|     ap_ovld|        mux_case_14_out|       pointer|
|mux_case_14_out_o            |  out|   32|     ap_ovld|        mux_case_14_out|       pointer|
|mux_case_14_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_14_out|       pointer|
|mux_case_12_out_i            |   in|   32|     ap_ovld|        mux_case_12_out|       pointer|
|mux_case_12_out_o            |  out|   32|     ap_ovld|        mux_case_12_out|       pointer|
|mux_case_12_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_12_out|       pointer|
|mux_case_10_out_i            |   in|   32|     ap_ovld|        mux_case_10_out|       pointer|
|mux_case_10_out_o            |  out|   32|     ap_ovld|        mux_case_10_out|       pointer|
|mux_case_10_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_10_out|       pointer|
|mux_case_8_out_i             |   in|   32|     ap_ovld|         mux_case_8_out|       pointer|
|mux_case_8_out_o             |  out|   32|     ap_ovld|         mux_case_8_out|       pointer|
|mux_case_8_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_8_out|       pointer|
|mux_case_6_out_i             |   in|   32|     ap_ovld|         mux_case_6_out|       pointer|
|mux_case_6_out_o             |  out|   32|     ap_ovld|         mux_case_6_out|       pointer|
|mux_case_6_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_6_out|       pointer|
|mux_case_4_out_i             |   in|   32|     ap_ovld|         mux_case_4_out|       pointer|
|mux_case_4_out_o             |  out|   32|     ap_ovld|         mux_case_4_out|       pointer|
|mux_case_4_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_4_out|       pointer|
|line_buffer_2D_3_out         |  out|   32|      ap_vld|   line_buffer_2D_3_out|       pointer|
|line_buffer_2D_3_out_ap_vld  |  out|    1|      ap_vld|   line_buffer_2D_3_out|       pointer|
|mux_case_53_out_i            |   in|   32|     ap_ovld|        mux_case_53_out|       pointer|
|mux_case_53_out_o            |  out|   32|     ap_ovld|        mux_case_53_out|       pointer|
|mux_case_53_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_53_out|       pointer|
|mux_case_51_out_i            |   in|   32|     ap_ovld|        mux_case_51_out|       pointer|
|mux_case_51_out_o            |  out|   32|     ap_ovld|        mux_case_51_out|       pointer|
|mux_case_51_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_51_out|       pointer|
|mux_case_49_out_i            |   in|   32|     ap_ovld|        mux_case_49_out|       pointer|
|mux_case_49_out_o            |  out|   32|     ap_ovld|        mux_case_49_out|       pointer|
|mux_case_49_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_49_out|       pointer|
|mux_case_47_out_i            |   in|   32|     ap_ovld|        mux_case_47_out|       pointer|
|mux_case_47_out_o            |  out|   32|     ap_ovld|        mux_case_47_out|       pointer|
|mux_case_47_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_47_out|       pointer|
|mux_case_45_out_i            |   in|   32|     ap_ovld|        mux_case_45_out|       pointer|
|mux_case_45_out_o            |  out|   32|     ap_ovld|        mux_case_45_out|       pointer|
|mux_case_45_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_45_out|       pointer|
|mux_case_43_out_i            |   in|   32|     ap_ovld|        mux_case_43_out|       pointer|
|mux_case_43_out_o            |  out|   32|     ap_ovld|        mux_case_43_out|       pointer|
|mux_case_43_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_43_out|       pointer|
|mux_case_41_out_i            |   in|   32|     ap_ovld|        mux_case_41_out|       pointer|
|mux_case_41_out_o            |  out|   32|     ap_ovld|        mux_case_41_out|       pointer|
|mux_case_41_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_41_out|       pointer|
|mux_case_39_out_i            |   in|   32|     ap_ovld|        mux_case_39_out|       pointer|
|mux_case_39_out_o            |  out|   32|     ap_ovld|        mux_case_39_out|       pointer|
|mux_case_39_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_39_out|       pointer|
|mux_case_37_out_i            |   in|   32|     ap_ovld|        mux_case_37_out|       pointer|
|mux_case_37_out_o            |  out|   32|     ap_ovld|        mux_case_37_out|       pointer|
|mux_case_37_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_37_out|       pointer|
|mux_case_35_out_i            |   in|   32|     ap_ovld|        mux_case_35_out|       pointer|
|mux_case_35_out_o            |  out|   32|     ap_ovld|        mux_case_35_out|       pointer|
|mux_case_35_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_35_out|       pointer|
|mux_case_33_out_i            |   in|   32|     ap_ovld|        mux_case_33_out|       pointer|
|mux_case_33_out_o            |  out|   32|     ap_ovld|        mux_case_33_out|       pointer|
|mux_case_33_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_33_out|       pointer|
|mux_case_31_out_i            |   in|   32|     ap_ovld|        mux_case_31_out|       pointer|
|mux_case_31_out_o            |  out|   32|     ap_ovld|        mux_case_31_out|       pointer|
|mux_case_31_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_31_out|       pointer|
|mux_case_29_out_i            |   in|   32|     ap_ovld|        mux_case_29_out|       pointer|
|mux_case_29_out_o            |  out|   32|     ap_ovld|        mux_case_29_out|       pointer|
|mux_case_29_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_29_out|       pointer|
|mux_case_27_out_i            |   in|   32|     ap_ovld|        mux_case_27_out|       pointer|
|mux_case_27_out_o            |  out|   32|     ap_ovld|        mux_case_27_out|       pointer|
|mux_case_27_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_27_out|       pointer|
|mux_case_25_out_i            |   in|   32|     ap_ovld|        mux_case_25_out|       pointer|
|mux_case_25_out_o            |  out|   32|     ap_ovld|        mux_case_25_out|       pointer|
|mux_case_25_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_25_out|       pointer|
|mux_case_23_out_i            |   in|   32|     ap_ovld|        mux_case_23_out|       pointer|
|mux_case_23_out_o            |  out|   32|     ap_ovld|        mux_case_23_out|       pointer|
|mux_case_23_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_23_out|       pointer|
|mux_case_21_out_i            |   in|   32|     ap_ovld|        mux_case_21_out|       pointer|
|mux_case_21_out_o            |  out|   32|     ap_ovld|        mux_case_21_out|       pointer|
|mux_case_21_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_21_out|       pointer|
|mux_case_19_out_i            |   in|   32|     ap_ovld|        mux_case_19_out|       pointer|
|mux_case_19_out_o            |  out|   32|     ap_ovld|        mux_case_19_out|       pointer|
|mux_case_19_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_19_out|       pointer|
|mux_case_17_out_i            |   in|   32|     ap_ovld|        mux_case_17_out|       pointer|
|mux_case_17_out_o            |  out|   32|     ap_ovld|        mux_case_17_out|       pointer|
|mux_case_17_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_17_out|       pointer|
|mux_case_15_out_i            |   in|   32|     ap_ovld|        mux_case_15_out|       pointer|
|mux_case_15_out_o            |  out|   32|     ap_ovld|        mux_case_15_out|       pointer|
|mux_case_15_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_15_out|       pointer|
|mux_case_13_out_i            |   in|   32|     ap_ovld|        mux_case_13_out|       pointer|
|mux_case_13_out_o            |  out|   32|     ap_ovld|        mux_case_13_out|       pointer|
|mux_case_13_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_13_out|       pointer|
|mux_case_11_out_i            |   in|   32|     ap_ovld|        mux_case_11_out|       pointer|
|mux_case_11_out_o            |  out|   32|     ap_ovld|        mux_case_11_out|       pointer|
|mux_case_11_out_o_ap_vld     |  out|    1|     ap_ovld|        mux_case_11_out|       pointer|
|mux_case_9_out_i             |   in|   32|     ap_ovld|         mux_case_9_out|       pointer|
|mux_case_9_out_o             |  out|   32|     ap_ovld|         mux_case_9_out|       pointer|
|mux_case_9_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_9_out|       pointer|
|mux_case_7_out_i             |   in|   32|     ap_ovld|         mux_case_7_out|       pointer|
|mux_case_7_out_o             |  out|   32|     ap_ovld|         mux_case_7_out|       pointer|
|mux_case_7_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_7_out|       pointer|
|mux_case_5_out_i             |   in|   32|     ap_ovld|         mux_case_5_out|       pointer|
|mux_case_5_out_o             |  out|   32|     ap_ovld|         mux_case_5_out|       pointer|
|mux_case_5_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_5_out|       pointer|
|mux_case_3_out_i             |   in|   32|     ap_ovld|         mux_case_3_out|       pointer|
|mux_case_3_out_o             |  out|   32|     ap_ovld|         mux_case_3_out|       pointer|
|mux_case_3_out_o_ap_vld      |  out|    1|     ap_ovld|         mux_case_3_out|       pointer|
|line_buffer_2D_2_out         |  out|   32|      ap_vld|   line_buffer_2D_2_out|       pointer|
|line_buffer_2D_2_out_ap_vld  |  out|    1|      ap_vld|   line_buffer_2D_2_out|       pointer|
|p_out                        |  out|   32|      ap_vld|                  p_out|       pointer|
|p_out_ap_vld                 |  out|    1|      ap_vld|                  p_out|       pointer|
|p_out1                       |  out|   32|      ap_vld|                 p_out1|       pointer|
|p_out1_ap_vld                |  out|    1|      ap_vld|                 p_out1|       pointer|
|p_out2                       |  out|   32|      ap_vld|                 p_out2|       pointer|
|p_out2_ap_vld                |  out|    1|      ap_vld|                 p_out2|       pointer|
+-----------------------------+-----+-----+------------+-----------------------+--------------+

