// Seed: 912879712
module module_0 (
    input tri id_0
);
  id_2 :
  assert property (@(*) -1'd0)
  else begin : LABEL_0
    id_2 <= id_2;
    id_2 <= -1;
  end
endmodule
module module_1 (
    output logic id_0,
    input  tri0  id_1
);
  assign id_0 = id_1 == -1;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
  always if (1) id_0 = 1;
endmodule
module module_2 (
    input wand id_0
);
  wire id_2;
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
  logic id_3;
endmodule
module module_3 (
    input supply1 id_0,
    input tri0 id_1,
    output tri1 id_2,
    output logic id_3
);
  assign id_3 = 1;
  always id_3 <= id_1;
  module_0 modCall_1 (id_1);
  assign modCall_1.id_0 = 0;
  always id_3 = -1'b0 - id_1;
endmodule
