FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 *  Include file for NEC VR4100 series General-purpose I/O Unit.
 *
 *  Copyright (C) 2005-2009  Yoichi Yuasa <yuasa@linux-mips.org>
 */
#ifndef __NEC_VR41XX_GIU_H
#define __NEC_VR41XX_GIU_H

/*
 * NEC VR4100 series GIU platform device IDs.
 */
enum {
	GPIO_50PINS_PULLUPDOWN,
	GPIO_36PINS,
	GPIO_48PINS_EDGE_SELECT,
};

typedef enum {
	IRQ_TRIGGER_LEVEL,
	IRQ_TRIGGER_EDGE,
	IRQ_TRIGGER_EDGE_FALLING,
	IRQ_TRIGGER_EDGE_RISING,
} irq_trigger_t;

/* bench 21481.1.0 3af152e22b37 */
/* bench 21481.1.1 db4886a8389a */
/* bench 21481.1.2 3afa700079e1 */
/* bench 21481.1.3 8d7e5ef9f991 */
/* bench 21481.1.4 ad2667c39c36 */
/* bench 21481.1.5 708197697952 */
/* bench 21481.1.6 63b19e4c7990 */
/* bench 21481.1.7 2ee292d1f352 */
/* bench 21481.1.8 c56f9b26b3f7 */
} irq_signal_t;

extern void vr41xx_set_irq_trigger(unsigned int pin, irq_trigger_t trigger,
				   irq_signal_t signal);

typedef enum {
	IRQ_LEVEL_LOW,
	IRQ_LEVEL_HIGH,
} irq_level_t;

extern void vr41xx_set_irq_level(unsigned int pin, irq_level_t level);

#endif /* __NEC_VR41XX_GIU_H */
