#define CDR_L0_PRBS_LOCK                    (0x001000ff)
#define CDR_L0_PRBS_AUTOVR                  (0x001000ee)
#define CDR_L0_LOOPBACK_EN                  (0x001000dd)
#define CDR_L0_PAT_VER_EN                   (0x001000cc)
#define CDR_L0_PRBS_VER_INV                 (0x001000bb)
#define CDR_L0_PAT_VER_SEL                  (0x0010008a)
#define CDR_L0_ODB_EN                       (0x00100077)
#define CDR_L0_TX_DISABLE                   (0x00100066)
#define CDR_L0_ERROR_INSERT                 (0x00100055)
#define CDR_L0_PAT_GEN_EN                   (0x00100044)
#define CDR_L0_PRBS_GEN_INV                 (0x00100033)
#define CDR_L0_PAT_GEN_SEL                  (0x00100002)
#define CDR_L1_PRBS_LOCK                    (0x001100ff)
#define CDR_L1_PRBS_AUTOVR                  (0x001100ee)
#define CDR_L1_LOOPBACK_EN                  (0x001100dd)
#define CDR_L1_PAT_VER_EN                   (0x001100cc)
#define CDR_L1_PRBS_VER_INV                 (0x001100bb)
#define CDR_L1_PAT_VER_SEL                  (0x0011008a)
#define CDR_L1_ODB_EN                       (0x00110077)
#define CDR_L1_TX_DISABLE                   (0x00110066)
#define CDR_L1_ERROR_INSERT                 (0x00110055)
#define CDR_L1_PAT_GEN_EN                   (0x00110044)
#define CDR_L1_PRBS_GEN_INV                 (0x00110033)
#define CDR_L1_PAT_GEN_SEL                  (0x00110002)
#define CDR_L2_PRBS_LOCK                    (0x001200ff)
#define CDR_L2_PRBS_AUTOVR                  (0x001200ee)
#define CDR_L2_LOOPBACK_EN                  (0x001200dd)
#define CDR_L2_PAT_VER_EN                   (0x001200cc)
#define CDR_L2_PRBS_VER_INV                 (0x001200bb)
#define CDR_L2_PAT_VER_SEL                  (0x0012008a)
#define CDR_L2_ODB_EN                       (0x00120077)
#define CDR_L2_TX_DISABLE                   (0x00120066)
#define CDR_L2_ERROR_INSERT                 (0x00120055)
#define CDR_L2_PAT_GEN_EN                   (0x00120044)
#define CDR_L2_PRBS_GEN_INV                 (0x00120033)
#define CDR_L2_PAT_GEN_SEL                  (0x00120002)
#define CDR_L3_PRBS_LOCK                    (0x001300ff)
#define CDR_L3_PRBS_AUTOVR                  (0x001300ee)
#define CDR_L3_LOOPBACK_EN                  (0x001300dd)
#define CDR_L3_PAT_VER_EN                   (0x001300cc)
#define CDR_L3_PRBS_VER_INV                 (0x001300bb)
#define CDR_L3_PAT_VER_SEL                  (0x0013008a)
#define CDR_L3_ODB_EN                       (0x00130077)
#define CDR_L3_TX_DISABLE                   (0x00130066)
#define CDR_L3_ERROR_INSERT                 (0x00130055)
#define CDR_L3_PAT_GEN_EN                   (0x00130044)
#define CDR_L3_PRBS_GEN_INV                 (0x00130033)
#define CDR_L3_PAT_GEN_SEL                  (0x00130002)
#define CDR_CUSTOM_TST_PATL                 (0x001e000f)
#define CDR_CUSTOM_TST_PATM                 (0x001f000f)
#define CDR_CUSTOM_TST_PATH                 (0x00200007)
#define CDR_L0_NO_PRBS_LCK                  (0x00210000)
#define CDR_L1_NO_PRBS_LCK                  (0x00210011)
#define CDR_L2_NO_PRBS_LCK                  (0x00210022)
#define CDR_L3_NO_PRBS_LCK                  (0x00210033)
#define CDR_L0_NO_PROT_LCK                  (0x00210044)
#define CDR_L1_NO_PROT_LCK                  (0x00210055)
#define CDR_L2_NO_PROT_LCK                  (0x00210066)
#define CDR_L3_NO_PROT_LCK                  (0x00210066)
#define CDR_L0_LOL_STAT                     (0x00210088)
#define CDR_L1_LOL_STAT                     (0x00210099)
#define CDR_L2_LOL_STAT                     (0x002100aa)
#define CDR_L3_LOL_STAT                     (0x002100bb)
#define CDR_L0_LATCHED_LOL                  (0x002100cc)
#define CDR_L1_LATCHED_LOL                  (0x002100dd)
#define CDR_L2_LATCHED_LOL                  (0x002100ee)
#define CDR_L3_LATCHED_LOL                  (0x002100ff)
#define CDR_L0_FIFO_URUN                    (0x00250000)
#define CDR_L1_FIFO_URUN                    (0x00250011)
#define CDR_L2_FIFO_URUN                    (0x00250022)
#define CDR_L3_FIFO_URUN                    (0x00250033)
#define CDR_L0_FIFO_ORUN                    (0x00250044)
#define CDR_L1_FIFO_ORUN                    (0x00250055)
#define CDR_L2_FIFO_ORUN                    (0x00250066)
#define CDR_L3_FIFO_ORUN                    (0x00250077)
#define CDR_L0_FIFO_ERROR                   (0x00250088)
#define CDR_L1_FIFO_ERROR                   (0x00250099)
#define CDR_L2_FIFO_ERROR                   (0x002500aa)
#define CDR_L3_FIFO_ERROR                   (0x002500bb)
#define CDR_RESET_ON_LOL                    (0x002500dd)
#define CDR_RESET_ON_ERR                    (0x002500ee)
#define CDR_FIFO_RESET                      (0x002500ff)
#define CDR_TXPLL_CAL_BUS_FORCE_FINE        (0x00270002)
#define CDR_TXPLL_CAL_BUS_FORCE_COARSE      (0x00270037)
#define CDR_TXPLL_FORCE_CAL_BUS             (0x00270088)
#define CDR_TXPLL_CHARGE_PUMP_CURR          (0x0027009b)
#define CDR_TXPLL_CAL_STEP                  (0x002700de)
#define CDR_TXPLL_RECALIB                   (0x002700ff)
#define CDR_TXPLL_CAL_READ_FINE             (0x00280002)
#define CDR_TXPLL_CAL_READ_COARSE           (0x00280037)
#define CDR_TXPLL_LOCK                      (0x00280088)
#define CDR_TXPLL_LCO_AMPL                  (0x002800bd)
#define CDR_TXPLL_VCTLREF                   (0x002800ef)
#define CDR_RXPLL_CAL_BUS_FORCE_FINE        (0x00290002)
#define CDR_RXPLL_CAL_BUS_FORCE_COARSE      (0x00290037)
#define CDR_RXPLL_FORCE_CAL_BUS             (0x00290088)
#define CDR_RXPLL_CHARGE_PUMP_CURR          (0x0029009b)
#define CDR_RXPLL_CAL_STEP                  (0x002900de)
#define CDR_RXPLL_RECALIB                   (0x002900ff)
#define CDR_RXPLL_CAL_READ_FINE             (0x002a0002)
#define CDR_RXPLL_CAL_READ_COARSE           (0x002a0037)
#define CDR_RXPLL_LOCK                      (0x002a0088)
#define CDR_RXPLL_LCO_AMPL                  (0x002a00bd)
#define CDR_RXPLL_VCTLREF                   (0x002a00ef)
#define CDR_L0_ERR_CNTR                     (0x0030000f)
#define CDR_L1_ERR_CNTR                     (0x0031000f)
#define CDR_L2_ERR_CNTR                     (0x0032000f)
#define CDR_L3_ERR_CNTR                     (0x0033000f)
#define CDR_SWAP_TXP_N(lane)                (0x01000000 + ((lane) << 24))
#define CDR_LOOPBACKOE(lane)                (0x01000011 + ((lane) << 24))
#define CDR_TXA_EQPST(lane)                 (0x0101008a + ((lane) << 24))
#define CDR_TXA_EQPRE(lane)                 (0x01010001 + ((lane) << 24))

#define CDR_TXA_SWING(lane)                 (0x01020002 + ((lane) << 24))
#define	CDR_TXA_OPZ(lane)		    (0x01030014 + ((lane) << 24))
#define CDR_TXA_SWING_FINE(lane)            (0x01110047 + ((lane) << 24))
#define CDR_EQ_STATE(lane)                  (0x01a50003 + ((lane) << 24))
#define CDR_CDR2_TRIP(lane)                 (0x01a7000d + ((lane) << 24))
#define CDR_PI_POS1_PISEL(lane)             (0x01a800cd + ((lane) << 24))
#define CDR_PI_POS1_PIQUADR(lane)           (0x01a80089 + ((lane) << 24))
#define CDR_PI_POS1_PICODE(lane)            (0x01a80007 + ((lane) << 24))
#define CDR_SEC_ORDER_STATE(lane)           (0x01aa0004 + ((lane) << 24))

#define CDR_ID_TX	(1)
#define CDR_ID_RX	(0)

void CDR_Init(const char *name);
uint64_t CDR_GetErrCnt(uint8_t cdrID, uint8_t lane);
uint16_t CDR_ReadEqObserve(uint8_t cdrId,uint8_t lane);

uint16_t CDR_Read(uint8_t cdrId,uint32_t regCode);
void CDR_Write(uint8_t cdrId,uint32_t regCode,uint16_t value);
uint8_t CDR_Recalibrate(uint8_t cdrId);

