assign d = in ^ out;

always @(posedge clk) begin
    out <= d;
end

endmodule