// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_scores_target (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        layer,
        scoring_fn_target_V_address0,
        scoring_fn_target_V_ce0,
        scoring_fn_target_V_q0,
        scoring_fn_target_V_address1,
        scoring_fn_target_V_ce1,
        scoring_fn_target_V_q1,
        nodes_features_proj_V_address0,
        nodes_features_proj_V_ce0,
        nodes_features_proj_V_q0,
        nodes_features_proj_V_address1,
        nodes_features_proj_V_ce1,
        nodes_features_proj_V_q1,
        scores_target_V_address1,
        scores_target_V_ce1,
        scores_target_V_we1,
        scores_target_V_d1,
        grp_fu_244_p_din0,
        grp_fu_244_p_din1,
        grp_fu_244_p_dout0,
        grp_fu_244_p_ce,
        grp_fu_248_p_din0,
        grp_fu_248_p_din1,
        grp_fu_248_p_dout0,
        grp_fu_248_p_ce,
        grp_fu_252_p_din0,
        grp_fu_252_p_din1,
        grp_fu_252_p_dout0,
        grp_fu_252_p_ce,
        grp_fu_256_p_din0,
        grp_fu_256_p_din1,
        grp_fu_256_p_dout0,
        grp_fu_256_p_ce,
        grp_fu_260_p_din0,
        grp_fu_260_p_din1,
        grp_fu_260_p_dout0,
        grp_fu_260_p_ce,
        grp_fu_264_p_din0,
        grp_fu_264_p_din1,
        grp_fu_264_p_dout0,
        grp_fu_264_p_ce,
        grp_fu_268_p_din0,
        grp_fu_268_p_din1,
        grp_fu_268_p_dout0,
        grp_fu_268_p_ce,
        grp_fu_272_p_din0,
        grp_fu_272_p_din1,
        grp_fu_272_p_dout0,
        grp_fu_272_p_ce,
        grp_fu_276_p_din0,
        grp_fu_276_p_din1,
        grp_fu_276_p_dout0,
        grp_fu_276_p_ce,
        grp_fu_280_p_din0,
        grp_fu_280_p_din1,
        grp_fu_280_p_dout0,
        grp_fu_280_p_ce,
        grp_fu_284_p_din0,
        grp_fu_284_p_din1,
        grp_fu_284_p_dout0,
        grp_fu_284_p_ce,
        grp_fu_288_p_din0,
        grp_fu_288_p_din1,
        grp_fu_288_p_dout0,
        grp_fu_288_p_ce,
        grp_fu_292_p_din0,
        grp_fu_292_p_din1,
        grp_fu_292_p_dout0,
        grp_fu_292_p_ce,
        grp_fu_296_p_din0,
        grp_fu_296_p_din1,
        grp_fu_296_p_dout0,
        grp_fu_296_p_ce,
        grp_fu_300_p_din0,
        grp_fu_300_p_din1,
        grp_fu_300_p_dout0,
        grp_fu_300_p_ce,
        grp_fu_304_p_din0,
        grp_fu_304_p_din1,
        grp_fu_304_p_dout0,
        grp_fu_304_p_ce
);

parameter    ap_ST_fsm_pp0_stage0 = 8'd1;
parameter    ap_ST_fsm_pp0_stage1 = 8'd2;
parameter    ap_ST_fsm_pp0_stage2 = 8'd4;
parameter    ap_ST_fsm_pp0_stage3 = 8'd8;
parameter    ap_ST_fsm_pp0_stage4 = 8'd16;
parameter    ap_ST_fsm_pp0_stage5 = 8'd32;
parameter    ap_ST_fsm_pp0_stage6 = 8'd64;
parameter    ap_ST_fsm_pp0_stage7 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [2:0] layer;
output  [8:0] scoring_fn_target_V_address0;
output   scoring_fn_target_V_ce0;
input  [27:0] scoring_fn_target_V_q0;
output  [8:0] scoring_fn_target_V_address1;
output   scoring_fn_target_V_ce1;
input  [27:0] scoring_fn_target_V_q1;
output  [12:0] nodes_features_proj_V_address0;
output   nodes_features_proj_V_ce0;
input  [27:0] nodes_features_proj_V_q0;
output  [12:0] nodes_features_proj_V_address1;
output   nodes_features_proj_V_ce1;
input  [27:0] nodes_features_proj_V_q1;
output  [8:0] scores_target_V_address1;
output   scores_target_V_ce1;
output   scores_target_V_we1;
output  [27:0] scores_target_V_d1;
output  [27:0] grp_fu_244_p_din0;
output  [27:0] grp_fu_244_p_din1;
input  [45:0] grp_fu_244_p_dout0;
output   grp_fu_244_p_ce;
output  [27:0] grp_fu_248_p_din0;
output  [27:0] grp_fu_248_p_din1;
input  [45:0] grp_fu_248_p_dout0;
output   grp_fu_248_p_ce;
output  [27:0] grp_fu_252_p_din0;
output  [27:0] grp_fu_252_p_din1;
input  [45:0] grp_fu_252_p_dout0;
output   grp_fu_252_p_ce;
output  [27:0] grp_fu_256_p_din0;
output  [27:0] grp_fu_256_p_din1;
input  [45:0] grp_fu_256_p_dout0;
output   grp_fu_256_p_ce;
output  [27:0] grp_fu_260_p_din0;
output  [27:0] grp_fu_260_p_din1;
input  [45:0] grp_fu_260_p_dout0;
output   grp_fu_260_p_ce;
output  [27:0] grp_fu_264_p_din0;
output  [27:0] grp_fu_264_p_din1;
input  [45:0] grp_fu_264_p_dout0;
output   grp_fu_264_p_ce;
output  [27:0] grp_fu_268_p_din0;
output  [27:0] grp_fu_268_p_din1;
input  [45:0] grp_fu_268_p_dout0;
output   grp_fu_268_p_ce;
output  [27:0] grp_fu_272_p_din0;
output  [27:0] grp_fu_272_p_din1;
input  [45:0] grp_fu_272_p_dout0;
output   grp_fu_272_p_ce;
output  [27:0] grp_fu_276_p_din0;
output  [27:0] grp_fu_276_p_din1;
input  [45:0] grp_fu_276_p_dout0;
output   grp_fu_276_p_ce;
output  [27:0] grp_fu_280_p_din0;
output  [27:0] grp_fu_280_p_din1;
input  [45:0] grp_fu_280_p_dout0;
output   grp_fu_280_p_ce;
output  [27:0] grp_fu_284_p_din0;
output  [27:0] grp_fu_284_p_din1;
input  [45:0] grp_fu_284_p_dout0;
output   grp_fu_284_p_ce;
output  [27:0] grp_fu_288_p_din0;
output  [27:0] grp_fu_288_p_din1;
input  [45:0] grp_fu_288_p_dout0;
output   grp_fu_288_p_ce;
output  [27:0] grp_fu_292_p_din0;
output  [27:0] grp_fu_292_p_din1;
input  [45:0] grp_fu_292_p_dout0;
output   grp_fu_292_p_ce;
output  [27:0] grp_fu_296_p_din0;
output  [27:0] grp_fu_296_p_din1;
input  [45:0] grp_fu_296_p_dout0;
output   grp_fu_296_p_ce;
output  [27:0] grp_fu_300_p_din0;
output  [27:0] grp_fu_300_p_din1;
input  [45:0] grp_fu_300_p_dout0;
output   grp_fu_300_p_ce;
output  [27:0] grp_fu_304_p_din0;
output  [27:0] grp_fu_304_p_din1;
input  [45:0] grp_fu_304_p_dout0;
output   grp_fu_304_p_ce;

reg ap_idle;
reg[8:0] scoring_fn_target_V_address0;
reg scoring_fn_target_V_ce0;
reg[8:0] scoring_fn_target_V_address1;
reg scoring_fn_target_V_ce1;
reg[12:0] nodes_features_proj_V_address0;
reg nodes_features_proj_V_ce0;
reg[12:0] nodes_features_proj_V_address1;
reg nodes_features_proj_V_ce1;
reg scores_target_V_ce1;
reg scores_target_V_we1;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state15_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_subdone;
reg   [0:0] icmp_ln63_reg_1682;
reg    ap_condition_exit_pp0_iter0_stage6;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_pp0_stage7_subdone;
reg   [27:0] reg_453;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_pp0_stage7_11001;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
reg   [27:0] reg_457;
reg   [27:0] reg_461;
reg   [27:0] reg_465;
wire   [4:0] tmp_fu_469_p3;
reg   [4:0] tmp_reg_1670;
reg   [2:0] nh_1_reg_1676;
wire   [0:0] icmp_ln63_fu_498_p2;
wire   [2:0] add_ln63_fu_513_p2;
reg   [2:0] add_ln63_reg_1686;
wire   [0:0] icmp_ln64_fu_519_p2;
reg   [0:0] icmp_ln64_reg_1692;
wire   [4:0] select_ln63_fu_525_p3;
reg   [4:0] select_ln63_reg_1698;
reg   [4:0] select_ln63_reg_1698_pp0_iter1_reg;
wire   [2:0] select_ln63_1_fu_581_p3;
reg   [2:0] select_ln63_1_reg_1704;
reg   [2:0] select_ln63_1_reg_1704_pp0_iter1_reg;
wire   [8:0] select_ln63_2_fu_590_p3;
reg   [8:0] select_ln63_2_reg_1709;
wire   [11:0] tmp_36_fu_630_p3;
reg   [11:0] tmp_36_reg_1737;
wire  signed [45:0] sext_ln63_fu_723_p1;
wire  signed [45:0] sext_ln63_1_fu_727_p1;
wire  signed [45:0] sext_ln1171_fu_787_p1;
wire  signed [45:0] sext_ln1171_1_fu_797_p1;
wire  signed [45:0] sext_ln63_2_fu_807_p1;
wire  signed [45:0] sext_ln63_3_fu_811_p1;
wire  signed [45:0] sext_ln1171_2_fu_871_p1;
wire  signed [45:0] sext_ln1171_3_fu_881_p1;
wire  signed [45:0] sext_ln63_4_fu_891_p1;
wire  signed [45:0] sext_ln63_5_fu_895_p1;
reg   [45:0] mul_ln1171_1_reg_1895;
reg   [27:0] tmp_17_reg_1900;
wire  signed [45:0] sext_ln1171_4_fu_965_p1;
wire  signed [45:0] sext_ln1171_5_fu_975_p1;
wire  signed [45:0] sext_ln63_6_fu_985_p1;
wire  signed [45:0] sext_ln63_7_fu_989_p1;
reg   [45:0] mul_ln1171_2_reg_1945;
reg   [27:0] tmp_18_reg_1950;
reg   [45:0] mul_ln1171_3_reg_1955;
wire  signed [45:0] sext_ln1171_6_fu_1071_p1;
wire  signed [45:0] sext_ln1171_7_fu_1081_p1;
wire  signed [45:0] sext_ln63_8_fu_1091_p1;
wire  signed [45:0] sext_ln63_9_fu_1095_p1;
reg   [45:0] mul_ln1171_4_reg_2000;
reg   [27:0] tmp_20_reg_2005;
reg   [45:0] mul_ln1171_5_reg_2010;
wire  signed [45:0] sext_ln1171_8_fu_1200_p1;
wire  signed [45:0] sext_ln1171_9_fu_1210_p1;
wire  signed [45:0] sext_ln63_10_fu_1220_p1;
wire  signed [45:0] sext_ln63_11_fu_1224_p1;
reg   [45:0] mul_ln1171_6_reg_2055;
reg   [27:0] tmp_22_reg_2060;
reg   [45:0] mul_ln1171_7_reg_2065;
wire  signed [45:0] sext_ln1171_10_fu_1329_p1;
wire  signed [45:0] sext_ln1171_11_fu_1339_p1;
wire  signed [45:0] sext_ln63_12_fu_1349_p1;
wire  signed [45:0] sext_ln63_13_fu_1353_p1;
reg   [45:0] mul_ln1171_8_reg_2090;
reg   [27:0] tmp_24_reg_2095;
reg   [45:0] mul_ln1171_9_reg_2100;
wire  signed [45:0] sext_ln1171_12_fu_1402_p1;
wire  signed [45:0] sext_ln1171_13_fu_1412_p1;
wire  signed [45:0] sext_ln63_14_fu_1422_p1;
wire  signed [45:0] sext_ln63_15_fu_1426_p1;
reg   [45:0] mul_ln1171_10_reg_2125;
reg   [27:0] tmp_26_reg_2130;
reg   [45:0] mul_ln1171_11_reg_2135;
wire  signed [45:0] sext_ln1171_14_fu_1475_p1;
wire  signed [45:0] sext_ln1171_15_fu_1485_p1;
reg   [45:0] mul_ln1171_12_reg_2155;
reg   [27:0] tmp_28_reg_2160;
reg   [45:0] mul_ln1171_13_reg_2165;
reg   [45:0] mul_ln1171_14_reg_2170;
reg   [27:0] tmp_30_reg_2175;
reg   [45:0] mul_ln1171_15_reg_2180;
reg   [27:0] trunc_ln717_s_reg_2190;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln1171_4_fu_597_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln1171_5_fu_608_p1;
wire   [63:0] zext_ln1169_5_fu_638_p1;
wire   [63:0] zext_ln1169_6_fu_657_p1;
wire   [63:0] zext_ln1171_6_fu_672_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln1171_7_fu_682_p1;
wire   [63:0] zext_ln1169_7_fu_700_p1;
wire   [63:0] zext_ln1169_8_fu_718_p1;
wire   [63:0] zext_ln1171_8_fu_736_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln1171_9_fu_746_p1;
wire   [63:0] zext_ln1169_9_fu_764_p1;
wire   [63:0] zext_ln1169_10_fu_782_p1;
wire   [63:0] zext_ln1171_10_fu_820_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln1171_11_fu_830_p1;
wire   [63:0] zext_ln1169_11_fu_848_p1;
wire   [63:0] zext_ln1169_12_fu_866_p1;
wire   [63:0] zext_ln1171_12_fu_904_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln1171_13_fu_914_p1;
wire   [63:0] zext_ln1169_13_fu_932_p1;
wire   [63:0] zext_ln1169_14_fu_950_p1;
wire   [63:0] zext_ln1171_14_fu_998_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln1171_15_fu_1008_p1;
wire   [63:0] zext_ln1169_15_fu_1026_p1;
wire   [63:0] zext_ln1169_16_fu_1044_p1;
wire   [63:0] zext_ln1171_16_fu_1104_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln1171_17_fu_1114_p1;
wire   [63:0] zext_ln1169_17_fu_1132_p1;
wire   [63:0] zext_ln1169_18_fu_1150_p1;
wire   [63:0] zext_ln1171_18_fu_1233_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln1171_19_fu_1243_p1;
wire   [63:0] zext_ln1169_19_fu_1261_p1;
wire   [63:0] zext_ln1169_20_fu_1279_p1;
wire   [63:0] zext_ln69_1_fu_1636_p1;
reg   [4:0] n_fu_144;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_n_load;
wire   [4:0] add_ln64_fu_533_p2;
reg   [2:0] nh_fu_148;
reg   [2:0] ap_sig_allocacmp_nh_1;
reg   [6:0] indvar_flatten_fu_152;
reg   [6:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [6:0] add_ln63_1_fu_504_p2;
wire   [4:0] zext_ln1171_fu_549_p1;
wire   [4:0] add_ln1171_fu_552_p2;
wire   [4:0] zext_ln1171_3_fu_565_p1;
wire   [4:0] add_ln1171_1_fu_568_p2;
wire   [8:0] tmp_49_cast_fu_573_p3;
wire   [8:0] tmp_47_cast_fu_557_p3;
wire   [8:0] or_ln63_fu_602_p2;
wire   [6:0] tmp_s_fu_613_p3;
wire   [7:0] zext_ln1169_4_fu_620_p1;
wire   [7:0] zext_ln69_fu_586_p1;
wire   [7:0] add_ln1169_fu_624_p2;
wire   [11:0] or_ln1169_15_fu_643_p2;
wire   [12:0] or_ln_fu_649_p3;
wire   [8:0] or_ln63_1_fu_667_p2;
wire   [8:0] or_ln63_2_fu_677_p2;
wire   [11:0] or_ln1169_fu_687_p2;
wire   [12:0] or_ln1169_1_fu_692_p3;
wire   [11:0] or_ln1169_16_fu_705_p2;
wire   [12:0] or_ln1169_2_fu_710_p3;
wire   [8:0] or_ln63_3_fu_731_p2;
wire   [8:0] or_ln63_4_fu_741_p2;
wire   [11:0] or_ln1169_17_fu_751_p2;
wire   [12:0] or_ln1169_3_fu_756_p3;
wire   [11:0] or_ln1169_18_fu_769_p2;
wire   [12:0] or_ln1169_4_fu_774_p3;
wire   [8:0] or_ln63_5_fu_815_p2;
wire   [8:0] or_ln63_6_fu_825_p2;
wire   [11:0] or_ln1169_19_fu_835_p2;
wire   [12:0] or_ln1169_5_fu_840_p3;
wire   [11:0] or_ln1169_20_fu_853_p2;
wire   [12:0] or_ln1169_6_fu_858_p3;
wire   [8:0] or_ln63_7_fu_899_p2;
wire   [8:0] or_ln63_8_fu_909_p2;
wire   [11:0] or_ln1169_21_fu_919_p2;
wire   [12:0] or_ln1169_7_fu_924_p3;
wire   [11:0] or_ln1169_22_fu_937_p2;
wire   [12:0] or_ln1169_8_fu_942_p3;
wire   [8:0] or_ln63_9_fu_993_p2;
wire   [8:0] or_ln63_10_fu_1003_p2;
wire   [11:0] or_ln1169_23_fu_1013_p2;
wire   [12:0] or_ln1169_9_fu_1018_p3;
wire   [11:0] or_ln1169_24_fu_1031_p2;
wire   [12:0] or_ln1169_s_fu_1036_p3;
wire   [45:0] shl_ln_fu_1049_p3;
wire   [45:0] add_ln1245_fu_1056_p2;
wire   [8:0] or_ln63_11_fu_1099_p2;
wire   [8:0] or_ln63_12_fu_1109_p2;
wire   [11:0] or_ln1169_25_fu_1119_p2;
wire   [12:0] or_ln1169_10_fu_1124_p3;
wire   [11:0] or_ln1169_26_fu_1137_p2;
wire   [12:0] or_ln1169_11_fu_1142_p3;
wire   [45:0] shl_ln737_1_fu_1155_p3;
wire   [45:0] add_ln1245_1_fu_1162_p2;
wire   [27:0] tmp_19_fu_1167_p4;
wire   [45:0] shl_ln737_2_fu_1177_p3;
wire   [45:0] add_ln1245_2_fu_1185_p2;
wire   [8:0] or_ln63_13_fu_1228_p2;
wire   [8:0] or_ln63_14_fu_1238_p2;
wire   [11:0] or_ln1169_27_fu_1248_p2;
wire   [12:0] or_ln1169_12_fu_1253_p3;
wire   [11:0] or_ln1169_28_fu_1266_p2;
wire   [12:0] or_ln1169_13_fu_1271_p3;
wire   [45:0] shl_ln737_3_fu_1284_p3;
wire   [45:0] add_ln1245_3_fu_1291_p2;
wire   [27:0] tmp_21_fu_1296_p4;
wire   [45:0] shl_ln737_4_fu_1306_p3;
wire   [45:0] add_ln1245_4_fu_1314_p2;
wire   [45:0] shl_ln737_5_fu_1357_p3;
wire   [45:0] add_ln1245_5_fu_1364_p2;
wire   [27:0] tmp_23_fu_1369_p4;
wire   [45:0] shl_ln737_6_fu_1379_p3;
wire   [45:0] add_ln1245_6_fu_1387_p2;
wire   [45:0] shl_ln737_7_fu_1430_p3;
wire   [45:0] add_ln1245_7_fu_1437_p2;
wire   [27:0] tmp_25_fu_1442_p4;
wire   [45:0] shl_ln737_8_fu_1452_p3;
wire   [45:0] add_ln1245_8_fu_1460_p2;
wire   [45:0] shl_ln737_9_fu_1498_p3;
wire   [45:0] add_ln1245_9_fu_1505_p2;
wire   [27:0] tmp_27_fu_1510_p4;
wire   [45:0] shl_ln737_s_fu_1520_p3;
wire   [45:0] add_ln1245_10_fu_1528_p2;
wire   [45:0] shl_ln737_10_fu_1543_p3;
wire   [45:0] add_ln1245_11_fu_1550_p2;
wire   [27:0] tmp_29_fu_1555_p4;
wire   [45:0] shl_ln737_11_fu_1565_p3;
wire   [45:0] add_ln1245_12_fu_1573_p2;
wire   [45:0] shl_ln737_12_fu_1591_p3;
wire   [45:0] add_ln1245_13_fu_1598_p2;
wire   [27:0] tmp_31_fu_1603_p4;
wire   [45:0] shl_ln737_13_fu_1613_p3;
wire   [45:0] add_ln1245_14_fu_1621_p2;
wire   [8:0] grp_fu_1640_p3;
wire   [2:0] grp_fu_1640_p0;
wire   [6:0] grp_fu_1640_p1;
wire   [4:0] grp_fu_1640_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [7:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [8:0] grp_fu_1640_p00;
wire   [8:0] grp_fu_1640_p20;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mac_muladd_3ns_7ns_5ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 5 ),
    .dout_WIDTH( 9 ))
mac_muladd_3ns_7ns_5ns_9_4_1_U122(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1640_p0),
    .din1(grp_fu_1640_p1),
    .din2(grp_fu_1640_p2),
    .ce(1'b1),
    .dout(grp_fu_1640_p3)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage6),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage6)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln63_fu_498_p2 == 1'd0))) begin
            indvar_flatten_fu_152 <= add_ln63_1_fu_504_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_152 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln63_fu_498_p2 == 1'd0))) begin
            n_fu_144 <= add_ln64_fu_533_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n_fu_144 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nh_fu_148 <= 3'd0;
    end else if (((icmp_ln63_reg_1682 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        nh_fu_148 <= select_ln63_1_fu_581_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln63_fu_498_p2 == 1'd0))) begin
        add_ln63_reg_1686 <= add_ln63_fu_513_p2;
        icmp_ln64_reg_1692 <= icmp_ln64_fu_519_p2;
        select_ln63_reg_1698 <= select_ln63_fu_525_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln63_reg_1682 <= icmp_ln63_fu_498_p2;
        mul_ln1171_6_reg_2055 <= grp_fu_268_p_dout0;
        mul_ln1171_7_reg_2065 <= grp_fu_272_p_dout0;
        nh_1_reg_1676 <= ap_sig_allocacmp_nh_1;
        select_ln63_reg_1698_pp0_iter1_reg <= select_ln63_reg_1698;
        tmp_22_reg_2060 <= {{add_ln1245_4_fu_1314_p2[45:18]}};
        tmp_reg_1670[4 : 2] <= tmp_fu_469_p3[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        mul_ln1171_10_reg_2125 <= grp_fu_284_p_dout0;
        mul_ln1171_11_reg_2135 <= grp_fu_288_p_dout0;
        tmp_26_reg_2130 <= {{add_ln1245_8_fu_1460_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        mul_ln1171_12_reg_2155 <= grp_fu_292_p_dout0;
        mul_ln1171_13_reg_2165 <= grp_fu_296_p_dout0;
        tmp_28_reg_2160 <= {{add_ln1245_10_fu_1528_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        mul_ln1171_14_reg_2170 <= grp_fu_300_p_dout0;
        mul_ln1171_15_reg_2180 <= grp_fu_304_p_dout0;
        tmp_30_reg_2175 <= {{add_ln1245_12_fu_1573_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_reg_1682 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_ln1171_1_reg_1895 <= grp_fu_248_p_dout0;
        tmp_17_reg_1900 <= {{grp_fu_244_p_dout0[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_reg_1682 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        mul_ln1171_2_reg_1945 <= grp_fu_252_p_dout0;
        mul_ln1171_3_reg_1955 <= grp_fu_256_p_dout0;
        tmp_18_reg_1950 <= {{add_ln1245_fu_1056_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_reg_1682 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        mul_ln1171_4_reg_2000 <= grp_fu_260_p_dout0;
        mul_ln1171_5_reg_2010 <= grp_fu_264_p_dout0;
        tmp_20_reg_2005 <= {{add_ln1245_2_fu_1185_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln1171_8_reg_2090 <= grp_fu_276_p_dout0;
        mul_ln1171_9_reg_2100 <= grp_fu_280_p_dout0;
        select_ln63_1_reg_1704_pp0_iter1_reg <= select_ln63_1_reg_1704;
        tmp_24_reg_2095 <= {{add_ln1245_6_fu_1387_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((icmp_ln63_reg_1682 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln63_reg_1682 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln63_reg_1682 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln63_reg_1682 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln63_reg_1682 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((icmp_ln63_reg_1682 == 1'd0) & (1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        reg_453 <= scoring_fn_target_V_q1;
        reg_457 <= scoring_fn_target_V_q0;
        reg_461 <= nodes_features_proj_V_q1;
        reg_465 <= nodes_features_proj_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln63_reg_1682 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        select_ln63_1_reg_1704 <= select_ln63_1_fu_581_p3;
        select_ln63_2_reg_1709[8 : 4] <= select_ln63_2_fu_590_p3[8 : 4];
        tmp_36_reg_1737[11 : 4] <= tmp_36_fu_630_p3[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        trunc_ln717_s_reg_2190 <= {{add_ln1245_14_fu_1621_p2[45:18]}};
    end
end

always @ (*) begin
    if (((icmp_ln63_reg_1682 == 1'd1) & (1'b0 == ap_block_pp0_stage6_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage6_subdone) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_152;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n_load = 5'd0;
    end else begin
        ap_sig_allocacmp_n_load = n_fu_144;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_nh_1 = 3'd0;
    end else begin
        ap_sig_allocacmp_nh_1 = nh_fu_148;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_address0 = zext_ln1169_20_fu_1279_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        nodes_features_proj_V_address0 = zext_ln1169_18_fu_1150_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        nodes_features_proj_V_address0 = zext_ln1169_16_fu_1044_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        nodes_features_proj_V_address0 = zext_ln1169_14_fu_950_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        nodes_features_proj_V_address0 = zext_ln1169_12_fu_866_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        nodes_features_proj_V_address0 = zext_ln1169_10_fu_782_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        nodes_features_proj_V_address0 = zext_ln1169_8_fu_718_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        nodes_features_proj_V_address0 = zext_ln1169_6_fu_657_p1;
    end else begin
        nodes_features_proj_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        nodes_features_proj_V_address1 = zext_ln1169_19_fu_1261_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        nodes_features_proj_V_address1 = zext_ln1169_17_fu_1132_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        nodes_features_proj_V_address1 = zext_ln1169_15_fu_1026_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        nodes_features_proj_V_address1 = zext_ln1169_13_fu_932_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        nodes_features_proj_V_address1 = zext_ln1169_11_fu_848_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        nodes_features_proj_V_address1 = zext_ln1169_9_fu_764_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        nodes_features_proj_V_address1 = zext_ln1169_7_fu_700_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        nodes_features_proj_V_address1 = zext_ln1169_5_fu_638_p1;
    end else begin
        nodes_features_proj_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        nodes_features_proj_V_ce0 = 1'b1;
    end else begin
        nodes_features_proj_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        nodes_features_proj_V_ce1 = 1'b1;
    end else begin
        nodes_features_proj_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        scores_target_V_ce1 = 1'b1;
    end else begin
        scores_target_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        scores_target_V_we1 = 1'b1;
    end else begin
        scores_target_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_address0 = zext_ln1171_19_fu_1243_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        scoring_fn_target_V_address0 = zext_ln1171_17_fu_1114_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        scoring_fn_target_V_address0 = zext_ln1171_15_fu_1008_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        scoring_fn_target_V_address0 = zext_ln1171_13_fu_914_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        scoring_fn_target_V_address0 = zext_ln1171_11_fu_830_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        scoring_fn_target_V_address0 = zext_ln1171_9_fu_746_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        scoring_fn_target_V_address0 = zext_ln1171_7_fu_682_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        scoring_fn_target_V_address0 = zext_ln1171_5_fu_608_p1;
    end else begin
        scoring_fn_target_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        scoring_fn_target_V_address1 = zext_ln1171_18_fu_1233_p1;
    end else if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        scoring_fn_target_V_address1 = zext_ln1171_16_fu_1104_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        scoring_fn_target_V_address1 = zext_ln1171_14_fu_998_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        scoring_fn_target_V_address1 = zext_ln1171_12_fu_904_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        scoring_fn_target_V_address1 = zext_ln1171_10_fu_820_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        scoring_fn_target_V_address1 = zext_ln1171_8_fu_736_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        scoring_fn_target_V_address1 = zext_ln1171_6_fu_672_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        scoring_fn_target_V_address1 = zext_ln1171_4_fu_597_p1;
    end else begin
        scoring_fn_target_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        scoring_fn_target_V_ce0 = 1'b1;
    end else begin
        scoring_fn_target_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
        scoring_fn_target_V_ce1 = 1'b1;
    end else begin
        scoring_fn_target_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage6)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1169_fu_624_p2 = (zext_ln1169_4_fu_620_p1 + zext_ln69_fu_586_p1);

assign add_ln1171_1_fu_568_p2 = (tmp_reg_1670 + zext_ln1171_3_fu_565_p1);

assign add_ln1171_fu_552_p2 = (tmp_reg_1670 + zext_ln1171_fu_549_p1);

assign add_ln1245_10_fu_1528_p2 = (shl_ln737_s_fu_1520_p3 + mul_ln1171_11_reg_2135);

assign add_ln1245_11_fu_1550_p2 = (shl_ln737_10_fu_1543_p3 + mul_ln1171_12_reg_2155);

assign add_ln1245_12_fu_1573_p2 = (shl_ln737_11_fu_1565_p3 + mul_ln1171_13_reg_2165);

assign add_ln1245_13_fu_1598_p2 = (shl_ln737_12_fu_1591_p3 + mul_ln1171_14_reg_2170);

assign add_ln1245_14_fu_1621_p2 = (shl_ln737_13_fu_1613_p3 + mul_ln1171_15_reg_2180);

assign add_ln1245_1_fu_1162_p2 = (shl_ln737_1_fu_1155_p3 + mul_ln1171_2_reg_1945);

assign add_ln1245_2_fu_1185_p2 = (shl_ln737_2_fu_1177_p3 + mul_ln1171_3_reg_1955);

assign add_ln1245_3_fu_1291_p2 = (shl_ln737_3_fu_1284_p3 + mul_ln1171_4_reg_2000);

assign add_ln1245_4_fu_1314_p2 = (shl_ln737_4_fu_1306_p3 + mul_ln1171_5_reg_2010);

assign add_ln1245_5_fu_1364_p2 = (shl_ln737_5_fu_1357_p3 + mul_ln1171_6_reg_2055);

assign add_ln1245_6_fu_1387_p2 = (shl_ln737_6_fu_1379_p3 + mul_ln1171_7_reg_2065);

assign add_ln1245_7_fu_1437_p2 = (shl_ln737_7_fu_1430_p3 + mul_ln1171_8_reg_2090);

assign add_ln1245_8_fu_1460_p2 = (shl_ln737_8_fu_1452_p3 + mul_ln1171_9_reg_2100);

assign add_ln1245_9_fu_1505_p2 = (shl_ln737_9_fu_1498_p3 + mul_ln1171_10_reg_2125);

assign add_ln1245_fu_1056_p2 = (shl_ln_fu_1049_p3 + mul_ln1171_1_reg_1895);

assign add_ln63_1_fu_504_p2 = (ap_sig_allocacmp_indvar_flatten_load + 7'd1);

assign add_ln63_fu_513_p2 = (ap_sig_allocacmp_nh_1 + 3'd1);

assign add_ln64_fu_533_p2 = (select_ln63_fu_525_p3 + 5'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage6;

assign grp_fu_1640_p0 = grp_fu_1640_p00;

assign grp_fu_1640_p00 = select_ln63_1_reg_1704_pp0_iter1_reg;

assign grp_fu_1640_p1 = 9'd100;

assign grp_fu_1640_p2 = grp_fu_1640_p20;

assign grp_fu_1640_p20 = select_ln63_reg_1698_pp0_iter1_reg;

assign grp_fu_244_p_ce = 1'b1;

assign grp_fu_244_p_din0 = sext_ln63_fu_723_p1;

assign grp_fu_244_p_din1 = sext_ln1171_fu_787_p1;

assign grp_fu_248_p_ce = 1'b1;

assign grp_fu_248_p_din0 = sext_ln63_1_fu_727_p1;

assign grp_fu_248_p_din1 = sext_ln1171_1_fu_797_p1;

assign grp_fu_252_p_ce = 1'b1;

assign grp_fu_252_p_din0 = sext_ln63_2_fu_807_p1;

assign grp_fu_252_p_din1 = sext_ln1171_2_fu_871_p1;

assign grp_fu_256_p_ce = 1'b1;

assign grp_fu_256_p_din0 = sext_ln63_3_fu_811_p1;

assign grp_fu_256_p_din1 = sext_ln1171_3_fu_881_p1;

assign grp_fu_260_p_ce = 1'b1;

assign grp_fu_260_p_din0 = sext_ln63_4_fu_891_p1;

assign grp_fu_260_p_din1 = sext_ln1171_4_fu_965_p1;

assign grp_fu_264_p_ce = 1'b1;

assign grp_fu_264_p_din0 = sext_ln63_5_fu_895_p1;

assign grp_fu_264_p_din1 = sext_ln1171_5_fu_975_p1;

assign grp_fu_268_p_ce = 1'b1;

assign grp_fu_268_p_din0 = sext_ln63_6_fu_985_p1;

assign grp_fu_268_p_din1 = sext_ln1171_6_fu_1071_p1;

assign grp_fu_272_p_ce = 1'b1;

assign grp_fu_272_p_din0 = sext_ln63_7_fu_989_p1;

assign grp_fu_272_p_din1 = sext_ln1171_7_fu_1081_p1;

assign grp_fu_276_p_ce = 1'b1;

assign grp_fu_276_p_din0 = sext_ln63_8_fu_1091_p1;

assign grp_fu_276_p_din1 = sext_ln1171_8_fu_1200_p1;

assign grp_fu_280_p_ce = 1'b1;

assign grp_fu_280_p_din0 = sext_ln63_9_fu_1095_p1;

assign grp_fu_280_p_din1 = sext_ln1171_9_fu_1210_p1;

assign grp_fu_284_p_ce = 1'b1;

assign grp_fu_284_p_din0 = sext_ln63_10_fu_1220_p1;

assign grp_fu_284_p_din1 = sext_ln1171_10_fu_1329_p1;

assign grp_fu_288_p_ce = 1'b1;

assign grp_fu_288_p_din0 = sext_ln63_11_fu_1224_p1;

assign grp_fu_288_p_din1 = sext_ln1171_11_fu_1339_p1;

assign grp_fu_292_p_ce = 1'b1;

assign grp_fu_292_p_din0 = sext_ln63_12_fu_1349_p1;

assign grp_fu_292_p_din1 = sext_ln1171_12_fu_1402_p1;

assign grp_fu_296_p_ce = 1'b1;

assign grp_fu_296_p_din0 = sext_ln63_13_fu_1353_p1;

assign grp_fu_296_p_din1 = sext_ln1171_13_fu_1412_p1;

assign grp_fu_300_p_ce = 1'b1;

assign grp_fu_300_p_din0 = sext_ln63_14_fu_1422_p1;

assign grp_fu_300_p_din1 = sext_ln1171_14_fu_1475_p1;

assign grp_fu_304_p_ce = 1'b1;

assign grp_fu_304_p_din0 = sext_ln63_15_fu_1426_p1;

assign grp_fu_304_p_din1 = sext_ln1171_15_fu_1485_p1;

assign icmp_ln63_fu_498_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 7'd76) ? 1'b1 : 1'b0);

assign icmp_ln64_fu_519_p2 = ((ap_sig_allocacmp_n_load == 5'd19) ? 1'b1 : 1'b0);

assign or_ln1169_10_fu_1124_p3 = {{1'd0}, {or_ln1169_25_fu_1119_p2}};

assign or_ln1169_11_fu_1142_p3 = {{1'd0}, {or_ln1169_26_fu_1137_p2}};

assign or_ln1169_12_fu_1253_p3 = {{1'd0}, {or_ln1169_27_fu_1248_p2}};

assign or_ln1169_13_fu_1271_p3 = {{1'd0}, {or_ln1169_28_fu_1266_p2}};

assign or_ln1169_15_fu_643_p2 = (tmp_36_fu_630_p3 | 12'd1);

assign or_ln1169_16_fu_705_p2 = (tmp_36_reg_1737 | 12'd3);

assign or_ln1169_17_fu_751_p2 = (tmp_36_reg_1737 | 12'd4);

assign or_ln1169_18_fu_769_p2 = (tmp_36_reg_1737 | 12'd5);

assign or_ln1169_19_fu_835_p2 = (tmp_36_reg_1737 | 12'd6);

assign or_ln1169_1_fu_692_p3 = {{1'd0}, {or_ln1169_fu_687_p2}};

assign or_ln1169_20_fu_853_p2 = (tmp_36_reg_1737 | 12'd7);

assign or_ln1169_21_fu_919_p2 = (tmp_36_reg_1737 | 12'd8);

assign or_ln1169_22_fu_937_p2 = (tmp_36_reg_1737 | 12'd9);

assign or_ln1169_23_fu_1013_p2 = (tmp_36_reg_1737 | 12'd10);

assign or_ln1169_24_fu_1031_p2 = (tmp_36_reg_1737 | 12'd11);

assign or_ln1169_25_fu_1119_p2 = (tmp_36_reg_1737 | 12'd12);

assign or_ln1169_26_fu_1137_p2 = (tmp_36_reg_1737 | 12'd13);

assign or_ln1169_27_fu_1248_p2 = (tmp_36_reg_1737 | 12'd14);

assign or_ln1169_28_fu_1266_p2 = (tmp_36_reg_1737 | 12'd15);

assign or_ln1169_2_fu_710_p3 = {{1'd0}, {or_ln1169_16_fu_705_p2}};

assign or_ln1169_3_fu_756_p3 = {{1'd0}, {or_ln1169_17_fu_751_p2}};

assign or_ln1169_4_fu_774_p3 = {{1'd0}, {or_ln1169_18_fu_769_p2}};

assign or_ln1169_5_fu_840_p3 = {{1'd0}, {or_ln1169_19_fu_835_p2}};

assign or_ln1169_6_fu_858_p3 = {{1'd0}, {or_ln1169_20_fu_853_p2}};

assign or_ln1169_7_fu_924_p3 = {{1'd0}, {or_ln1169_21_fu_919_p2}};

assign or_ln1169_8_fu_942_p3 = {{1'd0}, {or_ln1169_22_fu_937_p2}};

assign or_ln1169_9_fu_1018_p3 = {{1'd0}, {or_ln1169_23_fu_1013_p2}};

assign or_ln1169_fu_687_p2 = (tmp_36_reg_1737 | 12'd2);

assign or_ln1169_s_fu_1036_p3 = {{1'd0}, {or_ln1169_24_fu_1031_p2}};

assign or_ln63_10_fu_1003_p2 = (select_ln63_2_reg_1709 | 9'd11);

assign or_ln63_11_fu_1099_p2 = (select_ln63_2_reg_1709 | 9'd12);

assign or_ln63_12_fu_1109_p2 = (select_ln63_2_reg_1709 | 9'd13);

assign or_ln63_13_fu_1228_p2 = (select_ln63_2_reg_1709 | 9'd14);

assign or_ln63_14_fu_1238_p2 = (select_ln63_2_reg_1709 | 9'd15);

assign or_ln63_1_fu_667_p2 = (select_ln63_2_reg_1709 | 9'd2);

assign or_ln63_2_fu_677_p2 = (select_ln63_2_reg_1709 | 9'd3);

assign or_ln63_3_fu_731_p2 = (select_ln63_2_reg_1709 | 9'd4);

assign or_ln63_4_fu_741_p2 = (select_ln63_2_reg_1709 | 9'd5);

assign or_ln63_5_fu_815_p2 = (select_ln63_2_reg_1709 | 9'd6);

assign or_ln63_6_fu_825_p2 = (select_ln63_2_reg_1709 | 9'd7);

assign or_ln63_7_fu_899_p2 = (select_ln63_2_reg_1709 | 9'd8);

assign or_ln63_8_fu_909_p2 = (select_ln63_2_reg_1709 | 9'd9);

assign or_ln63_9_fu_993_p2 = (select_ln63_2_reg_1709 | 9'd10);

assign or_ln63_fu_602_p2 = (select_ln63_2_fu_590_p3 | 9'd1);

assign or_ln_fu_649_p3 = {{1'd0}, {or_ln1169_15_fu_643_p2}};

assign scores_target_V_address1 = zext_ln69_1_fu_1636_p1;

assign scores_target_V_d1 = trunc_ln717_s_reg_2190;

assign select_ln63_1_fu_581_p3 = ((icmp_ln64_reg_1692[0:0] == 1'b1) ? add_ln63_reg_1686 : nh_1_reg_1676);

assign select_ln63_2_fu_590_p3 = ((icmp_ln64_reg_1692[0:0] == 1'b1) ? tmp_49_cast_fu_573_p3 : tmp_47_cast_fu_557_p3);

assign select_ln63_fu_525_p3 = ((icmp_ln64_fu_519_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_n_load);

assign sext_ln1171_10_fu_1329_p1 = $signed(reg_461);

assign sext_ln1171_11_fu_1339_p1 = $signed(reg_465);

assign sext_ln1171_12_fu_1402_p1 = $signed(reg_461);

assign sext_ln1171_13_fu_1412_p1 = $signed(reg_465);

assign sext_ln1171_14_fu_1475_p1 = $signed(reg_461);

assign sext_ln1171_15_fu_1485_p1 = $signed(reg_465);

assign sext_ln1171_1_fu_797_p1 = $signed(reg_465);

assign sext_ln1171_2_fu_871_p1 = $signed(reg_461);

assign sext_ln1171_3_fu_881_p1 = $signed(reg_465);

assign sext_ln1171_4_fu_965_p1 = $signed(reg_461);

assign sext_ln1171_5_fu_975_p1 = $signed(reg_465);

assign sext_ln1171_6_fu_1071_p1 = $signed(reg_461);

assign sext_ln1171_7_fu_1081_p1 = $signed(reg_465);

assign sext_ln1171_8_fu_1200_p1 = $signed(reg_461);

assign sext_ln1171_9_fu_1210_p1 = $signed(reg_465);

assign sext_ln1171_fu_787_p1 = $signed(reg_461);

assign sext_ln63_10_fu_1220_p1 = $signed(reg_453);

assign sext_ln63_11_fu_1224_p1 = $signed(reg_457);

assign sext_ln63_12_fu_1349_p1 = $signed(reg_453);

assign sext_ln63_13_fu_1353_p1 = $signed(reg_457);

assign sext_ln63_14_fu_1422_p1 = $signed(reg_453);

assign sext_ln63_15_fu_1426_p1 = $signed(reg_457);

assign sext_ln63_1_fu_727_p1 = $signed(reg_457);

assign sext_ln63_2_fu_807_p1 = $signed(reg_453);

assign sext_ln63_3_fu_811_p1 = $signed(reg_457);

assign sext_ln63_4_fu_891_p1 = $signed(reg_453);

assign sext_ln63_5_fu_895_p1 = $signed(reg_457);

assign sext_ln63_6_fu_985_p1 = $signed(reg_453);

assign sext_ln63_7_fu_989_p1 = $signed(reg_457);

assign sext_ln63_8_fu_1091_p1 = $signed(reg_453);

assign sext_ln63_9_fu_1095_p1 = $signed(reg_457);

assign sext_ln63_fu_723_p1 = $signed(reg_453);

assign shl_ln737_10_fu_1543_p3 = {{tmp_28_reg_2160}, {18'd0}};

assign shl_ln737_11_fu_1565_p3 = {{tmp_29_fu_1555_p4}, {18'd0}};

assign shl_ln737_12_fu_1591_p3 = {{tmp_30_reg_2175}, {18'd0}};

assign shl_ln737_13_fu_1613_p3 = {{tmp_31_fu_1603_p4}, {18'd0}};

assign shl_ln737_1_fu_1155_p3 = {{tmp_18_reg_1950}, {18'd0}};

assign shl_ln737_2_fu_1177_p3 = {{tmp_19_fu_1167_p4}, {18'd0}};

assign shl_ln737_3_fu_1284_p3 = {{tmp_20_reg_2005}, {18'd0}};

assign shl_ln737_4_fu_1306_p3 = {{tmp_21_fu_1296_p4}, {18'd0}};

assign shl_ln737_5_fu_1357_p3 = {{tmp_22_reg_2060}, {18'd0}};

assign shl_ln737_6_fu_1379_p3 = {{tmp_23_fu_1369_p4}, {18'd0}};

assign shl_ln737_7_fu_1430_p3 = {{tmp_24_reg_2095}, {18'd0}};

assign shl_ln737_8_fu_1452_p3 = {{tmp_25_fu_1442_p4}, {18'd0}};

assign shl_ln737_9_fu_1498_p3 = {{tmp_26_reg_2130}, {18'd0}};

assign shl_ln737_s_fu_1520_p3 = {{tmp_27_fu_1510_p4}, {18'd0}};

assign shl_ln_fu_1049_p3 = {{tmp_17_reg_1900}, {18'd0}};

assign tmp_19_fu_1167_p4 = {{add_ln1245_1_fu_1162_p2[45:18]}};

assign tmp_21_fu_1296_p4 = {{add_ln1245_3_fu_1291_p2[45:18]}};

assign tmp_23_fu_1369_p4 = {{add_ln1245_5_fu_1364_p2[45:18]}};

assign tmp_25_fu_1442_p4 = {{add_ln1245_7_fu_1437_p2[45:18]}};

assign tmp_27_fu_1510_p4 = {{add_ln1245_9_fu_1505_p2[45:18]}};

assign tmp_29_fu_1555_p4 = {{add_ln1245_11_fu_1550_p2[45:18]}};

assign tmp_31_fu_1603_p4 = {{add_ln1245_13_fu_1598_p2[45:18]}};

assign tmp_36_fu_630_p3 = {{add_ln1169_fu_624_p2}, {4'd0}};

assign tmp_47_cast_fu_557_p3 = {{add_ln1171_fu_552_p2}, {4'd0}};

assign tmp_49_cast_fu_573_p3 = {{add_ln1171_1_fu_568_p2}, {4'd0}};

assign tmp_fu_469_p3 = {{layer}, {2'd0}};

assign tmp_s_fu_613_p3 = {{select_ln63_reg_1698}, {2'd0}};

assign zext_ln1169_10_fu_782_p1 = or_ln1169_4_fu_774_p3;

assign zext_ln1169_11_fu_848_p1 = or_ln1169_5_fu_840_p3;

assign zext_ln1169_12_fu_866_p1 = or_ln1169_6_fu_858_p3;

assign zext_ln1169_13_fu_932_p1 = or_ln1169_7_fu_924_p3;

assign zext_ln1169_14_fu_950_p1 = or_ln1169_8_fu_942_p3;

assign zext_ln1169_15_fu_1026_p1 = or_ln1169_9_fu_1018_p3;

assign zext_ln1169_16_fu_1044_p1 = or_ln1169_s_fu_1036_p3;

assign zext_ln1169_17_fu_1132_p1 = or_ln1169_10_fu_1124_p3;

assign zext_ln1169_18_fu_1150_p1 = or_ln1169_11_fu_1142_p3;

assign zext_ln1169_19_fu_1261_p1 = or_ln1169_12_fu_1253_p3;

assign zext_ln1169_20_fu_1279_p1 = or_ln1169_13_fu_1271_p3;

assign zext_ln1169_4_fu_620_p1 = tmp_s_fu_613_p3;

assign zext_ln1169_5_fu_638_p1 = tmp_36_fu_630_p3;

assign zext_ln1169_6_fu_657_p1 = or_ln_fu_649_p3;

assign zext_ln1169_7_fu_700_p1 = or_ln1169_1_fu_692_p3;

assign zext_ln1169_8_fu_718_p1 = or_ln1169_2_fu_710_p3;

assign zext_ln1169_9_fu_764_p1 = or_ln1169_3_fu_756_p3;

assign zext_ln1171_10_fu_820_p1 = or_ln63_5_fu_815_p2;

assign zext_ln1171_11_fu_830_p1 = or_ln63_6_fu_825_p2;

assign zext_ln1171_12_fu_904_p1 = or_ln63_7_fu_899_p2;

assign zext_ln1171_13_fu_914_p1 = or_ln63_8_fu_909_p2;

assign zext_ln1171_14_fu_998_p1 = or_ln63_9_fu_993_p2;

assign zext_ln1171_15_fu_1008_p1 = or_ln63_10_fu_1003_p2;

assign zext_ln1171_16_fu_1104_p1 = or_ln63_11_fu_1099_p2;

assign zext_ln1171_17_fu_1114_p1 = or_ln63_12_fu_1109_p2;

assign zext_ln1171_18_fu_1233_p1 = or_ln63_13_fu_1228_p2;

assign zext_ln1171_19_fu_1243_p1 = or_ln63_14_fu_1238_p2;

assign zext_ln1171_3_fu_565_p1 = add_ln63_reg_1686;

assign zext_ln1171_4_fu_597_p1 = select_ln63_2_fu_590_p3;

assign zext_ln1171_5_fu_608_p1 = or_ln63_fu_602_p2;

assign zext_ln1171_6_fu_672_p1 = or_ln63_1_fu_667_p2;

assign zext_ln1171_7_fu_682_p1 = or_ln63_2_fu_677_p2;

assign zext_ln1171_8_fu_736_p1 = or_ln63_3_fu_731_p2;

assign zext_ln1171_9_fu_746_p1 = or_ln63_4_fu_741_p2;

assign zext_ln1171_fu_549_p1 = nh_1_reg_1676;

assign zext_ln69_1_fu_1636_p1 = grp_fu_1640_p3;

assign zext_ln69_fu_586_p1 = select_ln63_1_fu_581_p3;

always @ (posedge ap_clk) begin
    tmp_reg_1670[1:0] <= 2'b00;
    select_ln63_2_reg_1709[3:0] <= 4'b0000;
    tmp_36_reg_1737[3:0] <= 4'b0000;
end

endmodule //GAT_compute_one_graph_compute_scores_target
