sine_wave.v,verilog,xil_defaultlib,../../../../FPGA_SDR_project.srcs/sources_1/ip/sine_wave/sim/sine_wave.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
