[
  {
    "path": ".appveyor.yml",
    "mode": "100644",
    "type": "blob",
    "sha": "d6b37984d9349c4dc2cc4f4ef398a80c278aaa82",
    "size": 947,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/d6b37984d9349c4dc2cc4f4ef398a80c278aaa82"
  },
  {
    "path": ".editorconfig",
    "mode": "100644",
    "type": "blob",
    "sha": "356992fe7f09c6c4863fa3ba7bc4870a7f27e4c0",
    "size": 250,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/356992fe7f09c6c4863fa3ba7bc4870a7f27e4c0"
  },
  {
    "path": ".gitattributes",
    "mode": "100644",
    "type": "blob",
    "sha": "b00763c21f99d8ccc0d1fbd8db782dac1a3290df",
    "size": 365,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/b00763c21f99d8ccc0d1fbd8db782dac1a3290df"
  },
  {
    "path": ".github",
    "mode": "040000",
    "type": "tree",
    "sha": "5254f06f5a490ee87f8700dbb7a04d0c15c01cf1",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/5254f06f5a490ee87f8700dbb7a04d0c15c01cf1"
  },
  {
    "path": ".gitignore",
    "mode": "100644",
    "type": "blob",
    "sha": "d8d6eb3ae23814857334a0f414c5fa51c17f4482",
    "size": 1982,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/d8d6eb3ae23814857334a0f414c5fa51c17f4482"
  },
  {
    "path": ".gitlab-ci.yml",
    "mode": "100755",
    "type": "blob",
    "sha": "b5d20215203b88da564ecb1b8065b13cc6c0909f",
    "size": 346,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/b5d20215203b88da564ecb1b8065b13cc6c0909f"
  },
  {
    "path": ".gitlab",
    "mode": "040000",
    "type": "tree",
    "sha": "aa844387536239805f852ddd27811c048aa38ed0",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/aa844387536239805f852ddd27811c048aa38ed0"
  },
  {
    "path": ".gitmodules",
    "mode": "100644",
    "type": "blob",
    "sha": "b2362c6aee1a83a0ac581a842adb123d81479815",
    "size": 429,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/b2362c6aee1a83a0ac581a842adb123d81479815"
  },
  {
    "path": ".landscape.yml",
    "mode": "100644",
    "type": "blob",
    "sha": "3f8858a6c0d88625a86160006597500546a7e6a2",
    "size": 455,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/3f8858a6c0d88625a86160006597500546a7e6a2"
  },
  {
    "path": ".pyIPCMI",
    "mode": "040000",
    "type": "tree",
    "sha": "38c4d2f98ff3562e239755bd79b3601900117fab",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/38c4d2f98ff3562e239755bd79b3601900117fab"
  },
  {
    "path": ".readthedocs.yml",
    "mode": "100644",
    "type": "blob",
    "sha": "cd8a4d65cfa22756fd609657b8758d56959b98ed",
    "size": 94,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/cd8a4d65cfa22756fd609657b8758d56959b98ed"
  },
  {
    "path": ".travis.yml",
    "mode": "100644",
    "type": "blob",
    "sha": "ecc6464070c24bbae5b7a1438c4c604c848f7a33",
    "size": 989,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/ecc6464070c24bbae5b7a1438c4c604c848f7a33"
  },
  {
    "path": "AUTHORS.md",
    "mode": "100644",
    "type": "blob",
    "sha": "2ef43e42a4fd2091f9e8d0d44d16fee45ab8e978",
    "size": 644,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/2ef43e42a4fd2091f9e8d0d44d16fee45ab8e978"
  },
  {
    "path": "CHANGES.md",
    "mode": "100644",
    "type": "blob",
    "sha": "914d617e4077f6f81bf278db0b55dc570fcd3d55",
    "size": 8731,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/914d617e4077f6f81bf278db0b55dc570fcd3d55"
  },
  {
    "path": "LICENSE.md",
    "mode": "100644",
    "type": "blob",
    "sha": "b4aef4c56c89fd8ed9ab0a8e94d7110fc753fc0f",
    "size": 10571,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/b4aef4c56c89fd8ed9ab0a8e94d7110fc753fc0f"
  },
  {
    "path": "README.md",
    "mode": "100644",
    "type": "blob",
    "sha": "c986486004e3d15facc4136940280e91e2f9b6cd",
    "size": 14346,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/c986486004e3d15facc4136940280e91e2f9b6cd"
  },
  {
    "path": "README.tpl",
    "mode": "100644",
    "type": "blob",
    "sha": "b3ecb5aa2fb68bf3b79c72ace6f7a70bc58611ff",
    "size": 14039,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/b3ecb5aa2fb68bf3b79c72ace6f7a70bc58611ff"
  },
  {
    "path": "docs",
    "mode": "040000",
    "type": "tree",
    "sha": "cc4e7b5adaa84475a8868b0c873d513c9eeace3e",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/cc4e7b5adaa84475a8868b0c873d513c9eeace3e"
  },
  {
    "path": "lib",
    "mode": "040000",
    "type": "tree",
    "sha": "b554791fbfffc960ddc03f4e6130e684960434dd",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/b554791fbfffc960ddc03f4e6130e684960434dd"
  },
  {
    "path": "netlist",
    "mode": "040000",
    "type": "tree",
    "sha": "b6c54aedb4f6aca7e6e8cf9f3af66950449de908",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/b6c54aedb4f6aca7e6e8cf9f3af66950449de908"
  },
  {
    "path": "poc.ps1",
    "mode": "100644",
    "type": "blob",
    "sha": "67e3d8c4034596f4ce9d599728e86f6b55223935",
    "size": 4741,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/67e3d8c4034596f4ce9d599728e86f6b55223935"
  },
  {
    "path": "poc.sh",
    "mode": "100755",
    "type": "blob",
    "sha": "429827d61a4dcca0af03597860740e59bae9b9fe",
    "size": 2910,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/429827d61a4dcca0af03597860740e59bae9b9fe"
  },
  {
    "path": "py",
    "mode": "040000",
    "type": "tree",
    "sha": "136f4c39623ed40348838853fb1fc293a5f27e16",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/136f4c39623ed40348838853fb1fc293a5f27e16"
  },
  {
    "path": "requirements.txt",
    "mode": "100644",
    "type": "blob",
    "sha": "91c4db1617faf990215811fe1ae478da4d86d2e5",
    "size": 32,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/91c4db1617faf990215811fe1ae478da4d86d2e5"
  },
  {
    "path": "sim",
    "mode": "040000",
    "type": "tree",
    "sha": "9f513d8cfd40fa9f458e3afa212ba03efcc894c4",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/9f513d8cfd40fa9f458e3afa212ba03efcc894c4"
  },
  {
    "path": "src",
    "mode": "040000",
    "type": "tree",
    "sha": "873016e327e6fa2030d15f182680d3ec4a0c6177",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/873016e327e6fa2030d15f182680d3ec4a0c6177"
  },
  {
    "path": "tb",
    "mode": "040000",
    "type": "tree",
    "sha": "cef6b861b2d789d831d9b29198be046ce626afb6",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/cef6b861b2d789d831d9b29198be046ce626afb6"
  },
  {
    "path": "tcl",
    "mode": "040000",
    "type": "tree",
    "sha": "b7fa27e764d7440d47b4d3c9777e6610a4383c50",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/b7fa27e764d7440d47b4d3c9777e6610a4383c50"
  },
  {
    "path": "temp",
    "mode": "040000",
    "type": "tree",
    "sha": "c903381834c29a2120379d2efa72bc7fcf166441",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/c903381834c29a2120379d2efa72bc7fcf166441"
  },
  {
    "path": "tools",
    "mode": "040000",
    "type": "tree",
    "sha": "be6425bed1e536adf07370fe3bd1460a65babf16",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/be6425bed1e536adf07370fe3bd1460a65babf16"
  },
  {
    "path": "ucf",
    "mode": "040000",
    "type": "tree",
    "sha": "463b9992fa1e4c93dc73f5e5a19e2463a52fa56d",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/463b9992fa1e4c93dc73f5e5a19e2463a52fa56d"
  },
  {
    "path": "vhdl_coding.md",
    "mode": "100644",
    "type": "blob",
    "sha": "352ee772ce6d31b5c99750b74468ef0846d97ef3",
    "size": 3769,
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/blobs/352ee772ce6d31b5c99750b74468ef0846d97ef3"
  },
  {
    "path": "xst",
    "mode": "040000",
    "type": "tree",
    "sha": "e458222d2b12b72b5cd4619391cff6d40e0b5608",
    "url": "https://api.github.com/repos/VLSI-EDA/PoC/git/trees/e458222d2b12b72b5cd4619391cff6d40e0b5608"
  }
]