Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Fri Apr 24 03:45:37 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_gen/NonUniformILP/fir_gen_NonUniformILP_1_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.469ns  (required time - arrival time)
  Source:                 ModCount51_instance/count_reg[2]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Delay1No_instance/Y_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.121ns  (logic 0.131ns (4.197%)  route 2.990ns (95.803%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.938ns = ( 6.938 - 4.000 ) 
    Source Clock Delay      (SCD):    3.553ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Inter-SLR Compensation: 0.183ns  ((DCD - CCD) * PF)
    Destination Clock Delay (DCD):    2.938ns
    Common Clock Delay      (CCD):    1.720ns
    Prorating Factor         (PF):    0.150
  Clock Net Delay (Source):      2.602ns (routing 1.167ns, distribution 1.435ns)
  Clock Net Delay (Destination): 2.278ns (routing 1.060ns, distribution 1.218ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2217, routed)        2.602     3.553    ModCount51_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X123Y238       FDCE                                         r  ModCount51_instance/count_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y238       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.632 r  ModCount51_instance/count_reg[2]_rep/Q
                         net (fo=69, routed)          2.931     6.563    ModCount51_instance/count_reg[2]_rep_n_0
    SLR Crossing[0->1]   
    SLICE_X121Y391       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.052     6.615 r  ModCount51_instance/Y[13]_i_1__0/O
                         net (fo=1, routed)           0.059     6.674    Delay1No_instance/Y_reg[33]_2[13]
    SLICE_X121Y391       FDCE                                         r  Delay1No_instance/Y_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X3Y5 (CLOCK_ROOT)    net (fo=2217, routed)        2.278     6.938    Delay1No_instance/clk_IBUF_BUFG
    SLICE_X121Y391       FDCE                                         r  Delay1No_instance/Y_reg[13]/C
                         clock pessimism              0.398     7.336    
                         inter-SLR compensation      -0.183     7.153    
                         clock uncertainty           -0.035     7.118    
    SLICE_X121Y391       FDCE (Setup_BFF_SLICEM_C_D)
                                                      0.025     7.143    Delay1No_instance/Y_reg[13]
  -------------------------------------------------------------------
                         required time                          7.143    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  0.469    




