<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - 6.4 - dev/pci/drm/radeon/r600.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../index.html">top level</a> - <a href="index.html">dev/pci/drm/radeon</a> - r600.c<span style="font-size: 80%;"> (source / <a href="r600.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">6.4</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">2477</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-10-19 03:25:38</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">93</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<span class="lineNum">       2 </span>            :  * Copyright 2008 Advanced Micro Devices, Inc.
<span class="lineNum">       3 </span>            :  * Copyright 2008 Red Hat Inc.
<span class="lineNum">       4 </span>            :  * Copyright 2009 Jerome Glisse.
<span class="lineNum">       5 </span>            :  *
<span class="lineNum">       6 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a
<span class="lineNum">       7 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),
<span class="lineNum">       8 </span>            :  * to deal in the Software without restriction, including without limitation
<span class="lineNum">       9 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,
<span class="lineNum">      10 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the
<span class="lineNum">      11 </span>            :  * Software is furnished to do so, subject to the following conditions:
<span class="lineNum">      12 </span>            :  *
<span class="lineNum">      13 </span>            :  * The above copyright notice and this permission notice shall be included in
<span class="lineNum">      14 </span>            :  * all copies or substantial portions of the Software.
<span class="lineNum">      15 </span>            :  *
<span class="lineNum">      16 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
<span class="lineNum">      17 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
<span class="lineNum">      18 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL
<span class="lineNum">      19 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR
<span class="lineNum">      20 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
<span class="lineNum">      21 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
<span class="lineNum">      22 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.
<span class="lineNum">      23 </span>            :  *
<span class="lineNum">      24 </span>            :  * Authors: Dave Airlie
<span class="lineNum">      25 </span>            :  *          Alex Deucher
<span class="lineNum">      26 </span>            :  *          Jerome Glisse
<span class="lineNum">      27 </span>            :  */
<span class="lineNum">      28 </span>            : #include &lt;dev/pci/drm/drmP.h&gt;
<span class="lineNum">      29 </span>            : #include &lt;dev/pci/drm/radeon_drm.h&gt;
<span class="lineNum">      30 </span>            : #include &quot;radeon.h&quot;
<span class="lineNum">      31 </span>            : #include &quot;radeon_asic.h&quot;
<span class="lineNum">      32 </span>            : #include &quot;radeon_audio.h&quot;
<span class="lineNum">      33 </span>            : #include &quot;radeon_mode.h&quot;
<span class="lineNum">      34 </span>            : #include &quot;r600d.h&quot;
<span class="lineNum">      35 </span>            : #include &quot;atom.h&quot;
<span class="lineNum">      36 </span>            : #include &quot;avivod.h&quot;
<span class="lineNum">      37 </span>            : #include &quot;radeon_ucode.h&quot;
<span class="lineNum">      38 </span>            : 
<span class="lineNum">      39 </span>            : /* Firmware Names */
<span class="lineNum">      40 </span>            : MODULE_FIRMWARE(&quot;radeon/R600_pfp.bin&quot;);
<span class="lineNum">      41 </span>            : MODULE_FIRMWARE(&quot;radeon/R600_me.bin&quot;);
<span class="lineNum">      42 </span>            : MODULE_FIRMWARE(&quot;radeon/RV610_pfp.bin&quot;);
<span class="lineNum">      43 </span>            : MODULE_FIRMWARE(&quot;radeon/RV610_me.bin&quot;);
<span class="lineNum">      44 </span>            : MODULE_FIRMWARE(&quot;radeon/RV630_pfp.bin&quot;);
<span class="lineNum">      45 </span>            : MODULE_FIRMWARE(&quot;radeon/RV630_me.bin&quot;);
<span class="lineNum">      46 </span>            : MODULE_FIRMWARE(&quot;radeon/RV620_pfp.bin&quot;);
<span class="lineNum">      47 </span>            : MODULE_FIRMWARE(&quot;radeon/RV620_me.bin&quot;);
<span class="lineNum">      48 </span>            : MODULE_FIRMWARE(&quot;radeon/RV635_pfp.bin&quot;);
<span class="lineNum">      49 </span>            : MODULE_FIRMWARE(&quot;radeon/RV635_me.bin&quot;);
<span class="lineNum">      50 </span>            : MODULE_FIRMWARE(&quot;radeon/RV670_pfp.bin&quot;);
<span class="lineNum">      51 </span>            : MODULE_FIRMWARE(&quot;radeon/RV670_me.bin&quot;);
<span class="lineNum">      52 </span>            : MODULE_FIRMWARE(&quot;radeon/RS780_pfp.bin&quot;);
<span class="lineNum">      53 </span>            : MODULE_FIRMWARE(&quot;radeon/RS780_me.bin&quot;);
<span class="lineNum">      54 </span>            : MODULE_FIRMWARE(&quot;radeon/RV770_pfp.bin&quot;);
<span class="lineNum">      55 </span>            : MODULE_FIRMWARE(&quot;radeon/RV770_me.bin&quot;);
<span class="lineNum">      56 </span>            : MODULE_FIRMWARE(&quot;radeon/RV770_smc.bin&quot;);
<span class="lineNum">      57 </span>            : MODULE_FIRMWARE(&quot;radeon/RV730_pfp.bin&quot;);
<span class="lineNum">      58 </span>            : MODULE_FIRMWARE(&quot;radeon/RV730_me.bin&quot;);
<span class="lineNum">      59 </span>            : MODULE_FIRMWARE(&quot;radeon/RV730_smc.bin&quot;);
<span class="lineNum">      60 </span>            : MODULE_FIRMWARE(&quot;radeon/RV740_smc.bin&quot;);
<span class="lineNum">      61 </span>            : MODULE_FIRMWARE(&quot;radeon/RV710_pfp.bin&quot;);
<span class="lineNum">      62 </span>            : MODULE_FIRMWARE(&quot;radeon/RV710_me.bin&quot;);
<span class="lineNum">      63 </span>            : MODULE_FIRMWARE(&quot;radeon/RV710_smc.bin&quot;);
<span class="lineNum">      64 </span>            : MODULE_FIRMWARE(&quot;radeon/R600_rlc.bin&quot;);
<span class="lineNum">      65 </span>            : MODULE_FIRMWARE(&quot;radeon/R700_rlc.bin&quot;);
<span class="lineNum">      66 </span>            : MODULE_FIRMWARE(&quot;radeon/CEDAR_pfp.bin&quot;);
<span class="lineNum">      67 </span>            : MODULE_FIRMWARE(&quot;radeon/CEDAR_me.bin&quot;);
<span class="lineNum">      68 </span>            : MODULE_FIRMWARE(&quot;radeon/CEDAR_rlc.bin&quot;);
<span class="lineNum">      69 </span>            : MODULE_FIRMWARE(&quot;radeon/CEDAR_smc.bin&quot;);
<span class="lineNum">      70 </span>            : MODULE_FIRMWARE(&quot;radeon/REDWOOD_pfp.bin&quot;);
<span class="lineNum">      71 </span>            : MODULE_FIRMWARE(&quot;radeon/REDWOOD_me.bin&quot;);
<span class="lineNum">      72 </span>            : MODULE_FIRMWARE(&quot;radeon/REDWOOD_rlc.bin&quot;);
<span class="lineNum">      73 </span>            : MODULE_FIRMWARE(&quot;radeon/REDWOOD_smc.bin&quot;);
<span class="lineNum">      74 </span>            : MODULE_FIRMWARE(&quot;radeon/JUNIPER_pfp.bin&quot;);
<span class="lineNum">      75 </span>            : MODULE_FIRMWARE(&quot;radeon/JUNIPER_me.bin&quot;);
<span class="lineNum">      76 </span>            : MODULE_FIRMWARE(&quot;radeon/JUNIPER_rlc.bin&quot;);
<span class="lineNum">      77 </span>            : MODULE_FIRMWARE(&quot;radeon/JUNIPER_smc.bin&quot;);
<span class="lineNum">      78 </span>            : MODULE_FIRMWARE(&quot;radeon/CYPRESS_pfp.bin&quot;);
<span class="lineNum">      79 </span>            : MODULE_FIRMWARE(&quot;radeon/CYPRESS_me.bin&quot;);
<span class="lineNum">      80 </span>            : MODULE_FIRMWARE(&quot;radeon/CYPRESS_rlc.bin&quot;);
<span class="lineNum">      81 </span>            : MODULE_FIRMWARE(&quot;radeon/CYPRESS_smc.bin&quot;);
<span class="lineNum">      82 </span>            : MODULE_FIRMWARE(&quot;radeon/PALM_pfp.bin&quot;);
<span class="lineNum">      83 </span>            : MODULE_FIRMWARE(&quot;radeon/PALM_me.bin&quot;);
<span class="lineNum">      84 </span>            : MODULE_FIRMWARE(&quot;radeon/SUMO_rlc.bin&quot;);
<span class="lineNum">      85 </span>            : MODULE_FIRMWARE(&quot;radeon/SUMO_pfp.bin&quot;);
<span class="lineNum">      86 </span>            : MODULE_FIRMWARE(&quot;radeon/SUMO_me.bin&quot;);
<span class="lineNum">      87 </span>            : MODULE_FIRMWARE(&quot;radeon/SUMO2_pfp.bin&quot;);
<span class="lineNum">      88 </span>            : MODULE_FIRMWARE(&quot;radeon/SUMO2_me.bin&quot;);
<span class="lineNum">      89 </span>            : 
<span class="lineNum">      90 </span>            : static const u32 crtc_offsets[2] =
<span class="lineNum">      91 </span>            : {
<span class="lineNum">      92 </span>            :         0,
<span class="lineNum">      93 </span>            :         AVIVO_D2CRTC_H_TOTAL - AVIVO_D1CRTC_H_TOTAL
<span class="lineNum">      94 </span>            : };
<span class="lineNum">      95 </span>            : 
<span class="lineNum">      96 </span>            : int r600_debugfs_mc_info_init(struct radeon_device *rdev);
<span class="lineNum">      97 </span>            : 
<span class="lineNum">      98 </span>            : /* r600,rv610,rv630,rv620,rv635,rv670 */
<span class="lineNum">      99 </span>            : int r600_mc_wait_for_idle(struct radeon_device *rdev);
<span class="lineNum">     100 </span>            : static void r600_gpu_init(struct radeon_device *rdev);
<span class="lineNum">     101 </span>            : void r600_fini(struct radeon_device *rdev);
<span class="lineNum">     102 </span>            : void r600_irq_disable(struct radeon_device *rdev);
<span class="lineNum">     103 </span>            : static void r600_pcie_gen2_enable(struct radeon_device *rdev);
<span class="lineNum">     104 </span>            : extern int evergreen_rlc_resume(struct radeon_device *rdev);
<span class="lineNum">     105 </span>            : extern void rv770_set_clk_bypass_mode(struct radeon_device *rdev);
<span class="lineNum">     106 </span>            : 
<span class="lineNum">     107 </span>            : /*
<a name="108"><span class="lineNum">     108 </span>            :  * Indirect registers accessor</a>
<span class="lineNum">     109 </span>            :  */
<span class="lineNum">     110 </span><span class="lineNoCov">          0 : u32 r600_rcu_rreg(struct radeon_device *rdev, u32 reg)</span>
<span class="lineNum">     111 </span>            : {
<span class="lineNum">     112 </span>            :         unsigned long flags;
<span class="lineNum">     113 </span>            :         u32 r;
<span class="lineNum">     114 </span>            : 
<span class="lineNum">     115 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;rcu_idx_lock, flags);</span>
<span class="lineNum">     116 </span><span class="lineNoCov">          0 :         WREG32(R600_RCU_INDEX, ((reg) &amp; 0x1fff));</span>
<span class="lineNum">     117 </span><span class="lineNoCov">          0 :         r = RREG32(R600_RCU_DATA);</span>
<span class="lineNum">     118 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;rcu_idx_lock, flags);</span>
<span class="lineNum">     119 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="120"><span class="lineNum">     120 </span>            : }</a>
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span><span class="lineNoCov">          0 : void r600_rcu_wreg(struct radeon_device *rdev, u32 reg, u32 v)</span>
<span class="lineNum">     123 </span>            : {
<span class="lineNum">     124 </span>            :         unsigned long flags;
<span class="lineNum">     125 </span>            : 
<span class="lineNum">     126 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;rcu_idx_lock, flags);</span>
<span class="lineNum">     127 </span><span class="lineNoCov">          0 :         WREG32(R600_RCU_INDEX, ((reg) &amp; 0x1fff));</span>
<span class="lineNum">     128 </span><span class="lineNoCov">          0 :         WREG32(R600_RCU_DATA, (v));</span>
<span class="lineNum">     129 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;rcu_idx_lock, flags);</span>
<a name="130"><span class="lineNum">     130 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     131 </span>            : 
<span class="lineNum">     132 </span><span class="lineNoCov">          0 : u32 r600_uvd_ctx_rreg(struct radeon_device *rdev, u32 reg)</span>
<span class="lineNum">     133 </span>            : {
<span class="lineNum">     134 </span>            :         unsigned long flags;
<span class="lineNum">     135 </span>            :         u32 r;
<span class="lineNum">     136 </span>            : 
<span class="lineNum">     137 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;uvd_idx_lock, flags);</span>
<span class="lineNum">     138 </span><span class="lineNoCov">          0 :         WREG32(R600_UVD_CTX_INDEX, ((reg) &amp; 0x1ff));</span>
<span class="lineNum">     139 </span><span class="lineNoCov">          0 :         r = RREG32(R600_UVD_CTX_DATA);</span>
<span class="lineNum">     140 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;uvd_idx_lock, flags);</span>
<span class="lineNum">     141 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="142"><span class="lineNum">     142 </span>            : }</a>
<span class="lineNum">     143 </span>            : 
<span class="lineNum">     144 </span><span class="lineNoCov">          0 : void r600_uvd_ctx_wreg(struct radeon_device *rdev, u32 reg, u32 v)</span>
<span class="lineNum">     145 </span>            : {
<span class="lineNum">     146 </span>            :         unsigned long flags;
<span class="lineNum">     147 </span>            : 
<span class="lineNum">     148 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;uvd_idx_lock, flags);</span>
<span class="lineNum">     149 </span><span class="lineNoCov">          0 :         WREG32(R600_UVD_CTX_INDEX, ((reg) &amp; 0x1ff));</span>
<span class="lineNum">     150 </span><span class="lineNoCov">          0 :         WREG32(R600_UVD_CTX_DATA, (v));</span>
<span class="lineNum">     151 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;uvd_idx_lock, flags);</span>
<span class="lineNum">     152 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span>            : /**
<span class="lineNum">     155 </span>            :  * r600_get_allowed_info_register - fetch the register for the info ioctl
<span class="lineNum">     156 </span>            :  *
<span class="lineNum">     157 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     158 </span>            :  * @reg: register offset in bytes
<span class="lineNum">     159 </span>            :  * @val: register value
<span class="lineNum">     160 </span>            :  *
<span class="lineNum">     161 </span>            :  * Returns 0 for success or -EINVAL for an invalid register
<a name="162"><span class="lineNum">     162 </span>            :  *</a>
<span class="lineNum">     163 </span>            :  */
<span class="lineNum">     164 </span><span class="lineNoCov">          0 : int r600_get_allowed_info_register(struct radeon_device *rdev,</span>
<span class="lineNum">     165 </span>            :                                    u32 reg, u32 *val)
<span class="lineNum">     166 </span>            : {
<span class="lineNum">     167 </span><span class="lineNoCov">          0 :         switch (reg) {</span>
<span class="lineNum">     168 </span>            :         case GRBM_STATUS:
<span class="lineNum">     169 </span>            :         case GRBM_STATUS2:
<span class="lineNum">     170 </span>            :         case R_000E50_SRBM_STATUS:
<span class="lineNum">     171 </span>            :         case DMA_STATUS_REG:
<span class="lineNum">     172 </span>            :         case UVD_STATUS:
<span class="lineNum">     173 </span><span class="lineNoCov">          0 :                 *val = RREG32(reg);</span>
<span class="lineNum">     174 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     175 </span>            :         default:
<span class="lineNum">     176 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">     177 </span>            :         }
<span class="lineNum">     178 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">     179 </span>            : 
<span class="lineNum">     180 </span>            : /**
<span class="lineNum">     181 </span>            :  * r600_get_xclk - get the xclk
<span class="lineNum">     182 </span>            :  *
<span class="lineNum">     183 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">     184 </span>            :  *
<span class="lineNum">     185 </span>            :  * Returns the reference clock used by the gfx engine
<a name="186"><span class="lineNum">     186 </span>            :  * (r6xx, IGPs, APUs).</a>
<span class="lineNum">     187 </span>            :  */
<span class="lineNum">     188 </span><span class="lineNoCov">          0 : u32 r600_get_xclk(struct radeon_device *rdev)</span>
<span class="lineNum">     189 </span>            : {
<span class="lineNum">     190 </span><span class="lineNoCov">          0 :         return rdev-&gt;clock.spll.reference_freq;</span>
<a name="191"><span class="lineNum">     191 </span>            : }</a>
<span class="lineNum">     192 </span>            : 
<span class="lineNum">     193 </span><span class="lineNoCov">          0 : int r600_set_uvd_clocks(struct radeon_device *rdev, u32 vclk, u32 dclk)</span>
<span class="lineNum">     194 </span>            : {
<span class="lineNum">     195 </span><span class="lineNoCov">          0 :         unsigned fb_div = 0, ref_div, vclk_div = 0, dclk_div = 0;</span>
<span class="lineNum">     196 </span>            :         int r;
<span class="lineNum">     197 </span>            : 
<span class="lineNum">     198 </span>            :         /* bypass vclk and dclk with bclk */
<span class="lineNum">     199 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_2,</span>
<span class="lineNum">     200 </span>            :                  VCLK_SRC_SEL(1) | DCLK_SRC_SEL(1),
<span class="lineNum">     201 </span>            :                  ~(VCLK_SRC_SEL_MASK | DCLK_SRC_SEL_MASK));
<span class="lineNum">     202 </span>            : 
<span class="lineNum">     203 </span>            :         /* assert BYPASS_EN, deassert UPLL_RESET, UPLL_SLEEP and UPLL_CTLREQ */
<span class="lineNum">     204 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_BYPASS_EN_MASK, ~(</span>
<span class="lineNum">     205 </span>            :                  UPLL_RESET_MASK | UPLL_SLEEP_MASK | UPLL_CTLREQ_MASK));
<span class="lineNum">     206 </span>            : 
<span class="lineNum">     207 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_RS780)</span>
<span class="lineNum">     208 </span><span class="lineNoCov">          0 :                 WREG32_P(GFX_MACRO_BYPASS_CNTL, UPLL_BYPASS_CNTL,</span>
<span class="lineNum">     209 </span>            :                          ~UPLL_BYPASS_CNTL);
<span class="lineNum">     210 </span>            : 
<span class="lineNum">     211 </span><span class="lineNoCov">          0 :         if (!vclk || !dclk) {</span>
<span class="lineNum">     212 </span>            :                 /* keep the Bypass mode, put PLL to sleep */
<span class="lineNum">     213 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_SLEEP_MASK, ~UPLL_SLEEP_MASK);</span>
<span class="lineNum">     214 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">     215 </span>            :         }
<span class="lineNum">     216 </span>            : 
<span class="lineNum">     217 </span><span class="lineNoCov">          0 :         if (rdev-&gt;clock.spll.reference_freq == 10000)</span>
<span class="lineNum">     218 </span><span class="lineNoCov">          0 :                 ref_div = 34;</span>
<span class="lineNum">     219 </span>            :         else
<span class="lineNum">     220 </span>            :                 ref_div = 4;
<span class="lineNum">     221 </span>            : 
<span class="lineNum">     222 </span><span class="lineNoCov">          0 :         r = radeon_uvd_calc_upll_dividers(rdev, vclk, dclk, 50000, 160000,</span>
<span class="lineNum">     223 </span><span class="lineNoCov">          0 :                                           ref_div + 1, 0xFFF, 2, 30, ~0,</span>
<span class="lineNum">     224 </span>            :                                           &amp;fb_div, &amp;vclk_div, &amp;dclk_div);
<span class="lineNum">     225 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     226 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     227 </span>            : 
<span class="lineNum">     228 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_RV670 &amp;&amp; rdev-&gt;family &lt; CHIP_RS780)</span>
<span class="lineNum">     229 </span><span class="lineNoCov">          0 :                 fb_div &gt;&gt;= 1;</span>
<span class="lineNum">     230 </span>            :         else
<span class="lineNum">     231 </span><span class="lineNoCov">          0 :                 fb_div |= 1;</span>
<span class="lineNum">     232 </span>            : 
<span class="lineNum">     233 </span><span class="lineNoCov">          0 :         r = radeon_uvd_send_upll_ctlreq(rdev, CG_UPLL_FUNC_CNTL);</span>
<span class="lineNum">     234 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     235 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     236 </span>            : 
<span class="lineNum">     237 </span>            :         /* assert PLL_RESET */
<span class="lineNum">     238 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_RESET_MASK, ~UPLL_RESET_MASK);</span>
<span class="lineNum">     239 </span>            : 
<span class="lineNum">     240 </span>            :         /* For RS780 we have to choose ref clk */
<span class="lineNum">     241 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_RS780)</span>
<span class="lineNum">     242 </span><span class="lineNoCov">          0 :                 WREG32_P(CG_UPLL_FUNC_CNTL, UPLL_REFCLK_SRC_SEL_MASK,</span>
<span class="lineNum">     243 </span>            :                          ~UPLL_REFCLK_SRC_SEL_MASK);
<span class="lineNum">     244 </span>            : 
<span class="lineNum">     245 </span>            :         /* set the required fb, ref and post divder values */
<span class="lineNum">     246 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL,</span>
<span class="lineNum">     247 </span>            :                  UPLL_FB_DIV(fb_div) |
<span class="lineNum">     248 </span>            :                  UPLL_REF_DIV(ref_div),
<span class="lineNum">     249 </span>            :                  ~(UPLL_FB_DIV_MASK | UPLL_REF_DIV_MASK));
<span class="lineNum">     250 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_2,</span>
<span class="lineNum">     251 </span>            :                  UPLL_SW_HILEN(vclk_div &gt;&gt; 1) |
<span class="lineNum">     252 </span>            :                  UPLL_SW_LOLEN((vclk_div &gt;&gt; 1) + (vclk_div &amp; 1)) |
<span class="lineNum">     253 </span>            :                  UPLL_SW_HILEN2(dclk_div &gt;&gt; 1) |
<span class="lineNum">     254 </span>            :                  UPLL_SW_LOLEN2((dclk_div &gt;&gt; 1) + (dclk_div &amp; 1)) |
<span class="lineNum">     255 </span>            :                  UPLL_DIVEN_MASK | UPLL_DIVEN2_MASK,
<span class="lineNum">     256 </span>            :                  ~UPLL_SW_MASK);
<span class="lineNum">     257 </span>            : 
<span class="lineNum">     258 </span>            :         /* give the PLL some time to settle */
<span class="lineNum">     259 </span><span class="lineNoCov">          0 :         mdelay(15);</span>
<span class="lineNum">     260 </span>            : 
<span class="lineNum">     261 </span>            :         /* deassert PLL_RESET */
<span class="lineNum">     262 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_RESET_MASK);</span>
<span class="lineNum">     263 </span>            : 
<span class="lineNum">     264 </span><span class="lineNoCov">          0 :         mdelay(15);</span>
<span class="lineNum">     265 </span>            : 
<span class="lineNum">     266 </span>            :         /* deassert BYPASS EN */
<span class="lineNum">     267 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL, 0, ~UPLL_BYPASS_EN_MASK);</span>
<span class="lineNum">     268 </span>            : 
<span class="lineNum">     269 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_RS780)</span>
<span class="lineNum">     270 </span><span class="lineNoCov">          0 :                 WREG32_P(GFX_MACRO_BYPASS_CNTL, 0, ~UPLL_BYPASS_CNTL);</span>
<span class="lineNum">     271 </span>            : 
<span class="lineNum">     272 </span><span class="lineNoCov">          0 :         r = radeon_uvd_send_upll_ctlreq(rdev, CG_UPLL_FUNC_CNTL);</span>
<span class="lineNum">     273 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">     274 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">     275 </span>            : 
<span class="lineNum">     276 </span>            :         /* switch VCLK and DCLK selection */
<span class="lineNum">     277 </span><span class="lineNoCov">          0 :         WREG32_P(CG_UPLL_FUNC_CNTL_2,</span>
<span class="lineNum">     278 </span>            :                  VCLK_SRC_SEL(2) | DCLK_SRC_SEL(2),
<span class="lineNum">     279 </span>            :                  ~(VCLK_SRC_SEL_MASK | DCLK_SRC_SEL_MASK));
<span class="lineNum">     280 </span>            : 
<span class="lineNum">     281 </span><span class="lineNoCov">          0 :         mdelay(100);</span>
<span class="lineNum">     282 </span>            : 
<span class="lineNum">     283 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="284"><span class="lineNum">     284 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     285 </span>            : 
<span class="lineNum">     286 </span><span class="lineNoCov">          0 : void dce3_program_fmt(struct drm_encoder *encoder)</span>
<span class="lineNum">     287 </span>            : {
<span class="lineNum">     288 </span><span class="lineNoCov">          0 :         struct drm_device *dev = encoder-&gt;dev;</span>
<span class="lineNum">     289 </span><span class="lineNoCov">          0 :         struct radeon_device *rdev = dev-&gt;dev_private;</span>
<span class="lineNum">     290 </span><span class="lineNoCov">          0 :         struct radeon_encoder *radeon_encoder = to_radeon_encoder(encoder);</span>
<span class="lineNum">     291 </span><span class="lineNoCov">          0 :         struct radeon_crtc *radeon_crtc = to_radeon_crtc(encoder-&gt;crtc);</span>
<span class="lineNum">     292 </span><span class="lineNoCov">          0 :         struct drm_connector *connector = radeon_get_connector_for_encoder(encoder);</span>
<span class="lineNum">     293 </span>            :         int bpc = 0;
<span class="lineNum">     294 </span>            :         u32 tmp = 0;
<span class="lineNum">     295 </span>            :         enum radeon_connector_dither dither = RADEON_FMT_DITHER_DISABLE;
<span class="lineNum">     296 </span>            : 
<span class="lineNum">     297 </span><span class="lineNoCov">          0 :         if (connector) {</span>
<span class="lineNum">     298 </span><span class="lineNoCov">          0 :                 struct radeon_connector *radeon_connector = to_radeon_connector(connector);</span>
<span class="lineNum">     299 </span><span class="lineNoCov">          0 :                 bpc = radeon_get_monitor_bpc(connector);</span>
<span class="lineNum">     300 </span><span class="lineNoCov">          0 :                 dither = radeon_connector-&gt;dither;</span>
<span class="lineNum">     301 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">     302 </span>            : 
<span class="lineNum">     303 </span>            :         /* LVDS FMT is set up by atom */
<span class="lineNum">     304 </span><span class="lineNoCov">          0 :         if (radeon_encoder-&gt;devices &amp; ATOM_DEVICE_LCD_SUPPORT)</span>
<span class="lineNum">     305 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     306 </span>            : 
<span class="lineNum">     307 </span>            :         /* not needed for analog */
<span class="lineNum">     308 </span><span class="lineNoCov">          0 :         if ((radeon_encoder-&gt;encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC1) ||</span>
<span class="lineNum">     309 </span><span class="lineNoCov">          0 :             (radeon_encoder-&gt;encoder_id == ENCODER_OBJECT_ID_INTERNAL_KLDSCP_DAC2))</span>
<span class="lineNum">     310 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     311 </span>            : 
<span class="lineNum">     312 </span><span class="lineNoCov">          0 :         if (bpc == 0)</span>
<span class="lineNum">     313 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">     314 </span>            : 
<span class="lineNum">     315 </span><span class="lineNoCov">          0 :         switch (bpc) {</span>
<span class="lineNum">     316 </span>            :         case 6:
<span class="lineNum">     317 </span><span class="lineNoCov">          0 :                 if (dither == RADEON_FMT_DITHER_ENABLE)</span>
<span class="lineNum">     318 </span>            :                         /* XXX sort out optimal dither settings */
<span class="lineNum">     319 </span><span class="lineNoCov">          0 :                         tmp |= FMT_SPATIAL_DITHER_EN;</span>
<span class="lineNum">     320 </span>            :                 else
<span class="lineNum">     321 </span>            :                         tmp |= FMT_TRUNCATE_EN;
<span class="lineNum">     322 </span>            :                 break;
<span class="lineNum">     323 </span>            :         case 8:
<span class="lineNum">     324 </span><span class="lineNoCov">          0 :                 if (dither == RADEON_FMT_DITHER_ENABLE)</span>
<span class="lineNum">     325 </span>            :                         /* XXX sort out optimal dither settings */
<span class="lineNum">     326 </span><span class="lineNoCov">          0 :                         tmp |= (FMT_SPATIAL_DITHER_EN | FMT_SPATIAL_DITHER_DEPTH);</span>
<span class="lineNum">     327 </span>            :                 else
<span class="lineNum">     328 </span>            :                         tmp |= (FMT_TRUNCATE_EN | FMT_TRUNCATE_DEPTH);
<span class="lineNum">     329 </span>            :                 break;
<span class="lineNum">     330 </span>            :         case 10:
<span class="lineNum">     331 </span>            :         default:
<span class="lineNum">     332 </span>            :                 /* not needed */
<span class="lineNum">     333 </span>            :                 break;
<span class="lineNum">     334 </span>            :         }
<span class="lineNum">     335 </span>            : 
<span class="lineNum">     336 </span><span class="lineNoCov">          0 :         WREG32(FMT_BIT_DEPTH_CONTROL + radeon_crtc-&gt;crtc_offset, tmp);</span>
<span class="lineNum">     337 </span><span class="lineNoCov">          0 : }</span>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<span class="lineNum">     339 </span>            : /* get temperature in millidegrees */
<span class="lineNum">     340 </span><span class="lineNoCov">          0 : int rv6xx_get_temp(struct radeon_device *rdev)</span>
<span class="lineNum">     341 </span>            : {
<span class="lineNum">     342 </span><span class="lineNoCov">          0 :         u32 temp = (RREG32(CG_THERMAL_STATUS) &amp; ASIC_T_MASK) &gt;&gt;</span>
<span class="lineNum">     343 </span>            :                 ASIC_T_SHIFT;
<span class="lineNum">     344 </span><span class="lineNoCov">          0 :         int actual_temp = temp &amp; 0xff;</span>
<span class="lineNum">     345 </span>            : 
<span class="lineNum">     346 </span><span class="lineNoCov">          0 :         if (temp &amp; 0x100)</span>
<span class="lineNum">     347 </span><span class="lineNoCov">          0 :                 actual_temp -= 256;</span>
<span class="lineNum">     348 </span>            : 
<span class="lineNum">     349 </span><span class="lineNoCov">          0 :         return actual_temp * 1000;</span>
<a name="350"><span class="lineNum">     350 </span>            : }</a>
<span class="lineNum">     351 </span>            : 
<span class="lineNum">     352 </span><span class="lineNoCov">          0 : void r600_pm_get_dynpm_state(struct radeon_device *rdev)</span>
<span class="lineNum">     353 </span>            : {
<span class="lineNum">     354 </span>            :         int i;
<span class="lineNum">     355 </span>            : 
<span class="lineNum">     356 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dynpm_can_upclock = true;</span>
<span class="lineNum">     357 </span><span class="lineNoCov">          0 :         rdev-&gt;pm.dynpm_can_downclock = true;</span>
<span class="lineNum">     358 </span>            : 
<span class="lineNum">     359 </span>            :         /* power state array is low to high, default is first */
<span class="lineNum">     360 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;flags &amp; RADEON_IS_IGP) || (rdev-&gt;family == CHIP_R600)) {</span>
<span class="lineNum">     361 </span>            :                 int min_power_state_index = 0;
<span class="lineNum">     362 </span>            : 
<span class="lineNum">     363 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.num_power_states &gt; 2)</span>
<span class="lineNum">     364 </span>            :                         min_power_state_index = 1;
<span class="lineNum">     365 </span>            : 
<span class="lineNum">     366 </span><span class="lineNoCov">          0 :                 switch (rdev-&gt;pm.dynpm_planned_action) {</span>
<span class="lineNum">     367 </span>            :                 case DYNPM_ACTION_MINIMUM:
<span class="lineNum">     368 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_power_state_index = min_power_state_index;</span>
<span class="lineNum">     369 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_clock_mode_index = 0;</span>
<span class="lineNum">     370 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dynpm_can_downclock = false;</span>
<span class="lineNum">     371 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     372 </span>            :                 case DYNPM_ACTION_DOWNCLOCK:
<span class="lineNum">     373 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;pm.current_power_state_index == min_power_state_index) {</span>
<span class="lineNum">     374 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.requested_power_state_index = rdev-&gt;pm.current_power_state_index;</span>
<span class="lineNum">     375 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dynpm_can_downclock = false;</span>
<span class="lineNum">     376 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     377 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;pm.active_crtc_count &gt; 1) {</span>
<span class="lineNum">     378 </span><span class="lineNoCov">          0 :                                         for (i = 0; i &lt; rdev-&gt;pm.num_power_states; i++) {</span>
<span class="lineNum">     379 </span><span class="lineNoCov">          0 :                                                 if (rdev-&gt;pm.power_state[i].flags &amp; RADEON_PM_STATE_SINGLE_DISPLAY_ONLY)</span>
<span class="lineNum">     380 </span>            :                                                         continue;
<span class="lineNum">     381 </span><span class="lineNoCov">          0 :                                                 else if (i &gt;= rdev-&gt;pm.current_power_state_index) {</span>
<span class="lineNum">     382 </span><span class="lineNoCov">          0 :                                                         rdev-&gt;pm.requested_power_state_index =</span>
<span class="lineNum">     383 </span>            :                                                                 rdev-&gt;pm.current_power_state_index;
<span class="lineNum">     384 </span><span class="lineNoCov">          0 :                                                         break;</span>
<span class="lineNum">     385 </span>            :                                                 } else {
<span class="lineNum">     386 </span><span class="lineNoCov">          0 :                                                         rdev-&gt;pm.requested_power_state_index = i;</span>
<span class="lineNum">     387 </span><span class="lineNoCov">          0 :                                                         break;</span>
<span class="lineNum">     388 </span>            :                                                 }
<span class="lineNum">     389 </span>            :                                         }
<span class="lineNum">     390 </span>            :                                 } else {
<span class="lineNum">     391 </span><span class="lineNoCov">          0 :                                         if (rdev-&gt;pm.current_power_state_index == 0)</span>
<span class="lineNum">     392 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;pm.requested_power_state_index =</span>
<span class="lineNum">     393 </span><span class="lineNoCov">          0 :                                                         rdev-&gt;pm.num_power_states - 1;</span>
<span class="lineNum">     394 </span>            :                                         else
<span class="lineNum">     395 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;pm.requested_power_state_index =</span>
<span class="lineNum">     396 </span><span class="lineNoCov">          0 :                                                         rdev-&gt;pm.current_power_state_index - 1;</span>
<span class="lineNum">     397 </span>            :                                 }
<span class="lineNum">     398 </span>            :                         }
<span class="lineNum">     399 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_clock_mode_index = 0;</span>
<span class="lineNum">     400 </span>            :                         /* don't use the power state if crtcs are active and no display flag is set */
<span class="lineNum">     401 </span><span class="lineNoCov">          0 :                         if ((rdev-&gt;pm.active_crtc_count &gt; 0) &amp;&amp;</span>
<span class="lineNum">     402 </span><span class="lineNoCov">          0 :                             (rdev-&gt;pm.power_state[rdev-&gt;pm.requested_power_state_index].</span>
<span class="lineNum">     403 </span><span class="lineNoCov">          0 :                              clock_info[rdev-&gt;pm.requested_clock_mode_index].flags &amp;</span>
<span class="lineNum">     404 </span>            :                              RADEON_PM_MODE_NO_DISPLAY)) {
<span class="lineNum">     405 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.requested_power_state_index++;</span>
<span class="lineNum">     406 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     407 </span>            :                         break;
<span class="lineNum">     408 </span>            :                 case DYNPM_ACTION_UPCLOCK:
<span class="lineNum">     409 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;pm.current_power_state_index == (rdev-&gt;pm.num_power_states - 1)) {</span>
<span class="lineNum">     410 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.requested_power_state_index = rdev-&gt;pm.current_power_state_index;</span>
<span class="lineNum">     411 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dynpm_can_upclock = false;</span>
<span class="lineNum">     412 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">     413 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;pm.active_crtc_count &gt; 1) {</span>
<span class="lineNum">     414 </span><span class="lineNoCov">          0 :                                         for (i = (rdev-&gt;pm.num_power_states - 1); i &gt;= 0; i--) {</span>
<span class="lineNum">     415 </span><span class="lineNoCov">          0 :                                                 if (rdev-&gt;pm.power_state[i].flags &amp; RADEON_PM_STATE_SINGLE_DISPLAY_ONLY)</span>
<span class="lineNum">     416 </span>            :                                                         continue;
<span class="lineNum">     417 </span><span class="lineNoCov">          0 :                                                 else if (i &lt;= rdev-&gt;pm.current_power_state_index) {</span>
<span class="lineNum">     418 </span><span class="lineNoCov">          0 :                                                         rdev-&gt;pm.requested_power_state_index =</span>
<span class="lineNum">     419 </span>            :                                                                 rdev-&gt;pm.current_power_state_index;
<span class="lineNum">     420 </span><span class="lineNoCov">          0 :                                                         break;</span>
<span class="lineNum">     421 </span>            :                                                 } else {
<span class="lineNum">     422 </span><span class="lineNoCov">          0 :                                                         rdev-&gt;pm.requested_power_state_index = i;</span>
<span class="lineNum">     423 </span><span class="lineNoCov">          0 :                                                         break;</span>
<span class="lineNum">     424 </span>            :                                                 }
<span class="lineNum">     425 </span>            :                                         }
<span class="lineNum">     426 </span>            :                                 } else
<span class="lineNum">     427 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.requested_power_state_index =</span>
<span class="lineNum">     428 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;pm.current_power_state_index + 1;</span>
<span class="lineNum">     429 </span>            :                         }
<span class="lineNum">     430 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_clock_mode_index = 0;</span>
<span class="lineNum">     431 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     432 </span>            :                 case DYNPM_ACTION_DEFAULT:
<span class="lineNum">     433 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_power_state_index = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     434 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_clock_mode_index = 0;</span>
<span class="lineNum">     435 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dynpm_can_upclock = false;</span>
<span class="lineNum">     436 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     437 </span>            :                 case DYNPM_ACTION_NONE:
<span class="lineNum">     438 </span>            :                 default:
<span class="lineNum">     439 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Requested mode for not defined action\n&quot;);</span>
<span class="lineNum">     440 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     441 </span>            :                 }
<span class="lineNum">     442 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     443 </span>            :                 /* XXX select a power state based on AC/DC, single/dualhead, etc. */
<span class="lineNum">     444 </span>            :                 /* for now just select the first power state and switch between clock modes */
<span class="lineNum">     445 </span>            :                 /* power state array is low to high, default is first (0) */
<span class="lineNum">     446 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.active_crtc_count &gt; 1) {</span>
<span class="lineNum">     447 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_power_state_index = -1;</span>
<span class="lineNum">     448 </span>            :                         /* start at 1 as we don't want the default mode */
<span class="lineNum">     449 </span><span class="lineNoCov">          0 :                         for (i = 1; i &lt; rdev-&gt;pm.num_power_states; i++) {</span>
<span class="lineNum">     450 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;pm.power_state[i].flags &amp; RADEON_PM_STATE_SINGLE_DISPLAY_ONLY)</span>
<span class="lineNum">     451 </span>            :                                         continue;
<span class="lineNum">     452 </span><span class="lineNoCov">          0 :                                 else if ((rdev-&gt;pm.power_state[i].type == POWER_STATE_TYPE_PERFORMANCE) ||</span>
<span class="lineNum">     453 </span><span class="lineNoCov">          0 :                                          (rdev-&gt;pm.power_state[i].type == POWER_STATE_TYPE_BATTERY)) {</span>
<span class="lineNum">     454 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.requested_power_state_index = i;</span>
<span class="lineNum">     455 </span><span class="lineNoCov">          0 :                                         break;</span>
<span class="lineNum">     456 </span>            :                                 }
<span class="lineNum">     457 </span>            :                         }
<span class="lineNum">     458 </span>            :                         /* if nothing selected, grab the default state. */
<span class="lineNum">     459 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;pm.requested_power_state_index == -1)</span>
<span class="lineNum">     460 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.requested_power_state_index = 0;</span>
<span class="lineNum">     461 </span>            :                 } else
<span class="lineNum">     462 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_power_state_index = 1;</span>
<span class="lineNum">     463 </span>            : 
<span class="lineNum">     464 </span><span class="lineNoCov">          0 :                 switch (rdev-&gt;pm.dynpm_planned_action) {</span>
<span class="lineNum">     465 </span>            :                 case DYNPM_ACTION_MINIMUM:
<span class="lineNum">     466 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_clock_mode_index = 0;</span>
<span class="lineNum">     467 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dynpm_can_downclock = false;</span>
<span class="lineNum">     468 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     469 </span>            :                 case DYNPM_ACTION_DOWNCLOCK:
<span class="lineNum">     470 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;pm.requested_power_state_index == rdev-&gt;pm.current_power_state_index) {</span>
<span class="lineNum">     471 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;pm.current_clock_mode_index == 0) {</span>
<span class="lineNum">     472 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.requested_clock_mode_index = 0;</span>
<span class="lineNum">     473 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.dynpm_can_downclock = false;</span>
<span class="lineNum">     474 </span><span class="lineNoCov">          0 :                                 } else</span>
<span class="lineNum">     475 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.requested_clock_mode_index =</span>
<span class="lineNum">     476 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;pm.current_clock_mode_index - 1;</span>
<span class="lineNum">     477 </span>            :                         } else {
<span class="lineNum">     478 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.requested_clock_mode_index = 0;</span>
<span class="lineNum">     479 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dynpm_can_downclock = false;</span>
<span class="lineNum">     480 </span>            :                         }
<span class="lineNum">     481 </span>            :                         /* don't use the power state if crtcs are active and no display flag is set */
<span class="lineNum">     482 </span><span class="lineNoCov">          0 :                         if ((rdev-&gt;pm.active_crtc_count &gt; 0) &amp;&amp;</span>
<span class="lineNum">     483 </span><span class="lineNoCov">          0 :                             (rdev-&gt;pm.power_state[rdev-&gt;pm.requested_power_state_index].</span>
<span class="lineNum">     484 </span><span class="lineNoCov">          0 :                              clock_info[rdev-&gt;pm.requested_clock_mode_index].flags &amp;</span>
<span class="lineNum">     485 </span>            :                              RADEON_PM_MODE_NO_DISPLAY)) {
<span class="lineNum">     486 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.requested_clock_mode_index++;</span>
<span class="lineNum">     487 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">     488 </span>            :                         break;
<span class="lineNum">     489 </span>            :                 case DYNPM_ACTION_UPCLOCK:
<span class="lineNum">     490 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;pm.requested_power_state_index == rdev-&gt;pm.current_power_state_index) {</span>
<span class="lineNum">     491 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;pm.current_clock_mode_index ==</span>
<span class="lineNum">     492 </span><span class="lineNoCov">          0 :                                     (rdev-&gt;pm.power_state[rdev-&gt;pm.requested_power_state_index].num_clock_modes - 1)) {</span>
<span class="lineNum">     493 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.requested_clock_mode_index = rdev-&gt;pm.current_clock_mode_index;</span>
<span class="lineNum">     494 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.dynpm_can_upclock = false;</span>
<span class="lineNum">     495 </span><span class="lineNoCov">          0 :                                 } else</span>
<span class="lineNum">     496 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.requested_clock_mode_index =</span>
<span class="lineNum">     497 </span><span class="lineNoCov">          0 :                                                 rdev-&gt;pm.current_clock_mode_index + 1;</span>
<span class="lineNum">     498 </span>            :                         } else {
<span class="lineNum">     499 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.requested_clock_mode_index =</span>
<span class="lineNum">     500 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.power_state[rdev-&gt;pm.requested_power_state_index].num_clock_modes - 1;</span>
<span class="lineNum">     501 </span><span class="lineNoCov">          0 :                                 rdev-&gt;pm.dynpm_can_upclock = false;</span>
<span class="lineNum">     502 </span>            :                         }
<span class="lineNum">     503 </span>            :                         break;
<span class="lineNum">     504 </span>            :                 case DYNPM_ACTION_DEFAULT:
<span class="lineNum">     505 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_power_state_index = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     506 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.requested_clock_mode_index = 0;</span>
<span class="lineNum">     507 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dynpm_can_upclock = false;</span>
<span class="lineNum">     508 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     509 </span>            :                 case DYNPM_ACTION_NONE:
<span class="lineNum">     510 </span>            :                 default:
<span class="lineNum">     511 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Requested mode for not defined action\n&quot;);</span>
<span class="lineNum">     512 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     513 </span>            :                 }
<span class="lineNum">     514 </span>            :         }
<span class="lineNum">     515 </span>            : 
<span class="lineNum">     516 </span>            :         DRM_DEBUG_DRIVER(&quot;Requested: e: %d m: %d p: %d\n&quot;,
<span class="lineNum">     517 </span>            :                   rdev-&gt;pm.power_state[rdev-&gt;pm.requested_power_state_index].
<span class="lineNum">     518 </span>            :                   clock_info[rdev-&gt;pm.requested_clock_mode_index].sclk,
<span class="lineNum">     519 </span>            :                   rdev-&gt;pm.power_state[rdev-&gt;pm.requested_power_state_index].
<span class="lineNum">     520 </span>            :                   clock_info[rdev-&gt;pm.requested_clock_mode_index].mclk,
<span class="lineNum">     521 </span>            :                   rdev-&gt;pm.power_state[rdev-&gt;pm.requested_power_state_index].
<span class="lineNum">     522 </span>            :                   pcie_lanes);
<a name="523"><span class="lineNum">     523 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     524 </span>            : 
<span class="lineNum">     525 </span><span class="lineNoCov">          0 : void rs780_pm_init_profile(struct radeon_device *rdev)</span>
<span class="lineNum">     526 </span>            : {
<span class="lineNum">     527 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.num_power_states == 2) {</span>
<span class="lineNum">     528 </span>            :                 /* default */
<span class="lineNum">     529 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     530 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     531 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     532 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     533 </span>            :                 /* low sh */
<span class="lineNum">     534 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">     535 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = 0;</span>
<span class="lineNum">     536 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     537 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     538 </span>            :                 /* mid sh */
<span class="lineNum">     539 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">     540 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = 0;</span>
<span class="lineNum">     541 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     542 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     543 </span>            :                 /* high sh */
<span class="lineNum">     544 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">     545 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = 1;</span>
<span class="lineNum">     546 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     547 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     548 </span>            :                 /* low mh */
<span class="lineNum">     549 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">     550 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = 0;</span>
<span class="lineNum">     551 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     552 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     553 </span>            :                 /* mid mh */
<span class="lineNum">     554 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">     555 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = 0;</span>
<span class="lineNum">     556 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     557 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     558 </span>            :                 /* high mh */
<span class="lineNum">     559 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = 0;</span>
<span class="lineNum">     560 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = 1;</span>
<span class="lineNum">     561 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     562 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     563 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;pm.num_power_states == 3) {</span>
<span class="lineNum">     564 </span>            :                 /* default */
<span class="lineNum">     565 </span>            :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;
<span class="lineNum">     566 </span>            :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;
<span class="lineNum">     567 </span>            :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0;
<span class="lineNum">     568 </span>            :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 0;
<span class="lineNum">     569 </span>            :                 /* low sh */
<span class="lineNum">     570 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = 1;</span>
<span class="lineNum">     571 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = 1;</span>
<span class="lineNum">     572 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     573 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     574 </span>            :                 /* mid sh */
<span class="lineNum">     575 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = 1;</span>
<span class="lineNum">     576 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = 1;</span>
<span class="lineNum">     577 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     578 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     579 </span>            :                 /* high sh */
<span class="lineNum">     580 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = 1;</span>
<span class="lineNum">     581 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = 2;</span>
<span class="lineNum">     582 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     583 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     584 </span>            :                 /* low mh */
<span class="lineNum">     585 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = 1;</span>
<span class="lineNum">     586 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = 1;</span>
<span class="lineNum">     587 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     588 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     589 </span>            :                 /* mid mh */
<span class="lineNum">     590 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = 1;</span>
<span class="lineNum">     591 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = 1;</span>
<span class="lineNum">     592 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     593 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     594 </span>            :                 /* high mh */
<span class="lineNum">     595 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = 1;</span>
<span class="lineNum">     596 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = 2;</span>
<span class="lineNum">     597 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     598 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     599 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     600 </span>            :                 /* default */
<span class="lineNum">     601 </span>            :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;
<span class="lineNum">     602 </span>            :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;
<span class="lineNum">     603 </span>            :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0;
<span class="lineNum">     604 </span>            :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 0;
<span class="lineNum">     605 </span>            :                 /* low sh */
<span class="lineNum">     606 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = 2;</span>
<span class="lineNum">     607 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = 2;</span>
<span class="lineNum">     608 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     609 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     610 </span>            :                 /* mid sh */
<span class="lineNum">     611 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = 2;</span>
<span class="lineNum">     612 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = 2;</span>
<span class="lineNum">     613 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     614 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     615 </span>            :                 /* high sh */
<span class="lineNum">     616 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = 2;</span>
<span class="lineNum">     617 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = 3;</span>
<span class="lineNum">     618 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     619 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     620 </span>            :                 /* low mh */
<span class="lineNum">     621 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = 2;</span>
<span class="lineNum">     622 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = 0;</span>
<span class="lineNum">     623 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     624 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     625 </span>            :                 /* mid mh */
<span class="lineNum">     626 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = 2;</span>
<span class="lineNum">     627 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = 0;</span>
<span class="lineNum">     628 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     629 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     630 </span>            :                 /* high mh */
<span class="lineNum">     631 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = 2;</span>
<span class="lineNum">     632 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = 3;</span>
<span class="lineNum">     633 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     634 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     635 </span>            :         }
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     637 </span>            : 
<span class="lineNum">     638 </span><span class="lineNoCov">          0 : void r600_pm_init_profile(struct radeon_device *rdev)</span>
<span class="lineNum">     639 </span>            : {
<span class="lineNum">     640 </span>            :         int idx;
<span class="lineNum">     641 </span>            : 
<span class="lineNum">     642 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_R600) {</span>
<span class="lineNum">     643 </span>            :                 /* XXX */
<span class="lineNum">     644 </span>            :                 /* default */
<span class="lineNum">     645 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     646 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     647 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     648 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     649 </span>            :                 /* low sh */
<span class="lineNum">     650 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     651 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     652 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     653 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     654 </span>            :                 /* mid sh */
<span class="lineNum">     655 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     656 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     657 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     658 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     659 </span>            :                 /* high sh */
<span class="lineNum">     660 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     661 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     662 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     663 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     664 </span>            :                 /* low mh */
<span class="lineNum">     665 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     666 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     667 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     668 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     669 </span>            :                 /* mid mh */
<span class="lineNum">     670 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     671 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     672 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     673 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     674 </span>            :                 /* high mh */
<span class="lineNum">     675 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     676 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;</span>
<span class="lineNum">     677 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     678 </span><span class="lineNoCov">          0 :                 rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     679 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">     680 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;pm.num_power_states &lt; 4) {</span>
<span class="lineNum">     681 </span>            :                         /* default */
<span class="lineNum">     682 </span>            :                         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;
<span class="lineNum">     683 </span>            :                         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;
<span class="lineNum">     684 </span>            :                         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0;
<span class="lineNum">     685 </span>            :                         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 2;
<span class="lineNum">     686 </span>            :                         /* low sh */
<span class="lineNum">     687 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = 1;</span>
<span class="lineNum">     688 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = 1;</span>
<span class="lineNum">     689 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     690 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     691 </span>            :                         /* mid sh */
<span class="lineNum">     692 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = 1;</span>
<span class="lineNum">     693 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = 1;</span>
<span class="lineNum">     694 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     695 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 1;</span>
<span class="lineNum">     696 </span>            :                         /* high sh */
<span class="lineNum">     697 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = 1;</span>
<span class="lineNum">     698 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = 1;</span>
<span class="lineNum">     699 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     700 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx = 2;</span>
<span class="lineNum">     701 </span>            :                         /* low mh */
<span class="lineNum">     702 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = 2;</span>
<span class="lineNum">     703 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = 2;</span>
<span class="lineNum">     704 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     705 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     706 </span>            :                         /* low mh */
<span class="lineNum">     707 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = 2;</span>
<span class="lineNum">     708 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = 2;</span>
<span class="lineNum">     709 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     710 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 1;</span>
<span class="lineNum">     711 </span>            :                         /* high mh */
<span class="lineNum">     712 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = 2;</span>
<span class="lineNum">     713 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = 2;</span>
<span class="lineNum">     714 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     715 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx = 2;</span>
<span class="lineNum">     716 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     717 </span>            :                         /* default */
<span class="lineNum">     718 </span>            :                         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_ps_idx = rdev-&gt;pm.default_power_state_index;
<span class="lineNum">     719 </span>            :                         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_ps_idx = rdev-&gt;pm.default_power_state_index;
<span class="lineNum">     720 </span>            :                         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_off_cm_idx = 0;
<span class="lineNum">     721 </span>            :                         rdev-&gt;pm.profiles[PM_PROFILE_DEFAULT_IDX].dpms_on_cm_idx = 2;
<span class="lineNum">     722 </span>            :                         /* low sh */
<span class="lineNum">     723 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;flags &amp; RADEON_IS_MOBILITY)</span>
<span class="lineNum">     724 </span><span class="lineNoCov">          0 :                                 idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_BATTERY, 0);</span>
<span class="lineNum">     725 </span>            :                         else
<span class="lineNum">     726 </span><span class="lineNoCov">          0 :                                 idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_PERFORMANCE, 0);</span>
<span class="lineNum">     727 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">     728 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">     729 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     730 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_SH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     731 </span>            :                         /* mid sh */
<span class="lineNum">     732 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">     733 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">     734 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     735 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_SH_IDX].dpms_on_cm_idx = 1;</span>
<span class="lineNum">     736 </span>            :                         /* high sh */
<span class="lineNum">     737 </span><span class="lineNoCov">          0 :                         idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_PERFORMANCE, 0);</span>
<span class="lineNum">     738 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">     739 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">     740 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     741 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_SH_IDX].dpms_on_cm_idx = 2;</span>
<span class="lineNum">     742 </span>            :                         /* low mh */
<span class="lineNum">     743 </span><span class="lineNoCov">          0 :                         if (rdev-&gt;flags &amp; RADEON_IS_MOBILITY)</span>
<span class="lineNum">     744 </span><span class="lineNoCov">          0 :                                 idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_BATTERY, 1);</span>
<span class="lineNum">     745 </span>            :                         else
<span class="lineNum">     746 </span><span class="lineNoCov">          0 :                                 idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_PERFORMANCE, 1);</span>
<span class="lineNum">     747 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">     748 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">     749 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     750 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_LOW_MH_IDX].dpms_on_cm_idx = 0;</span>
<span class="lineNum">     751 </span>            :                         /* mid mh */
<span class="lineNum">     752 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">     753 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">     754 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     755 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_MID_MH_IDX].dpms_on_cm_idx = 1;</span>
<span class="lineNum">     756 </span>            :                         /* high mh */
<span class="lineNum">     757 </span><span class="lineNoCov">          0 :                         idx = radeon_pm_get_type_index(rdev, POWER_STATE_TYPE_PERFORMANCE, 1);</span>
<span class="lineNum">     758 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_ps_idx = idx;</span>
<span class="lineNum">     759 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_ps_idx = idx;</span>
<span class="lineNum">     760 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_off_cm_idx = 0;</span>
<span class="lineNum">     761 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.profiles[PM_PROFILE_HIGH_MH_IDX].dpms_on_cm_idx = 2;</span>
<span class="lineNum">     762 </span>            :                 }
<span class="lineNum">     763 </span>            :         }
<a name="764"><span class="lineNum">     764 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     765 </span>            : 
<span class="lineNum">     766 </span><span class="lineNoCov">          0 : void r600_pm_misc(struct radeon_device *rdev)</span>
<span class="lineNum">     767 </span>            : {
<span class="lineNum">     768 </span><span class="lineNoCov">          0 :         int req_ps_idx = rdev-&gt;pm.requested_power_state_index;</span>
<span class="lineNum">     769 </span><span class="lineNoCov">          0 :         int req_cm_idx = rdev-&gt;pm.requested_clock_mode_index;</span>
<span class="lineNum">     770 </span><span class="lineNoCov">          0 :         struct radeon_power_state *ps = &amp;rdev-&gt;pm.power_state[req_ps_idx];</span>
<span class="lineNum">     771 </span><span class="lineNoCov">          0 :         struct radeon_voltage *voltage = &amp;ps-&gt;clock_info[req_cm_idx].voltage;</span>
<span class="lineNum">     772 </span>            : 
<span class="lineNum">     773 </span><span class="lineNoCov">          0 :         if ((voltage-&gt;type == VOLTAGE_SW) &amp;&amp; voltage-&gt;voltage) {</span>
<span class="lineNum">     774 </span>            :                 /* 0xff01 is a flag rather then an actual voltage */
<span class="lineNum">     775 </span><span class="lineNoCov">          0 :                 if (voltage-&gt;voltage == 0xff01)</span>
<span class="lineNum">     776 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">     777 </span><span class="lineNoCov">          0 :                 if (voltage-&gt;voltage != rdev-&gt;pm.current_vddc) {</span>
<span class="lineNum">     778 </span><span class="lineNoCov">          0 :                         radeon_atom_set_voltage(rdev, voltage-&gt;voltage, SET_VOLTAGE_TYPE_ASIC_VDDC);</span>
<span class="lineNum">     779 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.current_vddc = voltage-&gt;voltage;</span>
<span class="lineNum">     780 </span>            :                         DRM_DEBUG_DRIVER(&quot;Setting: v: %d\n&quot;, voltage-&gt;voltage);
<span class="lineNum">     781 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">     782 </span>            :         }
<a name="783"><span class="lineNum">     783 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     784 </span>            : 
<span class="lineNum">     785 </span><span class="lineNoCov">          0 : bool r600_gui_idle(struct radeon_device *rdev)</span>
<span class="lineNum">     786 </span>            : {
<span class="lineNum">     787 </span><span class="lineNoCov">          0 :         if (RREG32(GRBM_STATUS) &amp; GUI_ACTIVE)</span>
<span class="lineNum">     788 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">     789 </span>            :         else
<span class="lineNum">     790 </span><span class="lineNoCov">          0 :                 return true;</span>
<span class="lineNum">     791 </span><span class="lineNoCov">          0 : }</span>
<a name="792"><span class="lineNum">     792 </span>            : </a>
<span class="lineNum">     793 </span>            : /* hpd for digital panel detect/disconnect */
<span class="lineNum">     794 </span><span class="lineNoCov">          0 : bool r600_hpd_sense(struct radeon_device *rdev, enum radeon_hpd_id hpd)</span>
<span class="lineNum">     795 </span>            : {
<span class="lineNum">     796 </span>            :         bool connected = false;
<span class="lineNum">     797 </span>            : 
<span class="lineNum">     798 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">     799 </span><span class="lineNoCov">          0 :                 switch (hpd) {</span>
<span class="lineNum">     800 </span>            :                 case RADEON_HPD_1:
<span class="lineNum">     801 </span><span class="lineNoCov">          0 :                         if (RREG32(DC_HPD1_INT_STATUS) &amp; DC_HPDx_SENSE)</span>
<span class="lineNum">     802 </span><span class="lineNoCov">          0 :                                 connected = true;</span>
<span class="lineNum">     803 </span>            :                         break;
<span class="lineNum">     804 </span>            :                 case RADEON_HPD_2:
<span class="lineNum">     805 </span><span class="lineNoCov">          0 :                         if (RREG32(DC_HPD2_INT_STATUS) &amp; DC_HPDx_SENSE)</span>
<span class="lineNum">     806 </span><span class="lineNoCov">          0 :                                 connected = true;</span>
<span class="lineNum">     807 </span>            :                         break;
<span class="lineNum">     808 </span>            :                 case RADEON_HPD_3:
<span class="lineNum">     809 </span><span class="lineNoCov">          0 :                         if (RREG32(DC_HPD3_INT_STATUS) &amp; DC_HPDx_SENSE)</span>
<span class="lineNum">     810 </span><span class="lineNoCov">          0 :                                 connected = true;</span>
<span class="lineNum">     811 </span>            :                         break;
<span class="lineNum">     812 </span>            :                 case RADEON_HPD_4:
<span class="lineNum">     813 </span><span class="lineNoCov">          0 :                         if (RREG32(DC_HPD4_INT_STATUS) &amp; DC_HPDx_SENSE)</span>
<span class="lineNum">     814 </span><span class="lineNoCov">          0 :                                 connected = true;</span>
<span class="lineNum">     815 </span>            :                         break;
<span class="lineNum">     816 </span>            :                         /* DCE 3.2 */
<span class="lineNum">     817 </span>            :                 case RADEON_HPD_5:
<span class="lineNum">     818 </span><span class="lineNoCov">          0 :                         if (RREG32(DC_HPD5_INT_STATUS) &amp; DC_HPDx_SENSE)</span>
<span class="lineNum">     819 </span><span class="lineNoCov">          0 :                                 connected = true;</span>
<span class="lineNum">     820 </span>            :                         break;
<span class="lineNum">     821 </span>            :                 case RADEON_HPD_6:
<span class="lineNum">     822 </span><span class="lineNoCov">          0 :                         if (RREG32(DC_HPD6_INT_STATUS) &amp; DC_HPDx_SENSE)</span>
<span class="lineNum">     823 </span><span class="lineNoCov">          0 :                                 connected = true;</span>
<span class="lineNum">     824 </span>            :                         break;
<span class="lineNum">     825 </span>            :                 default:
<span class="lineNum">     826 </span>            :                         break;
<span class="lineNum">     827 </span>            :                 }
<span class="lineNum">     828 </span>            :         } else {
<span class="lineNum">     829 </span><span class="lineNoCov">          0 :                 switch (hpd) {</span>
<span class="lineNum">     830 </span>            :                 case RADEON_HPD_1:
<span class="lineNum">     831 </span><span class="lineNoCov">          0 :                         if (RREG32(DC_HOT_PLUG_DETECT1_INT_STATUS) &amp; DC_HOT_PLUG_DETECTx_SENSE)</span>
<span class="lineNum">     832 </span><span class="lineNoCov">          0 :                                 connected = true;</span>
<span class="lineNum">     833 </span>            :                         break;
<span class="lineNum">     834 </span>            :                 case RADEON_HPD_2:
<span class="lineNum">     835 </span><span class="lineNoCov">          0 :                         if (RREG32(DC_HOT_PLUG_DETECT2_INT_STATUS) &amp; DC_HOT_PLUG_DETECTx_SENSE)</span>
<span class="lineNum">     836 </span><span class="lineNoCov">          0 :                                 connected = true;</span>
<span class="lineNum">     837 </span>            :                         break;
<span class="lineNum">     838 </span>            :                 case RADEON_HPD_3:
<span class="lineNum">     839 </span><span class="lineNoCov">          0 :                         if (RREG32(DC_HOT_PLUG_DETECT3_INT_STATUS) &amp; DC_HOT_PLUG_DETECTx_SENSE)</span>
<span class="lineNum">     840 </span><span class="lineNoCov">          0 :                                 connected = true;</span>
<span class="lineNum">     841 </span>            :                         break;
<span class="lineNum">     842 </span>            :                 default:
<span class="lineNum">     843 </span>            :                         break;
<span class="lineNum">     844 </span>            :                 }
<span class="lineNum">     845 </span>            :         }
<span class="lineNum">     846 </span><span class="lineNoCov">          0 :         return connected;</span>
<a name="847"><span class="lineNum">     847 </span>            : }</a>
<span class="lineNum">     848 </span>            : 
<span class="lineNum">     849 </span><span class="lineNoCov">          0 : void r600_hpd_set_polarity(struct radeon_device *rdev,</span>
<span class="lineNum">     850 </span>            :                            enum radeon_hpd_id hpd)
<span class="lineNum">     851 </span>            : {
<span class="lineNum">     852 </span>            :         u32 tmp;
<span class="lineNum">     853 </span><span class="lineNoCov">          0 :         bool connected = r600_hpd_sense(rdev, hpd);</span>
<span class="lineNum">     854 </span>            : 
<span class="lineNum">     855 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">     856 </span><span class="lineNoCov">          0 :                 switch (hpd) {</span>
<span class="lineNum">     857 </span>            :                 case RADEON_HPD_1:
<span class="lineNum">     858 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HPD1_INT_CONTROL);</span>
<span class="lineNum">     859 </span><span class="lineNoCov">          0 :                         if (connected)</span>
<span class="lineNum">     860 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">     861 </span>            :                         else
<span class="lineNum">     862 </span><span class="lineNoCov">          0 :                                 tmp |= DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">     863 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD1_INT_CONTROL, tmp);</span>
<span class="lineNum">     864 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     865 </span>            :                 case RADEON_HPD_2:
<span class="lineNum">     866 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HPD2_INT_CONTROL);</span>
<span class="lineNum">     867 </span><span class="lineNoCov">          0 :                         if (connected)</span>
<span class="lineNum">     868 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">     869 </span>            :                         else
<span class="lineNum">     870 </span><span class="lineNoCov">          0 :                                 tmp |= DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">     871 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD2_INT_CONTROL, tmp);</span>
<span class="lineNum">     872 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     873 </span>            :                 case RADEON_HPD_3:
<span class="lineNum">     874 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HPD3_INT_CONTROL);</span>
<span class="lineNum">     875 </span><span class="lineNoCov">          0 :                         if (connected)</span>
<span class="lineNum">     876 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">     877 </span>            :                         else
<span class="lineNum">     878 </span><span class="lineNoCov">          0 :                                 tmp |= DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">     879 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD3_INT_CONTROL, tmp);</span>
<span class="lineNum">     880 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     881 </span>            :                 case RADEON_HPD_4:
<span class="lineNum">     882 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HPD4_INT_CONTROL);</span>
<span class="lineNum">     883 </span><span class="lineNoCov">          0 :                         if (connected)</span>
<span class="lineNum">     884 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">     885 </span>            :                         else
<span class="lineNum">     886 </span><span class="lineNoCov">          0 :                                 tmp |= DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">     887 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD4_INT_CONTROL, tmp);</span>
<span class="lineNum">     888 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     889 </span>            :                 case RADEON_HPD_5:
<span class="lineNum">     890 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HPD5_INT_CONTROL);</span>
<span class="lineNum">     891 </span><span class="lineNoCov">          0 :                         if (connected)</span>
<span class="lineNum">     892 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">     893 </span>            :                         else
<span class="lineNum">     894 </span><span class="lineNoCov">          0 :                                 tmp |= DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">     895 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD5_INT_CONTROL, tmp);</span>
<span class="lineNum">     896 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     897 </span>            :                         /* DCE 3.2 */
<span class="lineNum">     898 </span>            :                 case RADEON_HPD_6:
<span class="lineNum">     899 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HPD6_INT_CONTROL);</span>
<span class="lineNum">     900 </span><span class="lineNoCov">          0 :                         if (connected)</span>
<span class="lineNum">     901 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">     902 </span>            :                         else
<span class="lineNum">     903 </span><span class="lineNoCov">          0 :                                 tmp |= DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">     904 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD6_INT_CONTROL, tmp);</span>
<span class="lineNum">     905 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     906 </span>            :                 default:
<span class="lineNum">     907 </span>            :                         break;
<span class="lineNum">     908 </span>            :                 }
<span class="lineNum">     909 </span>            :         } else {
<span class="lineNum">     910 </span><span class="lineNoCov">          0 :                 switch (hpd) {</span>
<span class="lineNum">     911 </span>            :                 case RADEON_HPD_1:
<span class="lineNum">     912 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL);</span>
<span class="lineNum">     913 </span><span class="lineNoCov">          0 :                         if (connected)</span>
<span class="lineNum">     914 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~DC_HOT_PLUG_DETECTx_INT_POLARITY;</span>
<span class="lineNum">     915 </span>            :                         else
<span class="lineNum">     916 </span><span class="lineNoCov">          0 :                                 tmp |= DC_HOT_PLUG_DETECTx_INT_POLARITY;</span>
<span class="lineNum">     917 </span><span class="lineNoCov">          0 :                         WREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp);</span>
<span class="lineNum">     918 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     919 </span>            :                 case RADEON_HPD_2:
<span class="lineNum">     920 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL);</span>
<span class="lineNum">     921 </span><span class="lineNoCov">          0 :                         if (connected)</span>
<span class="lineNum">     922 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~DC_HOT_PLUG_DETECTx_INT_POLARITY;</span>
<span class="lineNum">     923 </span>            :                         else
<span class="lineNum">     924 </span><span class="lineNoCov">          0 :                                 tmp |= DC_HOT_PLUG_DETECTx_INT_POLARITY;</span>
<span class="lineNum">     925 </span><span class="lineNoCov">          0 :                         WREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp);</span>
<span class="lineNum">     926 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     927 </span>            :                 case RADEON_HPD_3:
<span class="lineNum">     928 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL);</span>
<span class="lineNum">     929 </span><span class="lineNoCov">          0 :                         if (connected)</span>
<span class="lineNum">     930 </span><span class="lineNoCov">          0 :                                 tmp &amp;= ~DC_HOT_PLUG_DETECTx_INT_POLARITY;</span>
<span class="lineNum">     931 </span>            :                         else
<span class="lineNum">     932 </span><span class="lineNoCov">          0 :                                 tmp |= DC_HOT_PLUG_DETECTx_INT_POLARITY;</span>
<span class="lineNum">     933 </span><span class="lineNoCov">          0 :                         WREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL, tmp);</span>
<span class="lineNum">     934 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">     935 </span>            :                 default:
<span class="lineNum">     936 </span>            :                         break;
<span class="lineNum">     937 </span>            :                 }
<span class="lineNum">     938 </span>            :         }
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">     940 </span>            : 
<span class="lineNum">     941 </span><span class="lineNoCov">          0 : void r600_hpd_init(struct radeon_device *rdev)</span>
<span class="lineNum">     942 </span>            : {
<span class="lineNum">     943 </span><span class="lineNoCov">          0 :         struct drm_device *dev = rdev-&gt;ddev;</span>
<span class="lineNum">     944 </span>            :         struct drm_connector *connector;
<span class="lineNum">     945 </span>            :         unsigned enable = 0;
<span class="lineNum">     946 </span>            : 
<span class="lineNum">     947 </span><span class="lineNoCov">          0 :         list_for_each_entry(connector, &amp;dev-&gt;mode_config.connector_list, head) {</span>
<span class="lineNum">     948 </span><span class="lineNoCov">          0 :                 struct radeon_connector *radeon_connector = to_radeon_connector(connector);</span>
<span class="lineNum">     949 </span>            : 
<span class="lineNum">     950 </span><span class="lineNoCov">          0 :                 if (connector-&gt;connector_type == DRM_MODE_CONNECTOR_eDP ||</span>
<span class="lineNum">     951 </span><span class="lineNoCov">          0 :                     connector-&gt;connector_type == DRM_MODE_CONNECTOR_LVDS) {</span>
<span class="lineNum">     952 </span>            :                         /* don't try to enable hpd on eDP or LVDS avoid breaking the
<span class="lineNum">     953 </span>            :                          * aux dp channel on imac and help (but not completely fix)
<span class="lineNum">     954 </span>            :                          * https://bugzilla.redhat.com/show_bug.cgi?id=726143
<span class="lineNum">     955 </span>            :                          */
<span class="lineNum">     956 </span><span class="lineNoCov">          0 :                         continue;</span>
<span class="lineNum">     957 </span>            :                 }
<span class="lineNum">     958 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">     959 </span>            :                         u32 tmp = DC_HPDx_CONNECTION_TIMER(0x9c4) | DC_HPDx_RX_INT_TIMER(0xfa);
<span class="lineNum">     960 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE32(rdev))</span>
<span class="lineNum">     961 </span><span class="lineNoCov">          0 :                                 tmp |= DC_HPDx_EN;</span>
<span class="lineNum">     962 </span>            : 
<span class="lineNum">     963 </span><span class="lineNoCov">          0 :                         switch (radeon_connector-&gt;hpd.hpd) {</span>
<span class="lineNum">     964 </span>            :                         case RADEON_HPD_1:
<span class="lineNum">     965 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HPD1_CONTROL, tmp);</span>
<span class="lineNum">     966 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     967 </span>            :                         case RADEON_HPD_2:
<span class="lineNum">     968 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HPD2_CONTROL, tmp);</span>
<span class="lineNum">     969 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     970 </span>            :                         case RADEON_HPD_3:
<span class="lineNum">     971 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HPD3_CONTROL, tmp);</span>
<span class="lineNum">     972 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     973 </span>            :                         case RADEON_HPD_4:
<span class="lineNum">     974 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HPD4_CONTROL, tmp);</span>
<span class="lineNum">     975 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     976 </span>            :                                 /* DCE 3.2 */
<span class="lineNum">     977 </span>            :                         case RADEON_HPD_5:
<span class="lineNum">     978 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HPD5_CONTROL, tmp);</span>
<span class="lineNum">     979 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     980 </span>            :                         case RADEON_HPD_6:
<span class="lineNum">     981 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HPD6_CONTROL, tmp);</span>
<span class="lineNum">     982 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     983 </span>            :                         default:
<span class="lineNum">     984 </span>            :                                 break;
<span class="lineNum">     985 </span>            :                         }
<span class="lineNum">     986 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">     987 </span><span class="lineNoCov">          0 :                         switch (radeon_connector-&gt;hpd.hpd) {</span>
<span class="lineNum">     988 </span>            :                         case RADEON_HPD_1:
<span class="lineNum">     989 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HOT_PLUG_DETECT1_CONTROL, DC_HOT_PLUG_DETECTx_EN);</span>
<span class="lineNum">     990 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     991 </span>            :                         case RADEON_HPD_2:
<span class="lineNum">     992 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HOT_PLUG_DETECT2_CONTROL, DC_HOT_PLUG_DETECTx_EN);</span>
<span class="lineNum">     993 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     994 </span>            :                         case RADEON_HPD_3:
<span class="lineNum">     995 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HOT_PLUG_DETECT3_CONTROL, DC_HOT_PLUG_DETECTx_EN);</span>
<span class="lineNum">     996 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">     997 </span>            :                         default:
<span class="lineNum">     998 </span>            :                                 break;
<span class="lineNum">     999 </span>            :                         }
<span class="lineNum">    1000 </span>            :                 }
<span class="lineNum">    1001 </span><span class="lineNoCov">          0 :                 enable |= 1 &lt;&lt; radeon_connector-&gt;hpd.hpd;</span>
<span class="lineNum">    1002 </span><span class="lineNoCov">          0 :                 radeon_hpd_set_polarity(rdev, radeon_connector-&gt;hpd.hpd);</span>
<span class="lineNum">    1003 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1004 </span><span class="lineNoCov">          0 :         radeon_irq_kms_enable_hpd(rdev, enable);</span>
<a name="1005"><span class="lineNum">    1005 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1006 </span>            : 
<span class="lineNum">    1007 </span><span class="lineNoCov">          0 : void r600_hpd_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    1008 </span>            : {
<span class="lineNum">    1009 </span><span class="lineNoCov">          0 :         struct drm_device *dev = rdev-&gt;ddev;</span>
<span class="lineNum">    1010 </span>            :         struct drm_connector *connector;
<span class="lineNum">    1011 </span>            :         unsigned disable = 0;
<span class="lineNum">    1012 </span>            : 
<span class="lineNum">    1013 </span><span class="lineNoCov">          0 :         list_for_each_entry(connector, &amp;dev-&gt;mode_config.connector_list, head) {</span>
<span class="lineNum">    1014 </span><span class="lineNoCov">          0 :                 struct radeon_connector *radeon_connector = to_radeon_connector(connector);</span>
<span class="lineNum">    1015 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">    1016 </span><span class="lineNoCov">          0 :                         switch (radeon_connector-&gt;hpd.hpd) {</span>
<span class="lineNum">    1017 </span>            :                         case RADEON_HPD_1:
<span class="lineNum">    1018 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HPD1_CONTROL, 0);</span>
<span class="lineNum">    1019 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1020 </span>            :                         case RADEON_HPD_2:
<span class="lineNum">    1021 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HPD2_CONTROL, 0);</span>
<span class="lineNum">    1022 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1023 </span>            :                         case RADEON_HPD_3:
<span class="lineNum">    1024 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HPD3_CONTROL, 0);</span>
<span class="lineNum">    1025 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1026 </span>            :                         case RADEON_HPD_4:
<span class="lineNum">    1027 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HPD4_CONTROL, 0);</span>
<span class="lineNum">    1028 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1029 </span>            :                                 /* DCE 3.2 */
<span class="lineNum">    1030 </span>            :                         case RADEON_HPD_5:
<span class="lineNum">    1031 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HPD5_CONTROL, 0);</span>
<span class="lineNum">    1032 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1033 </span>            :                         case RADEON_HPD_6:
<span class="lineNum">    1034 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HPD6_CONTROL, 0);</span>
<span class="lineNum">    1035 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1036 </span>            :                         default:
<span class="lineNum">    1037 </span>            :                                 break;
<span class="lineNum">    1038 </span>            :                         }
<span class="lineNum">    1039 </span>            :                 } else {
<span class="lineNum">    1040 </span><span class="lineNoCov">          0 :                         switch (radeon_connector-&gt;hpd.hpd) {</span>
<span class="lineNum">    1041 </span>            :                         case RADEON_HPD_1:
<span class="lineNum">    1042 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HOT_PLUG_DETECT1_CONTROL, 0);</span>
<span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1044 </span>            :                         case RADEON_HPD_2:
<span class="lineNum">    1045 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HOT_PLUG_DETECT2_CONTROL, 0);</span>
<span class="lineNum">    1046 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1047 </span>            :                         case RADEON_HPD_3:
<span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                                 WREG32(DC_HOT_PLUG_DETECT3_CONTROL, 0);</span>
<span class="lineNum">    1049 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    1050 </span>            :                         default:
<span class="lineNum">    1051 </span>            :                                 break;
<span class="lineNum">    1052 </span>            :                         }
<span class="lineNum">    1053 </span>            :                 }
<span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                 disable |= 1 &lt;&lt; radeon_connector-&gt;hpd.hpd;</span>
<span class="lineNum">    1055 </span>            :         }
<span class="lineNum">    1056 </span><span class="lineNoCov">          0 :         radeon_irq_kms_disable_hpd(rdev, disable);</span>
<span class="lineNum">    1057 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1058 </span>            : 
<span class="lineNum">    1059 </span>            : /*
<a name="1060"><span class="lineNum">    1060 </span>            :  * R600 PCIE GART</a>
<span class="lineNum">    1061 </span>            :  */
<span class="lineNum">    1062 </span><span class="lineNoCov">          0 : void r600_pcie_gart_tlb_flush(struct radeon_device *rdev)</span>
<span class="lineNum">    1063 </span>            : {
<span class="lineNum">    1064 </span>            :         unsigned i;
<span class="lineNum">    1065 </span>            :         u32 tmp;
<span class="lineNum">    1066 </span>            : 
<span class="lineNum">    1067 </span>            :         /* flush hdp cache so updates hit vram */
<span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family &gt;= CHIP_RV770) &amp;&amp; (rdev-&gt;family &lt;= CHIP_RV740) &amp;&amp;</span>
<span class="lineNum">    1069 </span><span class="lineNoCov">          0 :             !(rdev-&gt;flags &amp; RADEON_IS_AGP)) {</span>
<span class="lineNum">    1070 </span><span class="lineNoCov">          0 :                 void __iomem *ptr = (void *)rdev-&gt;gart.ptr;</span>
<span class="lineNum">    1071 </span>            :                 u32 tmp;
<span class="lineNum">    1072 </span>            : 
<span class="lineNum">    1073 </span>            :                 /* r7xx hw bug.  write to HDP_DEBUG1 followed by fb read
<span class="lineNum">    1074 </span>            :                  * rather than write to HDP_REG_COHERENCY_FLUSH_CNTL
<span class="lineNum">    1075 </span>            :                  * This seems to cause problems on some AGP cards. Just use the old
<span class="lineNum">    1076 </span>            :                  * method for them.
<span class="lineNum">    1077 </span>            :                  */
<span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                 WREG32(HDP_DEBUG1, 0);</span>
<span class="lineNum">    1079 </span><span class="lineNoCov">          0 :                 tmp = readl((void __iomem *)ptr);</span>
<span class="lineNum">    1080 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">    1081 </span><span class="lineNoCov">          0 :                 WREG32(R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL, 0x1);</span>
<span class="lineNum">    1082 </span>            : 
<span class="lineNum">    1083 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_INVALIDATION_LOW_ADDR, rdev-&gt;mc.gtt_start &gt;&gt; 12);</span>
<span class="lineNum">    1084 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_INVALIDATION_HIGH_ADDR, (rdev-&gt;mc.gtt_end - 1) &gt;&gt; 12);</span>
<span class="lineNum">    1085 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_REQUEST_RESPONSE, REQUEST_TYPE(1));</span>
<span class="lineNum">    1086 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    1087 </span>            :                 /* read MC_STATUS */
<span class="lineNum">    1088 </span><span class="lineNoCov">          0 :                 tmp = RREG32(VM_CONTEXT0_REQUEST_RESPONSE);</span>
<span class="lineNum">    1089 </span><span class="lineNoCov">          0 :                 tmp = (tmp &amp; RESPONSE_TYPE_MASK) &gt;&gt; RESPONSE_TYPE_SHIFT;</span>
<span class="lineNum">    1090 </span><span class="lineNoCov">          0 :                 if (tmp == 2) {</span>
<span class="lineNum">    1091 </span><span class="lineNoCov">          0 :                         printk(KERN_WARNING &quot;[drm] r600 flush TLB failed\n&quot;);</span>
<span class="lineNum">    1092 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    1093 </span>            :                 }
<span class="lineNum">    1094 </span><span class="lineNoCov">          0 :                 if (tmp) {</span>
<span class="lineNum">    1095 </span><span class="lineNoCov">          0 :                         return;</span>
<span class="lineNum">    1096 </span>            :                 }
<span class="lineNum">    1097 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">    1098 </span>            :         }
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1100 </span>            : 
<span class="lineNum">    1101 </span><span class="lineNoCov">          0 : int r600_pcie_gart_init(struct radeon_device *rdev)</span>
<span class="lineNum">    1102 </span>            : {
<span class="lineNum">    1103 </span>            :         int r;
<span class="lineNum">    1104 </span>            : 
<span class="lineNum">    1105 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.robj) {</span>
<span class="lineNum">    1106 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;R600 PCIE GART already initialized\n&quot;);</span>
<span class="lineNum">    1107 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    1108 </span>            :         }
<span class="lineNum">    1109 </span>            :         /* Initialize common gart structure */
<span class="lineNum">    1110 </span><span class="lineNoCov">          0 :         r = radeon_gart_init(rdev);</span>
<span class="lineNum">    1111 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1113 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.table_size = rdev-&gt;gart.num_gpu_pages * 8;</span>
<span class="lineNum">    1114 </span><span class="lineNoCov">          0 :         return radeon_gart_table_vram_alloc(rdev);</span>
<a name="1115"><span class="lineNum">    1115 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1116 </span>            : 
<span class="lineNum">    1117 </span><span class="lineNoCov">          0 : static int r600_pcie_gart_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    1118 </span>            : {
<span class="lineNum">    1119 </span>            :         u32 tmp;
<span class="lineNum">    1120 </span>            :         int r, i;
<span class="lineNum">    1121 </span>            : 
<span class="lineNum">    1122 </span><span class="lineNoCov">          0 :         if (rdev-&gt;gart.robj == NULL) {</span>
<span class="lineNum">    1123 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;No VRAM object for PCIE GART.\n&quot;);</span>
<span class="lineNum">    1124 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    1125 </span>            :         }
<span class="lineNum">    1126 </span><span class="lineNoCov">          0 :         r = radeon_gart_table_vram_pin(rdev);</span>
<span class="lineNum">    1127 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1128 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1129 </span>            : 
<span class="lineNum">    1130 </span>            :         /* Setup L2 cache */
<span class="lineNum">    1131 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING |</span>
<span class="lineNum">    1132 </span>            :                                 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
<span class="lineNum">    1133 </span>            :                                 EFFECTIVE_L2_QUEUE_SIZE(7));
<span class="lineNum">    1134 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL2, 0);</span>
<span class="lineNum">    1135 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL3, BANK_SELECT_0(0) | BANK_SELECT_1(1));</span>
<span class="lineNum">    1136 </span>            :         /* Setup TLB control */
<span class="lineNum">    1137 </span>            :         tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING |
<span class="lineNum">    1138 </span>            :                 SYSTEM_ACCESS_MODE_NOT_IN_SYS |
<span class="lineNum">    1139 </span>            :                 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) |
<span class="lineNum">    1140 </span>            :                 ENABLE_WAIT_L2_QUERY;
<span class="lineNum">    1141 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL, tmp);</span>
<span class="lineNum">    1142 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL, tmp);</span>
<span class="lineNum">    1143 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL, tmp | ENABLE_L1_STRICT_ORDERING);</span>
<span class="lineNum">    1144 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL, tmp);</span>
<span class="lineNum">    1145 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL, tmp);</span>
<span class="lineNum">    1146 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL, tmp);</span>
<span class="lineNum">    1147 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL, tmp);</span>
<span class="lineNum">    1148 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL, tmp);</span>
<span class="lineNum">    1149 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL, tmp);</span>
<span class="lineNum">    1150 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL, tmp);</span>
<span class="lineNum">    1151 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL, tmp);</span>
<span class="lineNum">    1152 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL, tmp);</span>
<span class="lineNum">    1153 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_UVD_CNTL, tmp);</span>
<span class="lineNum">    1154 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_UVD_CNTL, tmp);</span>
<span class="lineNum">    1155 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE);</span>
<span class="lineNum">    1156 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE);</span>
<span class="lineNum">    1157 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PAGE_TABLE_START_ADDR, rdev-&gt;mc.gtt_start &gt;&gt; 12);</span>
<span class="lineNum">    1158 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PAGE_TABLE_END_ADDR, rdev-&gt;mc.gtt_end &gt;&gt; 12);</span>
<span class="lineNum">    1159 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PAGE_TABLE_BASE_ADDR, rdev-&gt;gart.table_addr &gt;&gt; 12);</span>
<span class="lineNum">    1160 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_CNTL, ENABLE_CONTEXT | PAGE_TABLE_DEPTH(0) |</span>
<span class="lineNum">    1161 </span>            :                                 RANGE_PROTECTION_FAULT_ENABLE_DEFAULT);
<span class="lineNum">    1162 </span><span class="lineNoCov">          0 :         WREG32(VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR,</span>
<span class="lineNum">    1163 </span>            :                         (u32)(rdev-&gt;dummy_page.addr &gt;&gt; 12));
<span class="lineNum">    1164 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; 7; i++)</span>
<span class="lineNum">    1165 </span><span class="lineNoCov">          0 :                 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);</span>
<span class="lineNum">    1166 </span>            : 
<span class="lineNum">    1167 </span><span class="lineNoCov">          0 :         r600_pcie_gart_tlb_flush(rdev);</span>
<span class="lineNum">    1168 </span>            :         DRM_INFO(&quot;PCIE GART of %uM enabled (table at 0x%016llX).\n&quot;,
<span class="lineNum">    1169 </span>            :                  (unsigned)(rdev-&gt;mc.gtt_size &gt;&gt; 20),
<span class="lineNum">    1170 </span>            :                  (unsigned long long)rdev-&gt;gart.table_addr);
<span class="lineNum">    1171 </span><span class="lineNoCov">          0 :         rdev-&gt;gart.ready = true;</span>
<span class="lineNum">    1172 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1173"><span class="lineNum">    1173 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1174 </span>            : 
<span class="lineNum">    1175 </span><span class="lineNoCov">          0 : static void r600_pcie_gart_disable(struct radeon_device *rdev)</span>
<span class="lineNum">    1176 </span>            : {
<span class="lineNum">    1177 </span>            :         u32 tmp;
<span class="lineNum">    1178 </span>            :         int i;
<span class="lineNum">    1179 </span>            : 
<span class="lineNum">    1180 </span>            :         /* Disable all tables */
<span class="lineNum">    1181 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 7; i++)</span>
<span class="lineNum">    1182 </span><span class="lineNoCov">          0 :                 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);</span>
<span class="lineNum">    1183 </span>            : 
<span class="lineNum">    1184 </span>            :         /* Disable L2 cache */
<span class="lineNum">    1185 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL, ENABLE_L2_FRAGMENT_PROCESSING |</span>
<span class="lineNum">    1186 </span>            :                                 EFFECTIVE_L2_QUEUE_SIZE(7));
<span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL3, BANK_SELECT_0(0) | BANK_SELECT_1(1));</span>
<span class="lineNum">    1188 </span>            :         /* Setup L1 TLB control */
<span class="lineNum">    1189 </span>            :         tmp = EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) |
<span class="lineNum">    1190 </span>            :                 ENABLE_WAIT_L2_QUERY;
<span class="lineNum">    1191 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL, tmp);</span>
<span class="lineNum">    1192 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL, tmp);</span>
<span class="lineNum">    1193 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL, tmp);</span>
<span class="lineNum">    1194 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL, tmp);</span>
<span class="lineNum">    1195 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL, tmp);</span>
<span class="lineNum">    1196 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL, tmp);</span>
<span class="lineNum">    1197 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL, tmp);</span>
<span class="lineNum">    1198 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL, tmp);</span>
<span class="lineNum">    1199 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL, tmp);</span>
<span class="lineNum">    1200 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp);</span>
<span class="lineNum">    1201 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL, tmp);</span>
<span class="lineNum">    1202 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL, tmp);</span>
<span class="lineNum">    1203 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL, tmp);</span>
<span class="lineNum">    1204 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL, tmp);</span>
<span class="lineNum">    1205 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_UVD_CNTL, tmp);</span>
<span class="lineNum">    1206 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_UVD_CNTL, tmp);</span>
<span class="lineNum">    1207 </span><span class="lineNoCov">          0 :         radeon_gart_table_vram_unpin(rdev);</span>
<a name="1208"><span class="lineNum">    1208 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1209 </span>            : 
<span class="lineNum">    1210 </span><span class="lineNoCov">          0 : static void r600_pcie_gart_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    1211 </span>            : {
<span class="lineNum">    1212 </span><span class="lineNoCov">          0 :         radeon_gart_fini(rdev);</span>
<span class="lineNum">    1213 </span><span class="lineNoCov">          0 :         r600_pcie_gart_disable(rdev);</span>
<span class="lineNum">    1214 </span><span class="lineNoCov">          0 :         radeon_gart_table_vram_free(rdev);</span>
<a name="1215"><span class="lineNum">    1215 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1216 </span>            : 
<span class="lineNum">    1217 </span><span class="lineNoCov">          0 : static void r600_agp_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    1218 </span>            : {
<span class="lineNum">    1219 </span>            :         u32 tmp;
<span class="lineNum">    1220 </span>            :         int i;
<span class="lineNum">    1221 </span>            : 
<span class="lineNum">    1222 </span>            :         /* Setup L2 cache */
<span class="lineNum">    1223 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL, ENABLE_L2_CACHE | ENABLE_L2_FRAGMENT_PROCESSING |</span>
<span class="lineNum">    1224 </span>            :                                 ENABLE_L2_PTE_CACHE_LRU_UPDATE_BY_WRITE |
<span class="lineNum">    1225 </span>            :                                 EFFECTIVE_L2_QUEUE_SIZE(7));
<span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL2, 0);</span>
<span class="lineNum">    1227 </span><span class="lineNoCov">          0 :         WREG32(VM_L2_CNTL3, BANK_SELECT_0(0) | BANK_SELECT_1(1));</span>
<span class="lineNum">    1228 </span>            :         /* Setup TLB control */
<span class="lineNum">    1229 </span>            :         tmp = ENABLE_L1_TLB | ENABLE_L1_FRAGMENT_PROCESSING |
<span class="lineNum">    1230 </span>            :                 SYSTEM_ACCESS_MODE_NOT_IN_SYS |
<span class="lineNum">    1231 </span>            :                 EFFECTIVE_L1_TLB_SIZE(5) | EFFECTIVE_L1_QUEUE_SIZE(5) |
<span class="lineNum">    1232 </span>            :                 ENABLE_WAIT_L2_QUERY;
<span class="lineNum">    1233 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_SYS_CNTL, tmp);</span>
<span class="lineNum">    1234 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_SYS_CNTL, tmp);</span>
<span class="lineNum">    1235 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_HDP_CNTL, tmp | ENABLE_L1_STRICT_ORDERING);</span>
<span class="lineNum">    1236 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_HDP_CNTL, tmp);</span>
<span class="lineNum">    1237 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCD_RD_A_CNTL, tmp);</span>
<span class="lineNum">    1238 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCD_WR_A_CNTL, tmp);</span>
<span class="lineNum">    1239 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCD_RD_B_CNTL, tmp);</span>
<span class="lineNum">    1240 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCD_WR_B_CNTL, tmp);</span>
<span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_GFX_CNTL, tmp);</span>
<span class="lineNum">    1242 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_GFX_CNTL, tmp);</span>
<span class="lineNum">    1243 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_PDMA_CNTL, tmp);</span>
<span class="lineNum">    1244 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_PDMA_CNTL, tmp);</span>
<span class="lineNum">    1245 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_RD_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE);</span>
<span class="lineNum">    1246 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_L1_TLB_MCB_WR_SEM_CNTL, tmp | ENABLE_SEMAPHORE_MODE);</span>
<span class="lineNum">    1247 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; 7; i++)</span>
<span class="lineNum">    1248 </span><span class="lineNoCov">          0 :                 WREG32(VM_CONTEXT0_CNTL + (i * 4), 0);</span>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1250 </span>            : 
<span class="lineNum">    1251 </span><span class="lineNoCov">          0 : int r600_mc_wait_for_idle(struct radeon_device *rdev)</span>
<span class="lineNum">    1252 </span>            : {
<span class="lineNum">    1253 </span>            :         unsigned i;
<span class="lineNum">    1254 </span>            :         u32 tmp;
<span class="lineNum">    1255 </span>            : 
<span class="lineNum">    1256 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    1257 </span>            :                 /* read MC_STATUS */
<span class="lineNum">    1258 </span><span class="lineNoCov">          0 :                 tmp = RREG32(R_000E50_SRBM_STATUS) &amp; 0x3F00;</span>
<span class="lineNum">    1259 </span><span class="lineNoCov">          0 :                 if (!tmp)</span>
<span class="lineNum">    1260 </span><span class="lineNoCov">          0 :                         return 0;</span>
<span class="lineNum">    1261 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">    1262 </span>            :         }
<span class="lineNum">    1263 </span><span class="lineNoCov">          0 :         return -1;</span>
<a name="1264"><span class="lineNum">    1264 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1265 </span>            : 
<span class="lineNum">    1266 </span><span class="lineNoCov">          0 : uint32_t rs780_mc_rreg(struct radeon_device *rdev, uint32_t reg)</span>
<span class="lineNum">    1267 </span>            : {
<span class="lineNum">    1268 </span>            :         unsigned long flags;
<span class="lineNum">    1269 </span>            :         uint32_t r;
<span class="lineNum">    1270 </span>            : 
<span class="lineNum">    1271 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">    1272 </span><span class="lineNoCov">          0 :         WREG32(R_0028F8_MC_INDEX, S_0028F8_MC_IND_ADDR(reg));</span>
<span class="lineNum">    1273 </span><span class="lineNoCov">          0 :         r = RREG32(R_0028FC_MC_DATA);</span>
<span class="lineNum">    1274 </span><span class="lineNoCov">          0 :         WREG32(R_0028F8_MC_INDEX, ~C_0028F8_MC_IND_ADDR);</span>
<span class="lineNum">    1275 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">    1276 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="1277"><span class="lineNum">    1277 </span>            : }</a>
<span class="lineNum">    1278 </span>            : 
<span class="lineNum">    1279 </span><span class="lineNoCov">          0 : void rs780_mc_wreg(struct radeon_device *rdev, uint32_t reg, uint32_t v)</span>
<span class="lineNum">    1280 </span>            : {
<span class="lineNum">    1281 </span>            :         unsigned long flags;
<span class="lineNum">    1282 </span>            : 
<span class="lineNum">    1283 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<span class="lineNum">    1284 </span><span class="lineNoCov">          0 :         WREG32(R_0028F8_MC_INDEX, S_0028F8_MC_IND_ADDR(reg) |</span>
<span class="lineNum">    1285 </span>            :                 S_0028F8_MC_IND_WR_EN(1));
<span class="lineNum">    1286 </span><span class="lineNoCov">          0 :         WREG32(R_0028FC_MC_DATA, v);</span>
<span class="lineNum">    1287 </span><span class="lineNoCov">          0 :         WREG32(R_0028F8_MC_INDEX, 0x7F);</span>
<span class="lineNum">    1288 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;mc_idx_lock, flags);</span>
<a name="1289"><span class="lineNum">    1289 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1290 </span>            : 
<span class="lineNum">    1291 </span><span class="lineNoCov">          0 : static void r600_mc_program(struct radeon_device *rdev)</span>
<span class="lineNum">    1292 </span>            : {
<span class="lineNum">    1293 </span><span class="lineNoCov">          0 :         struct rv515_mc_save save;</span>
<span class="lineNum">    1294 </span>            :         u32 tmp;
<span class="lineNum">    1295 </span>            :         int i, j;
<span class="lineNum">    1296 </span>            : 
<span class="lineNum">    1297 </span>            :         /* Initialize HDP */
<span class="lineNum">    1298 </span><span class="lineNoCov">          0 :         for (i = 0, j = 0; i &lt; 32; i++, j += 0x18) {</span>
<span class="lineNum">    1299 </span><span class="lineNoCov">          0 :                 WREG32((0x2c14 + j), 0x00000000);</span>
<span class="lineNum">    1300 </span><span class="lineNoCov">          0 :                 WREG32((0x2c18 + j), 0x00000000);</span>
<span class="lineNum">    1301 </span><span class="lineNoCov">          0 :                 WREG32((0x2c1c + j), 0x00000000);</span>
<span class="lineNum">    1302 </span><span class="lineNoCov">          0 :                 WREG32((0x2c20 + j), 0x00000000);</span>
<span class="lineNum">    1303 </span><span class="lineNoCov">          0 :                 WREG32((0x2c24 + j), 0x00000000);</span>
<span class="lineNum">    1304 </span>            :         }
<span class="lineNum">    1305 </span><span class="lineNoCov">          0 :         WREG32(HDP_REG_COHERENCY_FLUSH_CNTL, 0);</span>
<span class="lineNum">    1306 </span>            : 
<span class="lineNum">    1307 </span><span class="lineNoCov">          0 :         rv515_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">    1308 </span><span class="lineNoCov">          0 :         if (r600_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">    1309 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait for MC idle timedout !\n&quot;);</span>
<span class="lineNum">    1310 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1311 </span>            :         /* Lockout access through VGA aperture (doesn't exist before R600) */
<span class="lineNum">    1312 </span><span class="lineNoCov">          0 :         WREG32(VGA_HDP_CONTROL, VGA_MEMORY_DISABLE);</span>
<span class="lineNum">    1313 </span>            :         /* Update configuration */
<span class="lineNum">    1314 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    1315 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;mc.vram_start &lt; rdev-&gt;mc.gtt_start) {</span>
<span class="lineNum">    1316 </span>            :                         /* VRAM before AGP */
<span class="lineNum">    1317 </span><span class="lineNoCov">          0 :                         WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,</span>
<span class="lineNum">    1318 </span>            :                                 rdev-&gt;mc.vram_start &gt;&gt; 12);
<span class="lineNum">    1319 </span><span class="lineNoCov">          0 :                         WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,</span>
<span class="lineNum">    1320 </span>            :                                 rdev-&gt;mc.gtt_end &gt;&gt; 12);
<span class="lineNum">    1321 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1322 </span>            :                         /* VRAM after AGP */
<span class="lineNum">    1323 </span><span class="lineNoCov">          0 :                         WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR,</span>
<span class="lineNum">    1324 </span>            :                                 rdev-&gt;mc.gtt_start &gt;&gt; 12);
<span class="lineNum">    1325 </span><span class="lineNoCov">          0 :                         WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR,</span>
<span class="lineNum">    1326 </span>            :                                 rdev-&gt;mc.vram_end &gt;&gt; 12);
<span class="lineNum">    1327 </span>            :                 }
<span class="lineNum">    1328 </span>            :         } else {
<span class="lineNum">    1329 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_SYSTEM_APERTURE_LOW_ADDR, rdev-&gt;mc.vram_start &gt;&gt; 12);</span>
<span class="lineNum">    1330 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_SYSTEM_APERTURE_HIGH_ADDR, rdev-&gt;mc.vram_end &gt;&gt; 12);</span>
<span class="lineNum">    1331 </span>            :         }
<span class="lineNum">    1332 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_SYSTEM_APERTURE_DEFAULT_ADDR, rdev-&gt;vram_scratch.gpu_addr &gt;&gt; 12);</span>
<span class="lineNum">    1333 </span><span class="lineNoCov">          0 :         tmp = ((rdev-&gt;mc.vram_end &gt;&gt; 24) &amp; 0xFFFF) &lt;&lt; 16;</span>
<span class="lineNum">    1334 </span><span class="lineNoCov">          0 :         tmp |= ((rdev-&gt;mc.vram_start &gt;&gt; 24) &amp; 0xFFFF);</span>
<span class="lineNum">    1335 </span><span class="lineNoCov">          0 :         WREG32(MC_VM_FB_LOCATION, tmp);</span>
<span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         WREG32(HDP_NONSURFACE_BASE, (rdev-&gt;mc.vram_start &gt;&gt; 8));</span>
<span class="lineNum">    1337 </span><span class="lineNoCov">          0 :         WREG32(HDP_NONSURFACE_INFO, (2 &lt;&lt; 7));</span>
<span class="lineNum">    1338 </span><span class="lineNoCov">          0 :         WREG32(HDP_NONSURFACE_SIZE, 0x3FFFFFFF);</span>
<span class="lineNum">    1339 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    1340 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_TOP, rdev-&gt;mc.gtt_end &gt;&gt; 22);</span>
<span class="lineNum">    1341 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_BOT, rdev-&gt;mc.gtt_start &gt;&gt; 22);</span>
<span class="lineNum">    1342 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_BASE, rdev-&gt;mc.agp_base &gt;&gt; 22);</span>
<span class="lineNum">    1343 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1344 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_BASE, 0);</span>
<span class="lineNum">    1345 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_TOP, 0x0FFFFFFF);</span>
<span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                 WREG32(MC_VM_AGP_BOT, 0x0FFFFFFF);</span>
<span class="lineNum">    1347 </span>            :         }
<span class="lineNum">    1348 </span><span class="lineNoCov">          0 :         if (r600_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">    1349 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait for MC idle timedout !\n&quot;);</span>
<span class="lineNum">    1350 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1351 </span><span class="lineNoCov">          0 :         rv515_mc_resume(rdev, &amp;save);</span>
<span class="lineNum">    1352 </span>            :         /* we need to own VRAM, so turn off the VGA renderer here
<span class="lineNum">    1353 </span>            :          * to stop it overwriting our objects */
<span class="lineNum">    1354 </span><span class="lineNoCov">          0 :         rv515_vga_render_disable(rdev);</span>
<span class="lineNum">    1355 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    1356 </span>            : 
<span class="lineNum">    1357 </span>            : /**
<span class="lineNum">    1358 </span>            :  * r600_vram_gtt_location - try to find VRAM &amp; GTT location
<span class="lineNum">    1359 </span>            :  * @rdev: radeon device structure holding all necessary informations
<span class="lineNum">    1360 </span>            :  * @mc: memory controller structure holding memory informations
<span class="lineNum">    1361 </span>            :  *
<span class="lineNum">    1362 </span>            :  * Function will place try to place VRAM at same place as in CPU (PCI)
<span class="lineNum">    1363 </span>            :  * address space as some GPU seems to have issue when we reprogram at
<span class="lineNum">    1364 </span>            :  * different address space.
<span class="lineNum">    1365 </span>            :  *
<span class="lineNum">    1366 </span>            :  * If there is not enough space to fit the unvisible VRAM after the
<span class="lineNum">    1367 </span>            :  * aperture then we limit the VRAM size to the aperture.
<span class="lineNum">    1368 </span>            :  *
<span class="lineNum">    1369 </span>            :  * If we are using AGP then place VRAM adjacent to AGP aperture are we need
<span class="lineNum">    1370 </span>            :  * them to be in one from GPU point of view so that we can program GPU to
<span class="lineNum">    1371 </span>            :  * catch access outside them (weird GPU policy see ??).
<span class="lineNum">    1372 </span>            :  *
<span class="lineNum">    1373 </span>            :  * This function will never fails, worst case are limiting VRAM or GTT.
<span class="lineNum">    1374 </span>            :  *
<span class="lineNum">    1375 </span>            :  * Note: GTT start, end, size should be initialized before calling this
<a name="1376"><span class="lineNum">    1376 </span>            :  * function on AGP platform.</a>
<span class="lineNum">    1377 </span>            :  */
<span class="lineNum">    1378 </span><span class="lineNoCov">          0 : static void r600_vram_gtt_location(struct radeon_device *rdev, struct radeon_mc *mc)</span>
<span class="lineNum">    1379 </span>            : {
<span class="lineNum">    1380 </span>            :         u64 size_bf, size_af;
<span class="lineNum">    1381 </span>            : 
<span class="lineNum">    1382 </span><span class="lineNoCov">          0 :         if (mc-&gt;mc_vram_size &gt; 0xE0000000) {</span>
<span class="lineNum">    1383 </span>            :                 /* leave room for at least 512M GTT */
<span class="lineNum">    1384 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;limiting VRAM\n&quot;);</span>
<span class="lineNum">    1385 </span><span class="lineNoCov">          0 :                 mc-&gt;real_vram_size = 0xE0000000;</span>
<span class="lineNum">    1386 </span><span class="lineNoCov">          0 :                 mc-&gt;mc_vram_size = 0xE0000000;</span>
<span class="lineNum">    1387 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1388 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    1389 </span><span class="lineNoCov">          0 :                 size_bf = mc-&gt;gtt_start;</span>
<span class="lineNum">    1390 </span><span class="lineNoCov">          0 :                 size_af = mc-&gt;mc_mask - mc-&gt;gtt_end;</span>
<span class="lineNum">    1391 </span><span class="lineNoCov">          0 :                 if (size_bf &gt; size_af) {</span>
<span class="lineNum">    1392 </span><span class="lineNoCov">          0 :                         if (mc-&gt;mc_vram_size &gt; size_bf) {</span>
<span class="lineNum">    1393 </span><span class="lineNoCov">          0 :                                 dev_warn(rdev-&gt;dev, &quot;limiting VRAM\n&quot;);</span>
<span class="lineNum">    1394 </span><span class="lineNoCov">          0 :                                 mc-&gt;real_vram_size = size_bf;</span>
<span class="lineNum">    1395 </span><span class="lineNoCov">          0 :                                 mc-&gt;mc_vram_size = size_bf;</span>
<span class="lineNum">    1396 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1397 </span><span class="lineNoCov">          0 :                         mc-&gt;vram_start = mc-&gt;gtt_start - mc-&gt;mc_vram_size;</span>
<span class="lineNum">    1398 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    1399 </span><span class="lineNoCov">          0 :                         if (mc-&gt;mc_vram_size &gt; size_af) {</span>
<span class="lineNum">    1400 </span><span class="lineNoCov">          0 :                                 dev_warn(rdev-&gt;dev, &quot;limiting VRAM\n&quot;);</span>
<span class="lineNum">    1401 </span><span class="lineNoCov">          0 :                                 mc-&gt;real_vram_size = size_af;</span>
<span class="lineNum">    1402 </span><span class="lineNoCov">          0 :                                 mc-&gt;mc_vram_size = size_af;</span>
<span class="lineNum">    1403 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1404 </span><span class="lineNoCov">          0 :                         mc-&gt;vram_start = mc-&gt;gtt_end + 1;</span>
<span class="lineNum">    1405 </span>            :                 }
<span class="lineNum">    1406 </span><span class="lineNoCov">          0 :                 mc-&gt;vram_end = mc-&gt;vram_start + mc-&gt;mc_vram_size - 1;</span>
<span class="lineNum">    1407 </span>            :                 dev_info(rdev-&gt;dev, &quot;VRAM: %lluM 0x%08llX - 0x%08llX (%lluM used)\n&quot;,
<span class="lineNum">    1408 </span>            :                                 mc-&gt;mc_vram_size &gt;&gt; 20, mc-&gt;vram_start,
<span class="lineNum">    1409 </span>            :                                 mc-&gt;vram_end, mc-&gt;real_vram_size &gt;&gt; 20);
<span class="lineNum">    1410 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1411 </span>            :                 u64 base = 0;
<span class="lineNum">    1412 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">    1413 </span><span class="lineNoCov">          0 :                         base = RREG32(MC_VM_FB_LOCATION) &amp; 0xFFFF;</span>
<span class="lineNum">    1414 </span><span class="lineNoCov">          0 :                         base &lt;&lt;= 24;</span>
<span class="lineNum">    1415 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1416 </span><span class="lineNoCov">          0 :                 radeon_vram_location(rdev, &amp;rdev-&gt;mc, base);</span>
<span class="lineNum">    1417 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.gtt_base_align = 0;</span>
<span class="lineNum">    1418 </span><span class="lineNoCov">          0 :                 radeon_gtt_location(rdev, mc);</span>
<span class="lineNum">    1419 </span>            :         }
<a name="1420"><span class="lineNum">    1420 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1421 </span>            : 
<span class="lineNum">    1422 </span><span class="lineNoCov">          0 : static int r600_mc_init(struct radeon_device *rdev)</span>
<span class="lineNum">    1423 </span>            : {
<span class="lineNum">    1424 </span>            :         u32 tmp;
<span class="lineNum">    1425 </span>            :         int chansize, numchan;
<span class="lineNum">    1426 </span>            :         uint32_t h_addr, l_addr;
<span class="lineNum">    1427 </span>            :         unsigned long long k8_addr;
<span class="lineNum">    1428 </span>            : 
<span class="lineNum">    1429 </span>            :         /* Get VRAM informations */
<span class="lineNum">    1430 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_is_ddr = true;</span>
<span class="lineNum">    1431 </span><span class="lineNoCov">          0 :         tmp = RREG32(RAMCFG);</span>
<span class="lineNum">    1432 </span><span class="lineNoCov">          0 :         if (tmp &amp; CHANSIZE_OVERRIDE) {</span>
<span class="lineNum">    1433 </span>            :                 chansize = 16;
<span class="lineNum">    1434 </span><span class="lineNoCov">          0 :         } else if (tmp &amp; CHANSIZE_MASK) {</span>
<span class="lineNum">    1435 </span>            :                 chansize = 64;
<span class="lineNum">    1436 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1437 </span>            :                 chansize = 32;
<span class="lineNum">    1438 </span>            :         }
<span class="lineNum">    1439 </span><span class="lineNoCov">          0 :         tmp = RREG32(CHMAP);</span>
<span class="lineNum">    1440 </span><span class="lineNoCov">          0 :         switch ((tmp &amp; NOOFCHAN_MASK) &gt;&gt; NOOFCHAN_SHIFT) {</span>
<span class="lineNum">    1441 </span>            :         case 0:
<span class="lineNum">    1442 </span>            :         default:
<span class="lineNum">    1443 </span>            :                 numchan = 1;
<span class="lineNum">    1444 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1445 </span>            :         case 1:
<span class="lineNum">    1446 </span>            :                 numchan = 2;
<span class="lineNum">    1447 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1448 </span>            :         case 2:
<span class="lineNum">    1449 </span>            :                 numchan = 4;
<span class="lineNum">    1450 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1451 </span>            :         case 3:
<span class="lineNum">    1452 </span>            :                 numchan = 8;
<span class="lineNum">    1453 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    1454 </span>            :         }
<span class="lineNum">    1455 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.vram_width = numchan * chansize;</span>
<span class="lineNum">    1456 </span>            :         /* Could aper size report 0 ? */
<span class="lineNum">    1457 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.aper_base = rdev-&gt;fb_aper_offset;</span>
<span class="lineNum">    1458 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.aper_size = rdev-&gt;fb_aper_size;</span>
<span class="lineNum">    1459 </span>            :         /* Setup GPU memory space */
<span class="lineNum">    1460 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.mc_vram_size = RREG32(CONFIG_MEMSIZE);</span>
<span class="lineNum">    1461 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.real_vram_size = RREG32(CONFIG_MEMSIZE);</span>
<span class="lineNum">    1462 </span><span class="lineNoCov">          0 :         rdev-&gt;mc.visible_vram_size = rdev-&gt;mc.aper_size;</span>
<span class="lineNum">    1463 </span><span class="lineNoCov">          0 :         r600_vram_gtt_location(rdev, &amp;rdev-&gt;mc);</span>
<span class="lineNum">    1464 </span>            : 
<span class="lineNum">    1465 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP) {</span>
<span class="lineNum">    1466 </span><span class="lineNoCov">          0 :                 rs690_pm_info(rdev);</span>
<span class="lineNum">    1467 </span><span class="lineNoCov">          0 :                 rdev-&gt;mc.igp_sideport_enabled = radeon_atombios_sideport_present(rdev);</span>
<span class="lineNum">    1468 </span>            : 
<span class="lineNum">    1469 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family == CHIP_RS780 || rdev-&gt;family == CHIP_RS880) {</span>
<span class="lineNum">    1470 </span>            :                         /* Use K8 direct mapping for fast fb access. */
<span class="lineNum">    1471 </span><span class="lineNoCov">          0 :                         rdev-&gt;fastfb_working = false;</span>
<span class="lineNum">    1472 </span><span class="lineNoCov">          0 :                         h_addr = G_000012_K8_ADDR_EXT(RREG32_MC(R_000012_MC_MISC_UMA_CNTL));</span>
<span class="lineNum">    1473 </span><span class="lineNoCov">          0 :                         l_addr = RREG32_MC(R_000011_K8_FB_LOCATION);</span>
<span class="lineNum">    1474 </span><span class="lineNoCov">          0 :                         k8_addr = ((unsigned long long)h_addr) &lt;&lt; 32 | l_addr;</span>
<span class="lineNum">    1475 </span>            : #if defined(CONFIG_X86_32) &amp;&amp; !defined(CONFIG_X86_PAE)
<span class="lineNum">    1476 </span>            :                         if (k8_addr + rdev-&gt;mc.visible_vram_size &lt; 0x100000000ULL)
<span class="lineNum">    1477 </span>            : #endif
<span class="lineNum">    1478 </span>            :                         {
<span class="lineNum">    1479 </span>            :                                 /* FastFB shall be used with UMA memory. Here it is simply disabled when sideport
<span class="lineNum">    1480 </span>            :                                 * memory is present.
<span class="lineNum">    1481 </span>            :                                 */
<span class="lineNum">    1482 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;mc.igp_sideport_enabled == false &amp;&amp; radeon_fastfb == 1) {</span>
<span class="lineNum">    1483 </span>            :                                         DRM_INFO(&quot;Direct mapping: aper base at 0x%llx, replaced by direct mapping base 0x%llx.\n&quot;,
<span class="lineNum">    1484 </span>            :                                                 (unsigned long long)rdev-&gt;mc.aper_base, k8_addr);
<span class="lineNum">    1485 </span><span class="lineNoCov">          0 :                                         rdev-&gt;mc.aper_base = (resource_size_t)k8_addr;</span>
<span class="lineNum">    1486 </span><span class="lineNoCov">          0 :                                         rdev-&gt;fastfb_working = true;</span>
<span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    1488 </span>            :                         }
<span class="lineNum">    1489 </span>            :                 }
<span class="lineNum">    1490 </span>            :         }
<span class="lineNum">    1491 </span>            : 
<span class="lineNum">    1492 </span><span class="lineNoCov">          0 :         radeon_update_bandwidth_info(rdev);</span>
<span class="lineNum">    1493 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="1494"><span class="lineNum">    1494 </span>            : }</a>
<span class="lineNum">    1495 </span>            : 
<span class="lineNum">    1496 </span><span class="lineNoCov">          0 : int r600_vram_scratch_init(struct radeon_device *rdev)</span>
<span class="lineNum">    1497 </span>            : {
<span class="lineNum">    1498 </span>            :         int r;
<span class="lineNum">    1499 </span>            : 
<span class="lineNum">    1500 </span><span class="lineNoCov">          0 :         if (rdev-&gt;vram_scratch.robj == NULL) {</span>
<span class="lineNum">    1501 </span><span class="lineNoCov">          0 :                 r = radeon_bo_create(rdev, RADEON_GPU_PAGE_SIZE,</span>
<span class="lineNum">    1502 </span>            :                                      PAGE_SIZE, true, RADEON_GEM_DOMAIN_VRAM,
<span class="lineNum">    1503 </span>            :                                      0, NULL, NULL, &amp;rdev-&gt;vram_scratch.robj);
<span class="lineNum">    1504 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    1505 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    1506 </span>            :                 }
<span class="lineNum">    1507 </span>            :         }
<span class="lineNum">    1508 </span>            : 
<span class="lineNum">    1509 </span><span class="lineNoCov">          0 :         r = radeon_bo_reserve(rdev-&gt;vram_scratch.robj, false);</span>
<span class="lineNum">    1510 </span><span class="lineNoCov">          0 :         if (unlikely(r != 0))</span>
<span class="lineNum">    1511 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1512 </span><span class="lineNoCov">          0 :         r = radeon_bo_pin(rdev-&gt;vram_scratch.robj,</span>
<span class="lineNum">    1513 </span><span class="lineNoCov">          0 :                           RADEON_GEM_DOMAIN_VRAM, &amp;rdev-&gt;vram_scratch.gpu_addr);</span>
<span class="lineNum">    1514 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rdev-&gt;vram_scratch.robj);</span>
<span class="lineNum">    1516 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    1517 </span>            :         }
<span class="lineNum">    1518 </span><span class="lineNoCov">          0 :         r = radeon_bo_kmap(rdev-&gt;vram_scratch.robj,</span>
<span class="lineNum">    1519 </span><span class="lineNoCov">          0 :                                 (void **)&amp;rdev-&gt;vram_scratch.ptr);</span>
<span class="lineNum">    1520 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    1521 </span><span class="lineNoCov">          0 :                 radeon_bo_unpin(rdev-&gt;vram_scratch.robj);</span>
<span class="lineNum">    1522 </span><span class="lineNoCov">          0 :         radeon_bo_unreserve(rdev-&gt;vram_scratch.robj);</span>
<span class="lineNum">    1523 </span>            : 
<span class="lineNum">    1524 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="1525"><span class="lineNum">    1525 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1526 </span>            : 
<span class="lineNum">    1527 </span><span class="lineNoCov">          0 : void r600_vram_scratch_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    1528 </span>            : {
<span class="lineNum">    1529 </span>            :         int r;
<span class="lineNum">    1530 </span>            : 
<span class="lineNum">    1531 </span><span class="lineNoCov">          0 :         if (rdev-&gt;vram_scratch.robj == NULL) {</span>
<span class="lineNum">    1532 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1533 </span>            :         }
<span class="lineNum">    1534 </span><span class="lineNoCov">          0 :         r = radeon_bo_reserve(rdev-&gt;vram_scratch.robj, false);</span>
<span class="lineNum">    1535 </span><span class="lineNoCov">          0 :         if (likely(r == 0)) {</span>
<span class="lineNum">    1536 </span><span class="lineNoCov">          0 :                 radeon_bo_kunmap(rdev-&gt;vram_scratch.robj);</span>
<span class="lineNum">    1537 </span><span class="lineNoCov">          0 :                 radeon_bo_unpin(rdev-&gt;vram_scratch.robj);</span>
<span class="lineNum">    1538 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rdev-&gt;vram_scratch.robj);</span>
<span class="lineNum">    1539 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1540 </span><span class="lineNoCov">          0 :         radeon_bo_unref(&amp;rdev-&gt;vram_scratch.robj);</span>
<a name="1541"><span class="lineNum">    1541 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1542 </span>            : 
<span class="lineNum">    1543 </span><span class="lineNoCov">          0 : void r600_set_bios_scratch_engine_hung(struct radeon_device *rdev, bool hung)</span>
<span class="lineNum">    1544 </span>            : {
<span class="lineNum">    1545 </span><span class="lineNoCov">          0 :         u32 tmp = RREG32(R600_BIOS_3_SCRATCH);</span>
<span class="lineNum">    1546 </span>            : 
<span class="lineNum">    1547 </span><span class="lineNoCov">          0 :         if (hung)</span>
<span class="lineNum">    1548 </span><span class="lineNoCov">          0 :                 tmp |= ATOM_S3_ASIC_GUI_ENGINE_HUNG;</span>
<span class="lineNum">    1549 </span>            :         else
<span class="lineNum">    1550 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~ATOM_S3_ASIC_GUI_ENGINE_HUNG;</span>
<span class="lineNum">    1551 </span>            : 
<span class="lineNum">    1552 </span><span class="lineNoCov">          0 :         WREG32(R600_BIOS_3_SCRATCH, tmp);</span>
<a name="1553"><span class="lineNum">    1553 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1554 </span>            : 
<span class="lineNum">    1555 </span><span class="lineNoCov">          0 : static void r600_print_gpu_status_regs(struct radeon_device *rdev)</span>
<span class="lineNum">    1556 </span>            : {
<span class="lineNum">    1557 </span>            :         dev_info(rdev-&gt;dev, &quot;  R_008010_GRBM_STATUS      = 0x%08X\n&quot;,
<span class="lineNum">    1558 </span>            :                  RREG32(R_008010_GRBM_STATUS));
<span class="lineNum">    1559 </span>            :         dev_info(rdev-&gt;dev, &quot;  R_008014_GRBM_STATUS2     = 0x%08X\n&quot;,
<span class="lineNum">    1560 </span>            :                  RREG32(R_008014_GRBM_STATUS2));
<span class="lineNum">    1561 </span>            :         dev_info(rdev-&gt;dev, &quot;  R_000E50_SRBM_STATUS      = 0x%08X\n&quot;,
<span class="lineNum">    1562 </span>            :                  RREG32(R_000E50_SRBM_STATUS));
<span class="lineNum">    1563 </span>            :         dev_info(rdev-&gt;dev, &quot;  R_008674_CP_STALLED_STAT1 = 0x%08X\n&quot;,
<span class="lineNum">    1564 </span>            :                  RREG32(CP_STALLED_STAT1));
<span class="lineNum">    1565 </span>            :         dev_info(rdev-&gt;dev, &quot;  R_008678_CP_STALLED_STAT2 = 0x%08X\n&quot;,
<span class="lineNum">    1566 </span>            :                  RREG32(CP_STALLED_STAT2));
<span class="lineNum">    1567 </span>            :         dev_info(rdev-&gt;dev, &quot;  R_00867C_CP_BUSY_STAT     = 0x%08X\n&quot;,
<span class="lineNum">    1568 </span>            :                  RREG32(CP_BUSY_STAT));
<span class="lineNum">    1569 </span>            :         dev_info(rdev-&gt;dev, &quot;  R_008680_CP_STAT          = 0x%08X\n&quot;,
<span class="lineNum">    1570 </span>            :                  RREG32(CP_STAT));
<span class="lineNum">    1571 </span>            :         dev_info(rdev-&gt;dev, &quot;  R_00D034_DMA_STATUS_REG   = 0x%08X\n&quot;,
<span class="lineNum">    1572 </span>            :                 RREG32(DMA_STATUS_REG));
<a name="1573"><span class="lineNum">    1573 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1574 </span>            : 
<span class="lineNum">    1575 </span><span class="lineNoCov">          0 : static bool r600_is_display_hung(struct radeon_device *rdev)</span>
<span class="lineNum">    1576 </span>            : {
<span class="lineNum">    1577 </span>            :         u32 crtc_hung = 0;
<span class="lineNum">    1578 </span><span class="lineNoCov">          0 :         u32 crtc_status[2];</span>
<span class="lineNum">    1579 </span>            :         u32 i, j, tmp;
<span class="lineNum">    1580 </span>            : 
<span class="lineNum">    1581 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">    1582 </span><span class="lineNoCov">          0 :                 if (RREG32(AVIVO_D1CRTC_CONTROL + crtc_offsets[i]) &amp; AVIVO_CRTC_EN) {</span>
<span class="lineNum">    1583 </span><span class="lineNoCov">          0 :                         crtc_status[i] = RREG32(AVIVO_D1CRTC_STATUS_HV_COUNT + crtc_offsets[i]);</span>
<span class="lineNum">    1584 </span><span class="lineNoCov">          0 :                         crtc_hung |= (1 &lt;&lt; i);</span>
<span class="lineNum">    1585 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    1586 </span>            :         }
<span class="lineNum">    1587 </span>            : 
<span class="lineNum">    1588 </span><span class="lineNoCov">          0 :         for (j = 0; j &lt; 10; j++) {</span>
<span class="lineNum">    1589 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; rdev-&gt;num_crtc; i++) {</span>
<span class="lineNum">    1590 </span><span class="lineNoCov">          0 :                         if (crtc_hung &amp; (1 &lt;&lt; i)) {</span>
<span class="lineNum">    1591 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(AVIVO_D1CRTC_STATUS_HV_COUNT + crtc_offsets[i]);</span>
<span class="lineNum">    1592 </span><span class="lineNoCov">          0 :                                 if (tmp != crtc_status[i])</span>
<span class="lineNum">    1593 </span><span class="lineNoCov">          0 :                                         crtc_hung &amp;= ~(1 &lt;&lt; i);</span>
<span class="lineNum">    1594 </span>            :                         }
<span class="lineNum">    1595 </span>            :                 }
<span class="lineNum">    1596 </span><span class="lineNoCov">          0 :                 if (crtc_hung == 0)</span>
<span class="lineNum">    1597 </span><span class="lineNoCov">          0 :                         return false;</span>
<span class="lineNum">    1598 </span><span class="lineNoCov">          0 :                 udelay(100);</span>
<span class="lineNum">    1599 </span>            :         }
<span class="lineNum">    1600 </span>            : 
<span class="lineNum">    1601 </span><span class="lineNoCov">          0 :         return true;</span>
<a name="1602"><span class="lineNum">    1602 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1603 </span>            : 
<span class="lineNum">    1604 </span><span class="lineNoCov">          0 : u32 r600_gpu_check_soft_reset(struct radeon_device *rdev)</span>
<span class="lineNum">    1605 </span>            : {
<span class="lineNum">    1606 </span>            :         u32 reset_mask = 0;
<span class="lineNum">    1607 </span>            :         u32 tmp;
<span class="lineNum">    1608 </span>            : 
<span class="lineNum">    1609 </span>            :         /* GRBM_STATUS */
<span class="lineNum">    1610 </span><span class="lineNoCov">          0 :         tmp = RREG32(R_008010_GRBM_STATUS);</span>
<span class="lineNum">    1611 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_RV770) {</span>
<span class="lineNum">    1612 </span><span class="lineNoCov">          0 :                 if (G_008010_PA_BUSY(tmp) | G_008010_SC_BUSY(tmp) |</span>
<span class="lineNum">    1613 </span><span class="lineNoCov">          0 :                     G_008010_SH_BUSY(tmp) | G_008010_SX_BUSY(tmp) |</span>
<span class="lineNum">    1614 </span><span class="lineNoCov">          0 :                     G_008010_TA_BUSY(tmp) | G_008010_VGT_BUSY(tmp) |</span>
<span class="lineNum">    1615 </span><span class="lineNoCov">          0 :                     G_008010_DB03_BUSY(tmp) | G_008010_CB03_BUSY(tmp) |</span>
<span class="lineNum">    1616 </span><span class="lineNoCov">          0 :                     G_008010_SPI03_BUSY(tmp) | G_008010_VGT_BUSY_NO_DMA(tmp))</span>
<span class="lineNum">    1617 </span><span class="lineNoCov">          0 :                         reset_mask |= RADEON_RESET_GFX;</span>
<span class="lineNum">    1618 </span>            :         } else {
<span class="lineNum">    1619 </span><span class="lineNoCov">          0 :                 if (G_008010_PA_BUSY(tmp) | G_008010_SC_BUSY(tmp) |</span>
<span class="lineNum">    1620 </span><span class="lineNoCov">          0 :                     G_008010_SH_BUSY(tmp) | G_008010_SX_BUSY(tmp) |</span>
<span class="lineNum">    1621 </span><span class="lineNoCov">          0 :                     G_008010_TA03_BUSY(tmp) | G_008010_VGT_BUSY(tmp) |</span>
<span class="lineNum">    1622 </span><span class="lineNoCov">          0 :                     G_008010_DB03_BUSY(tmp) | G_008010_CB03_BUSY(tmp) |</span>
<span class="lineNum">    1623 </span><span class="lineNoCov">          0 :                     G_008010_SPI03_BUSY(tmp) | G_008010_VGT_BUSY_NO_DMA(tmp))</span>
<span class="lineNum">    1624 </span><span class="lineNoCov">          0 :                         reset_mask |= RADEON_RESET_GFX;</span>
<span class="lineNum">    1625 </span>            :         }
<span class="lineNum">    1626 </span>            : 
<span class="lineNum">    1627 </span><span class="lineNoCov">          0 :         if (G_008010_CF_RQ_PENDING(tmp) | G_008010_PF_RQ_PENDING(tmp) |</span>
<span class="lineNum">    1628 </span><span class="lineNoCov">          0 :             G_008010_CP_BUSY(tmp) | G_008010_CP_COHERENCY_BUSY(tmp))</span>
<span class="lineNum">    1629 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_CP;</span>
<span class="lineNum">    1630 </span>            : 
<span class="lineNum">    1631 </span><span class="lineNoCov">          0 :         if (G_008010_GRBM_EE_BUSY(tmp))</span>
<span class="lineNum">    1632 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_GRBM | RADEON_RESET_GFX | RADEON_RESET_CP;</span>
<span class="lineNum">    1633 </span>            : 
<span class="lineNum">    1634 </span>            :         /* DMA_STATUS_REG */
<span class="lineNum">    1635 </span><span class="lineNoCov">          0 :         tmp = RREG32(DMA_STATUS_REG);</span>
<span class="lineNum">    1636 </span><span class="lineNoCov">          0 :         if (!(tmp &amp; DMA_IDLE))</span>
<span class="lineNum">    1637 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_DMA;</span>
<span class="lineNum">    1638 </span>            : 
<span class="lineNum">    1639 </span>            :         /* SRBM_STATUS */
<span class="lineNum">    1640 </span><span class="lineNoCov">          0 :         tmp = RREG32(R_000E50_SRBM_STATUS);</span>
<span class="lineNum">    1641 </span><span class="lineNoCov">          0 :         if (G_000E50_RLC_RQ_PENDING(tmp) | G_000E50_RLC_BUSY(tmp))</span>
<span class="lineNum">    1642 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_RLC;</span>
<span class="lineNum">    1643 </span>            : 
<span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         if (G_000E50_IH_BUSY(tmp))</span>
<span class="lineNum">    1645 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_IH;</span>
<span class="lineNum">    1646 </span>            : 
<span class="lineNum">    1647 </span><span class="lineNoCov">          0 :         if (G_000E50_SEM_BUSY(tmp))</span>
<span class="lineNum">    1648 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_SEM;</span>
<span class="lineNum">    1649 </span>            : 
<span class="lineNum">    1650 </span><span class="lineNoCov">          0 :         if (G_000E50_GRBM_RQ_PENDING(tmp))</span>
<span class="lineNum">    1651 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_GRBM;</span>
<span class="lineNum">    1652 </span>            : 
<span class="lineNum">    1653 </span><span class="lineNoCov">          0 :         if (G_000E50_VMC_BUSY(tmp))</span>
<span class="lineNum">    1654 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_VMC;</span>
<span class="lineNum">    1655 </span>            : 
<span class="lineNum">    1656 </span><span class="lineNoCov">          0 :         if (G_000E50_MCB_BUSY(tmp) | G_000E50_MCDZ_BUSY(tmp) |</span>
<span class="lineNum">    1657 </span><span class="lineNoCov">          0 :             G_000E50_MCDY_BUSY(tmp) | G_000E50_MCDX_BUSY(tmp) |</span>
<span class="lineNum">    1658 </span><span class="lineNoCov">          0 :             G_000E50_MCDW_BUSY(tmp))</span>
<span class="lineNum">    1659 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_MC;</span>
<span class="lineNum">    1660 </span>            : 
<span class="lineNum">    1661 </span><span class="lineNoCov">          0 :         if (r600_is_display_hung(rdev))</span>
<span class="lineNum">    1662 </span><span class="lineNoCov">          0 :                 reset_mask |= RADEON_RESET_DISPLAY;</span>
<span class="lineNum">    1663 </span>            : 
<span class="lineNum">    1664 </span>            :         /* Skip MC reset as it's mostly likely not hung, just busy */
<span class="lineNum">    1665 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_MC) {</span>
<span class="lineNum">    1666 </span>            :                 DRM_DEBUG(&quot;MC busy: 0x%08X, clearing.\n&quot;, reset_mask);
<span class="lineNum">    1667 </span><span class="lineNoCov">          0 :                 reset_mask &amp;= ~RADEON_RESET_MC;</span>
<span class="lineNum">    1668 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1669 </span>            : 
<span class="lineNum">    1670 </span><span class="lineNoCov">          0 :         return reset_mask;</span>
<a name="1671"><span class="lineNum">    1671 </span>            : }</a>
<span class="lineNum">    1672 </span>            : 
<span class="lineNum">    1673 </span><span class="lineNoCov">          0 : static void r600_gpu_soft_reset(struct radeon_device *rdev, u32 reset_mask)</span>
<span class="lineNum">    1674 </span>            : {
<span class="lineNum">    1675 </span><span class="lineNoCov">          0 :         struct rv515_mc_save save;</span>
<span class="lineNum">    1676 </span>            :         u32 grbm_soft_reset = 0, srbm_soft_reset = 0;
<span class="lineNum">    1677 </span>            :         u32 tmp;
<span class="lineNum">    1678 </span>            : 
<span class="lineNum">    1679 </span><span class="lineNoCov">          0 :         if (reset_mask == 0)</span>
<span class="lineNum">    1680 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    1681 </span>            : 
<span class="lineNum">    1682 </span>            :         dev_info(rdev-&gt;dev, &quot;GPU softreset: 0x%08X\n&quot;, reset_mask);
<span class="lineNum">    1683 </span>            : 
<span class="lineNum">    1684 </span><span class="lineNoCov">          0 :         r600_print_gpu_status_regs(rdev);</span>
<span class="lineNum">    1685 </span>            : 
<span class="lineNum">    1686 </span>            :         /* Disable CP parsing/prefetching */
<span class="lineNum">    1687 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_RV770)</span>
<span class="lineNum">    1688 </span><span class="lineNoCov">          0 :                 WREG32(R_0086D8_CP_ME_CNTL, S_0086D8_CP_ME_HALT(1) | S_0086D8_CP_PFP_HALT(1));</span>
<span class="lineNum">    1689 </span>            :         else
<span class="lineNum">    1690 </span><span class="lineNoCov">          0 :                 WREG32(R_0086D8_CP_ME_CNTL, S_0086D8_CP_ME_HALT(1));</span>
<span class="lineNum">    1691 </span>            : 
<span class="lineNum">    1692 </span>            :         /* disable the RLC */
<span class="lineNum">    1693 </span><span class="lineNoCov">          0 :         WREG32(RLC_CNTL, 0);</span>
<span class="lineNum">    1694 </span>            : 
<span class="lineNum">    1695 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_DMA) {</span>
<span class="lineNum">    1696 </span>            :                 /* Disable DMA */
<span class="lineNum">    1697 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DMA_RB_CNTL);</span>
<span class="lineNum">    1698 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~DMA_RB_ENABLE;</span>
<span class="lineNum">    1699 </span><span class="lineNoCov">          0 :                 WREG32(DMA_RB_CNTL, tmp);</span>
<span class="lineNum">    1700 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1701 </span>            : 
<span class="lineNum">    1702 </span><span class="lineNoCov">          0 :         mdelay(50);</span>
<span class="lineNum">    1703 </span>            : 
<span class="lineNum">    1704 </span><span class="lineNoCov">          0 :         rv515_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">    1705 </span><span class="lineNoCov">          0 :         if (r600_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">    1706 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait for MC idle timedout !\n&quot;);</span>
<span class="lineNum">    1707 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1708 </span>            : 
<span class="lineNum">    1709 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; (RADEON_RESET_GFX | RADEON_RESET_COMPUTE)) {</span>
<span class="lineNum">    1710 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_RV770)</span>
<span class="lineNum">    1711 </span><span class="lineNoCov">          0 :                         grbm_soft_reset |= S_008020_SOFT_RESET_DB(1) |</span>
<span class="lineNum">    1712 </span>            :                                 S_008020_SOFT_RESET_CB(1) |
<span class="lineNum">    1713 </span>            :                                 S_008020_SOFT_RESET_PA(1) |
<span class="lineNum">    1714 </span>            :                                 S_008020_SOFT_RESET_SC(1) |
<span class="lineNum">    1715 </span>            :                                 S_008020_SOFT_RESET_SPI(1) |
<span class="lineNum">    1716 </span>            :                                 S_008020_SOFT_RESET_SX(1) |
<span class="lineNum">    1717 </span>            :                                 S_008020_SOFT_RESET_SH(1) |
<span class="lineNum">    1718 </span>            :                                 S_008020_SOFT_RESET_TC(1) |
<span class="lineNum">    1719 </span>            :                                 S_008020_SOFT_RESET_TA(1) |
<span class="lineNum">    1720 </span>            :                                 S_008020_SOFT_RESET_VC(1) |
<span class="lineNum">    1721 </span>            :                                 S_008020_SOFT_RESET_VGT(1);
<span class="lineNum">    1722 </span>            :                 else
<span class="lineNum">    1723 </span>            :                         grbm_soft_reset |= S_008020_SOFT_RESET_CR(1) |
<span class="lineNum">    1724 </span>            :                                 S_008020_SOFT_RESET_DB(1) |
<span class="lineNum">    1725 </span>            :                                 S_008020_SOFT_RESET_CB(1) |
<span class="lineNum">    1726 </span>            :                                 S_008020_SOFT_RESET_PA(1) |
<span class="lineNum">    1727 </span>            :                                 S_008020_SOFT_RESET_SC(1) |
<span class="lineNum">    1728 </span>            :                                 S_008020_SOFT_RESET_SMX(1) |
<span class="lineNum">    1729 </span>            :                                 S_008020_SOFT_RESET_SPI(1) |
<span class="lineNum">    1730 </span>            :                                 S_008020_SOFT_RESET_SX(1) |
<span class="lineNum">    1731 </span>            :                                 S_008020_SOFT_RESET_SH(1) |
<span class="lineNum">    1732 </span>            :                                 S_008020_SOFT_RESET_TC(1) |
<span class="lineNum">    1733 </span>            :                                 S_008020_SOFT_RESET_TA(1) |
<span class="lineNum">    1734 </span>            :                                 S_008020_SOFT_RESET_VC(1) |
<span class="lineNum">    1735 </span>            :                                 S_008020_SOFT_RESET_VGT(1);
<span class="lineNum">    1736 </span>            :         }
<span class="lineNum">    1737 </span>            : 
<span class="lineNum">    1738 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_CP) {</span>
<span class="lineNum">    1739 </span><span class="lineNoCov">          0 :                 grbm_soft_reset |= S_008020_SOFT_RESET_CP(1) |</span>
<span class="lineNum">    1740 </span>            :                         S_008020_SOFT_RESET_VGT(1);
<span class="lineNum">    1741 </span>            : 
<span class="lineNum">    1742 </span>            :                 srbm_soft_reset |= S_000E60_SOFT_RESET_GRBM(1);
<span class="lineNum">    1743 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1744 </span>            : 
<span class="lineNum">    1745 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_DMA) {</span>
<span class="lineNum">    1746 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;family &gt;= CHIP_RV770)</span>
<span class="lineNum">    1747 </span><span class="lineNoCov">          0 :                         srbm_soft_reset |= RV770_SOFT_RESET_DMA;</span>
<span class="lineNum">    1748 </span>            :                 else
<span class="lineNum">    1749 </span><span class="lineNoCov">          0 :                         srbm_soft_reset |= SOFT_RESET_DMA;</span>
<span class="lineNum">    1750 </span>            :         }
<span class="lineNum">    1751 </span>            : 
<span class="lineNum">    1752 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_RLC)</span>
<span class="lineNum">    1753 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= S_000E60_SOFT_RESET_RLC(1);</span>
<span class="lineNum">    1754 </span>            : 
<span class="lineNum">    1755 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_SEM)</span>
<span class="lineNum">    1756 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= S_000E60_SOFT_RESET_SEM(1);</span>
<span class="lineNum">    1757 </span>            : 
<span class="lineNum">    1758 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_IH)</span>
<span class="lineNum">    1759 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= S_000E60_SOFT_RESET_IH(1);</span>
<span class="lineNum">    1760 </span>            : 
<span class="lineNum">    1761 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_GRBM)</span>
<span class="lineNum">    1762 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= S_000E60_SOFT_RESET_GRBM(1);</span>
<span class="lineNum">    1763 </span>            : 
<span class="lineNum">    1764 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_IGP)) {</span>
<span class="lineNum">    1765 </span><span class="lineNoCov">          0 :                 if (reset_mask &amp; RADEON_RESET_MC)</span>
<span class="lineNum">    1766 </span><span class="lineNoCov">          0 :                         srbm_soft_reset |= S_000E60_SOFT_RESET_MC(1);</span>
<span class="lineNum">    1767 </span>            :         }
<span class="lineNum">    1768 </span>            : 
<span class="lineNum">    1769 </span><span class="lineNoCov">          0 :         if (reset_mask &amp; RADEON_RESET_VMC)</span>
<span class="lineNum">    1770 </span><span class="lineNoCov">          0 :                 srbm_soft_reset |= S_000E60_SOFT_RESET_VMC(1);</span>
<span class="lineNum">    1771 </span>            : 
<span class="lineNum">    1772 </span><span class="lineNoCov">          0 :         if (grbm_soft_reset) {</span>
<span class="lineNum">    1773 </span><span class="lineNoCov">          0 :                 tmp = RREG32(R_008020_GRBM_SOFT_RESET);</span>
<span class="lineNum">    1774 </span><span class="lineNoCov">          0 :                 tmp |= grbm_soft_reset;</span>
<span class="lineNum">    1775 </span>            :                 dev_info(rdev-&gt;dev, &quot;R_008020_GRBM_SOFT_RESET=0x%08X\n&quot;, tmp);
<span class="lineNum">    1776 </span><span class="lineNoCov">          0 :                 WREG32(R_008020_GRBM_SOFT_RESET, tmp);</span>
<span class="lineNum">    1777 </span><span class="lineNoCov">          0 :                 tmp = RREG32(R_008020_GRBM_SOFT_RESET);</span>
<span class="lineNum">    1778 </span>            : 
<span class="lineNum">    1779 </span><span class="lineNoCov">          0 :                 udelay(50);</span>
<span class="lineNum">    1780 </span>            : 
<span class="lineNum">    1781 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~grbm_soft_reset;</span>
<span class="lineNum">    1782 </span><span class="lineNoCov">          0 :                 WREG32(R_008020_GRBM_SOFT_RESET, tmp);</span>
<span class="lineNum">    1783 </span><span class="lineNoCov">          0 :                 tmp = RREG32(R_008020_GRBM_SOFT_RESET);</span>
<span class="lineNum">    1784 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1785 </span>            : 
<span class="lineNum">    1786 </span><span class="lineNoCov">          0 :         if (srbm_soft_reset) {</span>
<span class="lineNum">    1787 </span><span class="lineNoCov">          0 :                 tmp = RREG32(SRBM_SOFT_RESET);</span>
<span class="lineNum">    1788 </span><span class="lineNoCov">          0 :                 tmp |= srbm_soft_reset;</span>
<span class="lineNum">    1789 </span>            :                 dev_info(rdev-&gt;dev, &quot;SRBM_SOFT_RESET=0x%08X\n&quot;, tmp);
<span class="lineNum">    1790 </span><span class="lineNoCov">          0 :                 WREG32(SRBM_SOFT_RESET, tmp);</span>
<span class="lineNum">    1791 </span><span class="lineNoCov">          0 :                 tmp = RREG32(SRBM_SOFT_RESET);</span>
<span class="lineNum">    1792 </span>            : 
<span class="lineNum">    1793 </span><span class="lineNoCov">          0 :                 udelay(50);</span>
<span class="lineNum">    1794 </span>            : 
<span class="lineNum">    1795 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~srbm_soft_reset;</span>
<span class="lineNum">    1796 </span><span class="lineNoCov">          0 :                 WREG32(SRBM_SOFT_RESET, tmp);</span>
<span class="lineNum">    1797 </span><span class="lineNoCov">          0 :                 tmp = RREG32(SRBM_SOFT_RESET);</span>
<span class="lineNum">    1798 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1799 </span>            : 
<span class="lineNum">    1800 </span>            :         /* Wait a little for things to settle down */
<span class="lineNum">    1801 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    1802 </span>            : 
<span class="lineNum">    1803 </span><span class="lineNoCov">          0 :         rv515_mc_resume(rdev, &amp;save);</span>
<span class="lineNum">    1804 </span><span class="lineNoCov">          0 :         udelay(50);</span>
<span class="lineNum">    1805 </span>            : 
<span class="lineNum">    1806 </span><span class="lineNoCov">          0 :         r600_print_gpu_status_regs(rdev);</span>
<a name="1807"><span class="lineNum">    1807 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1808 </span>            : 
<span class="lineNum">    1809 </span><span class="lineNoCov">          0 : static void r600_gpu_pci_config_reset(struct radeon_device *rdev)</span>
<span class="lineNum">    1810 </span>            : {
<span class="lineNum">    1811 </span><span class="lineNoCov">          0 :         struct rv515_mc_save save;</span>
<span class="lineNum">    1812 </span>            :         u32 tmp, i;
<span class="lineNum">    1813 </span>            : 
<span class="lineNum">    1814 </span>            :         dev_info(rdev-&gt;dev, &quot;GPU pci config reset\n&quot;);
<span class="lineNum">    1815 </span>            : 
<span class="lineNum">    1816 </span>            :         /* disable dpm? */
<span class="lineNum">    1817 </span>            : 
<span class="lineNum">    1818 </span>            :         /* Disable CP parsing/prefetching */
<span class="lineNum">    1819 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_RV770)</span>
<span class="lineNum">    1820 </span><span class="lineNoCov">          0 :                 WREG32(R_0086D8_CP_ME_CNTL, S_0086D8_CP_ME_HALT(1) | S_0086D8_CP_PFP_HALT(1));</span>
<span class="lineNum">    1821 </span>            :         else
<span class="lineNum">    1822 </span><span class="lineNoCov">          0 :                 WREG32(R_0086D8_CP_ME_CNTL, S_0086D8_CP_ME_HALT(1));</span>
<span class="lineNum">    1823 </span>            : 
<span class="lineNum">    1824 </span>            :         /* disable the RLC */
<span class="lineNum">    1825 </span><span class="lineNoCov">          0 :         WREG32(RLC_CNTL, 0);</span>
<span class="lineNum">    1826 </span>            : 
<span class="lineNum">    1827 </span>            :         /* Disable DMA */
<span class="lineNum">    1828 </span><span class="lineNoCov">          0 :         tmp = RREG32(DMA_RB_CNTL);</span>
<span class="lineNum">    1829 </span><span class="lineNoCov">          0 :         tmp &amp;= ~DMA_RB_ENABLE;</span>
<span class="lineNum">    1830 </span><span class="lineNoCov">          0 :         WREG32(DMA_RB_CNTL, tmp);</span>
<span class="lineNum">    1831 </span>            : 
<span class="lineNum">    1832 </span><span class="lineNoCov">          0 :         mdelay(50);</span>
<span class="lineNum">    1833 </span>            : 
<span class="lineNum">    1834 </span>            :         /* set mclk/sclk to bypass */
<span class="lineNum">    1835 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_RV770)</span>
<span class="lineNum">    1836 </span><span class="lineNoCov">          0 :                 rv770_set_clk_bypass_mode(rdev);</span>
<span class="lineNum">    1837 </span>            :         /* disable BM */
<span class="lineNum">    1838 </span>            :         pci_clear_master(rdev-&gt;pdev);
<span class="lineNum">    1839 </span>            :         /* disable mem access */
<span class="lineNum">    1840 </span><span class="lineNoCov">          0 :         rv515_mc_stop(rdev, &amp;save);</span>
<span class="lineNum">    1841 </span><span class="lineNoCov">          0 :         if (r600_mc_wait_for_idle(rdev)) {</span>
<span class="lineNum">    1842 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;Wait for MC idle timedout !\n&quot;);</span>
<span class="lineNum">    1843 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    1844 </span>            : 
<span class="lineNum">    1845 </span>            :         /* BIF reset workaround.  Not sure if this is needed on 6xx */
<span class="lineNum">    1846 </span><span class="lineNoCov">          0 :         tmp = RREG32(BUS_CNTL);</span>
<span class="lineNum">    1847 </span><span class="lineNoCov">          0 :         tmp |= VGA_COHE_SPEC_TIMER_DIS;</span>
<span class="lineNum">    1848 </span><span class="lineNoCov">          0 :         WREG32(BUS_CNTL, tmp);</span>
<span class="lineNum">    1849 </span>            : 
<span class="lineNum">    1850 </span><span class="lineNoCov">          0 :         tmp = RREG32(BIF_SCRATCH0);</span>
<span class="lineNum">    1851 </span>            : 
<span class="lineNum">    1852 </span>            :         /* reset */
<span class="lineNum">    1853 </span><span class="lineNoCov">          0 :         radeon_pci_config_reset(rdev);</span>
<span class="lineNum">    1854 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    1855 </span>            : 
<span class="lineNum">    1856 </span>            :         /* BIF reset workaround.  Not sure if this is needed on 6xx */
<span class="lineNum">    1857 </span>            :         tmp = SOFT_RESET_BIF;
<span class="lineNum">    1858 </span><span class="lineNoCov">          0 :         WREG32(SRBM_SOFT_RESET, tmp);</span>
<span class="lineNum">    1859 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    1860 </span><span class="lineNoCov">          0 :         WREG32(SRBM_SOFT_RESET, 0);</span>
<span class="lineNum">    1861 </span>            : 
<span class="lineNum">    1862 </span>            :         /* wait for asic to come out of reset */
<span class="lineNum">    1863 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    1864 </span><span class="lineNoCov">          0 :                 if (RREG32(CONFIG_MEMSIZE) != 0xffffffff)</span>
<span class="lineNum">    1865 </span>            :                         break;
<span class="lineNum">    1866 </span><span class="lineNoCov">          0 :                 udelay(1);</span>
<span class="lineNum">    1867 </span>            :         }
<a name="1868"><span class="lineNum">    1868 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1869 </span>            : 
<span class="lineNum">    1870 </span><span class="lineNoCov">          0 : int r600_asic_reset(struct radeon_device *rdev)</span>
<span class="lineNum">    1871 </span>            : {
<span class="lineNum">    1872 </span>            :         u32 reset_mask;
<span class="lineNum">    1873 </span>            : 
<span class="lineNum">    1874 </span><span class="lineNoCov">          0 :         reset_mask = r600_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">    1875 </span>            : 
<span class="lineNum">    1876 </span><span class="lineNoCov">          0 :         if (reset_mask)</span>
<span class="lineNum">    1877 </span><span class="lineNoCov">          0 :                 r600_set_bios_scratch_engine_hung(rdev, true);</span>
<span class="lineNum">    1878 </span>            : 
<span class="lineNum">    1879 </span>            :         /* try soft reset */
<span class="lineNum">    1880 </span><span class="lineNoCov">          0 :         r600_gpu_soft_reset(rdev, reset_mask);</span>
<span class="lineNum">    1881 </span>            : 
<span class="lineNum">    1882 </span><span class="lineNoCov">          0 :         reset_mask = r600_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">    1883 </span>            : 
<span class="lineNum">    1884 </span>            :         /* try pci config reset */
<span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         if (reset_mask &amp;&amp; radeon_hard_reset)</span>
<span class="lineNum">    1886 </span><span class="lineNoCov">          0 :                 r600_gpu_pci_config_reset(rdev);</span>
<span class="lineNum">    1887 </span>            : 
<span class="lineNum">    1888 </span><span class="lineNoCov">          0 :         reset_mask = r600_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">    1889 </span>            : 
<span class="lineNum">    1890 </span><span class="lineNoCov">          0 :         if (!reset_mask)</span>
<span class="lineNum">    1891 </span><span class="lineNoCov">          0 :                 r600_set_bios_scratch_engine_hung(rdev, false);</span>
<span class="lineNum">    1892 </span>            : 
<span class="lineNum">    1893 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    1894 </span>            : }
<span class="lineNum">    1895 </span>            : 
<span class="lineNum">    1896 </span>            : /**
<span class="lineNum">    1897 </span>            :  * r600_gfx_is_lockup - Check if the GFX engine is locked up
<span class="lineNum">    1898 </span>            :  *
<span class="lineNum">    1899 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    1900 </span>            :  * @ring: radeon_ring structure holding ring information
<span class="lineNum">    1901 </span>            :  *
<span class="lineNum">    1902 </span>            :  * Check if the GFX engine is locked up.
<a name="1903"><span class="lineNum">    1903 </span>            :  * Returns true if the engine appears to be locked up, false if not.</a>
<span class="lineNum">    1904 </span>            :  */
<span class="lineNum">    1905 </span><span class="lineNoCov">          0 : bool r600_gfx_is_lockup(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">    1906 </span>            : {
<span class="lineNum">    1907 </span><span class="lineNoCov">          0 :         u32 reset_mask = r600_gpu_check_soft_reset(rdev);</span>
<span class="lineNum">    1908 </span>            : 
<span class="lineNum">    1909 </span><span class="lineNoCov">          0 :         if (!(reset_mask &amp; (RADEON_RESET_GFX |</span>
<span class="lineNum">    1910 </span>            :                             RADEON_RESET_COMPUTE |
<span class="lineNum">    1911 </span>            :                             RADEON_RESET_CP))) {
<span class="lineNum">    1912 </span><span class="lineNoCov">          0 :                 radeon_ring_lockup_update(rdev, ring);</span>
<span class="lineNum">    1913 </span><span class="lineNoCov">          0 :                 return false;</span>
<span class="lineNum">    1914 </span>            :         }
<span class="lineNum">    1915 </span><span class="lineNoCov">          0 :         return radeon_ring_test_lockup(rdev, ring);</span>
<a name="1916"><span class="lineNum">    1916 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    1917 </span>            : 
<span class="lineNum">    1918 </span><span class="lineNoCov">          0 : u32 r6xx_remap_render_backend(struct radeon_device *rdev,</span>
<span class="lineNum">    1919 </span>            :                               u32 tiling_pipe_num,
<span class="lineNum">    1920 </span>            :                               u32 max_rb_num,
<span class="lineNum">    1921 </span>            :                               u32 total_max_rb_num,
<span class="lineNum">    1922 </span>            :                               u32 disabled_rb_mask)
<span class="lineNum">    1923 </span>            : {
<span class="lineNum">    1924 </span>            :         u32 rendering_pipe_num, rb_num_width, req_rb_num;
<span class="lineNum">    1925 </span>            :         u32 pipe_rb_ratio, pipe_rb_remain, tmp;
<span class="lineNum">    1926 </span><span class="lineNoCov">          0 :         u32 data = 0, mask = 1 &lt;&lt; (max_rb_num - 1);</span>
<span class="lineNum">    1927 </span>            :         unsigned i, j;
<span class="lineNum">    1928 </span>            : 
<span class="lineNum">    1929 </span>            :         /* mask out the RBs that don't exist on that asic */
<span class="lineNum">    1930 </span><span class="lineNoCov">          0 :         tmp = disabled_rb_mask | ((0xff &lt;&lt; max_rb_num) &amp; 0xff);</span>
<span class="lineNum">    1931 </span>            :         /* make sure at least one RB is available */
<span class="lineNum">    1932 </span><span class="lineNoCov">          0 :         if ((tmp &amp; 0xff) != 0xff)</span>
<span class="lineNum">    1933 </span><span class="lineNoCov">          0 :                 disabled_rb_mask = tmp;</span>
<span class="lineNum">    1934 </span>            : 
<span class="lineNum">    1935 </span><span class="lineNoCov">          0 :         rendering_pipe_num = 1 &lt;&lt; tiling_pipe_num;</span>
<span class="lineNum">    1936 </span><span class="lineNoCov">          0 :         req_rb_num = total_max_rb_num - r600_count_pipe_bits(disabled_rb_mask);</span>
<span class="lineNum">    1937 </span><span class="lineNoCov">          0 :         BUG_ON(rendering_pipe_num &lt; req_rb_num);</span>
<span class="lineNum">    1938 </span>            : 
<span class="lineNum">    1939 </span><span class="lineNoCov">          0 :         pipe_rb_ratio = rendering_pipe_num / req_rb_num;</span>
<span class="lineNum">    1940 </span><span class="lineNoCov">          0 :         pipe_rb_remain = rendering_pipe_num - pipe_rb_ratio * req_rb_num;</span>
<span class="lineNum">    1941 </span>            : 
<span class="lineNum">    1942 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &lt;= CHIP_RV740) {</span>
<span class="lineNum">    1943 </span>            :                 /* r6xx/r7xx */
<span class="lineNum">    1944 </span>            :                 rb_num_width = 2;
<span class="lineNum">    1945 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    1946 </span>            :                 /* eg+ */
<span class="lineNum">    1947 </span>            :                 rb_num_width = 4;
<span class="lineNum">    1948 </span>            :         }
<span class="lineNum">    1949 </span>            : 
<span class="lineNum">    1950 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; max_rb_num; i++) {</span>
<span class="lineNum">    1951 </span><span class="lineNoCov">          0 :                 if (!(mask &amp; disabled_rb_mask)) {</span>
<span class="lineNum">    1952 </span><span class="lineNoCov">          0 :                         for (j = 0; j &lt; pipe_rb_ratio; j++) {</span>
<span class="lineNum">    1953 </span><span class="lineNoCov">          0 :                                 data &lt;&lt;= rb_num_width;</span>
<span class="lineNum">    1954 </span><span class="lineNoCov">          0 :                                 data |= max_rb_num - i - 1;</span>
<span class="lineNum">    1955 </span>            :                         }
<span class="lineNum">    1956 </span><span class="lineNoCov">          0 :                         if (pipe_rb_remain) {</span>
<span class="lineNum">    1957 </span><span class="lineNoCov">          0 :                                 data &lt;&lt;= rb_num_width;</span>
<span class="lineNum">    1958 </span><span class="lineNoCov">          0 :                                 data |= max_rb_num - i - 1;</span>
<span class="lineNum">    1959 </span><span class="lineNoCov">          0 :                                 pipe_rb_remain--;</span>
<span class="lineNum">    1960 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    1961 </span>            :                 }
<span class="lineNum">    1962 </span><span class="lineNoCov">          0 :                 mask &gt;&gt;= 1;</span>
<span class="lineNum">    1963 </span>            :         }
<span class="lineNum">    1964 </span>            : 
<span class="lineNum">    1965 </span><span class="lineNoCov">          0 :         return data;</span>
<a name="1966"><span class="lineNum">    1966 </span>            : }</a>
<span class="lineNum">    1967 </span>            : 
<span class="lineNum">    1968 </span><span class="lineNoCov">          0 : int r600_count_pipe_bits(uint32_t val)</span>
<span class="lineNum">    1969 </span>            : {
<span class="lineNum">    1970 </span><span class="lineNoCov">          0 :         return hweight32(val);</span>
<a name="1971"><span class="lineNum">    1971 </span>            : }</a>
<span class="lineNum">    1972 </span>            : 
<span class="lineNum">    1973 </span><span class="lineNoCov">          0 : static void r600_gpu_init(struct radeon_device *rdev)</span>
<span class="lineNum">    1974 </span>            : {
<span class="lineNum">    1975 </span>            :         u32 tiling_config;
<span class="lineNum">    1976 </span>            :         u32 ramcfg;
<span class="lineNum">    1977 </span>            :         u32 cc_gc_shader_pipe_config;
<span class="lineNum">    1978 </span>            :         u32 tmp;
<span class="lineNum">    1979 </span>            :         int i, j;
<span class="lineNum">    1980 </span>            :         u32 sq_config;
<span class="lineNum">    1981 </span>            :         u32 sq_gpr_resource_mgmt_1 = 0;
<span class="lineNum">    1982 </span>            :         u32 sq_gpr_resource_mgmt_2 = 0;
<span class="lineNum">    1983 </span>            :         u32 sq_thread_resource_mgmt = 0;
<span class="lineNum">    1984 </span>            :         u32 sq_stack_resource_mgmt_1 = 0;
<span class="lineNum">    1985 </span>            :         u32 sq_stack_resource_mgmt_2 = 0;
<span class="lineNum">    1986 </span>            :         u32 disabled_rb_mask;
<span class="lineNum">    1987 </span>            : 
<span class="lineNum">    1988 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r600.tiling_group_size = 256;</span>
<span class="lineNum">    1989 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">    1990 </span>            :         case CHIP_R600:
<span class="lineNum">    1991 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_pipes = 4;</span>
<span class="lineNum">    1992 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_tile_pipes = 8;</span>
<span class="lineNum">    1993 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_simds = 4;</span>
<span class="lineNum">    1994 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_backends = 4;</span>
<span class="lineNum">    1995 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_gprs = 256;</span>
<span class="lineNum">    1996 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_threads = 192;</span>
<span class="lineNum">    1997 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_stack_entries = 256;</span>
<span class="lineNum">    1998 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_hw_contexts = 8;</span>
<span class="lineNum">    1999 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_gs_threads = 16;</span>
<span class="lineNum">    2000 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sx_max_export_size = 128;</span>
<span class="lineNum">    2001 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sx_max_export_pos_size = 16;</span>
<span class="lineNum">    2002 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sx_max_export_smx_size = 128;</span>
<span class="lineNum">    2003 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sq_num_cf_insts = 2;</span>
<span class="lineNum">    2004 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2005 </span>            :         case CHIP_RV630:
<span class="lineNum">    2006 </span>            :         case CHIP_RV635:
<span class="lineNum">    2007 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_pipes = 2;</span>
<span class="lineNum">    2008 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_tile_pipes = 2;</span>
<span class="lineNum">    2009 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_simds = 3;</span>
<span class="lineNum">    2010 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_backends = 1;</span>
<span class="lineNum">    2011 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_gprs = 128;</span>
<span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_threads = 192;</span>
<span class="lineNum">    2013 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_stack_entries = 128;</span>
<span class="lineNum">    2014 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_hw_contexts = 8;</span>
<span class="lineNum">    2015 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_gs_threads = 4;</span>
<span class="lineNum">    2016 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sx_max_export_size = 128;</span>
<span class="lineNum">    2017 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sx_max_export_pos_size = 16;</span>
<span class="lineNum">    2018 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sx_max_export_smx_size = 128;</span>
<span class="lineNum">    2019 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sq_num_cf_insts = 2;</span>
<span class="lineNum">    2020 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2021 </span>            :         case CHIP_RV610:
<span class="lineNum">    2022 </span>            :         case CHIP_RV620:
<span class="lineNum">    2023 </span>            :         case CHIP_RS780:
<span class="lineNum">    2024 </span>            :         case CHIP_RS880:
<span class="lineNum">    2025 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_pipes = 1;</span>
<span class="lineNum">    2026 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_tile_pipes = 1;</span>
<span class="lineNum">    2027 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_simds = 2;</span>
<span class="lineNum">    2028 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_backends = 1;</span>
<span class="lineNum">    2029 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_gprs = 128;</span>
<span class="lineNum">    2030 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_threads = 192;</span>
<span class="lineNum">    2031 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_stack_entries = 128;</span>
<span class="lineNum">    2032 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_hw_contexts = 4;</span>
<span class="lineNum">    2033 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_gs_threads = 4;</span>
<span class="lineNum">    2034 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sx_max_export_size = 128;</span>
<span class="lineNum">    2035 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sx_max_export_pos_size = 16;</span>
<span class="lineNum">    2036 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sx_max_export_smx_size = 128;</span>
<span class="lineNum">    2037 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sq_num_cf_insts = 1;</span>
<span class="lineNum">    2038 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2039 </span>            :         case CHIP_RV670:
<span class="lineNum">    2040 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_pipes = 4;</span>
<span class="lineNum">    2041 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_tile_pipes = 4;</span>
<span class="lineNum">    2042 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_simds = 4;</span>
<span class="lineNum">    2043 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_backends = 4;</span>
<span class="lineNum">    2044 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_gprs = 192;</span>
<span class="lineNum">    2045 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_threads = 192;</span>
<span class="lineNum">    2046 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_stack_entries = 256;</span>
<span class="lineNum">    2047 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_hw_contexts = 8;</span>
<span class="lineNum">    2048 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.max_gs_threads = 16;</span>
<span class="lineNum">    2049 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sx_max_export_size = 128;</span>
<span class="lineNum">    2050 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sx_max_export_pos_size = 16;</span>
<span class="lineNum">    2051 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sx_max_export_smx_size = 128;</span>
<span class="lineNum">    2052 </span><span class="lineNoCov">          0 :                 rdev-&gt;config.r600.sq_num_cf_insts = 2;</span>
<span class="lineNum">    2053 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2054 </span>            :         default:
<span class="lineNum">    2055 </span>            :                 break;
<span class="lineNum">    2056 </span>            :         }
<span class="lineNum">    2057 </span>            : 
<span class="lineNum">    2058 </span>            :         /* Initialize HDP */
<span class="lineNum">    2059 </span><span class="lineNoCov">          0 :         for (i = 0, j = 0; i &lt; 32; i++, j += 0x18) {</span>
<span class="lineNum">    2060 </span><span class="lineNoCov">          0 :                 WREG32((0x2c14 + j), 0x00000000);</span>
<span class="lineNum">    2061 </span><span class="lineNoCov">          0 :                 WREG32((0x2c18 + j), 0x00000000);</span>
<span class="lineNum">    2062 </span><span class="lineNoCov">          0 :                 WREG32((0x2c1c + j), 0x00000000);</span>
<span class="lineNum">    2063 </span><span class="lineNoCov">          0 :                 WREG32((0x2c20 + j), 0x00000000);</span>
<span class="lineNum">    2064 </span><span class="lineNoCov">          0 :                 WREG32((0x2c24 + j), 0x00000000);</span>
<span class="lineNum">    2065 </span>            :         }
<span class="lineNum">    2066 </span>            : 
<span class="lineNum">    2067 </span><span class="lineNoCov">          0 :         WREG32(GRBM_CNTL, GRBM_READ_TIMEOUT(0xff));</span>
<span class="lineNum">    2068 </span>            : 
<span class="lineNum">    2069 </span>            :         /* Setup tiling */
<span class="lineNum">    2070 </span>            :         tiling_config = 0;
<span class="lineNum">    2071 </span><span class="lineNoCov">          0 :         ramcfg = RREG32(RAMCFG);</span>
<span class="lineNum">    2072 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;config.r600.max_tile_pipes) {</span>
<span class="lineNum">    2073 </span>            :         case 1:
<span class="lineNum">    2074 </span>            :                 tiling_config |= PIPE_TILING(0);
<span class="lineNum">    2075 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2076 </span>            :         case 2:
<span class="lineNum">    2077 </span>            :                 tiling_config |= PIPE_TILING(1);
<span class="lineNum">    2078 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2079 </span>            :         case 4:
<span class="lineNum">    2080 </span>            :                 tiling_config |= PIPE_TILING(2);
<span class="lineNum">    2081 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2082 </span>            :         case 8:
<span class="lineNum">    2083 </span>            :                 tiling_config |= PIPE_TILING(3);
<span class="lineNum">    2084 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2085 </span>            :         default:
<span class="lineNum">    2086 </span>            :                 break;
<span class="lineNum">    2087 </span>            :         }
<span class="lineNum">    2088 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r600.tiling_npipes = rdev-&gt;config.r600.max_tile_pipes;</span>
<span class="lineNum">    2089 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r600.tiling_nbanks = 4 &lt;&lt; ((ramcfg &amp; NOOFBANK_MASK) &gt;&gt; NOOFBANK_SHIFT);</span>
<span class="lineNum">    2090 </span><span class="lineNoCov">          0 :         tiling_config |= BANK_TILING((ramcfg &amp; NOOFBANK_MASK) &gt;&gt; NOOFBANK_SHIFT);</span>
<span class="lineNum">    2091 </span><span class="lineNoCov">          0 :         tiling_config |= GROUP_SIZE((ramcfg &amp; BURSTLENGTH_MASK) &gt;&gt; BURSTLENGTH_SHIFT);</span>
<span class="lineNum">    2092 </span>            : 
<span class="lineNum">    2093 </span><span class="lineNoCov">          0 :         tmp = (ramcfg &amp; NOOFROWS_MASK) &gt;&gt; NOOFROWS_SHIFT;</span>
<span class="lineNum">    2094 </span><span class="lineNoCov">          0 :         if (tmp &gt; 3) {</span>
<span class="lineNum">    2095 </span><span class="lineNoCov">          0 :                 tiling_config |= ROW_TILING(3);</span>
<span class="lineNum">    2096 </span><span class="lineNoCov">          0 :                 tiling_config |= SAMPLE_SPLIT(3);</span>
<span class="lineNum">    2097 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2098 </span><span class="lineNoCov">          0 :                 tiling_config |= ROW_TILING(tmp);</span>
<span class="lineNum">    2099 </span><span class="lineNoCov">          0 :                 tiling_config |= SAMPLE_SPLIT(tmp);</span>
<span class="lineNum">    2100 </span>            :         }
<span class="lineNum">    2101 </span><span class="lineNoCov">          0 :         tiling_config |= BANK_SWAPS(1);</span>
<span class="lineNum">    2102 </span>            : 
<span class="lineNum">    2103 </span><span class="lineNoCov">          0 :         cc_gc_shader_pipe_config = RREG32(CC_GC_SHADER_PIPE_CONFIG) &amp; 0x00ffff00;</span>
<span class="lineNum">    2104 </span><span class="lineNoCov">          0 :         tmp = rdev-&gt;config.r600.max_simds -</span>
<span class="lineNum">    2105 </span><span class="lineNoCov">          0 :                 r600_count_pipe_bits((cc_gc_shader_pipe_config &gt;&gt; 16) &amp; R6XX_MAX_SIMDS_MASK);</span>
<span class="lineNum">    2106 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r600.active_simds = tmp;</span>
<span class="lineNum">    2107 </span>            : 
<span class="lineNum">    2108 </span><span class="lineNoCov">          0 :         disabled_rb_mask = (RREG32(CC_RB_BACKEND_DISABLE) &gt;&gt; 16) &amp; R6XX_MAX_BACKENDS_MASK;</span>
<span class="lineNum">    2109 </span>            :         tmp = 0;
<span class="lineNum">    2110 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;config.r600.max_backends; i++)</span>
<span class="lineNum">    2111 </span><span class="lineNoCov">          0 :                 tmp |= (1 &lt;&lt; i);</span>
<span class="lineNum">    2112 </span>            :         /* if all the backends are disabled, fix it up here */
<span class="lineNum">    2113 </span><span class="lineNoCov">          0 :         if ((disabled_rb_mask &amp; tmp) == tmp) {</span>
<span class="lineNum">    2114 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; rdev-&gt;config.r600.max_backends; i++)</span>
<span class="lineNum">    2115 </span><span class="lineNoCov">          0 :                         disabled_rb_mask &amp;= ~(1 &lt;&lt; i);</span>
<span class="lineNum">    2116 </span>            :         }
<span class="lineNum">    2117 </span><span class="lineNoCov">          0 :         tmp = (tiling_config &amp; PIPE_TILING__MASK) &gt;&gt; PIPE_TILING__SHIFT;</span>
<span class="lineNum">    2118 </span><span class="lineNoCov">          0 :         tmp = r6xx_remap_render_backend(rdev, tmp, rdev-&gt;config.r600.max_backends,</span>
<span class="lineNum">    2119 </span>            :                                         R6XX_MAX_BACKENDS, disabled_rb_mask);
<span class="lineNum">    2120 </span><span class="lineNoCov">          0 :         tiling_config |= tmp &lt;&lt; 16;</span>
<span class="lineNum">    2121 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r600.backend_map = tmp;</span>
<span class="lineNum">    2122 </span>            : 
<span class="lineNum">    2123 </span><span class="lineNoCov">          0 :         rdev-&gt;config.r600.tile_config = tiling_config;</span>
<span class="lineNum">    2124 </span><span class="lineNoCov">          0 :         WREG32(GB_TILING_CONFIG, tiling_config);</span>
<span class="lineNum">    2125 </span><span class="lineNoCov">          0 :         WREG32(DCP_TILING_CONFIG, tiling_config &amp; 0xffff);</span>
<span class="lineNum">    2126 </span><span class="lineNoCov">          0 :         WREG32(HDP_TILING_CONFIG, tiling_config &amp; 0xffff);</span>
<span class="lineNum">    2127 </span><span class="lineNoCov">          0 :         WREG32(DMA_TILING_CONFIG, tiling_config &amp; 0xffff);</span>
<span class="lineNum">    2128 </span>            : 
<span class="lineNum">    2129 </span><span class="lineNoCov">          0 :         tmp = R6XX_MAX_PIPES - r600_count_pipe_bits((cc_gc_shader_pipe_config &amp; INACTIVE_QD_PIPES_MASK) &gt;&gt; 8);</span>
<span class="lineNum">    2130 </span><span class="lineNoCov">          0 :         WREG32(VGT_OUT_DEALLOC_CNTL, (tmp * 4) &amp; DEALLOC_DIST_MASK);</span>
<span class="lineNum">    2131 </span><span class="lineNoCov">          0 :         WREG32(VGT_VERTEX_REUSE_BLOCK_CNTL, ((tmp * 4) - 2) &amp; VTX_REUSE_DEPTH_MASK);</span>
<span class="lineNum">    2132 </span>            : 
<span class="lineNum">    2133 </span>            :         /* Setup some CP states */
<span class="lineNum">    2134 </span><span class="lineNoCov">          0 :         WREG32(CP_QUEUE_THRESHOLDS, (ROQ_IB1_START(0x16) | ROQ_IB2_START(0x2b)));</span>
<span class="lineNum">    2135 </span><span class="lineNoCov">          0 :         WREG32(CP_MEQ_THRESHOLDS, (MEQ_END(0x40) | ROQ_END(0x40)));</span>
<span class="lineNum">    2136 </span>            : 
<span class="lineNum">    2137 </span><span class="lineNoCov">          0 :         WREG32(TA_CNTL_AUX, (DISABLE_CUBE_ANISO | SYNC_GRADIENT |</span>
<span class="lineNum">    2138 </span>            :                              SYNC_WALKER | SYNC_ALIGNER));
<span class="lineNum">    2139 </span>            :         /* Setup various GPU states */
<span class="lineNum">    2140 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family == CHIP_RV670)</span>
<span class="lineNum">    2141 </span><span class="lineNoCov">          0 :                 WREG32(ARB_GDEC_RD_CNTL, 0x00000021);</span>
<span class="lineNum">    2142 </span>            : 
<span class="lineNum">    2143 </span><span class="lineNoCov">          0 :         tmp = RREG32(SX_DEBUG_1);</span>
<span class="lineNum">    2144 </span><span class="lineNoCov">          0 :         tmp |= SMX_EVENT_RELEASE;</span>
<span class="lineNum">    2145 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family &gt; CHIP_R600))</span>
<span class="lineNum">    2146 </span><span class="lineNoCov">          0 :                 tmp |= ENABLE_NEW_SMX_ADDRESS;</span>
<span class="lineNum">    2147 </span><span class="lineNoCov">          0 :         WREG32(SX_DEBUG_1, tmp);</span>
<span class="lineNum">    2148 </span>            : 
<span class="lineNum">    2149 </span><span class="lineNoCov">          0 :         if (((rdev-&gt;family) == CHIP_R600) ||</span>
<span class="lineNum">    2150 </span><span class="lineNoCov">          0 :             ((rdev-&gt;family) == CHIP_RV630) ||</span>
<span class="lineNum">    2151 </span><span class="lineNoCov">          0 :             ((rdev-&gt;family) == CHIP_RV610) ||</span>
<span class="lineNum">    2152 </span><span class="lineNoCov">          0 :             ((rdev-&gt;family) == CHIP_RV620) ||</span>
<span class="lineNum">    2153 </span><span class="lineNoCov">          0 :             ((rdev-&gt;family) == CHIP_RS780) ||</span>
<span class="lineNum">    2154 </span><span class="lineNoCov">          0 :             ((rdev-&gt;family) == CHIP_RS880)) {</span>
<span class="lineNum">    2155 </span><span class="lineNoCov">          0 :                 WREG32(DB_DEBUG, PREZ_MUST_WAIT_FOR_POSTZ_DONE);</span>
<span class="lineNum">    2156 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2157 </span><span class="lineNoCov">          0 :                 WREG32(DB_DEBUG, 0);</span>
<span class="lineNum">    2158 </span>            :         }
<span class="lineNum">    2159 </span><span class="lineNoCov">          0 :         WREG32(DB_WATERMARKS, (DEPTH_FREE(4) | DEPTH_CACHELINE_FREE(16) |</span>
<span class="lineNum">    2160 </span>            :                                DEPTH_FLUSH(16) | DEPTH_PENDING_FREE(4)));
<span class="lineNum">    2161 </span>            : 
<span class="lineNum">    2162 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_MULTI_CHIP_CNTL, 0);</span>
<span class="lineNum">    2163 </span><span class="lineNoCov">          0 :         WREG32(VGT_NUM_INSTANCES, 0);</span>
<span class="lineNum">    2164 </span>            : 
<span class="lineNum">    2165 </span><span class="lineNoCov">          0 :         WREG32(SPI_CONFIG_CNTL, GPR_WRITE_PRIORITY(0));</span>
<span class="lineNum">    2166 </span><span class="lineNoCov">          0 :         WREG32(SPI_CONFIG_CNTL_1, VTX_DONE_DELAY(0));</span>
<span class="lineNum">    2167 </span>            : 
<span class="lineNum">    2168 </span><span class="lineNoCov">          0 :         tmp = RREG32(SQ_MS_FIFO_SIZES);</span>
<span class="lineNum">    2169 </span><span class="lineNoCov">          0 :         if (((rdev-&gt;family) == CHIP_RV610) ||</span>
<span class="lineNum">    2170 </span><span class="lineNoCov">          0 :             ((rdev-&gt;family) == CHIP_RV620) ||</span>
<span class="lineNum">    2171 </span><span class="lineNoCov">          0 :             ((rdev-&gt;family) == CHIP_RS780) ||</span>
<span class="lineNum">    2172 </span><span class="lineNoCov">          0 :             ((rdev-&gt;family) == CHIP_RS880)) {</span>
<span class="lineNum">    2173 </span>            :                 tmp = (CACHE_FIFO_SIZE(0xa) |
<span class="lineNum">    2174 </span>            :                        FETCH_FIFO_HIWATER(0xa) |
<span class="lineNum">    2175 </span>            :                        DONE_FIFO_HIWATER(0xe0) |
<span class="lineNum">    2176 </span>            :                        ALU_UPDATE_FIFO_HIWATER(0x8));
<span class="lineNum">    2177 </span><span class="lineNoCov">          0 :         } else if (((rdev-&gt;family) == CHIP_R600) ||</span>
<span class="lineNum">    2178 </span><span class="lineNoCov">          0 :                    ((rdev-&gt;family) == CHIP_RV630)) {</span>
<span class="lineNum">    2179 </span><span class="lineNoCov">          0 :                 tmp &amp;= ~DONE_FIFO_HIWATER(0xff);</span>
<span class="lineNum">    2180 </span><span class="lineNoCov">          0 :                 tmp |= DONE_FIFO_HIWATER(0x4);</span>
<span class="lineNum">    2181 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2182 </span><span class="lineNoCov">          0 :         WREG32(SQ_MS_FIFO_SIZES, tmp);</span>
<span class="lineNum">    2183 </span>            : 
<span class="lineNum">    2184 </span>            :         /* SQ_CONFIG, SQ_GPR_RESOURCE_MGMT, SQ_THREAD_RESOURCE_MGMT, SQ_STACK_RESOURCE_MGMT
<span class="lineNum">    2185 </span>            :          * should be adjusted as needed by the 2D/3D drivers.  This just sets default values
<span class="lineNum">    2186 </span>            :          */
<span class="lineNum">    2187 </span><span class="lineNoCov">          0 :         sq_config = RREG32(SQ_CONFIG);</span>
<span class="lineNum">    2188 </span><span class="lineNoCov">          0 :         sq_config &amp;= ~(PS_PRIO(3) |</span>
<span class="lineNum">    2189 </span>            :                        VS_PRIO(3) |
<span class="lineNum">    2190 </span>            :                        GS_PRIO(3) |
<span class="lineNum">    2191 </span>            :                        ES_PRIO(3));
<span class="lineNum">    2192 </span><span class="lineNoCov">          0 :         sq_config |= (DX9_CONSTS |</span>
<span class="lineNum">    2193 </span>            :                       VC_ENABLE |
<span class="lineNum">    2194 </span>            :                       PS_PRIO(0) |
<span class="lineNum">    2195 </span>            :                       VS_PRIO(1) |
<span class="lineNum">    2196 </span>            :                       GS_PRIO(2) |
<span class="lineNum">    2197 </span>            :                       ES_PRIO(3));
<span class="lineNum">    2198 </span>            : 
<span class="lineNum">    2199 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family) == CHIP_R600) {</span>
<span class="lineNum">    2200 </span>            :                 sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(124) |
<span class="lineNum">    2201 </span>            :                                           NUM_VS_GPRS(124) |
<span class="lineNum">    2202 </span>            :                                           NUM_CLAUSE_TEMP_GPRS(4));
<span class="lineNum">    2203 </span>            :                 sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(0) |
<span class="lineNum">    2204 </span>            :                                           NUM_ES_GPRS(0));
<span class="lineNum">    2205 </span>            :                 sq_thread_resource_mgmt = (NUM_PS_THREADS(136) |
<span class="lineNum">    2206 </span>            :                                            NUM_VS_THREADS(48) |
<span class="lineNum">    2207 </span>            :                                            NUM_GS_THREADS(4) |
<span class="lineNum">    2208 </span>            :                                            NUM_ES_THREADS(4));
<span class="lineNum">    2209 </span>            :                 sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(128) |
<span class="lineNum">    2210 </span>            :                                             NUM_VS_STACK_ENTRIES(128));
<span class="lineNum">    2211 </span>            :                 sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(0) |
<span class="lineNum">    2212 </span>            :                                             NUM_ES_STACK_ENTRIES(0));
<span class="lineNum">    2213 </span><span class="lineNoCov">          0 :         } else if (((rdev-&gt;family) == CHIP_RV610) ||</span>
<span class="lineNum">    2214 </span><span class="lineNoCov">          0 :                    ((rdev-&gt;family) == CHIP_RV620) ||</span>
<span class="lineNum">    2215 </span><span class="lineNoCov">          0 :                    ((rdev-&gt;family) == CHIP_RS780) ||</span>
<span class="lineNum">    2216 </span><span class="lineNoCov">          0 :                    ((rdev-&gt;family) == CHIP_RS880)) {</span>
<span class="lineNum">    2217 </span>            :                 /* no vertex cache */
<span class="lineNum">    2218 </span><span class="lineNoCov">          0 :                 sq_config &amp;= ~VC_ENABLE;</span>
<span class="lineNum">    2219 </span>            : 
<span class="lineNum">    2220 </span>            :                 sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(44) |
<span class="lineNum">    2221 </span>            :                                           NUM_VS_GPRS(44) |
<span class="lineNum">    2222 </span>            :                                           NUM_CLAUSE_TEMP_GPRS(2));
<span class="lineNum">    2223 </span>            :                 sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(17) |
<span class="lineNum">    2224 </span>            :                                           NUM_ES_GPRS(17));
<span class="lineNum">    2225 </span>            :                 sq_thread_resource_mgmt = (NUM_PS_THREADS(79) |
<span class="lineNum">    2226 </span>            :                                            NUM_VS_THREADS(78) |
<span class="lineNum">    2227 </span>            :                                            NUM_GS_THREADS(4) |
<span class="lineNum">    2228 </span>            :                                            NUM_ES_THREADS(31));
<span class="lineNum">    2229 </span>            :                 sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(40) |
<span class="lineNum">    2230 </span>            :                                             NUM_VS_STACK_ENTRIES(40));
<span class="lineNum">    2231 </span>            :                 sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(32) |
<span class="lineNum">    2232 </span>            :                                             NUM_ES_STACK_ENTRIES(16));
<span class="lineNum">    2233 </span><span class="lineNoCov">          0 :         } else if (((rdev-&gt;family) == CHIP_RV630) ||</span>
<span class="lineNum">    2234 </span><span class="lineNoCov">          0 :                    ((rdev-&gt;family) == CHIP_RV635)) {</span>
<span class="lineNum">    2235 </span>            :                 sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(44) |
<span class="lineNum">    2236 </span>            :                                           NUM_VS_GPRS(44) |
<span class="lineNum">    2237 </span>            :                                           NUM_CLAUSE_TEMP_GPRS(2));
<span class="lineNum">    2238 </span>            :                 sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(18) |
<span class="lineNum">    2239 </span>            :                                           NUM_ES_GPRS(18));
<span class="lineNum">    2240 </span>            :                 sq_thread_resource_mgmt = (NUM_PS_THREADS(79) |
<span class="lineNum">    2241 </span>            :                                            NUM_VS_THREADS(78) |
<span class="lineNum">    2242 </span>            :                                            NUM_GS_THREADS(4) |
<span class="lineNum">    2243 </span>            :                                            NUM_ES_THREADS(31));
<span class="lineNum">    2244 </span>            :                 sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(40) |
<span class="lineNum">    2245 </span>            :                                             NUM_VS_STACK_ENTRIES(40));
<span class="lineNum">    2246 </span>            :                 sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(32) |
<span class="lineNum">    2247 </span>            :                                             NUM_ES_STACK_ENTRIES(16));
<span class="lineNum">    2248 </span><span class="lineNoCov">          0 :         } else if ((rdev-&gt;family) == CHIP_RV670) {</span>
<span class="lineNum">    2249 </span>            :                 sq_gpr_resource_mgmt_1 = (NUM_PS_GPRS(44) |
<span class="lineNum">    2250 </span>            :                                           NUM_VS_GPRS(44) |
<span class="lineNum">    2251 </span>            :                                           NUM_CLAUSE_TEMP_GPRS(2));
<span class="lineNum">    2252 </span>            :                 sq_gpr_resource_mgmt_2 = (NUM_GS_GPRS(17) |
<span class="lineNum">    2253 </span>            :                                           NUM_ES_GPRS(17));
<span class="lineNum">    2254 </span>            :                 sq_thread_resource_mgmt = (NUM_PS_THREADS(79) |
<span class="lineNum">    2255 </span>            :                                            NUM_VS_THREADS(78) |
<span class="lineNum">    2256 </span>            :                                            NUM_GS_THREADS(4) |
<span class="lineNum">    2257 </span>            :                                            NUM_ES_THREADS(31));
<span class="lineNum">    2258 </span>            :                 sq_stack_resource_mgmt_1 = (NUM_PS_STACK_ENTRIES(64) |
<span class="lineNum">    2259 </span>            :                                             NUM_VS_STACK_ENTRIES(64));
<span class="lineNum">    2260 </span>            :                 sq_stack_resource_mgmt_2 = (NUM_GS_STACK_ENTRIES(64) |
<span class="lineNum">    2261 </span>            :                                             NUM_ES_STACK_ENTRIES(64));
<span class="lineNum">    2262 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2263 </span>            : 
<span class="lineNum">    2264 </span><span class="lineNoCov">          0 :         WREG32(SQ_CONFIG, sq_config);</span>
<span class="lineNum">    2265 </span><span class="lineNoCov">          0 :         WREG32(SQ_GPR_RESOURCE_MGMT_1,  sq_gpr_resource_mgmt_1);</span>
<span class="lineNum">    2266 </span><span class="lineNoCov">          0 :         WREG32(SQ_GPR_RESOURCE_MGMT_2,  sq_gpr_resource_mgmt_2);</span>
<span class="lineNum">    2267 </span><span class="lineNoCov">          0 :         WREG32(SQ_THREAD_RESOURCE_MGMT, sq_thread_resource_mgmt);</span>
<span class="lineNum">    2268 </span><span class="lineNoCov">          0 :         WREG32(SQ_STACK_RESOURCE_MGMT_1, sq_stack_resource_mgmt_1);</span>
<span class="lineNum">    2269 </span><span class="lineNoCov">          0 :         WREG32(SQ_STACK_RESOURCE_MGMT_2, sq_stack_resource_mgmt_2);</span>
<span class="lineNum">    2270 </span>            : 
<span class="lineNum">    2271 </span><span class="lineNoCov">          0 :         if (((rdev-&gt;family) == CHIP_RV610) ||</span>
<span class="lineNum">    2272 </span><span class="lineNoCov">          0 :             ((rdev-&gt;family) == CHIP_RV620) ||</span>
<span class="lineNum">    2273 </span><span class="lineNoCov">          0 :             ((rdev-&gt;family) == CHIP_RS780) ||</span>
<span class="lineNum">    2274 </span><span class="lineNoCov">          0 :             ((rdev-&gt;family) == CHIP_RS880)) {</span>
<span class="lineNum">    2275 </span><span class="lineNoCov">          0 :                 WREG32(VGT_CACHE_INVALIDATION, CACHE_INVALIDATION(TC_ONLY));</span>
<span class="lineNum">    2276 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2277 </span><span class="lineNoCov">          0 :                 WREG32(VGT_CACHE_INVALIDATION, CACHE_INVALIDATION(VC_AND_TC));</span>
<span class="lineNum">    2278 </span>            :         }
<span class="lineNum">    2279 </span>            : 
<span class="lineNum">    2280 </span>            :         /* More default values. 2D/3D driver should adjust as needed */
<span class="lineNum">    2281 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_AA_SAMPLE_LOCS_2S, (S0_X(0xc) | S0_Y(0x4) |</span>
<span class="lineNum">    2282 </span>            :                                          S1_X(0x4) | S1_Y(0xc)));
<span class="lineNum">    2283 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_AA_SAMPLE_LOCS_4S, (S0_X(0xe) | S0_Y(0xe) |</span>
<span class="lineNum">    2284 </span>            :                                          S1_X(0x2) | S1_Y(0x2) |
<span class="lineNum">    2285 </span>            :                                          S2_X(0xa) | S2_Y(0x6) |
<span class="lineNum">    2286 </span>            :                                          S3_X(0x6) | S3_Y(0xa)));
<span class="lineNum">    2287 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_AA_SAMPLE_LOCS_8S_WD0, (S0_X(0xe) | S0_Y(0xb) |</span>
<span class="lineNum">    2288 </span>            :                                              S1_X(0x4) | S1_Y(0xc) |
<span class="lineNum">    2289 </span>            :                                              S2_X(0x1) | S2_Y(0x6) |
<span class="lineNum">    2290 </span>            :                                              S3_X(0xa) | S3_Y(0xe)));
<span class="lineNum">    2291 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_AA_SAMPLE_LOCS_8S_WD1, (S4_X(0x6) | S4_Y(0x1) |</span>
<span class="lineNum">    2292 </span>            :                                              S5_X(0x0) | S5_Y(0x0) |
<span class="lineNum">    2293 </span>            :                                              S6_X(0xb) | S6_Y(0x4) |
<span class="lineNum">    2294 </span>            :                                              S7_X(0x7) | S7_Y(0x8)));
<span class="lineNum">    2295 </span>            : 
<span class="lineNum">    2296 </span><span class="lineNoCov">          0 :         WREG32(VGT_STRMOUT_EN, 0);</span>
<span class="lineNum">    2297 </span><span class="lineNoCov">          0 :         tmp = rdev-&gt;config.r600.max_pipes * 16;</span>
<span class="lineNum">    2298 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">    2299 </span>            :         case CHIP_RV610:
<span class="lineNum">    2300 </span>            :         case CHIP_RV620:
<span class="lineNum">    2301 </span>            :         case CHIP_RS780:
<span class="lineNum">    2302 </span>            :         case CHIP_RS880:
<span class="lineNum">    2303 </span><span class="lineNoCov">          0 :                 tmp += 32;</span>
<span class="lineNum">    2304 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2305 </span>            :         case CHIP_RV670:
<span class="lineNum">    2306 </span><span class="lineNoCov">          0 :                 tmp += 128;</span>
<span class="lineNum">    2307 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2308 </span>            :         default:
<span class="lineNum">    2309 </span>            :                 break;
<span class="lineNum">    2310 </span>            :         }
<span class="lineNum">    2311 </span><span class="lineNoCov">          0 :         if (tmp &gt; 256) {</span>
<span class="lineNum">    2312 </span>            :                 tmp = 256;
<span class="lineNum">    2313 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2314 </span><span class="lineNoCov">          0 :         WREG32(VGT_ES_PER_GS, 128);</span>
<span class="lineNum">    2315 </span><span class="lineNoCov">          0 :         WREG32(VGT_GS_PER_ES, tmp);</span>
<span class="lineNum">    2316 </span><span class="lineNoCov">          0 :         WREG32(VGT_GS_PER_VS, 2);</span>
<span class="lineNum">    2317 </span><span class="lineNoCov">          0 :         WREG32(VGT_GS_VERTEX_REUSE, 16);</span>
<span class="lineNum">    2318 </span>            : 
<span class="lineNum">    2319 </span>            :         /* more default values. 2D/3D driver should adjust as needed */
<span class="lineNum">    2320 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_LINE_STIPPLE_STATE, 0);</span>
<span class="lineNum">    2321 </span><span class="lineNoCov">          0 :         WREG32(VGT_STRMOUT_EN, 0);</span>
<span class="lineNum">    2322 </span><span class="lineNoCov">          0 :         WREG32(SX_MISC, 0);</span>
<span class="lineNum">    2323 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_MODE_CNTL, 0);</span>
<span class="lineNum">    2324 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_AA_CONFIG, 0);</span>
<span class="lineNum">    2325 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_LINE_STIPPLE, 0);</span>
<span class="lineNum">    2326 </span><span class="lineNoCov">          0 :         WREG32(SPI_INPUT_Z, 0);</span>
<span class="lineNum">    2327 </span><span class="lineNoCov">          0 :         WREG32(SPI_PS_IN_CONTROL_0, NUM_INTERP(2));</span>
<span class="lineNum">    2328 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR7_FRAG, 0);</span>
<span class="lineNum">    2329 </span>            : 
<span class="lineNum">    2330 </span>            :         /* Clear render buffer base addresses */
<span class="lineNum">    2331 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR0_BASE, 0);</span>
<span class="lineNum">    2332 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR1_BASE, 0);</span>
<span class="lineNum">    2333 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR2_BASE, 0);</span>
<span class="lineNum">    2334 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR3_BASE, 0);</span>
<span class="lineNum">    2335 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR4_BASE, 0);</span>
<span class="lineNum">    2336 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR5_BASE, 0);</span>
<span class="lineNum">    2337 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR6_BASE, 0);</span>
<span class="lineNum">    2338 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR7_BASE, 0);</span>
<span class="lineNum">    2339 </span><span class="lineNoCov">          0 :         WREG32(CB_COLOR7_FRAG, 0);</span>
<span class="lineNum">    2340 </span>            : 
<span class="lineNum">    2341 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">    2342 </span>            :         case CHIP_RV610:
<span class="lineNum">    2343 </span>            :         case CHIP_RV620:
<span class="lineNum">    2344 </span>            :         case CHIP_RS780:
<span class="lineNum">    2345 </span>            :         case CHIP_RS880:
<span class="lineNum">    2346 </span>            :                 tmp = TC_L2_SIZE(8);
<span class="lineNum">    2347 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2348 </span>            :         case CHIP_RV630:
<span class="lineNum">    2349 </span>            :         case CHIP_RV635:
<span class="lineNum">    2350 </span>            :                 tmp = TC_L2_SIZE(4);
<span class="lineNum">    2351 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2352 </span>            :         case CHIP_R600:
<span class="lineNum">    2353 </span>            :                 tmp = TC_L2_SIZE(0) | L2_DISABLE_LATE_HIT;
<span class="lineNum">    2354 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2355 </span>            :         default:
<span class="lineNum">    2356 </span>            :                 tmp = TC_L2_SIZE(0);
<span class="lineNum">    2357 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2358 </span>            :         }
<span class="lineNum">    2359 </span><span class="lineNoCov">          0 :         WREG32(TC_CNTL, tmp);</span>
<span class="lineNum">    2360 </span>            : 
<span class="lineNum">    2361 </span><span class="lineNoCov">          0 :         tmp = RREG32(HDP_HOST_PATH_CNTL);</span>
<span class="lineNum">    2362 </span><span class="lineNoCov">          0 :         WREG32(HDP_HOST_PATH_CNTL, tmp);</span>
<span class="lineNum">    2363 </span>            : 
<span class="lineNum">    2364 </span><span class="lineNoCov">          0 :         tmp = RREG32(ARB_POP);</span>
<span class="lineNum">    2365 </span><span class="lineNoCov">          0 :         tmp |= ENABLE_TC128;</span>
<span class="lineNum">    2366 </span><span class="lineNoCov">          0 :         WREG32(ARB_POP, tmp);</span>
<span class="lineNum">    2367 </span>            : 
<span class="lineNum">    2368 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_MULTI_CHIP_CNTL, 0);</span>
<span class="lineNum">    2369 </span><span class="lineNoCov">          0 :         WREG32(PA_CL_ENHANCE, (CLIP_VTX_REORDER_ENA |</span>
<span class="lineNum">    2370 </span>            :                                NUM_CLIP_SEQ(3)));
<span class="lineNum">    2371 </span><span class="lineNoCov">          0 :         WREG32(PA_SC_ENHANCE, FORCE_EOV_MAX_CLK_CNT(4095));</span>
<span class="lineNum">    2372 </span><span class="lineNoCov">          0 :         WREG32(VC_ENHANCE, 0);</span>
<span class="lineNum">    2373 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2374 </span>            : 
<span class="lineNum">    2375 </span>            : 
<span class="lineNum">    2376 </span>            : /*
<a name="2377"><span class="lineNum">    2377 </span>            :  * Indirect registers accessor</a>
<span class="lineNum">    2378 </span>            :  */
<span class="lineNum">    2379 </span><span class="lineNoCov">          0 : u32 r600_pciep_rreg(struct radeon_device *rdev, u32 reg)</span>
<span class="lineNum">    2380 </span>            : {
<span class="lineNum">    2381 </span>            :         unsigned long flags;
<span class="lineNum">    2382 </span>            :         u32 r;
<span class="lineNum">    2383 </span>            : 
<span class="lineNum">    2384 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;pciep_idx_lock, flags);</span>
<span class="lineNum">    2385 </span><span class="lineNoCov">          0 :         WREG32(PCIE_PORT_INDEX, ((reg) &amp; 0xff));</span>
<span class="lineNum">    2386 </span><span class="lineNoCov">          0 :         (void)RREG32(PCIE_PORT_INDEX);</span>
<span class="lineNum">    2387 </span><span class="lineNoCov">          0 :         r = RREG32(PCIE_PORT_DATA);</span>
<span class="lineNum">    2388 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;pciep_idx_lock, flags);</span>
<span class="lineNum">    2389 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="2390"><span class="lineNum">    2390 </span>            : }</a>
<span class="lineNum">    2391 </span>            : 
<span class="lineNum">    2392 </span><span class="lineNoCov">          0 : void r600_pciep_wreg(struct radeon_device *rdev, u32 reg, u32 v)</span>
<span class="lineNum">    2393 </span>            : {
<span class="lineNum">    2394 </span>            :         unsigned long flags;
<span class="lineNum">    2395 </span>            : 
<span class="lineNum">    2396 </span><span class="lineNoCov">          0 :         spin_lock_irqsave(&amp;rdev-&gt;pciep_idx_lock, flags);</span>
<span class="lineNum">    2397 </span><span class="lineNoCov">          0 :         WREG32(PCIE_PORT_INDEX, ((reg) &amp; 0xff));</span>
<span class="lineNum">    2398 </span><span class="lineNoCov">          0 :         (void)RREG32(PCIE_PORT_INDEX);</span>
<span class="lineNum">    2399 </span><span class="lineNoCov">          0 :         WREG32(PCIE_PORT_DATA, (v));</span>
<span class="lineNum">    2400 </span><span class="lineNoCov">          0 :         (void)RREG32(PCIE_PORT_DATA);</span>
<span class="lineNum">    2401 </span><span class="lineNoCov">          0 :         spin_unlock_irqrestore(&amp;rdev-&gt;pciep_idx_lock, flags);</span>
<span class="lineNum">    2402 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2403 </span>            : 
<span class="lineNum">    2404 </span>            : /*
<a name="2405"><span class="lineNum">    2405 </span>            :  * CP &amp; Ring</a>
<span class="lineNum">    2406 </span>            :  */
<span class="lineNum">    2407 </span><span class="lineNoCov">          0 : void r600_cp_stop(struct radeon_device *rdev)</span>
<span class="lineNum">    2408 </span>            : {
<span class="lineNum">    2409 </span><span class="lineNoCov">          0 :         if (rdev-&gt;asic-&gt;copy.copy_ring_index == RADEON_RING_TYPE_GFX_INDEX)</span>
<span class="lineNum">    2410 </span><span class="lineNoCov">          0 :                 radeon_ttm_set_active_vram_size(rdev, rdev-&gt;mc.visible_vram_size);</span>
<span class="lineNum">    2411 </span><span class="lineNoCov">          0 :         WREG32(R_0086D8_CP_ME_CNTL, S_0086D8_CP_ME_HALT(1));</span>
<span class="lineNum">    2412 </span><span class="lineNoCov">          0 :         WREG32(SCRATCH_UMSK, 0);</span>
<span class="lineNum">    2413 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX].ready = false;</span>
<a name="2414"><span class="lineNum">    2414 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2415 </span>            : 
<span class="lineNum">    2416 </span><span class="lineNoCov">          0 : int r600_init_microcode(struct radeon_device *rdev)</span>
<span class="lineNum">    2417 </span>            : {
<span class="lineNum">    2418 </span>            :         const char *chip_name;
<span class="lineNum">    2419 </span>            :         const char *rlc_chip_name;
<span class="lineNum">    2420 </span>            :         const char *smc_chip_name = &quot;RV770&quot;;
<span class="lineNum">    2421 </span>            :         size_t pfp_req_size, me_req_size, rlc_req_size, smc_req_size = 0;
<span class="lineNum">    2422 </span><span class="lineNoCov">          0 :         char fw_name[30];</span>
<span class="lineNum">    2423 </span>            :         int err;
<span class="lineNum">    2424 </span>            : 
<span class="lineNum">    2425 </span>            :         DRM_DEBUG(&quot;\n&quot;);
<span class="lineNum">    2426 </span>            : 
<span class="lineNum">    2427 </span><span class="lineNoCov">          0 :         switch (rdev-&gt;family) {</span>
<span class="lineNum">    2428 </span>            :         case CHIP_R600:
<span class="lineNum">    2429 </span>            :                 chip_name = &quot;R600&quot;;
<span class="lineNum">    2430 </span>            :                 rlc_chip_name = &quot;R600&quot;;
<span class="lineNum">    2431 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2432 </span>            :         case CHIP_RV610:
<span class="lineNum">    2433 </span>            :                 chip_name = &quot;RV610&quot;;
<span class="lineNum">    2434 </span>            :                 rlc_chip_name = &quot;R600&quot;;
<span class="lineNum">    2435 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2436 </span>            :         case CHIP_RV630:
<span class="lineNum">    2437 </span>            :                 chip_name = &quot;RV630&quot;;
<span class="lineNum">    2438 </span>            :                 rlc_chip_name = &quot;R600&quot;;
<span class="lineNum">    2439 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2440 </span>            :         case CHIP_RV620:
<span class="lineNum">    2441 </span>            :                 chip_name = &quot;RV620&quot;;
<span class="lineNum">    2442 </span>            :                 rlc_chip_name = &quot;R600&quot;;
<span class="lineNum">    2443 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2444 </span>            :         case CHIP_RV635:
<span class="lineNum">    2445 </span>            :                 chip_name = &quot;RV635&quot;;
<span class="lineNum">    2446 </span>            :                 rlc_chip_name = &quot;R600&quot;;
<span class="lineNum">    2447 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2448 </span>            :         case CHIP_RV670:
<span class="lineNum">    2449 </span>            :                 chip_name = &quot;RV670&quot;;
<span class="lineNum">    2450 </span>            :                 rlc_chip_name = &quot;R600&quot;;
<span class="lineNum">    2451 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2452 </span>            :         case CHIP_RS780:
<span class="lineNum">    2453 </span>            :         case CHIP_RS880:
<span class="lineNum">    2454 </span>            :                 chip_name = &quot;RS780&quot;;
<span class="lineNum">    2455 </span>            :                 rlc_chip_name = &quot;R600&quot;;
<span class="lineNum">    2456 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2457 </span>            :         case CHIP_RV770:
<span class="lineNum">    2458 </span>            :                 chip_name = &quot;RV770&quot;;
<span class="lineNum">    2459 </span>            :                 rlc_chip_name = &quot;R700&quot;;
<span class="lineNum">    2460 </span>            :                 smc_chip_name = &quot;RV770&quot;;
<span class="lineNum">    2461 </span>            :                 smc_req_size = roundup2(RV770_SMC_UCODE_SIZE, 4);
<span class="lineNum">    2462 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2463 </span>            :         case CHIP_RV730:
<span class="lineNum">    2464 </span>            :                 chip_name = &quot;RV730&quot;;
<span class="lineNum">    2465 </span>            :                 rlc_chip_name = &quot;R700&quot;;
<span class="lineNum">    2466 </span>            :                 smc_chip_name = &quot;RV730&quot;;
<span class="lineNum">    2467 </span>            :                 smc_req_size = roundup2(RV730_SMC_UCODE_SIZE, 4);
<span class="lineNum">    2468 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2469 </span>            :         case CHIP_RV710:
<span class="lineNum">    2470 </span>            :                 chip_name = &quot;RV710&quot;;
<span class="lineNum">    2471 </span>            :                 rlc_chip_name = &quot;R700&quot;;
<span class="lineNum">    2472 </span>            :                 smc_chip_name = &quot;RV710&quot;;
<span class="lineNum">    2473 </span>            :                 smc_req_size = roundup2(RV710_SMC_UCODE_SIZE, 4);
<span class="lineNum">    2474 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2475 </span>            :         case CHIP_RV740:
<span class="lineNum">    2476 </span>            :                 chip_name = &quot;RV730&quot;;
<span class="lineNum">    2477 </span>            :                 rlc_chip_name = &quot;R700&quot;;
<span class="lineNum">    2478 </span>            :                 smc_chip_name = &quot;RV740&quot;;
<span class="lineNum">    2479 </span>            :                 smc_req_size = roundup2(RV740_SMC_UCODE_SIZE, 4);
<span class="lineNum">    2480 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2481 </span>            :         case CHIP_CEDAR:
<span class="lineNum">    2482 </span>            :                 chip_name = &quot;CEDAR&quot;;
<span class="lineNum">    2483 </span>            :                 rlc_chip_name = &quot;CEDAR&quot;;
<span class="lineNum">    2484 </span>            :                 smc_chip_name = &quot;CEDAR&quot;;
<span class="lineNum">    2485 </span>            :                 smc_req_size = roundup2(CEDAR_SMC_UCODE_SIZE, 4);
<span class="lineNum">    2486 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2487 </span>            :         case CHIP_REDWOOD:
<span class="lineNum">    2488 </span>            :                 chip_name = &quot;REDWOOD&quot;;
<span class="lineNum">    2489 </span>            :                 rlc_chip_name = &quot;REDWOOD&quot;;
<span class="lineNum">    2490 </span>            :                 smc_chip_name = &quot;REDWOOD&quot;;
<span class="lineNum">    2491 </span>            :                 smc_req_size = roundup2(REDWOOD_SMC_UCODE_SIZE, 4);
<span class="lineNum">    2492 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2493 </span>            :         case CHIP_JUNIPER:
<span class="lineNum">    2494 </span>            :                 chip_name = &quot;JUNIPER&quot;;
<span class="lineNum">    2495 </span>            :                 rlc_chip_name = &quot;JUNIPER&quot;;
<span class="lineNum">    2496 </span>            :                 smc_chip_name = &quot;JUNIPER&quot;;
<span class="lineNum">    2497 </span>            :                 smc_req_size = roundup2(JUNIPER_SMC_UCODE_SIZE, 4);
<span class="lineNum">    2498 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2499 </span>            :         case CHIP_CYPRESS:
<span class="lineNum">    2500 </span>            :         case CHIP_HEMLOCK:
<span class="lineNum">    2501 </span>            :                 chip_name = &quot;CYPRESS&quot;;
<span class="lineNum">    2502 </span>            :                 rlc_chip_name = &quot;CYPRESS&quot;;
<span class="lineNum">    2503 </span>            :                 smc_chip_name = &quot;CYPRESS&quot;;
<span class="lineNum">    2504 </span>            :                 smc_req_size = roundup2(CYPRESS_SMC_UCODE_SIZE, 4);
<span class="lineNum">    2505 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2506 </span>            :         case CHIP_PALM:
<span class="lineNum">    2507 </span>            :                 chip_name = &quot;PALM&quot;;
<span class="lineNum">    2508 </span>            :                 rlc_chip_name = &quot;SUMO&quot;;
<span class="lineNum">    2509 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2510 </span>            :         case CHIP_SUMO:
<span class="lineNum">    2511 </span>            :                 chip_name = &quot;SUMO&quot;;
<span class="lineNum">    2512 </span>            :                 rlc_chip_name = &quot;SUMO&quot;;
<span class="lineNum">    2513 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2514 </span>            :         case CHIP_SUMO2:
<span class="lineNum">    2515 </span>            :                 chip_name = &quot;SUMO2&quot;;
<span class="lineNum">    2516 </span>            :                 rlc_chip_name = &quot;SUMO&quot;;
<span class="lineNum">    2517 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    2518 </span><span class="lineNoCov">          0 :         default: BUG();</span>
<span class="lineNum">    2519 </span>            :         }
<span class="lineNum">    2520 </span>            : 
<span class="lineNum">    2521 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_CEDAR) {</span>
<span class="lineNum">    2522 </span>            :                 pfp_req_size = EVERGREEN_PFP_UCODE_SIZE * 4;
<span class="lineNum">    2523 </span>            :                 me_req_size = EVERGREEN_PM4_UCODE_SIZE * 4;
<span class="lineNum">    2524 </span>            :                 rlc_req_size = EVERGREEN_RLC_UCODE_SIZE * 4;
<span class="lineNum">    2525 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family &gt;= CHIP_RV770) {</span>
<span class="lineNum">    2526 </span>            :                 pfp_req_size = R700_PFP_UCODE_SIZE * 4;
<span class="lineNum">    2527 </span>            :                 me_req_size = R700_PM4_UCODE_SIZE * 4;
<span class="lineNum">    2528 </span>            :                 rlc_req_size = R700_RLC_UCODE_SIZE * 4;
<span class="lineNum">    2529 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2530 </span>            :                 pfp_req_size = R600_PFP_UCODE_SIZE * 4;
<span class="lineNum">    2531 </span>            :                 me_req_size = R600_PM4_UCODE_SIZE * 12;
<span class="lineNum">    2532 </span>            :                 rlc_req_size = R600_RLC_UCODE_SIZE * 4;
<span class="lineNum">    2533 </span>            :         }
<span class="lineNum">    2534 </span>            : 
<span class="lineNum">    2535 </span>            :         DRM_INFO(&quot;Loading %s Microcode\n&quot;, chip_name);
<span class="lineNum">    2536 </span>            : 
<span class="lineNum">    2537 </span><span class="lineNoCov">          0 :         snprintf(fw_name, sizeof(fw_name), &quot;radeon/%s_pfp.bin&quot;, chip_name);</span>
<span class="lineNum">    2538 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;rdev-&gt;pfp_fw, fw_name, rdev-&gt;dev);</span>
<span class="lineNum">    2539 </span><span class="lineNoCov">          0 :         if (err)</span>
<span class="lineNum">    2540 </span>            :                 goto out;
<span class="lineNum">    2541 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pfp_fw-&gt;size != pfp_req_size) {</span>
<span class="lineNum">    2542 </span><span class="lineNoCov">          0 :                 printk(KERN_ERR</span>
<span class="lineNum">    2543 </span>            :                        &quot;r600_cp: Bogus length %zu in firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">    2544 </span>            :                        rdev-&gt;pfp_fw-&gt;size, fw_name);
<span class="lineNum">    2545 </span>            :                 err = -EINVAL;
<span class="lineNum">    2546 </span><span class="lineNoCov">          0 :                 goto out;</span>
<span class="lineNum">    2547 </span>            :         }
<span class="lineNum">    2548 </span>            : 
<span class="lineNum">    2549 </span><span class="lineNoCov">          0 :         snprintf(fw_name, sizeof(fw_name), &quot;radeon/%s_me.bin&quot;, chip_name);</span>
<span class="lineNum">    2550 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;rdev-&gt;me_fw, fw_name, rdev-&gt;dev);</span>
<span class="lineNum">    2551 </span><span class="lineNoCov">          0 :         if (err)</span>
<span class="lineNum">    2552 </span>            :                 goto out;
<span class="lineNum">    2553 </span><span class="lineNoCov">          0 :         if (rdev-&gt;me_fw-&gt;size != me_req_size) {</span>
<span class="lineNum">    2554 </span><span class="lineNoCov">          0 :                 printk(KERN_ERR</span>
<span class="lineNum">    2555 </span>            :                        &quot;r600_cp: Bogus length %zu in firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">    2556 </span>            :                        rdev-&gt;me_fw-&gt;size, fw_name);
<span class="lineNum">    2557 </span>            :                 err = -EINVAL;
<span class="lineNum">    2558 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2559 </span>            : 
<span class="lineNum">    2560 </span><span class="lineNoCov">          0 :         snprintf(fw_name, sizeof(fw_name), &quot;radeon/%s_rlc.bin&quot;, rlc_chip_name);</span>
<span class="lineNum">    2561 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;rdev-&gt;rlc_fw, fw_name, rdev-&gt;dev);</span>
<span class="lineNum">    2562 </span><span class="lineNoCov">          0 :         if (err)</span>
<span class="lineNum">    2563 </span>            :                 goto out;
<span class="lineNum">    2564 </span><span class="lineNoCov">          0 :         if (rdev-&gt;rlc_fw-&gt;size != rlc_req_size) {</span>
<span class="lineNum">    2565 </span><span class="lineNoCov">          0 :                 printk(KERN_ERR</span>
<span class="lineNum">    2566 </span>            :                        &quot;r600_rlc: Bogus length %zu in firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">    2567 </span>            :                        rdev-&gt;rlc_fw-&gt;size, fw_name);
<span class="lineNum">    2568 </span>            :                 err = -EINVAL;
<span class="lineNum">    2569 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2570 </span>            : 
<span class="lineNum">    2571 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family &gt;= CHIP_RV770) &amp;&amp; (rdev-&gt;family &lt;= CHIP_HEMLOCK)) {</span>
<span class="lineNum">    2572 </span><span class="lineNoCov">          0 :                 snprintf(fw_name, sizeof(fw_name), &quot;radeon/%s_smc.bin&quot;, smc_chip_name);</span>
<span class="lineNum">    2573 </span><span class="lineNoCov">          0 :                 err = request_firmware(&amp;rdev-&gt;smc_fw, fw_name, rdev-&gt;dev);</span>
<span class="lineNum">    2574 </span><span class="lineNoCov">          0 :                 if (err) {</span>
<span class="lineNum">    2575 </span><span class="lineNoCov">          0 :                         printk(KERN_ERR</span>
<span class="lineNum">    2576 </span>            :                                &quot;smc: error loading firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">    2577 </span>            :                                fw_name);
<span class="lineNum">    2578 </span><span class="lineNoCov">          0 :                         release_firmware(rdev-&gt;smc_fw);</span>
<span class="lineNum">    2579 </span><span class="lineNoCov">          0 :                         rdev-&gt;smc_fw = NULL;</span>
<span class="lineNum">    2580 </span>            :                         err = 0;
<span class="lineNum">    2581 </span><span class="lineNoCov">          0 :                 } else if (rdev-&gt;smc_fw-&gt;size != smc_req_size) {</span>
<span class="lineNum">    2582 </span><span class="lineNoCov">          0 :                         printk(KERN_ERR</span>
<span class="lineNum">    2583 </span>            :                                &quot;smc: Bogus length %zu in firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">    2584 </span>            :                                rdev-&gt;smc_fw-&gt;size, fw_name);
<span class="lineNum">    2585 </span>            :                         err = -EINVAL;
<span class="lineNum">    2586 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2587 </span>            :         }
<span class="lineNum">    2588 </span>            : 
<span class="lineNum">    2589 </span>            : out:
<span class="lineNum">    2590 </span><span class="lineNoCov">          0 :         if (err) {</span>
<span class="lineNum">    2591 </span><span class="lineNoCov">          0 :                 if (err != -EINVAL)</span>
<span class="lineNum">    2592 </span><span class="lineNoCov">          0 :                         printk(KERN_ERR</span>
<span class="lineNum">    2593 </span>            :                                &quot;r600_cp: Failed to load firmware \&quot;%s\&quot;\n&quot;,
<span class="lineNum">    2594 </span>            :                                fw_name);
<span class="lineNum">    2595 </span><span class="lineNoCov">          0 :                 release_firmware(rdev-&gt;pfp_fw);</span>
<span class="lineNum">    2596 </span><span class="lineNoCov">          0 :                 rdev-&gt;pfp_fw = NULL;</span>
<span class="lineNum">    2597 </span><span class="lineNoCov">          0 :                 release_firmware(rdev-&gt;me_fw);</span>
<span class="lineNum">    2598 </span><span class="lineNoCov">          0 :                 rdev-&gt;me_fw = NULL;</span>
<span class="lineNum">    2599 </span><span class="lineNoCov">          0 :                 release_firmware(rdev-&gt;rlc_fw);</span>
<span class="lineNum">    2600 </span><span class="lineNoCov">          0 :                 rdev-&gt;rlc_fw = NULL;</span>
<span class="lineNum">    2601 </span><span class="lineNoCov">          0 :                 release_firmware(rdev-&gt;smc_fw);</span>
<span class="lineNum">    2602 </span><span class="lineNoCov">          0 :                 rdev-&gt;smc_fw = NULL;</span>
<span class="lineNum">    2603 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2604 </span><span class="lineNoCov">          0 :         return err;</span>
<a name="2605"><span class="lineNum">    2605 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2606 </span>            : 
<span class="lineNum">    2607 </span><span class="lineNoCov">          0 : u32 r600_gfx_get_rptr(struct radeon_device *rdev,</span>
<span class="lineNum">    2608 </span>            :                       struct radeon_ring *ring)
<span class="lineNum">    2609 </span>            : {
<span class="lineNum">    2610 </span>            :         u32 rptr;
<span class="lineNum">    2611 </span>            : 
<span class="lineNum">    2612 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled)</span>
<span class="lineNum">    2613 </span><span class="lineNoCov">          0 :                 rptr = rdev-&gt;wb.wb[ring-&gt;rptr_offs/4];</span>
<span class="lineNum">    2614 </span>            :         else
<span class="lineNum">    2615 </span><span class="lineNoCov">          0 :                 rptr = RREG32(R600_CP_RB_RPTR);</span>
<span class="lineNum">    2616 </span>            : 
<span class="lineNum">    2617 </span><span class="lineNoCov">          0 :         return rptr;</span>
<a name="2618"><span class="lineNum">    2618 </span>            : }</a>
<span class="lineNum">    2619 </span>            : 
<span class="lineNum">    2620 </span><span class="lineNoCov">          0 : u32 r600_gfx_get_wptr(struct radeon_device *rdev,</span>
<span class="lineNum">    2621 </span>            :                       struct radeon_ring *ring)
<span class="lineNum">    2622 </span>            : {
<span class="lineNum">    2623 </span>            :         u32 wptr;
<span class="lineNum">    2624 </span>            : 
<span class="lineNum">    2625 </span><span class="lineNoCov">          0 :         wptr = RREG32(R600_CP_RB_WPTR);</span>
<span class="lineNum">    2626 </span>            : 
<span class="lineNum">    2627 </span><span class="lineNoCov">          0 :         return wptr;</span>
<a name="2628"><span class="lineNum">    2628 </span>            : }</a>
<span class="lineNum">    2629 </span>            : 
<span class="lineNum">    2630 </span><span class="lineNoCov">          0 : void r600_gfx_set_wptr(struct radeon_device *rdev,</span>
<span class="lineNum">    2631 </span>            :                        struct radeon_ring *ring)
<span class="lineNum">    2632 </span>            : {
<span class="lineNum">    2633 </span><span class="lineNoCov">          0 :         WREG32(R600_CP_RB_WPTR, ring-&gt;wptr);</span>
<span class="lineNum">    2634 </span><span class="lineNoCov">          0 :         (void)RREG32(R600_CP_RB_WPTR);</span>
<a name="2635"><span class="lineNum">    2635 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2636 </span>            : 
<span class="lineNum">    2637 </span><span class="lineNoCov">          0 : static int r600_cp_load_microcode(struct radeon_device *rdev)</span>
<span class="lineNum">    2638 </span>            : {
<span class="lineNum">    2639 </span>            :         const __be32 *fw_data;
<span class="lineNum">    2640 </span>            :         int i;
<span class="lineNum">    2641 </span>            : 
<span class="lineNum">    2642 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;me_fw || !rdev-&gt;pfp_fw)</span>
<span class="lineNum">    2643 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    2644 </span>            : 
<span class="lineNum">    2645 </span><span class="lineNoCov">          0 :         r600_cp_stop(rdev);</span>
<span class="lineNum">    2646 </span>            : 
<span class="lineNum">    2647 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_CNTL,</span>
<span class="lineNum">    2648 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    2649 </span>            :                BUF_SWAP_32BIT |
<span class="lineNum">    2650 </span>            : #endif
<span class="lineNum">    2651 </span>            :                RB_NO_UPDATE | RB_BLKSZ(15) | RB_BUFSZ(3));
<span class="lineNum">    2652 </span>            : 
<span class="lineNum">    2653 </span>            :         /* Reset cp */
<span class="lineNum">    2654 </span><span class="lineNoCov">          0 :         WREG32(GRBM_SOFT_RESET, SOFT_RESET_CP);</span>
<span class="lineNum">    2655 </span><span class="lineNoCov">          0 :         RREG32(GRBM_SOFT_RESET);</span>
<span class="lineNum">    2656 </span><span class="lineNoCov">          0 :         mdelay(15);</span>
<span class="lineNum">    2657 </span><span class="lineNoCov">          0 :         WREG32(GRBM_SOFT_RESET, 0);</span>
<span class="lineNum">    2658 </span>            : 
<span class="lineNum">    2659 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_RAM_WADDR, 0);</span>
<span class="lineNum">    2660 </span>            : 
<span class="lineNum">    2661 </span><span class="lineNoCov">          0 :         fw_data = (const __be32 *)rdev-&gt;me_fw-&gt;data;</span>
<span class="lineNum">    2662 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_RAM_WADDR, 0);</span>
<span class="lineNum">    2663 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; R600_PM4_UCODE_SIZE * 3; i++)</span>
<span class="lineNum">    2664 </span><span class="lineNoCov">          0 :                 WREG32(CP_ME_RAM_DATA,</span>
<span class="lineNum">    2665 </span>            :                        be32_to_cpup(fw_data++));
<span class="lineNum">    2666 </span>            : 
<span class="lineNum">    2667 </span><span class="lineNoCov">          0 :         fw_data = (const __be32 *)rdev-&gt;pfp_fw-&gt;data;</span>
<span class="lineNum">    2668 </span><span class="lineNoCov">          0 :         WREG32(CP_PFP_UCODE_ADDR, 0);</span>
<span class="lineNum">    2669 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; R600_PFP_UCODE_SIZE; i++)</span>
<span class="lineNum">    2670 </span><span class="lineNoCov">          0 :                 WREG32(CP_PFP_UCODE_DATA,</span>
<span class="lineNum">    2671 </span>            :                        be32_to_cpup(fw_data++));
<span class="lineNum">    2672 </span>            : 
<span class="lineNum">    2673 </span><span class="lineNoCov">          0 :         WREG32(CP_PFP_UCODE_ADDR, 0);</span>
<span class="lineNum">    2674 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_RAM_WADDR, 0);</span>
<span class="lineNum">    2675 </span><span class="lineNoCov">          0 :         WREG32(CP_ME_RAM_RADDR, 0);</span>
<span class="lineNum">    2676 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2677"><span class="lineNum">    2677 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2678 </span>            : 
<span class="lineNum">    2679 </span><span class="lineNoCov">          0 : int r600_cp_start(struct radeon_device *rdev)</span>
<span class="lineNum">    2680 </span>            : {
<span class="lineNum">    2681 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    2682 </span>            :         int r;
<span class="lineNum">    2683 </span>            :         uint32_t cp_me;
<span class="lineNum">    2684 </span>            : 
<span class="lineNum">    2685 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, 7);</span>
<span class="lineNum">    2686 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2687 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: cp failed to lock ring (%d).\n&quot;, r);</span>
<span class="lineNum">    2688 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2689 </span>            :         }
<span class="lineNum">    2690 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_ME_INITIALIZE, 5));</span>
<span class="lineNum">    2691 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0x1);</span>
<span class="lineNum">    2692 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_RV770) {</span>
<span class="lineNum">    2693 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 0x0);</span>
<span class="lineNum">    2694 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, rdev-&gt;config.rv770.max_hw_contexts - 1);</span>
<span class="lineNum">    2695 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2696 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 0x3);</span>
<span class="lineNum">    2697 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, rdev-&gt;config.r600.max_hw_contexts - 1);</span>
<span class="lineNum">    2698 </span>            :         }
<span class="lineNum">    2699 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3_ME_INITIALIZE_DEVICE_ID(1));</span>
<span class="lineNum">    2700 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">    2701 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0);</span>
<span class="lineNum">    2702 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">    2703 </span>            : 
<span class="lineNum">    2704 </span>            :         cp_me = 0xff;
<span class="lineNum">    2705 </span><span class="lineNoCov">          0 :         WREG32(R_0086D8_CP_ME_CNTL, cp_me);</span>
<span class="lineNum">    2706 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2707"><span class="lineNum">    2707 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2708 </span>            : 
<span class="lineNum">    2709 </span><span class="lineNoCov">          0 : int r600_cp_resume(struct radeon_device *rdev)</span>
<span class="lineNum">    2710 </span>            : {
<span class="lineNum">    2711 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    2712 </span>            :         u32 tmp;
<span class="lineNum">    2713 </span>            :         u32 rb_bufsz;
<span class="lineNum">    2714 </span>            :         int r;
<span class="lineNum">    2715 </span>            : 
<span class="lineNum">    2716 </span>            :         /* Reset cp */
<span class="lineNum">    2717 </span><span class="lineNoCov">          0 :         WREG32(GRBM_SOFT_RESET, SOFT_RESET_CP);</span>
<span class="lineNum">    2718 </span><span class="lineNoCov">          0 :         RREG32(GRBM_SOFT_RESET);</span>
<span class="lineNum">    2719 </span><span class="lineNoCov">          0 :         mdelay(15);</span>
<span class="lineNum">    2720 </span><span class="lineNoCov">          0 :         WREG32(GRBM_SOFT_RESET, 0);</span>
<span class="lineNum">    2721 </span>            : 
<span class="lineNum">    2722 </span>            :         /* Set ring buffer size */
<span class="lineNum">    2723 </span><span class="lineNoCov">          0 :         rb_bufsz = order_base_2(ring-&gt;ring_size / 8);</span>
<span class="lineNum">    2724 </span><span class="lineNoCov">          0 :         tmp = (order_base_2(RADEON_GPU_PAGE_SIZE/8) &lt;&lt; 8) | rb_bufsz;</span>
<span class="lineNum">    2725 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    2726 </span>            :         tmp |= BUF_SWAP_32BIT;
<span class="lineNum">    2727 </span>            : #endif
<span class="lineNum">    2728 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_CNTL, tmp);</span>
<span class="lineNum">    2729 </span><span class="lineNoCov">          0 :         WREG32(CP_SEM_WAIT_TIMER, 0x0);</span>
<span class="lineNum">    2730 </span>            : 
<span class="lineNum">    2731 </span>            :         /* Set the write pointer delay */
<span class="lineNum">    2732 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_WPTR_DELAY, 0);</span>
<span class="lineNum">    2733 </span>            : 
<span class="lineNum">    2734 </span>            :         /* Initialize the ring buffer's read and write pointers */
<span class="lineNum">    2735 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_CNTL, tmp | RB_RPTR_WR_ENA);</span>
<span class="lineNum">    2736 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_RPTR_WR, 0);</span>
<span class="lineNum">    2737 </span><span class="lineNoCov">          0 :         ring-&gt;wptr = 0;</span>
<span class="lineNum">    2738 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_WPTR, ring-&gt;wptr);</span>
<span class="lineNum">    2739 </span>            : 
<span class="lineNum">    2740 </span>            :         /* set the wb address whether it's enabled or not */
<span class="lineNum">    2741 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_RPTR_ADDR,</span>
<span class="lineNum">    2742 </span>            :                ((rdev-&gt;wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) &amp; 0xFFFFFFFC));
<span class="lineNum">    2743 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_RPTR_ADDR_HI, upper_32_bits(rdev-&gt;wb.gpu_addr + RADEON_WB_CP_RPTR_OFFSET) &amp; 0xFF);</span>
<span class="lineNum">    2744 </span><span class="lineNoCov">          0 :         WREG32(SCRATCH_ADDR, ((rdev-&gt;wb.gpu_addr + RADEON_WB_SCRATCH_OFFSET) &gt;&gt; 8) &amp; 0xFFFFFFFF);</span>
<span class="lineNum">    2745 </span>            : 
<span class="lineNum">    2746 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled)</span>
<span class="lineNum">    2747 </span><span class="lineNoCov">          0 :                 WREG32(SCRATCH_UMSK, 0xff);</span>
<span class="lineNum">    2748 </span>            :         else {
<span class="lineNum">    2749 </span><span class="lineNoCov">          0 :                 tmp |= RB_NO_UPDATE;</span>
<span class="lineNum">    2750 </span><span class="lineNoCov">          0 :                 WREG32(SCRATCH_UMSK, 0);</span>
<span class="lineNum">    2751 </span>            :         }
<span class="lineNum">    2752 </span>            : 
<span class="lineNum">    2753 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    2754 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_CNTL, tmp);</span>
<span class="lineNum">    2755 </span>            : 
<span class="lineNum">    2756 </span><span class="lineNoCov">          0 :         WREG32(CP_RB_BASE, ring-&gt;gpu_addr &gt;&gt; 8);</span>
<span class="lineNum">    2757 </span><span class="lineNoCov">          0 :         WREG32(CP_DEBUG, (1 &lt;&lt; 27) | (1 &lt;&lt; 28));</span>
<span class="lineNum">    2758 </span>            : 
<span class="lineNum">    2759 </span><span class="lineNoCov">          0 :         r600_cp_start(rdev);</span>
<span class="lineNum">    2760 </span><span class="lineNoCov">          0 :         ring-&gt;ready = true;</span>
<span class="lineNum">    2761 </span><span class="lineNoCov">          0 :         r = radeon_ring_test(rdev, RADEON_RING_TYPE_GFX_INDEX, ring);</span>
<span class="lineNum">    2762 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2763 </span><span class="lineNoCov">          0 :                 ring-&gt;ready = false;</span>
<span class="lineNum">    2764 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2765 </span>            :         }
<span class="lineNum">    2766 </span>            : 
<span class="lineNum">    2767 </span><span class="lineNoCov">          0 :         if (rdev-&gt;asic-&gt;copy.copy_ring_index == RADEON_RING_TYPE_GFX_INDEX)</span>
<span class="lineNum">    2768 </span><span class="lineNoCov">          0 :                 radeon_ttm_set_active_vram_size(rdev, rdev-&gt;mc.real_vram_size);</span>
<span class="lineNum">    2769 </span>            : 
<span class="lineNum">    2770 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="2771"><span class="lineNum">    2771 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2772 </span>            : 
<span class="lineNum">    2773 </span><span class="lineNoCov">          0 : void r600_ring_init(struct radeon_device *rdev, struct radeon_ring *ring, unsigned ring_size)</span>
<span class="lineNum">    2774 </span>            : {
<span class="lineNum">    2775 </span>            :         u32 rb_bufsz;
<span class="lineNum">    2776 </span>            :         int r;
<span class="lineNum">    2777 </span>            : 
<span class="lineNum">    2778 </span>            :         /* Align ring size */
<span class="lineNum">    2779 </span><span class="lineNoCov">          0 :         rb_bufsz = order_base_2(ring_size / 8);</span>
<span class="lineNum">    2780 </span><span class="lineNoCov">          0 :         ring_size = (1 &lt;&lt; (rb_bufsz + 1)) * 4;</span>
<span class="lineNum">    2781 </span><span class="lineNoCov">          0 :         ring-&gt;ring_size = ring_size;</span>
<span class="lineNum">    2782 </span><span class="lineNoCov">          0 :         ring-&gt;align_mask = 16 - 1;</span>
<span class="lineNum">    2783 </span>            : 
<span class="lineNum">    2784 </span><span class="lineNoCov">          0 :         if (radeon_ring_supports_scratch_reg(rdev, ring)) {</span>
<span class="lineNum">    2785 </span><span class="lineNoCov">          0 :                 r = radeon_scratch_get(rdev, &amp;ring-&gt;rptr_save_reg);</span>
<span class="lineNum">    2786 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    2787 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;failed to get scratch reg for rptr save (%d).\n&quot;, r);</span>
<span class="lineNum">    2788 </span><span class="lineNoCov">          0 :                         ring-&gt;rptr_save_reg = 0;</span>
<span class="lineNum">    2789 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    2790 </span>            :         }
<a name="2791"><span class="lineNum">    2791 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2792 </span>            : 
<span class="lineNum">    2793 </span><span class="lineNoCov">          0 : void r600_cp_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    2794 </span>            : {
<span class="lineNum">    2795 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    2796 </span><span class="lineNoCov">          0 :         r600_cp_stop(rdev);</span>
<span class="lineNum">    2797 </span><span class="lineNoCov">          0 :         radeon_ring_fini(rdev, ring);</span>
<span class="lineNum">    2798 </span><span class="lineNoCov">          0 :         radeon_scratch_free(rdev, ring-&gt;rptr_save_reg);</span>
<span class="lineNum">    2799 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2800 </span>            : 
<span class="lineNum">    2801 </span>            : /*
<a name="2802"><span class="lineNum">    2802 </span>            :  * GPU scratch registers helpers function.</a>
<span class="lineNum">    2803 </span>            :  */
<span class="lineNum">    2804 </span><span class="lineNoCov">          0 : void r600_scratch_init(struct radeon_device *rdev)</span>
<span class="lineNum">    2805 </span>            : {
<span class="lineNum">    2806 </span>            :         int i;
<span class="lineNum">    2807 </span>            : 
<span class="lineNum">    2808 </span><span class="lineNoCov">          0 :         rdev-&gt;scratch.num_reg = 7;</span>
<span class="lineNum">    2809 </span><span class="lineNoCov">          0 :         rdev-&gt;scratch.reg_base = SCRATCH_REG0;</span>
<span class="lineNum">    2810 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;scratch.num_reg; i++) {</span>
<span class="lineNum">    2811 </span><span class="lineNoCov">          0 :                 rdev-&gt;scratch.free[i] = true;</span>
<span class="lineNum">    2812 </span><span class="lineNoCov">          0 :                 rdev-&gt;scratch.reg[i] = rdev-&gt;scratch.reg_base + (i * 4);</span>
<span class="lineNum">    2813 </span>            :         }
<a name="2814"><span class="lineNum">    2814 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    2815 </span>            : 
<span class="lineNum">    2816 </span><span class="lineNoCov">          0 : int r600_ring_test(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">    2817 </span>            : {
<span class="lineNum">    2818 </span><span class="lineNoCov">          0 :         uint32_t scratch;</span>
<span class="lineNum">    2819 </span>            :         uint32_t tmp = 0;
<span class="lineNum">    2820 </span>            :         unsigned i;
<span class="lineNum">    2821 </span>            :         int r;
<span class="lineNum">    2822 </span>            : 
<span class="lineNum">    2823 </span><span class="lineNoCov">          0 :         r = radeon_scratch_get(rdev, &amp;scratch);</span>
<span class="lineNum">    2824 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2825 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: cp failed to get scratch reg (%d).\n&quot;, r);</span>
<span class="lineNum">    2826 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2827 </span>            :         }
<span class="lineNum">    2828 </span><span class="lineNoCov">          0 :         WREG32(scratch, 0xCAFEDEAD);</span>
<span class="lineNum">    2829 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, 3);</span>
<span class="lineNum">    2830 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2831 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: cp failed to lock ring %d (%d).\n&quot;, ring-&gt;idx, r);</span>
<span class="lineNum">    2832 </span><span class="lineNoCov">          0 :                 radeon_scratch_free(rdev, scratch);</span>
<span class="lineNum">    2833 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    2834 </span>            :         }
<span class="lineNum">    2835 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));</span>
<span class="lineNum">    2836 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ((scratch - PACKET3_SET_CONFIG_REG_OFFSET) &gt;&gt; 2));</span>
<span class="lineNum">    2837 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, 0xDEADBEEF);</span>
<span class="lineNum">    2838 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">    2839 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    2840 </span><span class="lineNoCov">          0 :                 tmp = RREG32(scratch);</span>
<span class="lineNum">    2841 </span><span class="lineNoCov">          0 :                 if (tmp == 0xDEADBEEF)</span>
<span class="lineNum">    2842 </span>            :                         break;
<span class="lineNum">    2843 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">    2844 </span>            :         }
<span class="lineNum">    2845 </span><span class="lineNoCov">          0 :         if (i &lt; rdev-&gt;usec_timeout) {</span>
<span class="lineNum">    2846 </span>            :                 DRM_INFO(&quot;ring test on %d succeeded in %d usecs\n&quot;, ring-&gt;idx, i);
<span class="lineNum">    2847 </span>            :         } else {
<span class="lineNum">    2848 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: ring %d test failed (scratch(0x%04X)=0x%08X)\n&quot;,</span>
<span class="lineNum">    2849 </span>            :                           ring-&gt;idx, scratch, tmp);
<span class="lineNum">    2850 </span>            :                 r = -EINVAL;
<span class="lineNum">    2851 </span>            :         }
<span class="lineNum">    2852 </span><span class="lineNoCov">          0 :         radeon_scratch_free(rdev, scratch);</span>
<span class="lineNum">    2853 </span><span class="lineNoCov">          0 :         return r;</span>
<span class="lineNum">    2854 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2855 </span>            : 
<span class="lineNum">    2856 </span>            : /*
<span class="lineNum">    2857 </span>            :  * CP fences/semaphores
<a name="2858"><span class="lineNum">    2858 </span>            :  */</a>
<span class="lineNum">    2859 </span>            : 
<span class="lineNum">    2860 </span><span class="lineNoCov">          0 : void r600_fence_ring_emit(struct radeon_device *rdev,</span>
<span class="lineNum">    2861 </span>            :                           struct radeon_fence *fence)
<span class="lineNum">    2862 </span>            : {
<span class="lineNum">    2863 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[fence-&gt;ring];</span>
<span class="lineNum">    2864 </span>            :         u32 cp_coher_cntl = PACKET3_TC_ACTION_ENA | PACKET3_VC_ACTION_ENA |
<span class="lineNum">    2865 </span>            :                 PACKET3_SH_ACTION_ENA;
<span class="lineNum">    2866 </span>            : 
<span class="lineNum">    2867 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_RV770)</span>
<span class="lineNum">    2868 </span><span class="lineNoCov">          0 :                 cp_coher_cntl |= PACKET3_FULL_CACHE_ENA;</span>
<span class="lineNum">    2869 </span>            : 
<span class="lineNum">    2870 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.use_event) {</span>
<span class="lineNum">    2871 </span><span class="lineNoCov">          0 :                 u64 addr = rdev-&gt;fence_drv[fence-&gt;ring].gpu_addr;</span>
<span class="lineNum">    2872 </span>            :                 /* flush read cache over gart */
<span class="lineNum">    2873 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_SURFACE_SYNC, 3));</span>
<span class="lineNum">    2874 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, cp_coher_cntl);</span>
<span class="lineNum">    2875 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 0xFFFFFFFF);</span>
<span class="lineNum">    2876 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 0);</span>
<span class="lineNum">    2877 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 10); /* poll interval */</span>
<span class="lineNum">    2878 </span>            :                 /* EVENT_WRITE_EOP - flush caches, send int */
<span class="lineNum">    2879 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_EVENT_WRITE_EOP, 4));</span>
<span class="lineNum">    2880 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT_TS) | EVENT_INDEX(5));</span>
<span class="lineNum">    2881 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, lower_32_bits(addr));</span>
<span class="lineNum">    2882 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, (upper_32_bits(addr) &amp; 0xff) | DATA_SEL(1) | INT_SEL(2));</span>
<span class="lineNum">    2883 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, fence-&gt;seq);</span>
<span class="lineNum">    2884 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 0);</span>
<span class="lineNum">    2885 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    2886 </span>            :                 /* flush read cache over gart */
<span class="lineNum">    2887 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_SURFACE_SYNC, 3));</span>
<span class="lineNum">    2888 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, cp_coher_cntl);</span>
<span class="lineNum">    2889 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 0xFFFFFFFF);</span>
<span class="lineNum">    2890 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 0);</span>
<span class="lineNum">    2891 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 10); /* poll interval */</span>
<span class="lineNum">    2892 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_EVENT_WRITE, 0));</span>
<span class="lineNum">    2893 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, EVENT_TYPE(CACHE_FLUSH_AND_INV_EVENT) | EVENT_INDEX(0));</span>
<span class="lineNum">    2894 </span>            :                 /* wait for 3D idle clean */
<span class="lineNum">    2895 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));</span>
<span class="lineNum">    2896 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, (WAIT_UNTIL - PACKET3_SET_CONFIG_REG_OFFSET) &gt;&gt; 2);</span>
<span class="lineNum">    2897 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, WAIT_3D_IDLE_bit | WAIT_3D_IDLECLEAN_bit);</span>
<span class="lineNum">    2898 </span>            :                 /* Emit fence sequence &amp; fire IRQ */
<span class="lineNum">    2899 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));</span>
<span class="lineNum">    2900 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, ((rdev-&gt;fence_drv[fence-&gt;ring].scratch_reg - PACKET3_SET_CONFIG_REG_OFFSET) &gt;&gt; 2));</span>
<span class="lineNum">    2901 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, fence-&gt;seq);</span>
<span class="lineNum">    2902 </span>            :                 /* CP_INTERRUPT packet 3 no longer exists, use packet 0 */
<span class="lineNum">    2903 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET0(CP_INT_STATUS, 0));</span>
<span class="lineNum">    2904 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, RB_INT_STAT);</span>
<span class="lineNum">    2905 </span>            :         }
<span class="lineNum">    2906 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    2907 </span>            : 
<span class="lineNum">    2908 </span>            : /**
<span class="lineNum">    2909 </span>            :  * r600_semaphore_ring_emit - emit a semaphore on the CP ring
<span class="lineNum">    2910 </span>            :  *
<span class="lineNum">    2911 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    2912 </span>            :  * @ring: radeon ring buffer object
<span class="lineNum">    2913 </span>            :  * @semaphore: radeon semaphore object
<span class="lineNum">    2914 </span>            :  * @emit_wait: Is this a sempahore wait?
<span class="lineNum">    2915 </span>            :  *
<span class="lineNum">    2916 </span>            :  * Emits a semaphore signal/wait packet to the CP ring and prevents the PFP
<a name="2917"><span class="lineNum">    2917 </span>            :  * from running ahead of semaphore waits.</a>
<span class="lineNum">    2918 </span>            :  */
<span class="lineNum">    2919 </span><span class="lineNoCov">          0 : bool r600_semaphore_ring_emit(struct radeon_device *rdev,</span>
<span class="lineNum">    2920 </span>            :                               struct radeon_ring *ring,
<span class="lineNum">    2921 </span>            :                               struct radeon_semaphore *semaphore,
<span class="lineNum">    2922 </span>            :                               bool emit_wait)
<span class="lineNum">    2923 </span>            : {
<span class="lineNum">    2924 </span><span class="lineNoCov">          0 :         uint64_t addr = semaphore-&gt;gpu_addr;</span>
<span class="lineNum">    2925 </span><span class="lineNoCov">          0 :         unsigned sel = emit_wait ? PACKET3_SEM_SEL_WAIT : PACKET3_SEM_SEL_SIGNAL;</span>
<span class="lineNum">    2926 </span>            : 
<span class="lineNum">    2927 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &lt; CHIP_CAYMAN)</span>
<span class="lineNum">    2928 </span><span class="lineNoCov">          0 :                 sel |= PACKET3_SEM_WAIT_ON_SIGNAL;</span>
<span class="lineNum">    2929 </span>            : 
<span class="lineNum">    2930 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_MEM_SEMAPHORE, 1));</span>
<span class="lineNum">    2931 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, lower_32_bits(addr));</span>
<span class="lineNum">    2932 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (upper_32_bits(addr) &amp; 0xff) | sel);</span>
<span class="lineNum">    2933 </span>            : 
<span class="lineNum">    2934 </span>            :         /* PFP_SYNC_ME packet only exists on 7xx+, only enable it on eg+ */
<span class="lineNum">    2935 </span><span class="lineNoCov">          0 :         if (emit_wait &amp;&amp; (rdev-&gt;family &gt;= CHIP_CEDAR)) {</span>
<span class="lineNum">    2936 </span>            :                 /* Prevent the PFP from running ahead of the semaphore wait */
<span class="lineNum">    2937 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_PFP_SYNC_ME, 0));</span>
<span class="lineNum">    2938 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 0x0);</span>
<span class="lineNum">    2939 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    2940 </span>            : 
<span class="lineNum">    2941 </span><span class="lineNoCov">          0 :         return true;</span>
<span class="lineNum">    2942 </span>            : }
<span class="lineNum">    2943 </span>            : 
<span class="lineNum">    2944 </span>            : /**
<span class="lineNum">    2945 </span>            :  * r600_copy_cpdma - copy pages using the CP DMA engine
<span class="lineNum">    2946 </span>            :  *
<span class="lineNum">    2947 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    2948 </span>            :  * @src_offset: src GPU address
<span class="lineNum">    2949 </span>            :  * @dst_offset: dst GPU address
<span class="lineNum">    2950 </span>            :  * @num_gpu_pages: number of GPU pages to xfer
<span class="lineNum">    2951 </span>            :  * @fence: radeon fence object
<span class="lineNum">    2952 </span>            :  *
<span class="lineNum">    2953 </span>            :  * Copy GPU paging using the CP DMA engine (r6xx+).
<span class="lineNum">    2954 </span>            :  * Used by the radeon ttm implementation to move pages if
<a name="2955"><span class="lineNum">    2955 </span>            :  * registered as the asic copy callback.</a>
<span class="lineNum">    2956 </span>            :  */
<span class="lineNum">    2957 </span><span class="lineNoCov">          0 : struct radeon_fence *r600_copy_cpdma(struct radeon_device *rdev,</span>
<span class="lineNum">    2958 </span>            :                                      uint64_t src_offset, uint64_t dst_offset,
<span class="lineNum">    2959 </span>            :                                      unsigned num_gpu_pages,
<span class="lineNum">    2960 </span>            :                                      struct reservation_object *resv)
<span class="lineNum">    2961 </span>            : {
<span class="lineNum">    2962 </span><span class="lineNoCov">          0 :         struct radeon_fence *fence;</span>
<span class="lineNum">    2963 </span><span class="lineNoCov">          0 :         struct radeon_sync sync;</span>
<span class="lineNum">    2964 </span><span class="lineNoCov">          0 :         int ring_index = rdev-&gt;asic-&gt;copy.blit_ring_index;</span>
<span class="lineNum">    2965 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[ring_index];</span>
<span class="lineNum">    2966 </span>            :         u32 size_in_bytes, cur_size_in_bytes, tmp;
<span class="lineNum">    2967 </span>            :         int i, num_loops;
<span class="lineNum">    2968 </span>            :         int r = 0;
<span class="lineNum">    2969 </span>            : 
<span class="lineNum">    2970 </span><span class="lineNoCov">          0 :         radeon_sync_create(&amp;sync);</span>
<span class="lineNum">    2971 </span>            : 
<span class="lineNum">    2972 </span><span class="lineNoCov">          0 :         size_in_bytes = (num_gpu_pages &lt;&lt; RADEON_GPU_PAGE_SHIFT);</span>
<span class="lineNum">    2973 </span><span class="lineNoCov">          0 :         num_loops = DIV_ROUND_UP(size_in_bytes, 0x1fffff);</span>
<span class="lineNum">    2974 </span><span class="lineNoCov">          0 :         r = radeon_ring_lock(rdev, ring, num_loops * 6 + 24);</span>
<span class="lineNum">    2975 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    2976 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: moving bo (%d).\n&quot;, r);</span>
<span class="lineNum">    2977 </span><span class="lineNoCov">          0 :                 radeon_sync_free(rdev, &amp;sync, NULL);</span>
<span class="lineNum">    2978 </span><span class="lineNoCov">          0 :                 return ERR_PTR(r);</span>
<span class="lineNum">    2979 </span>            :         }
<span class="lineNum">    2980 </span>            : 
<span class="lineNum">    2981 </span><span class="lineNoCov">          0 :         radeon_sync_resv(rdev, &amp;sync, resv, false);</span>
<span class="lineNum">    2982 </span><span class="lineNoCov">          0 :         radeon_sync_rings(rdev, &amp;sync, ring-&gt;idx);</span>
<span class="lineNum">    2983 </span>            : 
<span class="lineNum">    2984 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));</span>
<span class="lineNum">    2985 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (WAIT_UNTIL - PACKET3_SET_CONFIG_REG_OFFSET) &gt;&gt; 2);</span>
<span class="lineNum">    2986 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, WAIT_3D_IDLE_bit);</span>
<span class="lineNum">    2987 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; num_loops; i++) {</span>
<span class="lineNum">    2988 </span>            :                 cur_size_in_bytes = size_in_bytes;
<span class="lineNum">    2989 </span><span class="lineNoCov">          0 :                 if (cur_size_in_bytes &gt; 0x1fffff)</span>
<span class="lineNum">    2990 </span>            :                         cur_size_in_bytes = 0x1fffff;
<span class="lineNum">    2991 </span><span class="lineNoCov">          0 :                 size_in_bytes -= cur_size_in_bytes;</span>
<span class="lineNum">    2992 </span><span class="lineNoCov">          0 :                 tmp = upper_32_bits(src_offset) &amp; 0xff;</span>
<span class="lineNum">    2993 </span><span class="lineNoCov">          0 :                 if (size_in_bytes == 0)</span>
<span class="lineNum">    2994 </span><span class="lineNoCov">          0 :                         tmp |= PACKET3_CP_DMA_CP_SYNC;</span>
<span class="lineNum">    2995 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_CP_DMA, 4));</span>
<span class="lineNum">    2996 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, lower_32_bits(src_offset));</span>
<span class="lineNum">    2997 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, tmp);</span>
<span class="lineNum">    2998 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, lower_32_bits(dst_offset));</span>
<span class="lineNum">    2999 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, upper_32_bits(dst_offset) &amp; 0xff);</span>
<span class="lineNum">    3000 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, cur_size_in_bytes);</span>
<span class="lineNum">    3001 </span><span class="lineNoCov">          0 :                 src_offset += cur_size_in_bytes;</span>
<span class="lineNum">    3002 </span><span class="lineNoCov">          0 :                 dst_offset += cur_size_in_bytes;</span>
<span class="lineNum">    3003 </span>            :         }
<span class="lineNum">    3004 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));</span>
<span class="lineNum">    3005 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, (WAIT_UNTIL - PACKET3_SET_CONFIG_REG_OFFSET) &gt;&gt; 2);</span>
<span class="lineNum">    3006 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, WAIT_CP_DMA_IDLE_bit);</span>
<span class="lineNum">    3007 </span>            : 
<span class="lineNum">    3008 </span><span class="lineNoCov">          0 :         r = radeon_fence_emit(rdev, &amp;fence, ring-&gt;idx);</span>
<span class="lineNum">    3009 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3010 </span><span class="lineNoCov">          0 :                 radeon_ring_unlock_undo(rdev, ring);</span>
<span class="lineNum">    3011 </span><span class="lineNoCov">          0 :                 radeon_sync_free(rdev, &amp;sync, NULL);</span>
<span class="lineNum">    3012 </span><span class="lineNoCov">          0 :                 return ERR_PTR(r);</span>
<span class="lineNum">    3013 </span>            :         }
<span class="lineNum">    3014 </span>            : 
<span class="lineNum">    3015 </span><span class="lineNoCov">          0 :         radeon_ring_unlock_commit(rdev, ring, false);</span>
<span class="lineNum">    3016 </span><span class="lineNoCov">          0 :         radeon_sync_free(rdev, &amp;sync, fence);</span>
<span class="lineNum">    3017 </span>            : 
<span class="lineNum">    3018 </span><span class="lineNoCov">          0 :         return fence;</span>
<a name="3019"><span class="lineNum">    3019 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3020 </span>            : 
<span class="lineNum">    3021 </span><span class="lineNoCov">          0 : int r600_set_surface_reg(struct radeon_device *rdev, int reg,</span>
<span class="lineNum">    3022 </span>            :                          uint32_t tiling_flags, uint32_t pitch,
<span class="lineNum">    3023 </span>            :                          uint32_t offset, uint32_t obj_size)
<span class="lineNum">    3024 </span>            : {
<span class="lineNum">    3025 </span>            :         /* FIXME: implement */
<span class="lineNum">    3026 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3027"><span class="lineNum">    3027 </span>            : }</a>
<span class="lineNum">    3028 </span>            : 
<span class="lineNum">    3029 </span><span class="lineNoCov">          0 : void r600_clear_surface_reg(struct radeon_device *rdev, int reg)</span>
<span class="lineNum">    3030 </span>            : {
<span class="lineNum">    3031 </span>            :         /* FIXME: implement */
<a name="3032"><span class="lineNum">    3032 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3033 </span>            : 
<span class="lineNum">    3034 </span><span class="lineNoCov">          0 : static int r600_startup(struct radeon_device *rdev)</span>
<span class="lineNum">    3035 </span>            : {
<span class="lineNum">    3036 </span>            :         struct radeon_ring *ring;
<span class="lineNum">    3037 </span>            :         int r;
<span class="lineNum">    3038 </span>            : 
<span class="lineNum">    3039 </span>            :         /* enable pcie gen2 link */
<span class="lineNum">    3040 </span><span class="lineNoCov">          0 :         r600_pcie_gen2_enable(rdev);</span>
<span class="lineNum">    3041 </span>            : 
<span class="lineNum">    3042 </span>            :         /* scratch needs to be initialized before MC */
<span class="lineNum">    3043 </span><span class="lineNoCov">          0 :         r = r600_vram_scratch_init(rdev);</span>
<span class="lineNum">    3044 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    3045 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3046 </span>            : 
<span class="lineNum">    3047 </span><span class="lineNoCov">          0 :         r600_mc_program(rdev);</span>
<span class="lineNum">    3048 </span>            : 
<span class="lineNum">    3049 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    3050 </span><span class="lineNoCov">          0 :                 r600_agp_enable(rdev);</span>
<span class="lineNum">    3051 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3052 </span><span class="lineNoCov">          0 :                 r = r600_pcie_gart_enable(rdev);</span>
<span class="lineNum">    3053 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    3054 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    3055 </span>            :         }
<span class="lineNum">    3056 </span><span class="lineNoCov">          0 :         r600_gpu_init(rdev);</span>
<span class="lineNum">    3057 </span>            : 
<span class="lineNum">    3058 </span>            :         /* allocate wb buffer */
<span class="lineNum">    3059 </span><span class="lineNoCov">          0 :         r = radeon_wb_init(rdev);</span>
<span class="lineNum">    3060 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    3061 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3062 </span>            : 
<span class="lineNum">    3063 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_start_ring(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">    3064 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3065 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;failed initializing CP fences (%d).\n&quot;, r);</span>
<span class="lineNum">    3066 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3067 </span>            :         }
<span class="lineNum">    3068 </span>            : 
<span class="lineNum">    3069 </span><span class="lineNoCov">          0 :         if (rdev-&gt;has_uvd) {</span>
<span class="lineNum">    3070 </span><span class="lineNoCov">          0 :                 r = uvd_v1_0_resume(rdev);</span>
<span class="lineNum">    3071 </span><span class="lineNoCov">          0 :                 if (!r) {</span>
<span class="lineNum">    3072 </span><span class="lineNoCov">          0 :                         r = radeon_fence_driver_start_ring(rdev, R600_RING_TYPE_UVD_INDEX);</span>
<span class="lineNum">    3073 </span><span class="lineNoCov">          0 :                         if (r) {</span>
<span class="lineNum">    3074 </span><span class="lineNoCov">          0 :                                 dev_err(rdev-&gt;dev, &quot;failed initializing UVD fences (%d).\n&quot;, r);</span>
<span class="lineNum">    3075 </span><span class="lineNoCov">          0 :                         }</span>
<span class="lineNum">    3076 </span>            :                 }
<span class="lineNum">    3077 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    3078 </span><span class="lineNoCov">          0 :                         rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX].ring_size = 0;</span>
<span class="lineNum">    3079 </span>            :         }
<span class="lineNum">    3080 </span>            : 
<span class="lineNum">    3081 </span>            :         /* Enable IRQ */
<span class="lineNum">    3082 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">    3083 </span><span class="lineNoCov">          0 :                 r = radeon_irq_kms_init(rdev);</span>
<span class="lineNum">    3084 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    3085 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    3086 </span>            :         }
<span class="lineNum">    3087 </span>            : 
<span class="lineNum">    3088 </span><span class="lineNoCov">          0 :         r = r600_irq_init(rdev);</span>
<span class="lineNum">    3089 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3090 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: IH init failed (%d).\n&quot;, r);</span>
<span class="lineNum">    3091 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    3092 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3093 </span>            :         }
<span class="lineNum">    3094 </span><span class="lineNoCov">          0 :         r600_irq_set(rdev);</span>
<span class="lineNum">    3095 </span>            : 
<span class="lineNum">    3096 </span><span class="lineNoCov">          0 :         ring = &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX];</span>
<span class="lineNum">    3097 </span><span class="lineNoCov">          0 :         r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, RADEON_WB_CP_RPTR_OFFSET,</span>
<span class="lineNum">    3098 </span>            :                              RADEON_CP_PACKET2);
<span class="lineNum">    3099 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    3100 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3101 </span>            : 
<span class="lineNum">    3102 </span><span class="lineNoCov">          0 :         r = r600_cp_load_microcode(rdev);</span>
<span class="lineNum">    3103 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    3104 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3105 </span><span class="lineNoCov">          0 :         r = r600_cp_resume(rdev);</span>
<span class="lineNum">    3106 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    3107 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3108 </span>            : 
<span class="lineNum">    3109 </span><span class="lineNoCov">          0 :         if (rdev-&gt;has_uvd) {</span>
<span class="lineNum">    3110 </span><span class="lineNoCov">          0 :                 ring = &amp;rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX];</span>
<span class="lineNum">    3111 </span><span class="lineNoCov">          0 :                 if (ring-&gt;ring_size) {</span>
<span class="lineNum">    3112 </span><span class="lineNoCov">          0 :                         r = radeon_ring_init(rdev, ring, ring-&gt;ring_size, 0,</span>
<span class="lineNum">    3113 </span>            :                                              RADEON_CP_PACKET2);
<span class="lineNum">    3114 </span><span class="lineNoCov">          0 :                         if (!r)</span>
<span class="lineNum">    3115 </span><span class="lineNoCov">          0 :                                 r = uvd_v1_0_init(rdev);</span>
<span class="lineNum">    3116 </span><span class="lineNoCov">          0 :                         if (r)</span>
<span class="lineNum">    3117 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;radeon: failed initializing UVD (%d).\n&quot;, r);</span>
<span class="lineNum">    3118 </span>            :                 }
<span class="lineNum">    3119 </span>            :         }
<span class="lineNum">    3120 </span>            : 
<span class="lineNum">    3121 </span><span class="lineNoCov">          0 :         r = radeon_ib_pool_init(rdev);</span>
<span class="lineNum">    3122 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3123 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;IB initialization failed (%d).\n&quot;, r);</span>
<span class="lineNum">    3124 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3125 </span>            :         }
<span class="lineNum">    3126 </span>            : 
<span class="lineNum">    3127 </span><span class="lineNoCov">          0 :         r = radeon_audio_init(rdev);</span>
<span class="lineNum">    3128 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3129 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: audio init failed\n&quot;);</span>
<span class="lineNum">    3130 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3131 </span>            :         }
<span class="lineNum">    3132 </span>            : 
<span class="lineNum">    3133 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3134"><span class="lineNum">    3134 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3135 </span>            : 
<span class="lineNum">    3136 </span><span class="lineNoCov">          0 : void r600_vga_set_state(struct radeon_device *rdev, bool state)</span>
<span class="lineNum">    3137 </span>            : {
<span class="lineNum">    3138 </span>            :         uint32_t temp;
<span class="lineNum">    3139 </span>            : 
<span class="lineNum">    3140 </span><span class="lineNoCov">          0 :         temp = RREG32(CONFIG_CNTL);</span>
<span class="lineNum">    3141 </span><span class="lineNoCov">          0 :         if (state == false) {</span>
<span class="lineNum">    3142 </span><span class="lineNoCov">          0 :                 temp &amp;= ~(1&lt;&lt;0);</span>
<span class="lineNum">    3143 </span><span class="lineNoCov">          0 :                 temp |= (1&lt;&lt;1);</span>
<span class="lineNum">    3144 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    3145 </span><span class="lineNoCov">          0 :                 temp &amp;= ~(1&lt;&lt;1);</span>
<span class="lineNum">    3146 </span>            :         }
<span class="lineNum">    3147 </span><span class="lineNoCov">          0 :         WREG32(CONFIG_CNTL, temp);</span>
<a name="3148"><span class="lineNum">    3148 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3149 </span>            : 
<span class="lineNum">    3150 </span><span class="lineNoCov">          0 : int r600_resume(struct radeon_device *rdev)</span>
<span class="lineNum">    3151 </span>            : {
<span class="lineNum">    3152 </span>            :         int r;
<span class="lineNum">    3153 </span>            : 
<span class="lineNum">    3154 </span>            :         /* Do not reset GPU before posting, on r600 hw unlike on r500 hw,
<span class="lineNum">    3155 </span>            :          * posting will perform necessary task to bring back GPU into good
<span class="lineNum">    3156 </span>            :          * shape.
<span class="lineNum">    3157 </span>            :          */
<span class="lineNum">    3158 </span>            :         /* post card */
<span class="lineNum">    3159 </span><span class="lineNoCov">          0 :         atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">    3160 </span>            : 
<span class="lineNum">    3161 </span><span class="lineNoCov">          0 :         if (rdev-&gt;pm.pm_method == PM_METHOD_DPM)</span>
<span class="lineNum">    3162 </span><span class="lineNoCov">          0 :                 radeon_pm_resume(rdev);</span>
<span class="lineNum">    3163 </span>            : 
<span class="lineNum">    3164 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    3165 </span><span class="lineNoCov">          0 :         r = r600_startup(rdev);</span>
<span class="lineNum">    3166 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3167 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;r600 startup failed on resume\n&quot;);</span>
<span class="lineNum">    3168 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    3169 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3170 </span>            :         }
<span class="lineNum">    3171 </span>            : 
<span class="lineNum">    3172 </span><span class="lineNoCov">          0 :         return r;</span>
<a name="3173"><span class="lineNum">    3173 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3174 </span>            : 
<span class="lineNum">    3175 </span><span class="lineNoCov">          0 : int r600_suspend(struct radeon_device *rdev)</span>
<span class="lineNum">    3176 </span>            : {
<span class="lineNum">    3177 </span><span class="lineNoCov">          0 :         radeon_pm_suspend(rdev);</span>
<span class="lineNum">    3178 </span><span class="lineNoCov">          0 :         radeon_audio_fini(rdev);</span>
<span class="lineNum">    3179 </span><span class="lineNoCov">          0 :         r600_cp_stop(rdev);</span>
<span class="lineNum">    3180 </span><span class="lineNoCov">          0 :         if (rdev-&gt;has_uvd) {</span>
<span class="lineNum">    3181 </span><span class="lineNoCov">          0 :                 uvd_v1_0_fini(rdev);</span>
<span class="lineNum">    3182 </span><span class="lineNoCov">          0 :                 radeon_uvd_suspend(rdev);</span>
<span class="lineNum">    3183 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3184 </span><span class="lineNoCov">          0 :         r600_irq_suspend(rdev);</span>
<span class="lineNum">    3185 </span><span class="lineNoCov">          0 :         radeon_wb_disable(rdev);</span>
<span class="lineNum">    3186 </span><span class="lineNoCov">          0 :         r600_pcie_gart_disable(rdev);</span>
<span class="lineNum">    3187 </span>            : 
<span class="lineNum">    3188 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    3189 </span>            : }
<span class="lineNum">    3190 </span>            : 
<span class="lineNum">    3191 </span>            : /* Plan is to move initialization in that function and use
<span class="lineNum">    3192 </span>            :  * helper function so that radeon_device_init pretty much
<span class="lineNum">    3193 </span>            :  * do nothing more than calling asic specific function. This
<span class="lineNum">    3194 </span>            :  * should also allow to remove a bunch of callback function
<a name="3195"><span class="lineNum">    3195 </span>            :  * like vram_info.</a>
<span class="lineNum">    3196 </span>            :  */
<span class="lineNum">    3197 </span><span class="lineNoCov">          0 : int r600_init(struct radeon_device *rdev)</span>
<span class="lineNum">    3198 </span>            : {
<span class="lineNum">    3199 </span>            :         int r;
<span class="lineNum">    3200 </span>            : 
<span class="lineNum">    3201 </span><span class="lineNoCov">          0 :         if (r600_debugfs_mc_info_init(rdev)) {</span>
<span class="lineNum">    3202 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to register debugfs file for mc !\n&quot;);</span>
<span class="lineNum">    3203 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3204 </span>            :         /* Read BIOS */
<span class="lineNum">    3205 </span><span class="lineNoCov">          0 :         if (!radeon_get_bios(rdev)) {</span>
<span class="lineNum">    3206 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_AVIVO(rdev))</span>
<span class="lineNum">    3207 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    3208 </span>            :         }
<span class="lineNum">    3209 </span>            :         /* Must be an ATOMBIOS */
<span class="lineNum">    3210 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;is_atom_bios) {</span>
<span class="lineNum">    3211 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;Expecting atombios for R600 GPU\n&quot;);</span>
<span class="lineNum">    3212 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3213 </span>            :         }
<span class="lineNum">    3214 </span><span class="lineNoCov">          0 :         r = radeon_atombios_init(rdev);</span>
<span class="lineNum">    3215 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    3216 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3217 </span>            :         /* Post card if necessary */
<span class="lineNum">    3218 </span><span class="lineNoCov">          0 :         if (!radeon_card_posted(rdev)) {</span>
<span class="lineNum">    3219 </span><span class="lineNoCov">          0 :                 if (!rdev-&gt;bios) {</span>
<span class="lineNum">    3220 </span><span class="lineNoCov">          0 :                         dev_err(rdev-&gt;dev, &quot;Card not posted and no BIOS - ignoring\n&quot;);</span>
<span class="lineNum">    3221 </span><span class="lineNoCov">          0 :                         return -EINVAL;</span>
<span class="lineNum">    3222 </span>            :                 }
<span class="lineNum">    3223 </span>            :                 DRM_INFO(&quot;GPU not posted. posting now...\n&quot;);
<span class="lineNum">    3224 </span><span class="lineNoCov">          0 :                 atom_asic_init(rdev-&gt;mode_info.atom_context);</span>
<span class="lineNum">    3225 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3226 </span>            :         /* Initialize scratch registers */
<span class="lineNum">    3227 </span><span class="lineNoCov">          0 :         r600_scratch_init(rdev);</span>
<span class="lineNum">    3228 </span>            :         /* Initialize surface registers */
<span class="lineNum">    3229 </span><span class="lineNoCov">          0 :         radeon_surface_init(rdev);</span>
<span class="lineNum">    3230 </span>            :         /* Initialize clocks */
<span class="lineNum">    3231 </span><span class="lineNoCov">          0 :         radeon_get_clock_info(rdev-&gt;ddev);</span>
<span class="lineNum">    3232 </span>            :         /* Fence driver */
<span class="lineNum">    3233 </span><span class="lineNoCov">          0 :         r = radeon_fence_driver_init(rdev);</span>
<span class="lineNum">    3234 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    3235 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3236 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_AGP) {</span>
<span class="lineNum">    3237 </span><span class="lineNoCov">          0 :                 r = radeon_agp_init(rdev);</span>
<span class="lineNum">    3238 </span><span class="lineNoCov">          0 :                 if (r)</span>
<span class="lineNum">    3239 </span><span class="lineNoCov">          0 :                         radeon_agp_disable(rdev);</span>
<span class="lineNum">    3240 </span>            :         }
<span class="lineNum">    3241 </span><span class="lineNoCov">          0 :         r = r600_mc_init(rdev);</span>
<span class="lineNum">    3242 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    3243 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3244 </span>            :         /* Memory manager */
<span class="lineNum">    3245 </span><span class="lineNoCov">          0 :         r = radeon_bo_init(rdev);</span>
<span class="lineNum">    3246 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    3247 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3248 </span>            : 
<span class="lineNum">    3249 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;me_fw || !rdev-&gt;pfp_fw || !rdev-&gt;rlc_fw) {</span>
<span class="lineNum">    3250 </span><span class="lineNoCov">          0 :                 r = r600_init_microcode(rdev);</span>
<span class="lineNum">    3251 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    3252 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;Failed to load firmware!\n&quot;);</span>
<span class="lineNum">    3253 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    3254 </span>            :                 }
<span class="lineNum">    3255 </span>            :         }
<span class="lineNum">    3256 </span>            : 
<span class="lineNum">    3257 </span>            :         /* Initialize power management */
<span class="lineNum">    3258 </span><span class="lineNoCov">          0 :         radeon_pm_init(rdev);</span>
<span class="lineNum">    3259 </span>            : 
<span class="lineNum">    3260 </span><span class="lineNoCov">          0 :         rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX].ring_obj = NULL;</span>
<span class="lineNum">    3261 </span><span class="lineNoCov">          0 :         r600_ring_init(rdev, &amp;rdev-&gt;ring[RADEON_RING_TYPE_GFX_INDEX], 1024 * 1024);</span>
<span class="lineNum">    3262 </span>            : 
<span class="lineNum">    3263 </span><span class="lineNoCov">          0 :         if (rdev-&gt;has_uvd) {</span>
<span class="lineNum">    3264 </span><span class="lineNoCov">          0 :                 r = radeon_uvd_init(rdev);</span>
<span class="lineNum">    3265 </span><span class="lineNoCov">          0 :                 if (!r) {</span>
<span class="lineNum">    3266 </span><span class="lineNoCov">          0 :                         rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX].ring_obj = NULL;</span>
<span class="lineNum">    3267 </span><span class="lineNoCov">          0 :                         r600_ring_init(rdev, &amp;rdev-&gt;ring[R600_RING_TYPE_UVD_INDEX], 4096);</span>
<span class="lineNum">    3268 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3269 </span>            :         }
<span class="lineNum">    3270 </span>            : 
<span class="lineNum">    3271 </span><span class="lineNoCov">          0 :         rdev-&gt;ih.ring_obj = NULL;</span>
<span class="lineNum">    3272 </span><span class="lineNoCov">          0 :         r600_ih_ring_init(rdev, 64 * 1024);</span>
<span class="lineNum">    3273 </span>            : 
<span class="lineNum">    3274 </span><span class="lineNoCov">          0 :         r = r600_pcie_gart_init(rdev);</span>
<span class="lineNum">    3275 </span><span class="lineNoCov">          0 :         if (r)</span>
<span class="lineNum">    3276 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3277 </span>            : 
<span class="lineNum">    3278 </span><span class="lineNoCov">          0 :         rdev-&gt;accel_working = true;</span>
<span class="lineNum">    3279 </span><span class="lineNoCov">          0 :         r = r600_startup(rdev);</span>
<span class="lineNum">    3280 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3281 </span><span class="lineNoCov">          0 :                 dev_err(rdev-&gt;dev, &quot;disabling GPU acceleration\n&quot;);</span>
<span class="lineNum">    3282 </span><span class="lineNoCov">          0 :                 r600_cp_fini(rdev);</span>
<span class="lineNum">    3283 </span><span class="lineNoCov">          0 :                 r600_irq_fini(rdev);</span>
<span class="lineNum">    3284 </span><span class="lineNoCov">          0 :                 radeon_wb_fini(rdev);</span>
<span class="lineNum">    3285 </span><span class="lineNoCov">          0 :                 radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    3286 </span><span class="lineNoCov">          0 :                 radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    3287 </span><span class="lineNoCov">          0 :                 r600_pcie_gart_fini(rdev);</span>
<span class="lineNum">    3288 </span><span class="lineNoCov">          0 :                 rdev-&gt;accel_working = false;</span>
<span class="lineNum">    3289 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3290 </span>            : 
<span class="lineNum">    3291 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3292"><span class="lineNum">    3292 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3293 </span>            : 
<span class="lineNum">    3294 </span><span class="lineNoCov">          0 : void r600_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    3295 </span>            : {
<span class="lineNum">    3296 </span><span class="lineNoCov">          0 :         radeon_pm_fini(rdev);</span>
<span class="lineNum">    3297 </span><span class="lineNoCov">          0 :         radeon_audio_fini(rdev);</span>
<span class="lineNum">    3298 </span><span class="lineNoCov">          0 :         r600_cp_fini(rdev);</span>
<span class="lineNum">    3299 </span><span class="lineNoCov">          0 :         r600_irq_fini(rdev);</span>
<span class="lineNum">    3300 </span><span class="lineNoCov">          0 :         if (rdev-&gt;has_uvd) {</span>
<span class="lineNum">    3301 </span><span class="lineNoCov">          0 :                 uvd_v1_0_fini(rdev);</span>
<span class="lineNum">    3302 </span><span class="lineNoCov">          0 :                 radeon_uvd_fini(rdev);</span>
<span class="lineNum">    3303 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3304 </span><span class="lineNoCov">          0 :         radeon_wb_fini(rdev);</span>
<span class="lineNum">    3305 </span><span class="lineNoCov">          0 :         radeon_ib_pool_fini(rdev);</span>
<span class="lineNum">    3306 </span><span class="lineNoCov">          0 :         radeon_irq_kms_fini(rdev);</span>
<span class="lineNum">    3307 </span><span class="lineNoCov">          0 :         r600_pcie_gart_fini(rdev);</span>
<span class="lineNum">    3308 </span><span class="lineNoCov">          0 :         r600_vram_scratch_fini(rdev);</span>
<span class="lineNum">    3309 </span><span class="lineNoCov">          0 :         radeon_agp_fini(rdev);</span>
<span class="lineNum">    3310 </span><span class="lineNoCov">          0 :         radeon_gem_fini(rdev);</span>
<span class="lineNum">    3311 </span><span class="lineNoCov">          0 :         radeon_fence_driver_fini(rdev);</span>
<span class="lineNum">    3312 </span><span class="lineNoCov">          0 :         radeon_bo_fini(rdev);</span>
<span class="lineNum">    3313 </span><span class="lineNoCov">          0 :         radeon_atombios_fini(rdev);</span>
<span class="lineNum">    3314 </span><span class="lineNoCov">          0 :         kfree(rdev-&gt;bios);</span>
<span class="lineNum">    3315 </span><span class="lineNoCov">          0 :         rdev-&gt;bios = NULL;</span>
<span class="lineNum">    3316 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3317 </span>            : 
<span class="lineNum">    3318 </span>            : 
<span class="lineNum">    3319 </span>            : /*
<a name="3320"><span class="lineNum">    3320 </span>            :  * CS stuff</a>
<span class="lineNum">    3321 </span>            :  */
<span class="lineNum">    3322 </span><span class="lineNoCov">          0 : void r600_ring_ib_execute(struct radeon_device *rdev, struct radeon_ib *ib)</span>
<span class="lineNum">    3323 </span>            : {
<span class="lineNum">    3324 </span><span class="lineNoCov">          0 :         struct radeon_ring *ring = &amp;rdev-&gt;ring[ib-&gt;ring];</span>
<span class="lineNum">    3325 </span>            :         u32 next_rptr;
<span class="lineNum">    3326 </span>            : 
<span class="lineNum">    3327 </span><span class="lineNoCov">          0 :         if (ring-&gt;rptr_save_reg) {</span>
<span class="lineNum">    3328 </span><span class="lineNoCov">          0 :                 next_rptr = ring-&gt;wptr + 3 + 4;</span>
<span class="lineNum">    3329 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_SET_CONFIG_REG, 1));</span>
<span class="lineNum">    3330 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, ((ring-&gt;rptr_save_reg -</span>
<span class="lineNum">    3331 </span><span class="lineNoCov">          0 :                                          PACKET3_SET_CONFIG_REG_OFFSET) &gt;&gt; 2));</span>
<span class="lineNum">    3332 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, next_rptr);</span>
<span class="lineNum">    3333 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;wb.enabled) {</span>
<span class="lineNum">    3334 </span><span class="lineNoCov">          0 :                 next_rptr = ring-&gt;wptr + 5 + 4;</span>
<span class="lineNum">    3335 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, PACKET3(PACKET3_MEM_WRITE, 3));</span>
<span class="lineNum">    3336 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, ring-&gt;next_rptr_gpu_addr &amp; 0xfffffffc);</span>
<span class="lineNum">    3337 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, (upper_32_bits(ring-&gt;next_rptr_gpu_addr) &amp; 0xff) | (1 &lt;&lt; 18));</span>
<span class="lineNum">    3338 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, next_rptr);</span>
<span class="lineNum">    3339 </span><span class="lineNoCov">          0 :                 radeon_ring_write(ring, 0);</span>
<span class="lineNum">    3340 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3341 </span>            : 
<span class="lineNum">    3342 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, PACKET3(PACKET3_INDIRECT_BUFFER, 2));</span>
<span class="lineNum">    3343 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring,</span>
<span class="lineNum">    3344 </span>            : #ifdef __BIG_ENDIAN
<span class="lineNum">    3345 </span>            :                           (2 &lt;&lt; 0) |
<span class="lineNum">    3346 </span>            : #endif
<span class="lineNum">    3347 </span><span class="lineNoCov">          0 :                           (ib-&gt;gpu_addr &amp; 0xFFFFFFFC));</span>
<span class="lineNum">    3348 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, upper_32_bits(ib-&gt;gpu_addr) &amp; 0xFF);</span>
<span class="lineNum">    3349 </span><span class="lineNoCov">          0 :         radeon_ring_write(ring, ib-&gt;length_dw);</span>
<a name="3350"><span class="lineNum">    3350 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3351 </span>            : 
<span class="lineNum">    3352 </span><span class="lineNoCov">          0 : int r600_ib_test(struct radeon_device *rdev, struct radeon_ring *ring)</span>
<span class="lineNum">    3353 </span>            : {
<span class="lineNum">    3354 </span><span class="lineNoCov">          0 :         struct radeon_ib ib;</span>
<span class="lineNum">    3355 </span><span class="lineNoCov">          0 :         uint32_t scratch;</span>
<span class="lineNum">    3356 </span>            :         uint32_t tmp = 0;
<span class="lineNum">    3357 </span>            :         unsigned i;
<span class="lineNum">    3358 </span>            :         int r;
<span class="lineNum">    3359 </span>            : 
<span class="lineNum">    3360 </span><span class="lineNoCov">          0 :         r = radeon_scratch_get(rdev, &amp;scratch);</span>
<span class="lineNum">    3361 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3362 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: failed to get scratch reg (%d).\n&quot;, r);</span>
<span class="lineNum">    3363 </span><span class="lineNoCov">          0 :                 return r;</span>
<span class="lineNum">    3364 </span>            :         }
<span class="lineNum">    3365 </span><span class="lineNoCov">          0 :         WREG32(scratch, 0xCAFEDEAD);</span>
<span class="lineNum">    3366 </span><span class="lineNoCov">          0 :         r = radeon_ib_get(rdev, ring-&gt;idx, &amp;ib, NULL, 256);</span>
<span class="lineNum">    3367 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3368 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: failed to get ib (%d).\n&quot;, r);</span>
<span class="lineNum">    3369 </span><span class="lineNoCov">          0 :                 goto free_scratch;</span>
<span class="lineNum">    3370 </span>            :         }
<span class="lineNum">    3371 </span><span class="lineNoCov">          0 :         ib.ptr[0] = PACKET3(PACKET3_SET_CONFIG_REG, 1);</span>
<span class="lineNum">    3372 </span><span class="lineNoCov">          0 :         ib.ptr[1] = ((scratch - PACKET3_SET_CONFIG_REG_OFFSET) &gt;&gt; 2);</span>
<span class="lineNum">    3373 </span><span class="lineNoCov">          0 :         ib.ptr[2] = 0xDEADBEEF;</span>
<span class="lineNum">    3374 </span><span class="lineNoCov">          0 :         ib.length_dw = 3;</span>
<span class="lineNum">    3375 </span><span class="lineNoCov">          0 :         r = radeon_ib_schedule(rdev, &amp;ib, NULL, false);</span>
<span class="lineNum">    3376 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3377 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: failed to schedule ib (%d).\n&quot;, r);</span>
<span class="lineNum">    3378 </span><span class="lineNoCov">          0 :                 goto free_ib;</span>
<span class="lineNum">    3379 </span>            :         }
<span class="lineNum">    3380 </span><span class="lineNoCov">          0 :         r = radeon_fence_wait(ib.fence, false);</span>
<span class="lineNum">    3381 </span><span class="lineNoCov">          0 :         if (r) {</span>
<span class="lineNum">    3382 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: fence wait failed (%d).\n&quot;, r);</span>
<span class="lineNum">    3383 </span><span class="lineNoCov">          0 :                 goto free_ib;</span>
<span class="lineNum">    3384 </span>            :         }
<span class="lineNum">    3385 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; rdev-&gt;usec_timeout; i++) {</span>
<span class="lineNum">    3386 </span><span class="lineNoCov">          0 :                 tmp = RREG32(scratch);</span>
<span class="lineNum">    3387 </span><span class="lineNoCov">          0 :                 if (tmp == 0xDEADBEEF)</span>
<span class="lineNum">    3388 </span>            :                         break;
<span class="lineNum">    3389 </span><span class="lineNoCov">          0 :                 DRM_UDELAY(1);</span>
<span class="lineNum">    3390 </span>            :         }
<span class="lineNum">    3391 </span><span class="lineNoCov">          0 :         if (i &lt; rdev-&gt;usec_timeout) {</span>
<span class="lineNum">    3392 </span>            :                 DRM_INFO(&quot;ib test on ring %d succeeded in %u usecs\n&quot;, ib.fence-&gt;ring, i);
<span class="lineNum">    3393 </span>            :         } else {
<span class="lineNum">    3394 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;radeon: ib test failed (scratch(0x%04X)=0x%08X)\n&quot;,</span>
<span class="lineNum">    3395 </span>            :                           scratch, tmp);
<span class="lineNum">    3396 </span>            :                 r = -EINVAL;
<span class="lineNum">    3397 </span>            :         }
<span class="lineNum">    3398 </span>            : free_ib:
<span class="lineNum">    3399 </span><span class="lineNoCov">          0 :         radeon_ib_free(rdev, &amp;ib);</span>
<span class="lineNum">    3400 </span>            : free_scratch:
<span class="lineNum">    3401 </span><span class="lineNoCov">          0 :         radeon_scratch_free(rdev, scratch);</span>
<span class="lineNum">    3402 </span><span class="lineNoCov">          0 :         return r;</span>
<span class="lineNum">    3403 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    3404 </span>            : 
<span class="lineNum">    3405 </span>            : /*
<span class="lineNum">    3406 </span>            :  * Interrupts
<span class="lineNum">    3407 </span>            :  *
<span class="lineNum">    3408 </span>            :  * Interrupts use a ring buffer on r6xx/r7xx hardware.  It works pretty
<span class="lineNum">    3409 </span>            :  * the same as the CP ring buffer, but in reverse.  Rather than the CPU
<span class="lineNum">    3410 </span>            :  * writing to the ring and the GPU consuming, the GPU writes to the ring
<span class="lineNum">    3411 </span>            :  * and host consumes.  As the host irq handler processes interrupts, it
<span class="lineNum">    3412 </span>            :  * increments the rptr.  When the rptr catches up with the wptr, all the
<span class="lineNum">    3413 </span>            :  * current interrupts have been processed.
<a name="3414"><span class="lineNum">    3414 </span>            :  */</a>
<span class="lineNum">    3415 </span>            : 
<span class="lineNum">    3416 </span><span class="lineNoCov">          0 : void r600_ih_ring_init(struct radeon_device *rdev, unsigned ring_size)</span>
<span class="lineNum">    3417 </span>            : {
<span class="lineNum">    3418 </span>            :         u32 rb_bufsz;
<span class="lineNum">    3419 </span>            : 
<span class="lineNum">    3420 </span>            :         /* Align ring size */
<span class="lineNum">    3421 </span><span class="lineNoCov">          0 :         rb_bufsz = order_base_2(ring_size / 4);</span>
<span class="lineNum">    3422 </span><span class="lineNoCov">          0 :         ring_size = (1 &lt;&lt; rb_bufsz) * 4;</span>
<span class="lineNum">    3423 </span><span class="lineNoCov">          0 :         rdev-&gt;ih.ring_size = ring_size;</span>
<span class="lineNum">    3424 </span><span class="lineNoCov">          0 :         rdev-&gt;ih.ptr_mask = rdev-&gt;ih.ring_size - 1;</span>
<span class="lineNum">    3425 </span><span class="lineNoCov">          0 :         rdev-&gt;ih.rptr = 0;</span>
<a name="3426"><span class="lineNum">    3426 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3427 </span>            : 
<span class="lineNum">    3428 </span><span class="lineNoCov">          0 : int r600_ih_ring_alloc(struct radeon_device *rdev)</span>
<span class="lineNum">    3429 </span>            : {
<span class="lineNum">    3430 </span>            :         int r;
<span class="lineNum">    3431 </span>            : 
<span class="lineNum">    3432 </span>            :         /* Allocate ring buffer */
<span class="lineNum">    3433 </span><span class="lineNoCov">          0 :         if (rdev-&gt;ih.ring_obj == NULL) {</span>
<span class="lineNum">    3434 </span><span class="lineNoCov">          0 :                 r = radeon_bo_create(rdev, rdev-&gt;ih.ring_size,</span>
<span class="lineNum">    3435 </span>            :                                      PAGE_SIZE, true,
<span class="lineNum">    3436 </span>            :                                      RADEON_GEM_DOMAIN_GTT, 0,
<span class="lineNum">    3437 </span>            :                                      NULL, NULL, &amp;rdev-&gt;ih.ring_obj);
<span class="lineNum">    3438 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    3439 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;radeon: failed to create ih ring buffer (%d).\n&quot;, r);</span>
<span class="lineNum">    3440 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    3441 </span>            :                 }
<span class="lineNum">    3442 </span><span class="lineNoCov">          0 :                 r = radeon_bo_reserve(rdev-&gt;ih.ring_obj, false);</span>
<span class="lineNum">    3443 </span><span class="lineNoCov">          0 :                 if (unlikely(r != 0))</span>
<span class="lineNum">    3444 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    3445 </span><span class="lineNoCov">          0 :                 r = radeon_bo_pin(rdev-&gt;ih.ring_obj,</span>
<span class="lineNum">    3446 </span>            :                                   RADEON_GEM_DOMAIN_GTT,
<span class="lineNum">    3447 </span><span class="lineNoCov">          0 :                                   &amp;rdev-&gt;ih.gpu_addr);</span>
<span class="lineNum">    3448 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    3449 </span><span class="lineNoCov">          0 :                         radeon_bo_unreserve(rdev-&gt;ih.ring_obj);</span>
<span class="lineNum">    3450 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;radeon: failed to pin ih ring buffer (%d).\n&quot;, r);</span>
<span class="lineNum">    3451 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    3452 </span>            :                 }
<span class="lineNum">    3453 </span><span class="lineNoCov">          0 :                 r = radeon_bo_kmap(rdev-&gt;ih.ring_obj,</span>
<span class="lineNum">    3454 </span><span class="lineNoCov">          0 :                                    (void **)&amp;rdev-&gt;ih.ring);</span>
<span class="lineNum">    3455 </span><span class="lineNoCov">          0 :                 radeon_bo_unreserve(rdev-&gt;ih.ring_obj);</span>
<span class="lineNum">    3456 </span><span class="lineNoCov">          0 :                 if (r) {</span>
<span class="lineNum">    3457 </span><span class="lineNoCov">          0 :                         DRM_ERROR(&quot;radeon: failed to map ih ring buffer (%d).\n&quot;, r);</span>
<span class="lineNum">    3458 </span><span class="lineNoCov">          0 :                         return r;</span>
<span class="lineNum">    3459 </span>            :                 }
<span class="lineNum">    3460 </span>            :         }
<span class="lineNum">    3461 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3462"><span class="lineNum">    3462 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3463 </span>            : 
<span class="lineNum">    3464 </span><span class="lineNoCov">          0 : void r600_ih_ring_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    3465 </span>            : {
<span class="lineNum">    3466 </span>            :         int r;
<span class="lineNum">    3467 </span><span class="lineNoCov">          0 :         if (rdev-&gt;ih.ring_obj) {</span>
<span class="lineNum">    3468 </span><span class="lineNoCov">          0 :                 r = radeon_bo_reserve(rdev-&gt;ih.ring_obj, false);</span>
<span class="lineNum">    3469 </span><span class="lineNoCov">          0 :                 if (likely(r == 0)) {</span>
<span class="lineNum">    3470 </span><span class="lineNoCov">          0 :                         radeon_bo_kunmap(rdev-&gt;ih.ring_obj);</span>
<span class="lineNum">    3471 </span><span class="lineNoCov">          0 :                         radeon_bo_unpin(rdev-&gt;ih.ring_obj);</span>
<span class="lineNum">    3472 </span><span class="lineNoCov">          0 :                         radeon_bo_unreserve(rdev-&gt;ih.ring_obj);</span>
<span class="lineNum">    3473 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3474 </span><span class="lineNoCov">          0 :                 radeon_bo_unref(&amp;rdev-&gt;ih.ring_obj);</span>
<span class="lineNum">    3475 </span><span class="lineNoCov">          0 :                 rdev-&gt;ih.ring = NULL;</span>
<span class="lineNum">    3476 </span><span class="lineNoCov">          0 :                 rdev-&gt;ih.ring_obj = NULL;</span>
<span class="lineNum">    3477 </span><span class="lineNoCov">          0 :         }</span>
<a name="3478"><span class="lineNum">    3478 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3479 </span>            : 
<span class="lineNum">    3480 </span><span class="lineNoCov">          0 : void r600_rlc_stop(struct radeon_device *rdev)</span>
<span class="lineNum">    3481 </span>            : {
<span class="lineNum">    3482 </span>            : 
<span class="lineNum">    3483 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family &gt;= CHIP_RV770) &amp;&amp;</span>
<span class="lineNum">    3484 </span><span class="lineNoCov">          0 :             (rdev-&gt;family &lt;= CHIP_RV740)) {</span>
<span class="lineNum">    3485 </span>            :                 /* r7xx asics need to soft reset RLC before halting */
<span class="lineNum">    3486 </span><span class="lineNoCov">          0 :                 WREG32(SRBM_SOFT_RESET, SOFT_RESET_RLC);</span>
<span class="lineNum">    3487 </span><span class="lineNoCov">          0 :                 RREG32(SRBM_SOFT_RESET);</span>
<span class="lineNum">    3488 </span><span class="lineNoCov">          0 :                 mdelay(15);</span>
<span class="lineNum">    3489 </span><span class="lineNoCov">          0 :                 WREG32(SRBM_SOFT_RESET, 0);</span>
<span class="lineNum">    3490 </span><span class="lineNoCov">          0 :                 RREG32(SRBM_SOFT_RESET);</span>
<span class="lineNum">    3491 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3492 </span>            : 
<span class="lineNum">    3493 </span><span class="lineNoCov">          0 :         WREG32(RLC_CNTL, 0);</span>
<a name="3494"><span class="lineNum">    3494 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3495 </span>            : 
<span class="lineNum">    3496 </span><span class="lineNoCov">          0 : static void r600_rlc_start(struct radeon_device *rdev)</span>
<span class="lineNum">    3497 </span>            : {
<span class="lineNum">    3498 </span><span class="lineNoCov">          0 :         WREG32(RLC_CNTL, RLC_ENABLE);</span>
<a name="3499"><span class="lineNum">    3499 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3500 </span>            : 
<span class="lineNum">    3501 </span><span class="lineNoCov">          0 : static int r600_rlc_resume(struct radeon_device *rdev)</span>
<span class="lineNum">    3502 </span>            : {
<span class="lineNum">    3503 </span>            :         u32 i;
<span class="lineNum">    3504 </span>            :         const __be32 *fw_data;
<span class="lineNum">    3505 </span>            : 
<span class="lineNum">    3506 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;rlc_fw)</span>
<span class="lineNum">    3507 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3508 </span>            : 
<span class="lineNum">    3509 </span><span class="lineNoCov">          0 :         r600_rlc_stop(rdev);</span>
<span class="lineNum">    3510 </span>            : 
<span class="lineNum">    3511 </span><span class="lineNoCov">          0 :         WREG32(RLC_HB_CNTL, 0);</span>
<span class="lineNum">    3512 </span>            : 
<span class="lineNum">    3513 </span><span class="lineNoCov">          0 :         WREG32(RLC_HB_BASE, 0);</span>
<span class="lineNum">    3514 </span><span class="lineNoCov">          0 :         WREG32(RLC_HB_RPTR, 0);</span>
<span class="lineNum">    3515 </span><span class="lineNoCov">          0 :         WREG32(RLC_HB_WPTR, 0);</span>
<span class="lineNum">    3516 </span><span class="lineNoCov">          0 :         WREG32(RLC_HB_WPTR_LSB_ADDR, 0);</span>
<span class="lineNum">    3517 </span><span class="lineNoCov">          0 :         WREG32(RLC_HB_WPTR_MSB_ADDR, 0);</span>
<span class="lineNum">    3518 </span><span class="lineNoCov">          0 :         WREG32(RLC_MC_CNTL, 0);</span>
<span class="lineNum">    3519 </span><span class="lineNoCov">          0 :         WREG32(RLC_UCODE_CNTL, 0);</span>
<span class="lineNum">    3520 </span>            : 
<span class="lineNum">    3521 </span><span class="lineNoCov">          0 :         fw_data = (const __be32 *)rdev-&gt;rlc_fw-&gt;data;</span>
<span class="lineNum">    3522 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_RV770) {</span>
<span class="lineNum">    3523 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; R700_RLC_UCODE_SIZE; i++) {</span>
<span class="lineNum">    3524 </span><span class="lineNoCov">          0 :                         WREG32(RLC_UCODE_ADDR, i);</span>
<span class="lineNum">    3525 </span><span class="lineNoCov">          0 :                         WREG32(RLC_UCODE_DATA, be32_to_cpup(fw_data++));</span>
<span class="lineNum">    3526 </span>            :                 }
<span class="lineNum">    3527 </span>            :         } else {
<span class="lineNum">    3528 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; R600_RLC_UCODE_SIZE; i++) {</span>
<span class="lineNum">    3529 </span><span class="lineNoCov">          0 :                         WREG32(RLC_UCODE_ADDR, i);</span>
<span class="lineNum">    3530 </span><span class="lineNoCov">          0 :                         WREG32(RLC_UCODE_DATA, be32_to_cpup(fw_data++));</span>
<span class="lineNum">    3531 </span>            :                 }
<span class="lineNum">    3532 </span>            :         }
<span class="lineNum">    3533 </span><span class="lineNoCov">          0 :         WREG32(RLC_UCODE_ADDR, 0);</span>
<span class="lineNum">    3534 </span>            : 
<span class="lineNum">    3535 </span><span class="lineNoCov">          0 :         r600_rlc_start(rdev);</span>
<span class="lineNum">    3536 </span>            : 
<span class="lineNum">    3537 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3538"><span class="lineNum">    3538 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3539 </span>            : 
<span class="lineNum">    3540 </span><span class="lineNoCov">          0 : static void r600_enable_interrupts(struct radeon_device *rdev)</span>
<span class="lineNum">    3541 </span>            : {
<span class="lineNum">    3542 </span><span class="lineNoCov">          0 :         u32 ih_cntl = RREG32(IH_CNTL);</span>
<span class="lineNum">    3543 </span><span class="lineNoCov">          0 :         u32 ih_rb_cntl = RREG32(IH_RB_CNTL);</span>
<span class="lineNum">    3544 </span>            : 
<span class="lineNum">    3545 </span><span class="lineNoCov">          0 :         ih_cntl |= ENABLE_INTR;</span>
<span class="lineNum">    3546 </span><span class="lineNoCov">          0 :         ih_rb_cntl |= IH_RB_ENABLE;</span>
<span class="lineNum">    3547 </span><span class="lineNoCov">          0 :         WREG32(IH_CNTL, ih_cntl);</span>
<span class="lineNum">    3548 </span><span class="lineNoCov">          0 :         WREG32(IH_RB_CNTL, ih_rb_cntl);</span>
<span class="lineNum">    3549 </span><span class="lineNoCov">          0 :         rdev-&gt;ih.enabled = true;</span>
<a name="3550"><span class="lineNum">    3550 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3551 </span>            : 
<span class="lineNum">    3552 </span><span class="lineNoCov">          0 : void r600_disable_interrupts(struct radeon_device *rdev)</span>
<span class="lineNum">    3553 </span>            : {
<span class="lineNum">    3554 </span><span class="lineNoCov">          0 :         u32 ih_rb_cntl = RREG32(IH_RB_CNTL);</span>
<span class="lineNum">    3555 </span><span class="lineNoCov">          0 :         u32 ih_cntl = RREG32(IH_CNTL);</span>
<span class="lineNum">    3556 </span>            : 
<span class="lineNum">    3557 </span><span class="lineNoCov">          0 :         ih_rb_cntl &amp;= ~IH_RB_ENABLE;</span>
<span class="lineNum">    3558 </span><span class="lineNoCov">          0 :         ih_cntl &amp;= ~ENABLE_INTR;</span>
<span class="lineNum">    3559 </span><span class="lineNoCov">          0 :         WREG32(IH_RB_CNTL, ih_rb_cntl);</span>
<span class="lineNum">    3560 </span><span class="lineNoCov">          0 :         WREG32(IH_CNTL, ih_cntl);</span>
<span class="lineNum">    3561 </span>            :         /* set rptr, wptr to 0 */
<span class="lineNum">    3562 </span><span class="lineNoCov">          0 :         WREG32(IH_RB_RPTR, 0);</span>
<span class="lineNum">    3563 </span><span class="lineNoCov">          0 :         WREG32(IH_RB_WPTR, 0);</span>
<span class="lineNum">    3564 </span><span class="lineNoCov">          0 :         rdev-&gt;ih.enabled = false;</span>
<span class="lineNum">    3565 </span><span class="lineNoCov">          0 :         rdev-&gt;ih.rptr = 0;</span>
<a name="3566"><span class="lineNum">    3566 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3567 </span>            : 
<span class="lineNum">    3568 </span><span class="lineNoCov">          0 : static void r600_disable_interrupt_state(struct radeon_device *rdev)</span>
<span class="lineNum">    3569 </span>            : {
<span class="lineNum">    3570 </span>            :         u32 tmp;
<span class="lineNum">    3571 </span>            : 
<span class="lineNum">    3572 </span><span class="lineNoCov">          0 :         WREG32(CP_INT_CNTL, CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE);</span>
<span class="lineNum">    3573 </span><span class="lineNoCov">          0 :         tmp = RREG32(DMA_CNTL) &amp; ~TRAP_ENABLE;</span>
<span class="lineNum">    3574 </span><span class="lineNoCov">          0 :         WREG32(DMA_CNTL, tmp);</span>
<span class="lineNum">    3575 </span><span class="lineNoCov">          0 :         WREG32(GRBM_INT_CNTL, 0);</span>
<span class="lineNum">    3576 </span><span class="lineNoCov">          0 :         WREG32(DxMODE_INT_MASK, 0);</span>
<span class="lineNum">    3577 </span><span class="lineNoCov">          0 :         WREG32(D1GRPH_INTERRUPT_CONTROL, 0);</span>
<span class="lineNum">    3578 </span><span class="lineNoCov">          0 :         WREG32(D2GRPH_INTERRUPT_CONTROL, 0);</span>
<span class="lineNum">    3579 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">    3580 </span><span class="lineNoCov">          0 :                 WREG32(DCE3_DACA_AUTODETECT_INT_CONTROL, 0);</span>
<span class="lineNum">    3581 </span><span class="lineNoCov">          0 :                 WREG32(DCE3_DACB_AUTODETECT_INT_CONTROL, 0);</span>
<span class="lineNum">    3582 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD1_INT_CONTROL) &amp; DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    3583 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD1_INT_CONTROL, tmp);</span>
<span class="lineNum">    3584 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD2_INT_CONTROL) &amp; DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    3585 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD2_INT_CONTROL, tmp);</span>
<span class="lineNum">    3586 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD3_INT_CONTROL) &amp; DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    3587 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD3_INT_CONTROL, tmp);</span>
<span class="lineNum">    3588 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD4_INT_CONTROL) &amp; DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    3589 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD4_INT_CONTROL, tmp);</span>
<span class="lineNum">    3590 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE32(rdev)) {</span>
<span class="lineNum">    3591 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HPD5_INT_CONTROL) &amp; DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    3592 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD5_INT_CONTROL, tmp);</span>
<span class="lineNum">    3593 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HPD6_INT_CONTROL) &amp; DC_HPDx_INT_POLARITY;</span>
<span class="lineNum">    3594 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD6_INT_CONTROL, tmp);</span>
<span class="lineNum">    3595 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + DCE3_HDMI_OFFSET0) &amp; ~HDMI0_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3596 </span><span class="lineNoCov">          0 :                         WREG32(AFMT_AUDIO_PACKET_CONTROL + DCE3_HDMI_OFFSET0, tmp);</span>
<span class="lineNum">    3597 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + DCE3_HDMI_OFFSET1) &amp; ~HDMI0_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3598 </span><span class="lineNoCov">          0 :                         WREG32(AFMT_AUDIO_PACKET_CONTROL + DCE3_HDMI_OFFSET1, tmp);</span>
<span class="lineNum">    3599 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3600 </span><span class="lineNoCov">          0 :                         tmp = RREG32(HDMI0_AUDIO_PACKET_CONTROL) &amp; ~HDMI0_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3601 </span><span class="lineNoCov">          0 :                         WREG32(HDMI0_AUDIO_PACKET_CONTROL, tmp);</span>
<span class="lineNum">    3602 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DCE3_HDMI1_AUDIO_PACKET_CONTROL) &amp; ~HDMI0_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3603 </span><span class="lineNoCov">          0 :                         WREG32(DCE3_HDMI1_AUDIO_PACKET_CONTROL, tmp);</span>
<span class="lineNum">    3604 </span>            :                 }
<span class="lineNum">    3605 </span>            :         } else {
<span class="lineNum">    3606 </span><span class="lineNoCov">          0 :                 WREG32(DACA_AUTODETECT_INT_CONTROL, 0);</span>
<span class="lineNum">    3607 </span><span class="lineNoCov">          0 :                 WREG32(DACB_AUTODETECT_INT_CONTROL, 0);</span>
<span class="lineNum">    3608 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL) &amp; DC_HOT_PLUG_DETECTx_INT_POLARITY;</span>
<span class="lineNum">    3609 </span><span class="lineNoCov">          0 :                 WREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp);</span>
<span class="lineNum">    3610 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL) &amp; DC_HOT_PLUG_DETECTx_INT_POLARITY;</span>
<span class="lineNum">    3611 </span><span class="lineNoCov">          0 :                 WREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp);</span>
<span class="lineNum">    3612 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL) &amp; DC_HOT_PLUG_DETECTx_INT_POLARITY;</span>
<span class="lineNum">    3613 </span><span class="lineNoCov">          0 :                 WREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL, tmp);</span>
<span class="lineNum">    3614 </span><span class="lineNoCov">          0 :                 tmp = RREG32(HDMI0_AUDIO_PACKET_CONTROL) &amp; ~HDMI0_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3615 </span><span class="lineNoCov">          0 :                 WREG32(HDMI0_AUDIO_PACKET_CONTROL, tmp);</span>
<span class="lineNum">    3616 </span><span class="lineNoCov">          0 :                 tmp = RREG32(HDMI1_AUDIO_PACKET_CONTROL) &amp; ~HDMI0_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3617 </span><span class="lineNoCov">          0 :                 WREG32(HDMI1_AUDIO_PACKET_CONTROL, tmp);</span>
<span class="lineNum">    3618 </span>            :         }
<a name="3619"><span class="lineNum">    3619 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3620 </span>            : 
<span class="lineNum">    3621 </span><span class="lineNoCov">          0 : int r600_irq_init(struct radeon_device *rdev)</span>
<span class="lineNum">    3622 </span>            : {
<span class="lineNum">    3623 </span>            :         int ret = 0;
<span class="lineNum">    3624 </span>            :         int rb_bufsz;
<span class="lineNum">    3625 </span>            :         u32 interrupt_cntl, ih_cntl, ih_rb_cntl;
<span class="lineNum">    3626 </span>            : 
<span class="lineNum">    3627 </span>            :         /* allocate ring */
<span class="lineNum">    3628 </span><span class="lineNoCov">          0 :         ret = r600_ih_ring_alloc(rdev);</span>
<span class="lineNum">    3629 </span><span class="lineNoCov">          0 :         if (ret)</span>
<span class="lineNum">    3630 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3631 </span>            : 
<span class="lineNum">    3632 </span>            :         /* disable irqs */
<span class="lineNum">    3633 </span><span class="lineNoCov">          0 :         r600_disable_interrupts(rdev);</span>
<span class="lineNum">    3634 </span>            : 
<span class="lineNum">    3635 </span>            :         /* init rlc */
<span class="lineNum">    3636 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_CEDAR)</span>
<span class="lineNum">    3637 </span><span class="lineNoCov">          0 :                 ret = evergreen_rlc_resume(rdev);</span>
<span class="lineNum">    3638 </span>            :         else
<span class="lineNum">    3639 </span><span class="lineNoCov">          0 :                 ret = r600_rlc_resume(rdev);</span>
<span class="lineNum">    3640 </span><span class="lineNoCov">          0 :         if (ret) {</span>
<span class="lineNum">    3641 </span><span class="lineNoCov">          0 :                 r600_ih_ring_fini(rdev);</span>
<span class="lineNum">    3642 </span><span class="lineNoCov">          0 :                 return ret;</span>
<span class="lineNum">    3643 </span>            :         }
<span class="lineNum">    3644 </span>            : 
<span class="lineNum">    3645 </span>            :         /* setup interrupt control */
<span class="lineNum">    3646 </span>            :         /* set dummy read address to ring address */
<span class="lineNum">    3647 </span><span class="lineNoCov">          0 :         WREG32(INTERRUPT_CNTL2, rdev-&gt;ih.gpu_addr &gt;&gt; 8);</span>
<span class="lineNum">    3648 </span><span class="lineNoCov">          0 :         interrupt_cntl = RREG32(INTERRUPT_CNTL);</span>
<span class="lineNum">    3649 </span>            :         /* IH_DUMMY_RD_OVERRIDE=0 - dummy read disabled with msi, enabled without msi
<span class="lineNum">    3650 </span>            :          * IH_DUMMY_RD_OVERRIDE=1 - dummy read controlled by IH_DUMMY_RD_EN
<span class="lineNum">    3651 </span>            :          */
<span class="lineNum">    3652 </span><span class="lineNoCov">          0 :         interrupt_cntl &amp;= ~IH_DUMMY_RD_OVERRIDE;</span>
<span class="lineNum">    3653 </span>            :         /* IH_REQ_NONSNOOP_EN=1 if ring is in non-cacheable memory, e.g., vram */
<span class="lineNum">    3654 </span><span class="lineNoCov">          0 :         interrupt_cntl &amp;= ~IH_REQ_NONSNOOP_EN;</span>
<span class="lineNum">    3655 </span><span class="lineNoCov">          0 :         WREG32(INTERRUPT_CNTL, interrupt_cntl);</span>
<span class="lineNum">    3656 </span>            : 
<span class="lineNum">    3657 </span><span class="lineNoCov">          0 :         WREG32(IH_RB_BASE, rdev-&gt;ih.gpu_addr &gt;&gt; 8);</span>
<span class="lineNum">    3658 </span><span class="lineNoCov">          0 :         rb_bufsz = order_base_2(rdev-&gt;ih.ring_size / 4);</span>
<span class="lineNum">    3659 </span>            : 
<span class="lineNum">    3660 </span>            :         ih_rb_cntl = (IH_WPTR_OVERFLOW_ENABLE |
<span class="lineNum">    3661 </span><span class="lineNoCov">          0 :                       IH_WPTR_OVERFLOW_CLEAR |</span>
<span class="lineNum">    3662 </span><span class="lineNoCov">          0 :                       (rb_bufsz &lt;&lt; 1));</span>
<span class="lineNum">    3663 </span>            : 
<span class="lineNum">    3664 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled)</span>
<span class="lineNum">    3665 </span><span class="lineNoCov">          0 :                 ih_rb_cntl |= IH_WPTR_WRITEBACK_ENABLE;</span>
<span class="lineNum">    3666 </span>            : 
<span class="lineNum">    3667 </span>            :         /* set the writeback address whether it's enabled or not */
<span class="lineNum">    3668 </span><span class="lineNoCov">          0 :         WREG32(IH_RB_WPTR_ADDR_LO, (rdev-&gt;wb.gpu_addr + R600_WB_IH_WPTR_OFFSET) &amp; 0xFFFFFFFC);</span>
<span class="lineNum">    3669 </span><span class="lineNoCov">          0 :         WREG32(IH_RB_WPTR_ADDR_HI, upper_32_bits(rdev-&gt;wb.gpu_addr + R600_WB_IH_WPTR_OFFSET) &amp; 0xFF);</span>
<span class="lineNum">    3670 </span>            : 
<span class="lineNum">    3671 </span><span class="lineNoCov">          0 :         WREG32(IH_RB_CNTL, ih_rb_cntl);</span>
<span class="lineNum">    3672 </span>            : 
<span class="lineNum">    3673 </span>            :         /* set rptr, wptr to 0 */
<span class="lineNum">    3674 </span><span class="lineNoCov">          0 :         WREG32(IH_RB_RPTR, 0);</span>
<span class="lineNum">    3675 </span><span class="lineNoCov">          0 :         WREG32(IH_RB_WPTR, 0);</span>
<span class="lineNum">    3676 </span>            : 
<span class="lineNum">    3677 </span>            :         /* Default settings for IH_CNTL (disabled at first) */
<span class="lineNum">    3678 </span>            :         ih_cntl = MC_WRREQ_CREDIT(0x10) | MC_WR_CLEAN_CNT(0x10);
<span class="lineNum">    3679 </span>            :         /* RPTR_REARM only works if msi's are enabled */
<span class="lineNum">    3680 </span><span class="lineNoCov">          0 :         if (rdev-&gt;msi_enabled)</span>
<span class="lineNum">    3681 </span><span class="lineNoCov">          0 :                 ih_cntl |= RPTR_REARM;</span>
<span class="lineNum">    3682 </span><span class="lineNoCov">          0 :         WREG32(IH_CNTL, ih_cntl);</span>
<span class="lineNum">    3683 </span>            : 
<span class="lineNum">    3684 </span>            :         /* force the active interrupt state to all disabled */
<span class="lineNum">    3685 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &gt;= CHIP_CEDAR)</span>
<span class="lineNum">    3686 </span><span class="lineNoCov">          0 :                 evergreen_disable_interrupt_state(rdev);</span>
<span class="lineNum">    3687 </span>            :         else
<span class="lineNum">    3688 </span><span class="lineNoCov">          0 :                 r600_disable_interrupt_state(rdev);</span>
<span class="lineNum">    3689 </span>            : 
<span class="lineNum">    3690 </span>            :         /* at this point everything should be setup correctly to enable master */
<span class="lineNum">    3691 </span>            :         pci_set_master(rdev-&gt;pdev);
<span class="lineNum">    3692 </span>            : 
<span class="lineNum">    3693 </span>            :         /* enable irqs */
<span class="lineNum">    3694 </span><span class="lineNoCov">          0 :         r600_enable_interrupts(rdev);</span>
<span class="lineNum">    3695 </span>            : 
<span class="lineNum">    3696 </span><span class="lineNoCov">          0 :         return ret;</span>
<a name="3697"><span class="lineNum">    3697 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3698 </span>            : 
<span class="lineNum">    3699 </span><span class="lineNoCov">          0 : void r600_irq_suspend(struct radeon_device *rdev)</span>
<span class="lineNum">    3700 </span>            : {
<span class="lineNum">    3701 </span><span class="lineNoCov">          0 :         r600_irq_disable(rdev);</span>
<span class="lineNum">    3702 </span><span class="lineNoCov">          0 :         r600_rlc_stop(rdev);</span>
<a name="3703"><span class="lineNum">    3703 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3704 </span>            : 
<span class="lineNum">    3705 </span><span class="lineNoCov">          0 : void r600_irq_fini(struct radeon_device *rdev)</span>
<span class="lineNum">    3706 </span>            : {
<span class="lineNum">    3707 </span><span class="lineNoCov">          0 :         r600_irq_suspend(rdev);</span>
<span class="lineNum">    3708 </span><span class="lineNoCov">          0 :         r600_ih_ring_fini(rdev);</span>
<a name="3709"><span class="lineNum">    3709 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3710 </span>            : 
<span class="lineNum">    3711 </span><span class="lineNoCov">          0 : int r600_irq_set(struct radeon_device *rdev)</span>
<span class="lineNum">    3712 </span>            : {
<span class="lineNum">    3713 </span>            :         u32 cp_int_cntl = CNTX_BUSY_INT_ENABLE | CNTX_EMPTY_INT_ENABLE;
<span class="lineNum">    3714 </span>            :         u32 mode_int = 0;
<span class="lineNum">    3715 </span>            :         u32 hpd1, hpd2, hpd3, hpd4 = 0, hpd5 = 0, hpd6 = 0;
<span class="lineNum">    3716 </span>            :         u32 grbm_int_cntl = 0;
<span class="lineNum">    3717 </span>            :         u32 hdmi0, hdmi1;
<span class="lineNum">    3718 </span>            :         u32 dma_cntl;
<span class="lineNum">    3719 </span>            :         u32 thermal_int = 0;
<span class="lineNum">    3720 </span>            : 
<span class="lineNum">    3721 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;irq.installed) {</span>
<span class="lineNum">    3722 </span><span class="lineNoCov">          0 :                 WARN(1, &quot;Can't enable IRQ/MSI because no handler is installed\n&quot;);</span>
<span class="lineNum">    3723 </span><span class="lineNoCov">          0 :                 return -EINVAL;</span>
<span class="lineNum">    3724 </span>            :         }
<span class="lineNum">    3725 </span>            :         /* don't enable anything if the ih is disabled */
<span class="lineNum">    3726 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;ih.enabled) {</span>
<span class="lineNum">    3727 </span><span class="lineNoCov">          0 :                 r600_disable_interrupts(rdev);</span>
<span class="lineNum">    3728 </span>            :                 /* force the active interrupt state to all disabled */
<span class="lineNum">    3729 </span><span class="lineNoCov">          0 :                 r600_disable_interrupt_state(rdev);</span>
<span class="lineNum">    3730 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    3731 </span>            :         }
<span class="lineNum">    3732 </span>            : 
<span class="lineNum">    3733 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">    3734 </span><span class="lineNoCov">          0 :                 hpd1 = RREG32(DC_HPD1_INT_CONTROL) &amp; ~DC_HPDx_INT_EN;</span>
<span class="lineNum">    3735 </span><span class="lineNoCov">          0 :                 hpd2 = RREG32(DC_HPD2_INT_CONTROL) &amp; ~DC_HPDx_INT_EN;</span>
<span class="lineNum">    3736 </span><span class="lineNoCov">          0 :                 hpd3 = RREG32(DC_HPD3_INT_CONTROL) &amp; ~DC_HPDx_INT_EN;</span>
<span class="lineNum">    3737 </span><span class="lineNoCov">          0 :                 hpd4 = RREG32(DC_HPD4_INT_CONTROL) &amp; ~DC_HPDx_INT_EN;</span>
<span class="lineNum">    3738 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE32(rdev)) {</span>
<span class="lineNum">    3739 </span><span class="lineNoCov">          0 :                         hpd5 = RREG32(DC_HPD5_INT_CONTROL) &amp; ~DC_HPDx_INT_EN;</span>
<span class="lineNum">    3740 </span><span class="lineNoCov">          0 :                         hpd6 = RREG32(DC_HPD6_INT_CONTROL) &amp; ~DC_HPDx_INT_EN;</span>
<span class="lineNum">    3741 </span><span class="lineNoCov">          0 :                         hdmi0 = RREG32(AFMT_AUDIO_PACKET_CONTROL + DCE3_HDMI_OFFSET0) &amp; ~AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3742 </span><span class="lineNoCov">          0 :                         hdmi1 = RREG32(AFMT_AUDIO_PACKET_CONTROL + DCE3_HDMI_OFFSET1) &amp; ~AFMT_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3743 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3744 </span><span class="lineNoCov">          0 :                         hdmi0 = RREG32(HDMI0_AUDIO_PACKET_CONTROL) &amp; ~HDMI0_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3745 </span><span class="lineNoCov">          0 :                         hdmi1 = RREG32(DCE3_HDMI1_AUDIO_PACKET_CONTROL) &amp; ~HDMI0_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3746 </span>            :                 }
<span class="lineNum">    3747 </span>            :         } else {
<span class="lineNum">    3748 </span><span class="lineNoCov">          0 :                 hpd1 = RREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL) &amp; ~DC_HPDx_INT_EN;</span>
<span class="lineNum">    3749 </span><span class="lineNoCov">          0 :                 hpd2 = RREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL) &amp; ~DC_HPDx_INT_EN;</span>
<span class="lineNum">    3750 </span><span class="lineNoCov">          0 :                 hpd3 = RREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL) &amp; ~DC_HPDx_INT_EN;</span>
<span class="lineNum">    3751 </span><span class="lineNoCov">          0 :                 hdmi0 = RREG32(HDMI0_AUDIO_PACKET_CONTROL) &amp; ~HDMI0_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3752 </span><span class="lineNoCov">          0 :                 hdmi1 = RREG32(HDMI1_AUDIO_PACKET_CONTROL) &amp; ~HDMI0_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3753 </span>            :         }
<span class="lineNum">    3754 </span>            : 
<span class="lineNum">    3755 </span><span class="lineNoCov">          0 :         dma_cntl = RREG32(DMA_CNTL) &amp; ~TRAP_ENABLE;</span>
<span class="lineNum">    3756 </span>            : 
<span class="lineNum">    3757 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family &gt; CHIP_R600) &amp;&amp; (rdev-&gt;family &lt; CHIP_RV770)) {</span>
<span class="lineNum">    3758 </span><span class="lineNoCov">          0 :                 thermal_int = RREG32(CG_THERMAL_INT) &amp;</span>
<span class="lineNum">    3759 </span>            :                         ~(THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW);
<span class="lineNum">    3760 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family &gt;= CHIP_RV770) {</span>
<span class="lineNum">    3761 </span><span class="lineNoCov">          0 :                 thermal_int = RREG32(RV770_CG_THERMAL_INT) &amp;</span>
<span class="lineNum">    3762 </span>            :                         ~(THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW);
<span class="lineNum">    3763 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3764 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.dpm_thermal) {</span>
<span class="lineNum">    3765 </span>            :                 DRM_DEBUG(&quot;dpm thermal\n&quot;);
<span class="lineNum">    3766 </span><span class="lineNoCov">          0 :                 thermal_int |= THERM_INT_MASK_HIGH | THERM_INT_MASK_LOW;</span>
<span class="lineNum">    3767 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3768 </span>            : 
<span class="lineNum">    3769 </span><span class="lineNoCov">          0 :         if (atomic_read(&amp;rdev-&gt;irq.ring_int[RADEON_RING_TYPE_GFX_INDEX])) {</span>
<span class="lineNum">    3770 </span>            :                 DRM_DEBUG(&quot;r600_irq_set: sw int\n&quot;);
<span class="lineNum">    3771 </span>            :                 cp_int_cntl |= RB_INT_ENABLE;
<span class="lineNum">    3772 </span>            :                 cp_int_cntl |= TIME_STAMP_INT_ENABLE;
<span class="lineNum">    3773 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3774 </span>            : 
<span class="lineNum">    3775 </span><span class="lineNoCov">          0 :         if (atomic_read(&amp;rdev-&gt;irq.ring_int[R600_RING_TYPE_DMA_INDEX])) {</span>
<span class="lineNum">    3776 </span>            :                 DRM_DEBUG(&quot;r600_irq_set: sw int dma\n&quot;);
<span class="lineNum">    3777 </span><span class="lineNoCov">          0 :                 dma_cntl |= TRAP_ENABLE;</span>
<span class="lineNum">    3778 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3779 </span>            : 
<span class="lineNum">    3780 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.crtc_vblank_int[0] ||</span>
<span class="lineNum">    3781 </span><span class="lineNoCov">          0 :             atomic_read(&amp;rdev-&gt;irq.pflip[0])) {</span>
<span class="lineNum">    3782 </span>            :                 DRM_DEBUG(&quot;r600_irq_set: vblank 0\n&quot;);
<span class="lineNum">    3783 </span>            :                 mode_int |= D1MODE_VBLANK_INT_MASK;
<span class="lineNum">    3784 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3785 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.crtc_vblank_int[1] ||</span>
<span class="lineNum">    3786 </span><span class="lineNoCov">          0 :             atomic_read(&amp;rdev-&gt;irq.pflip[1])) {</span>
<span class="lineNum">    3787 </span>            :                 DRM_DEBUG(&quot;r600_irq_set: vblank 1\n&quot;);
<span class="lineNum">    3788 </span><span class="lineNoCov">          0 :                 mode_int |= D2MODE_VBLANK_INT_MASK;</span>
<span class="lineNum">    3789 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3790 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[0]) {</span>
<span class="lineNum">    3791 </span>            :                 DRM_DEBUG(&quot;r600_irq_set: hpd 1\n&quot;);
<span class="lineNum">    3792 </span><span class="lineNoCov">          0 :                 hpd1 |= DC_HPDx_INT_EN;</span>
<span class="lineNum">    3793 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3794 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[1]) {</span>
<span class="lineNum">    3795 </span>            :                 DRM_DEBUG(&quot;r600_irq_set: hpd 2\n&quot;);
<span class="lineNum">    3796 </span><span class="lineNoCov">          0 :                 hpd2 |= DC_HPDx_INT_EN;</span>
<span class="lineNum">    3797 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3798 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[2]) {</span>
<span class="lineNum">    3799 </span>            :                 DRM_DEBUG(&quot;r600_irq_set: hpd 3\n&quot;);
<span class="lineNum">    3800 </span><span class="lineNoCov">          0 :                 hpd3 |= DC_HPDx_INT_EN;</span>
<span class="lineNum">    3801 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3802 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[3]) {</span>
<span class="lineNum">    3803 </span>            :                 DRM_DEBUG(&quot;r600_irq_set: hpd 4\n&quot;);
<span class="lineNum">    3804 </span><span class="lineNoCov">          0 :                 hpd4 |= DC_HPDx_INT_EN;</span>
<span class="lineNum">    3805 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3806 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[4]) {</span>
<span class="lineNum">    3807 </span>            :                 DRM_DEBUG(&quot;r600_irq_set: hpd 5\n&quot;);
<span class="lineNum">    3808 </span><span class="lineNoCov">          0 :                 hpd5 |= DC_HPDx_INT_EN;</span>
<span class="lineNum">    3809 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3810 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.hpd[5]) {</span>
<span class="lineNum">    3811 </span>            :                 DRM_DEBUG(&quot;r600_irq_set: hpd 6\n&quot;);
<span class="lineNum">    3812 </span><span class="lineNoCov">          0 :                 hpd6 |= DC_HPDx_INT_EN;</span>
<span class="lineNum">    3813 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3814 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.afmt[0]) {</span>
<span class="lineNum">    3815 </span>            :                 DRM_DEBUG(&quot;r600_irq_set: hdmi 0\n&quot;);
<span class="lineNum">    3816 </span><span class="lineNoCov">          0 :                 hdmi0 |= HDMI0_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3817 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3818 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.afmt[1]) {</span>
<span class="lineNum">    3819 </span>            :                 DRM_DEBUG(&quot;r600_irq_set: hdmi 0\n&quot;);
<span class="lineNum">    3820 </span><span class="lineNoCov">          0 :                 hdmi1 |= HDMI0_AZ_FORMAT_WTRIG_MASK;</span>
<span class="lineNum">    3821 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3822 </span>            : 
<span class="lineNum">    3823 </span><span class="lineNoCov">          0 :         WREG32(CP_INT_CNTL, cp_int_cntl);</span>
<span class="lineNum">    3824 </span><span class="lineNoCov">          0 :         WREG32(DMA_CNTL, dma_cntl);</span>
<span class="lineNum">    3825 </span><span class="lineNoCov">          0 :         WREG32(DxMODE_INT_MASK, mode_int);</span>
<span class="lineNum">    3826 </span><span class="lineNoCov">          0 :         WREG32(D1GRPH_INTERRUPT_CONTROL, DxGRPH_PFLIP_INT_MASK);</span>
<span class="lineNum">    3827 </span><span class="lineNoCov">          0 :         WREG32(D2GRPH_INTERRUPT_CONTROL, DxGRPH_PFLIP_INT_MASK);</span>
<span class="lineNum">    3828 </span><span class="lineNoCov">          0 :         WREG32(GRBM_INT_CNTL, grbm_int_cntl);</span>
<span class="lineNum">    3829 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">    3830 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD1_INT_CONTROL, hpd1);</span>
<span class="lineNum">    3831 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD2_INT_CONTROL, hpd2);</span>
<span class="lineNum">    3832 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD3_INT_CONTROL, hpd3);</span>
<span class="lineNum">    3833 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD4_INT_CONTROL, hpd4);</span>
<span class="lineNum">    3834 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE32(rdev)) {</span>
<span class="lineNum">    3835 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD5_INT_CONTROL, hpd5);</span>
<span class="lineNum">    3836 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD6_INT_CONTROL, hpd6);</span>
<span class="lineNum">    3837 </span><span class="lineNoCov">          0 :                         WREG32(AFMT_AUDIO_PACKET_CONTROL + DCE3_HDMI_OFFSET0, hdmi0);</span>
<span class="lineNum">    3838 </span><span class="lineNoCov">          0 :                         WREG32(AFMT_AUDIO_PACKET_CONTROL + DCE3_HDMI_OFFSET1, hdmi1);</span>
<span class="lineNum">    3839 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3840 </span><span class="lineNoCov">          0 :                         WREG32(HDMI0_AUDIO_PACKET_CONTROL, hdmi0);</span>
<span class="lineNum">    3841 </span><span class="lineNoCov">          0 :                         WREG32(DCE3_HDMI1_AUDIO_PACKET_CONTROL, hdmi1);</span>
<span class="lineNum">    3842 </span>            :                 }
<span class="lineNum">    3843 </span>            :         } else {
<span class="lineNum">    3844 </span><span class="lineNoCov">          0 :                 WREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL, hpd1);</span>
<span class="lineNum">    3845 </span><span class="lineNoCov">          0 :                 WREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL, hpd2);</span>
<span class="lineNum">    3846 </span><span class="lineNoCov">          0 :                 WREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL, hpd3);</span>
<span class="lineNum">    3847 </span><span class="lineNoCov">          0 :                 WREG32(HDMI0_AUDIO_PACKET_CONTROL, hdmi0);</span>
<span class="lineNum">    3848 </span><span class="lineNoCov">          0 :                 WREG32(HDMI1_AUDIO_PACKET_CONTROL, hdmi1);</span>
<span class="lineNum">    3849 </span>            :         }
<span class="lineNum">    3850 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family &gt; CHIP_R600) &amp;&amp; (rdev-&gt;family &lt; CHIP_RV770)) {</span>
<span class="lineNum">    3851 </span><span class="lineNoCov">          0 :                 WREG32(CG_THERMAL_INT, thermal_int);</span>
<span class="lineNum">    3852 </span><span class="lineNoCov">          0 :         } else if (rdev-&gt;family &gt;= CHIP_RV770) {</span>
<span class="lineNum">    3853 </span><span class="lineNoCov">          0 :                 WREG32(RV770_CG_THERMAL_INT, thermal_int);</span>
<span class="lineNum">    3854 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3855 </span>            : 
<span class="lineNum">    3856 </span>            :         /* posting read */
<span class="lineNum">    3857 </span><span class="lineNoCov">          0 :         RREG32(R_000E50_SRBM_STATUS);</span>
<span class="lineNum">    3858 </span>            : 
<span class="lineNum">    3859 </span><span class="lineNoCov">          0 :         return 0;</span>
<a name="3860"><span class="lineNum">    3860 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3861 </span>            : 
<span class="lineNum">    3862 </span><span class="lineNoCov">          0 : static void r600_irq_ack(struct radeon_device *rdev)</span>
<span class="lineNum">    3863 </span>            : {
<span class="lineNum">    3864 </span>            :         u32 tmp;
<span class="lineNum">    3865 </span>            : 
<span class="lineNum">    3866 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">    3867 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.r600.disp_int = RREG32(DCE3_DISP_INTERRUPT_STATUS);</span>
<span class="lineNum">    3868 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.r600.disp_int_cont = RREG32(DCE3_DISP_INTERRUPT_STATUS_CONTINUE);</span>
<span class="lineNum">    3869 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.r600.disp_int_cont2 = RREG32(DCE3_DISP_INTERRUPT_STATUS_CONTINUE2);</span>
<span class="lineNum">    3870 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE32(rdev)) {</span>
<span class="lineNum">    3871 </span><span class="lineNoCov">          0 :                         rdev-&gt;irq.stat_regs.r600.hdmi0_status = RREG32(AFMT_STATUS + DCE3_HDMI_OFFSET0);</span>
<span class="lineNum">    3872 </span><span class="lineNoCov">          0 :                         rdev-&gt;irq.stat_regs.r600.hdmi1_status = RREG32(AFMT_STATUS + DCE3_HDMI_OFFSET1);</span>
<span class="lineNum">    3873 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3874 </span><span class="lineNoCov">          0 :                         rdev-&gt;irq.stat_regs.r600.hdmi0_status = RREG32(HDMI0_STATUS);</span>
<span class="lineNum">    3875 </span><span class="lineNoCov">          0 :                         rdev-&gt;irq.stat_regs.r600.hdmi1_status = RREG32(DCE3_HDMI1_STATUS);</span>
<span class="lineNum">    3876 </span>            :                 }
<span class="lineNum">    3877 </span>            :         } else {
<span class="lineNum">    3878 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.r600.disp_int = RREG32(DISP_INTERRUPT_STATUS);</span>
<span class="lineNum">    3879 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.r600.disp_int_cont = RREG32(DISP_INTERRUPT_STATUS_CONTINUE);</span>
<span class="lineNum">    3880 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.r600.disp_int_cont2 = 0;</span>
<span class="lineNum">    3881 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.r600.hdmi0_status = RREG32(HDMI0_STATUS);</span>
<span class="lineNum">    3882 </span><span class="lineNoCov">          0 :                 rdev-&gt;irq.stat_regs.r600.hdmi1_status = RREG32(HDMI1_STATUS);</span>
<span class="lineNum">    3883 </span>            :         }
<span class="lineNum">    3884 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.r600.d1grph_int = RREG32(D1GRPH_INTERRUPT_STATUS);</span>
<span class="lineNum">    3885 </span><span class="lineNoCov">          0 :         rdev-&gt;irq.stat_regs.r600.d2grph_int = RREG32(D2GRPH_INTERRUPT_STATUS);</span>
<span class="lineNum">    3886 </span>            : 
<span class="lineNum">    3887 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.r600.d1grph_int &amp; DxGRPH_PFLIP_INT_OCCURRED)</span>
<span class="lineNum">    3888 </span><span class="lineNoCov">          0 :                 WREG32(D1GRPH_INTERRUPT_STATUS, DxGRPH_PFLIP_INT_CLEAR);</span>
<span class="lineNum">    3889 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.r600.d2grph_int &amp; DxGRPH_PFLIP_INT_OCCURRED)</span>
<span class="lineNum">    3890 </span><span class="lineNoCov">          0 :                 WREG32(D2GRPH_INTERRUPT_STATUS, DxGRPH_PFLIP_INT_CLEAR);</span>
<span class="lineNum">    3891 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.r600.disp_int &amp; LB_D1_VBLANK_INTERRUPT)</span>
<span class="lineNum">    3892 </span><span class="lineNoCov">          0 :                 WREG32(D1MODE_VBLANK_STATUS, DxMODE_VBLANK_ACK);</span>
<span class="lineNum">    3893 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.r600.disp_int &amp; LB_D1_VLINE_INTERRUPT)</span>
<span class="lineNum">    3894 </span><span class="lineNoCov">          0 :                 WREG32(D1MODE_VLINE_STATUS, DxMODE_VLINE_ACK);</span>
<span class="lineNum">    3895 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.r600.disp_int &amp; LB_D2_VBLANK_INTERRUPT)</span>
<span class="lineNum">    3896 </span><span class="lineNoCov">          0 :                 WREG32(D2MODE_VBLANK_STATUS, DxMODE_VBLANK_ACK);</span>
<span class="lineNum">    3897 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.r600.disp_int &amp; LB_D2_VLINE_INTERRUPT)</span>
<span class="lineNum">    3898 </span><span class="lineNoCov">          0 :                 WREG32(D2MODE_VLINE_STATUS, DxMODE_VLINE_ACK);</span>
<span class="lineNum">    3899 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.r600.disp_int &amp; DC_HPD1_INTERRUPT) {</span>
<span class="lineNum">    3900 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">    3901 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HPD1_INT_CONTROL);</span>
<span class="lineNum">    3902 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    3903 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD1_INT_CONTROL, tmp);</span>
<span class="lineNum">    3904 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3905 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL);</span>
<span class="lineNum">    3906 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    3907 </span><span class="lineNoCov">          0 :                         WREG32(DC_HOT_PLUG_DETECT1_INT_CONTROL, tmp);</span>
<span class="lineNum">    3908 </span>            :                 }
<span class="lineNum">    3909 </span>            :         }
<span class="lineNum">    3910 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.r600.disp_int &amp; DC_HPD2_INTERRUPT) {</span>
<span class="lineNum">    3911 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">    3912 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HPD2_INT_CONTROL);</span>
<span class="lineNum">    3913 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    3914 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD2_INT_CONTROL, tmp);</span>
<span class="lineNum">    3915 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3916 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL);</span>
<span class="lineNum">    3917 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    3918 </span><span class="lineNoCov">          0 :                         WREG32(DC_HOT_PLUG_DETECT2_INT_CONTROL, tmp);</span>
<span class="lineNum">    3919 </span>            :                 }
<span class="lineNum">    3920 </span>            :         }
<span class="lineNum">    3921 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.r600.disp_int_cont &amp; DC_HPD3_INTERRUPT) {</span>
<span class="lineNum">    3922 </span><span class="lineNoCov">          0 :                 if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">    3923 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HPD3_INT_CONTROL);</span>
<span class="lineNum">    3924 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    3925 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD3_INT_CONTROL, tmp);</span>
<span class="lineNum">    3926 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    3927 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL);</span>
<span class="lineNum">    3928 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    3929 </span><span class="lineNoCov">          0 :                         WREG32(DC_HOT_PLUG_DETECT3_INT_CONTROL, tmp);</span>
<span class="lineNum">    3930 </span>            :                 }
<span class="lineNum">    3931 </span>            :         }
<span class="lineNum">    3932 </span><span class="lineNoCov">          0 :         if (rdev-&gt;irq.stat_regs.r600.disp_int_cont &amp; DC_HPD4_INTERRUPT) {</span>
<span class="lineNum">    3933 </span><span class="lineNoCov">          0 :                 tmp = RREG32(DC_HPD4_INT_CONTROL);</span>
<span class="lineNum">    3934 </span><span class="lineNoCov">          0 :                 tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    3935 </span><span class="lineNoCov">          0 :                 WREG32(DC_HPD4_INT_CONTROL, tmp);</span>
<span class="lineNum">    3936 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    3937 </span><span class="lineNoCov">          0 :         if (ASIC_IS_DCE32(rdev)) {</span>
<span class="lineNum">    3938 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.r600.disp_int_cont2 &amp; DC_HPD5_INTERRUPT) {</span>
<span class="lineNum">    3939 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HPD5_INT_CONTROL);</span>
<span class="lineNum">    3940 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    3941 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD5_INT_CONTROL, tmp);</span>
<span class="lineNum">    3942 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3943 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.r600.disp_int_cont2 &amp; DC_HPD6_INTERRUPT) {</span>
<span class="lineNum">    3944 </span><span class="lineNoCov">          0 :                         tmp = RREG32(DC_HPD6_INT_CONTROL);</span>
<span class="lineNum">    3945 </span><span class="lineNoCov">          0 :                         tmp |= DC_HPDx_INT_ACK;</span>
<span class="lineNum">    3946 </span><span class="lineNoCov">          0 :                         WREG32(DC_HPD6_INT_CONTROL, tmp);</span>
<span class="lineNum">    3947 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3948 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.r600.hdmi0_status &amp; AFMT_AZ_FORMAT_WTRIG) {</span>
<span class="lineNum">    3949 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + DCE3_HDMI_OFFSET0);</span>
<span class="lineNum">    3950 </span><span class="lineNoCov">          0 :                         tmp |= AFMT_AZ_FORMAT_WTRIG_ACK;</span>
<span class="lineNum">    3951 </span><span class="lineNoCov">          0 :                         WREG32(AFMT_AUDIO_PACKET_CONTROL + DCE3_HDMI_OFFSET0, tmp);</span>
<span class="lineNum">    3952 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3953 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.r600.hdmi1_status &amp; AFMT_AZ_FORMAT_WTRIG) {</span>
<span class="lineNum">    3954 </span><span class="lineNoCov">          0 :                         tmp = RREG32(AFMT_AUDIO_PACKET_CONTROL + DCE3_HDMI_OFFSET1);</span>
<span class="lineNum">    3955 </span><span class="lineNoCov">          0 :                         tmp |= AFMT_AZ_FORMAT_WTRIG_ACK;</span>
<span class="lineNum">    3956 </span><span class="lineNoCov">          0 :                         WREG32(AFMT_AUDIO_PACKET_CONTROL + DCE3_HDMI_OFFSET1, tmp);</span>
<span class="lineNum">    3957 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3958 </span>            :         } else {
<span class="lineNum">    3959 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.r600.hdmi0_status &amp; HDMI0_AZ_FORMAT_WTRIG) {</span>
<span class="lineNum">    3960 </span><span class="lineNoCov">          0 :                         tmp = RREG32(HDMI0_AUDIO_PACKET_CONTROL);</span>
<span class="lineNum">    3961 </span><span class="lineNoCov">          0 :                         tmp |= HDMI0_AZ_FORMAT_WTRIG_ACK;</span>
<span class="lineNum">    3962 </span><span class="lineNoCov">          0 :                         WREG32(HDMI0_AUDIO_PACKET_CONTROL, tmp);</span>
<span class="lineNum">    3963 </span><span class="lineNoCov">          0 :                 }</span>
<span class="lineNum">    3964 </span><span class="lineNoCov">          0 :                 if (rdev-&gt;irq.stat_regs.r600.hdmi1_status &amp; HDMI0_AZ_FORMAT_WTRIG) {</span>
<span class="lineNum">    3965 </span><span class="lineNoCov">          0 :                         if (ASIC_IS_DCE3(rdev)) {</span>
<span class="lineNum">    3966 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(DCE3_HDMI1_AUDIO_PACKET_CONTROL);</span>
<span class="lineNum">    3967 </span><span class="lineNoCov">          0 :                                 tmp |= HDMI0_AZ_FORMAT_WTRIG_ACK;</span>
<span class="lineNum">    3968 </span><span class="lineNoCov">          0 :                                 WREG32(DCE3_HDMI1_AUDIO_PACKET_CONTROL, tmp);</span>
<span class="lineNum">    3969 </span><span class="lineNoCov">          0 :                         } else {</span>
<span class="lineNum">    3970 </span><span class="lineNoCov">          0 :                                 tmp = RREG32(HDMI1_AUDIO_PACKET_CONTROL);</span>
<span class="lineNum">    3971 </span><span class="lineNoCov">          0 :                                 tmp |= HDMI0_AZ_FORMAT_WTRIG_ACK;</span>
<span class="lineNum">    3972 </span><span class="lineNoCov">          0 :                                 WREG32(HDMI1_AUDIO_PACKET_CONTROL, tmp);</span>
<span class="lineNum">    3973 </span>            :                         }
<span class="lineNum">    3974 </span>            :                 }
<span class="lineNum">    3975 </span>            :         }
<a name="3976"><span class="lineNum">    3976 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3977 </span>            : 
<span class="lineNum">    3978 </span><span class="lineNoCov">          0 : void r600_irq_disable(struct radeon_device *rdev)</span>
<span class="lineNum">    3979 </span>            : {
<span class="lineNum">    3980 </span><span class="lineNoCov">          0 :         r600_disable_interrupts(rdev);</span>
<span class="lineNum">    3981 </span>            :         /* Wait and acknowledge irq */
<span class="lineNum">    3982 </span><span class="lineNoCov">          0 :         mdelay(1);</span>
<span class="lineNum">    3983 </span><span class="lineNoCov">          0 :         r600_irq_ack(rdev);</span>
<span class="lineNum">    3984 </span><span class="lineNoCov">          0 :         r600_disable_interrupt_state(rdev);</span>
<a name="3985"><span class="lineNum">    3985 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    3986 </span>            : 
<span class="lineNum">    3987 </span><span class="lineNoCov">          0 : static u32 r600_get_ih_wptr(struct radeon_device *rdev)</span>
<span class="lineNum">    3988 </span>            : {
<span class="lineNum">    3989 </span>            :         u32 wptr, tmp;
<span class="lineNum">    3990 </span>            : 
<span class="lineNum">    3991 </span><span class="lineNoCov">          0 :         if (rdev-&gt;wb.enabled)</span>
<span class="lineNum">    3992 </span><span class="lineNoCov">          0 :                 wptr = le32_to_cpu(rdev-&gt;wb.wb[R600_WB_IH_WPTR_OFFSET/4]);</span>
<span class="lineNum">    3993 </span>            :         else
<span class="lineNum">    3994 </span><span class="lineNoCov">          0 :                 wptr = RREG32(IH_RB_WPTR);</span>
<span class="lineNum">    3995 </span>            : 
<span class="lineNum">    3996 </span><span class="lineNoCov">          0 :         if (wptr &amp; RB_OVERFLOW) {</span>
<span class="lineNum">    3997 </span><span class="lineNoCov">          0 :                 wptr &amp;= ~RB_OVERFLOW;</span>
<span class="lineNum">    3998 </span>            :                 /* When a ring buffer overflow happen start parsing interrupt
<span class="lineNum">    3999 </span>            :                  * from the last not overwritten vector (wptr + 16). Hopefully
<span class="lineNum">    4000 </span>            :                  * this should allow us to catchup.
<span class="lineNum">    4001 </span>            :                  */
<span class="lineNum">    4002 </span><span class="lineNoCov">          0 :                 dev_warn(rdev-&gt;dev, &quot;IH ring buffer overflow (0x%08X, 0x%08X, 0x%08X)\n&quot;,</span>
<span class="lineNum">    4003 </span>            :                          wptr, rdev-&gt;ih.rptr, (wptr + 16) &amp; rdev-&gt;ih.ptr_mask);
<span class="lineNum">    4004 </span><span class="lineNoCov">          0 :                 rdev-&gt;ih.rptr = (wptr + 16) &amp; rdev-&gt;ih.ptr_mask;</span>
<span class="lineNum">    4005 </span><span class="lineNoCov">          0 :                 tmp = RREG32(IH_RB_CNTL);</span>
<span class="lineNum">    4006 </span><span class="lineNoCov">          0 :                 tmp |= IH_WPTR_OVERFLOW_CLEAR;</span>
<span class="lineNum">    4007 </span><span class="lineNoCov">          0 :                 WREG32(IH_RB_CNTL, tmp);</span>
<span class="lineNum">    4008 </span><span class="lineNoCov">          0 :         }</span>
<span class="lineNum">    4009 </span><span class="lineNoCov">          0 :         return (wptr &amp; rdev-&gt;ih.ptr_mask);</span>
<span class="lineNum">    4010 </span>            : }
<span class="lineNum">    4011 </span>            : 
<span class="lineNum">    4012 </span>            : /*        r600 IV Ring
<span class="lineNum">    4013 </span>            :  * Each IV ring entry is 128 bits:
<span class="lineNum">    4014 </span>            :  * [7:0]    - interrupt source id
<span class="lineNum">    4015 </span>            :  * [31:8]   - reserved
<span class="lineNum">    4016 </span>            :  * [59:32]  - interrupt source data
<span class="lineNum">    4017 </span>            :  * [127:60]  - reserved
<span class="lineNum">    4018 </span>            :  *
<span class="lineNum">    4019 </span>            :  * The basic interrupt vector entries
<span class="lineNum">    4020 </span>            :  * are decoded as follows:
<span class="lineNum">    4021 </span>            :  * src_id  src_data  description
<span class="lineNum">    4022 </span>            :  *      1         0  D1 Vblank
<span class="lineNum">    4023 </span>            :  *      1         1  D1 Vline
<span class="lineNum">    4024 </span>            :  *      5         0  D2 Vblank
<span class="lineNum">    4025 </span>            :  *      5         1  D2 Vline
<span class="lineNum">    4026 </span>            :  *     19         0  FP Hot plug detection A
<span class="lineNum">    4027 </span>            :  *     19         1  FP Hot plug detection B
<span class="lineNum">    4028 </span>            :  *     19         2  DAC A auto-detection
<span class="lineNum">    4029 </span>            :  *     19         3  DAC B auto-detection
<span class="lineNum">    4030 </span>            :  *     21         4  HDMI block A
<span class="lineNum">    4031 </span>            :  *     21         5  HDMI block B
<span class="lineNum">    4032 </span>            :  *    176         -  CP_INT RB
<span class="lineNum">    4033 </span>            :  *    177         -  CP_INT IB1
<span class="lineNum">    4034 </span>            :  *    178         -  CP_INT IB2
<span class="lineNum">    4035 </span>            :  *    181         -  EOP Interrupt
<span class="lineNum">    4036 </span>            :  *    233         -  GUI Idle
<span class="lineNum">    4037 </span>            :  *
<span class="lineNum">    4038 </span>            :  * Note, these are based on r600 and may need to be
<span class="lineNum">    4039 </span>            :  * adjusted or added to on newer asics
<a name="4040"><span class="lineNum">    4040 </span>            :  */</a>
<span class="lineNum">    4041 </span>            : 
<span class="lineNum">    4042 </span><span class="lineNoCov">          0 : int r600_irq_process(struct radeon_device *rdev)</span>
<span class="lineNum">    4043 </span>            : {
<span class="lineNum">    4044 </span>            :         u32 wptr;
<span class="lineNum">    4045 </span>            :         u32 rptr;
<span class="lineNum">    4046 </span>            :         u32 src_id, src_data;
<span class="lineNum">    4047 </span>            :         u32 ring_index;
<span class="lineNum">    4048 </span>            :         bool queue_hotplug = false;
<span class="lineNum">    4049 </span>            :         bool queue_hdmi = false;
<span class="lineNum">    4050 </span>            :         bool queue_thermal = false;
<span class="lineNum">    4051 </span>            : 
<span class="lineNum">    4052 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;ih.enabled || rdev-&gt;shutdown)</span>
<span class="lineNum">    4053 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    4054 </span>            : 
<span class="lineNum">    4055 </span>            :         /* No MSIs, need a dummy read to flush PCI DMAs */
<span class="lineNum">    4056 </span><span class="lineNoCov">          0 :         if (!rdev-&gt;msi_enabled)</span>
<span class="lineNum">    4057 </span><span class="lineNoCov">          0 :                 RREG32(IH_RB_WPTR);</span>
<span class="lineNum">    4058 </span>            : 
<span class="lineNum">    4059 </span><span class="lineNoCov">          0 :         wptr = r600_get_ih_wptr(rdev);</span>
<span class="lineNum">    4060 </span>            : 
<span class="lineNum">    4061 </span><span class="lineNoCov">          0 :         if (wptr == rdev-&gt;ih.rptr)</span>
<span class="lineNum">    4062 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    4063 </span>            : restart_ih:
<span class="lineNum">    4064 </span>            :         /* is somebody else already processing irqs? */
<span class="lineNum">    4065 </span><span class="lineNoCov">          0 :         if (atomic_xchg(&amp;rdev-&gt;ih.lock, 1))</span>
<span class="lineNum">    4066 </span><span class="lineNoCov">          0 :                 return IRQ_NONE;</span>
<span class="lineNum">    4067 </span>            : 
<span class="lineNum">    4068 </span><span class="lineNoCov">          0 :         rptr = rdev-&gt;ih.rptr;</span>
<span class="lineNum">    4069 </span>            :         DRM_DEBUG(&quot;r600_irq_process start: rptr %d, wptr %d\n&quot;, rptr, wptr);
<span class="lineNum">    4070 </span>            : 
<span class="lineNum">    4071 </span>            :         /* Order reading of wptr vs. reading of IH ring data */
<span class="lineNum">    4072 </span><span class="lineNoCov">          0 :         rmb();</span>
<span class="lineNum">    4073 </span>            : 
<span class="lineNum">    4074 </span>            :         /* display interrupts */
<span class="lineNum">    4075 </span><span class="lineNoCov">          0 :         r600_irq_ack(rdev);</span>
<span class="lineNum">    4076 </span>            : 
<span class="lineNum">    4077 </span><span class="lineNoCov">          0 :         while (rptr != wptr) {</span>
<span class="lineNum">    4078 </span>            :                 /* wptr/rptr are in bytes! */
<span class="lineNum">    4079 </span><span class="lineNoCov">          0 :                 ring_index = rptr / 4;</span>
<span class="lineNum">    4080 </span><span class="lineNoCov">          0 :                 src_id = le32_to_cpu(rdev-&gt;ih.ring[ring_index]) &amp; 0xff;</span>
<span class="lineNum">    4081 </span><span class="lineNoCov">          0 :                 src_data = le32_to_cpu(rdev-&gt;ih.ring[ring_index + 1]) &amp; 0xfffffff;</span>
<span class="lineNum">    4082 </span>            : 
<span class="lineNum">    4083 </span><span class="lineNoCov">          0 :                 switch (src_id) {</span>
<span class="lineNum">    4084 </span>            :                 case 1: /* D1 vblank/vline */
<span class="lineNum">    4085 </span><span class="lineNoCov">          0 :                         switch (src_data) {</span>
<span class="lineNum">    4086 </span>            :                         case 0: /* D1 vblank */
<span class="lineNum">    4087 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.r600.disp_int &amp; LB_D1_VBLANK_INTERRUPT))</span>
<span class="lineNum">    4088 </span>            :                                         DRM_DEBUG(&quot;IH: D1 vblank - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    4089 </span>            : 
<span class="lineNum">    4090 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;irq.crtc_vblank_int[0]) {</span>
<span class="lineNum">    4091 </span><span class="lineNoCov">          0 :                                         drm_handle_vblank(rdev-&gt;ddev, 0);</span>
<span class="lineNum">    4092 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.vblank_sync = true;</span>
<span class="lineNum">    4093 </span><span class="lineNoCov">          0 :                                         wake_up(&amp;rdev-&gt;irq.vblank_queue);</span>
<span class="lineNum">    4094 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    4095 </span><span class="lineNoCov">          0 :                                 if (atomic_read(&amp;rdev-&gt;irq.pflip[0]))</span>
<span class="lineNum">    4096 </span><span class="lineNoCov">          0 :                                         radeon_crtc_handle_vblank(rdev, 0);</span>
<span class="lineNum">    4097 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.r600.disp_int &amp;= ~LB_D1_VBLANK_INTERRUPT;</span>
<span class="lineNum">    4098 </span>            :                                 DRM_DEBUG(&quot;IH: D1 vblank\n&quot;);
<span class="lineNum">    4099 </span>            : 
<span class="lineNum">    4100 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4101 </span>            :                         case 1: /* D1 vline */
<span class="lineNum">    4102 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.r600.disp_int &amp; LB_D1_VLINE_INTERRUPT))</span>
<span class="lineNum">    4103 </span>            :                                     DRM_DEBUG(&quot;IH: D1 vline - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    4104 </span>            : 
<span class="lineNum">    4105 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.r600.disp_int &amp;= ~LB_D1_VLINE_INTERRUPT;</span>
<span class="lineNum">    4106 </span>            :                                 DRM_DEBUG(&quot;IH: D1 vline\n&quot;);
<span class="lineNum">    4107 </span>            : 
<span class="lineNum">    4108 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4109 </span>            :                         default:
<span class="lineNum">    4110 </span>            :                                 DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);
<span class="lineNum">    4111 </span>            :                                 break;
<span class="lineNum">    4112 </span>            :                         }
<span class="lineNum">    4113 </span>            :                         break;
<span class="lineNum">    4114 </span>            :                 case 5: /* D2 vblank/vline */
<span class="lineNum">    4115 </span><span class="lineNoCov">          0 :                         switch (src_data) {</span>
<span class="lineNum">    4116 </span>            :                         case 0: /* D2 vblank */
<span class="lineNum">    4117 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.r600.disp_int &amp; LB_D2_VBLANK_INTERRUPT))</span>
<span class="lineNum">    4118 </span>            :                                         DRM_DEBUG(&quot;IH: D2 vblank - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    4119 </span>            : 
<span class="lineNum">    4120 </span><span class="lineNoCov">          0 :                                 if (rdev-&gt;irq.crtc_vblank_int[1]) {</span>
<span class="lineNum">    4121 </span><span class="lineNoCov">          0 :                                         drm_handle_vblank(rdev-&gt;ddev, 1);</span>
<span class="lineNum">    4122 </span><span class="lineNoCov">          0 :                                         rdev-&gt;pm.vblank_sync = true;</span>
<span class="lineNum">    4123 </span><span class="lineNoCov">          0 :                                         wake_up(&amp;rdev-&gt;irq.vblank_queue);</span>
<span class="lineNum">    4124 </span><span class="lineNoCov">          0 :                                 }</span>
<span class="lineNum">    4125 </span><span class="lineNoCov">          0 :                                 if (atomic_read(&amp;rdev-&gt;irq.pflip[1]))</span>
<span class="lineNum">    4126 </span><span class="lineNoCov">          0 :                                         radeon_crtc_handle_vblank(rdev, 1);</span>
<span class="lineNum">    4127 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.r600.disp_int &amp;= ~LB_D2_VBLANK_INTERRUPT;</span>
<span class="lineNum">    4128 </span>            :                                 DRM_DEBUG(&quot;IH: D2 vblank\n&quot;);
<span class="lineNum">    4129 </span>            : 
<span class="lineNum">    4130 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4131 </span>            :                         case 1: /* D1 vline */
<span class="lineNum">    4132 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.r600.disp_int &amp; LB_D2_VLINE_INTERRUPT))</span>
<span class="lineNum">    4133 </span>            :                                         DRM_DEBUG(&quot;IH: D2 vline - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    4134 </span>            : 
<span class="lineNum">    4135 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.r600.disp_int &amp;= ~LB_D2_VLINE_INTERRUPT;</span>
<span class="lineNum">    4136 </span>            :                                 DRM_DEBUG(&quot;IH: D2 vline\n&quot;);
<span class="lineNum">    4137 </span>            : 
<span class="lineNum">    4138 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4139 </span>            :                         default:
<span class="lineNum">    4140 </span>            :                                 DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);
<span class="lineNum">    4141 </span>            :                                 break;
<span class="lineNum">    4142 </span>            :                         }
<span class="lineNum">    4143 </span>            :                         break;
<span class="lineNum">    4144 </span>            :                 case 9: /* D1 pflip */
<span class="lineNum">    4145 </span>            :                         DRM_DEBUG(&quot;IH: D1 flip\n&quot;);
<span class="lineNum">    4146 </span><span class="lineNoCov">          0 :                         if (radeon_use_pflipirq &gt; 0)</span>
<span class="lineNum">    4147 </span><span class="lineNoCov">          0 :                                 radeon_crtc_handle_flip(rdev, 0);</span>
<span class="lineNum">    4148 </span>            :                         break;
<span class="lineNum">    4149 </span>            :                 case 11: /* D2 pflip */
<span class="lineNum">    4150 </span>            :                         DRM_DEBUG(&quot;IH: D2 flip\n&quot;);
<span class="lineNum">    4151 </span><span class="lineNoCov">          0 :                         if (radeon_use_pflipirq &gt; 0)</span>
<span class="lineNum">    4152 </span><span class="lineNoCov">          0 :                                 radeon_crtc_handle_flip(rdev, 1);</span>
<span class="lineNum">    4153 </span>            :                         break;
<span class="lineNum">    4154 </span>            :                 case 19: /* HPD/DAC hotplug */
<span class="lineNum">    4155 </span><span class="lineNoCov">          0 :                         switch (src_data) {</span>
<span class="lineNum">    4156 </span>            :                         case 0:
<span class="lineNum">    4157 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.r600.disp_int &amp; DC_HPD1_INTERRUPT))</span>
<span class="lineNum">    4158 </span>            :                                         DRM_DEBUG(&quot;IH: HPD1 - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    4159 </span>            : 
<span class="lineNum">    4160 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.r600.disp_int &amp;= ~DC_HPD1_INTERRUPT;</span>
<span class="lineNum">    4161 </span>            :                                 queue_hotplug = true;
<span class="lineNum">    4162 </span>            :                                 DRM_DEBUG(&quot;IH: HPD1\n&quot;);
<span class="lineNum">    4163 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4164 </span>            :                         case 1:
<span class="lineNum">    4165 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.r600.disp_int &amp; DC_HPD2_INTERRUPT))</span>
<span class="lineNum">    4166 </span>            :                                         DRM_DEBUG(&quot;IH: HPD2 - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    4167 </span>            : 
<span class="lineNum">    4168 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.r600.disp_int &amp;= ~DC_HPD2_INTERRUPT;</span>
<span class="lineNum">    4169 </span>            :                                 queue_hotplug = true;
<span class="lineNum">    4170 </span>            :                                 DRM_DEBUG(&quot;IH: HPD2\n&quot;);
<span class="lineNum">    4171 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4172 </span>            :                         case 4:
<span class="lineNum">    4173 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.r600.disp_int_cont &amp; DC_HPD3_INTERRUPT))</span>
<span class="lineNum">    4174 </span>            :                                         DRM_DEBUG(&quot;IH: HPD3 - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    4175 </span>            : 
<span class="lineNum">    4176 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.r600.disp_int_cont &amp;= ~DC_HPD3_INTERRUPT;</span>
<span class="lineNum">    4177 </span>            :                                 queue_hotplug = true;
<span class="lineNum">    4178 </span>            :                                 DRM_DEBUG(&quot;IH: HPD3\n&quot;);
<span class="lineNum">    4179 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4180 </span>            :                         case 5:
<span class="lineNum">    4181 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.r600.disp_int_cont &amp; DC_HPD4_INTERRUPT))</span>
<span class="lineNum">    4182 </span>            :                                         DRM_DEBUG(&quot;IH: HPD4 - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    4183 </span>            : 
<span class="lineNum">    4184 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.r600.disp_int_cont &amp;= ~DC_HPD4_INTERRUPT;</span>
<span class="lineNum">    4185 </span>            :                                 queue_hotplug = true;
<span class="lineNum">    4186 </span>            :                                 DRM_DEBUG(&quot;IH: HPD4\n&quot;);
<span class="lineNum">    4187 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4188 </span>            :                         case 10:
<span class="lineNum">    4189 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.r600.disp_int_cont2 &amp; DC_HPD5_INTERRUPT))</span>
<span class="lineNum">    4190 </span>            :                                         DRM_DEBUG(&quot;IH: HPD5 - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    4191 </span>            : 
<span class="lineNum">    4192 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.r600.disp_int_cont2 &amp;= ~DC_HPD5_INTERRUPT;</span>
<span class="lineNum">    4193 </span>            :                                 queue_hotplug = true;
<span class="lineNum">    4194 </span>            :                                 DRM_DEBUG(&quot;IH: HPD5\n&quot;);
<span class="lineNum">    4195 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4196 </span>            :                         case 12:
<span class="lineNum">    4197 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.r600.disp_int_cont2 &amp; DC_HPD6_INTERRUPT))</span>
<span class="lineNum">    4198 </span>            :                                         DRM_DEBUG(&quot;IH: HPD6 - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    4199 </span>            : 
<span class="lineNum">    4200 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.r600.disp_int_cont2 &amp;= ~DC_HPD6_INTERRUPT;</span>
<span class="lineNum">    4201 </span>            :                                 queue_hotplug = true;
<span class="lineNum">    4202 </span>            :                                 DRM_DEBUG(&quot;IH: HPD6\n&quot;);
<span class="lineNum">    4203 </span>            : 
<span class="lineNum">    4204 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4205 </span>            :                         default:
<span class="lineNum">    4206 </span>            :                                 DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);
<span class="lineNum">    4207 </span>            :                                 break;
<span class="lineNum">    4208 </span>            :                         }
<span class="lineNum">    4209 </span>            :                         break;
<span class="lineNum">    4210 </span>            :                 case 21: /* hdmi */
<span class="lineNum">    4211 </span><span class="lineNoCov">          0 :                         switch (src_data) {</span>
<span class="lineNum">    4212 </span>            :                         case 4:
<span class="lineNum">    4213 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.r600.hdmi0_status &amp; HDMI0_AZ_FORMAT_WTRIG))</span>
<span class="lineNum">    4214 </span>            :                                         DRM_DEBUG(&quot;IH: HDMI0 - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    4215 </span>            : 
<span class="lineNum">    4216 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.r600.hdmi0_status &amp;= ~HDMI0_AZ_FORMAT_WTRIG;</span>
<span class="lineNum">    4217 </span>            :                                 queue_hdmi = true;
<span class="lineNum">    4218 </span>            :                                 DRM_DEBUG(&quot;IH: HDMI0\n&quot;);
<span class="lineNum">    4219 </span>            : 
<span class="lineNum">    4220 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4221 </span>            :                         case 5:
<span class="lineNum">    4222 </span><span class="lineNoCov">          0 :                                 if (!(rdev-&gt;irq.stat_regs.r600.hdmi1_status &amp; HDMI0_AZ_FORMAT_WTRIG))</span>
<span class="lineNum">    4223 </span>            :                                         DRM_DEBUG(&quot;IH: HDMI1 - IH event w/o asserted irq bit?\n&quot;);
<span class="lineNum">    4224 </span>            : 
<span class="lineNum">    4225 </span><span class="lineNoCov">          0 :                                 rdev-&gt;irq.stat_regs.r600.hdmi1_status &amp;= ~HDMI0_AZ_FORMAT_WTRIG;</span>
<span class="lineNum">    4226 </span>            :                                 queue_hdmi = true;
<span class="lineNum">    4227 </span>            :                                 DRM_DEBUG(&quot;IH: HDMI1\n&quot;);
<span class="lineNum">    4228 </span>            : 
<span class="lineNum">    4229 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4230 </span>            :                         default:
<span class="lineNum">    4231 </span><span class="lineNoCov">          0 :                                 DRM_ERROR(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);</span>
<span class="lineNum">    4232 </span><span class="lineNoCov">          0 :                                 break;</span>
<span class="lineNum">    4233 </span>            :                         }
<span class="lineNum">    4234 </span>            :                         break;
<span class="lineNum">    4235 </span>            :                 case 124: /* UVD */
<span class="lineNum">    4236 </span>            :                         DRM_DEBUG(&quot;IH: UVD int: 0x%08x\n&quot;, src_data);
<span class="lineNum">    4237 </span><span class="lineNoCov">          0 :                         radeon_fence_process(rdev, R600_RING_TYPE_UVD_INDEX);</span>
<span class="lineNum">    4238 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4239 </span>            :                 case 176: /* CP_INT in ring buffer */
<span class="lineNum">    4240 </span>            :                 case 177: /* CP_INT in IB1 */
<span class="lineNum">    4241 </span>            :                 case 178: /* CP_INT in IB2 */
<span class="lineNum">    4242 </span>            :                         DRM_DEBUG(&quot;IH: CP int: 0x%08x\n&quot;, src_data);
<span class="lineNum">    4243 </span><span class="lineNoCov">          0 :                         radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">    4244 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4245 </span>            :                 case 181: /* CP EOP event */
<span class="lineNum">    4246 </span>            :                         DRM_DEBUG(&quot;IH: CP EOP\n&quot;);
<span class="lineNum">    4247 </span><span class="lineNoCov">          0 :                         radeon_fence_process(rdev, RADEON_RING_TYPE_GFX_INDEX);</span>
<span class="lineNum">    4248 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4249 </span>            :                 case 224: /* DMA trap event */
<span class="lineNum">    4250 </span>            :                         DRM_DEBUG(&quot;IH: DMA trap\n&quot;);
<span class="lineNum">    4251 </span><span class="lineNoCov">          0 :                         radeon_fence_process(rdev, R600_RING_TYPE_DMA_INDEX);</span>
<span class="lineNum">    4252 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4253 </span>            :                 case 230: /* thermal low to high */
<span class="lineNum">    4254 </span>            :                         DRM_DEBUG(&quot;IH: thermal low to high\n&quot;);
<span class="lineNum">    4255 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.thermal.high_to_low = false;</span>
<span class="lineNum">    4256 </span>            :                         queue_thermal = true;
<span class="lineNum">    4257 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4258 </span>            :                 case 231: /* thermal high to low */
<span class="lineNum">    4259 </span>            :                         DRM_DEBUG(&quot;IH: thermal high to low\n&quot;);
<span class="lineNum">    4260 </span><span class="lineNoCov">          0 :                         rdev-&gt;pm.dpm.thermal.high_to_low = true;</span>
<span class="lineNum">    4261 </span>            :                         queue_thermal = true;
<span class="lineNum">    4262 </span><span class="lineNoCov">          0 :                         break;</span>
<span class="lineNum">    4263 </span>            :                 case 233: /* GUI IDLE */
<span class="lineNum">    4264 </span>            :                         DRM_DEBUG(&quot;IH: GUI idle\n&quot;);
<span class="lineNum">    4265 </span>            :                         break;
<span class="lineNum">    4266 </span>            :                 default:
<span class="lineNum">    4267 </span>            :                         DRM_DEBUG(&quot;Unhandled interrupt: %d %d\n&quot;, src_id, src_data);
<span class="lineNum">    4268 </span>            :                         break;
<span class="lineNum">    4269 </span>            :                 }
<span class="lineNum">    4270 </span>            : 
<span class="lineNum">    4271 </span>            :                 /* wptr/rptr are in bytes! */
<span class="lineNum">    4272 </span><span class="lineNoCov">          0 :                 rptr += 16;</span>
<span class="lineNum">    4273 </span><span class="lineNoCov">          0 :                 rptr &amp;= rdev-&gt;ih.ptr_mask;</span>
<span class="lineNum">    4274 </span><span class="lineNoCov">          0 :                 WREG32(IH_RB_RPTR, rptr);</span>
<span class="lineNum">    4275 </span>            :         }
<span class="lineNum">    4276 </span><span class="lineNoCov">          0 :         if (queue_hotplug)</span>
<span class="lineNum">    4277 </span><span class="lineNoCov">          0 :                 schedule_delayed_work(&amp;rdev-&gt;hotplug_work, 0);</span>
<span class="lineNum">    4278 </span><span class="lineNoCov">          0 :         if (queue_hdmi)</span>
<span class="lineNum">    4279 </span><span class="lineNoCov">          0 :                 schedule_work(&amp;rdev-&gt;audio_work);</span>
<span class="lineNum">    4280 </span><span class="lineNoCov">          0 :         if (queue_thermal &amp;&amp; rdev-&gt;pm.dpm_enabled)</span>
<span class="lineNum">    4281 </span><span class="lineNoCov">          0 :                 schedule_work(&amp;rdev-&gt;pm.dpm.thermal.work);</span>
<span class="lineNum">    4282 </span><span class="lineNoCov">          0 :         rdev-&gt;ih.rptr = rptr;</span>
<span class="lineNum">    4283 </span><span class="lineNoCov">          0 :         atomic_set(&amp;rdev-&gt;ih.lock, 0);</span>
<span class="lineNum">    4284 </span>            : 
<span class="lineNum">    4285 </span>            :         /* make sure wptr hasn't changed while processing */
<span class="lineNum">    4286 </span><span class="lineNoCov">          0 :         wptr = r600_get_ih_wptr(rdev);</span>
<span class="lineNum">    4287 </span><span class="lineNoCov">          0 :         if (wptr != rptr)</span>
<span class="lineNum">    4288 </span><span class="lineNoCov">          0 :                 goto restart_ih;</span>
<span class="lineNum">    4289 </span>            : 
<span class="lineNum">    4290 </span><span class="lineNoCov">          0 :         return IRQ_HANDLED;</span>
<span class="lineNum">    4291 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4292 </span>            : 
<span class="lineNum">    4293 </span>            : /*
<span class="lineNum">    4294 </span>            :  * Debugfs info
<span class="lineNum">    4295 </span>            :  */
<span class="lineNum">    4296 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">    4297 </span>            : 
<span class="lineNum">    4298 </span>            : static int r600_debugfs_mc_info(struct seq_file *m, void *data)
<span class="lineNum">    4299 </span>            : {
<span class="lineNum">    4300 </span>            :         struct drm_info_node *node = (struct drm_info_node *) m-&gt;private;
<span class="lineNum">    4301 </span>            :         struct drm_device *dev = node-&gt;minor-&gt;dev;
<span class="lineNum">    4302 </span>            :         struct radeon_device *rdev = dev-&gt;dev_private;
<span class="lineNum">    4303 </span>            : 
<span class="lineNum">    4304 </span>            :         DREG32_SYS(m, rdev, R_000E50_SRBM_STATUS);
<span class="lineNum">    4305 </span>            :         DREG32_SYS(m, rdev, VM_L2_STATUS);
<span class="lineNum">    4306 </span>            :         return 0;
<span class="lineNum">    4307 </span>            : }
<span class="lineNum">    4308 </span>            : 
<span class="lineNum">    4309 </span>            : static struct drm_info_list r600_mc_info_list[] = {
<span class="lineNum">    4310 </span>            :         {&quot;r600_mc_info&quot;, r600_debugfs_mc_info, 0, NULL},
<span class="lineNum">    4311 </span>            : };
<a name="4312"><span class="lineNum">    4312 </span>            : #endif</a>
<span class="lineNum">    4313 </span>            : 
<span class="lineNum">    4314 </span><span class="lineNoCov">          0 : int r600_debugfs_mc_info_init(struct radeon_device *rdev)</span>
<span class="lineNum">    4315 </span>            : {
<span class="lineNum">    4316 </span>            : #if defined(CONFIG_DEBUG_FS)
<span class="lineNum">    4317 </span>            :         return radeon_debugfs_add_files(rdev, r600_mc_info_list, ARRAY_SIZE(r600_mc_info_list));
<span class="lineNum">    4318 </span>            : #else
<span class="lineNum">    4319 </span><span class="lineNoCov">          0 :         return 0;</span>
<span class="lineNum">    4320 </span>            : #endif
<span class="lineNum">    4321 </span>            : }
<span class="lineNum">    4322 </span>            : 
<span class="lineNum">    4323 </span>            : /**
<span class="lineNum">    4324 </span>            :  * r600_mmio_hdp_flush - flush Host Data Path cache via MMIO
<span class="lineNum">    4325 </span>            :  * rdev: radeon device structure
<span class="lineNum">    4326 </span>            :  *
<span class="lineNum">    4327 </span>            :  * Some R6XX/R7XX don't seem to take into account HDP flushes performed
<span class="lineNum">    4328 </span>            :  * through the ring buffer. This leads to corruption in rendering, see
<span class="lineNum">    4329 </span>            :  * http://bugzilla.kernel.org/show_bug.cgi?id=15186 . To avoid this, we
<a name="4330"><span class="lineNum">    4330 </span>            :  * directly perform the HDP flush by writing the register through MMIO.</a>
<span class="lineNum">    4331 </span>            :  */
<span class="lineNum">    4332 </span><span class="lineNoCov">          0 : void r600_mmio_hdp_flush(struct radeon_device *rdev)</span>
<span class="lineNum">    4333 </span>            : {
<span class="lineNum">    4334 </span>            :         /* r7xx hw bug.  write to HDP_DEBUG1 followed by fb read
<span class="lineNum">    4335 </span>            :          * rather than write to HDP_REG_COHERENCY_FLUSH_CNTL.
<span class="lineNum">    4336 </span>            :          * This seems to cause problems on some AGP cards. Just use the old
<span class="lineNum">    4337 </span>            :          * method for them.
<span class="lineNum">    4338 </span>            :          */
<span class="lineNum">    4339 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family &gt;= CHIP_RV770) &amp;&amp; (rdev-&gt;family &lt;= CHIP_RV740) &amp;&amp;</span>
<span class="lineNum">    4340 </span><span class="lineNoCov">          0 :             rdev-&gt;vram_scratch.ptr &amp;&amp; !(rdev-&gt;flags &amp; RADEON_IS_AGP)) {</span>
<span class="lineNum">    4341 </span><span class="lineNoCov">          0 :                 void __iomem *ptr = (void *)rdev-&gt;vram_scratch.ptr;</span>
<span class="lineNum">    4342 </span>            :                 u32 tmp;
<span class="lineNum">    4343 </span>            : 
<span class="lineNum">    4344 </span><span class="lineNoCov">          0 :                 WREG32(HDP_DEBUG1, 0);</span>
<span class="lineNum">    4345 </span><span class="lineNoCov">          0 :                 tmp = readl((void __iomem *)ptr);</span>
<span class="lineNum">    4346 </span><span class="lineNoCov">          0 :         } else</span>
<span class="lineNum">    4347 </span><span class="lineNoCov">          0 :                 WREG32(R_005480_HDP_MEM_COHERENCY_FLUSH_CNTL, 0x1);</span>
<a name="4348"><span class="lineNum">    4348 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4349 </span>            : 
<span class="lineNum">    4350 </span><span class="lineNoCov">          0 : void r600_set_pcie_lanes(struct radeon_device *rdev, int lanes)</span>
<span class="lineNum">    4351 </span>            : {
<span class="lineNum">    4352 </span>            :         u32 link_width_cntl, mask;
<span class="lineNum">    4353 </span>            : 
<span class="lineNum">    4354 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    4355 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4356 </span>            : 
<span class="lineNum">    4357 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_PCIE))</span>
<span class="lineNum">    4358 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4359 </span>            : 
<span class="lineNum">    4360 </span>            :         /* x2 cards have a special sequence */
<span class="lineNum">    4361 </span><span class="lineNoCov">          0 :         if (ASIC_IS_X2(rdev))</span>
<span class="lineNum">    4362 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4363 </span>            : 
<span class="lineNum">    4364 </span><span class="lineNoCov">          0 :         radeon_gui_idle(rdev);</span>
<span class="lineNum">    4365 </span>            : 
<span class="lineNum">    4366 </span><span class="lineNoCov">          0 :         switch (lanes) {</span>
<span class="lineNum">    4367 </span>            :         case 0:
<span class="lineNum">    4368 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X0;
<span class="lineNum">    4369 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4370 </span>            :         case 1:
<span class="lineNum">    4371 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X1;
<span class="lineNum">    4372 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4373 </span>            :         case 2:
<span class="lineNum">    4374 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X2;
<span class="lineNum">    4375 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4376 </span>            :         case 4:
<span class="lineNum">    4377 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X4;
<span class="lineNum">    4378 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4379 </span>            :         case 8:
<span class="lineNum">    4380 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X8;
<span class="lineNum">    4381 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4382 </span>            :         case 12:
<span class="lineNum">    4383 </span>            :                 /* not actually supported */
<span class="lineNum">    4384 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X12;
<span class="lineNum">    4385 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4386 </span>            :         case 16:
<span class="lineNum">    4387 </span>            :                 mask = RADEON_PCIE_LC_LINK_WIDTH_X16;
<span class="lineNum">    4388 </span><span class="lineNoCov">          0 :                 break;</span>
<span class="lineNum">    4389 </span>            :         default:
<span class="lineNum">    4390 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;invalid pcie lane request: %d\n&quot;, lanes);</span>
<span class="lineNum">    4391 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4392 </span>            :         }
<span class="lineNum">    4393 </span>            : 
<span class="lineNum">    4394 </span><span class="lineNoCov">          0 :         link_width_cntl = RREG32_PCIE_PORT(RADEON_PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">    4395 </span><span class="lineNoCov">          0 :         link_width_cntl &amp;= ~RADEON_PCIE_LC_LINK_WIDTH_MASK;</span>
<span class="lineNum">    4396 </span><span class="lineNoCov">          0 :         link_width_cntl |= mask &lt;&lt; RADEON_PCIE_LC_LINK_WIDTH_SHIFT;</span>
<span class="lineNum">    4397 </span><span class="lineNoCov">          0 :         link_width_cntl |= (RADEON_PCIE_LC_RECONFIG_NOW |</span>
<span class="lineNum">    4398 </span>            :                             R600_PCIE_LC_RECONFIG_ARC_MISSING_ESCAPE);
<span class="lineNum">    4399 </span>            : 
<span class="lineNum">    4400 </span><span class="lineNoCov">          0 :         WREG32_PCIE_PORT(RADEON_PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);</span>
<a name="4401"><span class="lineNum">    4401 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4402 </span>            : 
<span class="lineNum">    4403 </span><span class="lineNoCov">          0 : int r600_get_pcie_lanes(struct radeon_device *rdev)</span>
<span class="lineNum">    4404 </span>            : {
<span class="lineNum">    4405 </span>            :         u32 link_width_cntl;
<span class="lineNum">    4406 </span>            : 
<span class="lineNum">    4407 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    4408 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    4409 </span>            : 
<span class="lineNum">    4410 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_PCIE))</span>
<span class="lineNum">    4411 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    4412 </span>            : 
<span class="lineNum">    4413 </span>            :         /* x2 cards have a special sequence */
<span class="lineNum">    4414 </span><span class="lineNoCov">          0 :         if (ASIC_IS_X2(rdev))</span>
<span class="lineNum">    4415 </span><span class="lineNoCov">          0 :                 return 0;</span>
<span class="lineNum">    4416 </span>            : 
<span class="lineNum">    4417 </span><span class="lineNoCov">          0 :         radeon_gui_idle(rdev);</span>
<span class="lineNum">    4418 </span>            : 
<span class="lineNum">    4419 </span><span class="lineNoCov">          0 :         link_width_cntl = RREG32_PCIE_PORT(RADEON_PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">    4420 </span>            : 
<span class="lineNum">    4421 </span><span class="lineNoCov">          0 :         switch ((link_width_cntl &amp; RADEON_PCIE_LC_LINK_WIDTH_RD_MASK) &gt;&gt; RADEON_PCIE_LC_LINK_WIDTH_RD_SHIFT) {</span>
<span class="lineNum">    4422 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X1:
<span class="lineNum">    4423 </span><span class="lineNoCov">          0 :                 return 1;</span>
<span class="lineNum">    4424 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X2:
<span class="lineNum">    4425 </span><span class="lineNoCov">          0 :                 return 2;</span>
<span class="lineNum">    4426 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X4:
<span class="lineNum">    4427 </span><span class="lineNoCov">          0 :                 return 4;</span>
<span class="lineNum">    4428 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X8:
<span class="lineNum">    4429 </span><span class="lineNoCov">          0 :                 return 8;</span>
<span class="lineNum">    4430 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X12:
<span class="lineNum">    4431 </span>            :                 /* not actually supported */
<span class="lineNum">    4432 </span><span class="lineNoCov">          0 :                 return 12;</span>
<span class="lineNum">    4433 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X0:
<span class="lineNum">    4434 </span>            :         case RADEON_PCIE_LC_LINK_WIDTH_X16:
<span class="lineNum">    4435 </span>            :         default:
<span class="lineNum">    4436 </span><span class="lineNoCov">          0 :                 return 16;</span>
<span class="lineNum">    4437 </span>            :         }
<a name="4438"><span class="lineNum">    4438 </span><span class="lineNoCov">          0 : }</span></a>
<span class="lineNum">    4439 </span>            : 
<span class="lineNum">    4440 </span><span class="lineNoCov">          0 : static void r600_pcie_gen2_enable(struct radeon_device *rdev)</span>
<span class="lineNum">    4441 </span>            : {
<span class="lineNum">    4442 </span>            :         u32 link_width_cntl, lanes, speed_cntl, training_cntl, tmp;
<span class="lineNum">    4443 </span>            :         u16 link_cntl2;
<span class="lineNum">    4444 </span><span class="lineNoCov">          0 :         u32 mask;</span>
<span class="lineNum">    4445 </span>            : 
<span class="lineNum">    4446 </span><span class="lineNoCov">          0 :         if (radeon_pcie_gen2 == 0)</span>
<span class="lineNum">    4447 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4448 </span>            : 
<span class="lineNum">    4449 </span><span class="lineNoCov">          0 :         if (rdev-&gt;flags &amp; RADEON_IS_IGP)</span>
<span class="lineNum">    4450 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4451 </span>            : 
<span class="lineNum">    4452 </span><span class="lineNoCov">          0 :         if (!(rdev-&gt;flags &amp; RADEON_IS_PCIE))</span>
<span class="lineNum">    4453 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4454 </span>            : 
<span class="lineNum">    4455 </span>            :         /* x2 cards have a special sequence */
<span class="lineNum">    4456 </span><span class="lineNoCov">          0 :         if (ASIC_IS_X2(rdev))</span>
<span class="lineNum">    4457 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4458 </span>            : 
<span class="lineNum">    4459 </span>            :         /* only RV6xx+ chips are supported */
<span class="lineNum">    4460 </span><span class="lineNoCov">          0 :         if (rdev-&gt;family &lt;= CHIP_R600)</span>
<span class="lineNum">    4461 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4462 </span>            : 
<span class="lineNum">    4463 </span><span class="lineNoCov">          0 :         if (drm_pcie_get_speed_cap_mask(rdev-&gt;ddev, &amp;mask))</span>
<span class="lineNum">    4464 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4465 </span>            : 
<span class="lineNum">    4466 </span><span class="lineNoCov">          0 :         if (!(mask &amp; (DRM_PCIE_SPEED_50|DRM_PCIE_SPEED_80)))</span>
<span class="lineNum">    4467 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4468 </span>            : 
<span class="lineNum">    4469 </span><span class="lineNoCov">          0 :         speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    4470 </span><span class="lineNoCov">          0 :         if (speed_cntl &amp; LC_CURRENT_DATA_RATE) {</span>
<span class="lineNum">    4471 </span>            :                 DRM_INFO(&quot;PCIE gen 2 link speeds already enabled\n&quot;);
<span class="lineNum">    4472 </span><span class="lineNoCov">          0 :                 return;</span>
<span class="lineNum">    4473 </span>            :         }
<span class="lineNum">    4474 </span>            : 
<span class="lineNum">    4475 </span>            :         DRM_INFO(&quot;enabling PCIE gen 2 link speeds, disable with radeon.pcie_gen2=0\n&quot;);
<span class="lineNum">    4476 </span>            : 
<span class="lineNum">    4477 </span>            :         /* 55 nm r6xx asics */
<span class="lineNum">    4478 </span><span class="lineNoCov">          0 :         if ((rdev-&gt;family == CHIP_RV670) ||</span>
<span class="lineNum">    4479 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_RV620) ||</span>
<span class="lineNum">    4480 </span><span class="lineNoCov">          0 :             (rdev-&gt;family == CHIP_RV635)) {</span>
<span class="lineNum">    4481 </span>            :                 /* advertise upconfig capability */
<span class="lineNum">    4482 </span><span class="lineNoCov">          0 :                 link_width_cntl = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">    4483 </span><span class="lineNoCov">          0 :                 link_width_cntl &amp;= ~LC_UPCONFIGURE_DIS;</span>
<span class="lineNum">    4484 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);</span>
<span class="lineNum">    4485 </span><span class="lineNoCov">          0 :                 link_width_cntl = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">    4486 </span><span class="lineNoCov">          0 :                 if (link_width_cntl &amp; LC_RENEGOTIATION_SUPPORT) {</span>
<span class="lineNum">    4487 </span><span class="lineNoCov">          0 :                         lanes = (link_width_cntl &amp; LC_LINK_WIDTH_RD_MASK) &gt;&gt; LC_LINK_WIDTH_RD_SHIFT;</span>
<span class="lineNum">    4488 </span><span class="lineNoCov">          0 :                         link_width_cntl &amp;= ~(LC_LINK_WIDTH_MASK |</span>
<span class="lineNum">    4489 </span>            :                                              LC_RECONFIG_ARC_MISSING_ESCAPE);
<span class="lineNum">    4490 </span><span class="lineNoCov">          0 :                         link_width_cntl |= lanes | LC_RECONFIG_NOW | LC_RENEGOTIATE_EN;</span>
<span class="lineNum">    4491 </span><span class="lineNoCov">          0 :                         WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);</span>
<span class="lineNum">    4492 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    4493 </span><span class="lineNoCov">          0 :                         link_width_cntl |= LC_UPCONFIGURE_DIS;</span>
<span class="lineNum">    4494 </span><span class="lineNoCov">          0 :                         WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);</span>
<span class="lineNum">    4495 </span>            :                 }
<span class="lineNum">    4496 </span>            :         }
<span class="lineNum">    4497 </span>            : 
<span class="lineNum">    4498 </span><span class="lineNoCov">          0 :         speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    4499 </span><span class="lineNoCov">          0 :         if ((speed_cntl &amp; LC_OTHER_SIDE_EVER_SENT_GEN2) &amp;&amp;</span>
<span class="lineNum">    4500 </span><span class="lineNoCov">          0 :             (speed_cntl &amp; LC_OTHER_SIDE_SUPPORTS_GEN2)) {</span>
<span class="lineNum">    4501 </span>            : 
<span class="lineNum">    4502 </span>            :                 /* 55 nm r6xx asics */
<span class="lineNum">    4503 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_RV670) ||</span>
<span class="lineNum">    4504 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_RV620) ||</span>
<span class="lineNum">    4505 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_RV635)) {</span>
<span class="lineNum">    4506 </span><span class="lineNoCov">          0 :                         WREG32(MM_CFGREGS_CNTL, 0x8);</span>
<span class="lineNum">    4507 </span><span class="lineNoCov">          0 :                         link_cntl2 = RREG32(0x4088);</span>
<span class="lineNum">    4508 </span><span class="lineNoCov">          0 :                         WREG32(MM_CFGREGS_CNTL, 0);</span>
<span class="lineNum">    4509 </span>            :                         /* not supported yet */
<span class="lineNum">    4510 </span><span class="lineNoCov">          0 :                         if (link_cntl2 &amp; SELECTABLE_DEEMPHASIS)</span>
<span class="lineNum">    4511 </span><span class="lineNoCov">          0 :                                 return;</span>
<span class="lineNum">    4512 </span>            :                 }
<span class="lineNum">    4513 </span>            : 
<span class="lineNum">    4514 </span><span class="lineNoCov">          0 :                 speed_cntl &amp;= ~LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_MASK;</span>
<span class="lineNum">    4515 </span><span class="lineNoCov">          0 :                 speed_cntl |= (0x3 &lt;&lt; LC_SPEED_CHANGE_ATTEMPTS_ALLOWED_SHIFT);</span>
<span class="lineNum">    4516 </span><span class="lineNoCov">          0 :                 speed_cntl &amp;= ~LC_VOLTAGE_TIMER_SEL_MASK;</span>
<span class="lineNum">    4517 </span><span class="lineNoCov">          0 :                 speed_cntl &amp;= ~LC_FORCE_DIS_HW_SPEED_CHANGE;</span>
<span class="lineNum">    4518 </span><span class="lineNoCov">          0 :                 speed_cntl |= LC_FORCE_EN_HW_SPEED_CHANGE;</span>
<span class="lineNum">    4519 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl);</span>
<span class="lineNum">    4520 </span>            : 
<span class="lineNum">    4521 </span><span class="lineNoCov">          0 :                 tmp = RREG32(0x541c);</span>
<span class="lineNum">    4522 </span><span class="lineNoCov">          0 :                 WREG32(0x541c, tmp | 0x8);</span>
<span class="lineNum">    4523 </span><span class="lineNoCov">          0 :                 WREG32(MM_CFGREGS_CNTL, MM_WR_TO_CFG_EN);</span>
<span class="lineNum">    4524 </span><span class="lineNoCov">          0 :                 link_cntl2 = RREG16(0x4088);</span>
<span class="lineNum">    4525 </span><span class="lineNoCov">          0 :                 link_cntl2 &amp;= ~TARGET_LINK_SPEED_MASK;</span>
<span class="lineNum">    4526 </span><span class="lineNoCov">          0 :                 link_cntl2 |= 0x2;</span>
<span class="lineNum">    4527 </span><span class="lineNoCov">          0 :                 WREG16(0x4088, link_cntl2);</span>
<span class="lineNum">    4528 </span><span class="lineNoCov">          0 :                 WREG32(MM_CFGREGS_CNTL, 0);</span>
<span class="lineNum">    4529 </span>            : 
<span class="lineNum">    4530 </span><span class="lineNoCov">          0 :                 if ((rdev-&gt;family == CHIP_RV670) ||</span>
<span class="lineNum">    4531 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_RV620) ||</span>
<span class="lineNum">    4532 </span><span class="lineNoCov">          0 :                     (rdev-&gt;family == CHIP_RV635)) {</span>
<span class="lineNum">    4533 </span><span class="lineNoCov">          0 :                         training_cntl = RREG32_PCIE_PORT(PCIE_LC_TRAINING_CNTL);</span>
<span class="lineNum">    4534 </span><span class="lineNoCov">          0 :                         training_cntl &amp;= ~LC_POINT_7_PLUS_EN;</span>
<span class="lineNum">    4535 </span><span class="lineNoCov">          0 :                         WREG32_PCIE_PORT(PCIE_LC_TRAINING_CNTL, training_cntl);</span>
<span class="lineNum">    4536 </span><span class="lineNoCov">          0 :                 } else {</span>
<span class="lineNum">    4537 </span><span class="lineNoCov">          0 :                         speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    4538 </span><span class="lineNoCov">          0 :                         speed_cntl &amp;= ~LC_TARGET_LINK_SPEED_OVERRIDE_EN;</span>
<span class="lineNum">    4539 </span><span class="lineNoCov">          0 :                         WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl);</span>
<span class="lineNum">    4540 </span>            :                 }
<span class="lineNum">    4541 </span>            : 
<span class="lineNum">    4542 </span><span class="lineNoCov">          0 :                 speed_cntl = RREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL);</span>
<span class="lineNum">    4543 </span><span class="lineNoCov">          0 :                 speed_cntl |= LC_GEN2_EN_STRAP;</span>
<span class="lineNum">    4544 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_SPEED_CNTL, speed_cntl);</span>
<span class="lineNum">    4545 </span>            : 
<span class="lineNum">    4546 </span><span class="lineNoCov">          0 :         } else {</span>
<span class="lineNum">    4547 </span><span class="lineNoCov">          0 :                 link_width_cntl = RREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL);</span>
<span class="lineNum">    4548 </span>            :                 /* XXX: only disable it if gen1 bridge vendor == 0x111d or 0x1106 */
<span class="lineNum">    4549 </span>            :                 if (1)
<span class="lineNum">    4550 </span><span class="lineNoCov">          0 :                         link_width_cntl |= LC_UPCONFIGURE_DIS;</span>
<span class="lineNum">    4551 </span>            :                 else
<span class="lineNum">    4552 </span>            :                         link_width_cntl &amp;= ~LC_UPCONFIGURE_DIS;
<span class="lineNum">    4553 </span><span class="lineNoCov">          0 :                 WREG32_PCIE_PORT(PCIE_LC_LINK_WIDTH_CNTL, link_width_cntl);</span>
<span class="lineNum">    4554 </span>            :         }
<span class="lineNum">    4555 </span><span class="lineNoCov">          0 : }</span>
<span class="lineNum">    4556 </span>            : 
<span class="lineNum">    4557 </span>            : /**
<span class="lineNum">    4558 </span>            :  * r600_get_gpu_clock_counter - return GPU clock counter snapshot
<span class="lineNum">    4559 </span>            :  *
<span class="lineNum">    4560 </span>            :  * @rdev: radeon_device pointer
<span class="lineNum">    4561 </span>            :  *
<span class="lineNum">    4562 </span>            :  * Fetches a GPU clock counter snapshot (R6xx-cayman).
<a name="4563"><span class="lineNum">    4563 </span>            :  * Returns the 64 bit clock counter snapshot.</a>
<span class="lineNum">    4564 </span>            :  */
<span class="lineNum">    4565 </span><span class="lineNoCov">          0 : uint64_t r600_get_gpu_clock_counter(struct radeon_device *rdev)</span>
<span class="lineNum">    4566 </span>            : {
<span class="lineNum">    4567 </span>            :         uint64_t clock;
<span class="lineNum">    4568 </span>            : 
<span class="lineNum">    4569 </span><span class="lineNoCov">          0 :         mutex_lock(&amp;rdev-&gt;gpu_clock_mutex);</span>
<span class="lineNum">    4570 </span><span class="lineNoCov">          0 :         WREG32(RLC_CAPTURE_GPU_CLOCK_COUNT, 1);</span>
<span class="lineNum">    4571 </span><span class="lineNoCov">          0 :         clock = (uint64_t)RREG32(RLC_GPU_CLOCK_COUNT_LSB) |</span>
<span class="lineNum">    4572 </span><span class="lineNoCov">          0 :                 ((uint64_t)RREG32(RLC_GPU_CLOCK_COUNT_MSB) &lt;&lt; 32ULL);</span>
<span class="lineNum">    4573 </span><span class="lineNoCov">          0 :         mutex_unlock(&amp;rdev-&gt;gpu_clock_mutex);</span>
<span class="lineNum">    4574 </span><span class="lineNoCov">          0 :         return clock;</span>
<span class="lineNum">    4575 </span>            : }
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.13</a></td></tr>
  </table>
  <br>

</body>
</html>
