
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/aspha/Desktop/ise_workspace/lo_firmware/prj/lo_frimware/pa.fromHdl.tcl
# create_project -name lo_frimware -dir "C:/Users/aspha/Desktop/ise_workspace/lo_firmware/prj/lo_frimware/planAhead_run_2" -part xc3s200anftg256-4
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'C:/Users/aspha/Desktop/ise_workspace/lo_firmware/prj/lo_frimware/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {../../rtl/TX.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../rtl/spi_master.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../rtl/RX.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../rtl/rst.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../rtl/process.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {../../rtl/top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s200anftg256-4
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/aspha/Desktop/ise_workspace/lo_firmware/rtl/TX.v" into library work
Analyzing Verilog file "C:/Users/aspha/Desktop/ise_workspace/lo_firmware/rtl/spi_master.v" into library work
Analyzing Verilog file "C:/Users/aspha/Desktop/ise_workspace/lo_firmware/rtl/RX.v" into library work
Analyzing Verilog file "C:/Users/aspha/Desktop/ise_workspace/lo_firmware/rtl/rst.v" into library work
Analyzing Verilog file "C:/Users/aspha/Desktop/ise_workspace/lo_firmware/rtl/process.v" into library work
Analyzing Verilog file "C:/Users/aspha/Desktop/ise_workspace/lo_firmware/rtl/top.v" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s200an/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s200an/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s200an/ftg256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/xc3s200an/ftg256/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3a/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3a/spartan3a/spartan3a-4.lib.
Parsing UCF File [C:/Users/aspha/Desktop/ise_workspace/lo_firmware/prj/lo_frimware/top.ucf]
Finished Parsing UCF File [C:/Users/aspha/Desktop/ise_workspace/lo_firmware/prj/lo_frimware/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 19f62132
open_rtl_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 605.168 ; gain = 115.207
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list clk]]
startgroup
set_property package_pin P9 [get_ports clk]
endgroup
set_property iostandard LVCMOS33 [get_ports [list FPGA_RX]]
startgroup
set_property package_pin L2 [get_ports FPGA_RX]
endgroup
set_property iostandard LVCMOS33 [get_ports [list FPGA_TX]]
startgroup
set_property package_pin L1 [get_ports FPGA_TX]
endgroup
startgroup
set_property package_pin D15 [get_ports spi_clk_2594]
endgroup
startgroup
set_property package_pin F16 [get_ports spi_clk_4002]
endgroup
startgroup
set_property package_pin C15 [get_ports spi_le_2594]
endgroup
startgroup
set_property package_pin E16 [get_ports spi_le_4002]
endgroup
startgroup
set_property package_pin D16 [get_ports spi_sdo_2594]
endgroup
startgroup
set_property package_pin F15 [get_ports spi_sdo_4002]
endgroup
set_property iostandard LVCMOS33 [get_ports [list spi_clk_2594]]
set_property iostandard LVCMOS33 [get_ports [list spi_clk_4002]]
set_property iostandard LVCMOS33 [get_ports [list spi_le_2594]]
set_property iostandard LVCMOS25 [get_ports [list spi_le_4002]]
set_property iostandard LVCMOS33 [get_ports [list spi_sdo_2594]]
set_property iostandard LVCMOS33 [get_ports [list spi_le_4002]]
save_constraints
exit
