
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -261.05

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.36

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.36

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.61   18.24   36.17   36.17 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.24    0.03   36.20 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.59    8.67    7.21   43.41 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.67    0.00   43.42 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.42   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.41    8.41   library hold time
                                  8.41   data required time
-----------------------------------------------------------------------------
                                  8.41   data required time
                                -43.42   data arrival time
-----------------------------------------------------------------------------
                                 35.01   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.55   28.49   42.04   42.04 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.49    0.11   42.14 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.71   75.94   67.80  109.94 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 75.94    0.04  109.98 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.46    9.73   34.87  144.85 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.73    0.00  144.86 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.66   14.31   29.44  174.30 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.31    0.11  174.41 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.68   11.32   21.06  195.47 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.32    0.16  195.63 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.57   16.28   20.32  215.95 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.28    0.06  216.01 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.03   24.13  240.14 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.03    0.01  240.15 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.85    9.19   28.20  268.35 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.19    0.01  268.36 ^ resp_msg[13] (out)
                                268.36   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.36   data arrival time
-----------------------------------------------------------------------------
                                -20.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[4]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[4]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.55   28.49   42.04   42.04 v dpath.b_reg.out[4]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _291_ (net)
                 28.49    0.11   42.14 v _572_/B (HAxp5_ASAP7_75t_R)
     5    3.71   75.94   67.80  109.94 v _572_/SN (HAxp5_ASAP7_75t_R)
                                         _022_ (net)
                 75.94    0.04  109.98 v _394_/B (OR3x1_ASAP7_75t_R)
     1    0.46    9.73   34.87  144.85 v _394_/Y (OR3x1_ASAP7_75t_R)
                                         _155_ (net)
                  9.73    0.00  144.86 v _395_/B (OA211x2_ASAP7_75t_R)
     3    2.66   14.31   29.44  174.30 v _395_/Y (OA211x2_ASAP7_75t_R)
                                         _156_ (net)
                 14.31    0.11  174.41 v _400_/A1 (OA21x2_ASAP7_75t_R)
     3    2.68   11.32   21.06  195.47 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.32    0.16  195.63 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.57   16.28   20.32  215.95 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.28    0.06  216.01 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   11.03   24.13  240.14 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.03    0.01  240.15 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.85    9.19   28.20  268.35 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.19    0.01  268.36 ^ resp_msg[13] (out)
                                268.36   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.36   data arrival time
-----------------------------------------------------------------------------
                                -20.36   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
234.51473999023438

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7329

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.81791877746582

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8167

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.12   42.12 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.78  108.89 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.88  146.77 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.80  164.57 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.41  184.98 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.34  205.33 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.29  222.62 v _370_/Y (AND3x1_ASAP7_75t_R)
  26.42  249.04 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  25.98  275.01 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.60  285.62 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.60  311.22 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.00  311.22 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         311.22   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.79  299.21   library setup time
         299.21   data required time
---------------------------------------------------------
         299.21   data required time
        -311.22   data arrival time
---------------------------------------------------------
         -12.01   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.17   36.17 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.24   43.41 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.00   43.42 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.42   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.41    8.41   library hold time
           8.41   data required time
---------------------------------------------------------
           8.41   data required time
         -43.42   data arrival time
---------------------------------------------------------
          35.01   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.3593

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.3592

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.586545

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.34e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.78e-04   2.70e-08   5.59e-04 100.0%
                          68.1%      31.9%       0.0%
