

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:14:50 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       Chan_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  2359293|  2359293|  2359293|  2359293|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Loop            |  2359292|  2359292|     90742|          -|          -|    26|    no    |
        | + Col_Loop           |    90740|    90740|      3490|          -|          -|    26|    no    |
        |  ++ Filter1_Loop     |     3488|     3488|       109|          -|          -|    32|    no    |
        |   +++ W_Row_Loop     |      105|      105|        35|          -|          -|     3|    no    |
        |    ++++ W_Col_Loop   |       33|       33|        11|          -|          -|     3|    no    |
        |     +++++ Chan_Loop  |        8|        8|         4|          2|          1|     3|    yes   |
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 12 6 
6 --> 7 5 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 7 
11 --> 6 
12 --> 13 
13 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2352 x float]* %conv_input) nounwind, !map !7"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([21632 x float]* %conv_out) nounwind, !map !14"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @conv_1_str) nounwind"   --->   Operation 16 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.76ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%r_0 = phi i5 [ 0, %0 ], [ %r, %Row_Loop_end ]"   --->   Operation 18 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %0 ], [ %add_ln8, %Row_Loop_end ]" [conv_1/conv_1.cpp:8]   --->   Operation 19 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.73ns)   --->   "%add_ln8 = add i10 %phi_mul, 26" [conv_1/conv_1.cpp:8]   --->   Operation 20 'add' 'add_ln8' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.36ns)   --->   "%icmp_ln8 = icmp eq i5 %r_0, -6" [conv_1/conv_1.cpp:8]   --->   Operation 21 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 22 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.78ns)   --->   "%r = add i5 %r_0, 1" [conv_1/conv_1.cpp:8]   --->   Operation 23 'add' 'r' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %7, label %Row_Loop_begin" [conv_1/conv_1.cpp:8]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str) nounwind" [conv_1/conv_1.cpp:9]   --->   Operation 25 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str) nounwind" [conv_1/conv_1.cpp:9]   --->   Operation 26 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.76ns)   --->   "br label %2" [conv_1/conv_1.cpp:11]   --->   Operation 27 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "ret void" [conv_1/conv_1.cpp:42]   --->   Operation 28 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.78>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%c_0 = phi i5 [ 0, %Row_Loop_begin ], [ %c, %Col_Loop_end ]"   --->   Operation 29 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (1.36ns)   --->   "%icmp_ln11 = icmp eq i5 %c_0, -6" [conv_1/conv_1.cpp:11]   --->   Operation 30 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 26, i64 26, i64 26) nounwind"   --->   Operation 31 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (1.78ns)   --->   "%c = add i5 %c_0, 1" [conv_1/conv_1.cpp:11]   --->   Operation 32 'add' 'c' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %icmp_ln11, label %Row_Loop_end, label %Col_Loop_begin" [conv_1/conv_1.cpp:11]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 34 'specloopname' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str1) nounwind" [conv_1/conv_1.cpp:12]   --->   Operation 35 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i5 %c_0 to i10" [conv_1/conv_1.cpp:35]   --->   Operation 36 'zext' 'zext_ln35' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.73ns)   --->   "%add_ln35 = add i10 %phi_mul, %zext_ln35" [conv_1/conv_1.cpp:35]   --->   Operation 37 'add' 'add_ln35' <Predicate = (!icmp_ln11)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_9 = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln35, i5 0)" [conv_1/conv_1.cpp:14]   --->   Operation 38 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i15 %tmp_9 to i16" [conv_1/conv_1.cpp:14]   --->   Operation 39 'zext' 'zext_ln14' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.76ns)   --->   "br label %3" [conv_1/conv_1.cpp:14]   --->   Operation 40 'br' <Predicate = (!icmp_ln11)> <Delay = 1.76>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str, i32 %tmp_2) nounwind" [conv_1/conv_1.cpp:41]   --->   Operation 41 'specregionend' 'empty_14' <Predicate = (icmp_ln11)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br label %1" [conv_1/conv_1.cpp:8]   --->   Operation 42 'br' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.94>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%f_0 = phi i6 [ 0, %Col_Loop_begin ], [ %f, %Filter1_Loop_end ]"   --->   Operation 43 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (1.42ns)   --->   "%icmp_ln14 = icmp eq i6 %f_0, -32" [conv_1/conv_1.cpp:14]   --->   Operation 44 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 45 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.82ns)   --->   "%f = add i6 %f_0, 1" [conv_1/conv_1.cpp:14]   --->   Operation 46 'add' 'f' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %Col_Loop_end, label %Filter1_Loop_begin" [conv_1/conv_1.cpp:14]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 48 'specloopname' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv_1/conv_1.cpp:15]   --->   Operation 49 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i6 %f_0 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 50 'zext' 'zext_ln26' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i6 %f_0 to i11" [conv_1/conv_1.cpp:35]   --->   Operation 51 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i6 %f_0 to i16" [conv_1/conv_1.cpp:35]   --->   Operation 52 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.94ns)   --->   "%add_ln35_1 = add i16 %zext_ln14, %zext_ln35_2" [conv_1/conv_1.cpp:35]   --->   Operation 53 'add' 'add_ln35_1' <Predicate = (!icmp_ln14)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i16 %add_ln35_1 to i64" [conv_1/conv_1.cpp:35]   --->   Operation 54 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [21632 x float]* %conv_out, i64 0, i64 %zext_ln35_3" [conv_1/conv_1.cpp:35]   --->   Operation 55 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.76ns)   --->   "br label %4" [conv_1/conv_1.cpp:18]   --->   Operation 56 'br' <Predicate = (!icmp_ln14)> <Delay = 1.76>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str1, i32 %tmp_3) nounwind" [conv_1/conv_1.cpp:40]   --->   Operation 57 'specregionend' 'empty_13' <Predicate = (icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [conv_1/conv_1.cpp:11]   --->   Operation 58 'br' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.51>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter1_Loop_begin ], [ %wr, %W_Row_Loop_end ]"   --->   Operation 59 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Filter1_Loop_begin ], [ %w_sum_1, %W_Row_Loop_end ]" [conv_1/conv_1.cpp:26]   --->   Operation 60 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %wr_0 to i5" [conv_1/conv_1.cpp:18]   --->   Operation 61 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.95ns)   --->   "%icmp_ln18 = icmp eq i2 %wr_0, -1" [conv_1/conv_1.cpp:18]   --->   Operation 62 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 63 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv_1/conv_1.cpp:18]   --->   Operation 64 'add' 'wr' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter1_Loop_end, label %W_Row_Loop_begin" [conv_1/conv_1.cpp:18]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 66 'specloopname' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str3) nounwind" [conv_1/conv_1.cpp:19]   --->   Operation 67 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_s = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %wr_0, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 68 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i4 %tmp_s to i5" [conv_1/conv_1.cpp:26]   --->   Operation 69 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_1, %zext_ln18" [conv_1/conv_1.cpp:26]   --->   Operation 70 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 71 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.78ns)   --->   "%add_ln26 = add i5 %zext_ln18, %r_0" [conv_1/conv_1.cpp:26]   --->   Operation 72 'add' 'add_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_10 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %add_ln26, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 73 'bitconcatenate' 'tmp_10' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i10 %tmp_10 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 74 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_11 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %add_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 75 'bitconcatenate' 'tmp_11' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i7 %tmp_11 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 76 'zext' 'zext_ln26_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (1.73ns)   --->   "%sub_ln26_1 = sub i11 %zext_ln26_2, %zext_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 77 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i11 %sub_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 78 'sext' 'sext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (1.76ns)   --->   "br label %5" [conv_1/conv_1.cpp:21]   --->   Operation 79 'br' <Predicate = (!icmp_ln18)> <Delay = 1.76>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%conv_1_bias_addr = getelementptr inbounds [32 x float]* @conv_1_bias, i64 0, i64 %zext_ln26" [conv_1/conv_1.cpp:31]   --->   Operation 80 'getelementptr' 'conv_1_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_5 : Operation 81 [2/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 81 'load' 'conv_1_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 6 <SV = 5> <Delay = 5.09>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%w_sum_1 = phi float [ %w_sum_0, %W_Row_Loop_begin ], [ %w_sum_2, %W_Col_Loop_end ]" [conv_1/conv_1.cpp:26]   --->   Operation 82 'phi' 'w_sum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %W_Row_Loop_begin ], [ %wc, %W_Col_Loop_end ]"   --->   Operation 83 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i5" [conv_1/conv_1.cpp:21]   --->   Operation 84 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.95ns)   --->   "%icmp_ln21 = icmp eq i2 %wc_0, -1" [conv_1/conv_1.cpp:21]   --->   Operation 85 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 86 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (1.56ns)   --->   "%wc = add i2 %wc_0, 1" [conv_1/conv_1.cpp:21]   --->   Operation 87 'add' 'wc' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %W_Row_Loop_end, label %W_Col_Loop_begin" [conv_1/conv_1.cpp:21]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 89 'specloopname' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4) nounwind" [conv_1/conv_1.cpp:22]   --->   Operation 90 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i2 %wc_0 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 91 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (1.78ns)   --->   "%add_ln26_2 = add i6 %sext_ln26, %zext_ln26_4" [conv_1/conv_1.cpp:26]   --->   Operation 92 'add' 'add_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node sub_ln26_2)   --->   "%shl_ln26 = shl i6 %add_ln26_2, 2" [conv_1/conv_1.cpp:26]   --->   Operation 93 'shl' 'shl_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (1.82ns) (out node of the LUT)   --->   "%sub_ln26_2 = sub i6 %shl_ln26, %add_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 94 'sub' 'sub_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i5 %zext_ln21, %c_0" [conv_1/conv_1.cpp:26]   --->   Operation 95 'add' 'add_ln26_1' <Predicate = (!icmp_ln21)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i5 %add_ln26_1 to i12" [conv_1/conv_1.cpp:26]   --->   Operation 96 'zext' 'zext_ln26_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.63ns)   --->   "%add_ln26_3 = add i12 %sext_ln26_1, %zext_ln26_6" [conv_1/conv_1.cpp:26]   --->   Operation 97 'add' 'add_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i12 %add_ln26_3 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 98 'sext' 'sext_ln26_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i12 %add_ln26_3 to i11" [conv_1/conv_1.cpp:26]   --->   Operation 99 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %trunc_ln26, i2 0)" [conv_1/conv_1.cpp:26]   --->   Operation 100 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (1.67ns)   --->   "%sub_ln26_3 = sub i13 %p_shl3_cast, %sext_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 101 'sub' 'sub_ln26_3' <Predicate = (!icmp_ln21)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (1.76ns)   --->   "br label %6" [conv_1/conv_1.cpp:24]   --->   Operation 102 'br' <Predicate = (!icmp_ln21)> <Delay = 1.76>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str3, i32 %tmp_5) nounwind" [conv_1/conv_1.cpp:30]   --->   Operation 103 'specregionend' 'empty_11' <Predicate = (icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "br label %4" [conv_1/conv_1.cpp:18]   --->   Operation 104 'br' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 6.71>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%ch_0 = phi i2 [ 0, %W_Col_Loop_begin ], [ %ch, %Chan_Loop ]"   --->   Operation 105 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.95ns)   --->   "%icmp_ln24 = icmp eq i2 %ch_0, -1" [conv_1/conv_1.cpp:24]   --->   Operation 106 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i2 %ch_0 to i6" [conv_1/conv_1.cpp:26]   --->   Operation 107 'zext' 'zext_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i2 %ch_0 to i13" [conv_1/conv_1.cpp:26]   --->   Operation 108 'zext' 'zext_ln26_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 109 [1/1] (1.82ns)   --->   "%add_ln26_4 = add i6 %zext_ln26_5, %sub_ln26_2" [conv_1/conv_1.cpp:26]   --->   Operation 109 'add' 'add_ln26_4' <Predicate = (!icmp_ln24)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_17_cast = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %add_ln26_4, i5 0)" [conv_1/conv_1.cpp:26]   --->   Operation 110 'bitconcatenate' 'tmp_17_cast' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (1.63ns)   --->   "%add_ln26_5 = add i11 %zext_ln35_1, %tmp_17_cast" [conv_1/conv_1.cpp:26]   --->   Operation 111 'add' 'add_ln26_5' <Predicate = (!icmp_ln24)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i11 %add_ln26_5 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 112 'zext' 'zext_ln26_8' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%conv_1_weights_addr = getelementptr [864 x float]* @conv_1_weights, i64 0, i64 %zext_ln26_8" [conv_1/conv_1.cpp:26]   --->   Operation 113 'getelementptr' 'conv_1_weights_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (1.67ns)   --->   "%add_ln26_6 = add i13 %zext_ln26_7, %sub_ln26_3" [conv_1/conv_1.cpp:26]   --->   Operation 114 'add' 'add_ln26_6' <Predicate = (!icmp_ln24)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i13 %add_ln26_6 to i64" [conv_1/conv_1.cpp:26]   --->   Operation 115 'zext' 'zext_ln26_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%conv_input_addr = getelementptr [2352 x float]* %conv_input, i64 0, i64 %zext_ln26_9" [conv_1/conv_1.cpp:26]   --->   Operation 116 'getelementptr' 'conv_input_addr' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_7 : Operation 117 [2/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 117 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_7 : Operation 118 [2/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 118 'load' 'conv_input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>

State 8 <SV = 7> <Delay = 15.6>
ST_8 : Operation 119 [1/1] (1.56ns)   --->   "%ch = add i2 %ch_0, 1" [conv_1/conv_1.cpp:24]   --->   Operation 119 'add' 'ch' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 120 [1/2] (3.25ns)   --->   "%conv_1_weights_load = load float* %conv_1_weights_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 120 'load' 'conv_1_weights_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_8 : Operation 121 [1/2] (3.25ns)   --->   "%conv_input_load = load float* %conv_input_addr, align 4" [conv_1/conv_1.cpp:26]   --->   Operation 121 'load' 'conv_input_load' <Predicate = (!icmp_ln24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_8 : Operation 122 [2/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_load, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 122 'fmul' 'tmp_1' <Predicate = (!icmp_ln24)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 34.9>
ST_9 : Operation 123 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ %w_sum_1, %W_Col_Loop_begin ], [ %w_sum_3, %Chan_Loop ]"   --->   Operation 123 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 124 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3) nounwind"   --->   Operation 124 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %icmp_ln24, label %W_Col_Loop_end, label %Chan_Loop" [conv_1/conv_1.cpp:24]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 126 [1/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_1_weights_load, %conv_input_load" [conv_1/conv_1.cpp:26]   --->   Operation 126 'fmul' 'tmp_1' <Predicate = (!icmp_ln24)> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 127 [2/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv_1/conv_1.cpp:26]   --->   Operation 127 'fadd' 'w_sum_3' <Predicate = (!icmp_ln24)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 22.5>
ST_10 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 128 'specloopname' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str6) nounwind" [conv_1/conv_1.cpp:25]   --->   Operation 129 'specregionbegin' 'tmp_7' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 130 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str5) nounwind" [conv_1/conv_1.cpp:26]   --->   Operation 130 'specpipeline' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 131 [1/2] (22.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv_1/conv_1.cpp:26]   --->   Operation 131 'fadd' 'w_sum_3' <Predicate = (!icmp_ln24)> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str6, i32 %tmp_7) nounwind" [conv_1/conv_1.cpp:28]   --->   Operation 132 'specregionend' 'empty_9' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "br label %6" [conv_1/conv_1.cpp:24]   --->   Operation 133 'br' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp_6) nounwind" [conv_1/conv_1.cpp:29]   --->   Operation 134 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "br label %5" [conv_1/conv_1.cpp:21]   --->   Operation 135 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 5> <Delay = 25.8>
ST_12 : Operation 136 [1/2] (3.25ns)   --->   "%conv_1_bias_load = load float* %conv_1_bias_addr, align 4" [conv_1/conv_1.cpp:31]   --->   Operation 136 'load' 'conv_1_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_12 : Operation 137 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 137 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 6> <Delay = 33.5>
ST_13 : Operation 138 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %conv_1_bias_load" [conv_1/conv_1.cpp:31]   --->   Operation 138 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 139 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv_1/conv_1.cpp:34]   --->   Operation 139 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 140 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv_1/conv_1.cpp:34]   --->   Operation 140 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv_1/conv_1.cpp:34]   --->   Operation 141 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 142 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv_1/conv_1.cpp:34]   --->   Operation 142 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 143 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv_1/conv_1.cpp:34]   --->   Operation 143 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv_1/conv_1.cpp:34]   --->   Operation 144 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 145 [1/1] (6.78ns)   --->   "%tmp_8 = fcmp ogt float %w_sum, 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 145 'fcmp' 'tmp_8' <Predicate = true> <Delay = 6.78> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 0> <II = 1> <Delay = 6.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node w_sum_4)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_8" [conv_1/conv_1.cpp:34]   --->   Operation 146 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 147 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_4 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv_1/conv_1.cpp:34]   --->   Operation 147 'select' 'w_sum_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 148 [1/1] (3.25ns)   --->   "store float %w_sum_4, float* %conv_out_addr, align 4" [conv_1/conv_1.cpp:35]   --->   Operation 148 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 21632> <RAM>
ST_13 : Operation 149 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_4) nounwind" [conv_1/conv_1.cpp:39]   --->   Operation 149 'specregionend' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 150 [1/1] (0.00ns)   --->   "br label %3" [conv_1/conv_1.cpp:14]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ conv_input]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_1_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_1_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000000000]
br_ln8              (br               ) [ 01111111111111]
r_0                 (phi              ) [ 00101111111111]
phi_mul             (phi              ) [ 00111111111111]
add_ln8             (add              ) [ 01111111111111]
icmp_ln8            (icmp             ) [ 00111111111111]
empty               (speclooptripcount) [ 00000000000000]
r                   (add              ) [ 01111111111111]
br_ln8              (br               ) [ 00000000000000]
specloopname_ln9    (specloopname     ) [ 00000000000000]
tmp_2               (specregionbegin  ) [ 00011111111111]
br_ln11             (br               ) [ 00111111111111]
ret_ln42            (ret              ) [ 00000000000000]
c_0                 (phi              ) [ 00010111111100]
icmp_ln11           (icmp             ) [ 00111111111111]
empty_4             (speclooptripcount) [ 00000000000000]
c                   (add              ) [ 00111111111111]
br_ln11             (br               ) [ 00000000000000]
specloopname_ln12   (specloopname     ) [ 00000000000000]
tmp_3               (specregionbegin  ) [ 00001111111111]
zext_ln35           (zext             ) [ 00000000000000]
add_ln35            (add              ) [ 00000000000000]
tmp_9               (bitconcatenate   ) [ 00000000000000]
zext_ln14           (zext             ) [ 00001111111111]
br_ln14             (br               ) [ 00111111111111]
empty_14            (specregionend    ) [ 00000000000000]
br_ln8              (br               ) [ 01111111111111]
f_0                 (phi              ) [ 00001000000000]
icmp_ln14           (icmp             ) [ 00111111111111]
empty_5             (speclooptripcount) [ 00000000000000]
f                   (add              ) [ 00111111111111]
br_ln14             (br               ) [ 00000000000000]
specloopname_ln15   (specloopname     ) [ 00000000000000]
tmp_4               (specregionbegin  ) [ 00000111111111]
zext_ln26           (zext             ) [ 00000111111100]
zext_ln35_1         (zext             ) [ 00000111111100]
zext_ln35_2         (zext             ) [ 00000000000000]
add_ln35_1          (add              ) [ 00000000000000]
zext_ln35_3         (zext             ) [ 00000000000000]
conv_out_addr       (getelementptr    ) [ 00000111111111]
br_ln18             (br               ) [ 00111111111111]
empty_13            (specregionend    ) [ 00000000000000]
br_ln11             (br               ) [ 00111111111111]
wr_0                (phi              ) [ 00000100000000]
w_sum_0             (phi              ) [ 00000111111111]
zext_ln18           (zext             ) [ 00000000000000]
icmp_ln18           (icmp             ) [ 00111111111111]
empty_6             (speclooptripcount) [ 00000000000000]
wr                  (add              ) [ 00111111111111]
br_ln18             (br               ) [ 00000000000000]
specloopname_ln19   (specloopname     ) [ 00000000000000]
tmp_5               (specregionbegin  ) [ 00000011111100]
tmp_s               (bitconcatenate   ) [ 00000000000000]
zext_ln26_1         (zext             ) [ 00000000000000]
sub_ln26            (sub              ) [ 00000000000000]
sext_ln26           (sext             ) [ 00000011111100]
add_ln26            (add              ) [ 00000000000000]
tmp_10              (bitconcatenate   ) [ 00000000000000]
zext_ln26_2         (zext             ) [ 00000000000000]
tmp_11              (bitconcatenate   ) [ 00000000000000]
zext_ln26_3         (zext             ) [ 00000000000000]
sub_ln26_1          (sub              ) [ 00000000000000]
sext_ln26_1         (sext             ) [ 00000011111100]
br_ln21             (br               ) [ 00111111111111]
conv_1_bias_addr    (getelementptr    ) [ 00000000000010]
w_sum_1             (phi              ) [ 00111111111011]
wc_0                (phi              ) [ 00000010000000]
zext_ln21           (zext             ) [ 00000000000000]
icmp_ln21           (icmp             ) [ 00111111111111]
empty_7             (speclooptripcount) [ 00000000000000]
wc                  (add              ) [ 00111111111111]
br_ln21             (br               ) [ 00000000000000]
specloopname_ln22   (specloopname     ) [ 00000000000000]
tmp_6               (specregionbegin  ) [ 00000001111100]
zext_ln26_4         (zext             ) [ 00000000000000]
add_ln26_2          (add              ) [ 00000000000000]
shl_ln26            (shl              ) [ 00000000000000]
sub_ln26_2          (sub              ) [ 00000001111000]
add_ln26_1          (add              ) [ 00000000000000]
zext_ln26_6         (zext             ) [ 00000000000000]
add_ln26_3          (add              ) [ 00000000000000]
sext_ln26_2         (sext             ) [ 00000000000000]
trunc_ln26          (trunc            ) [ 00000000000000]
p_shl3_cast         (bitconcatenate   ) [ 00000000000000]
sub_ln26_3          (sub              ) [ 00000001111000]
br_ln24             (br               ) [ 00111111111111]
empty_11            (specregionend    ) [ 00000000000000]
br_ln18             (br               ) [ 00111111111111]
ch_0                (phi              ) [ 00000001100000]
icmp_ln24           (icmp             ) [ 00111111111111]
zext_ln26_5         (zext             ) [ 00000000000000]
zext_ln26_7         (zext             ) [ 00000000000000]
add_ln26_4          (add              ) [ 00000000000000]
tmp_17_cast         (bitconcatenate   ) [ 00000000000000]
add_ln26_5          (add              ) [ 00000000000000]
zext_ln26_8         (zext             ) [ 00000000000000]
conv_1_weights_addr (getelementptr    ) [ 00000000100000]
add_ln26_6          (add              ) [ 00000000000000]
zext_ln26_9         (zext             ) [ 00000000000000]
conv_input_addr     (getelementptr    ) [ 00000000100000]
ch                  (add              ) [ 00111111111111]
conv_1_weights_load (load             ) [ 00000001010000]
conv_input_load     (load             ) [ 00000001010000]
w_sum_2             (phi              ) [ 00111111111111]
empty_8             (speclooptripcount) [ 00000000000000]
br_ln24             (br               ) [ 00000000000000]
tmp_1               (fmul             ) [ 00000000101000]
specloopname_ln25   (specloopname     ) [ 00000000000000]
tmp_7               (specregionbegin  ) [ 00000000000000]
specpipeline_ln26   (specpipeline     ) [ 00000000000000]
w_sum_3             (fadd             ) [ 00111111111111]
empty_9             (specregionend    ) [ 00000000000000]
br_ln24             (br               ) [ 00111111111111]
empty_10            (specregionend    ) [ 00000000000000]
br_ln21             (br               ) [ 00111111111111]
conv_1_bias_load    (load             ) [ 00000000000001]
w_sum               (fadd             ) [ 00000000000000]
bitcast_ln34        (bitcast          ) [ 00000000000000]
tmp                 (partselect       ) [ 00000000000000]
trunc_ln34          (trunc            ) [ 00000000000000]
icmp_ln34           (icmp             ) [ 00000000000000]
icmp_ln34_1         (icmp             ) [ 00000000000000]
or_ln34             (or               ) [ 00000000000000]
tmp_8               (fcmp             ) [ 00000000000000]
and_ln34            (and              ) [ 00000000000000]
w_sum_4             (select           ) [ 00000000000000]
store_ln35          (store            ) [ 00000000000000]
empty_12            (specregionend    ) [ 00000000000000]
br_ln14             (br               ) [ 00111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="conv_input">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_input"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_1_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_1_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_1_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i11.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="conv_out_addr_gep_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="0" index="2" bw="16" slack="0"/>
<pin id="104" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="conv_1_bias_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="6" slack="1"/>
<pin id="111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_bias_addr/5 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="5" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_bias_load/5 "/>
</bind>
</comp>

<comp id="120" class="1004" name="conv_1_weights_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="11" slack="0"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_1_weights_addr/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="conv_input_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="13" slack="0"/>
<pin id="131" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_input_addr/7 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="10" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_1_weights_load/7 "/>
</bind>
</comp>

<comp id="140" class="1004" name="grp_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_input_load/7 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln35_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="15" slack="3"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/13 "/>
</bind>
</comp>

<comp id="151" class="1005" name="r_0_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="5" slack="1"/>
<pin id="153" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="r_0_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="5" slack="0"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="phi_mul_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="10" slack="1"/>
<pin id="165" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="phi_mul_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="10" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="c_0_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="1"/>
<pin id="177" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="c_0_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="1"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/3 "/>
</bind>
</comp>

<comp id="187" class="1005" name="f_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="1"/>
<pin id="189" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="f_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="6" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="198" class="1005" name="wr_0_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="1"/>
<pin id="200" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="wr_0_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="2" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/5 "/>
</bind>
</comp>

<comp id="209" class="1005" name="w_sum_0_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="32" slack="1"/>
<pin id="211" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="w_sum_0_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="32" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/5 "/>
</bind>
</comp>

<comp id="221" class="1005" name="w_sum_1_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="1"/>
<pin id="223" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_1 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="w_sum_1_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="32" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_1/6 "/>
</bind>
</comp>

<comp id="233" class="1005" name="wc_0_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="1"/>
<pin id="235" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="wc_0_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="2" slack="0"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/6 "/>
</bind>
</comp>

<comp id="244" class="1005" name="ch_0_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="2" slack="1"/>
<pin id="246" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="248" class="1004" name="ch_0_phi_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="251" dir="0" index="2" bw="2" slack="1"/>
<pin id="252" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/7 "/>
</bind>
</comp>

<comp id="256" class="1005" name="w_sum_2_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="1"/>
<pin id="258" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="w_sum_2_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="32" slack="3"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="32" slack="1"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/9 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/9 w_sum/12 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="32" slack="0"/>
<pin id="278" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/8 "/>
</bind>
</comp>

<comp id="282" class="1004" name="tmp_8_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln8_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="6" slack="0"/>
<pin id="291" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln8_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="0" index="1" bw="4" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="r_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln11_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="4" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="c_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="zext_ln35_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="add_ln35_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="10" slack="1"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_9_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="15" slack="0"/>
<pin id="330" dir="0" index="1" bw="10" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="zext_ln14_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="15" slack="0"/>
<pin id="338" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln14_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="f_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln26_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/4 "/>
</bind>
</comp>

<comp id="356" class="1004" name="zext_ln35_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln35_2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln35_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="15" slack="1"/>
<pin id="366" dir="0" index="1" bw="6" slack="0"/>
<pin id="367" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="zext_ln35_3_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/4 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln18_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="2" slack="0"/>
<pin id="376" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="icmp_ln18_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="2" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="wr_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="2" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_s_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="0"/>
<pin id="392" dir="0" index="1" bw="2" slack="0"/>
<pin id="393" dir="0" index="2" bw="1" slack="0"/>
<pin id="394" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="zext_ln26_1_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="0"/>
<pin id="400" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/5 "/>
</bind>
</comp>

<comp id="402" class="1004" name="sub_ln26_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="2" slack="0"/>
<pin id="405" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/5 "/>
</bind>
</comp>

<comp id="408" class="1004" name="sext_ln26_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="0"/>
<pin id="410" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="add_ln26_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="5" slack="3"/>
<pin id="415" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_10_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="10" slack="0"/>
<pin id="420" dir="0" index="1" bw="5" slack="0"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln26_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="10" slack="0"/>
<pin id="428" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/5 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_11_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="0" index="1" bw="5" slack="0"/>
<pin id="433" dir="0" index="2" bw="1" slack="0"/>
<pin id="434" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11/5 "/>
</bind>
</comp>

<comp id="438" class="1004" name="zext_ln26_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sub_ln26_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="10" slack="0"/>
<pin id="444" dir="0" index="1" bw="7" slack="0"/>
<pin id="445" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/5 "/>
</bind>
</comp>

<comp id="448" class="1004" name="sext_ln26_1_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="11" slack="0"/>
<pin id="450" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/5 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln21_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="2" slack="0"/>
<pin id="454" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="icmp_ln21_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="2" slack="0"/>
<pin id="458" dir="0" index="1" bw="1" slack="0"/>
<pin id="459" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="wc_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="2" slack="0"/>
<pin id="464" dir="0" index="1" bw="1" slack="0"/>
<pin id="465" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/6 "/>
</bind>
</comp>

<comp id="468" class="1004" name="zext_ln26_4_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="2" slack="0"/>
<pin id="470" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/6 "/>
</bind>
</comp>

<comp id="472" class="1004" name="add_ln26_2_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="5" slack="1"/>
<pin id="474" dir="0" index="1" bw="2" slack="0"/>
<pin id="475" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/6 "/>
</bind>
</comp>

<comp id="477" class="1004" name="shl_ln26_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="0" index="1" bw="3" slack="0"/>
<pin id="480" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/6 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sub_ln26_2_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="6" slack="0"/>
<pin id="485" dir="0" index="1" bw="6" slack="0"/>
<pin id="486" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/6 "/>
</bind>
</comp>

<comp id="489" class="1004" name="add_ln26_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="2" slack="0"/>
<pin id="491" dir="0" index="1" bw="5" slack="3"/>
<pin id="492" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/6 "/>
</bind>
</comp>

<comp id="495" class="1004" name="zext_ln26_6_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="0"/>
<pin id="497" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/6 "/>
</bind>
</comp>

<comp id="499" class="1004" name="add_ln26_3_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="11" slack="1"/>
<pin id="501" dir="0" index="1" bw="5" slack="0"/>
<pin id="502" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_3/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sext_ln26_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="12" slack="0"/>
<pin id="506" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/6 "/>
</bind>
</comp>

<comp id="508" class="1004" name="trunc_ln26_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="12" slack="0"/>
<pin id="510" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/6 "/>
</bind>
</comp>

<comp id="512" class="1004" name="p_shl3_cast_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="13" slack="0"/>
<pin id="514" dir="0" index="1" bw="11" slack="0"/>
<pin id="515" dir="0" index="2" bw="1" slack="0"/>
<pin id="516" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="sub_ln26_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="13" slack="0"/>
<pin id="522" dir="0" index="1" bw="12" slack="0"/>
<pin id="523" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_3/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="icmp_ln24_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="2" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln26_5_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/7 "/>
</bind>
</comp>

<comp id="536" class="1004" name="zext_ln26_7_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/7 "/>
</bind>
</comp>

<comp id="540" class="1004" name="add_ln26_4_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="2" slack="0"/>
<pin id="542" dir="0" index="1" bw="6" slack="1"/>
<pin id="543" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="tmp_17_cast_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="11" slack="0"/>
<pin id="547" dir="0" index="1" bw="6" slack="0"/>
<pin id="548" dir="0" index="2" bw="1" slack="0"/>
<pin id="549" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_17_cast/7 "/>
</bind>
</comp>

<comp id="553" class="1004" name="add_ln26_5_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="3"/>
<pin id="555" dir="0" index="1" bw="11" slack="0"/>
<pin id="556" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/7 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln26_8_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="11" slack="0"/>
<pin id="560" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/7 "/>
</bind>
</comp>

<comp id="563" class="1004" name="add_ln26_6_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="2" slack="0"/>
<pin id="565" dir="0" index="1" bw="13" slack="1"/>
<pin id="566" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/7 "/>
</bind>
</comp>

<comp id="568" class="1004" name="zext_ln26_9_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="13" slack="0"/>
<pin id="570" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="ch_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="2" slack="1"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/8 "/>
</bind>
</comp>

<comp id="579" class="1004" name="bitcast_ln34_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="0"/>
<pin id="581" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/13 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="8" slack="0"/>
<pin id="585" dir="0" index="1" bw="32" slack="0"/>
<pin id="586" dir="0" index="2" bw="6" slack="0"/>
<pin id="587" dir="0" index="3" bw="6" slack="0"/>
<pin id="588" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/13 "/>
</bind>
</comp>

<comp id="593" class="1004" name="trunc_ln34_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="0"/>
<pin id="595" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/13 "/>
</bind>
</comp>

<comp id="597" class="1004" name="icmp_ln34_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/13 "/>
</bind>
</comp>

<comp id="603" class="1004" name="icmp_ln34_1_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="23" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/13 "/>
</bind>
</comp>

<comp id="609" class="1004" name="or_ln34_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/13 "/>
</bind>
</comp>

<comp id="615" class="1004" name="and_ln34_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/13 "/>
</bind>
</comp>

<comp id="621" class="1004" name="w_sum_4_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="32" slack="0"/>
<pin id="624" dir="0" index="2" bw="32" slack="0"/>
<pin id="625" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_4/13 "/>
</bind>
</comp>

<comp id="630" class="1005" name="add_ln8_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="10" slack="0"/>
<pin id="632" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="638" class="1005" name="r_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="0"/>
<pin id="640" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="646" class="1005" name="c_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="5" slack="0"/>
<pin id="648" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="651" class="1005" name="zext_ln14_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="16" slack="1"/>
<pin id="653" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="659" class="1005" name="f_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="6" slack="0"/>
<pin id="661" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="664" class="1005" name="zext_ln26_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="64" slack="1"/>
<pin id="666" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="669" class="1005" name="zext_ln35_1_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="11" slack="3"/>
<pin id="671" dir="1" index="1" bw="11" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln35_1 "/>
</bind>
</comp>

<comp id="674" class="1005" name="conv_out_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="15" slack="3"/>
<pin id="676" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="682" class="1005" name="wr_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="2" slack="0"/>
<pin id="684" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wr "/>
</bind>
</comp>

<comp id="687" class="1005" name="sext_ln26_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="6" slack="1"/>
<pin id="689" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="692" class="1005" name="sext_ln26_1_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="12" slack="1"/>
<pin id="694" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="697" class="1005" name="conv_1_bias_addr_reg_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="5" slack="1"/>
<pin id="699" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_addr "/>
</bind>
</comp>

<comp id="702" class="1005" name="icmp_ln21_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="706" class="1005" name="wc_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="wc "/>
</bind>
</comp>

<comp id="711" class="1005" name="sub_ln26_2_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="6" slack="1"/>
<pin id="713" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_2 "/>
</bind>
</comp>

<comp id="716" class="1005" name="sub_ln26_3_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="13" slack="1"/>
<pin id="718" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln26_3 "/>
</bind>
</comp>

<comp id="721" class="1005" name="icmp_ln24_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="1"/>
<pin id="723" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

<comp id="725" class="1005" name="conv_1_weights_addr_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="10" slack="1"/>
<pin id="727" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_addr "/>
</bind>
</comp>

<comp id="730" class="1005" name="conv_input_addr_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="12" slack="1"/>
<pin id="732" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_addr "/>
</bind>
</comp>

<comp id="735" class="1005" name="ch_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="2" slack="1"/>
<pin id="737" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="740" class="1005" name="conv_1_weights_load_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="32" slack="1"/>
<pin id="742" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_weights_load "/>
</bind>
</comp>

<comp id="745" class="1005" name="conv_input_load_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_input_load "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_1_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="755" class="1005" name="w_sum_3_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="760" class="1005" name="conv_1_bias_load_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_1_bias_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="2" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="50" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="50" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="50" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="0" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="120" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="127" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="154"><net_src comp="14" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="155" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="166"><net_src comp="16" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="174"><net_src comp="167" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="4"/><net_sink comp="175" pin=0"/></net>

<net id="190"><net_src comp="40" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="213" pin="4"/><net_sink comp="209" pin=0"/></net>

<net id="224"><net_src comp="221" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="231"><net_src comp="209" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="225" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="243"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="52" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="254"><net_src comp="244" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="248" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="259"><net_src comp="256" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="266"><net_src comp="221" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="260" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="272"><net_src comp="260" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="209" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="114" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="275" pin="2"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="134" pin="3"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="140" pin="3"/><net_sink comp="275" pin=1"/></net>

<net id="286"><net_src comp="268" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="54" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="167" pin="4"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="18" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="155" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="20" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="155" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="26" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="179" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="20" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="179" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="26" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="321"><net_src comp="179" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="326"><net_src comp="163" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="318" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="36" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="322" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="14" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="339"><net_src comp="328" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="191" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="42" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="191" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="46" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="191" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="191" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="191" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="377"><net_src comp="202" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="202" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="383"><net_src comp="56" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="388"><net_src comp="202" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="60" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="395"><net_src comp="64" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="396"><net_src comp="202" pin="4"/><net_sink comp="390" pin=1"/></net>

<net id="397"><net_src comp="52" pin="0"/><net_sink comp="390" pin=2"/></net>

<net id="401"><net_src comp="390" pin="3"/><net_sink comp="398" pin=0"/></net>

<net id="406"><net_src comp="398" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="374" pin="1"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="416"><net_src comp="374" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="151" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="66" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="412" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="14" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="429"><net_src comp="418" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="435"><net_src comp="68" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="436"><net_src comp="412" pin="2"/><net_sink comp="430" pin=1"/></net>

<net id="437"><net_src comp="52" pin="0"/><net_sink comp="430" pin=2"/></net>

<net id="441"><net_src comp="430" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="446"><net_src comp="426" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="438" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="237" pin="4"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="237" pin="4"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="56" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="466"><net_src comp="237" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="467"><net_src comp="60" pin="0"/><net_sink comp="462" pin=1"/></net>

<net id="471"><net_src comp="237" pin="4"/><net_sink comp="468" pin=0"/></net>

<net id="476"><net_src comp="468" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="481"><net_src comp="472" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="72" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="487"><net_src comp="477" pin="2"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="472" pin="2"/><net_sink comp="483" pin=1"/></net>

<net id="493"><net_src comp="452" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="494"><net_src comp="175" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="498"><net_src comp="489" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="503"><net_src comp="495" pin="1"/><net_sink comp="499" pin=1"/></net>

<net id="507"><net_src comp="499" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="511"><net_src comp="499" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="517"><net_src comp="74" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="52" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="512" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="504" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="248" pin="4"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="56" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="248" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="539"><net_src comp="248" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="544"><net_src comp="532" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="550"><net_src comp="76" pin="0"/><net_sink comp="545" pin=0"/></net>

<net id="551"><net_src comp="540" pin="2"/><net_sink comp="545" pin=1"/></net>

<net id="552"><net_src comp="14" pin="0"/><net_sink comp="545" pin=2"/></net>

<net id="557"><net_src comp="545" pin="3"/><net_sink comp="553" pin=1"/></net>

<net id="561"><net_src comp="553" pin="2"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="567"><net_src comp="536" pin="1"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="563" pin="2"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="577"><net_src comp="244" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="60" pin="0"/><net_sink comp="573" pin=1"/></net>

<net id="582"><net_src comp="268" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="589"><net_src comp="90" pin="0"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="591"><net_src comp="92" pin="0"/><net_sink comp="583" pin=2"/></net>

<net id="592"><net_src comp="94" pin="0"/><net_sink comp="583" pin=3"/></net>

<net id="596"><net_src comp="579" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="601"><net_src comp="583" pin="4"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="96" pin="0"/><net_sink comp="597" pin=1"/></net>

<net id="607"><net_src comp="593" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="98" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="603" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="597" pin="2"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="609" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="282" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="615" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="268" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="54" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="629"><net_src comp="621" pin="3"/><net_sink comp="146" pin=1"/></net>

<net id="633"><net_src comp="288" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="641"><net_src comp="300" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="649"><net_src comp="312" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="654"><net_src comp="336" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="662"><net_src comp="346" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="667"><net_src comp="352" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="672"><net_src comp="356" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="677"><net_src comp="100" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="685"><net_src comp="384" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="690"><net_src comp="408" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="695"><net_src comp="448" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="499" pin=0"/></net>

<net id="700"><net_src comp="107" pin="3"/><net_sink comp="697" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="705"><net_src comp="456" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="462" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="714"><net_src comp="483" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="719"><net_src comp="520" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="724"><net_src comp="526" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="120" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="733"><net_src comp="127" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="738"><net_src comp="573" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="743"><net_src comp="134" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="748"><net_src comp="140" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="753"><net_src comp="275" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="758"><net_src comp="268" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="763"><net_src comp="114" pin="3"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="268" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {13 }
 - Input state : 
	Port: conv_1 : conv_input | {7 8 }
	Port: conv_1 : conv_1_weights | {7 8 }
	Port: conv_1 : conv_1_bias | {5 12 }
  - Chain level:
	State 1
	State 2
		add_ln8 : 1
		icmp_ln8 : 1
		r : 1
		br_ln8 : 2
	State 3
		icmp_ln11 : 1
		c : 1
		br_ln11 : 2
		zext_ln35 : 1
		add_ln35 : 2
		tmp_9 : 3
		zext_ln14 : 4
	State 4
		icmp_ln14 : 1
		f : 1
		br_ln14 : 2
		zext_ln26 : 1
		zext_ln35_1 : 1
		zext_ln35_2 : 1
		add_ln35_1 : 2
		zext_ln35_3 : 3
		conv_out_addr : 4
	State 5
		zext_ln18 : 1
		icmp_ln18 : 1
		wr : 1
		br_ln18 : 2
		tmp_s : 1
		zext_ln26_1 : 2
		sub_ln26 : 3
		sext_ln26 : 4
		add_ln26 : 2
		tmp_10 : 3
		zext_ln26_2 : 4
		tmp_11 : 3
		zext_ln26_3 : 4
		sub_ln26_1 : 5
		sext_ln26_1 : 6
		conv_1_bias_load : 1
	State 6
		zext_ln21 : 1
		icmp_ln21 : 1
		wc : 1
		br_ln21 : 2
		zext_ln26_4 : 1
		add_ln26_2 : 2
		shl_ln26 : 3
		sub_ln26_2 : 3
		add_ln26_1 : 2
		zext_ln26_6 : 3
		add_ln26_3 : 4
		sext_ln26_2 : 5
		trunc_ln26 : 5
		p_shl3_cast : 6
		sub_ln26_3 : 7
	State 7
		icmp_ln24 : 1
		zext_ln26_5 : 1
		zext_ln26_7 : 1
		add_ln26_4 : 2
		tmp_17_cast : 3
		add_ln26_5 : 4
		zext_ln26_8 : 5
		conv_1_weights_addr : 6
		add_ln26_6 : 2
		zext_ln26_9 : 3
		conv_input_addr : 4
		conv_1_weights_load : 7
		conv_input_load : 5
	State 8
		tmp_1 : 1
	State 9
		w_sum_3 : 1
	State 10
		empty_9 : 1
	State 11
	State 12
		w_sum : 1
	State 13
		bitcast_ln34 : 1
		tmp : 2
		trunc_ln34 : 2
		icmp_ln34 : 3
		icmp_ln34_1 : 3
		or_ln34 : 4
		tmp_8 : 1
		and_ln34 : 4
		w_sum_4 : 4
		store_ln35 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_268     |    2    |   177   |   385   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_275     |    3    |   128   |   320   |
|----------|--------------------|---------|---------|---------|
|   fcmp   |    tmp_8_fu_282    |    0    |    66   |   239   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln8_fu_288   |    0    |    0    |    14   |
|          |      r_fu_300      |    0    |    0    |    15   |
|          |      c_fu_312      |    0    |    0    |    15   |
|          |   add_ln35_fu_322  |    0    |    0    |    14   |
|          |      f_fu_346      |    0    |    0    |    15   |
|          |  add_ln35_1_fu_364 |    0    |    0    |    21   |
|          |      wr_fu_384     |    0    |    0    |    10   |
|    add   |   add_ln26_fu_412  |    0    |    0    |    15   |
|          |      wc_fu_462     |    0    |    0    |    10   |
|          |  add_ln26_2_fu_472 |    0    |    0    |    15   |
|          |  add_ln26_1_fu_489 |    0    |    0    |    15   |
|          |  add_ln26_3_fu_499 |    0    |    0    |    13   |
|          |  add_ln26_4_fu_540 |    0    |    0    |    15   |
|          |  add_ln26_5_fu_553 |    0    |    0    |    13   |
|          |  add_ln26_6_fu_563 |    0    |    0    |    17   |
|          |      ch_fu_573     |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|          |   icmp_ln8_fu_294  |    0    |    0    |    11   |
|          |  icmp_ln11_fu_306  |    0    |    0    |    11   |
|          |  icmp_ln14_fu_340  |    0    |    0    |    11   |
|   icmp   |  icmp_ln18_fu_378  |    0    |    0    |    8    |
|          |  icmp_ln21_fu_456  |    0    |    0    |    8    |
|          |  icmp_ln24_fu_526  |    0    |    0    |    8    |
|          |  icmp_ln34_fu_597  |    0    |    0    |    11   |
|          | icmp_ln34_1_fu_603 |    0    |    0    |    18   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln26_fu_402  |    0    |    0    |    13   |
|    sub   |  sub_ln26_1_fu_442 |    0    |    0    |    14   |
|          |  sub_ln26_2_fu_483 |    0    |    0    |    15   |
|          |  sub_ln26_3_fu_520 |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|  select  |   w_sum_4_fu_621   |    0    |    0    |    32   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln34_fu_609   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln34_fu_615  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln35_fu_318  |    0    |    0    |    0    |
|          |  zext_ln14_fu_336  |    0    |    0    |    0    |
|          |  zext_ln26_fu_352  |    0    |    0    |    0    |
|          | zext_ln35_1_fu_356 |    0    |    0    |    0    |
|          | zext_ln35_2_fu_360 |    0    |    0    |    0    |
|          | zext_ln35_3_fu_369 |    0    |    0    |    0    |
|          |  zext_ln18_fu_374  |    0    |    0    |    0    |
|          | zext_ln26_1_fu_398 |    0    |    0    |    0    |
|   zext   | zext_ln26_2_fu_426 |    0    |    0    |    0    |
|          | zext_ln26_3_fu_438 |    0    |    0    |    0    |
|          |  zext_ln21_fu_452  |    0    |    0    |    0    |
|          | zext_ln26_4_fu_468 |    0    |    0    |    0    |
|          | zext_ln26_6_fu_495 |    0    |    0    |    0    |
|          | zext_ln26_5_fu_532 |    0    |    0    |    0    |
|          | zext_ln26_7_fu_536 |    0    |    0    |    0    |
|          | zext_ln26_8_fu_558 |    0    |    0    |    0    |
|          | zext_ln26_9_fu_568 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_9_fu_328    |    0    |    0    |    0    |
|          |    tmp_s_fu_390    |    0    |    0    |    0    |
|bitconcatenate|    tmp_10_fu_418   |    0    |    0    |    0    |
|          |    tmp_11_fu_430   |    0    |    0    |    0    |
|          | p_shl3_cast_fu_512 |    0    |    0    |    0    |
|          | tmp_17_cast_fu_545 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln26_fu_408  |    0    |    0    |    0    |
|   sext   | sext_ln26_1_fu_448 |    0    |    0    |    0    |
|          | sext_ln26_2_fu_504 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|    shl   |   shl_ln26_fu_477  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln26_fu_508 |    0    |    0    |    0    |
|          |  trunc_ln34_fu_593 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_583     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   371   |   1352  |
|----------|--------------------|---------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|  conv_1_bias |    1   |    0   |    0   |
|conv_1_weights|    2   |    0   |    0   |
+--------------+--------+--------+--------+
|     Total    |    3   |    0   |    0   |
+--------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln8_reg_630      |   10   |
|        c_0_reg_175        |    5   |
|         c_reg_646         |    5   |
|        ch_0_reg_244       |    2   |
|         ch_reg_735        |    2   |
|  conv_1_bias_addr_reg_697 |    5   |
|  conv_1_bias_load_reg_760 |   32   |
|conv_1_weights_addr_reg_725|   10   |
|conv_1_weights_load_reg_740|   32   |
|  conv_input_addr_reg_730  |   12   |
|  conv_input_load_reg_745  |   32   |
|   conv_out_addr_reg_674   |   15   |
|        f_0_reg_187        |    6   |
|         f_reg_659         |    6   |
|     icmp_ln21_reg_702     |    1   |
|     icmp_ln24_reg_721     |    1   |
|      phi_mul_reg_163      |   10   |
|        r_0_reg_151        |    5   |
|         r_reg_638         |    5   |
|    sext_ln26_1_reg_692    |   12   |
|     sext_ln26_reg_687     |    6   |
|     sub_ln26_2_reg_711    |    6   |
|     sub_ln26_3_reg_716    |   13   |
|       tmp_1_reg_750       |   32   |
|      w_sum_0_reg_209      |   32   |
|      w_sum_1_reg_221      |   32   |
|      w_sum_2_reg_256      |   32   |
|      w_sum_3_reg_755      |   32   |
|        wc_0_reg_233       |    2   |
|         wc_reg_706        |    2   |
|        wr_0_reg_198       |    2   |
|         wr_reg_682        |    2   |
|     zext_ln14_reg_651     |   16   |
|     zext_ln26_reg_664     |   64   |
|    zext_ln35_1_reg_669    |   11   |
+---------------------------+--------+
|           Total           |   492  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_134 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_140 |  p0  |   2  |  12  |   24   ||    9    |
|    r_0_reg_151    |  p0  |   2  |   5  |   10   ||    9    |
|  phi_mul_reg_163  |  p0  |   2  |  10  |   20   ||    9    |
|    c_0_reg_175    |  p0  |   2  |   5  |   10   ||    9    |
|  w_sum_0_reg_209  |  p0  |   2  |  32  |   64   ||    9    |
|    ch_0_reg_244   |  p0  |   2  |   2  |    4   ||    9    |
|     grp_fu_268    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_268    |  p1  |   4  |  32  |   128  ||    21   |
|     grp_fu_275    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_275    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   482  || 21.3195 ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   371  |  1352  |
|   Memory  |    3   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   120  |
|  Register |    -   |    -   |    -   |   492  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    3   |    5   |   21   |   863  |  1472  |
+-----------+--------+--------+--------+--------+--------+
