Info (10281): Verilog HDL Declaration information at TopBrain.v(9): object "LEDSIGN" differs only in case from object "ledsign" in the same scope File: /home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/TopBrain.v Line: 9
Warning (10268): Verilog HDL information at Salida.v(19): always construct contains both blocking and non-blocking assignments File: /home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/Salida.v Line: 19
Warning (10268): Verilog HDL information at bucleEspera.v(177): always construct contains both blocking and non-blocking assignments File: /home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v Line: 177
Warning (10268): Verilog HDL information at bucleEspera.v(207): always construct contains both blocking and non-blocking assignments File: /home/juanjo954/github-classroom/unal-edigital1-lab/entrega-1-proyecto-grupo08-2024-1/ProyectoFinal/bucleEspera.v Line: 207
