_cqa_text_report = {
  paths = {
    {
      hint = {
        {
          details = "Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.\n - unknown: 2 occurrences\n",
          title = "CALL instructions",
          txt = "Detected function call instructions.\n",
        },
        {
          workaround = "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements.",
          details = " - CLTQ: 1 occurrences\n",
          title = "Conversion instructions",
          txt = "Detected expensive conversion instructions.",
        },
        {
          title = "Type of elements and instruction set",
          txt = "87 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n",
        },
        {
          title = "Matching between your function (in the source code) and the binary function",
          txt = "The binary function is composed of 110 FP arithmetical operations:\n - 31: addition or subtraction (23 inside FMA instructions)\n - 79: multiply (23 inside FMA instructions)\nThe binary function is loading 1012 bytes (126 double precision FP elements).\nThe binary function is storing 3640 bytes (455 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.02 FP operations per loaded or stored byte.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 485\nloop length        : 3099\nused x86 registers : 16\nused mmx registers : 0\nused xmm registers : 32\nused ymm registers : 0\nused zmm registers : 29\nnb stack references: 142\nADD-SUB / MUL ratio: 0.14\n",
        },
        {
          title = "Front-end",
          txt = "MACRO FUSION NOT POSSIBLE\ninstruction fetch    : 194.00 cycles\ninstruction queue    : 242.50 cycles\ndecoding             : 242.50 cycles\nmicro-operation queue: 247.00 cycles\nfront end            : 247.00 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0    | P1    | P2     | P3     | P4    | P5    | P6\n-----------------------------------------------------------------\nuops   | 85.00 | 84.50 | 116.00 | 116.00 | 76.00 | 75.50 | 142.00\ncycles | 85.00 | 84.50 | 116.00 | 116.00 | 76.00 | 75.50 | 142.00\n\nCycles executing div or sqrt instructions: 22.00-26.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 247.00\nDispatch  : 142.00\nDIV/SQRT  : 22.00-26.00\nOverall L1: 247.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 2%\nload   : 100%\nstore  : 0%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 0%\nFP\nall     : 22%\nload    : 10%\nstore   : 46%\nmul     : 0%\nadd-sub : 0%\nfma     : 0%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 24%\nINT+FP\nall     : 19%\nload    : 11%\nstore   : 33%\nmul     : 0%\nadd-sub : 0%\nfma     : 0%\ndiv/sqrt: 0%\nother   : 21%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "INT\nall    : 12%\nload   : 100%\nstore  : 11%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 9%\nFP\nall     : 31%\nload    : 17%\nstore   : 53%\nmul     : 12%\nadd-sub : 12%\nfma     : 12%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 29%\nINT+FP\nall     : 28%\nload    : 18%\nstore   : 41%\nmul     : 12%\nadd-sub : 12%\nfma     : 12%\ndiv/sqrt: 6%\nother   : 27%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each call to the function takes 247.00 cycles. At this rate:\n - 3% of peak load performance is reached (4.10 out of 128.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 23% of peak store performance is reached (14.74 out of 64.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck).\n",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the function is: 266f0\n\nInstruction                            | Nb FU | P0    | P1   | P2   | P3   | P4    | P5   | P6 | Latency | Recip. throughput\n-----------------------------------------------------------------------------------------------------------------------------\nPUSH %RBP                              | 1     | 0     | 0    | 0    | 0    | 1     | 1    | 0  | 0       | 1\nMOV %RSP,%RBP                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nPUSH %R15                              | 1     | 0     | 0    | 0    | 0    | 1     | 1    | 0  | 0       | 1\nPUSH %R14                              | 1     | 0     | 0    | 0    | 0    | 1     | 1    | 0  | 0       | 1\nPUSH %R13                              | 1     | 0     | 0    | 0    | 0    | 1     | 1    | 0  | 0       | 1\nPUSH %R12                              | 1     | 0     | 0    | 0    | 0    | 1     | 1    | 0  | 0       | 1\nPUSH %RBX                              | 1     | 0     | 0    | 0    | 0    | 1     | 1    | 0  | 0       | 1\nLEA (%RDI),%RBX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nAND $-0x40,%RSP                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nLEA -0x12c0(%RSP),%RSP                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV 0x30(%RBP),%RAX                    | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nMOV %RDX,0xcf0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %RCX,0xce0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV (%RAX),%R13D                       | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nMOV %RSI,0x1180(%RSP)                  | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %R8,0x188(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %R9,0x180(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nCALL 2080 <@plt_start@+0x60>           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 2\nLEA (%RAX),%R12D                       | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nCALL 2190 <@plt_start@+0x170>          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 2\nLEA (%RAX),%ECX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nLEA (%R13),%EAX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nSUB $0x2,%EAX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %EAX,%EDX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nSAR $0x1f,%EDX                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nIDIV %R12D                             | 29    | 14.50 | 0    | 0    | 0    | 14.50 | 0    | 0  | 37-49   | 22-26\nCMP %EDX,%ECX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nJL 2bbc4 <jacu_+0x54d4>                | 1     | 0     | 0    | 0    | 0    | 0     | 1    | 0  | 0       | 1-2\nIMUL %EAX,%ECX                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 3       | 1\nADD %EDX,%ECX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nADD %ECX,%EAX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nCMP %EAX,%ECX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nJGE 2bb95 <jacu_+0x54a5>               | 1     | 0     | 0    | 0    | 0    | 0     | 1    | 0  | 0       | 1-2\nMOV 0x28(%RBP),%RSI                    | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nXOR %R10D,%R10D\nVMOVSD 0x15f29(%RIP),%XMM9             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV $-0x1f,%RDX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x16318(%RIP),%XMM22            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD %XMM9,%XMM9,%XMM12              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 2       | 1\nMOV (%RSI),%R8D                        | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nVXORPD 0x11960(%RIP),%XMM12,%XMM12     | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 2       | 0.50\nMOV 0x16272(%RIP),%ESI                 | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nVMOVSD 0x162f2(%RIP),%XMM11            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV %R8D,%EDI                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nMOVSXD %R8D,%R15                       | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nADD $0x1,%EDI                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %R15,%R12                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nMOVSXD %EDI,%R9                        | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nMOVSXD %R13D,%RDI                      | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nADD $0x1,%R9                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nLEA 0x2(%R8),%R8D                      | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x15ec0(%RIP),%XMM1             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nLEA -0x1(%R13),%R13D                   | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x16294(%RIP),%XMM2             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nCMOVS %R10,%R9                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 2       | 1\nVMOVSD 0x15e90(%RIP),%XMM0             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV %R9,0x168(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %R9,%R14                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nIMUL %RDI,%R9                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nMOV %R14,%R11                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nVMOVSD 0x16246(%RIP),%XMM15            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x1628e(%RIP),%XMM10            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x16256(%RIP),%XMM5             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x16224(%RIP),%XMM16            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nTEST %R9,%R9                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x16269(%RIP),%XMM8             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x16231(%RIP),%XMM4             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nCMOVS %R10,%R9                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 2       | 1\nSAL $0x2,%R12                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nNEG %R11                               | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nADD %R15,%R12                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nSUB %R9,%R11                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x161ee(%RIP),%XMM17            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV %R12,%R15                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nSAL $0x2,%R15                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nVMOVSD 0x1622f(%RIP),%XMM7             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nADD %R12,%R15                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nTEST %R15,%R15                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOVSXD %R8D,%R12                       | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nVMOVSD 0x161ee(%RIP),%XMM3             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nLEA (%R13),%R8D                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x161b8(%RIP),%XMM18            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nCMOVS %R10,%R15                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 2       | 1\nVMOVSD 0x161fc(%RIP),%XMM6             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV %R15,0x178(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nSUB %R15,%RDX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x161b9(%RIP),%XMM14            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nLEA 0xa(%R12,%R12,4),%R15              | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nVMOVSD 0x16182(%RIP),%XMM20            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nTEST %R15,%R15                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x15ded(%RIP),%XMM23            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x15dcb(%RIP),%XMM24            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nCMOVS %R10,%R15                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 2       | 1\nIMUL %R15,%RDI                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nMOV %R15,0x170(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nTEST %RDI,%RDI                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nCMOVS %R10,%RDI                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 2       | 1\nSUB %EAX,%R13D                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %R13D,0xcd8(%RSP)                  | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV $0x4,%R10D                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV 0x16118(%RIP),%R13D                | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nSUB %R15,%R10                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %R10,%R12                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nSUB %ECX,%R8D                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %R8D,0xcdc(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nSUB %RDI,%R12                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %R13D,0x10dc(%RSP)                 | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nCMP %R13D,%ESI                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x15d5b(%RIP),%XMM21            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nJL 2bb95 <jacu_+0x54a5>                | 1     | 0     | 0    | 0    | 0    | 0     | 1    | 0  | 0       | 1-2\nMOVSXD %R8D,%RAX                       | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nLEA (%R14),%RCX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nIMUL %RAX,%RCX                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nLEA (%R15),%R8                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMULSD %XMM2,%XMM1,%XMM13              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVADDSD %XMM22,%XMM22,%XMM29            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nIMUL %RAX,%R15                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nVMOVSD 0x10918(%RIP),%XMM31            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM9,%ZMM19                   | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMOVAPD %ZMM9,%ZMM27                   | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nMOV %RCX,0xce8(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA 0x1(%RAX),%RCX                     | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVSUBSD %XMM1,%XMM12,%XMM12             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD 0x11282(%RIP),%XMM26            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV %R15,0xcd0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%R14),%R15                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nIMUL %RCX,%R15                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nVFMADD231SD %XMM11,%XMM9,%XMM13        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD231SD %XMM15,%XMM0,%XMM13        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD132SD %XMM29,%XMM31,%XMM13       | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nIMUL %R8,%RCX                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nVMOVSD %XMM13,0x12a8(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD 0x1128e(%RIP),%XMM13            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV %R15,0x1f0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%R8),%R15                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV 0x178(%RSP),%R8                    | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nVFNMSUB132SD %XMM13,%XMM1,%XMM19       | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nMOV %RCX,0xcc8(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOVSXD %ESI,%RCX                       | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nMOV %RCX,0x138(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVSUBSD %XMM0,%XMM19,%XMM25             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nIMUL %R8,%RAX                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nVMULSD %XMM5,%XMM1,%XMM31              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD132SD %XMM13,%XMM1,%XMM27        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVADDSD %XMM27,%XMM0,%XMM28             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM29,%XMM25,%XMM30            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVAPD %ZMM1,%ZMM25                   | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVFNMSUB132SD %XMM13,%XMM9,%XMM25       | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVSUBSD %XMM0,%XMM25,%XMM27             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nADD %RAX,%RDX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVFNMADD231SD %XMM13,%XMM0,%XMM12       | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nMOV %RDX,0x1c0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%R8),%RDX                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nNEG %RDX                               | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVFMADD231SD %XMM10,%XMM9,%XMM31        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nSAL $0x3,%RDX                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nVFMADD231SD %XMM16,%XMM0,%XMM31        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nMOV %RDX,0x140(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%RCX,%RCX,4),%RDX                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nLEA (%RDX,%RDX,4),%RCX                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nNEG %R15                               | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nSUB %R8,%RCX                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nSUB %RDI,%R15                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV 0x18(%RBP),%R8                     | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nADD %RCX,%RAX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV 0x180(%RSP),%RCX                   | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nSAL $0x3,%RAX                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nVMULSD %XMM4,%XMM1,%XMM25              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nADD %RAX,%R8                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %RDX,0x110(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nADD %RAX,%RCX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %RCX,0x1d8(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOVSXD (%RBX),%RCX                     | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nVMULSD %XMM29,%XMM31,%XMM19            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVAPD %ZMM1,%ZMM31                   | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nMOV 0x188(%RSP),%RDX                   | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nVFMADD231SD %XMM8,%XMM9,%XMM25         | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nMOV %R8,0x1e8(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%RCX),%R8                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nIMUL %R9,%R8                           | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nVFMADD231SD %XMM17,%XMM0,%XMM25        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM29,%XMM26,%XMM26            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nADD %RAX,%RDX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nIMUL %RDI,%RCX                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nADD 0x10(%RBP),%RAX                    | 1     | 0     | 0    | 1    | 0    | 0.50  | 0.50 | 0  | 1       | 1\nVMULSD %XMM29,%XMM12,%XMM12            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD132SD %XMM13,%XMM9,%XMM31        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM28,0x1178(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nLEA (%R8),%RBX                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMULSD %XMM29,%XMM27,%XMM28            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nADD %R11,%RBX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM19,0x1170(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVADDSD %XMM31,%XMM0,%XMM19             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM29,%XMM25,%XMM27            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nLEA (%R8,%R9,1),%R9                    | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %RAX,0x1d0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%RCX),%RAX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nADD %R12,%RAX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nLEA (%R8),%R12                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %RDX,0x1e0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nSUB %R14,%R12                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %RBX,0x1c8(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%R10,%RCX,1),%R14                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM29,0x10d0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nLEA 0x1(%RSI),%EBX                     | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM30,0x10c8(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nSUB %R13D,%EBX                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %RAX,0x160(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVBROADCASTSD %XMM30,%ZMM30             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM26,0x10c0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nMOV %EBX,%R10D                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nVMOVSD %XMM28,0x1168(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nLEA (%RBX),%R8D                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM19,0x1160(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nAND $-0x8,%R10D                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM27,0x1158(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM26,%ZMM26             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM12,0x1150(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVADDSD %XMM1,%XMM9,%XMM12              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD 0x11592(%RIP),%XMM31            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nLEA (%RSI),%EAX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMULSD 0x11586(%RIP),%XMM1,%XMM25      | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nSUB %R10D,%EAX                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVFMADD132SD %XMM0,%XMM12,%XMM13        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVAPD %ZMM13,%ZMM28                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMOVSD %XMM13,0x10b8(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVADDSD %XMM12,%XMM0,%XMM12             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM3,%XMM1,%XMM13              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD %XMM28,%ZMM28             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nSHR $0x3,%R8D                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nLEA (%RCX,%RDI,1),%RDI                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVFMADD231SD 0x11546(%RIP),%XMM9,%XMM25 | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVAPD %ZMM25,%ZMM19                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVFMADD231SD 0x11536(%RIP),%XMM0,%XMM19 | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM19,0x10a8(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM23,%XMM22,%XMM23            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nLEA (%R9,%R11,1),%R11                  | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVFMADD231SD %XMM7,%XMM9,%XMM13         | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD231SD %XMM18,%XMM0,%XMM13        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM29,%XMM13,%XMM13            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nLEA (%RDI,%R15,1),%RDX                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nSAL $0x6,%R8                           | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nVMULSD %XMM24,%XMM22,%XMM24            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM13,0x1148(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD 0x114f1(%RIP),%XMM1,%XMM13      | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVFMADD132SD %XMM9,%XMM13,%XMM31        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD231SD 0x114e2(%RIP),%XMM9,%XMM13 | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVFMADD231SD 0x114e1(%RIP),%XMM0,%XMM13 | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM13,0x10a0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM13,%ZMM27                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVFMADD231SD 0x114c0(%RIP),%XMM0,%XMM31 | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMULSD 0x114c8(%RIP),%XMM12,%XMM13     | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM31,0x10b0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD %XMM13,0x1140(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM29,%ZMM13                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMULSD %XMM13,%XMM12,%XMM12            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM19,%XMM13,%XMM25            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM29,%XMM31,%XMM29            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD %XMM31,%ZMM31             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD 0x1148f(%RIP),%XMM12,%XMM12     | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM25,0x1130(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM27,%ZMM25                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVBROADCASTSD %XMM25,%ZMM25             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM29,0x1138(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM19,%ZMM29                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMULSD %XMM27,%XMM13,%XMM19            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD %XMM29,%ZMM29             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM12,0x1120(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM14,%XMM1,%XMM12             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM1,%XMM22,%XMM1              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM19,0x1128(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVFMADD231SD %XMM6,%XMM9,%XMM12         | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD231SD %XMM20,%XMM0,%XMM12        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM13,%XMM12,%XMM27            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD %XMM13,%ZMM13             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD %XMM9,%XMM22,%XMM12             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM1,%XMM2,%XMM2               | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM27,0x1118(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM1,%XMM4,%XMM4               | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM12,0x108(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM12,%XMM11,%XMM9             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM12,%XMM10,%XMM10            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM12,%XMM8,%XMM8              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVXORPD 0x113c4(%RIP),%XMM9,%XMM11      | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 2       | 0.50\nVMULSD 0x10e82(%RIP),%XMM23,%XMM9      | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM11,0x12a0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM12,%XMM7,%XMM11             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM12,%XMM12,%XMM7             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 2       | 1\nVMOVSD %XMM10,0x1098(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM10,%ZMM10             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM8,0x1090(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM8,%ZMM8               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM9,0x1298(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD 0x11399(%RIP),%XMM9             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM12,%XMM9,%XMM12             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD 0x11384(%RIP),%XMM9             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD %XMM11,0x1088(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM11,%ZMM11             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD %XMM1,%XMM3,%XMM3               | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM12,0x1110(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM7,%XMM9,%XMM12              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM7,%XMM6,%XMM6               | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM12,0x1108(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD 0x1135f(%RIP),%XMM9             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM7,%XMM9,%XMM12              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVXORPD 0x1132b(%RIP),%XMM2,%XMM9       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 2       | 0.50\nVMOVSD %XMM1,0x100(%RSP)               | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM7,%ZMM7               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD %XMM1,%XMM5,%XMM2               | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM9,0x1290(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD 0x10dcd(%RIP),%XMM24,%XMM5      | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM12,0x1100(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD 0x1130c(%RIP),%XMM12            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x1130c(%RIP),%XMM9             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD %XMM6,0x1080(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM6,%ZMM6               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM5,0x1288(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD %XMM1,%XMM1,%XMM5               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 2       | 1\nVMULSD %XMM1,%XMM12,%XMM1              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM2,0x1078(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM2,%ZMM2               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD %XMM5,%XMM9,%XMM12              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM4,0x1070(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM4,%ZMM4               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD %XMM5,%XMM14,%XMM14             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM1,0x10f8(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD 0x112bd(%RIP),%XMM1             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM5,%XMM1,%XMM9               | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD %XMM5,%ZMM5               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM12,0x10f0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM0,%XMM22,%XMM1              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD 0x10d5c(%RIP),%XMM12            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM21,%XMM22,%XMM22            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM3,0x1068(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM3,%ZMM3               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM9,0x10e8(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM1,%XMM15,%XMM0              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM14,0x1060(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM14,%ZMM14             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD %XMM1,%XMM16,%XMM21             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nMOV %R12,0x150(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%RSI),%R12D                       | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMULSD %XMM1,%XMM17,%XMM16             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nSUB %R13D,%R12D                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVXORPD 0x11221(%RIP),%XMM0,%XMM15      | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 2       | 0.50\nLEA (%RCX),%R13                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMULSD 0x11244(%RIP),%XMM22,%XMM17     | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nADD %R15,%R13                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM15,0x1280(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nCMP $0x6,%R12D                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMULSD %XMM1,%XMM12,%XMM15             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM1,0x38(%RSP)                | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nCMOVBE %ESI,%EAX                       | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 2       | 1\nVMULSD 0x10cb5(%RIP),%XMM22,%XMM19     | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM21,0x1050(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nCLTQ\nVMULSD %XMM1,%XMM18,%XMM18             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nLEA (%RAX,%RAX,4),%RSI                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM15,0x1058(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nLEA (%RSI,%RSI,4),%RCX                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %R14,0x158(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVBROADCASTSD %XMM15,%ZMM15             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM19,0x11b8(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD %XMM16,0x1048(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD %XMM18,0x10e0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD %XMM17,0x1040(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD 0x1119d(%RIP),%XMM27            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x1119b(%RIP),%XMM18            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x1119b(%RIP),%XMM9             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM1,%XMM27,%XMM19             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVAPD %ZMM30,0x7c0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM1,%XMM18,%XMM27             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD 0x1170(%RSP),%ZMM30       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM1,%XMM9,%XMM12              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD 0x1178(%RSP),%ZMM18       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM1,%XMM20,%XMM20             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD %XMM1,%ZMM1               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM26,0x800(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM18,0x840(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1168(%RSP),%ZMM26       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1160(%RSP),%ZMM18       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM30,0x880(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1158(%RSP),%ZMM30       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM26,0x8c0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM18,0x900(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM30,0x940(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1148(%RSP),%ZMM18       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1150(%RSP),%ZMM26       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1140(%RSP),%ZMM30       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD %XMM12,0x1028(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM12,%ZMM12             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM20,0x1020(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM18,0xa00(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM22,%ZMM18             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM31,0xa40(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM29,0xa80(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM25,0xac0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM23,%ZMM25                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMOVSD %XMM19,0x1038(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD %XMM27,0x1030(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nMOV %EBX,0x128(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %R12D,0x10d8(%RSP)                 | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %R13,0x148(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVMOVAPD %ZMM26,0x980(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM28,0x9c0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM30,0xb00(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM13,0xb40(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1138(%RSP),%ZMM0        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1130(%RSP),%ZMM9        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM0,0xb80(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1120(%RSP),%ZMM0        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM9,0xbc0(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM0,0xc40(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1118(%RSP),%ZMM9        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1110(%RSP),%ZMM0        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1128(%RSP),%ZMM13       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM9,0xc80(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM7,0xc0(%RSP)               | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1108(%RSP),%ZMM9        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1100(%RSP),%ZMM7        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM10,0x780(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM11,0x700(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM0,0x6c0(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x10f8(%RSP),%ZMM10       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x10f0(%RSP),%ZMM11       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x10e8(%RSP),%ZMM0        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM13,0xc00(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM23,%ZMM13             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM8,0x740(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM22,%ZMM23                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMOVAPD %ZMM9,0x680(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM21,%ZMM9              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM7,0x640(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM16,%ZMM7              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM6,0x600(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM17,%ZMM6              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM5,0x80(%RSP)               | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM24,%ZMM8              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM2,0x5c0(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM19,%ZMM2              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM4,0x580(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM27,%ZMM4              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM3,0x540(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM20,%ZMM3              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM10,0x500(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM13,%ZMM22                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMOVAPD %ZMM11,0x4c0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM0,0x480(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM14,0x440(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nMOV %R11,0x120(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVBROADCASTSD 0x10e0(%RSP),%ZMM5        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM1,0x40(%RSP)               | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nMOV %RDX,0x118(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVMOVAPD %ZMM15,0x400(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM9,0x3c0(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM7,0x380(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM6,0x340(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM5,0x300(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM2,0x2c0(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM4,0x280(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM12,0x240(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM3,0x200(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nMOV %R8,0x130(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %R10D,0x12c(%RSP)                  | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %RAX,0x190(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %RSI,0x30(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %RCX,0x28(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVMOVDQA64 0x10ec0(%RIP),%ZMM21         | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD 0x10ef6(%RIP),%ZMM31           | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD 0x10f6c(%RIP),%ZMM29           | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD 0x10fa2(%RIP),%ZMM1            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD 0x11058(%RIP),%ZMM20           | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nNOPL (%RAX,%RAX,1)                     | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nLEA -0x28(%RBP),%RSP                   | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nPOP %RBX                               | 2     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nPOP %R12                               | 2     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nPOP %R13                               | 2     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nPOP %R14                               | 2     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nPOP %R15                               | 2     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nPOP %RBP                               | 2     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nRET\nADD $0x1,%EAX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nXOR %EDX,%EDX\nJMP 26761 <jacu_+0x71>                 | 1     | 0     | 0    | 0    | 0    | 0     | 1    | 0  | 0       | 2\nXCHG %AX,%AX                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\n",
        },
      },
      header = {
        "Warnings:\nget_path_cqa_results:\n - Detected a function call instruction: ignoring called function instructions.\nRerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.\n",
        "1% of peak computational performance is used (0.45 out of 32.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n - To reference allocatable arrays, use \"allocatable\" instead of \"pointer\" pointers or qualify them with the \"contiguous\" attribute (Fortran 2008)\n - For structures, limit to one indirection. For example, use a_b%c instead of a%b%c with a_b set to a%b before this function\n",
          title = "Code clean check",
          txt = "Detected a slowdown caused by scalar integer instructions (typically used for address computation).\nBy removing them, you can lower the cost of an iteration from 247.00 to 157.00 cycles (1.57x speedup).",
        },
        {
          workaround = " - Try another compiler or update/tune your current one\n - Make array accesses unit-stride:\n  * If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
          details = "19% of SSE/AVX instructions are used in vector version (process two or more data elements in vector registers):\n - 11% of SSE/AVX loads are used in vector version.\n - 33% of SSE/AVX stores are used in vector version.\n - 0% of SSE/AVX addition or subtraction instructions are used in vector version.\n - 0% of SSE/AVX multiply instructions are used in vector version.\n - 0% of SSE/AVX fused multiply-add instructions are used in vector version.\n - 0% of SSE/AVX nil are used in vector version.\n - 21% of SSE/AVX instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.\nSince your execution units are vector units, only a fully vectorized function can use their full power.\n",
          title = "Vectorization",
          txt = "Your function is not vectorized.\nOnly 28% of vector register length is used (average across all SSE/AVX instructions).\nBy fully vectorizing your function, you can lower the cost of an iteration from 247.00 to 123.91 cycles (1.99x speedup).",
        },
        {
          title = "Execution units bottlenecks",
          txt = "Found no such bottlenecks but see expert reports for more complex bottlenecks.",
        },
      },
      potential = {
        {
          workaround = "Try to change order in which elements are evaluated (using parentheses) in arithmetic expressions containing both ADD/SUB and MUL operations to enable your compiler to generate FMA instructions wherever possible.\nFor instance a + b*c is a valid FMA (MUL then ADD).\nHowever (a+b)* c cannot be translated into an FMA (ADD then MUL).",
          title = "FMA",
          txt = "Detected 23 FMA (fused multiply-add) operations.\nPresence of both ADD/SUB and MUL operations.",
        },
      },
    },
  },
  AVG = {
      hint = {
        {
          details = "Calling (and then returning from) a function prevents many compiler optimizations (like vectorization), breaks control flow (which reduces pipeline performance) and executes extra instructions to save/restore the registers used inside it, which is very expensive (dozens of cycles). Consider to inline small functions.\n - unknown: 2 occurrences\n",
          title = "CALL instructions",
          txt = "Detected function call instructions.\n",
        },
        {
          workaround = "Avoid mixing data with different types. In particular, check if the type of constants is the same as array elements.",
          details = " - CLTQ: 1 occurrences\n",
          title = "Conversion instructions",
          txt = "Detected expensive conversion instructions.",
        },
        {
          title = "Type of elements and instruction set",
          txt = "87 SSE or AVX instructions are processing arithmetic or math operations on double precision FP elements in scalar mode (one at a time).\n",
        },
        {
          title = "Matching between your function (in the source code) and the binary function",
          txt = "The binary function is composed of 110 FP arithmetical operations:\n - 31: addition or subtraction (23 inside FMA instructions)\n - 79: multiply (23 inside FMA instructions)\nThe binary function is loading 1012 bytes (126 double precision FP elements).\nThe binary function is storing 3640 bytes (455 double precision FP elements).",
        },
        {
          title = "Arithmetic intensity",
          txt = "Arithmetic intensity is 0.02 FP operations per loaded or stored byte.",
        },
      },
      expert = {
        {
          title = "General properties",
          txt = "nb instructions    : 485\nloop length        : 3099\nused x86 registers : 16\nused mmx registers : 0\nused xmm registers : 32\nused ymm registers : 0\nused zmm registers : 29\nnb stack references: 142\nADD-SUB / MUL ratio: 0.14\n",
        },
        {
          title = "Front-end",
          txt = "MACRO FUSION NOT POSSIBLE\ninstruction fetch    : 194.00 cycles\ninstruction queue    : 242.50 cycles\ndecoding             : 242.50 cycles\nmicro-operation queue: 247.00 cycles\nfront end            : 247.00 cycles\n",
        },
        {
          title = "Back-end",
          txt = "       | P0    | P1    | P2     | P3     | P4    | P5    | P6\n-----------------------------------------------------------------\nuops   | 85.00 | 84.50 | 116.00 | 116.00 | 76.00 | 75.50 | 142.00\ncycles | 85.00 | 84.50 | 116.00 | 116.00 | 76.00 | 75.50 | 142.00\n\nCycles executing div or sqrt instructions: 22.00-26.00\n",
        },
        {
          title = "Cycles summary",
          txt = "Front-end : 247.00\nDispatch  : 142.00\nDIV/SQRT  : 22.00-26.00\nOverall L1: 247.00\n",
        },
        {
          title = "Vectorization ratios",
          txt = "INT\nall    : 2%\nload   : 100%\nstore  : 0%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 0%\nFP\nall     : 22%\nload    : 10%\nstore   : 46%\nmul     : 0%\nadd-sub : 0%\nfma     : 0%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 24%\nINT+FP\nall     : 19%\nload    : 11%\nstore   : 33%\nmul     : 0%\nadd-sub : 0%\nfma     : 0%\ndiv/sqrt: 0%\nother   : 21%\n",
        },
        {
          title = "Vector efficiency ratios",
          txt = "INT\nall    : 12%\nload   : 100%\nstore  : 11%\nmul    : NA (no mul vectorizable/vectorized instructions)\nadd-sub: NA (no add-sub vectorizable/vectorized instructions)\nfma    : NA (no fma vectorizable/vectorized instructions)\nother  : 9%\nFP\nall     : 31%\nload    : 17%\nstore   : 53%\nmul     : 12%\nadd-sub : 12%\nfma     : 12%\ndiv/sqrt: NA (no div/sqrt vectorizable/vectorized instructions)\nother   : 29%\nINT+FP\nall     : 28%\nload    : 18%\nstore   : 41%\nmul     : 12%\nadd-sub : 12%\nfma     : 12%\ndiv/sqrt: 6%\nother   : 27%\n",
        },
        {
          title = "Cycles and memory resources usage",
          txt = "Assuming all data fit into the L1 cache, each call to the function takes 247.00 cycles. At this rate:\n - 3% of peak load performance is reached (4.10 out of 128.00 bytes loaded per cycle (GB/s @ 1GHz))\n - 23% of peak store performance is reached (14.74 out of 64.00 bytes stored per cycle (GB/s @ 1GHz))\n",
        },
        {
          title = "Front-end bottlenecks",
          txt = "Performance is limited by instruction throughput (loading/decoding program instructions to execution core) (front-end is a bottleneck).\n",
        },
        {
          title = "ASM code",
          txt = "In the binary file, the address of the function is: 266f0\n\nInstruction                            | Nb FU | P0    | P1   | P2   | P3   | P4    | P5   | P6 | Latency | Recip. throughput\n-----------------------------------------------------------------------------------------------------------------------------\nPUSH %RBP                              | 1     | 0     | 0    | 0    | 0    | 1     | 1    | 0  | 0       | 1\nMOV %RSP,%RBP                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nPUSH %R15                              | 1     | 0     | 0    | 0    | 0    | 1     | 1    | 0  | 0       | 1\nPUSH %R14                              | 1     | 0     | 0    | 0    | 0    | 1     | 1    | 0  | 0       | 1\nPUSH %R13                              | 1     | 0     | 0    | 0    | 0    | 1     | 1    | 0  | 0       | 1\nPUSH %R12                              | 1     | 0     | 0    | 0    | 0    | 1     | 1    | 0  | 0       | 1\nPUSH %RBX                              | 1     | 0     | 0    | 0    | 0    | 1     | 1    | 0  | 0       | 1\nLEA (%RDI),%RBX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nAND $-0x40,%RSP                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nLEA -0x12c0(%RSP),%RSP                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV 0x30(%RBP),%RAX                    | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nMOV %RDX,0xcf0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %RCX,0xce0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV (%RAX),%R13D                       | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nMOV %RSI,0x1180(%RSP)                  | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %R8,0x188(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %R9,0x180(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nCALL 2080 <@plt_start@+0x60>           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 2\nLEA (%RAX),%R12D                       | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nCALL 2190 <@plt_start@+0x170>          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 2\nLEA (%RAX),%ECX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nLEA (%R13),%EAX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nSUB $0x2,%EAX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %EAX,%EDX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nSAR $0x1f,%EDX                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nIDIV %R12D                             | 29    | 14.50 | 0    | 0    | 0    | 14.50 | 0    | 0  | 37-49   | 22-26\nCMP %EDX,%ECX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nJL 2bbc4 <jacu_+0x54d4>                | 1     | 0     | 0    | 0    | 0    | 0     | 1    | 0  | 0       | 1-2\nIMUL %EAX,%ECX                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 3       | 1\nADD %EDX,%ECX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nADD %ECX,%EAX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nCMP %EAX,%ECX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nJGE 2bb95 <jacu_+0x54a5>               | 1     | 0     | 0    | 0    | 0    | 0     | 1    | 0  | 0       | 1-2\nMOV 0x28(%RBP),%RSI                    | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nXOR %R10D,%R10D\nVMOVSD 0x15f29(%RIP),%XMM9             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV $-0x1f,%RDX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x16318(%RIP),%XMM22            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD %XMM9,%XMM9,%XMM12              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 2       | 1\nMOV (%RSI),%R8D                        | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nVXORPD 0x11960(%RIP),%XMM12,%XMM12     | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 2       | 0.50\nMOV 0x16272(%RIP),%ESI                 | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nVMOVSD 0x162f2(%RIP),%XMM11            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV %R8D,%EDI                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nMOVSXD %R8D,%R15                       | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nADD $0x1,%EDI                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %R15,%R12                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nMOVSXD %EDI,%R9                        | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nMOVSXD %R13D,%RDI                      | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nADD $0x1,%R9                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nLEA 0x2(%R8),%R8D                      | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x15ec0(%RIP),%XMM1             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nLEA -0x1(%R13),%R13D                   | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x16294(%RIP),%XMM2             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nCMOVS %R10,%R9                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 2       | 1\nVMOVSD 0x15e90(%RIP),%XMM0             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV %R9,0x168(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %R9,%R14                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nIMUL %RDI,%R9                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nMOV %R14,%R11                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nVMOVSD 0x16246(%RIP),%XMM15            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x1628e(%RIP),%XMM10            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x16256(%RIP),%XMM5             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x16224(%RIP),%XMM16            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nTEST %R9,%R9                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x16269(%RIP),%XMM8             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x16231(%RIP),%XMM4             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nCMOVS %R10,%R9                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 2       | 1\nSAL $0x2,%R12                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nNEG %R11                               | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nADD %R15,%R12                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nSUB %R9,%R11                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x161ee(%RIP),%XMM17            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV %R12,%R15                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nSAL $0x2,%R15                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nVMOVSD 0x1622f(%RIP),%XMM7             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nADD %R12,%R15                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nTEST %R15,%R15                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOVSXD %R8D,%R12                       | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nVMOVSD 0x161ee(%RIP),%XMM3             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nLEA (%R13),%R8D                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x161b8(%RIP),%XMM18            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nCMOVS %R10,%R15                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 2       | 1\nVMOVSD 0x161fc(%RIP),%XMM6             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV %R15,0x178(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nSUB %R15,%RDX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x161b9(%RIP),%XMM14            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nLEA 0xa(%R12,%R12,4),%R15              | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nVMOVSD 0x16182(%RIP),%XMM20            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nTEST %R15,%R15                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x15ded(%RIP),%XMM23            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x15dcb(%RIP),%XMM24            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nCMOVS %R10,%R15                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 2       | 1\nIMUL %R15,%RDI                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nMOV %R15,0x170(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nTEST %RDI,%RDI                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nCMOVS %R10,%RDI                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 2       | 1\nSUB %EAX,%R13D                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %R13D,0xcd8(%RSP)                  | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV $0x4,%R10D                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV 0x16118(%RIP),%R13D                | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nSUB %R15,%R10                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %R10,%R12                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nSUB %ECX,%R8D                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %R8D,0xcdc(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nSUB %RDI,%R12                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %R13D,0x10dc(%RSP)                 | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nCMP %R13D,%ESI                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD 0x15d5b(%RIP),%XMM21            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nJL 2bb95 <jacu_+0x54a5>                | 1     | 0     | 0    | 0    | 0    | 0     | 1    | 0  | 0       | 1-2\nMOVSXD %R8D,%RAX                       | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nLEA (%R14),%RCX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nIMUL %RAX,%RCX                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nLEA (%R15),%R8                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMULSD %XMM2,%XMM1,%XMM13              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVADDSD %XMM22,%XMM22,%XMM29            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nIMUL %RAX,%R15                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nVMOVSD 0x10918(%RIP),%XMM31            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM9,%ZMM19                   | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMOVAPD %ZMM9,%ZMM27                   | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nMOV %RCX,0xce8(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA 0x1(%RAX),%RCX                     | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVSUBSD %XMM1,%XMM12,%XMM12             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD 0x11282(%RIP),%XMM26            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV %R15,0xcd0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%R14),%R15                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nIMUL %RCX,%R15                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nVFMADD231SD %XMM11,%XMM9,%XMM13        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD231SD %XMM15,%XMM0,%XMM13        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD132SD %XMM29,%XMM31,%XMM13       | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nIMUL %R8,%RCX                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nVMOVSD %XMM13,0x12a8(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD 0x1128e(%RIP),%XMM13            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nMOV %R15,0x1f0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%R8),%R15                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV 0x178(%RSP),%R8                    | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nVFNMSUB132SD %XMM13,%XMM1,%XMM19       | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nMOV %RCX,0xcc8(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOVSXD %ESI,%RCX                       | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nMOV %RCX,0x138(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVSUBSD %XMM0,%XMM19,%XMM25             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nIMUL %R8,%RAX                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nVMULSD %XMM5,%XMM1,%XMM31              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD132SD %XMM13,%XMM1,%XMM27        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVADDSD %XMM27,%XMM0,%XMM28             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM29,%XMM25,%XMM30            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVAPD %ZMM1,%ZMM25                   | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVFNMSUB132SD %XMM13,%XMM9,%XMM25       | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVSUBSD %XMM0,%XMM25,%XMM27             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nADD %RAX,%RDX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVFNMADD231SD %XMM13,%XMM0,%XMM12       | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nMOV %RDX,0x1c0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%R8),%RDX                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nNEG %RDX                               | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVFMADD231SD %XMM10,%XMM9,%XMM31        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nSAL $0x3,%RDX                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nVFMADD231SD %XMM16,%XMM0,%XMM31        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nMOV %RDX,0x140(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%RCX,%RCX,4),%RDX                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nLEA (%RDX,%RDX,4),%RCX                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nNEG %R15                               | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nSUB %R8,%RCX                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nSUB %RDI,%R15                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV 0x18(%RBP),%R8                     | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nADD %RCX,%RAX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV 0x180(%RSP),%RCX                   | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nSAL $0x3,%RAX                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nVMULSD %XMM4,%XMM1,%XMM25              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nADD %RAX,%R8                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %RDX,0x110(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nADD %RAX,%RCX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %RCX,0x1d8(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOVSXD (%RBX),%RCX                     | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nVMULSD %XMM29,%XMM31,%XMM19            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVAPD %ZMM1,%ZMM31                   | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nMOV 0x188(%RSP),%RDX                   | 1     | 0     | 0    | 1    | 0    | 0     | 0    | 0  | 4       | 1\nVFMADD231SD %XMM8,%XMM9,%XMM25         | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nMOV %R8,0x1e8(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%RCX),%R8                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nIMUL %R9,%R8                           | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nVFMADD231SD %XMM17,%XMM0,%XMM25        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM29,%XMM26,%XMM26            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nADD %RAX,%RDX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nIMUL %RDI,%RCX                         | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 5       | 2\nADD 0x10(%RBP),%RAX                    | 1     | 0     | 0    | 1    | 0    | 0.50  | 0.50 | 0  | 1       | 1\nVMULSD %XMM29,%XMM12,%XMM12            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD132SD %XMM13,%XMM9,%XMM31        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM28,0x1178(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nLEA (%R8),%RBX                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMULSD %XMM29,%XMM27,%XMM28            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nADD %R11,%RBX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM19,0x1170(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVADDSD %XMM31,%XMM0,%XMM19             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM29,%XMM25,%XMM27            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nLEA (%R8,%R9,1),%R9                    | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %RAX,0x1d0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%RCX),%RAX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nADD %R12,%RAX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nLEA (%R8),%R12                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %RDX,0x1e0(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nSUB %R14,%R12                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %RBX,0x1c8(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%R10,%RCX,1),%R14                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM29,0x10d0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nLEA 0x1(%RSI),%EBX                     | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM30,0x10c8(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nSUB %R13D,%EBX                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %RAX,0x160(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVBROADCASTSD %XMM30,%ZMM30             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM26,0x10c0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nMOV %EBX,%R10D                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nVMOVSD %XMM28,0x1168(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nLEA (%RBX),%R8D                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM19,0x1160(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nAND $-0x8,%R10D                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM27,0x1158(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM26,%ZMM26             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM12,0x1150(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVADDSD %XMM1,%XMM9,%XMM12              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD 0x11592(%RIP),%XMM31            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nLEA (%RSI),%EAX                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMULSD 0x11586(%RIP),%XMM1,%XMM25      | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nSUB %R10D,%EAX                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVFMADD132SD %XMM0,%XMM12,%XMM13        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVAPD %ZMM13,%ZMM28                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMOVSD %XMM13,0x10b8(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVADDSD %XMM12,%XMM0,%XMM12             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM3,%XMM1,%XMM13              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD %XMM28,%ZMM28             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nSHR $0x3,%R8D                          | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nLEA (%RCX,%RDI,1),%RDI                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVFMADD231SD 0x11546(%RIP),%XMM9,%XMM25 | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVAPD %ZMM25,%ZMM19                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVFMADD231SD 0x11536(%RIP),%XMM0,%XMM19 | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM19,0x10a8(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM23,%XMM22,%XMM23            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nLEA (%R9,%R11,1),%R11                  | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVFMADD231SD %XMM7,%XMM9,%XMM13         | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD231SD %XMM18,%XMM0,%XMM13        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM29,%XMM13,%XMM13            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nLEA (%RDI,%R15,1),%RDX                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nSAL $0x6,%R8                           | 1     | 0     | 0    | 0    | 0    | 1     | 0    | 0  | 1       | 1\nVMULSD %XMM24,%XMM22,%XMM24            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM13,0x1148(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD 0x114f1(%RIP),%XMM1,%XMM13      | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVFMADD132SD %XMM9,%XMM13,%XMM31        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD231SD 0x114e2(%RIP),%XMM9,%XMM13 | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVFMADD231SD 0x114e1(%RIP),%XMM0,%XMM13 | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM13,0x10a0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM13,%ZMM27                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVFMADD231SD 0x114c0(%RIP),%XMM0,%XMM31 | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMULSD 0x114c8(%RIP),%XMM12,%XMM13     | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM31,0x10b0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD %XMM13,0x1140(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM29,%ZMM13                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMULSD %XMM13,%XMM12,%XMM12            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM19,%XMM13,%XMM25            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM29,%XMM31,%XMM29            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD %XMM31,%ZMM31             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD 0x1148f(%RIP),%XMM12,%XMM12     | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM25,0x1130(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM27,%ZMM25                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVBROADCASTSD %XMM25,%ZMM25             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM29,0x1138(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM19,%ZMM29                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMULSD %XMM27,%XMM13,%XMM19            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD %XMM29,%ZMM29             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM12,0x1120(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM14,%XMM1,%XMM12             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM1,%XMM22,%XMM1              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM19,0x1128(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVFMADD231SD %XMM6,%XMM9,%XMM12         | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVFMADD231SD %XMM20,%XMM0,%XMM12        | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM13,%XMM12,%XMM27            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD %XMM13,%ZMM13             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD %XMM9,%XMM22,%XMM12             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM1,%XMM2,%XMM2               | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM27,0x1118(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM1,%XMM4,%XMM4               | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM12,0x108(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM12,%XMM11,%XMM9             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM12,%XMM10,%XMM10            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM12,%XMM8,%XMM8              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVXORPD 0x113c4(%RIP),%XMM9,%XMM11      | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 2       | 0.50\nVMULSD 0x10e82(%RIP),%XMM23,%XMM9      | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM11,0x12a0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM12,%XMM7,%XMM11             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM12,%XMM12,%XMM7             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 2       | 1\nVMOVSD %XMM10,0x1098(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM10,%ZMM10             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM8,0x1090(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM8,%ZMM8               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM9,0x1298(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD 0x11399(%RIP),%XMM9             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM12,%XMM9,%XMM12             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD 0x11384(%RIP),%XMM9             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD %XMM11,0x1088(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM11,%ZMM11             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD %XMM1,%XMM3,%XMM3               | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM12,0x1110(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM7,%XMM9,%XMM12              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMULSD %XMM7,%XMM6,%XMM6               | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM12,0x1108(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD 0x1135f(%RIP),%XMM9             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM7,%XMM9,%XMM12              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVXORPD 0x1132b(%RIP),%XMM2,%XMM9       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 2       | 0.50\nVMOVSD %XMM1,0x100(%RSP)               | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM7,%ZMM7               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD %XMM1,%XMM5,%XMM2               | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM9,0x1290(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD 0x10dcd(%RIP),%XMM24,%XMM5      | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM12,0x1100(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD 0x1130c(%RIP),%XMM12            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x1130c(%RIP),%XMM9             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD %XMM6,0x1080(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM6,%ZMM6               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM5,0x1288(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD %XMM1,%XMM1,%XMM5               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 2       | 1\nVMULSD %XMM1,%XMM12,%XMM1              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM2,0x1078(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM2,%ZMM2               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD %XMM5,%XMM9,%XMM12              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM4,0x1070(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM4,%ZMM4               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD %XMM5,%XMM14,%XMM14             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM1,0x10f8(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD 0x112bd(%RIP),%XMM1             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM5,%XMM1,%XMM9               | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD %XMM5,%ZMM5               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM12,0x10f0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM0,%XMM22,%XMM1              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD 0x10d5c(%RIP),%XMM12            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM21,%XMM22,%XMM22            | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM3,0x1068(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM3,%ZMM3               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM9,0x10e8(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM1,%XMM15,%XMM0              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM14,0x1060(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM14,%ZMM14             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMULSD %XMM1,%XMM16,%XMM21             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nMOV %R12,0x150(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nLEA (%RSI),%R12D                       | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMULSD %XMM1,%XMM17,%XMM16             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nSUB %R13D,%R12D                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVXORPD 0x11221(%RIP),%XMM0,%XMM15      | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 2       | 0.50\nLEA (%RCX),%R13                        | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMULSD 0x11244(%RIP),%XMM22,%XMM17     | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nADD %R15,%R13                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM15,0x1280(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nCMP $0x6,%R12D                         | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMULSD %XMM1,%XMM12,%XMM15             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM1,0x38(%RSP)                | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nCMOVBE %ESI,%EAX                       | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 2       | 1\nVMULSD 0x10cb5(%RIP),%XMM22,%XMM19     | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 6       | 0.50\nVMOVSD %XMM21,0x1050(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nCLTQ\nVMULSD %XMM1,%XMM18,%XMM18             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nLEA (%RAX,%RAX,4),%RSI                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nVMOVSD %XMM15,0x1058(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nLEA (%RSI,%RSI,4),%RCX                 | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nMOV %R14,0x158(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVBROADCASTSD %XMM15,%ZMM15             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM19,0x11b8(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD %XMM16,0x1048(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD %XMM18,0x10e0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD %XMM17,0x1040(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD 0x1119d(%RIP),%XMM27            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x1119b(%RIP),%XMM18            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD 0x1119b(%RIP),%XMM9             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM1,%XMM27,%XMM19             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVMOVAPD %ZMM30,0x7c0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMULSD %XMM1,%XMM18,%XMM27             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD 0x1170(%RSP),%ZMM30       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM1,%XMM9,%XMM12              | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD 0x1178(%RSP),%ZMM18       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMULSD %XMM1,%XMM20,%XMM20             | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 6       | 0.50\nVBROADCASTSD %XMM1,%ZMM1               | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM26,0x800(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM18,0x840(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1168(%RSP),%ZMM26       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1160(%RSP),%ZMM18       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM30,0x880(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1158(%RSP),%ZMM30       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM26,0x8c0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM18,0x900(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM30,0x940(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1148(%RSP),%ZMM18       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1150(%RSP),%ZMM26       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1140(%RSP),%ZMM30       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVSD %XMM12,0x1028(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM12,%ZMM12             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVSD %XMM20,0x1020(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM18,0xa00(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM22,%ZMM18             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM31,0xa40(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM29,0xa80(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM25,0xac0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM23,%ZMM25                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMOVSD %XMM19,0x1038(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVSD %XMM27,0x1030(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nMOV %EBX,0x128(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %R12D,0x10d8(%RSP)                 | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %R13,0x148(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVMOVAPD %ZMM26,0x980(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM28,0x9c0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM30,0xb00(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM13,0xb40(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1138(%RSP),%ZMM0        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1130(%RSP),%ZMM9        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM0,0xb80(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1120(%RSP),%ZMM0        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM9,0xbc0(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM0,0xc40(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1118(%RSP),%ZMM9        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1110(%RSP),%ZMM0        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1128(%RSP),%ZMM13       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM9,0xc80(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM7,0xc0(%RSP)               | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x1108(%RSP),%ZMM9        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x1100(%RSP),%ZMM7        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM10,0x780(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM11,0x700(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM0,0x6c0(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD 0x10f8(%RSP),%ZMM10       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x10f0(%RSP),%ZMM11       | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVBROADCASTSD 0x10e8(%RSP),%ZMM0        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM13,0xc00(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM23,%ZMM13             | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM8,0x740(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM22,%ZMM23                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMOVAPD %ZMM9,0x680(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM21,%ZMM9              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM7,0x640(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM16,%ZMM7              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM6,0x600(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM17,%ZMM6              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM5,0x80(%RSP)               | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM24,%ZMM8              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM2,0x5c0(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM19,%ZMM2              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM4,0x580(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM27,%ZMM4              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM3,0x540(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVBROADCASTSD %XMM20,%ZMM3              | 1     | 1     | 0    | 0    | 0    | 0     | 0    | 0  | 5       | 1\nVMOVAPD %ZMM10,0x500(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM13,%ZMM22                  | 1     | 0.50  | 0.50 | 0    | 0    | 0     | 0    | 0  | 2       | 0.50\nVMOVAPD %ZMM11,0x4c0(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM0,0x480(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM14,0x440(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nMOV %R11,0x120(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVBROADCASTSD 0x10e0(%RSP),%ZMM5        | 1     | 0.50  | 0.50 | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD %ZMM1,0x40(%RSP)               | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nMOV %RDX,0x118(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVMOVAPD %ZMM15,0x400(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM9,0x3c0(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM7,0x380(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM6,0x340(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM5,0x300(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM2,0x2c0(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM4,0x280(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM12,0x240(%RSP)             | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nVMOVAPD %ZMM3,0x200(%RSP)              | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 2       | 1\nMOV %R8,0x130(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %R10D,0x12c(%RSP)                  | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %RAX,0x190(%RSP)                   | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %RSI,0x30(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nMOV %RCX,0x28(%RSP)                    | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nVMOVDQA64 0x10ec0(%RIP),%ZMM21         | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD 0x10ef6(%RIP),%ZMM31           | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD 0x10f6c(%RIP),%ZMM29           | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD 0x10fa2(%RIP),%ZMM1            | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nVMOVAPD 0x11058(%RIP),%ZMM20           | 1     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 0  | 5       | 0.50\nNOPL (%RAX,%RAX,1)                     | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\nLEA -0x28(%RBP),%RSP                   | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nPOP %RBX                               | 2     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nPOP %R12                               | 2     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nPOP %R13                               | 2     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nPOP %R14                               | 2     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nPOP %R15                               | 2     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nPOP %RBP                               | 2     | 0     | 0    | 0.50 | 0.50 | 0     | 0    | 1  | 0       | 1\nRET\nADD $0x1,%EAX                          | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 1       | 0.50\nXOR %EDX,%EDX\nJMP 26761 <jacu_+0x71>                 | 1     | 0     | 0    | 0    | 0    | 0     | 1    | 0  | 0       | 2\nXCHG %AX,%AX                           | 1     | 0     | 0    | 0    | 0    | 0.50  | 0.50 | 0  | 0       | 0.50\n",
        },
      },
      header = {
        "Warnings:\nget_path_cqa_results:\n - Detected a function call instruction: ignoring called function instructions.\nRerun with --follow-calls=append to include them to analysis  or with --follow-calls=inline to simulate inlining.\n",
        "1% of peak computational performance is used (0.45 out of 32.00 FLOP per cycle (GFLOPS @ 1GHz))",
      },
      brief = {
      },
      gain = {
        {
          workaround = " - Try to reorganize arrays of structures to structures of arrays\n - Consider to permute loops (see vectorization gain report)\n - To reference allocatable arrays, use \"allocatable\" instead of \"pointer\" pointers or qualify them with the \"contiguous\" attribute (Fortran 2008)\n - For structures, limit to one indirection. For example, use a_b%c instead of a%b%c with a_b set to a%b before this function\n",
          title = "Code clean check",
          txt = "Detected a slowdown caused by scalar integer instructions (typically used for address computation).\nBy removing them, you can lower the cost of an iteration from 247.00 to 157.00 cycles (1.57x speedup).",
        },
        {
          workaround = " - Try another compiler or update/tune your current one\n - Make array accesses unit-stride:\n  * If your function streams arrays of structures (AoS), try to use structures of arrays instead (SoA):\ndo i a(i)%x = b(i)%x (slow, non stride 1) => do i a%x(i) = b%x(i) (fast, stride 1)\n",
          details = "19% of SSE/AVX instructions are used in vector version (process two or more data elements in vector registers):\n - 11% of SSE/AVX loads are used in vector version.\n - 33% of SSE/AVX stores are used in vector version.\n - 0% of SSE/AVX addition or subtraction instructions are used in vector version.\n - 0% of SSE/AVX multiply instructions are used in vector version.\n - 0% of SSE/AVX fused multiply-add instructions are used in vector version.\n - 0% of SSE/AVX nil are used in vector version.\n - 21% of SSE/AVX instructions that are not load, store, addition, subtraction nor multiply instructions are used in vector version.\nSince your execution units are vector units, only a fully vectorized function can use their full power.\n",
          title = "Vectorization",
          txt = "Your function is not vectorized.\nOnly 28% of vector register length is used (average across all SSE/AVX instructions).\nBy fully vectorizing your function, you can lower the cost of an iteration from 247.00 to 123.91 cycles (1.99x speedup).",
        },
        {
          title = "Execution units bottlenecks",
          txt = "Found no such bottlenecks but see expert reports for more complex bottlenecks.",
        },
      },
      potential = {
        {
          workaround = "Try to change order in which elements are evaluated (using parentheses) in arithmetic expressions containing both ADD/SUB and MUL operations to enable your compiler to generate FMA instructions wherever possible.\nFor instance a + b*c is a valid FMA (MUL then ADD).\nHowever (a+b)* c cannot be translated into an FMA (ADD then MUL).",
          title = "FMA",
          txt = "Detected 23 FMA (fused multiply-add) operations.\nPresence of both ADD/SUB and MUL operations.",
        },
      },
    },
  common = {
    header = {
      "The function is defined in /users/user2222/NPB3.4.1-MZ/NPB3.4-MZ-MPI/LU-MZ/jacu.f90:5,37-59,65-73,79-87,93-94,107-172,182,189-248,258-262,269-323,333-339,345-349,356.\n",
      "Warnings:\nget_cqa_results:\n - Ignoring paths for analysis\n",
    },
  },
}
