# 64-Bit-Full-Adder-Design-in-Vivado
IP Based 64-Bit Full Adder Design in Xilinx Vivado, involving Verifications using Virtual I/O and Integrated Logic Analyzer.


   ![](https://github.com/3a3del/64-Bit-Full-Adder-Design-in-Vivado/blob/main/Sch.PNG)     
