#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Apr 28 21:15:10 2025
# Process ID: 2052
# Current directory: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent24864 D:\FPGA_Learning_Journey\Pro\OV5640_DDR3_HDMI_UDP_sobel___v2\project\project_1.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.xpr
INFO: [Project 1-313] Project file moved from 'D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/project' since last save.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/uart/top_uart_tb.v', nor could it be found using path 'D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___/src/uart/top_uart_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1010.832 ; gain = 292.656
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210299847714
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.runs/impl_1/ddr3_test.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_project project D:/FPGA_Learning_Journey/Pro/SEG_LED___/project -part xc7a35tfgg484-2
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
set_property simulator_language Verilog [current_project]
add_files -norecurse D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v
update_compile_order -fileset sources_1
add_files -norecurse D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: top
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
ERROR: [Synth 8-1873] declarations not allowed in unnamed block [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v:44]
ERROR: [Synth 8-1002] num is not a constant [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v:45]
INFO: [Synth 8-2350] module seg_led ignored due to previous errors [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v:1]
Failed to read verilog 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v'
2 Infos, 0 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
launch_runs synth_1 -jobs 12
[Mon Apr 28 22:05:06 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1/runme.log
add_files -norecurse D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v
update_compile_order -fileset sources_1
current_project project_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: ddr3_test
WARNING: [Synth 8-2507] parameter declaration becomes local in i2c_ctrl with formal parameter declaration list [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/i2c_ctrl.v:37]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2c_ctrl with formal parameter declaration list [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/i2c_ctrl.v:39]
WARNING: [Synth 8-2507] parameter declaration becomes local in i2c_ctrl with formal parameter declaration list [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/i2c_ctrl.v:56]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2985.930 ; gain = 15.742
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ddr3_test' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:2]
	Parameter H_PIXEL bound to: 24'b000000000000001010000000 
	Parameter V_PIXEL bound to: 24'b000000000000000111100000 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:18]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:19]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:83]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:84]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:253]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:254]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:255]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:256]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:299]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:300]
INFO: [Synth 8-6157] synthesizing module 'IBUFG' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33402]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFG' (1#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:33402]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (2#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:1075]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (3#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_1' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_1' (4#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_hdmi' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/hdmi/top_hdmi.v:1]
INFO: [Synth 8-6157] synthesizing module 'vga_timing_ctrl' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/hdmi/vga_timing_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vga_timing_ctrl' (5#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/hdmi/vga_timing_ctrl.v:1]
WARNING: [Synth 8-689] width (32) of port connection 'pix_data' does not match port width (24) of module 'vga_timing_ctrl' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/hdmi/top_hdmi.v:54]
INFO: [Synth 8-6157] synthesizing module 'hdmi_ctrl' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/hdmi/hdmi_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'encode' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/hdmi/encode.v:3]
	Parameter CTRLTOKEN0 bound to: 10'b1101010100 
	Parameter CTRLTOKEN1 bound to: 10'b0010101011 
	Parameter CTRLTOKEN2 bound to: 10'b0101010100 
	Parameter CTRLTOKEN3 bound to: 10'b1010101011 
INFO: [Synth 8-6155] done synthesizing module 'encode' (6#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/hdmi/encode.v:3]
INFO: [Synth 8-6157] synthesizing module 'par2ser' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/hdmi/par2ser.v:1]
INFO: [Synth 8-6157] synthesizing module 'ODDR' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-6155] done synthesizing module 'ODDR' (7#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:49681]
INFO: [Synth 8-6157] synthesizing module 'OBUFDS' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFDS' (8#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:46225]
INFO: [Synth 8-6155] done synthesizing module 'par2ser' (9#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/hdmi/par2ser.v:1]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_ctrl' (10#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/hdmi/hdmi_ctrl.v:1]
INFO: [Synth 8-6155] done synthesizing module 'top_hdmi' (11#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/hdmi/top_hdmi.v:1]
INFO: [Synth 8-6157] synthesizing module 'ov5640_top' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/ov5640_top.v:3]
	Parameter SLAVE_ADDR bound to: 7'b0111100 
	Parameter BIT_CTRL bound to: 1'b1 
	Parameter CLK_FREQ bound to: 26'b01011111010111100001000000 
	Parameter I2C_FREQ bound to: 18'b111101000010010000 
INFO: [Synth 8-6157] synthesizing module 'i2c_ctrl' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/i2c_ctrl.v:10]
	Parameter DEVICE_ADDR bound to: 7'b0111100 
	Parameter SYS_CLK_FREQ bound to: 26'b01011111010111100001000000 
	Parameter SCL_FREQ bound to: 18'b111101000010010000 
	Parameter CNT_CLK_MAX bound to: 26'b00000000000000000000001100 
	Parameter CNT_START_MAX bound to: 8'b01100100 
	Parameter IDLE bound to: 4'b0000 
	Parameter START_1 bound to: 4'b0001 
	Parameter SEND_D_ADDR bound to: 4'b0010 
	Parameter ACK_1 bound to: 4'b0011 
	Parameter SEND_B_ADDR_H bound to: 4'b0100 
	Parameter ACK_2 bound to: 4'b0101 
	Parameter SEND_B_ADDR_L bound to: 4'b0110 
	Parameter ACK_3 bound to: 4'b0111 
	Parameter WR_DATA bound to: 4'b1000 
	Parameter ACK_4 bound to: 4'b1001 
	Parameter START_2 bound to: 4'b1010 
	Parameter SEND_RD_ADDR bound to: 4'b1011 
	Parameter ACK_5 bound to: 4'b1100 
	Parameter RD_DATA bound to: 4'b1101 
	Parameter N_ACK bound to: 4'b1110 
	Parameter STOP bound to: 4'b1111 
INFO: [Synth 8-226] default block is never used [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/i2c_ctrl.v:124]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/i2c_ctrl.v:236]
INFO: [Synth 8-226] default block is never used [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/i2c_ctrl.v:260]
INFO: [Synth 8-6155] done synthesizing module 'i2c_ctrl' (12#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/i2c_ctrl.v:10]
INFO: [Synth 8-6157] synthesizing module 'ov5640_cfg' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/ov5640_cfg.v:3]
	Parameter REG_NUM bound to: 8'b11111011 
	Parameter CNT_WAIT_MAX bound to: 15'b100111000100000 
INFO: [Synth 8-6155] done synthesizing module 'ov5640_cfg' (13#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/ov5640_cfg.v:3]
INFO: [Synth 8-6157] synthesizing module 'ov5640_data' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/ov5640_data.v:3]
	Parameter PIC_WAIT bound to: 4'b1010 
INFO: [Synth 8-6155] done synthesizing module 'ov5640_data' (14#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/ov5640_data.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ov5640_top' (15#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ov5640/ov5640_top.v:3]
INFO: [Synth 8-6157] synthesizing module 'vip' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/vip/vip.v:2]
	Parameter SOBEL_THRESHOLD bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/vip/rgb2ycbcr.v:2]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (16#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/vip/rgb2ycbcr.v:2]
INFO: [Synth 8-6157] synthesizing module 'vip_sobel_edge_detector' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/vip/vip_sobel_edge_detector.v:1]
	Parameter SOBEL_THRESHOLD bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vip_matrix_generate_3x3_8bit' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/vip/vip_matrix_generate_3x3_8bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'line_shift_ram_8bit' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/vip/line_shift_ram_8bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (17#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'line_shift_ram_8bit' (18#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/vip/line_shift_ram_8bit.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vip_matrix_generate_3x3_8bit' (19#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/vip/vip_matrix_generate_3x3_8bit.v:1]
INFO: [Synth 8-6157] synthesizing module 'cordic' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/cordic_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'cordic' (20#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/cordic_stub.v:6]
WARNING: [Synth 8-689] width (11) of port connection 'm_axis_dout_tdata' does not match port width (16) of module 'cordic' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/vip/vip_sobel_edge_detector.v:132]
INFO: [Synth 8-6155] done synthesizing module 'vip_sobel_edge_detector' (21#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/vip/vip_sobel_edge_detector.v:1]
INFO: [Synth 8-6155] done synthesizing module 'vip' (22#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/vip/vip.v:2]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr_top' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ddr_top.v:3]
	Parameter DDR_WR_LEN bound to: 8 - type: integer 
	Parameter DDR_RD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_ctrl' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ctrl.v:3]
	Parameter DDR_WR_LEN bound to: 8 - type: integer 
	Parameter DDR_RD_LEN bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wr_fifo' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/wr_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'wr_fifo' (23#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/wr_fifo_stub.v:6]
WARNING: [Synth 8-689] width (64) of port connection 'din' does not match port width (16) of module 'wr_fifo' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ctrl.v:295]
WARNING: [Synth 8-689] width (10) of port connection 'rd_data_count' does not match port width (11) of module 'wr_fifo' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ctrl.v:303]
WARNING: [Synth 8-689] width (12) of port connection 'wr_data_count' does not match port width (13) of module 'wr_fifo' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ctrl.v:304]
INFO: [Synth 8-6157] synthesizing module 'rd_fifo' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/rd_fifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rd_fifo' (24#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/rd_fifo_stub.v:6]
WARNING: [Synth 8-689] width (64) of port connection 'dout' does not match port width (16) of module 'rd_fifo' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ctrl.v:317]
WARNING: [Synth 8-689] width (12) of port connection 'rd_data_count' does not match port width (13) of module 'rd_fifo' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ctrl.v:322]
WARNING: [Synth 8-689] width (10) of port connection 'wr_data_count' does not match port width (11) of module 'rd_fifo' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ctrl.v:323]
WARNING: [Synth 8-5788] Register wr_burst_addr_reg_reg in module axi_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ctrl.v:104]
WARNING: [Synth 8-5788] Register rd_burst_addr_reg_reg in module axi_ctrl is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ctrl.v:108]
INFO: [Synth 8-6155] done synthesizing module 'axi_ctrl' (25#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ctrl.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi_master_write' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_master_write.v:3]
	Parameter S_WR_IDLE bound to: 3'b000 
	Parameter S_WA_WAIT bound to: 3'b001 
	Parameter S_WA_START bound to: 3'b010 
	Parameter S_WD_WAIT bound to: 3'b011 
	Parameter S_WD_PROC bound to: 3'b100 
	Parameter S_WR_WAIT bound to: 3'b101 
	Parameter S_WR_DONE bound to: 3'b110 
WARNING: [Synth 8-6014] Unused sequential element reg_w_last_reg was removed.  [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_master_write.v:103]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_write' (26#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_master_write.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi_master_read' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_master_read.v:3]
	Parameter S_RD_IDLE bound to: 3'b000 
	Parameter S_RA_WAIT bound to: 3'b001 
	Parameter S_RA_START bound to: 3'b010 
	Parameter S_RD_WAIT bound to: 3'b011 
	Parameter S_RD_PROC bound to: 3'b100 
	Parameter S_RD_DONE bound to: 3'b101 
INFO: [Synth 8-155] case statement is not full and has no default [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_master_read.v:82]
WARNING: [Synth 8-6014] Unused sequential element reg_rd_len_reg was removed.  [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_master_read.v:79]
INFO: [Synth 8-6155] done synthesizing module 'axi_master_read' (27#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_master_read.v:3]
INFO: [Synth 8-6157] synthesizing module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/axi_ddr_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr' (28#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/axi_ddr_stub.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'ddr3_dm' does not match port width (2) of module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ddr_top.v:265]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_awaddr' does not match port width (28) of module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ddr_top.v:282]
WARNING: [Synth 8-689] width (32) of port connection 's_axi_araddr' does not match port width (28) of module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ddr_top.v:305]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_arlock' does not match port width (1) of module 'axi_ddr' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ddr_top.v:309]
WARNING: [Synth 8-7023] instance 'u_axi_ddr' of module 'axi_ddr' has 67 connections declared, but only 66 given [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ddr_top.v:250]
INFO: [Synth 8-6155] done synthesizing module 'axi_ddr_top' (29#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/axi_ddr3_rw/axi_ddr_top.v:3]
WARNING: [Synth 8-689] width (16) of port connection 'data_rd' does not match port width (64) of module 'axi_ddr_top' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:220]
WARNING: [Synth 8-689] width (2) of port connection 'ddr3_dm' does not match port width (4) of module 'axi_ddr_top' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:245]
INFO: [Synth 8-6157] synthesizing module 'eth_udp_send' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/eth_udp_send.v:1]
	Parameter data_length bound to: 15'b000010100000010 
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/eth_udp_send.v:25]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/eth_udp_send.v:26]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/eth_udp_send.v:27]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/eth_udp_send.v:28]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/eth_udp_send.v:31]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/eth_udp_send.v:32]
INFO: [Synth 8-6157] synthesizing module 'eth_udp_tx_gmii' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/eth_udp_tx_gmii.v:2]
	Parameter ETH_type bound to: 16'b0000100000000000 
	Parameter IP_ver bound to: 4'b0100 
	Parameter IP_hdr_len bound to: 4'b0101 
	Parameter IP_tos bound to: 8'b00000000 
	Parameter IP_id bound to: 16'b0000000000000000 
	Parameter IP_rsv bound to: 1'b0 
	Parameter IP_df bound to: 1'b0 
	Parameter IP_mf bound to: 1'b0 
	Parameter IP_frag_offset bound to: 13'b0000000000000 
	Parameter IP_ttl bound to: 8'b01000000 
	Parameter IP_protocol bound to: 8'b00010001 
	Parameter IDLE bound to: 9'b000000001 
	Parameter TX_PREAMBLE bound to: 9'b000000010 
	Parameter TX_ETH_HEADER bound to: 9'b000000100 
	Parameter TX_IP_HEADER bound to: 9'b000001000 
	Parameter TX_UDP_HEADER bound to: 9'b000010000 
	Parameter TX_DATA bound to: 9'b000100000 
	Parameter TX_FILL_DATA bound to: 9'b001000000 
	Parameter TX_CRC bound to: 9'b010000000 
	Parameter TX_DLY bound to: 9'b100000000 
INFO: [Synth 8-6157] synthesizing module 'ip_checksum' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/ip_checksum.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ip_checksum' (30#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/ip_checksum.v:2]
INFO: [Synth 8-6157] synthesizing module 'CRC32_d8' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/crc32_d8.v:2]
	Parameter Tp bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CRC32_d8' (31#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/crc32_d8.v:2]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_tx_gmii' (32#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/eth_udp_tx_gmii.v:2]
INFO: [Synth 8-6157] synthesizing module 'eth_dcfifo' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/eth_dcfifo_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eth_dcfifo' (33#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/.Xil/Vivado-2052-DESKTOP-I8GGJRG/realtime/eth_dcfifo_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'rd_data_count' does not match port width (13) of module 'eth_dcfifo' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/eth_udp_send.v:101]
INFO: [Synth 8-6157] synthesizing module 'gmii_to_rgmii' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/gmii_to_rgmii.v:1]
INFO: [Synth 8-6155] done synthesizing module 'gmii_to_rgmii' (34#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/gmii_to_rgmii.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'eth_udp_tx_gmii_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/eth_udp_send.v:68]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'eth_dcfifor_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/eth_udp_send.v:90]
INFO: [Synth 8-6155] done synthesizing module 'eth_udp_send' (35#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/udp_tx/eth_udp_send.v:1]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'vip_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:185]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ov5640_top_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:165]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'eth_udp_send_inst'. This will prevent further optimization [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:323]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v-2.8 with 1st driver pin 'ddr3_test:/eth_udp_send_inst/phy_rst_n' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:2]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v-2.8 with 2nd driver pin 'VCC' [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:2]
CRITICAL WARNING: [Synth 8-6858] multi-driven net D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v-2.8 is connected to at least one constant driver which has been preserved, other driver is ignored [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:2]
INFO: [Synth 8-6155] done synthesizing module 'ddr3_test' (36#1) [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/src/ddr3_test.v:2]
WARNING: [Synth 8-3917] design ddr3_test has port led[0] driven by constant 0
WARNING: [Synth 8-3917] design ddr3_test has port phy_rst_n driven by constant 1
WARNING: [Synth 8-3917] design ddr3_test has port ov5640_pwdn driven by constant 0
WARNING: [Synth 8-3917] design ddr3_test has port ov5640_rst_n driven by constant 1
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[3]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[2]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[1]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RID[0]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RRESP[1]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port M_AXI_RRESP[0]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port RD_LEN[9]
WARNING: [Synth 8-3331] design axi_master_read has unconnected port RD_LEN[8]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[3]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[2]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[1]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BID[0]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BRESP[1]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port M_AXI_BRESP[0]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port WR_LEN[9]
WARNING: [Synth 8-3331] design axi_master_write has unconnected port WR_LEN[8]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[63]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[62]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[61]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[60]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[59]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[58]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[57]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[56]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[55]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[54]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[53]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[52]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[51]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[50]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[49]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[48]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[47]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[46]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[45]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[44]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[43]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[42]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[41]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[40]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[39]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[38]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[37]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[36]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[35]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[34]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[33]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[32]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[31]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[30]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[29]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[28]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[27]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[26]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[25]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[24]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[23]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[22]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[21]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[20]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[19]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[18]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[17]
WARNING: [Synth 8-3331] design axi_ctrl has unconnected port data_wr[16]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port sys_clk
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[31]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[30]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[29]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[28]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[27]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[26]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[25]
WARNING: [Synth 8-3331] design top_hdmi has unconnected port pix_data[24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3047.551 ; gain = 77.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3071.430 ; gain = 101.242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3071.430 ; gain = 101.242
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.dcp' for cell 'clk_wiz_1_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/cordic/cordic.dcp' for cell 'vip_inst/u_vip_sobel_edge_detector/u_cordic'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'vip_inst/u_vip_sobel_edge_detector/u_vip_matrix_generate_3x3_8bit/u_line_shift_ram_8bit/u_ram_1024x8_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr.dcp' for cell 'ddr_rw_inst/u_axi_ddr'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.dcp' for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.dcp' for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.dcp' for cell 'eth_udp_send_inst/eth_dcfifor_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.169 . Memory (MB): peak = 3100.766 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 472 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'IBUFG_inst' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 13 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/constraints/axi_ddr.xdc] for cell 'ddr_rw_inst/u_axi_ddr'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/constraints/axi_ddr.xdc:346]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/constraints/axi_ddr.xdc:353]
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/constraints/axi_ddr.xdc] for cell 'ddr_rw_inst/u_axi_ddr'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/axi_ddr/axi_ddr/user_design/constraints/axi_ddr.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr3_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr3_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_board.xdc] for cell 'clk_wiz_1_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xdc] for cell 'clk_wiz_1_inst/inst'
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/constrs_1/new/ddr3.xdc]
WARNING: [Vivado 12-584] No ports matched 'uart_rx_d'. [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/constrs_1/new/ddr3.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'uart_rx_d'. [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/constrs_1/new/ddr3.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'uart_tx_d'. [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/constrs_1/new/ddr3.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'uart_tx_d'. [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/constrs_1/new/ddr3.xdc:8]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/constrs_1/new/ddr3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/constrs_1/new/ddr3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/ddr3_test_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo_clocks.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/rd_fifo/rd_fifo_clocks.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo_clocks.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/wr_fifo/wr_fifo_clocks.xdc] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_clocks.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/eth_dcfifo/eth_dcfifo_clocks.xdc] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0'
Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_late.xdc] for cell 'clk_wiz_1_inst/inst'
Finished Parsing XDC File [d:/FPGA_Learning_Journey/Pro/OV5640_DDR3_HDMI_UDP_sobel___v2/project/project_1.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1_late.xdc] for cell 'clk_wiz_1_inst/inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/rd_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'ddr_rw_inst/axi_ctrl_inst/wr_fifo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr3_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr3_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'eth_udp_send_inst/eth_dcfifor_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ddr3_test_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ddr3_test_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 3224.941 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 109 instances were transformed.
  IBUFG => IBUF: 1 instance 
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 89 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3241.691 ; gain = 271.504
116 Infos, 108 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3241.691 ; gain = 271.504
current_project project
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Apr 28 23:21:45 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Apr 28 23:25:14 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3310.891 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3318.961 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_data[7]} {seg_data[6]} {seg_data[5]} {seg_data[4]} {seg_data[3]} {seg_data[2]} {seg_data[1]} {seg_data[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list {seg_sel_n[5]} {seg_sel_n[4]} {seg_sel_n[3]} {seg_sel_n[2]} {seg_sel_n[1]} {seg_sel_n[0]}]]
place_ports {seg_sel_n[0]} J15
place_ports {seg_sel_n[1]} H17
place_ports {seg_sel_n[2]} H13
place_ports {seg_sel_n[3]} G17
place_ports {seg_sel_n[4]} H18
place_ports {seg_sel_n[5]} G18
place_ports {seg_data[0]} H15
place_ports {seg_data[1]} G16
place_ports {seg_data[2]} L13
place_ports {seg_data[3]} G15
place_ports {seg_data[4]} K13
place_ports {seg_data[5]} G13
place_ports {seg_data[6]} H14
place_ports {seg_data[7]} J14
file mkdir D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.srcs/constrs_1/new
close [ open D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.srcs/constrs_1/new/seg_led.xdc w ]
add_files -fileset constrs_1 D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.srcs/constrs_1/new/seg_led.xdc
set_property target_constrs_file D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.srcs/constrs_1/new/seg_led.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Apr 28 23:29:32 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1/runme.log
[Mon Apr 28 23:29:32 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xelab -wto 83c976d9d7a04c8d8d0a04bef9955d0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 83c976d9d7a04c8d8d0a04bef9955d0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 20 for port 'bin' [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v:49]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 26 for port 'bcd' [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin_2_bcd(W=20)
Compiling module xil_defaultlib.seg_led_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 28 23:29:48 2025...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3874.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 4093.816 ; gain = 219.527
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/top/seg_led_inst}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4111.465 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.srcs/constrs_1/new/seg_led.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.srcs/constrs_1/new/seg_led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Mon Apr 28 23:33:16 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Apr 28 23:34:10 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1/runme.log
[Mon Apr 28 23:34:10 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/runme.log
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 4579.613 ; gain = 3.832
Command: launch_simulation -simset sim_1 -mode behavioral
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/simulate.log"
INFO: [Common 17-17] undo 'relaunch_sim'
INFO: [Common 17-17] undo 'relaunch_sim'
ERROR: [Common 17-69] Command failed: boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/simulate.log"
current_project project_1
close_project
open_hw_manager
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xelab -wto 83c976d9d7a04c8d8d0a04bef9955d0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 83c976d9d7a04c8d8d0a04bef9955d0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 26 for port 'bcd' [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin_2_bcd(W=20)
Compiling module xil_defaultlib.seg_led_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/top/seg_led_inst/bin_2_bcd_inst}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
current_wave_config {Untitled 1}
WARNING: [Wavedata 42-16] Error Unable to get wave configuration 'Untitled 1'.
add_wave {{/top/seg_led_inst/bin_2_bcd_inst}} 
ERROR: [Labtools 27-1832] create_wave_config not a supported tcl command in labtools hardware mode. Default wave configurations are automatically created when triggering an ILA core.
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_2_bcd
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v:12]
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v:8]
ERROR: [VRFC 10-2865] module 'bin_2_bcd' ignored due to previous errors [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_2_bcd
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v:12]
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v:8]
ERROR: [VRFC 10-2865] module 'bin_2_bcd' ignored due to previous errors [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_simulation
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_2_bcd
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v:12]
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v:8]
ERROR: [VRFC 10-2865] module 'bin_2_bcd' ignored due to previous errors [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_2_bcd
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v:12]
ERROR: [VRFC 10-552] declarations not allowed in unnamed block [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v:8]
ERROR: [VRFC 10-2865] module 'bin_2_bcd' ignored due to previous errors [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v:1]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 12
[Mon Apr 28 23:43:13 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1/runme.log
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xelab -wto 83c976d9d7a04c8d8d0a04bef9955d0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 83c976d9d7a04c8d8d0a04bef9955d0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 20 for port 'bin' [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v:49]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 26 for port 'bcd' [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin_2_bcd(W=20)
Compiling module xil_defaultlib.seg_led_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 28 23:46:35 2025...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 4609.551 ; gain = 4.762
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/top/seg_led_inst/bin_2_bcd_inst}} 
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/top/seg_led_inst}} 
run all
restart
INFO: [Simtcl 6-17] Simulation restarted
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xelab -wto 83c976d9d7a04c8d8d0a04bef9955d0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 83c976d9d7a04c8d8d0a04bef9955d0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 32 for port 'num' [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/top.v:18]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 20 for port 'bin' [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v:49]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 26 for port 'bcd' [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin_2_bcd(W=20)
Compiling module xil_defaultlib.seg_led_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4609.551 ; gain = 0.000
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xelab -wto 83c976d9d7a04c8d8d0a04bef9955d0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 83c976d9d7a04c8d8d0a04bef9955d0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 20 differs from formal bit length 32 for port 'num' [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/top.v:18]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 20 for port 'bin' [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v:49]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 26 for port 'bcd' [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin_2_bcd
Compiling module xil_defaultlib.seg_led_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
run all
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/bin_2_bcd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin_2_bcd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seg_led
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim'
"xelab -wto 83c976d9d7a04c8d8d0a04bef9955d0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 83c976d9d7a04c8d8d0a04bef9955d0b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 26 for port 'bcd' [D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/seg_led.v:50]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bin_2_bcd
Compiling module xil_defaultlib.seg_led_default
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 4609.551 ; gain = 0.000
run all
run all
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Mon Apr 28 23:55:33 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1/runme.log
[Mon Apr 28 23:55:33 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4609.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.srcs/constrs_1/new/seg_led.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.srcs/constrs_1/new/seg_led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run impl_1
launch_runs impl_1 -jobs 12
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4609.551 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 4609.551 ; gain = 0.000
[Mon Apr 28 23:57:38 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/runme.log
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst_n]]
place_ports clk R4
place_ports rst_n U2
save_constraints
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4609.551 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 4609.551 ; gain = 0.000
[Mon Apr 28 23:58:34 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210299847714
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1

launch_runs synth_1 -jobs 12
[Tue Apr 29 00:05:41 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1/runme.log
add_files -norecurse D:/FPGA_Learning_Journey/Pro/SEG_LED___/src/key_debounce.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1

launch_runs synth_1 -jobs 12
[Tue Apr 29 00:06:24 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1/runme.log
close_design
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tfgg484-2
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4609.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 25 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.srcs/constrs_1/new/seg_led.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.srcs/constrs_1/new/seg_led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4609.551 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

set_property IOSTANDARD LVCMOS33 [get_ports [list key]]
place_ports key T1
save_constraints
launch_runs impl_1 -to_step write_bitstream -jobs 12
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4609.551 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 4609.551 ; gain = 0.000
[Tue Apr 29 00:07:22 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Apr 29 00:11:22 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1/runme.log
[Tue Apr 29 00:11:22 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1

launch_runs synth_1 -jobs 12
[Tue Apr 29 00:15:48 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1

launch_runs impl_1 -jobs 12
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Tue Apr 29 00:16:40 2025] Launched synth_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/synth_1/runme.log
[Tue Apr 29 00:16:40 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Tue Apr 29 00:18:12 2025] Launched impl_1...
Run output will be captured here: D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/runme.log
refresh_design
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 4609.551 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.srcs/constrs_1/new/seg_led.xdc]
Finished Parsing XDC File [D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.srcs/constrs_1/new/seg_led.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/SEG_LED___/project/project.runs/impl_1/top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 29 00:20:35 2025...
