$date
	Thu Dec 16 21:18:49 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_alif2 $end
$scope module U0 $end
$var wire 1 ! cpu_overheated $end
$upscope $end
$upscope $end
$scope module tb_alif2 $end
$scope module U0 $end
$var wire 1 " arrived $end
$upscope $end
$upscope $end
$scope module tb_alif2 $end
$scope module U0 $end
$var wire 1 # gas_tank_empty $end
$upscope $end
$upscope $end
$scope module tb_alif2 $end
$scope module U0 $end
$var reg 1 $ shut_off_computer $end
$upscope $end
$upscope $end
$scope module tb_alif2 $end
$scope module U0 $end
$var reg 1 % keep_driving $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0$
0#
0"
0!
$end
#5
0%
1#
#10
1"
0#
#15
1#
#20
1$
1%
1!
0"
0#
#25
0%
1#
#30
1"
0#
#35
1#
#45
