<stg><name>seq_align_multiple_Pipeline_VITIS_LOOP_286_2</name>


<trans_list>

<trans id="34" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %block_i = alloca i32 1

]]></Node>
<StgValue><ssdm name="block_i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i10 %dummies, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="10" op_0_bw="64">
<![CDATA[
newFuncRoot:2 %dummies_inner_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="dummies_inner_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i4 0, i4 %block_i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc32:0 %block_i_1 = load i4 %block_i

]]></Node>
<StgValue><ssdm name="block_i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc32:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc32:2 %icmp_ln286 = icmp_eq  i4 %block_i_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln286"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc32:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc32:4 %add_ln286 = add i4 %block_i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln286"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc32:5 %br_ln286 = br i1 %icmp_ln286, void %for.inc32.split, void %for.end34.exitStub

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="4">
<![CDATA[
for.inc32.split:0 %block_i_cast = zext i4 %block_i_1

]]></Node>
<StgValue><ssdm name="block_i_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split:2 %dummies_inner_V_addr = getelementptr i10 %dummies_inner_V, i64 0, i64 %block_i_cast

]]></Node>
<StgValue><ssdm name="dummies_inner_V_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="3">
<![CDATA[
for.inc32.split:3 %dummies_inner_V_load = load i3 %dummies_inner_V_addr

]]></Node>
<StgValue><ssdm name="dummies_inner_V_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc32.split:6 %store_ln286 = store i4 %add_ln286, i4 %block_i

]]></Node>
<StgValue><ssdm name="store_ln286"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln286" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
for.end34.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc32.split:1 %specloopname_ln286 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln286"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="3">
<![CDATA[
for.inc32.split:3 %dummies_inner_V_load = load i3 %dummies_inner_V_addr

]]></Node>
<StgValue><ssdm name="dummies_inner_V_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="10" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc32.split:4 %dummies_addr = getelementptr i10 %dummies, i64 0, i64 %block_i_cast

]]></Node>
<StgValue><ssdm name="dummies_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="10" op_1_bw="3">
<![CDATA[
for.inc32.split:5 %store_ln287 = store i10 %dummies_inner_V_load, i3 %dummies_addr

]]></Node>
<StgValue><ssdm name="store_ln287"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.inc32.split:7 %br_ln286 = br void %for.inc32

]]></Node>
<StgValue><ssdm name="br_ln286"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="35" name="dummies" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="dummies"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="block_i" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="dummies" to="specinterface_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="42" from="empty" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="47" from="empty_0" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="50" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="51" from="empty_0" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="52" from="empty_0" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="53" from="empty_0" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="58" from="empty_0" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="59" from="empty_0" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_48" to="specinterface_ln0" fromId="48" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_62" to="dummies_inner_V" fromId="62" toId="7">
</dataflow>
<dataflow id="65" from="StgValue_64" to="store_ln0" fromId="64" toId="8">
</dataflow>
<dataflow id="66" from="block_i" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="67" from="block_i" to="block_i_1" fromId="5" toId="10">
</dataflow>
<dataflow id="69" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="68" toId="11">
</dataflow>
<dataflow id="70" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="11">
</dataflow>
<dataflow id="72" from="StgValue_36" to="specpipeline_ln0" fromId="36" toId="11">
</dataflow>
<dataflow id="73" from="StgValue_43" to="specpipeline_ln0" fromId="43" toId="11">
</dataflow>
<dataflow id="75" from="p_str" to="specpipeline_ln0" fromId="74" toId="11">
</dataflow>
<dataflow id="76" from="block_i_1" to="icmp_ln286" fromId="10" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="icmp_ln286" fromId="77" toId="12">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="79" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_81" to="empty" fromId="81" toId="13">
</dataflow>
<dataflow id="83" from="StgValue_81" to="empty" fromId="81" toId="13">
</dataflow>
<dataflow id="84" from="StgValue_81" to="empty" fromId="81" toId="13">
</dataflow>
<dataflow id="85" from="block_i_1" to="add_ln286" fromId="10" toId="14">
</dataflow>
<dataflow id="87" from="StgValue_86" to="add_ln286" fromId="86" toId="14">
</dataflow>
<dataflow id="88" from="icmp_ln286" to="br_ln286" fromId="12" toId="15">
</dataflow>
<dataflow id="89" from="block_i_1" to="block_i_cast" fromId="10" toId="16">
</dataflow>
<dataflow id="90" from="dummies_inner_V" to="dummies_inner_V_addr" fromId="7" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_91" to="dummies_inner_V_addr" fromId="91" toId="17">
</dataflow>
<dataflow id="93" from="block_i_cast" to="dummies_inner_V_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="94" from="dummies_inner_V_addr" to="dummies_inner_V_load" fromId="17" toId="18">
</dataflow>
<dataflow id="95" from="add_ln286" to="store_ln286" fromId="14" toId="19">
</dataflow>
<dataflow id="96" from="block_i" to="store_ln286" fromId="5" toId="19">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopName" to="specloopname_ln286" fromId="97" toId="20">
</dataflow>
<dataflow id="100" from="empty_3" to="specloopname_ln286" fromId="99" toId="20">
</dataflow>
<dataflow id="101" from="dummies_inner_V_addr" to="dummies_inner_V_load" fromId="17" toId="21">
</dataflow>
<dataflow id="102" from="dummies" to="dummies_addr" fromId="35" toId="22">
</dataflow>
<dataflow id="103" from="StgValue_91" to="dummies_addr" fromId="91" toId="22">
</dataflow>
<dataflow id="104" from="block_i_cast" to="dummies_addr" fromId="16" toId="22">
</dataflow>
<dataflow id="105" from="dummies_inner_V_load" to="store_ln287" fromId="21" toId="23">
</dataflow>
<dataflow id="106" from="dummies_addr" to="store_ln287" fromId="22" toId="23">
</dataflow>
<dataflow id="107" from="icmp_ln286" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
