(edif Adder
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2016 8 10 23 19 47)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure Adder.ngc Adder.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFGP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library Adder_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell Adder
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port clk_en
              (direction INPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port (array (rename a "a<4:0>") 5)
              (direction INPUT))
            (port (array (rename b "b<4:0>") 5)
              (direction INPUT))
            (port (array (rename output "output<5:0>") 6)
              (direction OUTPUT))
            (designator "xc7a100t-1-csg324")
            (property TYPE (string "Adder") (owner "Xilinx"))
            (property BUS_INFO (string "5:INPUT:a<4:0>") (owner "Xilinx"))
            (property BUS_INFO (string "5:INPUT:b<4:0>") (owner "Xilinx"))
            (property BUS_INFO (string "6:OUTPUT:output<5:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "Adder_Adder") (owner "Xilinx"))
          )
          (contents
            (instance (rename output_0_renamed_0 "output_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename output_1_renamed_1 "output_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename output_2_renamed_2 "output_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename output_3_renamed_3 "output_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename output_4_renamed_4 "output_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename output_5_renamed_5 "output_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename Madd_a_4__b_4__add_0_OUT_lut_0_1 "Madd_a[4]_b[4]_add_0_OUT_lut<0>1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___Madd_a[4]_b[4]_add_0_OUT_lut<0>1") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance clk_en_inv_01
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___Madd_a[4]_b[4]_add_0_OUT_xor<3>11") (owner "Xilinx"))
              (property INIT (string "B") (owner "Xilinx"))
            )
            (instance (rename a_4_IBUF_renamed_6 "a_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename a_3_IBUF_renamed_7 "a_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename a_2_IBUF_renamed_8 "a_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename a_1_IBUF_renamed_9 "a_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename a_0_IBUF_renamed_10 "a_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename b_4_IBUF_renamed_11 "b_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename b_3_IBUF_renamed_12 "b_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename b_2_IBUF_renamed_13 "b_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename b_1_IBUF_renamed_14 "b_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename b_0_IBUF_renamed_15 "b_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_en_IBUF_renamed_16 "clk_en_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename rst_IBUF_renamed_17 "rst_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance output_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Madd_a_4__b_4__add_0_OUT_xor_3_11 "Madd_a[4]_b[4]_add_0_OUT_xor<3>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___Madd_a[4]_b[4]_add_0_OUT_xor<3>11") (owner "Xilinx"))
              (property INIT (string "96") (owner "Xilinx"))
            )
            (instance (rename Madd_a_4__b_4__add_0_OUT_xor_5_11 "Madd_a[4]_b[4]_add_0_OUT_xor<5>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___Madd_a[4]_b[4]_add_0_OUT_xor<5>11") (owner "Xilinx"))
              (property INIT (string "888E8EEE") (owner "Xilinx"))
            )
            (instance (rename Madd_a_4__b_4__add_0_OUT_xor_4_11 "Madd_a[4]_b[4]_add_0_OUT_xor<4>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___Madd_a[4]_b[4]_add_0_OUT_xor<5>11") (owner "Xilinx"))
              (property INIT (string "99969666") (owner "Xilinx"))
            )
            (instance (rename Madd_a_4__b_4__add_0_OUT_xor_1_11 "Madd_a[4]_b[4]_add_0_OUT_xor<1>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___Madd_a[4]_b[4]_add_0_OUT_lut<0>1") (owner "Xilinx"))
              (property INIT (string "9666") (owner "Xilinx"))
            )
            (instance (rename Madd_a_4__b_4__add_0_OUT_xor_2_11 "Madd_a[4]_b[4]_add_0_OUT_xor<2>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9996966696669666") (owner "Xilinx"))
            )
            (instance (rename Madd_a_4__b_4__add_0_OUT_cy_2_11 "Madd_a[4]_b[4]_add_0_OUT_cy<2>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEE8E888E888E888") (owner "Xilinx"))
            )
            (instance (rename clk_BUFGP_renamed_18 "clk_BUFGP")
              (viewRef view_1 (cellRef BUFGP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net a_4_IBUF
              (joined
                (portRef O (instanceRef a_4_IBUF_renamed_6))
                (portRef I0 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_5_11))
                (portRef I0 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_4_11))
              )
            )
            (net a_3_IBUF
              (joined
                (portRef O (instanceRef a_3_IBUF_renamed_7))
                (portRef I0 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_3_11))
                (portRef I3 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_5_11))
                (portRef I2 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_4_11))
              )
            )
            (net a_2_IBUF
              (joined
                (portRef O (instanceRef a_2_IBUF_renamed_8))
                (portRef I0 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_2_11))
                (portRef I0 (instanceRef Madd_a_4__b_4__add_0_OUT_cy_2_11))
              )
            )
            (net a_1_IBUF
              (joined
                (portRef O (instanceRef a_1_IBUF_renamed_9))
                (portRef I0 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_1_11))
                (portRef I3 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_2_11))
                (portRef I2 (instanceRef Madd_a_4__b_4__add_0_OUT_cy_2_11))
              )
            )
            (net a_0_IBUF
              (joined
                (portRef I0 (instanceRef Madd_a_4__b_4__add_0_OUT_lut_0_1))
                (portRef O (instanceRef a_0_IBUF_renamed_10))
                (portRef I2 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_1_11))
                (portRef I4 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_2_11))
                (portRef I4 (instanceRef Madd_a_4__b_4__add_0_OUT_cy_2_11))
              )
            )
            (net b_4_IBUF
              (joined
                (portRef O (instanceRef b_4_IBUF_renamed_11))
                (portRef I1 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_5_11))
                (portRef I1 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_4_11))
              )
            )
            (net b_3_IBUF
              (joined
                (portRef O (instanceRef b_3_IBUF_renamed_12))
                (portRef I1 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_3_11))
                (portRef I4 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_5_11))
                (portRef I3 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_4_11))
              )
            )
            (net b_2_IBUF
              (joined
                (portRef O (instanceRef b_2_IBUF_renamed_13))
                (portRef I1 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_2_11))
                (portRef I1 (instanceRef Madd_a_4__b_4__add_0_OUT_cy_2_11))
              )
            )
            (net b_1_IBUF
              (joined
                (portRef O (instanceRef b_1_IBUF_renamed_14))
                (portRef I1 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_1_11))
                (portRef I2 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_2_11))
                (portRef I3 (instanceRef Madd_a_4__b_4__add_0_OUT_cy_2_11))
              )
            )
            (net b_0_IBUF
              (joined
                (portRef I1 (instanceRef Madd_a_4__b_4__add_0_OUT_lut_0_1))
                (portRef O (instanceRef b_0_IBUF_renamed_15))
                (portRef I3 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_1_11))
                (portRef I5 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_2_11))
                (portRef I5 (instanceRef Madd_a_4__b_4__add_0_OUT_cy_2_11))
              )
            )
            (net clk_BUFGP
              (joined
                (portRef C (instanceRef output_0_renamed_0))
                (portRef C (instanceRef output_1_renamed_1))
                (portRef C (instanceRef output_2_renamed_2))
                (portRef C (instanceRef output_3_renamed_3))
                (portRef C (instanceRef output_4_renamed_4))
                (portRef C (instanceRef output_5_renamed_5))
                (portRef O (instanceRef clk_BUFGP_renamed_18))
              )
            )
            (net clk_en_IBUF
              (joined
                (portRef I1 (instanceRef clk_en_inv_01))
                (portRef O (instanceRef clk_en_IBUF_renamed_16))
              )
            )
            (net rst_IBUF
              (joined
                (portRef I0 (instanceRef clk_en_inv_01))
                (portRef O (instanceRef rst_IBUF_renamed_17))
              )
            )
            (net output_5
              (joined
                (portRef Q (instanceRef output_5_renamed_5))
                (portRef I (instanceRef output_5_OBUF))
              )
            )
            (net output_4
              (joined
                (portRef Q (instanceRef output_4_renamed_4))
                (portRef I (instanceRef output_4_OBUF))
              )
            )
            (net output_3
              (joined
                (portRef Q (instanceRef output_3_renamed_3))
                (portRef I (instanceRef output_3_OBUF))
              )
            )
            (net output_2
              (joined
                (portRef Q (instanceRef output_2_renamed_2))
                (portRef I (instanceRef output_2_OBUF))
              )
            )
            (net output_1
              (joined
                (portRef Q (instanceRef output_1_renamed_1))
                (portRef I (instanceRef output_1_OBUF))
              )
            )
            (net output_0
              (joined
                (portRef Q (instanceRef output_0_renamed_0))
                (portRef I (instanceRef output_0_OBUF))
              )
            )
            (net (rename a_4__b_4__add_0_OUT_5_ "a[4]_b[4]_add_0_OUT<5>")
              (joined
                (portRef D (instanceRef output_5_renamed_5))
                (portRef O (instanceRef Madd_a_4__b_4__add_0_OUT_xor_5_11))
              )
            )
            (net (rename a_4__b_4__add_0_OUT_4_ "a[4]_b[4]_add_0_OUT<4>")
              (joined
                (portRef D (instanceRef output_4_renamed_4))
                (portRef O (instanceRef Madd_a_4__b_4__add_0_OUT_xor_4_11))
              )
            )
            (net (rename a_4__b_4__add_0_OUT_3_ "a[4]_b[4]_add_0_OUT<3>")
              (joined
                (portRef D (instanceRef output_3_renamed_3))
                (portRef O (instanceRef Madd_a_4__b_4__add_0_OUT_xor_3_11))
              )
            )
            (net (rename a_4__b_4__add_0_OUT_2_ "a[4]_b[4]_add_0_OUT<2>")
              (joined
                (portRef D (instanceRef output_2_renamed_2))
                (portRef O (instanceRef Madd_a_4__b_4__add_0_OUT_xor_2_11))
              )
            )
            (net (rename a_4__b_4__add_0_OUT_1_ "a[4]_b[4]_add_0_OUT<1>")
              (joined
                (portRef D (instanceRef output_1_renamed_1))
                (portRef O (instanceRef Madd_a_4__b_4__add_0_OUT_xor_1_11))
              )
            )
            (net clk_en_inv_0
              (joined
                (portRef R (instanceRef output_0_renamed_0))
                (portRef R (instanceRef output_5_renamed_5))
                (portRef R (instanceRef output_4_renamed_4))
                (portRef R (instanceRef output_3_renamed_3))
                (portRef R (instanceRef output_2_renamed_2))
                (portRef R (instanceRef output_1_renamed_1))
                (portRef O (instanceRef clk_en_inv_01))
              )
            )
            (net (rename Madd_a_4__b_4__add_0_OUT_lut_0_ "Madd_a[4]_b[4]_add_0_OUT_lut<0>")
              (joined
                (portRef D (instanceRef output_0_renamed_0))
                (portRef O (instanceRef Madd_a_4__b_4__add_0_OUT_lut_0_1))
              )
            )
            (net (rename Madd_a_4__b_4__add_0_OUT_cy_2_ "Madd_a[4]_b[4]_add_0_OUT_cy<2>")
              (joined
                (portRef I2 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_3_11))
                (portRef I2 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_5_11))
                (portRef I4 (instanceRef Madd_a_4__b_4__add_0_OUT_xor_4_11))
                (portRef O (instanceRef Madd_a_4__b_4__add_0_OUT_cy_2_11))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_BUFGP_renamed_18))
              )
            )
            (net (rename a_4_ "a<4>")
              (joined
                (portRef (member a 0))
                (portRef I (instanceRef a_4_IBUF_renamed_6))
              )
            )
            (net (rename a_3_ "a<3>")
              (joined
                (portRef (member a 1))
                (portRef I (instanceRef a_3_IBUF_renamed_7))
              )
            )
            (net (rename a_2_ "a<2>")
              (joined
                (portRef (member a 2))
                (portRef I (instanceRef a_2_IBUF_renamed_8))
              )
            )
            (net (rename a_1_ "a<1>")
              (joined
                (portRef (member a 3))
                (portRef I (instanceRef a_1_IBUF_renamed_9))
              )
            )
            (net (rename a_0_ "a<0>")
              (joined
                (portRef (member a 4))
                (portRef I (instanceRef a_0_IBUF_renamed_10))
              )
            )
            (net (rename b_4_ "b<4>")
              (joined
                (portRef (member b 0))
                (portRef I (instanceRef b_4_IBUF_renamed_11))
              )
            )
            (net (rename b_3_ "b<3>")
              (joined
                (portRef (member b 1))
                (portRef I (instanceRef b_3_IBUF_renamed_12))
              )
            )
            (net (rename b_2_ "b<2>")
              (joined
                (portRef (member b 2))
                (portRef I (instanceRef b_2_IBUF_renamed_13))
              )
            )
            (net (rename b_1_ "b<1>")
              (joined
                (portRef (member b 3))
                (portRef I (instanceRef b_1_IBUF_renamed_14))
              )
            )
            (net (rename b_0_ "b<0>")
              (joined
                (portRef (member b 4))
                (portRef I (instanceRef b_0_IBUF_renamed_15))
              )
            )
            (net clk_en
              (joined
                (portRef clk_en)
                (portRef I (instanceRef clk_en_IBUF_renamed_16))
              )
            )
            (net rst
              (joined
                (portRef rst)
                (portRef I (instanceRef rst_IBUF_renamed_17))
              )
            )
            (net (rename output_5_ "output<5>")
              (joined
                (portRef (member output 0))
                (portRef O (instanceRef output_5_OBUF))
              )
            )
            (net (rename output_4_ "output<4>")
              (joined
                (portRef (member output 1))
                (portRef O (instanceRef output_4_OBUF))
              )
            )
            (net (rename output_3_ "output<3>")
              (joined
                (portRef (member output 2))
                (portRef O (instanceRef output_3_OBUF))
              )
            )
            (net (rename output_2_ "output<2>")
              (joined
                (portRef (member output 3))
                (portRef O (instanceRef output_2_OBUF))
              )
            )
            (net (rename output_1_ "output<1>")
              (joined
                (portRef (member output 4))
                (portRef O (instanceRef output_1_OBUF))
              )
            )
            (net (rename output_0_ "output<0>")
              (joined
                (portRef (member output 5))
                (portRef O (instanceRef output_0_OBUF))
              )
            )
          )
      )
    )
  )

  (design Adder
    (cellRef Adder
      (libraryRef Adder_lib)
    )
    (property PART (string "xc7a100t-1-csg324") (owner "Xilinx"))
  )
)

