// Seed: 2803749060
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input id_4
    , id_19,
    input id_5,
    input logic id_6
    , id_20,
    output reg id_7,
    output logic id_8,
    input logic id_9,
    output id_10,
    input id_11,
    input id_12,
    output id_13,
    input id_14,
    output logic id_15,
    output logic id_16,
    input reg id_17,
    output id_18
);
  assign id_18 = id_4;
  type_30(
      1, !id_6, id_8
  );
  reg id_21;
  assign id_7 = id_1;
  always @(posedge 1'b0 == ("") or posedge 1 & id_17)
    if (id_21 % 1) id_21 <= id_17;
    else id_7 <= id_0 * id_6 * 1 + id_5 + 1;
endmodule
