<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a100tcsg324-1" LaunchTime="1717495833">
  <File Type="ROUTE-PWR" Name="MINIuP_T7_power_routed.rpt"/>
  <File Type="PA-TCL" Name="MINIuP_T7.tcl"/>
  <File Type="ROUTE-PWR-SUM" Name="MINIuP_T7_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="MINIuP_T7_reports.tcl"/>
  <File Type="OPT-RQA-PB" Name="MINIuP_T7_rqa_opted.pb"/>
  <File Type="BITSTR-MMI" Name="MINIuP_T7.mmi"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="MINIuP_T7_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="MINIuP_T7_timing_summary_init.rpt"/>
  <File Type="OPT-TIMING" Name="MINIuP_T7_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="MINIuP_T7_opt.dcp"/>
  <File Type="OPT-DRC" Name="MINIuP_T7_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="MINIuP_T7.hwdef"/>
  <File Type="PWROPT-DCP" Name="MINIuP_T7_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="MINIuP_T7_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="MINIuP_T7_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="MINIuP_T7_placed.dcp"/>
  <File Type="PLACE-IO" Name="MINIuP_T7_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="MINIuP_T7_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="MINIuP_T7_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="MINIuP_T7_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="MINIuP_T7_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="MINIuP_T7_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="MINIuP_T7_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BIN" Name="MINIuP_T7.bin"/>
  <File Type="PLACE-TIMING" Name="MINIuP_T7_timing_summary_placed.rpt"/>
  <File Type="ROUTE-PWR-RPX" Name="MINIuP_T7_power_routed.rpx"/>
  <File Type="PLACE-RQA-PB" Name="MINIuP_T7_rqa_placed.pb"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="MINIuP_T7_postplace_pwropt.dcp"/>
  <File Type="BITSTR-MSK" Name="MINIuP_T7.msk"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="MINIuP_T7_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="MINIuP_T7_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="MINIuP_T7_drc_physopted.rpt"/>
  <File Type="BITSTR-RBT" Name="MINIuP_T7.rbt"/>
  <File Type="PHYSOPT-TIMING" Name="MINIuP_T7_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="MINIuP_T7_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="MINIuP_T7_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="MINIuP_T7_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="MINIuP_T7_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="MINIuP_T7_drc_routed.pb"/>
  <File Type="ROUTE-DRC-RPX" Name="MINIuP_T7_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="MINIuP_T7_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="MINIuP_T7_methodology_drc_routed.rpx"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="MINIuP_T7_methodology_drc_routed.pb"/>
  <File Type="ROUTE-RQS-PB" Name="MINIuP_T7_rqs_routed.pb"/>
  <File Type="ROUTE-STATUS" Name="MINIuP_T7_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="MINIuP_T7_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="MINIuP_T7_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="MINIuP_T7_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="MINIuP_T7_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="MINIuP_T7_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="MINIuP_T7_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="MINIuP_T7_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="MINIuP_T7_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="MINIuP_T7_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="MINIuP_T7_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="MINIuP_T7_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="MINIuP_T7_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="MINIuP_T7_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="MINIuP_T7_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="MINIuP_T7_bus_skew_postroute_physopted.rpt"/>
  <File Type="BG-BIT" Name="MINIuP_T7.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="MINIuP_T7_bus_skew_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="MINIuP_T7_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-NKY" Name="MINIuP_T7.nky"/>
  <File Type="BITSTR-BMM" Name="MINIuP_T7_bd.bmm"/>
  <File Type="PDI-FILE" Name="MINIuP_T7.pdi"/>
  <File Type="BOOT-PDI-FILE" Name="MINIuP_T7_boot.pdi"/>
  <File Type="PL-PDI-FILE" Name="MINIuP_T7_pld.pdi"/>
  <File Type="RCFI_FILE" Name="MINIuP_T7.rcfi"/>
  <File Type="CFI_FILE" Name="MINIuP_T7.cfi"/>
  <File Type="RNPI_FILE" Name="MINIuP_T7.rnpi"/>
  <File Type="NPI_FILE" Name="MINIuP_T7.npi"/>
  <File Type="RBD_FILE" Name="MINIuP_T7.rbd"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="MINIuP_T7.ltx"/>
  <File Type="BITSTR-SYSDEF" Name="MINIuP_T7.sysdef"/>
  <File Type="BG-BGN" Name="MINIuP_T7.bgn"/>
  <File Type="BG-DRC" Name="MINIuP_T7.drc"/>
  <File Type="RDI-RDI" Name="MINIuP_T7.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <File Type="ROUTE-RQS" Name="MINIuP_T7_routed.rqs"/>
  <File Type="POSTROUTE-PHYSOPT-RQS" Name="MINIuP_T7_postroute_physopted.rqs"/>
  <File Type="ROUTE-RQS-RPT" Name="route_report_qor_suggestions_0.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-RQS-RPT" Name="postroute_physopt_report_qor_suggestions_0.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1" RelGenDir="$PGENDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/modules/ALU.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/ALU.vhd"/>
        <Attr Name="ImportTime" Val="1715370958"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/modules/Accu.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/Accu.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/auxmodules/Aux_AUXMUX.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/auxmodules/Aux_AUXMUX.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/auxmodules/Aux_ClockDiv.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/auxmodules/Aux_ClockDiv.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/auxmodules/Aux_NXS47Seg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/auxmodules/Aux_NXS47Seg.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/modules/CtrlUnitV3.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/CtrlUnitV3.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/modules/IMUX.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/IMUX.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/modules/InBuffer.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/InBuffer.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/modules/InstrPtr.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/InstrPtr.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/modules/InstrReg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/InstrReg.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/modules/MicroProgV3.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/MicroProgV3.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/modules/OMUX.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/OMUX.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/modules/OutReg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/OutReg.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/testprgs/ProgROM_Testprog4.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/testprgs/ProgROM_Testprog4.vhd"/>
        <Attr Name="ImportTime" Val="1685110502"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/modules/RAM.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/RAM.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/tasks/MINIuP_T7.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/tasks/MINIuP_T7.vhd"/>
        <Attr Name="ImportTime" Val="1685110749"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/auxmodules/Aux_ButtonClk.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/auxmodules/Aux_ButtonClk.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/testprgs/ProgROM_Testprog3.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/testprgs/ProgROM_Testprog3.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/tasks/MINIuP_T6.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/tasks/MINIuP_T6.vhd"/>
        <Attr Name="ImportTime" Val="1685110742"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/modules/CtrlUnitV2.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/CtrlUnitV2.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/modules/MicroProgV2.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/MicroProgV2.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/testprgs/ProgROM_Testprog2.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/testprgs/ProgROM_Testprog2.vhd"/>
        <Attr Name="ImportTime" Val="1683293056"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tasks/MINIuP_T5.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/tasks/MINIuP_T5.vhd"/>
        <Attr Name="ImportTime" Val="1685110735"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/CtrlUnitV1.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/modules/MicroProgV1.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/modules/MicroProgV1.vhd"/>
        <Attr Name="ImportTime" Val="1715377327"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/testprgs/ProgROM_Testprog1.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/testprgs/ProgROM_Testprog1.vhd"/>
        <Attr Name="ImportTime" Val="1715446142"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tasks/MINIuP_T4.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/tasks/MINIuP_T4.vhd"/>
        <Attr Name="ImportTime" Val="1685110727"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/auxmodules/Aux_ALUCtrlS.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/auxmodules/Aux_ALUCtrlS.vhd"/>
        <Attr Name="ImportTime" Val="1678375753"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/tasks/MINIuP_T1.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/tasks/MINIuP_T1.vhd"/>
        <Attr Name="ImportTime" Val="1685110691"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/tasks/MINIuP_T2.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/tasks/MINIuP_T2.vhd"/>
        <Attr Name="ImportTime" Val="1715379100"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/design/tasks/MINIuP_T3.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/design/tasks/MINIuP_T3.vhd"/>
        <Attr Name="ImportTime" Val="1715447748"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="MINIuP_T7"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1" RelGenDir="$PGENDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PPRDIR/../DigitaltechnikLabor2/MINIuP_VHDL_templates/templates/constraints/Nexys-4-DDR-Lab.xdc">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1" RelGenDir="$PGENDIR/utils_1">
    <Filter Type="Utils"/>
    <File Path="$PSRCDIR/utils_1/imports/synth_1/MINIuP_T1.dcp">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../DigitaltechnikLabor2/MINIuP/MINIuP.srcs/utils_1/imports/synth_1/MINIuP_T1.dcp"/>
        <Attr Name="ImportTime" Val="1715448160"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedInSteps" Val="synth_1"/>
        <Attr Name="AutoDcp" Val="1"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2023"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
