<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>GICV_AEOIR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h1 class="register-section">GICV_AEOIR, Virtual Machine Aliased End Of Interrupt Register</h1><p>The GICV_AEOIR characteristics are:</p><h2>Purpose</h2>
        <p>A write to this register performs a priority drop for the specified Group 1 virtual interrupt and, if <a href="ext-gicv_ctlr.html">GICV_CTLR</a>.EOImode == 0, also deactivates the interrupt.</p>
      <h2>Configuration</h2><p></p>
        <p>This register is available when the GIC implementation supports interrupt virtualization.</p>
      <h2>Attributes</h2>
            <p>GICV_AEOIR is a 32-bit register.</p>
          <h2>Field descriptions</h2><p>The GICV_AEOIR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="7"><a href="#0_31">RES0</a></td><td class="lr" colspan="25"><a href="#INTID_24">INTID</a></td></tr></tbody></table><div class="text_before_fields">
      
  

    </div><h4 id="0_31">
                Bits [31:25]
              </h4>
            <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
        <h4 id="INTID_24">INTID, bits [24:0]
                  </h4>
          
  <p>The INTID of the signaled interrupt.</p>
<div class="note"><span class="note-header">Note</span><p>INTIDs 1020-1023 are reserved and convey additional information such as spurious interrupts.</p></div><p>When affinity routing is not enabled:</p>
<ul>
<li>Bits [23:13] are <span class="arm-defined-word">RES0</span>.
</li><li>For SGIs, bits [12:10] identify the CPU interface corresponding to the source PE. For all other interrupts these bits are <span class="arm-defined-word">RES0</span>.
</li></ul>

        <div class="text_after_fields">
    
  <p>A successful EOI request means that:</p>
<ul>
<li>The highest priority bit in <a href="ext-gich_aprn.html">GICH_APR&lt;n&gt;</a> is cleared, causing the running priority to drop.
</li><li>If the appropriate <a href="ext-gicv_ctlr.html">GICV_CTLR</a>.EOImode bit == 0, the interrupt is deactivated in the corresponding List register. If the INTID corresponds to a hardware interrupt, the interrupt is also deactivated in the Distributor.
</li></ul>
<div class="note"><span class="note-header">Note</span><p>Only Group 1 interrupts can target the hypervisor, and therefore only Group 1 interrupts are deactivated in the Distributor.</p></div><p>A write to this register is <span class="arm-defined-word">UNPREDICTABLE</span> if the INTID corresponds to a Group 0 interrupt. In addition, the following GICv2 <span class="arm-defined-word">UNPREDICTABLE</span> cases require specific actions:</p>
<ul>
<li>If highest active priority is Group 0 and the identified interrupt is in the List Registers and it matches the highest active priority. When EL2 is using System registers and <a href="AArch64-ich_vtr_el2.html">ICH_VTR_EL2</a>.SEIS is 1, an <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> SEI might be generated, otherwise GICv3 implementations must ignore such writes.
</li><li>If the identified interrupt is in the List Registers, and the HW bit is 1, and the interrupt to be deactivated is an SGI (that is, the value of Physical_ID is between 0 and 15). GICv3 implementations must perform the deactivate operation. This means that a GICv3 implementation in legacy operation must ensure only a single SGI is active for a PE.
</li><li>If the identified interrupt is in the List Registers, and the HW bit is 1, and the corresponding pINTID field value is between 1020 and 1023, indicating a special purpose INTID. GICv3 implementations must not perform a deactivate operation but must still change the state of the List register as appropriate. When EL2 is using System registers and <a href="AArch64-ich_vtr_el2.html">ICH_VTR_EL2</a>.SEIS is 1, an implementation might generate a system error.
</li></ul>

    </div><h2>Accessing the GICV_AEOIR</h2>
        <p>This register is used only when System register access is not enabled. When System register access is enabled:</p>

      
        <ul>
<li>For AArch32 implementations, <a href="AArch32-icc_eoir1.html">ICC_EOIR1</a> provides equivalent functionality.
</li><li>For AArch64 implementations, <a href="AArch64-icc_eoir1_el1.html">ICC_EOIR1_EL1</a> provides equivalent functionality.
</li></ul>

      
        <p>This register is used for Group 1 interrupts only. <a href="ext-gicv_eoir.html">GICV_EOIR</a> provides equivalent functionality for Group 0 interrupts.</p>

      
        <p>When affinity routing is enabled, it is a programming error to use memory-mapped registers to access the GIC.</p>
      <h4>GICV_AEOIR can be accessed through the memory-mapped interfaces:</h4><table class="info"><tr><th>Component</th><th>Offset</th><th>Instance</th></tr><tr><td>GIC Virtual CPU interface</td><td><span class="hexnumber">0x0024</span></td><td>GICV_AEOIR</td></tr></table><p>This interface is accessible as follows:</p><ul><li>When GICD_CTLR.DS == 0b0
            accesses to this register are <span class="access_level">WO</span>.
          </li><li>When IsAccessSecure()
            accesses to this register are <span class="access_level">WO</span>.
          </li><li>When !IsAccessSecure()
            accesses to this register are <span class="access_level">WO</span>.
          </li></ul><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">27/09/2019 18:48; 6134483bd14dc8c12a99c984cbfe3431cc1c9707</p><p class="copyconf">Copyright Â© 2010-2019 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p></body>
</html>
