#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x124e4f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x124e680 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x1259420 .functor NOT 1, L_0x1283c30, C4<0>, C4<0>, C4<0>;
L_0x12839c0 .functor XOR 1, L_0x1283860, L_0x1283920, C4<0>, C4<0>;
L_0x1283b20 .functor XOR 1, L_0x12839c0, L_0x1283a80, C4<0>, C4<0>;
v0x1280060_0 .net *"_ivl_10", 0 0, L_0x1283a80;  1 drivers
v0x1280160_0 .net *"_ivl_12", 0 0, L_0x1283b20;  1 drivers
v0x1280240_0 .net *"_ivl_2", 0 0, L_0x1282db0;  1 drivers
v0x1280300_0 .net *"_ivl_4", 0 0, L_0x1283860;  1 drivers
v0x12803e0_0 .net *"_ivl_6", 0 0, L_0x1283920;  1 drivers
v0x1280510_0 .net *"_ivl_8", 0 0, L_0x12839c0;  1 drivers
v0x12805f0_0 .net "a", 0 0, v0x127d990_0;  1 drivers
v0x1280690_0 .net "b", 0 0, v0x127da30_0;  1 drivers
v0x1280730_0 .net "c", 0 0, v0x127dad0_0;  1 drivers
v0x12807d0_0 .var "clk", 0 0;
v0x1280870_0 .net "d", 0 0, v0x127dc40_0;  1 drivers
v0x1280910_0 .net "out_dut", 0 0, L_0x1283620;  1 drivers
v0x12809b0_0 .net "out_ref", 0 0, L_0x1281980;  1 drivers
v0x1280a50_0 .var/2u "stats1", 159 0;
v0x1280af0_0 .var/2u "strobe", 0 0;
v0x1280b90_0 .net "tb_match", 0 0, L_0x1283c30;  1 drivers
v0x1280c50_0 .net "tb_mismatch", 0 0, L_0x1259420;  1 drivers
v0x1280e20_0 .net "wavedrom_enable", 0 0, v0x127dd30_0;  1 drivers
v0x1280ec0_0 .net "wavedrom_title", 511 0, v0x127ddd0_0;  1 drivers
L_0x1282db0 .concat [ 1 0 0 0], L_0x1281980;
L_0x1283860 .concat [ 1 0 0 0], L_0x1281980;
L_0x1283920 .concat [ 1 0 0 0], L_0x1283620;
L_0x1283a80 .concat [ 1 0 0 0], L_0x1281980;
L_0x1283c30 .cmp/eeq 1, L_0x1282db0, L_0x1283b20;
S_0x124e810 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x124e680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x124ef90 .functor NOT 1, v0x127dad0_0, C4<0>, C4<0>, C4<0>;
L_0x1259ce0 .functor NOT 1, v0x127da30_0, C4<0>, C4<0>, C4<0>;
L_0x12810d0 .functor AND 1, L_0x124ef90, L_0x1259ce0, C4<1>, C4<1>;
L_0x1281170 .functor NOT 1, v0x127dc40_0, C4<0>, C4<0>, C4<0>;
L_0x12812a0 .functor NOT 1, v0x127d990_0, C4<0>, C4<0>, C4<0>;
L_0x12813a0 .functor AND 1, L_0x1281170, L_0x12812a0, C4<1>, C4<1>;
L_0x1281480 .functor OR 1, L_0x12810d0, L_0x12813a0, C4<0>, C4<0>;
L_0x1281540 .functor AND 1, v0x127d990_0, v0x127dad0_0, C4<1>, C4<1>;
L_0x1281600 .functor AND 1, L_0x1281540, v0x127dc40_0, C4<1>, C4<1>;
L_0x12816c0 .functor OR 1, L_0x1281480, L_0x1281600, C4<0>, C4<0>;
L_0x1281830 .functor AND 1, v0x127da30_0, v0x127dad0_0, C4<1>, C4<1>;
L_0x12818a0 .functor AND 1, L_0x1281830, v0x127dc40_0, C4<1>, C4<1>;
L_0x1281980 .functor OR 1, L_0x12816c0, L_0x12818a0, C4<0>, C4<0>;
v0x1259690_0 .net *"_ivl_0", 0 0, L_0x124ef90;  1 drivers
v0x1259730_0 .net *"_ivl_10", 0 0, L_0x12813a0;  1 drivers
v0x127c180_0 .net *"_ivl_12", 0 0, L_0x1281480;  1 drivers
v0x127c240_0 .net *"_ivl_14", 0 0, L_0x1281540;  1 drivers
v0x127c320_0 .net *"_ivl_16", 0 0, L_0x1281600;  1 drivers
v0x127c450_0 .net *"_ivl_18", 0 0, L_0x12816c0;  1 drivers
v0x127c530_0 .net *"_ivl_2", 0 0, L_0x1259ce0;  1 drivers
v0x127c610_0 .net *"_ivl_20", 0 0, L_0x1281830;  1 drivers
v0x127c6f0_0 .net *"_ivl_22", 0 0, L_0x12818a0;  1 drivers
v0x127c7d0_0 .net *"_ivl_4", 0 0, L_0x12810d0;  1 drivers
v0x127c8b0_0 .net *"_ivl_6", 0 0, L_0x1281170;  1 drivers
v0x127c990_0 .net *"_ivl_8", 0 0, L_0x12812a0;  1 drivers
v0x127ca70_0 .net "a", 0 0, v0x127d990_0;  alias, 1 drivers
v0x127cb30_0 .net "b", 0 0, v0x127da30_0;  alias, 1 drivers
v0x127cbf0_0 .net "c", 0 0, v0x127dad0_0;  alias, 1 drivers
v0x127ccb0_0 .net "d", 0 0, v0x127dc40_0;  alias, 1 drivers
v0x127cd70_0 .net "out", 0 0, L_0x1281980;  alias, 1 drivers
S_0x127ced0 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x124e680;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x127d990_0 .var "a", 0 0;
v0x127da30_0 .var "b", 0 0;
v0x127dad0_0 .var "c", 0 0;
v0x127dba0_0 .net "clk", 0 0, v0x12807d0_0;  1 drivers
v0x127dc40_0 .var "d", 0 0;
v0x127dd30_0 .var "wavedrom_enable", 0 0;
v0x127ddd0_0 .var "wavedrom_title", 511 0;
S_0x127d170 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x127ced0;
 .timescale -12 -12;
v0x127d3d0_0 .var/2s "count", 31 0;
E_0x1249440/0 .event negedge, v0x127dba0_0;
E_0x1249440/1 .event posedge, v0x127dba0_0;
E_0x1249440 .event/or E_0x1249440/0, E_0x1249440/1;
E_0x1249690 .event negedge, v0x127dba0_0;
E_0x12339f0 .event posedge, v0x127dba0_0;
S_0x127d4d0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x127ced0;
 .timescale -12 -12;
v0x127d6d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x127d7b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x127ced0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x127df30 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x124e680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x1281ae0 .functor AND 1, v0x127d990_0, v0x127da30_0, C4<1>, C4<1>;
L_0x1281b50 .functor NOT 1, v0x127dad0_0, C4<0>, C4<0>, C4<0>;
L_0x1281be0 .functor AND 1, L_0x1281ae0, L_0x1281b50, C4<1>, C4<1>;
L_0x1281cf0 .functor AND 1, L_0x1281be0, v0x127dc40_0, C4<1>, C4<1>;
L_0x1281de0 .functor NOT 1, v0x127da30_0, C4<0>, C4<0>, C4<0>;
L_0x1281e50 .functor AND 1, v0x127d990_0, L_0x1281de0, C4<1>, C4<1>;
L_0x1281f50 .functor NOT 1, v0x127dad0_0, C4<0>, C4<0>, C4<0>;
L_0x12820d0 .functor AND 1, L_0x1281e50, L_0x1281f50, C4<1>, C4<1>;
L_0x1282230 .functor AND 1, L_0x12820d0, v0x127dc40_0, C4<1>, C4<1>;
L_0x1282400 .functor OR 1, L_0x1281cf0, L_0x1282230, C4<0>, C4<0>;
L_0x1282570 .functor NOT 1, v0x127d990_0, C4<0>, C4<0>, C4<0>;
L_0x12826f0 .functor AND 1, L_0x1282570, v0x127da30_0, C4<1>, C4<1>;
L_0x12828e0 .functor AND 1, L_0x12826f0, v0x127dad0_0, C4<1>, C4<1>;
L_0x12829a0 .functor AND 1, L_0x12828e0, v0x127dc40_0, C4<1>, C4<1>;
L_0x1282870 .functor OR 1, L_0x1282400, L_0x12829a0, C4<0>, C4<0>;
L_0x1282b80 .functor AND 1, v0x127d990_0, v0x127da30_0, C4<1>, C4<1>;
L_0x1282c80 .functor AND 1, L_0x1282b80, v0x127dad0_0, C4<1>, C4<1>;
L_0x1282d40 .functor NOT 1, v0x127dc40_0, C4<0>, C4<0>, C4<0>;
L_0x1282e50 .functor AND 1, L_0x1282c80, L_0x1282d40, C4<1>, C4<1>;
L_0x1282f60 .functor OR 1, L_0x1282870, L_0x1282e50, C4<0>, C4<0>;
L_0x1283120 .functor AND 1, v0x127d990_0, v0x127da30_0, C4<1>, C4<1>;
L_0x1283190 .functor NOT 1, v0x127dad0_0, C4<0>, C4<0>, C4<0>;
L_0x12832c0 .functor AND 1, L_0x1283120, L_0x1283190, C4<1>, C4<1>;
L_0x12833d0 .functor NOT 1, v0x127dc40_0, C4<0>, C4<0>, C4<0>;
L_0x1283510 .functor AND 1, L_0x12832c0, L_0x12833d0, C4<1>, C4<1>;
L_0x1283620 .functor OR 1, L_0x1282f60, L_0x1283510, C4<0>, C4<0>;
v0x127e220_0 .net *"_ivl_0", 0 0, L_0x1281ae0;  1 drivers
v0x127e300_0 .net *"_ivl_10", 0 0, L_0x1281e50;  1 drivers
v0x127e3e0_0 .net *"_ivl_12", 0 0, L_0x1281f50;  1 drivers
v0x127e4d0_0 .net *"_ivl_14", 0 0, L_0x12820d0;  1 drivers
v0x127e5b0_0 .net *"_ivl_16", 0 0, L_0x1282230;  1 drivers
v0x127e6e0_0 .net *"_ivl_18", 0 0, L_0x1282400;  1 drivers
v0x127e7c0_0 .net *"_ivl_2", 0 0, L_0x1281b50;  1 drivers
v0x127e8a0_0 .net *"_ivl_20", 0 0, L_0x1282570;  1 drivers
v0x127e980_0 .net *"_ivl_22", 0 0, L_0x12826f0;  1 drivers
v0x127ea60_0 .net *"_ivl_24", 0 0, L_0x12828e0;  1 drivers
v0x127eb40_0 .net *"_ivl_26", 0 0, L_0x12829a0;  1 drivers
v0x127ec20_0 .net *"_ivl_28", 0 0, L_0x1282870;  1 drivers
v0x127ed00_0 .net *"_ivl_30", 0 0, L_0x1282b80;  1 drivers
v0x127ede0_0 .net *"_ivl_32", 0 0, L_0x1282c80;  1 drivers
v0x127eec0_0 .net *"_ivl_34", 0 0, L_0x1282d40;  1 drivers
v0x127efa0_0 .net *"_ivl_36", 0 0, L_0x1282e50;  1 drivers
v0x127f080_0 .net *"_ivl_38", 0 0, L_0x1282f60;  1 drivers
v0x127f270_0 .net *"_ivl_4", 0 0, L_0x1281be0;  1 drivers
v0x127f350_0 .net *"_ivl_40", 0 0, L_0x1283120;  1 drivers
v0x127f430_0 .net *"_ivl_42", 0 0, L_0x1283190;  1 drivers
v0x127f510_0 .net *"_ivl_44", 0 0, L_0x12832c0;  1 drivers
v0x127f5f0_0 .net *"_ivl_46", 0 0, L_0x12833d0;  1 drivers
v0x127f6d0_0 .net *"_ivl_48", 0 0, L_0x1283510;  1 drivers
v0x127f7b0_0 .net *"_ivl_6", 0 0, L_0x1281cf0;  1 drivers
v0x127f890_0 .net *"_ivl_8", 0 0, L_0x1281de0;  1 drivers
v0x127f970_0 .net "a", 0 0, v0x127d990_0;  alias, 1 drivers
v0x127fa10_0 .net "b", 0 0, v0x127da30_0;  alias, 1 drivers
v0x127fb00_0 .net "c", 0 0, v0x127dad0_0;  alias, 1 drivers
v0x127fbf0_0 .net "d", 0 0, v0x127dc40_0;  alias, 1 drivers
v0x127fce0_0 .net "out", 0 0, L_0x1283620;  alias, 1 drivers
S_0x127fe40 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x124e680;
 .timescale -12 -12;
E_0x12491e0 .event anyedge, v0x1280af0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1280af0_0;
    %nor/r;
    %assign/vec4 v0x1280af0_0, 0;
    %wait E_0x12491e0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x127ced0;
T_3 ;
    %fork t_1, S_0x127d170;
    %jmp t_0;
    .scope S_0x127d170;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x127d3d0_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x127dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127dad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127da30_0, 0;
    %assign/vec4 v0x127d990_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12339f0;
    %load/vec4 v0x127d3d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x127d3d0_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x127dc40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127dad0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127da30_0, 0;
    %assign/vec4 v0x127d990_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x1249690;
    %fork TD_tb.stim1.wavedrom_stop, S_0x127d7b0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1249440;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x127d990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127da30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x127dad0_0, 0;
    %assign/vec4 v0x127dc40_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x127ced0;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x124e680;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12807d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1280af0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x124e680;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x12807d0_0;
    %inv;
    %store/vec4 v0x12807d0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x124e680;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x127dba0_0, v0x1280c50_0, v0x12805f0_0, v0x1280690_0, v0x1280730_0, v0x1280870_0, v0x12809b0_0, v0x1280910_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x124e680;
T_7 ;
    %load/vec4 v0x1280a50_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1280a50_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1280a50_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1280a50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1280a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1280a50_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1280a50_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x124e680;
T_8 ;
    %wait E_0x1249440;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1280a50_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1280a50_0, 4, 32;
    %load/vec4 v0x1280b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1280a50_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1280a50_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1280a50_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1280a50_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x12809b0_0;
    %load/vec4 v0x12809b0_0;
    %load/vec4 v0x1280910_0;
    %xor;
    %load/vec4 v0x12809b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1280a50_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1280a50_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1280a50_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1280a50_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/human/kmap2/iter0/response22/top_module.sv";
