$date
	Tue Jan 17 14:10:31 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module full_adder_tb $end
$var reg 1 ! a $end
$upscope $end
$scope module full_adder_tb $end
$var reg 1 " b $end
$upscope $end
$scope module full_adder_tb $end
$var reg 1 # cin $end
$upscope $end
$scope module full_adder_tb $end
$var wire 1 $ sum $end
$upscope $end
$scope module full_adder_tb $end
$var wire 1 % cout $end
$upscope $end
$scope module full_adder_tb $end
$var reg 1 & clock $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
x%
x$
x#
x"
x!
$end
#5
0&
0#
0"
1!
#10
1&
#11
1$
#12
0%
#15
0&
1#
#20
1&
#21
0$
#22
1%
#25
0&
1"
#30
1&
#31
1$
#35
0&
0!
#40
1&
#41
0$
#45
0&
