****************************************
Report : timing
	-path_type full_clock
	-delay_type min
	-input_pins
	-nets
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group core_clk
	-transition_time
	-capacitance
	-crosstalk_delta
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Fri Mar 20 17:47:32 2020
****************************************

Report timing status: Started...
Report timing status: Processing group core_clk

  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                                1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                                3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                               6  191.893 
  core/be/CTSINVX16_G1B1I51/INP (INVX8)                                                0.000    0.087    0.000    0.016 &    0.176 f
  core/be/CTSINVX16_G1B1I51/ZN (INVX8)                                                          0.153             0.083 &    0.258 r
  core/be/clk_i_G1B4I51 (net)                                          160  338.001 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/CLK (DFFX1)                0.000    0.153    0.000    0.003 &    0.261 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_20_/Q (DFFX1)                           0.039             0.208 &    0.470 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[20] (net)            2    6.381 
  core/be/be_calculator/reservation_reg/data_r_reg_20_/D (DFFX1)                       0.000    0.039    0.000    0.000 &    0.470 f
  data arrival time                                                                                                          0.470

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                     3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                     3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                   0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                             0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                               6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                          0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                          202  508.220 
  core/be/be_calculator/reservation_reg/data_r_reg_20_/CLK (DFFX1)                     0.000    0.239    0.000    0.004 &    0.365 r
  clock reconvergence pessimism                                                                                   0.000      0.365
  library hold time                                                                                               0.020      0.385
  data required time                                                                                                         0.385
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.385
  data arrival time                                                                                                         -0.470
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.084


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_1_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                    0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                              0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                               1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                    0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                              0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                               3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                  0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                            0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                              6  191.893 
  core/be/CTSINVX16_G1B1I51/INP (INVX8)                                               0.000    0.087    0.000    0.016 &    0.176 f
  core/be/CTSINVX16_G1B1I51/ZN (INVX8)                                                         0.153             0.083 &    0.258 r
  core/be/clk_i_G1B4I51 (net)                                         160  338.001 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/CLK (DFFX1)                0.000    0.153    0.000    0.003 &    0.261 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_1_/Q (DFFX1)                           0.066             0.227 &    0.488 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[1] (net)            2   18.579 
  core/be/be_calculator/reservation_reg/data_r_reg_1_/D (DFFX1)                      -0.008    0.066   -0.001   -0.001 &    0.488 f
  data arrival time                                                                                                         0.488

  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                        0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                  0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                    3  280.275 
  CTSINVX16_G1B3I3/INP (INVX16)                                                       0.000    0.067    0.000    0.003 &    0.065 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                                 0.091             0.032 &    0.097 r
  clk_i_G1B2I3 (net)                                                    4  258.136 
  CTSINVX16_G1B2I6/INP (INVX8)                                                        0.000    0.115    0.000    0.026 &    0.123 r
  CTSINVX16_G1B2I6/ZN (INVX8)                                                                  0.176             0.106 &    0.229 f
  clk_i_G1B3I6 (net)                                                    7  451.867 
  core/be/CTSINVX16_G1B1I68/INP (INVX8)                                               0.000    0.176    0.000    0.001 &    0.230 f
  core/be/CTSINVX16_G1B1I68/ZN (INVX8)                                                         0.236             0.119 &    0.349 r
  core/be/clk_i_G1B4I68 (net)                                         167  463.664 
  core/be/be_calculator/reservation_reg/data_r_reg_1_/CLK (DFFX1)                     0.000    0.241    0.000    0.023 &    0.371 r
  clock reconvergence pessimism                                                                                  0.000      0.371
  library hold time                                                                                              0.015      0.386
  data required time                                                                                                        0.386
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.386
  data arrival time                                                                                                        -0.488
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.102


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_2_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                    0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                              0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                               1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                    0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                              0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                               3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                  0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                            0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                              6  191.893 
  core/be/CTSINVX16_G1B1I51/INP (INVX8)                                               0.000    0.087    0.000    0.016 &    0.176 f
  core/be/CTSINVX16_G1B1I51/ZN (INVX8)                                                         0.153             0.083 &    0.258 r
  core/be/clk_i_G1B4I51 (net)                                         160  338.001 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/CLK (DFFX1)                0.000    0.153    0.000    0.003 &    0.261 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_2_/Q (DFFX1)                           0.070             0.230 &    0.491 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[2] (net)            2   20.291 
  core/be/be_calculator/reservation_reg/data_r_reg_2_/D (DFFX1)                      -0.003    0.070   -0.000    0.000 &    0.491 f
  data arrival time                                                                                                         0.491

  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                        0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                  0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                    3  280.275 
  CTSINVX16_G1B3I3/INP (INVX16)                                                       0.000    0.067    0.000    0.003 &    0.065 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                                 0.091             0.032 &    0.097 r
  clk_i_G1B2I3 (net)                                                    4  258.136 
  CTSINVX16_G1B2I6/INP (INVX8)                                                        0.000    0.115    0.000    0.026 &    0.123 r
  CTSINVX16_G1B2I6/ZN (INVX8)                                                                  0.176             0.106 &    0.229 f
  clk_i_G1B3I6 (net)                                                    7  451.867 
  core/be/CTSINVX16_G1B1I68/INP (INVX8)                                               0.000    0.176    0.000    0.001 &    0.230 f
  core/be/CTSINVX16_G1B1I68/ZN (INVX8)                                                         0.236             0.119 &    0.349 r
  core/be/clk_i_G1B4I68 (net)                                         167  463.664 
  core/be/be_calculator/reservation_reg/data_r_reg_2_/CLK (DFFX1)                     0.000    0.241    0.000    0.023 &    0.371 r
  clock reconvergence pessimism                                                                                  0.000      0.371
  library hold time                                                                                              0.014      0.385
  data required time                                                                                                        0.385
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.385
  data arrival time                                                                                                        -0.491
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.106


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_74_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_16_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                                1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                                3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                               6  191.893 
  core/CTSINVX16_G1B1I36/INP (INVX8)                                                   0.000    0.087    0.000    0.009 &    0.168 f
  core/CTSINVX16_G1B1I36/ZN (INVX8)                                                             0.184             0.097 &    0.265 r
  core/clk_i_G1B4I36 (net)                                             188  422.809 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_74_/CLK (DFFX1)                0.000    0.184    0.000    0.004 &    0.269 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_74_/Q (DFFX1)                           0.073             0.234 &    0.503 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[74] (net)            7   21.518 
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/D (DFFX1)                        0.000    0.073    0.000    0.001 &    0.504 f
  data arrival time                                                                                                          0.504

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                     3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                     3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                   0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                             0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                               6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                          0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                          202  508.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_16_/CLK (DFFX1)                      0.000    0.239    0.000    0.005 &    0.366 r
  clock reconvergence pessimism                                                                                   0.000      0.366
  library hold time                                                                                               0.013      0.380
  data required time                                                                                                         0.380
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.380
  data arrival time                                                                                                         -0.504
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.125


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_26_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                                1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                                3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                               6  191.893 
  core/CTSINVX16_G1B1I36/INP (INVX8)                                                   0.000    0.087    0.000    0.009 &    0.168 f
  core/CTSINVX16_G1B1I36/ZN (INVX8)                                                             0.184             0.097 &    0.265 r
  core/clk_i_G1B4I36 (net)                                             188  422.809 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_/CLK (DFFX1)                0.000    0.184    0.000    0.005 &    0.270 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_84_/Q (DFFX1)                           0.081             0.239 &    0.508 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[84] (net)            7   24.779 
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/D (DFFX1)                       -0.003    0.081   -0.000    0.001 &    0.509 f
  data arrival time                                                                                                          0.509

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                     3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                     3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                   0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                             0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                               6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                          0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                          202  508.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_26_/CLK (DFFX1)                      0.000    0.239    0.000    0.004 &    0.365 r
  clock reconvergence pessimism                                                                                   0.000      0.365
  library hold time                                                                                               0.012      0.376
  data required time                                                                                                         0.376
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.376
  data arrival time                                                                                                         -0.509
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.133


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_197_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_280_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                          0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                           1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                          0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                           3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                              0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                        0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                          6  191.893 
  core/be/CTSINVX16_G1B1I51/INP (INVX8)                                           0.000    0.087    0.000    0.016 &    0.176 f
  core/be/CTSINVX16_G1B1I51/ZN (INVX8)                                                     0.153             0.083 &    0.258 r
  core/be/clk_i_G1B4I51 (net)                                     160  338.001 
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/CLK (DFFX1)                0.000    0.153    0.000    0.003 &    0.261 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_197_/Q (DFFX1)                           0.106             0.251 &    0.512 f
  core/be/be_calculator/calc_stage_reg/data_o[197] (net)            3   36.077 
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/D (DFFX1)                 -0.008    0.106   -0.001    0.000 &    0.512 f
  data arrival time                                                                                                     0.512

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                          6  244.941 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                           0.000    0.180    0.000    0.014 &    0.229 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                     0.245             0.135 &    0.364 r
  core/be/clk_i_G1B4I76 (net)                                     202  524.054 
  core/be/be_calculator/calc_stage_reg/data_r_reg_280_/CLK (DFFX1)                0.000    0.245    0.000    0.003 &    0.368 r
  clock reconvergence pessimism                                                                              0.000      0.368
  library hold time                                                                                          0.007      0.375
  data required time                                                                                                    0.375
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.375
  data arrival time                                                                                                    -0.512
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.137


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_92_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_175_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I12/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  101.619 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.054             0.033 &    0.050 f
  clk_i_G1B1I2 (net)                                                3  220.617 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.054    0.000    0.001 &    0.051 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.063             0.034 &    0.086 r
  clk_i_G1B2I2 (net)                                                3  105.242 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.063    0.000    0.008 &    0.093 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.141             0.083 &    0.177 f
  core/clk_i_G1B3I12 (net)                                          6  192.631 
  core/be/CTSINVX16_G1B1I75/INP (INVX8)                                           0.000    0.141    0.000    0.006 &    0.183 f
  core/be/CTSINVX16_G1B1I75/ZN (INVX8)                                                     0.178             0.101 &    0.284 r
  core/be/clk_i_G1B4I75 (net)                                     162  366.855 
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/CLK (DFFX1)                 0.000    0.178    0.000    0.002 &    0.286 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_92_/Q (DFFX1)                            0.033             0.206 &    0.492 f
  core/be/be_calculator/calc_stage_reg/data_o[92] (net)             1    3.695 
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/D (DFFX1)                  0.000    0.033    0.000    0.000 &    0.492 f
  data arrival time                                                                                                     0.492

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                          6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                           0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                     0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                     202  508.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_175_/CLK (DFFX1)                0.000    0.239    0.000    0.003 &    0.364 r
  clock reconvergence pessimism                                                                             -0.038      0.326
  library hold time                                                                                          0.022      0.347
  data required time                                                                                                    0.347
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.347
  data arrival time                                                                                                    -0.492
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.144


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_72_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_14_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                                1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                                3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                               6  191.893 
  core/CTSINVX16_G1B1I36/INP (INVX8)                                                   0.000    0.087    0.000    0.009 &    0.168 f
  core/CTSINVX16_G1B1I36/ZN (INVX8)                                                             0.184             0.097 &    0.265 r
  core/clk_i_G1B4I36 (net)                                             188  422.809 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_72_/CLK (DFFX1)                0.000    0.184    0.000    0.004 &    0.269 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_72_/Q (DFFX1)                           0.100             0.249 &    0.518 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[72] (net)           10   32.449 
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/D (DFFX1)                        0.000    0.100    0.000    0.000 &    0.518 f
  data arrival time                                                                                                          0.518

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                     3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                     3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                   0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                             0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                               6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                          0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                          202  508.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_14_/CLK (DFFX1)                      0.000    0.239    0.000    0.005 &    0.366 r
  clock reconvergence pessimism                                                                                   0.000      0.366
  library hold time                                                                                               0.008      0.374
  data required time                                                                                                         0.374
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.374
  data arrival time                                                                                                         -0.518
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.144


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_83_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_25_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                                1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                                3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                               6  191.893 
  core/CTSINVX16_G1B1I36/INP (INVX8)                                                   0.000    0.087    0.000    0.009 &    0.168 f
  core/CTSINVX16_G1B1I36/ZN (INVX8)                                                             0.184             0.097 &    0.265 r
  core/clk_i_G1B4I36 (net)                                             188  422.809 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_83_/CLK (DFFX1)                0.000    0.184    0.000    0.005 &    0.270 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_83_/Q (DFFX1)                           0.097             0.247 &    0.517 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[83] (net)           10   31.297 
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/D (DFFX1)                        0.000    0.097    0.000    0.001 &    0.518 f
  data arrival time                                                                                                          0.518

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                     3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                     3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                   0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                             0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                               6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                          0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                          202  508.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_25_/CLK (DFFX1)                      0.000    0.239    0.000    0.004 &    0.365 r
  clock reconvergence pessimism                                                                                   0.000      0.365
  library hold time                                                                                               0.008      0.373
  data required time                                                                                                         0.373
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.373
  data arrival time                                                                                                         -0.518
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.144


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I12/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                         Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  101.619 
  CTSINVX8_G1B4I2/INP (INVX16)                                                                  0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                            0.054             0.033 &    0.050 f
  clk_i_G1B1I2 (net)                                                              3  220.617 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                   0.000    0.054    0.000    0.001 &    0.051 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                             0.063             0.034 &    0.086 r
  clk_i_G1B2I2 (net)                                                              3  105.242 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                            0.000    0.063    0.000    0.008 &    0.093 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                                      0.141             0.083 &    0.177 f
  core/clk_i_G1B3I12 (net)                                                        6  192.631 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                         0.000    0.141    0.000    0.010 &    0.186 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                                   0.195             0.111 &    0.297 r
  core/be/clk_i_G1B4I37 (net)                                                   202  418.559 
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/CLK (DFFX1)                0.000    0.196    0.000    0.004 &    0.301 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_25_/Q (DFFX1)                           0.030             0.205 &    0.506 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[25] (net)            1    2.445 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/D (DFFX1)                  0.000    0.030    0.000    0.000 &    0.506 f
  data arrival time                                                                                                                   0.506

  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                                  0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                            0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                              3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                   0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                             0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                              3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                            0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                                      0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                                        6  244.941 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                                         0.000    0.180    0.000    0.014 &    0.229 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                                   0.245             0.135 &    0.364 r
  core/be/clk_i_G1B4I76 (net)                                                   202  524.054 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_25_/CLK (DFFX1)                0.000    0.245    0.000    0.005 &    0.369 r
  clock reconvergence pessimism                                                                                           -0.038      0.331
  library hold time                                                                                                        0.023      0.354
  data required time                                                                                                                  0.354
  --------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                  0.354
  data arrival time                                                                                                                  -0.506
  --------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                         0.152


  Startpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I12/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                         Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  --------------------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  101.619 
  CTSINVX8_G1B4I2/INP (INVX16)                                                                  0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                            0.054             0.033 &    0.050 f
  clk_i_G1B1I2 (net)                                                              3  220.617 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                   0.000    0.054    0.000    0.001 &    0.051 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                             0.063             0.034 &    0.086 r
  clk_i_G1B2I2 (net)                                                              3  105.242 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                            0.000    0.063    0.000    0.008 &    0.093 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                                      0.141             0.083 &    0.177 f
  core/clk_i_G1B3I12 (net)                                                        6  192.631 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                         0.000    0.141    0.000    0.010 &    0.186 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                                   0.195             0.111 &    0.297 r
  core/be/clk_i_G1B4I37 (net)                                                   202  418.559 
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/CLK (DFFX1)                0.000    0.196    0.000    0.004 &    0.301 r
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_r_reg_29_/Q (DFFX1)                           0.031             0.206 &    0.507 f
  core/be/be_mem/vaddr_pipe/chained_genblk1_1__ch_reg/data_o[29] (net)            1    3.024 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/D (DFFX1)                  0.000    0.031    0.000    0.000 &    0.507 f
  data arrival time                                                                                                                   0.507

  clock core_clk (rise edge)                                                                                               0.000      0.000
  clock source latency                                                                                                     0.000      0.000
  clk_i (in)                                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                                     2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                                  0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                            0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                              3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                                   0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                             0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                              3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                            0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                                      0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                                        6  244.941 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                                         0.000    0.180    0.000    0.014 &    0.229 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                                   0.245             0.135 &    0.364 r
  core/be/clk_i_G1B4I76 (net)                                                   202  524.054 
  core/be/be_mem/vaddr_pipe/chained_genblk1_2__ch_reg/data_r_reg_29_/CLK (DFFX1)                0.000    0.245    0.000    0.005 &    0.369 r
  clock reconvergence pessimism                                                                                           -0.038      0.331
  library hold time                                                                                                        0.022      0.353
  data required time                                                                                                                  0.353
  --------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                  0.353
  data arrival time                                                                                                                  -0.507
  --------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                         0.153


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_75_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_17_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                                1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                                3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                               6  191.893 
  core/CTSINVX16_G1B1I36/INP (INVX8)                                                   0.000    0.087    0.000    0.009 &    0.168 f
  core/CTSINVX16_G1B1I36/ZN (INVX8)                                                             0.184             0.097 &    0.265 r
  core/clk_i_G1B4I36 (net)                                             188  422.809 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_75_/CLK (DFFX1)                0.000    0.184    0.000    0.004 &    0.269 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_75_/Q (DFFX1)                           0.112             0.255 &    0.525 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[75] (net)           11   37.639 
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/D (DFFX1)                        0.000    0.112    0.000    0.000 &    0.525 f
  data arrival time                                                                                                          0.525

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                     3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                     3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                   0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                             0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                               6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                          0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                          202  508.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_17_/CLK (DFFX1)                      0.000    0.239    0.000    0.004 &    0.365 r
  clock reconvergence pessimism                                                                                   0.000      0.365
  library hold time                                                                                               0.006      0.370
  data required time                                                                                                         0.370
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.370
  data arrival time                                                                                                         -0.525
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.155


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_3_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                               Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  101.619 
  CTSINVX8_G1B4I2/INP (INVX16)                                                        0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                  0.054             0.033 &    0.050 f
  clk_i_G1B1I2 (net)                                                    3  220.617 
  CTSINVX8_G1B3I2/INP (INVX8)                                                         0.000    0.054    0.000    0.001 &    0.051 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                   0.063             0.034 &    0.086 r
  clk_i_G1B2I2 (net)                                                    3  105.242 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                  0.000    0.063    0.000    0.008 &    0.093 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                            0.141             0.083 &    0.177 f
  core/clk_i_G1B3I12 (net)                                              6  192.631 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                               0.000    0.141    0.000    0.010 &    0.186 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                         0.195             0.111 &    0.297 r
  core/be/clk_i_G1B4I37 (net)                                         202  418.559 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/CLK (DFFX1)                0.000    0.196    0.000    0.003 &    0.300 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_3_/Q (DFFX1)                           0.067             0.231 &    0.531 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[3] (net)            2   18.929 
  core/be/be_calculator/reservation_reg/data_r_reg_3_/D (DFFX1)                      -0.010    0.067   -0.002   -0.001 &    0.530 f
  data arrival time                                                                                                         0.530

  clock core_clk (rise edge)                                                                                     0.000      0.000
  clock source latency                                                                                           0.000      0.000
  clk_i (in)                                                                                   0.000             0.000 &    0.000 r
  clk_i (net)                                                           2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                        0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                  0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                    3  280.275 
  CTSINVX16_G1B3I3/INP (INVX16)                                                       0.000    0.067    0.000    0.003 &    0.065 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                                 0.091             0.032 &    0.097 r
  clk_i_G1B2I3 (net)                                                    4  258.136 
  CTSINVX16_G1B2I6/INP (INVX8)                                                        0.000    0.115    0.000    0.026 &    0.123 r
  CTSINVX16_G1B2I6/ZN (INVX8)                                                                  0.176             0.106 &    0.229 f
  clk_i_G1B3I6 (net)                                                    7  451.867 
  core/be/CTSINVX16_G1B1I68/INP (INVX8)                                               0.000    0.176    0.000    0.001 &    0.230 f
  core/be/CTSINVX16_G1B1I68/ZN (INVX8)                                                         0.236             0.119 &    0.349 r
  core/be/clk_i_G1B4I68 (net)                                         167  463.664 
  core/be/be_calculator/reservation_reg/data_r_reg_3_/CLK (DFFX1)                     0.000    0.241    0.000    0.023 &    0.371 r
  clock reconvergence pessimism                                                                                 -0.012      0.360
  library hold time                                                                                              0.014      0.374
  data required time                                                                                                        0.374
  ----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                        0.374
  data arrival time                                                                                                        -0.530
  ----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                               0.156


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_168_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_251_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I12/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  101.619 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.054             0.033 &    0.050 f
  clk_i_G1B1I2 (net)                                                3  220.617 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.054    0.000    0.001 &    0.051 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.063             0.034 &    0.086 r
  clk_i_G1B2I2 (net)                                                3  105.242 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.063    0.000    0.008 &    0.093 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.141             0.083 &    0.177 f
  core/clk_i_G1B3I12 (net)                                          6  192.631 
  core/be/CTSINVX16_G1B1I75/INP (INVX8)                                           0.000    0.141    0.000    0.006 &    0.183 f
  core/be/CTSINVX16_G1B1I75/ZN (INVX8)                                                     0.178             0.101 &    0.284 r
  core/be/clk_i_G1B4I75 (net)                                     162  366.855 
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/CLK (DFFX1)                0.000    0.178    0.000    0.003 &    0.286 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_168_/Q (DFFX1)                           0.047             0.217 &    0.503 f
  core/be/be_calculator/calc_stage_reg/data_o[168] (net)            2   10.086 
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/D (DFFX1)                 -0.006    0.047   -0.001   -0.001 &    0.502 f
  data arrival time                                                                                                     0.502

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                          6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                           0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                     0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                     202  508.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_251_/CLK (DFFX1)                0.000    0.239    0.000    0.005 &    0.366 r
  clock reconvergence pessimism                                                                             -0.038      0.327
  library hold time                                                                                          0.018      0.346
  data required time                                                                                                    0.346
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.346
  data arrival time                                                                                                    -0.502
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.157


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_73_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_15_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                                1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                                3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                               6  191.893 
  core/CTSINVX16_G1B1I36/INP (INVX8)                                                   0.000    0.087    0.000    0.009 &    0.168 f
  core/CTSINVX16_G1B1I36/ZN (INVX8)                                                             0.184             0.097 &    0.265 r
  core/clk_i_G1B4I36 (net)                                             188  422.809 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_73_/CLK (DFFX1)                0.000    0.184    0.000    0.004 &    0.269 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_73_/Q (DFFX1)                           0.118             0.259 &    0.528 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[73] (net)           11   40.281 
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/D (DFFX1)                        0.000    0.119    0.000    0.001 &    0.529 f
  data arrival time                                                                                                          0.529

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                     3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                     3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                   0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                             0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                               6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                          0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                          202  508.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_15_/CLK (DFFX1)                      0.000    0.240    0.000    0.004 &    0.365 r
  clock reconvergence pessimism                                                                                   0.000      0.365
  library hold time                                                                                               0.004      0.370
  data required time                                                                                                         0.370
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.370
  data arrival time                                                                                                         -0.529
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.159


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_64_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_147_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I12/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  101.619 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.054             0.033 &    0.050 f
  clk_i_G1B1I2 (net)                                                3  220.617 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.054    0.000    0.001 &    0.051 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.063             0.034 &    0.086 r
  clk_i_G1B2I2 (net)                                                3  105.242 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.063    0.000    0.008 &    0.093 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.141             0.083 &    0.177 f
  core/clk_i_G1B3I12 (net)                                          6  192.631 
  core/be/CTSINVX16_G1B1I75/INP (INVX8)                                           0.000    0.141    0.000    0.006 &    0.183 f
  core/be/CTSINVX16_G1B1I75/ZN (INVX8)                                                     0.178             0.101 &    0.284 r
  core/be/clk_i_G1B4I75 (net)                                     162  366.855 
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/CLK (DFFX1)                 0.000    0.178    0.000    0.004 &    0.287 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_64_/Q (DFFX1)                            0.032             0.205 &    0.492 f
  core/be/be_calculator/calc_stage_reg/data_o[64] (net)             1    3.389 
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/D (DFFX1)                  0.000    0.032    0.000    0.000 &    0.492 f
  data arrival time                                                                                                     0.492

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                          6  244.941 
  core/be/CTSINVX16_G1B1I17/INP (INVX8)                                           0.000    0.178    0.000    0.006 &    0.221 f
  core/be/CTSINVX16_G1B1I17/ZN (INVX8)                                                     0.221             0.124 &    0.345 r
  core/be/clk_i_G1B4I17 (net)                                     161  458.542 
  core/be/be_calculator/calc_stage_reg/data_r_reg_147_/CLK (DFFX1)                0.000    0.221    0.000    0.005 &    0.350 r
  clock reconvergence pessimism                                                                             -0.038      0.312
  library hold time                                                                                          0.020      0.332
  data required time                                                                                                    0.332
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.332
  data arrival time                                                                                                    -0.492
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.160


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_230_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_313_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I12/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  101.619 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.054             0.033 &    0.050 f
  clk_i_G1B1I2 (net)                                                3  220.617 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.054    0.000    0.001 &    0.051 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.063             0.034 &    0.086 r
  clk_i_G1B2I2 (net)                                                3  105.242 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.063    0.000    0.008 &    0.093 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.141             0.083 &    0.177 f
  core/clk_i_G1B3I12 (net)                                          6  192.631 
  core/be/CTSINVX16_G1B1I17/INP (INVX8)                                           0.000    0.141    0.000    0.005 &    0.181 f
  core/be/CTSINVX16_G1B1I17/ZN (INVX8)                                                     0.184             0.104 &    0.285 r
  core/be/clk_i_G1B4I17 (net)                                     161  387.013 
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/CLK (DFFX1)                0.000    0.185    0.000    0.004 &    0.288 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_230_/Q (DFFX1)                           0.050             0.219 &    0.507 f
  core/be/be_calculator/calc_stage_reg/data_o[230] (net)            4   11.169 
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/D (DFFX1)                  0.000    0.050    0.000    0.000 &    0.507 f
  data arrival time                                                                                                     0.507

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                          6  244.941 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                           0.000    0.180    0.000    0.014 &    0.229 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                     0.245             0.135 &    0.364 r
  core/be/clk_i_G1B4I76 (net)                                     202  524.054 
  core/be/be_calculator/calc_stage_reg/data_r_reg_313_/CLK (DFFX1)                0.000    0.245    0.000    0.003 &    0.367 r
  clock reconvergence pessimism                                                                             -0.038      0.329
  library hold time                                                                                          0.018      0.347
  data required time                                                                                                    0.347
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.347
  data arrival time                                                                                                    -0.507
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.160


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_82_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_24_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                                1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                                3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                               6  191.893 
  core/CTSINVX16_G1B1I36/INP (INVX8)                                                   0.000    0.087    0.000    0.009 &    0.168 f
  core/CTSINVX16_G1B1I36/ZN (INVX8)                                                             0.184             0.097 &    0.265 r
  core/clk_i_G1B4I36 (net)                                             188  422.809 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_82_/CLK (DFFX1)                0.000    0.184    0.000    0.004 &    0.269 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_82_/Q (DFFX1)                           0.119             0.260 &    0.529 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[82] (net)           14   40.839 
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/D (DFFX1)                        0.000    0.119    0.000    0.001 &    0.530 f
  data arrival time                                                                                                          0.530

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                     3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                     3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                   0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                             0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                               6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                          0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                          202  508.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_24_/CLK (DFFX1)                      0.000    0.239    0.000    0.004 &    0.365 r
  clock reconvergence pessimism                                                                                   0.000      0.365
  library hold time                                                                                               0.004      0.369
  data required time                                                                                                         0.369
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.369
  data arrival time                                                                                                         -0.530
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.161


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_93_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_245_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                                1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                                3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                               6  191.893 
  core/be/CTSINVX16_G1B1I51/INP (INVX8)                                                0.000    0.087    0.000    0.016 &    0.176 f
  core/be/CTSINVX16_G1B1I51/ZN (INVX8)                                                          0.153             0.083 &    0.258 r
  core/be/clk_i_G1B4I51 (net)                                          160  338.001 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_93_/CLK (DFFX1)                0.000    0.153    0.000    0.002 &    0.261 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_93_/Q (DFFX1)                           0.133             0.264 &    0.524 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[93] (net)           12   46.156 
  core/be/be_calculator/reservation_reg/data_r_reg_245_/D (DFFX1)                      0.000    0.133    0.000    0.003 &    0.527 f
  data arrival time                                                                                                          0.527

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                     3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                     3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                   0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                             0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                               6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                          0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                          202  508.220 
  core/be/be_calculator/reservation_reg/data_r_reg_245_/CLK (DFFX1)                    0.000    0.239    0.000    0.002 &    0.363 r
  clock reconvergence pessimism                                                                                   0.000      0.363
  library hold time                                                                                               0.002      0.365
  data required time                                                                                                         0.365
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.365
  data arrival time                                                                                                         -0.527
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.162


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_93_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_35_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                                1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                                3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                               6  191.893 
  core/be/CTSINVX16_G1B1I51/INP (INVX8)                                                0.000    0.087    0.000    0.016 &    0.176 f
  core/be/CTSINVX16_G1B1I51/ZN (INVX8)                                                          0.153             0.083 &    0.258 r
  core/be/clk_i_G1B4I51 (net)                                          160  338.001 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_93_/CLK (DFFX1)                0.000    0.153    0.000    0.002 &    0.261 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_93_/Q (DFFX1)                           0.133             0.264 &    0.524 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[93] (net)           12   46.156 
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/D (DFFX1)                        0.000    0.133    0.000    0.003 &    0.527 f
  data arrival time                                                                                                          0.527

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                     3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                     3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                   0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                             0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                               6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                          0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                          202  508.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_35_/CLK (DFFX1)                      0.000    0.239    0.000    0.002 &    0.363 r
  clock reconvergence pessimism                                                                                   0.000      0.363
  library hold time                                                                                               0.002      0.365
  data required time                                                                                                         0.365
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.365
  data arrival time                                                                                                         -0.527
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.162


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_177_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_260_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                          0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                           1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                          0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                           3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                              0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                        0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                          6  191.893 
  core/CTSINVX16_G1B1I36/INP (INVX8)                                              0.000    0.087    0.000    0.009 &    0.168 f
  core/CTSINVX16_G1B1I36/ZN (INVX8)                                                        0.184             0.097 &    0.265 r
  core/clk_i_G1B4I36 (net)                                        188  422.809 
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/CLK (DFFX1)                0.000    0.184    0.000    0.004 &    0.269 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_177_/Q (DFFX1)                           0.105             0.253 &    0.522 f
  core/be/be_calculator/calc_stage_reg/data_o[177] (net)            4   35.886 
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/D (DFFX1)                 -0.009    0.106   -0.003   -0.003 &    0.519 f
  data arrival time                                                                                                     0.519

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                          6  244.941 
  core/be/CTSINVX16_G1B1I75/INP (INVX8)                                           0.000    0.180    0.000    0.008 &    0.223 f
  core/be/CTSINVX16_G1B1I75/ZN (INVX8)                                                     0.214             0.122 &    0.345 r
  core/be/clk_i_G1B4I75 (net)                                     162  438.829 
  core/be/be_calculator/calc_stage_reg/data_r_reg_260_/CLK (DFFX1)                0.000    0.215    0.000    0.004 &    0.349 r
  clock reconvergence pessimism                                                                              0.000      0.349
  library hold time                                                                                          0.005      0.354
  data required time                                                                                                    0.354
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.354
  data arrival time                                                                                                    -0.519
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.165


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_63_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: CTSINVX8_G1B4I2/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.054             0.033 &    0.050 f
  clk_i_G1B1I2 (net)                                                     3  220.617 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.054    0.000    0.001 &    0.051 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.063             0.034 &    0.086 r
  clk_i_G1B2I2 (net)                                                     3  105.242 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                   0.000    0.063    0.000    0.008 &    0.093 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                             0.141             0.083 &    0.177 f
  core/clk_i_G1B3I12 (net)                                               6  192.631 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                0.000    0.141    0.000    0.010 &    0.186 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                          0.195             0.111 &    0.297 r
  core/be/clk_i_G1B4I37 (net)                                          202  418.559 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/CLK (DFFX1)                0.000    0.196    0.000    0.003 &    0.299 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_63_/Q (DFFX1)                           0.076             0.237 &    0.536 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[63] (net)            2   23.230 
  core/be/be_calculator/reservation_reg/data_r_reg_63_/D (DFFX1)                      -0.012    0.076   -0.002   -0.001 &    0.535 f
  data arrival time                                                                                                          0.535

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                     3  280.275 
  CTSINVX16_G1B3I3/INP (INVX16)                                                        0.000    0.067    0.000    0.003 &    0.065 f
  CTSINVX16_G1B3I3/ZN (INVX16)                                                                  0.091             0.032 &    0.097 r
  clk_i_G1B2I3 (net)                                                     4  258.136 
  CTSINVX16_G1B2I6/INP (INVX8)                                                         0.000    0.115    0.000    0.026 &    0.123 r
  CTSINVX16_G1B2I6/ZN (INVX8)                                                                   0.176             0.106 &    0.229 f
  clk_i_G1B3I6 (net)                                                     7  451.867 
  core/be/CTSINVX16_G1B1I68/INP (INVX8)                                                0.000    0.176    0.000    0.001 &    0.230 f
  core/be/CTSINVX16_G1B1I68/ZN (INVX8)                                                          0.236             0.119 &    0.349 r
  core/be/clk_i_G1B4I68 (net)                                          167  463.664 
  core/be/be_calculator/reservation_reg/data_r_reg_63_/CLK (DFFX1)                     0.000    0.241    0.000    0.020 &    0.369 r
  clock reconvergence pessimism                                                                                  -0.012      0.357
  library hold time                                                                                               0.013      0.369
  data required time                                                                                                         0.369
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.369
  data arrival time                                                                                                         -0.535
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.166


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_91_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/reservation_reg/data_r_reg_243_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                                1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                                3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                               6  191.893 
  core/be/CTSINVX16_G1B1I51/INP (INVX8)                                                0.000    0.087    0.000    0.016 &    0.176 f
  core/be/CTSINVX16_G1B1I51/ZN (INVX8)                                                          0.153             0.083 &    0.258 r
  core/be/clk_i_G1B4I51 (net)                                          160  338.001 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_91_/CLK (DFFX1)                0.000    0.153    0.000    0.002 &    0.260 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_91_/Q (DFFX1)                           0.141             0.268 &    0.528 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[91] (net)           12   49.169 
  core/be/be_calculator/reservation_reg/data_r_reg_243_/D (DFFX1)                     -0.000    0.141   -0.000    0.003 &    0.531 f
  data arrival time                                                                                                          0.531

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                     3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                     3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                   0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                             0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                               6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                          0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                          202  508.220 
  core/be/be_calculator/reservation_reg/data_r_reg_243_/CLK (DFFX1)                    0.000    0.239    0.000    0.003 &    0.364 r
  clock reconvergence pessimism                                                                                   0.000      0.364
  library hold time                                                                                               0.001      0.365
  data required time                                                                                                         0.365
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.365
  data arrival time                                                                                                         -0.531
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.166


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_222_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_305_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I12/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  101.619 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.054             0.033 &    0.050 f
  clk_i_G1B1I2 (net)                                                3  220.617 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.054    0.000    0.001 &    0.051 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.063             0.034 &    0.086 r
  clk_i_G1B2I2 (net)                                                3  105.242 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.063    0.000    0.008 &    0.093 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.141             0.083 &    0.177 f
  core/clk_i_G1B3I12 (net)                                          6  192.631 
  core/be/CTSINVX16_G1B1I28/INP (INVX8)                                           0.000    0.141    0.000    0.004 &    0.181 f
  core/be/CTSINVX16_G1B1I28/ZN (INVX8)                                                     0.172             0.095 &    0.276 r
  core/be/clk_i_G1B4I28 (net)                                     156  347.658 
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/CLK (DFFX1)                0.000    0.173    0.000    0.002 &    0.278 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_222_/Q (DFFX1)                           0.048             0.216 &    0.494 f
  core/be/be_calculator/calc_stage_reg/data_o[222] (net)            4   10.215 
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/D (DFFX1)                  0.000    0.048    0.000    0.000 &    0.494 f
  data arrival time                                                                                                     0.494

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                          6  244.941 
  core/be/CTSINVX16_G1B1I17/INP (INVX8)                                           0.000    0.178    0.000    0.006 &    0.221 f
  core/be/CTSINVX16_G1B1I17/ZN (INVX8)                                                     0.221             0.124 &    0.345 r
  core/be/clk_i_G1B4I17 (net)                                     161  458.542 
  core/be/be_calculator/calc_stage_reg/data_r_reg_305_/CLK (DFFX1)                0.000    0.221    0.000    0.004 &    0.348 r
  clock reconvergence pessimism                                                                             -0.038      0.310
  library hold time                                                                                          0.017      0.327
  data required time                                                                                                    0.327
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.327
  data arrival time                                                                                                    -0.494
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.167


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_91_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_33_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                                1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                                3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                               6  191.893 
  core/be/CTSINVX16_G1B1I51/INP (INVX8)                                                0.000    0.087    0.000    0.016 &    0.176 f
  core/be/CTSINVX16_G1B1I51/ZN (INVX8)                                                          0.153             0.083 &    0.258 r
  core/be/clk_i_G1B4I51 (net)                                          160  338.001 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_91_/CLK (DFFX1)                0.000    0.153    0.000    0.002 &    0.260 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_91_/Q (DFFX1)                           0.141             0.268 &    0.528 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[91] (net)           12   49.169 
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/D (DFFX1)                       -0.000    0.141   -0.000    0.003 &    0.531 f
  data arrival time                                                                                                          0.531

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                         0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                                   0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                     3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                          0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                                    0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                     3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                                   0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                             0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                               6  244.941 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                                0.000    0.180    0.000    0.012 &    0.227 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                          0.239             0.134 &    0.361 r
  core/be/clk_i_G1B4I37 (net)                                          202  508.220 
  core/be/be_calculator/calc_stage_reg/data_r_reg_33_/CLK (DFFX1)                      0.000    0.239    0.000    0.002 &    0.363 r
  clock reconvergence pessimism                                                                                   0.000      0.363
  library hold time                                                                                               0.001      0.364
  data required time                                                                                                         0.364
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.364
  data arrival time                                                                                                         -0.531
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.168


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_184_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_267_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: clk_i
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                          0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                           1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                          0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                           3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                              0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                        0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                          6  191.893 
  core/CTSINVX16_G1B1I36/INP (INVX8)                                              0.000    0.087    0.000    0.009 &    0.168 f
  core/CTSINVX16_G1B1I36/ZN (INVX8)                                                        0.184             0.097 &    0.265 r
  core/clk_i_G1B4I36 (net)                                        188  422.809 
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/CLK (DFFX1)                0.000    0.184    0.000    0.004 &    0.269 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_184_/Q (DFFX1)                           0.133             0.264 &    0.533 f
  core/be/be_calculator/calc_stage_reg/data_o[184] (net)            3   45.015 
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/D (DFFX1)                 -0.023    0.133   -0.017   -0.015 &    0.518 f
  data arrival time                                                                                                     0.518

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                          6  244.941 
  core/be/CTSINVX16_G1B1I75/INP (INVX8)                                           0.000    0.180    0.000    0.008 &    0.223 f
  core/be/CTSINVX16_G1B1I75/ZN (INVX8)                                                     0.214             0.122 &    0.345 r
  core/be/clk_i_G1B4I75 (net)                                     162  438.829 
  core/be/be_calculator/calc_stage_reg/data_r_reg_267_/CLK (DFFX1)                0.000    0.215    0.000    0.004 &    0.349 r
  clock reconvergence pessimism                                                                              0.000      0.349
  library hold time                                                                                          0.000      0.349
  data required time                                                                                                    0.349
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.349
  data arrival time                                                                                                    -0.518
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.169


  Startpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_32_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_115_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I12/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                           Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  101.619 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.000    0.048    0.000    0.017 &    0.017 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.054             0.033 &    0.050 f
  clk_i_G1B1I2 (net)                                                3  220.617 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.054    0.000    0.001 &    0.051 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.063             0.034 &    0.086 r
  clk_i_G1B2I2 (net)                                                3  105.242 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.063    0.000    0.008 &    0.093 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.141             0.083 &    0.177 f
  core/clk_i_G1B3I12 (net)                                          6  192.631 
  core/be/CTSINVX16_G1B1I37/INP (INVX8)                                           0.000    0.141    0.000    0.010 &    0.186 f
  core/be/CTSINVX16_G1B1I37/ZN (INVX8)                                                     0.195             0.111 &    0.297 r
  core/be/clk_i_G1B4I37 (net)                                     202  418.559 
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/CLK (DFFX1)                 0.000    0.196    0.000    0.002 &    0.299 r
  core/be/be_calculator/calc_stage_reg/data_r_reg_32_/Q (DFFX1)                            0.052             0.221 &    0.520 f
  core/be/be_calculator/calc_stage_reg/data_o[32] (net)             1   12.077 
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/D (DFFX1)                 -0.000    0.052   -0.000    0.000 &    0.520 f
  data arrival time                                                                                                     0.520

  clock core_clk (rise edge)                                                                                 0.000      0.000
  clock source latency                                                                                       0.000      0.000
  clk_i (in)                                                                               0.000             0.000 &    0.000 r
  clk_i (net)                                                       2  120.996 
  CTSINVX8_G1B4I2/INP (INVX16)                                                    0.001    0.059    0.001    0.021 &    0.021 r
  CTSINVX8_G1B4I2/ZN (INVX16)                                                              0.067             0.041 &    0.062 f
  clk_i_G1B1I2 (net)                                                3  280.275 
  CTSINVX8_G1B3I2/INP (INVX8)                                                     0.000    0.067    0.000    0.002 &    0.064 f
  CTSINVX8_G1B3I2/ZN (INVX8)                                                               0.073             0.040 &    0.103 r
  clk_i_G1B2I2 (net)                                                3  121.094 
  core/CTSINVX16_G1B2I12/INP (INVX4)                                              0.000    0.076    0.000    0.009 &    0.112 r
  core/CTSINVX16_G1B2I12/ZN (INVX4)                                                        0.178             0.103 &    0.215 f
  core/clk_i_G1B3I12 (net)                                          6  244.941 
  core/be/CTSINVX16_G1B1I76/INP (INVX8)                                           0.000    0.180    0.000    0.014 &    0.229 f
  core/be/CTSINVX16_G1B1I76/ZN (INVX8)                                                     0.245             0.135 &    0.364 r
  core/be/clk_i_G1B4I76 (net)                                     202  524.054 
  core/be/be_calculator/calc_stage_reg/data_r_reg_115_/CLK (DFFX1)                0.000    0.245    0.000    0.005 &    0.369 r
  clock reconvergence pessimism                                                                             -0.038      0.331
  library hold time                                                                                          0.018      0.349
  data required time                                                                                                    0.349
  ------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                    0.349
  data arrival time                                                                                                    -0.520
  ------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                           0.171


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_4_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_9_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                        Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ---------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                              0.000      0.000
  clock source latency                                                                                    0.000      0.000
  clk_i (in)                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                    2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                             0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                       0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                        1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                             0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                       0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                        3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                           0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                     0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                       6  191.893 
  core/CTSINVX16_G1B1I52/INP (INVX8)                                           0.000    0.087    0.000    0.003 &    0.162 f
  core/CTSINVX16_G1B1I52/ZN (INVX8)                                                     0.176             0.092 &    0.254 r
  core/clk_i_G1B4I52 (net)                                     184  398.975 
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/CLK (DFFX1)                0.000    0.176    0.000    0.008 &    0.262 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_4_/Q (DFFX1)                           0.030             0.203 &    0.466 f
  core/be/be_calculator/exc_stage_reg/data_o[4] (net)            1    2.683 
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/D (DFFX1)                  0.000    0.030    0.000    0.000 &    0.466 f
  data arrival time                                                                                                  0.466

  clock core_clk (rise edge)                                                                              0.000      0.000
  clock source latency                                                                                    0.000      0.000
  clk_i (in)                                                                            0.000             0.000 &    0.000 r
  clk_i (net)                                                    2  120.996 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                             0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                       0.095             0.023 &    0.024 f
  core/clk_i_G1B1I1 (net)                                        1  119.763 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                             0.005    0.154    0.003    0.051 &    0.074 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                       0.099             0.055 &    0.129 r
  core/clk_i_G1B2I1 (net)                                        3  133.974 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                           0.000    0.099    0.000    0.001 &    0.130 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                     0.113             0.066 &    0.196 f
  core/clk_i_G1B3I11 (net)                                       6  244.203 
  core/CTSINVX16_G1B1I27_1/INP (INVX8)                                         0.000    0.122    0.000    0.019 &    0.215 f
  core/CTSINVX16_G1B1I27_1/ZN (INVX8)                                                   0.168             0.094 &    0.308 r
  core/clk_i_G1B4I27 (net)                                     136  354.450 
  core/be/be_calculator/exc_stage_reg/data_r_reg_9_/CLK (DFFX1)                0.000    0.168    0.000    0.004 &    0.313 r
  clock reconvergence pessimism                                                                          -0.036      0.277
  library hold time                                                                                       0.017      0.294
  data required time                                                                                                 0.294
  ---------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                 0.294
  data arrival time                                                                                                 -0.466
  ---------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                        0.172


  Startpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_8_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/exc_stage_reg/data_r_reg_13_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                         Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  ----------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                               0.000      0.000
  clock source latency                                                                                     0.000      0.000
  clk_i (in)                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                     2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                              0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                        0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                         1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                              0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                        0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                         3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                            0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                      0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                        6  191.893 
  core/CTSINVX16_G1B1I52/INP (INVX8)                                            0.000    0.087    0.000    0.003 &    0.162 f
  core/CTSINVX16_G1B1I52/ZN (INVX8)                                                      0.176             0.092 &    0.254 r
  core/clk_i_G1B4I52 (net)                                      184  398.975 
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/CLK (DFFX1)                 0.000    0.176    0.000    0.009 &    0.263 r
  core/be/be_calculator/exc_stage_reg/data_r_reg_8_/Q (DFFX1)                            0.029             0.202 &    0.466 f
  core/be/be_calculator/exc_stage_reg/data_o[8] (net)             1    2.161 
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/D (DFFX1)                  0.000    0.029    0.000    0.000 &    0.466 f
  data arrival time                                                                                                   0.466

  clock core_clk (rise edge)                                                                               0.000      0.000
  clock source latency                                                                                     0.000      0.000
  clk_i (in)                                                                             0.000             0.000 &    0.000 r
  clk_i (net)                                                     2  120.996 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                              0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                        0.095             0.023 &    0.024 f
  core/clk_i_G1B1I1 (net)                                         1  119.763 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                              0.005    0.154    0.003    0.051 &    0.074 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                        0.099             0.055 &    0.129 r
  core/clk_i_G1B2I1 (net)                                         3  133.974 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                            0.000    0.099    0.000    0.001 &    0.130 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                      0.113             0.066 &    0.196 f
  core/clk_i_G1B3I11 (net)                                        6  244.203 
  core/CTSINVX16_G1B1I27_1/INP (INVX8)                                          0.000    0.122    0.000    0.019 &    0.215 f
  core/CTSINVX16_G1B1I27_1/ZN (INVX8)                                                    0.168             0.094 &    0.308 r
  core/clk_i_G1B4I27 (net)                                      136  354.450 
  core/be/be_calculator/exc_stage_reg/data_r_reg_13_/CLK (DFFX1)                0.000    0.168    0.000    0.004 &    0.313 r
  clock reconvergence pessimism                                                                           -0.036      0.277
  library hold time                                                                                        0.017      0.294
  data required time                                                                                                  0.294
  ----------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  0.294
  data arrival time                                                                                                  -0.466
  ----------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                         0.172


  Startpoint: core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_
               (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: core/be/be_calculator/calc_stage_reg/data_r_reg_20_
               (rising edge-triggered flip-flop clocked by core_clk)
  Last common pin: core/CTSINVX16_G1B2I11/ZN
  Path Group: core_clk
  Path Type: min
  Min Data Paths Derating Factor  : 1.000
  Min Clock Paths Derating Factor : 1.000
  Max Clock Paths Derating Factor : 1.000

  Point                                                                Fanout   Cap    DTrans   Trans    Delta     Incr       Path
  -----------------------------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  101.619 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.088             0.023 &    0.023 f
  core/clk_i_G1B1I1 (net)                                                1  111.044 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.000    0.088    0.000    0.043 &    0.066 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.073             0.041 &    0.107 r
  core/clk_i_G1B2I1 (net)                                                3  110.560 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.073    0.000    0.000 &    0.108 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.087             0.051 &    0.159 f
  core/clk_i_G1B3I11 (net)                                               6  191.893 
  core/CTSINVX16_G1B1I27_1/INP (INVX8)                                                 0.000    0.087    0.000    0.015 &    0.175 f
  core/CTSINVX16_G1B1I27_1/ZN (INVX8)                                                           0.137             0.075 &    0.250 r
  core/clk_i_G1B4I27 (net)                                             136  294.028 
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/CLK (DFFX1)                0.000    0.137    0.000    0.003 &    0.253 r
  core/be/be_checker/scheduler/issue_pkt_reg/data_r_reg_78_/Q (DFFX1)                           0.057             0.220 &    0.472 f
  core/be/be_checker/scheduler/issue_pkt_reg/data_o[78] (net)            3   14.285 
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/D (DFFX1)                       -0.001    0.057   -0.000   -0.000 &    0.472 f
  data arrival time                                                                                                          0.472

  clock core_clk (rise edge)                                                                                      0.000      0.000
  clock source latency                                                                                            0.000      0.000
  clk_i (in)                                                                                    0.000             0.000 &    0.000 r
  clk_i (net)                                                            2  120.996 
  core/CTSINVX4_G1B4I1/INP (INVX4)                                                     0.000    0.002    0.000    0.000 &    0.000 r
  core/CTSINVX4_G1B4I1/ZN (INVX4)                                                               0.095             0.023 &    0.024 f
  core/clk_i_G1B1I1 (net)                                                1  119.763 
  core/CTSINVX8_G1B3I1/INP (INVX8)                                                     0.005    0.154    0.003    0.051 &    0.074 f
  core/CTSINVX8_G1B3I1/ZN (INVX8)                                                               0.099             0.055 &    0.129 r
  core/clk_i_G1B2I1 (net)                                                3  133.974 
  core/CTSINVX16_G1B2I11/INP (INVX8)                                                   0.000    0.099    0.000    0.001 &    0.130 r
  core/CTSINVX16_G1B2I11/ZN (INVX8)                                                             0.113             0.066 &    0.196 f
  core/clk_i_G1B3I11 (net)                                               6  244.203 
  core/be/CTSINVX16_G1B1I51/INP (INVX8)                                                0.000    0.122    0.000    0.021 &    0.216 f
  core/be/CTSINVX16_G1B1I51/ZN (INVX8)                                                          0.187             0.105 &    0.321 r
  core/be/clk_i_G1B4I51 (net)                                          160  409.087 
  core/be/be_calculator/calc_stage_reg/data_r_reg_20_/CLK (DFFX1)                      0.000    0.188    0.000    0.003 &    0.324 r
  clock reconvergence pessimism                                                                                  -0.036      0.287
  library hold time                                                                                               0.012      0.300
  data required time                                                                                                         0.300
  -----------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                         0.300
  data arrival time                                                                                                         -0.472
  -----------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                0.173

Report timing status: Processing group core_clk (total endpoints 14821)...10% done.
Report timing status: Processing group core_clk (total endpoints 14821)...20% done.
Report timing status: Processing group core_clk (total endpoints 14821)...30% done.
Report timing status: Processing group core_clk (total endpoints 14821)...40% done.
Report timing status: Processing group core_clk (total endpoints 14821)...50% done.
Report timing status: Processing group core_clk (total endpoints 14821)...60% done.
Report timing status: Processing group core_clk (total endpoints 14821)...70% done.
Report timing status: Processing group core_clk (total endpoints 14821)...80% done.
Report timing status: Processing group core_clk (total endpoints 14821)...90% done.
Warning: report_timing has satisfied the max_paths criteria. There are 14791 further endpoints which have paths of interest with slack less than 1000000.000 that were not considered when generating this report. (UITE-502)

Report timing status: Completed...
1
