// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "04/26/2019 18:04:36"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module NewRisc (
	altera_reserved_tms,
	altera_reserved_tck,
	altera_reserved_tdi,
	altera_reserved_tdo,
	auto_stp_external_clock_0,
	clk,
	rst,
	start,
	out1,
	out2,
	S,
	ins,
	PC,
	writeData,
	wrenReg,
	address,
	update);
input 	altera_reserved_tms;
input 	altera_reserved_tck;
input 	altera_reserved_tdi;
output 	altera_reserved_tdo;
input 	auto_stp_external_clock_0;
input 	clk;
input 	rst;
input 	start;
output 	[31:0] out1;
output 	[31:0] out2;
output 	[5:0] S;
output 	[31:0] ins;
output 	[31:0] PC;
output 	[31:0] writeData;
output 	wrenReg;
output 	[7:0] address;
output 	[31:0] update;

// Design Ports Information
// out1[0]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[1]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[2]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[3]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[4]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[5]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[6]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[7]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[8]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[9]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[10]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[11]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[12]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[13]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[14]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[15]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[16]	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[17]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[18]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[19]	=>  Location: PIN_AB14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[20]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[21]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[22]	=>  Location: PIN_C9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[23]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[24]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[25]	=>  Location: PIN_P1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[26]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[27]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[28]	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[29]	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[30]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out1[31]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[0]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[1]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[2]	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[3]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[4]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[5]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[6]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[7]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[8]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[9]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[10]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[11]	=>  Location: PIN_M1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[12]	=>  Location: PIN_R2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[13]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[14]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[15]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[16]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[17]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[18]	=>  Location: PIN_L2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[19]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[20]	=>  Location: PIN_P2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[21]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[22]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[23]	=>  Location: PIN_AC11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[24]	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[25]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[26]	=>  Location: PIN_G9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[27]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[28]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[29]	=>  Location: PIN_A6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[30]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out2[31]	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[0]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[1]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[2]	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[3]	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[4]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// S[5]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[0]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[2]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[3]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[4]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[5]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[6]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[7]	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[8]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[9]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[10]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[11]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[12]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[13]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[14]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[15]	=>  Location: PIN_J12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[16]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[17]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[18]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[19]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[20]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[21]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[22]	=>  Location: PIN_R3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[23]	=>  Location: PIN_B10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[24]	=>  Location: PIN_L1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[25]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[26]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[27]	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[28]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[29]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[30]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ins[31]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[0]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[1]	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[2]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[3]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[4]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[5]	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[6]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[7]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[8]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[9]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[10]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[11]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[12]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[13]	=>  Location: PIN_K4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[14]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[15]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[16]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[17]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[18]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[19]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[20]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[21]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[22]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[23]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[24]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[25]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[26]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[27]	=>  Location: PIN_K7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[28]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[29]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[30]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC[31]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[0]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[1]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[3]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[4]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[5]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[6]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[7]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[8]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[9]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[10]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[11]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[12]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[13]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[14]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[15]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[16]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[17]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[18]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[19]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[20]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[21]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[22]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[23]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[24]	=>  Location: PIN_F12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[25]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[26]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[27]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[28]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[29]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[30]	=>  Location: PIN_AE15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// writeData[31]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// wrenReg	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[0]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[1]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[3]	=>  Location: PIN_N4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[4]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[5]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[6]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[7]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[8]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[9]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[10]	=>  Location: PIN_A7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[11]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[12]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[13]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[14]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[15]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[16]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[17]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[18]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[19]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[20]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[21]	=>  Location: PIN_D10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[22]	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[23]	=>  Location: PIN_G14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[24]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[25]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[26]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[27]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[28]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[29]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[30]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// update[31]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// start	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tms	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tck	=>  Location: PIN_P5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdi	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// altera_reserved_tdo	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// auto_stp_external_clock_0	=>  Location: PIN_Y1,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("NewRisc_v.sdo");
// synopsys translate_on

wire \auto_hub|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DCLK~~padout ;
wire \~ALTERA_DATA0~~ibuf_o ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_nCEO~~padout ;
wire \~ALTERA_DCLK~~obuf_o ;
wire \~ALTERA_nCEO~~obuf_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \ins~0_combout ;
wire \PCcon~2_combout ;
wire \PCcon~3_combout ;
wire \Decoder4~0_combout ;
wire \Decoder4~4_combout ;
wire \update~63_combout ;
wire \PC[0]~32_combout ;
wire \rst~input_o ;
wire \Decoder4~6_combout ;
wire \WideOr28~0_combout ;
wire \Decoder2~0_combout ;
wire \Decoder2~1_combout ;
wire \WideOr28~1_combout ;
wire \PC[0]~reg0_q ;
wire \Add3~1 ;
wire \Add3~2_combout ;
wire \WideOr21~2_combout ;
wire \WideOr21~3_combout ;
wire \WideOr24~0_combout ;
wire \Decoder4~2_combout ;
wire \Decoder4~3_combout ;
wire \writeData~7_combout ;
wire \writeData~6_combout ;
wire \Decoder4~1_combout ;
wire \writeData~8_combout ;
wire \writeData~12_combout ;
wire \writeData~13_combout ;
wire \WideOr22~2_combout ;
wire \WideOr22~3_combout ;
wire \writeData~14_combout ;
wire \RegFile|regs[15][1]~feeder_combout ;
wire \RegFile|regs[15][17]~q ;
wire \ALU_in1[3]~33_combout ;
wire \writeData~137_combout ;
wire \RiscALU|out[22]~149_combout ;
wire \update~12_combout ;
wire \update~13_combout ;
wire \PC[0]~33 ;
wire \PC[1]~35 ;
wire \PC[2]~37 ;
wire \PC[3]~38_combout ;
wire \PC[3]~reg0_q ;
wire \Add3~3 ;
wire \Add3~5 ;
wire \Add3~7 ;
wire \Add3~8_combout ;
wire \writeData~22_combout ;
wire \writeData~23_combout ;
wire \ALU_in1[0]~0_combout ;
wire \update~45_combout ;
wire \writeData~74_combout ;
wire \writeData~71_combout ;
wire \writeData~75_combout ;
wire \Selector2~6_combout ;
wire \writeData~54_combout ;
wire \writeData~70_combout ;
wire \WideOr18~2_combout ;
wire \WideOr18~3_combout ;
wire \RegFile|Decoder0~20_combout ;
wire \RegFile|Decoder0~24_combout ;
wire \RegFile|regs[8][22]~q ;
wire \RegFile|Decoder0~23_combout ;
wire \RegFile|regs[10][22]~q ;
wire \RegFile|Mux41~10_combout ;
wire \RegFile|Decoder0~21_combout ;
wire \RegFile|regs[9][22]~q ;
wire \RegFile|Decoder0~25_combout ;
wire \RegFile|regs[11][22]~q ;
wire \RegFile|Mux41~11_combout ;
wire \RegFile|Decoder0~36_combout ;
wire \RegFile|regs[12][22]~q ;
wire \RegFile|Decoder0~35_combout ;
wire \RegFile|regs[13][22]~q ;
wire \RegFile|Mux41~17_combout ;
wire \RegFile|regs[15][22]~q ;
wire \RegFile|regs[14][22]~q ;
wire \RegFile|Mux41~18_combout ;
wire \RegFile|Decoder0~2_combout ;
wire \RegFile|Decoder0~28_combout ;
wire \RegFile|regs[5][22]~q ;
wire \RegFile|Decoder0~29_combout ;
wire \RegFile|regs[4][22]~q ;
wire \RegFile|Mux41~12_combout ;
wire \RegFile|Decoder0~26_combout ;
wire \RegFile|Decoder0~30_combout ;
wire \RegFile|regs[7][22]~q ;
wire \RegFile|Decoder0~27_combout ;
wire \RegFile|regs[6][22]~q ;
wire \RegFile|Mux41~13_combout ;
wire \RegFile|Decoder0~33_combout ;
wire \RegFile|regs[2][22]~q ;
wire \RegFile|Decoder0~31_combout ;
wire \RegFile|regs[3][22]~q ;
wire \RegFile|Decoder0~32_combout ;
wire \RegFile|regs[1][22]~q ;
wire \RegFile|Mux41~14_combout ;
wire \RegFile|Mux41~15_combout ;
wire \RegFile|Mux41~16_combout ;
wire \RegFile|Mux41~19_combout ;
wire \ALU_in1[22]~21_combout ;
wire \RiscALU|a~8_combout ;
wire \RiscALU|out[3]~51_combout ;
wire \Selector15~0_combout ;
wire \readReg1[3]~0_combout ;
wire \readReg1[3]~1_combout ;
wire \RegFile|Decoder0~9_combout ;
wire \RegFile|regs[26][22]~q ;
wire \RegFile|Decoder0~6_combout ;
wire \RegFile|Decoder0~10_combout ;
wire \RegFile|regs[18][22]~q ;
wire \RegFile|Mux9~2_combout ;
wire \RegFile|Decoder0~7_combout ;
wire \RegFile|regs[22][22]~q ;
wire \RegFile|Mux9~3_combout ;
wire \RegFile|Decoder0~14_combout ;
wire \RegFile|regs[16][22]~q ;
wire \RegFile|Decoder0~0_combout ;
wire \RegFile|Decoder0~13_combout ;
wire \RegFile|regs[24][22]~q ;
wire \RegFile|Mux9~4_combout ;
wire \RegFile|Decoder0~15_combout ;
wire \RegFile|regs[28][22]~q ;
wire \RegFile|Decoder0~12_combout ;
wire \RegFile|regs[20][22]~q ;
wire \RegFile|Mux9~5_combout ;
wire \RegFile|Mux9~6_combout ;
wire \RegFile|regs[27][22]~q ;
wire \RegFile|Decoder0~19_combout ;
wire \RegFile|regs[31][22]~q ;
wire \RegFile|Decoder0~17_combout ;
wire \RegFile|regs[23][22]~q ;
wire \RegFile|Decoder0~18_combout ;
wire \RegFile|regs[19][22]~q ;
wire \RegFile|Mux9~7_combout ;
wire \RegFile|Mux9~8_combout ;
wire \RegFile|Decoder0~1_combout ;
wire \RegFile|regs[25][22]~q ;
wire \RegFile|Decoder0~5_combout ;
wire \RegFile|regs[29][22]~q ;
wire \RegFile|Decoder0~3_combout ;
wire \RegFile|regs[21][22]~q ;
wire \RegFile|Decoder0~4_combout ;
wire \RegFile|regs[17][22]~q ;
wire \RegFile|Mux9~0_combout ;
wire \RegFile|Mux9~1_combout ;
wire \RegFile|Mux9~9_combout ;
wire \RegFile|Mux9~17_combout ;
wire \RegFile|Mux9~18_combout ;
wire \RegFile|Mux9~10_combout ;
wire \RegFile|Mux9~11_combout ;
wire \RegFile|Mux9~12_combout ;
wire \RegFile|Mux9~13_combout ;
wire \RegFile|Mux9~14_combout ;
wire \RegFile|Mux9~15_combout ;
wire \RegFile|Mux9~16_combout ;
wire \RegFile|Mux9~19_combout ;
wire \RegFile|Mux9~20_combout ;
wire \ALU_in1[2]~31_combout ;
wire \RiscALU|out[3]~55_combout ;
wire \RiscALU|out[2]~57_combout ;
wire \RegFile|regs[12][2]~q ;
wire \RegFile|Mux29~17_combout ;
wire \RegFile|regs[14][2]~q ;
wire \RegFile|regs[15][2]~q ;
wire \RegFile|Mux29~18_combout ;
wire \RegFile|regs[8][2]~q ;
wire \RegFile|regs[10][2]~q ;
wire \RegFile|Mux29~10_combout ;
wire \RegFile|regs[11][2]~q ;
wire \RegFile|regs[9][2]~q ;
wire \RegFile|Mux29~11_combout ;
wire \RegFile|regs[1][2]~q ;
wire \RegFile|regs[3][2]~q ;
wire \RegFile|Mux29~14_combout ;
wire \RegFile|regs[2][2]~q ;
wire \RegFile|Mux29~15_combout ;
wire \RegFile|regs[4][2]~q ;
wire \RegFile|regs[5][2]~q ;
wire \RegFile|Mux29~12_combout ;
wire \RegFile|regs[7][2]~q ;
wire \RegFile|regs[6][2]~q ;
wire \RegFile|Mux29~13_combout ;
wire \RegFile|Mux29~16_combout ;
wire \RegFile|Mux29~19_combout ;
wire \RegFile|regs[17][2]~q ;
wire \RegFile|regs[21][2]~q ;
wire \RegFile|Mux29~0_combout ;
wire \RegFile|regs[25][2]~q ;
wire \RegFile|regs[29][2]~q ;
wire \RegFile|Mux29~1_combout ;
wire \RegFile|regs[27][2]~q ;
wire \RegFile|regs[31][2]~q ;
wire \RegFile|regs[19][2]~q ;
wire \RegFile|regs[23][2]~q ;
wire \RegFile|Mux29~7_combout ;
wire \RegFile|Mux29~8_combout ;
wire \RegFile|regs[16][2]~q ;
wire \RegFile|regs[24][2]~q ;
wire \RegFile|Mux29~4_combout ;
wire \RegFile|regs[20][2]~q ;
wire \RegFile|regs[28][2]~q ;
wire \RegFile|Mux29~5_combout ;
wire \RegFile|regs[26][2]~q ;
wire \RegFile|regs[18][2]~q ;
wire \RegFile|Mux29~2_combout ;
wire \RegFile|regs[22][2]~q ;
wire \RegFile|Decoder0~11_combout ;
wire \RegFile|regs[30][2]~q ;
wire \RegFile|Mux29~3_combout ;
wire \RegFile|Mux29~6_combout ;
wire \RegFile|Mux29~9_combout ;
wire \RegFile|Mux29~20_combout ;
wire \RiscALU|out[3]~53_combout ;
wire \RiscALU|Add0~8_combout ;
wire \ALU_in1[1]~2_combout ;
wire \RegFile|regs[29][1]~q ;
wire \RegFile|regs[21][1]~q ;
wire \RegFile|regs[25][1]~q ;
wire \RegFile|regs[17][1]~q ;
wire \RegFile|Mux62~0_combout ;
wire \RegFile|Mux62~1_combout ;
wire \RegFile|regs[31][1]~q ;
wire \RegFile|regs[19][1]~q ;
wire \RegFile|regs[27][1]~q ;
wire \RegFile|Mux62~7_combout ;
wire \RegFile|regs[23][1]~q ;
wire \RegFile|Mux62~8_combout ;
wire \RegFile|regs[16][1]~q ;
wire \RegFile|regs[20][1]~q ;
wire \RegFile|Mux62~4_combout ;
wire \RegFile|regs[24][1]~q ;
wire \RegFile|regs[28][1]~q ;
wire \RegFile|Mux62~5_combout ;
wire \RegFile|regs[30][1]~q ;
wire \RegFile|regs[26][1]~q ;
wire \RegFile|regs[22][1]~q ;
wire \RegFile|regs[18][1]~q ;
wire \RegFile|Mux62~2_combout ;
wire \RegFile|Mux62~3_combout ;
wire \RegFile|Mux62~6_combout ;
wire \RegFile|Mux62~9_combout ;
wire \ALU_in1[1]~3_combout ;
wire \RiscALU|Add0~5_combout ;
wire \RegFile|Mux30~2_combout ;
wire \RegFile|Mux30~3_combout ;
wire \RegFile|Mux30~4_combout ;
wire \RegFile|Mux30~5_combout ;
wire \RegFile|Mux30~6_combout ;
wire \RegFile|Mux30~0_combout ;
wire \RegFile|Mux30~1_combout ;
wire \RegFile|Mux30~7_combout ;
wire \RegFile|Mux30~8_combout ;
wire \RegFile|Mux30~9_combout ;
wire \RegFile|regs[14][1]~q ;
wire \RegFile|regs[12][1]~q ;
wire \RegFile|regs[13][1]~q ;
wire \RegFile|Mux30~17_combout ;
wire \RegFile|Mux30~18_combout ;
wire \RegFile|regs[9][1]~q ;
wire \RegFile|regs[11][1]~q ;
wire \RegFile|regs[10][1]~q ;
wire \RegFile|regs[8][1]~q ;
wire \RegFile|Mux30~12_combout ;
wire \RegFile|Mux30~13_combout ;
wire \RegFile|regs[1][1]~q ;
wire \RegFile|regs[3][1]~q ;
wire \RegFile|Mux30~14_combout ;
wire \RegFile|regs[2][1]~q ;
wire \RegFile|Mux30~15_combout ;
wire \RegFile|Mux30~16_combout ;
wire \RegFile|regs[4][1]~q ;
wire \RegFile|regs[5][1]~q ;
wire \RegFile|Mux30~10_combout ;
wire \RegFile|regs[6][1]~q ;
wire \RegFile|regs[7][1]~q ;
wire \RegFile|Mux30~11_combout ;
wire \RegFile|Mux30~19_combout ;
wire \RegFile|Mux30~20_combout ;
wire \RiscALU|Add0~0_combout ;
wire \RiscALU|Add0~2_cout ;
wire \RiscALU|Add0~4 ;
wire \RiscALU|Add0~7 ;
wire \RiscALU|Add0~9_combout ;
wire \RiscALU|out[25]~202_combout ;
wire \RiscALU|out[7]~67_combout ;
wire \RiscALU|ShiftLeft0~85_combout ;
wire \RegFile|regs[8][21]~q ;
wire \RegFile|regs[10][21]~q ;
wire \RegFile|Mux10~12_combout ;
wire \RegFile|regs[9][21]~q ;
wire \RegFile|regs[11][21]~q ;
wire \RegFile|Mux10~13_combout ;
wire \RegFile|regs[2][21]~q ;
wire \RegFile|regs[3][21]~q ;
wire \RegFile|regs[1][21]~q ;
wire \RegFile|Mux10~14_combout ;
wire \RegFile|Mux10~15_combout ;
wire \RegFile|Mux10~16_combout ;
wire \RegFile|regs[6][21]~q ;
wire \RegFile|regs[7][21]~q ;
wire \RegFile|regs[5][21]~q ;
wire \RegFile|Mux10~10_combout ;
wire \RegFile|Mux10~11_combout ;
wire \RegFile|regs[12][21]~q ;
wire \RegFile|regs[13][21]~q ;
wire \RegFile|Mux10~17_combout ;
wire \RegFile|regs[14][21]~q ;
wire \RegFile|regs[15][21]~feeder_combout ;
wire \RegFile|regs[15][21]~q ;
wire \RegFile|Mux10~18_combout ;
wire \RegFile|Mux10~19_combout ;
wire \RegFile|regs[16][21]~q ;
wire \RegFile|regs[20][21]~q ;
wire \RegFile|Mux10~4_combout ;
wire \RegFile|regs[24][21]~q ;
wire \RegFile|regs[28][21]~q ;
wire \RegFile|Mux10~5_combout ;
wire \RegFile|regs[18][21]~q ;
wire \RegFile|regs[22][21]~q ;
wire \RegFile|Mux10~2_combout ;
wire \RegFile|regs[30][21]~q ;
wire \RegFile|regs[26][21]~q ;
wire \RegFile|Mux10~3_combout ;
wire \RegFile|Mux10~6_combout ;
wire \RegFile|regs[17][21]~q ;
wire \RegFile|regs[25][21]~q ;
wire \RegFile|Mux10~0_combout ;
wire \RegFile|regs[29][21]~q ;
wire \RegFile|regs[21][21]~q ;
wire \RegFile|Mux10~1_combout ;
wire \RegFile|regs[23][21]~q ;
wire \RegFile|regs[31][21]~q ;
wire \RegFile|regs[19][21]~q ;
wire \RegFile|regs[27][21]~q ;
wire \RegFile|Mux10~7_combout ;
wire \RegFile|Mux10~8_combout ;
wire \RegFile|Mux10~9_combout ;
wire \RegFile|Mux10~20_combout ;
wire \RegFile|regs[12][23]~q ;
wire \RegFile|regs[13][23]~q ;
wire \RegFile|Mux8~17_combout ;
wire \RegFile|regs[15][23]~q ;
wire \RegFile|regs[14][23]~q ;
wire \RegFile|Mux8~18_combout ;
wire \RegFile|regs[4][23]~q ;
wire \RegFile|regs[5][23]~q ;
wire \RegFile|Mux8~10_combout ;
wire \RegFile|regs[7][23]~q ;
wire \RegFile|regs[6][23]~q ;
wire \RegFile|Mux8~11_combout ;
wire \RegFile|regs[8][23]~q ;
wire \RegFile|regs[10][23]~q ;
wire \RegFile|Mux8~12_combout ;
wire \RegFile|regs[11][23]~q ;
wire \RegFile|regs[9][23]~q ;
wire \RegFile|Mux8~13_combout ;
wire \RegFile|regs[1][23]~q ;
wire \RegFile|regs[3][23]~q ;
wire \RegFile|Mux8~14_combout ;
wire \RegFile|regs[2][23]~q ;
wire \RegFile|Mux8~15_combout ;
wire \RegFile|Mux8~16_combout ;
wire \RegFile|Mux8~19_combout ;
wire \RegFile|regs[25][23]~q ;
wire \RegFile|regs[17][23]~q ;
wire \RegFile|Mux8~0_combout ;
wire \RegFile|regs[29][23]~q ;
wire \RegFile|regs[21][23]~q ;
wire \RegFile|Mux8~1_combout ;
wire \RegFile|regs[26][23]~q ;
wire \RegFile|regs[30][23]~q ;
wire \RegFile|regs[18][23]~q ;
wire \RegFile|regs[22][23]~q ;
wire \RegFile|Mux8~2_combout ;
wire \RegFile|Mux8~3_combout ;
wire \RegFile|regs[20][23]~q ;
wire \RegFile|regs[16][23]~q ;
wire \RegFile|Mux8~4_combout ;
wire \RegFile|regs[24][23]~q ;
wire \RegFile|Mux8~5_combout ;
wire \RegFile|Mux8~6_combout ;
wire \RegFile|regs[23][23]~q ;
wire \RegFile|regs[19][23]~q ;
wire \RegFile|regs[27][23]~q ;
wire \RegFile|Mux8~7_combout ;
wire \RegFile|regs[31][23]~q ;
wire \RegFile|Mux8~8_combout ;
wire \RegFile|Mux8~9_combout ;
wire \RegFile|Mux8~20_combout ;
wire \RiscALU|ShiftLeft0~82_combout ;
wire \RiscALU|ShiftLeft0~86_combout ;
wire \RegFile|regs[25][14]~q ;
wire \RegFile|regs[29][14]~q ;
wire \RegFile|regs[21][14]~q ;
wire \RegFile|regs[17][14]~q ;
wire \RegFile|Mux17~0_combout ;
wire \RegFile|Mux17~1_combout ;
wire \RegFile|regs[27][14]~q ;
wire \RegFile|regs[31][14]~q ;
wire \RegFile|regs[23][14]~q ;
wire \RegFile|regs[19][14]~q ;
wire \RegFile|Mux17~7_combout ;
wire \RegFile|Mux17~8_combout ;
wire \RegFile|regs[22][14]~q ;
wire \RegFile|regs[30][14]~q ;
wire \RegFile|regs[18][14]~q ;
wire \RegFile|regs[26][14]~q ;
wire \RegFile|Mux17~2_combout ;
wire \RegFile|Mux17~3_combout ;
wire \RegFile|regs[20][14]~q ;
wire \RegFile|regs[28][14]~q ;
wire \RegFile|regs[16][14]~q ;
wire \RegFile|regs[24][14]~q ;
wire \RegFile|Mux17~4_combout ;
wire \RegFile|Mux17~5_combout ;
wire \RegFile|Mux17~6_combout ;
wire \RegFile|Mux17~9_combout ;
wire \RegFile|regs[8][14]~q ;
wire \RegFile|regs[10][14]~q ;
wire \RegFile|Mux17~10_combout ;
wire \RegFile|regs[11][14]~q ;
wire \RegFile|regs[9][14]~q ;
wire \RegFile|Mux17~11_combout ;
wire \RegFile|regs[2][14]~q ;
wire \RegFile|regs[3][14]~q ;
wire \RegFile|regs[1][14]~q ;
wire \RegFile|Mux17~14_combout ;
wire \RegFile|Mux17~15_combout ;
wire \RegFile|regs[6][14]~q ;
wire \RegFile|regs[7][14]~q ;
wire \RegFile|regs[5][14]~q ;
wire \RegFile|regs[4][14]~q ;
wire \RegFile|Mux17~12_combout ;
wire \RegFile|Mux17~13_combout ;
wire \RegFile|Mux17~16_combout ;
wire \RegFile|regs[15][14]~q ;
wire \RegFile|regs[12][14]~q ;
wire \RegFile|regs[13][14]~q ;
wire \RegFile|Mux17~17_combout ;
wire \RegFile|Mux17~18_combout ;
wire \RegFile|Mux17~19_combout ;
wire \RegFile|Mux17~20_combout ;
wire \RegFile|regs[27][16]~q ;
wire \RegFile|regs[31][16]~q ;
wire \RegFile|regs[19][16]~q ;
wire \RegFile|regs[23][16]~q ;
wire \RegFile|Mux15~7_combout ;
wire \RegFile|Mux15~8_combout ;
wire \RegFile|regs[26][16]~q ;
wire \RegFile|regs[18][16]~q ;
wire \RegFile|Mux15~2_combout ;
wire \RegFile|regs[22][16]~q ;
wire \RegFile|regs[30][16]~q ;
wire \RegFile|Mux15~3_combout ;
wire \RegFile|regs[20][16]~q ;
wire \RegFile|regs[28][16]~q ;
wire \RegFile|regs[16][16]~q ;
wire \RegFile|regs[24][16]~q ;
wire \RegFile|Mux15~4_combout ;
wire \RegFile|Mux15~5_combout ;
wire \RegFile|Mux15~6_combout ;
wire \RegFile|regs[25][16]~q ;
wire \RegFile|regs[29][16]~q ;
wire \RegFile|regs[17][16]~q ;
wire \RegFile|regs[21][16]~q ;
wire \RegFile|Mux15~0_combout ;
wire \RegFile|Mux15~1_combout ;
wire \RegFile|Mux15~9_combout ;
wire \RegFile|regs[15][16]~q ;
wire \RegFile|regs[14][16]~q ;
wire \RegFile|regs[12][16]~q ;
wire \RegFile|regs[13][16]~q ;
wire \RegFile|Mux15~17_combout ;
wire \RegFile|Mux15~18_combout ;
wire \RegFile|regs[3][16]~q ;
wire \RegFile|regs[1][16]~q ;
wire \RegFile|Mux15~14_combout ;
wire \RegFile|regs[2][16]~q ;
wire \RegFile|Mux15~15_combout ;
wire \RegFile|regs[6][16]~q ;
wire \RegFile|regs[5][16]~q ;
wire \RegFile|regs[4][16]~q ;
wire \RegFile|Mux15~12_combout ;
wire \RegFile|regs[7][16]~q ;
wire \RegFile|Mux15~13_combout ;
wire \RegFile|Mux15~16_combout ;
wire \RegFile|regs[9][16]~q ;
wire \RegFile|regs[10][16]~q ;
wire \RegFile|regs[8][16]~q ;
wire \RegFile|Mux15~10_combout ;
wire \RegFile|Mux15~11_combout ;
wire \RegFile|Mux15~19_combout ;
wire \RegFile|Mux15~20_combout ;
wire \RiscALU|ShiftLeft0~60_combout ;
wire \RiscALU|Mux30~3_combout ;
wire \RegFile|regs[13][15]~q ;
wire \RegFile|regs[12][15]~q ;
wire \RegFile|Mux48~17_combout ;
wire \RegFile|regs[14][15]~q ;
wire \RegFile|Mux48~18_combout ;
wire \RegFile|regs[11][15]~q ;
wire \RegFile|regs[8][15]~q ;
wire \RegFile|regs[10][15]~q ;
wire \RegFile|Mux48~12_combout ;
wire \RegFile|regs[9][15]~q ;
wire \RegFile|Mux48~13_combout ;
wire \RegFile|regs[1][15]~q ;
wire \RegFile|regs[3][15]~q ;
wire \RegFile|Mux48~14_combout ;
wire \RegFile|regs[2][15]~q ;
wire \RegFile|Mux48~15_combout ;
wire \RegFile|Mux48~16_combout ;
wire \RegFile|regs[7][15]~q ;
wire \RegFile|regs[4][15]~q ;
wire \RegFile|regs[5][15]~q ;
wire \RegFile|Mux48~10_combout ;
wire \RegFile|regs[6][15]~q ;
wire \RegFile|Mux48~11_combout ;
wire \RegFile|Mux48~19_combout ;
wire \RegFile|regs[31][15]~q ;
wire \RegFile|regs[23][15]~q ;
wire \RegFile|regs[19][15]~q ;
wire \RegFile|regs[27][15]~q ;
wire \RegFile|Mux48~7_combout ;
wire \RegFile|Mux48~8_combout ;
wire \RegFile|regs[30][15]~q ;
wire \RegFile|regs[26][15]~q ;
wire \RegFile|regs[18][15]~q ;
wire \RegFile|regs[22][15]~q ;
wire \RegFile|Mux48~2_combout ;
wire \RegFile|Mux48~3_combout ;
wire \RegFile|regs[16][15]~q ;
wire \RegFile|regs[20][15]~q ;
wire \RegFile|Mux48~4_combout ;
wire \RegFile|regs[28][15]~q ;
wire \RegFile|regs[24][15]~q ;
wire \RegFile|Mux48~5_combout ;
wire \RegFile|Mux48~6_combout ;
wire \RegFile|regs[29][15]~q ;
wire \RegFile|regs[21][15]~q ;
wire \RegFile|regs[25][15]~q ;
wire \RegFile|regs[17][15]~q ;
wire \RegFile|Mux48~0_combout ;
wire \RegFile|Mux48~1_combout ;
wire \RegFile|Mux48~9_combout ;
wire \ALU_in1[15]~14_combout ;
wire \RiscALU|a~15_combout ;
wire \RiscALU|out[15]~143_combout ;
wire \RiscALU|out~144_combout ;
wire \RegFile|regs[26][24]~q ;
wire \RegFile|regs[18][24]~q ;
wire \RegFile|Mux39~2_combout ;
wire \RegFile|regs[22][24]~q ;
wire \RegFile|regs[30][24]~q ;
wire \RegFile|Mux39~3_combout ;
wire \RegFile|regs[24][24]~q ;
wire \RegFile|Mux39~4_combout ;
wire \RegFile|regs[20][24]~q ;
wire \RegFile|regs[28][24]~q ;
wire \RegFile|Mux39~5_combout ;
wire \RegFile|Mux39~6_combout ;
wire \RegFile|regs[29][24]~q ;
wire \RegFile|regs[25][24]~q ;
wire \RegFile|regs[21][24]~q ;
wire \RegFile|regs[17][24]~q ;
wire \RegFile|Mux39~0_combout ;
wire \RegFile|Mux39~1_combout ;
wire \RegFile|regs[23][24]~q ;
wire \RegFile|regs[19][24]~q ;
wire \RegFile|Mux39~7_combout ;
wire \RegFile|regs[27][24]~q ;
wire \RegFile|regs[31][24]~q ;
wire \RegFile|Mux39~8_combout ;
wire \RegFile|Mux39~9_combout ;
wire \RegFile|regs[11][24]~q ;
wire \RegFile|regs[9][24]~q ;
wire \RegFile|regs[10][24]~q ;
wire \RegFile|regs[8][24]~q ;
wire \RegFile|Mux39~10_combout ;
wire \RegFile|Mux39~11_combout ;
wire \RegFile|regs[7][24]~q ;
wire \RegFile|regs[6][24]~q ;
wire \RegFile|regs[4][24]~q ;
wire \RegFile|regs[5][24]~q ;
wire \RegFile|Mux39~12_combout ;
wire \RegFile|Mux39~13_combout ;
wire \RegFile|regs[3][24]~q ;
wire \RegFile|regs[1][24]~q ;
wire \RegFile|Mux39~14_combout ;
wire \RegFile|regs[2][24]~q ;
wire \RegFile|Mux39~15_combout ;
wire \RegFile|Mux39~16_combout ;
wire \RegFile|regs[14][24]~q ;
wire \RegFile|regs[15][24]~feeder_combout ;
wire \RegFile|regs[15][24]~q ;
wire \RegFile|regs[12][24]~q ;
wire \RegFile|regs[13][24]~q ;
wire \RegFile|Mux39~17_combout ;
wire \RegFile|Mux39~18_combout ;
wire \RegFile|Mux39~19_combout ;
wire \RegFile|Mux39~20_combout ;
wire \wrData[24]~24_combout ;
wire \RegFile|regs[8][25]~q ;
wire \RegFile|regs[10][25]~q ;
wire \RegFile|Mux38~12_combout ;
wire \RegFile|regs[9][25]~q ;
wire \RegFile|regs[11][25]~q ;
wire \RegFile|Mux38~13_combout ;
wire \RegFile|regs[3][25]~q ;
wire \RegFile|regs[1][25]~q ;
wire \RegFile|Mux38~14_combout ;
wire \RegFile|regs[2][25]~q ;
wire \RegFile|Mux38~15_combout ;
wire \RegFile|Mux38~16_combout ;
wire \RegFile|regs[7][25]~q ;
wire \RegFile|regs[6][25]~q ;
wire \RegFile|regs[4][25]~q ;
wire \RegFile|regs[5][25]~q ;
wire \RegFile|Mux38~10_combout ;
wire \RegFile|Mux38~11_combout ;
wire \RegFile|regs[15][25]~feeder_combout ;
wire \RegFile|regs[15][25]~q ;
wire \RegFile|regs[14][25]~q ;
wire \RegFile|regs[12][25]~q ;
wire \RegFile|regs[13][25]~q ;
wire \RegFile|Mux38~17_combout ;
wire \RegFile|Mux38~18_combout ;
wire \RegFile|Mux38~19_combout ;
wire \RegFile|regs[18][25]~q ;
wire \RegFile|Mux38~2_combout ;
wire \RegFile|regs[26][25]~q ;
wire \RegFile|regs[30][25]~q ;
wire \RegFile|Mux38~3_combout ;
wire \RegFile|regs[16][25]~q ;
wire \RegFile|regs[20][25]~q ;
wire \RegFile|Mux38~4_combout ;
wire \RegFile|regs[28][25]~q ;
wire \RegFile|regs[24][25]~q ;
wire \RegFile|Mux38~5_combout ;
wire \RegFile|Mux38~6_combout ;
wire \RegFile|regs[17][25]~q ;
wire \RegFile|regs[25][25]~q ;
wire \RegFile|Mux38~0_combout ;
wire \RegFile|regs[21][25]~q ;
wire \RegFile|regs[29][25]~q ;
wire \RegFile|Mux38~1_combout ;
wire \RegFile|regs[31][25]~q ;
wire \RegFile|regs[27][25]~q ;
wire \RegFile|regs[19][25]~q ;
wire \RegFile|Mux38~7_combout ;
wire \RegFile|regs[23][25]~q ;
wire \RegFile|Mux38~8_combout ;
wire \RegFile|Mux38~9_combout ;
wire \RegFile|Mux38~20_combout ;
wire \wrData[25]~25_combout ;
wire \update~44_combout ;
wire \RegFile|regs[23][20]~q ;
wire \RegFile|Mux11~7_combout ;
wire \RegFile|regs[31][20]~q ;
wire \RegFile|regs[27][20]~q ;
wire \RegFile|Mux11~8_combout ;
wire \RegFile|regs[22][20]~q ;
wire \RegFile|regs[30][20]~q ;
wire \RegFile|regs[26][20]~q ;
wire \RegFile|regs[18][20]~q ;
wire \RegFile|Mux11~2_combout ;
wire \RegFile|Mux11~3_combout ;
wire \RegFile|regs[20][20]~q ;
wire \RegFile|regs[28][20]~q ;
wire \RegFile|regs[16][20]~q ;
wire \RegFile|regs[24][20]~q ;
wire \RegFile|Mux11~4_combout ;
wire \RegFile|Mux11~5_combout ;
wire \RegFile|Mux11~6_combout ;
wire \RegFile|regs[25][20]~q ;
wire \RegFile|regs[29][20]~q ;
wire \RegFile|regs[21][20]~q ;
wire \RegFile|regs[17][20]~q ;
wire \RegFile|Mux11~0_combout ;
wire \RegFile|Mux11~1_combout ;
wire \RegFile|Mux11~9_combout ;
wire \RegFile|regs[8][20]~q ;
wire \RegFile|regs[10][20]~q ;
wire \RegFile|Mux11~10_combout ;
wire \RegFile|regs[9][20]~q ;
wire \RegFile|regs[11][20]~q ;
wire \RegFile|Mux11~11_combout ;
wire \RegFile|regs[6][20]~q ;
wire \RegFile|regs[7][20]~q ;
wire \RegFile|regs[4][20]~q ;
wire \RegFile|regs[5][20]~q ;
wire \RegFile|Mux11~12_combout ;
wire \RegFile|Mux11~13_combout ;
wire \RegFile|regs[2][20]~q ;
wire \RegFile|regs[3][20]~q ;
wire \RegFile|regs[1][20]~q ;
wire \RegFile|Mux11~14_combout ;
wire \RegFile|Mux11~15_combout ;
wire \RegFile|Mux11~16_combout ;
wire \RegFile|regs[12][20]~q ;
wire \RegFile|regs[13][20]~q ;
wire \RegFile|Mux11~17_combout ;
wire \RegFile|regs[14][20]~q ;
wire \RegFile|regs[15][20]~q ;
wire \RegFile|Mux11~18_combout ;
wire \RegFile|Mux11~19_combout ;
wire \RegFile|Mux11~20_combout ;
wire \RiscALU|ShiftLeft0~79_combout ;
wire \RiscALU|ShiftLeft0~83_combout ;
wire \writeData~132_combout ;
wire \RegFile|regs[20][31]~q ;
wire \RegFile|regs[16][31]~q ;
wire \RegFile|Mux32~4_combout ;
wire \RegFile|regs[24][31]~q ;
wire \RegFile|regs[28][31]~q ;
wire \RegFile|Mux32~5_combout ;
wire \RegFile|regs[18][31]~q ;
wire \RegFile|regs[22][31]~q ;
wire \RegFile|Mux32~2_combout ;
wire \RegFile|regs[30][31]~q ;
wire \RegFile|regs[26][31]~q ;
wire \RegFile|Mux32~3_combout ;
wire \RegFile|Mux32~6_combout ;
wire \RegFile|regs[19][31]~q ;
wire \RegFile|regs[27][31]~q ;
wire \RegFile|Mux32~7_combout ;
wire \RegFile|regs[23][31]~q ;
wire \RegFile|regs[31][31]~q ;
wire \RegFile|Mux32~8_combout ;
wire \RegFile|regs[25][31]~q ;
wire \RegFile|regs[17][31]~q ;
wire \RegFile|Mux32~0_combout ;
wire \RegFile|regs[21][31]~q ;
wire \RegFile|regs[29][31]~q ;
wire \RegFile|Mux32~1_combout ;
wire \RegFile|Mux32~9_combout ;
wire \RegFile|regs[7][31]~q ;
wire \RegFile|regs[6][31]~q ;
wire \RegFile|regs[5][31]~q ;
wire \RegFile|regs[4][31]~q ;
wire \RegFile|Mux32~10_combout ;
wire \RegFile|Mux32~11_combout ;
wire \RegFile|regs[14][31]~q ;
wire \RegFile|regs[15][31]~q ;
wire \RegFile|regs[13][31]~q ;
wire \RegFile|Mux32~17_combout ;
wire \RegFile|Mux32~18_combout ;
wire \RegFile|regs[11][31]~q ;
wire \RegFile|regs[8][31]~q ;
wire \RegFile|regs[10][31]~q ;
wire \RegFile|Mux32~12_combout ;
wire \RegFile|regs[9][31]~q ;
wire \RegFile|Mux32~13_combout ;
wire \RegFile|regs[3][31]~q ;
wire \RegFile|regs[1][31]~q ;
wire \RegFile|Mux32~14_combout ;
wire \RegFile|regs[2][31]~q ;
wire \RegFile|Mux32~15_combout ;
wire \RegFile|Mux32~16_combout ;
wire \RegFile|Mux32~19_combout ;
wire \ALU_in1[31]~30_combout ;
wire \RiscALU|Add0~95_combout ;
wire \RiscALU|ShiftLeft0~89_combout ;
wire \RegFile|regs[25][26]~q ;
wire \RegFile|regs[29][26]~q ;
wire \RegFile|regs[21][26]~q ;
wire \RegFile|regs[17][26]~q ;
wire \RegFile|Mux5~0_combout ;
wire \RegFile|Mux5~1_combout ;
wire \RegFile|regs[24][26]~q ;
wire \RegFile|regs[16][26]~q ;
wire \RegFile|Mux5~4_combout ;
wire \RegFile|regs[28][26]~q ;
wire \RegFile|regs[20][26]~q ;
wire \RegFile|Mux5~5_combout ;
wire \RegFile|regs[18][26]~q ;
wire \RegFile|Mux5~2_combout ;
wire \RegFile|regs[30][26]~q ;
wire \RegFile|regs[22][26]~q ;
wire \RegFile|Mux5~3_combout ;
wire \RegFile|Mux5~6_combout ;
wire \RegFile|regs[19][26]~q ;
wire \RegFile|regs[23][26]~q ;
wire \RegFile|Mux5~7_combout ;
wire \RegFile|regs[31][26]~q ;
wire \RegFile|regs[27][26]~q ;
wire \RegFile|Mux5~8_combout ;
wire \RegFile|Mux5~9_combout ;
wire \RegFile|regs[2][26]~q ;
wire \RegFile|regs[3][26]~q ;
wire \RegFile|regs[1][26]~q ;
wire \RegFile|Mux5~14_combout ;
wire \RegFile|Mux5~15_combout ;
wire \RegFile|regs[5][26]~q ;
wire \RegFile|regs[4][26]~q ;
wire \RegFile|Mux5~12_combout ;
wire \RegFile|regs[7][26]~q ;
wire \RegFile|regs[6][26]~q ;
wire \RegFile|Mux5~13_combout ;
wire \RegFile|Mux5~16_combout ;
wire \RegFile|regs[8][26]~q ;
wire \RegFile|regs[10][26]~q ;
wire \RegFile|Mux5~10_combout ;
wire \RegFile|regs[11][26]~q ;
wire \RegFile|regs[9][26]~q ;
wire \RegFile|Mux5~11_combout ;
wire \RegFile|regs[12][26]~q ;
wire \RegFile|regs[13][26]~q ;
wire \RegFile|Mux5~17_combout ;
wire \RegFile|regs[14][26]~q ;
wire \RegFile|regs[15][26]~q ;
wire \RegFile|Mux5~18_combout ;
wire \RegFile|Mux5~19_combout ;
wire \RegFile|Mux5~20_combout ;
wire \RiscALU|ShiftLeft0~90_combout ;
wire \RiscALU|ShiftLeft0~91_combout ;
wire \RegFile|regs[17][28]~q ;
wire \RegFile|regs[21][28]~q ;
wire \RegFile|Mux35~0_combout ;
wire \RegFile|regs[25][28]~q ;
wire \RegFile|regs[29][28]~q ;
wire \RegFile|Mux35~1_combout ;
wire \RegFile|regs[30][28]~q ;
wire \RegFile|regs[22][28]~q ;
wire \RegFile|regs[26][28]~q ;
wire \RegFile|regs[18][28]~q ;
wire \RegFile|Mux35~2_combout ;
wire \RegFile|Mux35~3_combout ;
wire \RegFile|regs[28][28]~q ;
wire \RegFile|regs[20][28]~q ;
wire \RegFile|regs[16][28]~q ;
wire \RegFile|regs[24][28]~q ;
wire \RegFile|Mux35~4_combout ;
wire \RegFile|Mux35~5_combout ;
wire \RegFile|Mux35~6_combout ;
wire \RegFile|regs[31][28]~q ;
wire \RegFile|regs[27][28]~q ;
wire \RegFile|regs[19][28]~q ;
wire \RegFile|regs[23][28]~q ;
wire \RegFile|Mux35~7_combout ;
wire \RegFile|Mux35~8_combout ;
wire \RegFile|Mux35~9_combout ;
wire \RegFile|regs[12][28]~q ;
wire \RegFile|regs[13][28]~q ;
wire \RegFile|Mux35~17_combout ;
wire \RegFile|regs[14][28]~q ;
wire \RegFile|Mux35~18_combout ;
wire \RegFile|regs[11][28]~q ;
wire \RegFile|regs[9][28]~q ;
wire \RegFile|regs[8][28]~q ;
wire \RegFile|regs[10][28]~q ;
wire \RegFile|Mux35~10_combout ;
wire \RegFile|Mux35~11_combout ;
wire \RegFile|regs[7][28]~q ;
wire \RegFile|regs[4][28]~q ;
wire \RegFile|regs[5][28]~q ;
wire \RegFile|Mux35~12_combout ;
wire \RegFile|regs[6][28]~q ;
wire \RegFile|Mux35~13_combout ;
wire \RegFile|regs[1][28]~q ;
wire \RegFile|regs[3][28]~q ;
wire \RegFile|Mux35~14_combout ;
wire \RegFile|regs[2][28]~q ;
wire \RegFile|Mux35~15_combout ;
wire \RegFile|Mux35~16_combout ;
wire \RegFile|Mux35~19_combout ;
wire \RegFile|Mux35~20_combout ;
wire \wrData[28]~28_combout ;
wire \RegFile|regs[12][30]~q ;
wire \RegFile|regs[13][30]~q ;
wire \RegFile|Mux33~17_combout ;
wire \RegFile|regs[15][30]~q ;
wire \RegFile|regs[14][30]~q ;
wire \RegFile|Mux33~18_combout ;
wire \RegFile|regs[8][30]~q ;
wire \RegFile|regs[10][30]~q ;
wire \RegFile|Mux33~10_combout ;
wire \RegFile|regs[9][30]~q ;
wire \RegFile|regs[11][30]~q ;
wire \RegFile|Mux33~11_combout ;
wire \RegFile|regs[2][30]~q ;
wire \RegFile|regs[1][30]~q ;
wire \RegFile|regs[3][30]~q ;
wire \RegFile|Mux33~14_combout ;
wire \RegFile|Mux33~15_combout ;
wire \RegFile|regs[7][30]~q ;
wire \RegFile|regs[6][30]~q ;
wire \RegFile|regs[5][30]~q ;
wire \RegFile|regs[4][30]~q ;
wire \RegFile|Mux33~12_combout ;
wire \RegFile|Mux33~13_combout ;
wire \RegFile|Mux33~16_combout ;
wire \RegFile|Mux33~19_combout ;
wire \RegFile|Mux33~20_combout ;
wire \wrData[30]~30_combout ;
wire \RegFile|Mux32~20_combout ;
wire \wrData[31]~31_combout ;
wire \ins~1_combout ;
wire \ins[29]~reg0_q ;
wire \RiscALU|ShiftLeft0~5_combout ;
wire \RegFile|regs[12][3]~q ;
wire \RegFile|regs[13][3]~q ;
wire \RegFile|Mux28~17_combout ;
wire \RegFile|regs[14][3]~q ;
wire \RegFile|regs[15][3]~q ;
wire \RegFile|Mux28~18_combout ;
wire \RegFile|regs[4][3]~q ;
wire \RegFile|regs[5][3]~q ;
wire \RegFile|Mux28~10_combout ;
wire \RegFile|regs[6][3]~q ;
wire \RegFile|Mux28~11_combout ;
wire \RegFile|regs[2][3]~q ;
wire \RegFile|regs[3][3]~q ;
wire \RegFile|regs[1][3]~q ;
wire \RegFile|Mux28~14_combout ;
wire \RegFile|Mux28~15_combout ;
wire \RegFile|regs[8][3]~q ;
wire \RegFile|regs[10][3]~q ;
wire \RegFile|Mux28~12_combout ;
wire \RegFile|regs[11][3]~q ;
wire \RegFile|regs[9][3]~q ;
wire \RegFile|Mux28~13_combout ;
wire \RegFile|Mux28~16_combout ;
wire \RegFile|Mux28~19_combout ;
wire \RegFile|regs[21][3]~q ;
wire \RegFile|regs[29][3]~q ;
wire \RegFile|regs[17][3]~q ;
wire \RegFile|regs[25][3]~q ;
wire \RegFile|Mux28~0_combout ;
wire \RegFile|Mux28~1_combout ;
wire \RegFile|regs[23][3]~q ;
wire \RegFile|regs[31][3]~q ;
wire \RegFile|regs[19][3]~q ;
wire \RegFile|regs[27][3]~q ;
wire \RegFile|Mux28~7_combout ;
wire \RegFile|Mux28~8_combout ;
wire \RegFile|regs[26][3]~q ;
wire \RegFile|regs[30][3]~q ;
wire \RegFile|regs[18][3]~q ;
wire \RegFile|regs[22][3]~q ;
wire \RegFile|Mux28~2_combout ;
wire \RegFile|Mux28~3_combout ;
wire \RegFile|regs[16][3]~q ;
wire \RegFile|regs[20][3]~q ;
wire \RegFile|Mux28~4_combout ;
wire \RegFile|regs[28][3]~q ;
wire \RegFile|regs[24][3]~q ;
wire \RegFile|Mux28~5_combout ;
wire \RegFile|Mux28~6_combout ;
wire \RegFile|Mux28~9_combout ;
wire \RegFile|Mux28~20_combout ;
wire \RiscALU|ShiftLeft0~15_combout ;
wire \RegFile|regs[9][4]~q ;
wire \RegFile|regs[11][4]~q ;
wire \RegFile|regs[10][4]~q ;
wire \RegFile|regs[8][4]~q ;
wire \RegFile|Mux27~10_combout ;
wire \RegFile|Mux27~11_combout ;
wire \RegFile|regs[2][4]~q ;
wire \RegFile|regs[3][4]~q ;
wire \RegFile|regs[1][4]~q ;
wire \RegFile|Mux27~14_combout ;
wire \RegFile|Mux27~15_combout ;
wire \RegFile|regs[6][4]~q ;
wire \RegFile|regs[7][4]~q ;
wire \RegFile|regs[4][4]~q ;
wire \RegFile|regs[5][4]~q ;
wire \RegFile|Mux27~12_combout ;
wire \RegFile|Mux27~13_combout ;
wire \RegFile|Mux27~16_combout ;
wire \RegFile|regs[12][4]~q ;
wire \RegFile|regs[13][4]~q ;
wire \RegFile|Mux27~17_combout ;
wire \RegFile|regs[15][4]~q ;
wire \RegFile|regs[14][4]~q ;
wire \RegFile|Mux27~18_combout ;
wire \RegFile|Mux27~19_combout ;
wire \RegFile|regs[25][4]~q ;
wire \RegFile|regs[17][4]~q ;
wire \RegFile|regs[21][4]~q ;
wire \RegFile|Mux27~0_combout ;
wire \RegFile|Mux27~1_combout ;
wire \RegFile|regs[27][4]~q ;
wire \RegFile|regs[31][4]~q ;
wire \RegFile|regs[19][4]~q ;
wire \RegFile|regs[23][4]~q ;
wire \RegFile|Mux27~7_combout ;
wire \RegFile|Mux27~8_combout ;
wire \RegFile|regs[26][4]~q ;
wire \RegFile|regs[18][4]~q ;
wire \RegFile|Mux27~2_combout ;
wire \RegFile|regs[30][4]~q ;
wire \RegFile|regs[22][4]~q ;
wire \RegFile|Mux27~3_combout ;
wire \RegFile|regs[20][4]~q ;
wire \RegFile|regs[28][4]~q ;
wire \RegFile|regs[24][4]~q ;
wire \RegFile|regs[16][4]~q ;
wire \RegFile|Mux27~4_combout ;
wire \RegFile|Mux27~5_combout ;
wire \RegFile|Mux27~6_combout ;
wire \RegFile|Mux27~9_combout ;
wire \RegFile|Mux27~20_combout ;
wire \RiscALU|ShiftLeft0~12_combout ;
wire \RiscALU|ShiftLeft0~16_combout ;
wire \RiscALU|ShiftLeft0~17_combout ;
wire \RegFile|regs[11][10]~q ;
wire \RegFile|regs[9][10]~q ;
wire \RegFile|regs[8][10]~q ;
wire \RegFile|Mux53~10_combout ;
wire \RegFile|Mux53~11_combout ;
wire \RegFile|regs[14][10]~q ;
wire \RegFile|regs[15][10]~q ;
wire \RegFile|regs[13][10]~q ;
wire \RegFile|regs[12][10]~q ;
wire \RegFile|Mux53~17_combout ;
wire \RegFile|Mux53~18_combout ;
wire \RegFile|regs[1][10]~q ;
wire \RegFile|regs[3][10]~q ;
wire \RegFile|Mux53~14_combout ;
wire \RegFile|regs[2][10]~q ;
wire \RegFile|Mux53~15_combout ;
wire \RegFile|regs[7][10]~q ;
wire \RegFile|regs[6][10]~q ;
wire \RegFile|regs[5][10]~q ;
wire \RegFile|regs[4][10]~q ;
wire \RegFile|Mux53~12_combout ;
wire \RegFile|Mux53~13_combout ;
wire \RegFile|Mux53~16_combout ;
wire \RegFile|Mux53~19_combout ;
wire \RegFile|regs[21][10]~q ;
wire \RegFile|regs[17][10]~q ;
wire \RegFile|Mux53~0_combout ;
wire \RegFile|regs[29][10]~q ;
wire \RegFile|regs[25][10]~q ;
wire \RegFile|Mux53~1_combout ;
wire \RegFile|regs[19][10]~q ;
wire \RegFile|regs[23][10]~q ;
wire \RegFile|Mux53~7_combout ;
wire \RegFile|regs[31][10]~q ;
wire \RegFile|regs[27][10]~q ;
wire \RegFile|Mux53~8_combout ;
wire \RegFile|regs[16][10]~q ;
wire \RegFile|regs[24][10]~q ;
wire \RegFile|Mux53~4_combout ;
wire \RegFile|regs[20][10]~q ;
wire \RegFile|regs[28][10]~q ;
wire \RegFile|Mux53~5_combout ;
wire \RegFile|regs[30][10]~q ;
wire \RegFile|regs[22][10]~q ;
wire \RegFile|regs[18][10]~q ;
wire \RegFile|regs[26][10]~q ;
wire \RegFile|Mux53~2_combout ;
wire \RegFile|Mux53~3_combout ;
wire \RegFile|Mux53~6_combout ;
wire \RegFile|Mux53~9_combout ;
wire \RegFile|Mux53~20_combout ;
wire \ALU_in1[10]~35_combout ;
wire \RiscALU|Equal0~8_combout ;
wire \RiscALU|out[13]~100_combout ;
wire \RiscALU|ShiftRight1~9_combout ;
wire \RegFile|regs[25][17]~q ;
wire \RegFile|regs[17][17]~q ;
wire \RegFile|Mux14~0_combout ;
wire \RegFile|regs[29][17]~q ;
wire \RegFile|regs[21][17]~q ;
wire \RegFile|Mux14~1_combout ;
wire \RegFile|regs[23][17]~q ;
wire \RegFile|regs[31][17]~q ;
wire \RegFile|regs[19][17]~q ;
wire \RegFile|regs[27][17]~q ;
wire \RegFile|Mux14~7_combout ;
wire \RegFile|Mux14~8_combout ;
wire \RegFile|regs[18][17]~q ;
wire \RegFile|regs[22][17]~q ;
wire \RegFile|Mux14~2_combout ;
wire \RegFile|regs[30][17]~q ;
wire \RegFile|regs[26][17]~q ;
wire \RegFile|Mux14~3_combout ;
wire \RegFile|regs[20][17]~q ;
wire \RegFile|Mux14~4_combout ;
wire \RegFile|regs[24][17]~q ;
wire \RegFile|regs[28][17]~q ;
wire \RegFile|Mux14~5_combout ;
wire \RegFile|Mux14~6_combout ;
wire \RegFile|Mux14~9_combout ;
wire \RegFile|regs[12][17]~q ;
wire \RegFile|regs[13][17]~q ;
wire \RegFile|Mux14~17_combout ;
wire \RegFile|Mux14~18_combout ;
wire \RegFile|regs[8][17]~q ;
wire \RegFile|regs[10][17]~q ;
wire \RegFile|Mux14~12_combout ;
wire \RegFile|regs[11][17]~q ;
wire \RegFile|regs[9][17]~q ;
wire \RegFile|Mux14~13_combout ;
wire \RegFile|regs[2][17]~q ;
wire \RegFile|regs[3][17]~q ;
wire \RegFile|regs[1][17]~q ;
wire \RegFile|Mux14~14_combout ;
wire \RegFile|Mux14~15_combout ;
wire \RegFile|Mux14~16_combout ;
wire \RegFile|regs[5][17]~q ;
wire \RegFile|regs[4][17]~q ;
wire \RegFile|Mux14~10_combout ;
wire \RegFile|regs[7][17]~q ;
wire \RegFile|regs[6][17]~q ;
wire \RegFile|Mux14~11_combout ;
wire \RegFile|Mux14~19_combout ;
wire \RegFile|Mux14~20_combout ;
wire \RiscALU|ShiftRight1~21_combout ;
wire \RiscALU|ShiftRight1~22_combout ;
wire \RiscALU|ShiftRight1~10_combout ;
wire \RegFile|regs[23][11]~q ;
wire \RegFile|regs[31][11]~q ;
wire \RegFile|regs[19][11]~q ;
wire \RegFile|Mux20~7_combout ;
wire \RegFile|Mux20~8_combout ;
wire \RegFile|regs[17][11]~q ;
wire \RegFile|regs[25][11]~q ;
wire \RegFile|Mux20~0_combout ;
wire \RegFile|regs[29][11]~q ;
wire \RegFile|regs[21][11]~q ;
wire \RegFile|Mux20~1_combout ;
wire \RegFile|regs[16][11]~q ;
wire \RegFile|regs[20][11]~q ;
wire \RegFile|Mux20~4_combout ;
wire \RegFile|regs[28][11]~q ;
wire \RegFile|regs[24][11]~q ;
wire \RegFile|Mux20~5_combout ;
wire \RegFile|regs[26][11]~q ;
wire \RegFile|regs[30][11]~q ;
wire \RegFile|regs[18][11]~q ;
wire \RegFile|regs[22][11]~q ;
wire \RegFile|Mux20~2_combout ;
wire \RegFile|Mux20~3_combout ;
wire \RegFile|Mux20~6_combout ;
wire \RegFile|Mux20~9_combout ;
wire \RegFile|regs[12][11]~q ;
wire \RegFile|regs[13][11]~q ;
wire \RegFile|Mux20~17_combout ;
wire \RegFile|regs[15][11]~q ;
wire \RegFile|regs[14][11]~q ;
wire \RegFile|Mux20~18_combout ;
wire \RegFile|regs[6][11]~q ;
wire \RegFile|regs[4][11]~q ;
wire \RegFile|regs[5][11]~q ;
wire \RegFile|Mux20~10_combout ;
wire \RegFile|regs[7][11]~q ;
wire \RegFile|Mux20~11_combout ;
wire \RegFile|regs[9][11]~q ;
wire \RegFile|regs[11][11]~q ;
wire \RegFile|regs[10][11]~q ;
wire \RegFile|regs[8][11]~q ;
wire \RegFile|Mux20~12_combout ;
wire \RegFile|Mux20~13_combout ;
wire \RegFile|regs[2][11]~q ;
wire \RegFile|regs[3][11]~q ;
wire \RegFile|regs[1][11]~q ;
wire \RegFile|Mux20~14_combout ;
wire \RegFile|Mux20~15_combout ;
wire \RegFile|Mux20~16_combout ;
wire \RegFile|Mux20~19_combout ;
wire \RegFile|Mux20~20_combout ;
wire \RiscALU|ShiftRight1~23_combout ;
wire \RiscALU|ShiftRight1~24_combout ;
wire \RiscALU|ShiftRight0~46_combout ;
wire \RiscALU|ShiftRight1~13_combout ;
wire \RegFile|regs[2][29]~q ;
wire \RegFile|regs[1][29]~q ;
wire \RegFile|regs[3][29]~q ;
wire \RegFile|Mux2~14_combout ;
wire \RegFile|Mux2~15_combout ;
wire \RegFile|regs[9][29]~q ;
wire \RegFile|regs[11][29]~q ;
wire \RegFile|regs[8][29]~q ;
wire \RegFile|regs[10][29]~q ;
wire \RegFile|Mux2~12_combout ;
wire \RegFile|Mux2~13_combout ;
wire \RegFile|Mux2~16_combout ;
wire \RegFile|regs[15][29]~q ;
wire \RegFile|regs[12][29]~q ;
wire \RegFile|regs[13][29]~q ;
wire \RegFile|Mux2~17_combout ;
wire \RegFile|regs[14][29]~q ;
wire \RegFile|Mux2~18_combout ;
wire \RegFile|regs[4][29]~q ;
wire \RegFile|regs[5][29]~q ;
wire \RegFile|Mux2~10_combout ;
wire \RegFile|regs[6][29]~q ;
wire \RegFile|regs[7][29]~q ;
wire \RegFile|Mux2~11_combout ;
wire \RegFile|Mux2~19_combout ;
wire \RegFile|regs[21][29]~q ;
wire \RegFile|regs[25][29]~q ;
wire \RegFile|regs[17][29]~q ;
wire \RegFile|Mux2~0_combout ;
wire \RegFile|Mux2~1_combout ;
wire \RegFile|regs[19][29]~q ;
wire \RegFile|regs[27][29]~q ;
wire \RegFile|Mux2~7_combout ;
wire \RegFile|regs[31][29]~q ;
wire \RegFile|regs[23][29]~q ;
wire \RegFile|Mux2~8_combout ;
wire \RegFile|regs[22][29]~q ;
wire \RegFile|regs[18][29]~q ;
wire \RegFile|Mux2~2_combout ;
wire \RegFile|regs[30][29]~q ;
wire \RegFile|regs[26][29]~q ;
wire \RegFile|Mux2~3_combout ;
wire \RegFile|regs[24][29]~q ;
wire \RegFile|regs[28][29]~q ;
wire \RegFile|regs[16][29]~q ;
wire \RegFile|regs[20][29]~q ;
wire \RegFile|Mux2~4_combout ;
wire \RegFile|Mux2~5_combout ;
wire \RegFile|Mux2~6_combout ;
wire \RegFile|Mux2~9_combout ;
wire \RegFile|Mux2~20_combout ;
wire \RegFile|regs[15][27]~q ;
wire \RegFile|regs[14][27]~q ;
wire \RegFile|regs[12][27]~q ;
wire \RegFile|regs[13][27]~q ;
wire \RegFile|Mux4~17_combout ;
wire \RegFile|Mux4~18_combout ;
wire \RegFile|regs[4][27]~q ;
wire \RegFile|regs[5][27]~q ;
wire \RegFile|Mux4~10_combout ;
wire \RegFile|regs[7][27]~q ;
wire \RegFile|regs[6][27]~q ;
wire \RegFile|Mux4~11_combout ;
wire \RegFile|regs[2][27]~q ;
wire \RegFile|regs[1][27]~q ;
wire \RegFile|regs[3][27]~q ;
wire \RegFile|Mux4~14_combout ;
wire \RegFile|Mux4~15_combout ;
wire \RegFile|regs[9][27]~q ;
wire \RegFile|regs[11][27]~q ;
wire \RegFile|regs[8][27]~q ;
wire \RegFile|regs[10][27]~q ;
wire \RegFile|Mux4~12_combout ;
wire \RegFile|Mux4~13_combout ;
wire \RegFile|Mux4~16_combout ;
wire \RegFile|Mux4~19_combout ;
wire \RegFile|regs[19][27]~q ;
wire \RegFile|regs[27][27]~q ;
wire \RegFile|Mux4~7_combout ;
wire \RegFile|regs[31][27]~q ;
wire \RegFile|regs[23][27]~q ;
wire \RegFile|Mux4~8_combout ;
wire \RegFile|regs[18][27]~q ;
wire \RegFile|Mux4~2_combout ;
wire \RegFile|regs[30][27]~q ;
wire \RegFile|regs[26][27]~q ;
wire \RegFile|Mux4~3_combout ;
wire \RegFile|regs[24][27]~q ;
wire \RegFile|regs[28][27]~q ;
wire \RegFile|regs[20][27]~q ;
wire \RegFile|regs[16][27]~q ;
wire \RegFile|Mux4~4_combout ;
wire \RegFile|Mux4~5_combout ;
wire \RegFile|Mux4~6_combout ;
wire \RegFile|regs[25][27]~q ;
wire \RegFile|regs[17][27]~q ;
wire \RegFile|Mux4~0_combout ;
wire \RegFile|regs[29][27]~q ;
wire \RegFile|regs[21][27]~q ;
wire \RegFile|Mux4~1_combout ;
wire \RegFile|Mux4~9_combout ;
wire \RegFile|Mux4~20_combout ;
wire \RiscALU|ShiftRight1~25_combout ;
wire \RiscALU|ShiftRight1~26_combout ;
wire \RegFile|Mux1~10_combout ;
wire \RegFile|Mux1~11_combout ;
wire \RegFile|Mux1~17_combout ;
wire \RegFile|Mux1~18_combout ;
wire \RegFile|Mux1~12_combout ;
wire \RegFile|Mux1~13_combout ;
wire \RegFile|Mux1~14_combout ;
wire \RegFile|Mux1~15_combout ;
wire \RegFile|Mux1~16_combout ;
wire \RegFile|Mux1~19_combout ;
wire \RegFile|regs[19][30]~q ;
wire \RegFile|regs[23][30]~q ;
wire \RegFile|Mux1~7_combout ;
wire \RegFile|regs[31][30]~q ;
wire \RegFile|regs[27][30]~q ;
wire \RegFile|Mux1~8_combout ;
wire \RegFile|regs[25][30]~q ;
wire \RegFile|regs[29][30]~q ;
wire \RegFile|regs[17][30]~q ;
wire \RegFile|Mux1~0_combout ;
wire \RegFile|Mux1~1_combout ;
wire \RegFile|regs[20][30]~q ;
wire \RegFile|regs[28][30]~q ;
wire \RegFile|regs[16][30]~q ;
wire \RegFile|regs[24][30]~q ;
wire \RegFile|Mux1~4_combout ;
wire \RegFile|Mux1~5_combout ;
wire \RegFile|regs[22][30]~q ;
wire \RegFile|regs[30][30]~q ;
wire \RegFile|regs[26][30]~q ;
wire \RegFile|regs[18][30]~q ;
wire \RegFile|Mux1~2_combout ;
wire \RegFile|Mux1~3_combout ;
wire \RegFile|Mux1~6_combout ;
wire \RegFile|Mux1~9_combout ;
wire \RegFile|Mux1~20_combout ;
wire \RiscALU|ShiftRight0~62_combout ;
wire \RiscALU|ShiftRight0~70_combout ;
wire \RiscALU|out[10]~111_combout ;
wire \RiscALU|ShiftRight1~31_combout ;
wire \RiscALU|ShiftRight1~32_combout ;
wire \RiscALU|ShiftRight1~52_combout ;
wire \RiscALU|out[10]~112_combout ;
wire \RiscALU|out[10]~113_combout ;
wire \RiscALU|out[10]~114_combout ;
wire \RiscALU|ShiftLeft0~6_combout ;
wire \RiscALU|ShiftLeft0~7_combout ;
wire \writeData~21_combout ;
wire \RegFile|regs[30][6]~q ;
wire \RegFile|regs[22][6]~q ;
wire \RegFile|regs[18][6]~q ;
wire \RegFile|regs[26][6]~q ;
wire \RegFile|Mux57~2_combout ;
wire \RegFile|Mux57~3_combout ;
wire \RegFile|regs[16][6]~q ;
wire \RegFile|regs[24][6]~q ;
wire \RegFile|Mux57~4_combout ;
wire \RegFile|regs[20][6]~q ;
wire \RegFile|regs[28][6]~q ;
wire \RegFile|Mux57~5_combout ;
wire \RegFile|Mux57~6_combout ;
wire \RegFile|regs[23][6]~q ;
wire \RegFile|regs[19][6]~q ;
wire \RegFile|Mux57~7_combout ;
wire \RegFile|regs[27][6]~q ;
wire \RegFile|regs[31][6]~q ;
wire \RegFile|Mux57~8_combout ;
wire \RegFile|regs[29][6]~q ;
wire \RegFile|regs[25][6]~q ;
wire \RegFile|regs[21][6]~q ;
wire \RegFile|regs[17][6]~q ;
wire \RegFile|Mux57~0_combout ;
wire \RegFile|Mux57~1_combout ;
wire \RegFile|Mux57~9_combout ;
wire \RegFile|regs[11][6]~q ;
wire \RegFile|regs[8][6]~q ;
wire \RegFile|regs[10][6]~q ;
wire \RegFile|Mux57~10_combout ;
wire \RegFile|Mux57~11_combout ;
wire \RegFile|regs[4][6]~q ;
wire \RegFile|regs[5][6]~q ;
wire \RegFile|Mux57~12_combout ;
wire \RegFile|regs[6][6]~q ;
wire \RegFile|regs[7][6]~q ;
wire \RegFile|Mux57~13_combout ;
wire \RegFile|regs[2][6]~q ;
wire \RegFile|regs[3][6]~q ;
wire \RegFile|regs[1][6]~q ;
wire \RegFile|Mux57~14_combout ;
wire \RegFile|Mux57~15_combout ;
wire \RegFile|Mux57~16_combout ;
wire \RegFile|regs[14][6]~q ;
wire \RegFile|regs[15][6]~q ;
wire \RegFile|regs[13][6]~q ;
wire \RegFile|regs[12][6]~q ;
wire \RegFile|Mux57~17_combout ;
wire \RegFile|Mux57~18_combout ;
wire \RegFile|Mux57~19_combout ;
wire \RegFile|Mux57~20_combout ;
wire \RiscALU|out~86_combout ;
wire \RiscALU|out[7]~71_combout ;
wire \RiscALU|out[3]~70_combout ;
wire \RiscALU|ShiftLeft0~29_combout ;
wire \RiscALU|ShiftLeft0~30_combout ;
wire \RiscALU|ShiftLeft0~31_combout ;
wire \RiscALU|ShiftLeft0~32_combout ;
wire \RiscALU|ShiftLeft0~33_combout ;
wire \RegFile|regs[31][9]~q ;
wire \RegFile|regs[23][9]~q ;
wire \RegFile|regs[19][9]~q ;
wire \RegFile|regs[27][9]~q ;
wire \RegFile|Mux54~7_combout ;
wire \RegFile|Mux54~8_combout ;
wire \RegFile|regs[29][9]~q ;
wire \RegFile|regs[21][9]~q ;
wire \RegFile|regs[25][9]~q ;
wire \RegFile|regs[17][9]~q ;
wire \RegFile|Mux54~0_combout ;
wire \RegFile|Mux54~1_combout ;
wire \RegFile|regs[20][9]~q ;
wire \RegFile|regs[16][9]~q ;
wire \RegFile|Mux54~4_combout ;
wire \RegFile|regs[24][9]~q ;
wire \RegFile|regs[28][9]~q ;
wire \RegFile|Mux54~5_combout ;
wire \RegFile|regs[22][9]~q ;
wire \RegFile|regs[18][9]~q ;
wire \RegFile|Mux54~2_combout ;
wire \RegFile|regs[26][9]~q ;
wire \RegFile|regs[30][9]~q ;
wire \RegFile|Mux54~3_combout ;
wire \RegFile|Mux54~6_combout ;
wire \RegFile|Mux54~9_combout ;
wire \RegFile|regs[14][9]~q ;
wire \RegFile|regs[13][9]~q ;
wire \RegFile|regs[12][9]~q ;
wire \RegFile|Mux54~17_combout ;
wire \RegFile|regs[15][9]~q ;
wire \RegFile|Mux54~18_combout ;
wire \RegFile|regs[3][9]~q ;
wire \RegFile|regs[1][9]~q ;
wire \RegFile|Mux54~14_combout ;
wire \RegFile|regs[2][9]~q ;
wire \RegFile|Mux54~15_combout ;
wire \RegFile|regs[11][9]~q ;
wire \RegFile|regs[9][9]~q ;
wire \RegFile|regs[8][9]~q ;
wire \RegFile|regs[10][9]~q ;
wire \RegFile|Mux54~12_combout ;
wire \RegFile|Mux54~13_combout ;
wire \RegFile|Mux54~16_combout ;
wire \RegFile|regs[7][9]~q ;
wire \RegFile|regs[6][9]~q ;
wire \RegFile|regs[5][9]~q ;
wire \RegFile|Mux54~10_combout ;
wire \RegFile|Mux54~11_combout ;
wire \RegFile|Mux54~19_combout ;
wire \RegFile|Mux54~20_combout ;
wire \ALU_in1[9]~9_combout ;
wire \RiscALU|Add0~29_combout ;
wire \RegFile|regs[29][8]~q ;
wire \RegFile|regs[25][8]~q ;
wire \RegFile|regs[21][8]~q ;
wire \RegFile|regs[17][8]~q ;
wire \RegFile|Mux55~0_combout ;
wire \RegFile|Mux55~1_combout ;
wire \RegFile|regs[19][8]~q ;
wire \RegFile|regs[23][8]~q ;
wire \RegFile|Mux55~7_combout ;
wire \RegFile|regs[27][8]~q ;
wire \RegFile|regs[31][8]~q ;
wire \RegFile|Mux55~8_combout ;
wire \RegFile|regs[16][8]~q ;
wire \RegFile|regs[24][8]~q ;
wire \RegFile|Mux55~4_combout ;
wire \RegFile|regs[20][8]~q ;
wire \RegFile|regs[28][8]~q ;
wire \RegFile|Mux55~5_combout ;
wire \RegFile|regs[30][8]~q ;
wire \RegFile|regs[22][8]~q ;
wire \RegFile|regs[26][8]~q ;
wire \RegFile|regs[18][8]~q ;
wire \RegFile|Mux55~2_combout ;
wire \RegFile|Mux55~3_combout ;
wire \RegFile|Mux55~6_combout ;
wire \RegFile|Mux55~9_combout ;
wire \RegFile|regs[11][8]~q ;
wire \RegFile|regs[8][8]~q ;
wire \RegFile|regs[10][8]~q ;
wire \RegFile|Mux55~10_combout ;
wire \RegFile|Mux55~11_combout ;
wire \RegFile|regs[13][8]~q ;
wire \RegFile|regs[12][8]~q ;
wire \RegFile|Mux55~17_combout ;
wire \RegFile|regs[14][8]~q ;
wire \RegFile|regs[15][8]~q ;
wire \RegFile|Mux55~18_combout ;
wire \RegFile|regs[2][8]~q ;
wire \RegFile|regs[1][8]~q ;
wire \RegFile|regs[3][8]~q ;
wire \RegFile|Mux55~14_combout ;
wire \RegFile|Mux55~15_combout ;
wire \RegFile|regs[7][8]~q ;
wire \RegFile|regs[4][8]~q ;
wire \RegFile|regs[5][8]~q ;
wire \RegFile|Mux55~12_combout ;
wire \RegFile|regs[6][8]~q ;
wire \RegFile|Mux55~13_combout ;
wire \RegFile|Mux55~16_combout ;
wire \RegFile|Mux55~19_combout ;
wire \RegFile|Mux55~20_combout ;
wire \ALU_in1[8]~8_combout ;
wire \RiscALU|Add0~26_combout ;
wire \ALU_in1[6]~36_combout ;
wire \RiscALU|Add0~20_combout ;
wire \RegFile|regs[5][5]~q ;
wire \RegFile|regs[4][5]~q ;
wire \RegFile|Mux58~10_combout ;
wire \RegFile|regs[6][5]~q ;
wire \RegFile|regs[7][5]~q ;
wire \RegFile|Mux58~11_combout ;
wire \RegFile|regs[14][5]~q ;
wire \RegFile|regs[15][5]~q ;
wire \RegFile|regs[13][5]~q ;
wire \RegFile|regs[12][5]~q ;
wire \RegFile|Mux58~17_combout ;
wire \RegFile|Mux58~18_combout ;
wire \RegFile|regs[3][5]~q ;
wire \RegFile|regs[1][5]~q ;
wire \RegFile|Mux58~14_combout ;
wire \RegFile|regs[2][5]~q ;
wire \RegFile|Mux58~15_combout ;
wire \RegFile|regs[11][5]~q ;
wire \RegFile|regs[8][5]~q ;
wire \RegFile|regs[10][5]~q ;
wire \RegFile|Mux58~12_combout ;
wire \RegFile|regs[9][5]~q ;
wire \RegFile|Mux58~13_combout ;
wire \RegFile|Mux58~16_combout ;
wire \RegFile|Mux58~19_combout ;
wire \ALU_in1[5]~5_combout ;
wire \ALU_in1[5]~6_combout ;
wire \RiscALU|Add0~17_combout ;
wire \RiscALU|Add0~14_combout ;
wire \RiscALU|Add0~11_combout ;
wire \RiscALU|Add0~10 ;
wire \RiscALU|Add0~13 ;
wire \RiscALU|Add0~16 ;
wire \RiscALU|Add0~19 ;
wire \RiscALU|Add0~22 ;
wire \RiscALU|Add0~24_combout ;
wire \RiscALU|out[7]~74_combout ;
wire \RiscALU|out[7]~75_combout ;
wire \RiscALU|out[7]~98_combout ;
wire \RiscALU|out[7]~66_combout ;
wire \RiscALU|ShiftLeft0~19_combout ;
wire \RiscALU|ShiftRight0~66_combout ;
wire \RiscALU|ShiftRight0~13_combout ;
wire \RiscALU|ShiftRight1~38_combout ;
wire \RiscALU|out[7]~94_combout ;
wire \RiscALU|ShiftRight0~10_combout ;
wire \RiscALU|ShiftRight1~40_combout ;
wire \RiscALU|ShiftRight0~27_combout ;
wire \RiscALU|ShiftRight1~39_combout ;
wire \RiscALU|ShiftRight0~24_combout ;
wire \RiscALU|ShiftRight1~29_combout ;
wire \RiscALU|ShiftRight1~37_combout ;
wire \RiscALU|ShiftRight0~67_combout ;
wire \RiscALU|out[7]~95_combout ;
wire \RiscALU|ShiftRight1~49_combout ;
wire \RiscALU|out[7]~96_combout ;
wire \RiscALU|out[7]~97_combout ;
wire \RiscALU|out~93_combout ;
wire \RiscALU|out[7]~99_combout ;
wire \update~17_combout ;
wire \update~21_combout ;
wire \update~19_combout ;
wire \PC[3]~39 ;
wire \PC[4]~41 ;
wire \PC[5]~42_combout ;
wire \PC[5]~reg0_q ;
wire \PC[5]~43 ;
wire \PC[6]~45 ;
wire \PC[7]~46_combout ;
wire \PC[7]~reg0_q ;
wire \writeData~31_combout ;
wire \Add3~9 ;
wire \Add3~11 ;
wire \Add3~13 ;
wire \Add3~14_combout ;
wire \writeData~32_combout ;
wire \writeData~33_combout ;
wire \RegFile|regs[14][7]~q ;
wire \RegFile|regs[15][7]~q ;
wire \RegFile|regs[13][7]~q ;
wire \RegFile|regs[12][7]~q ;
wire \RegFile|Mux56~17_combout ;
wire \RegFile|Mux56~18_combout ;
wire \RegFile|regs[7][7]~q ;
wire \RegFile|regs[6][7]~q ;
wire \RegFile|regs[5][7]~q ;
wire \RegFile|regs[4][7]~q ;
wire \RegFile|Mux56~10_combout ;
wire \RegFile|Mux56~11_combout ;
wire \RegFile|regs[1][7]~q ;
wire \RegFile|Mux56~14_combout ;
wire \RegFile|regs[2][7]~q ;
wire \RegFile|regs[3][7]~q ;
wire \RegFile|Mux56~15_combout ;
wire \RegFile|regs[11][7]~q ;
wire \RegFile|regs[9][7]~q ;
wire \RegFile|regs[8][7]~q ;
wire \RegFile|regs[10][7]~q ;
wire \RegFile|Mux56~12_combout ;
wire \RegFile|Mux56~13_combout ;
wire \RegFile|Mux56~16_combout ;
wire \RegFile|Mux56~19_combout ;
wire \RegFile|regs[19][7]~q ;
wire \RegFile|regs[27][7]~q ;
wire \RegFile|Mux56~7_combout ;
wire \RegFile|regs[23][7]~q ;
wire \RegFile|regs[31][7]~q ;
wire \RegFile|Mux56~8_combout ;
wire \RegFile|regs[25][7]~q ;
wire \RegFile|regs[17][7]~q ;
wire \RegFile|Mux56~0_combout ;
wire \RegFile|regs[21][7]~q ;
wire \RegFile|regs[29][7]~q ;
wire \RegFile|Mux56~1_combout ;
wire \RegFile|regs[30][7]~q ;
wire \RegFile|regs[26][7]~q ;
wire \RegFile|regs[22][7]~q ;
wire \RegFile|regs[18][7]~q ;
wire \RegFile|Mux56~2_combout ;
wire \RegFile|Mux56~3_combout ;
wire \RegFile|regs[20][7]~q ;
wire \RegFile|regs[16][7]~q ;
wire \RegFile|Mux56~4_combout ;
wire \RegFile|regs[24][7]~q ;
wire \RegFile|regs[28][7]~q ;
wire \RegFile|Mux56~5_combout ;
wire \RegFile|Mux56~6_combout ;
wire \RegFile|Mux56~9_combout ;
wire \RegFile|Mux56~20_combout ;
wire \ALU_in1[7]~7_combout ;
wire \RiscALU|Add0~23_combout ;
wire \RiscALU|Add0~25 ;
wire \RiscALU|Add0~28 ;
wire \RiscALU|Add0~30_combout ;
wire \RiscALU|out[9]~259_combout ;
wire \RiscALU|Equal0~25_combout ;
wire \RiscALU|ShiftRight1~11_combout ;
wire \RiscALU|ShiftRight0~42_combout ;
wire \RiscALU|ShiftRight0~19_combout ;
wire \RiscALU|ShiftRight0~38_combout ;
wire \RiscALU|ShiftRight0~69_combout ;
wire \RiscALU|ShiftRight0~9_combout ;
wire \RiscALU|ShiftRight0~35_combout ;
wire \RiscALU|ShiftRight0~12_combout ;
wire \RiscALU|ShiftRight0~36_combout ;
wire \RiscALU|ShiftRight0~37_combout ;
wire \RiscALU|out[9]~106_combout ;
wire \RiscALU|ShiftRight0~23_combout ;
wire \RiscALU|ShiftRight0~39_combout ;
wire \RiscALU|ShiftRight1~16_combout ;
wire \RiscALU|ShiftRight0~26_combout ;
wire \RiscALU|ShiftRight0~40_combout ;
wire \RiscALU|ShiftRight0~41_combout ;
wire \RiscALU|ShiftRight1~12_combout ;
wire \RiscALU|ShiftRight1~14_combout ;
wire \RiscALU|ShiftRight1~51_combout ;
wire \RiscALU|out[9]~107_combout ;
wire \RiscALU|out[9]~108_combout ;
wire \RiscALU|out[9]~109_combout ;
wire \RiscALU|out[9]~110_combout ;
wire \update~22_combout ;
wire \update~24_combout ;
wire \update~23_combout ;
wire \PC[7]~47 ;
wire \PC[8]~48_combout ;
wire \PC[8]~reg0_q ;
wire \PC[8]~49 ;
wire \PC[9]~50_combout ;
wire \PC[9]~reg0_q ;
wire \Add3~15 ;
wire \Add3~17 ;
wire \Add3~18_combout ;
wire \writeData~135_combout ;
wire \writeData~34_combout ;
wire \writeData~35_combout ;
wire \writeData~42_combout ;
wire \writeData~36_combout ;
wire \writeData~43_combout ;
wire \writeData~39_combout ;
wire \writeData~136_combout ;
wire \writeData~44_combout ;
wire \writeData~45_combout ;
wire \RegFile|regs[4][9]~q ;
wire \RegFile|Mux22~10_combout ;
wire \RegFile|Mux22~11_combout ;
wire \RegFile|Mux22~14_combout ;
wire \RegFile|Mux22~15_combout ;
wire \RegFile|Mux22~12_combout ;
wire \RegFile|Mux22~13_combout ;
wire \RegFile|Mux22~16_combout ;
wire \RegFile|Mux22~17_combout ;
wire \RegFile|Mux22~18_combout ;
wire \RegFile|Mux22~19_combout ;
wire \RegFile|Mux22~0_combout ;
wire \RegFile|Mux22~1_combout ;
wire \RegFile|Mux22~4_combout ;
wire \RegFile|Mux22~5_combout ;
wire \RegFile|Mux22~2_combout ;
wire \RegFile|Mux22~3_combout ;
wire \RegFile|Mux22~6_combout ;
wire \RegFile|Mux22~7_combout ;
wire \RegFile|Mux22~8_combout ;
wire \RegFile|Mux22~9_combout ;
wire \RegFile|Mux22~20_combout ;
wire \RiscALU|ShiftRight1~19_combout ;
wire \RiscALU|ShiftRight1~18_combout ;
wire \RiscALU|ShiftRight1~20_combout ;
wire \RiscALU|ShiftRight0~61_combout ;
wire \RiscALU|ShiftRight0~63_combout ;
wire \RiscALU|out[6]~87_combout ;
wire \RiscALU|ShiftRight1~30_combout ;
wire \RiscALU|ShiftRight0~64_combout ;
wire \RiscALU|out[6]~88_combout ;
wire \RiscALU|Equal0~2_combout ;
wire \RiscALU|out[6]~89_combout ;
wire \RiscALU|ShiftRight1~47_combout ;
wire \RiscALU|ShiftRight1~48_combout ;
wire \RiscALU|out[6]~90_combout ;
wire \RiscALU|Add0~21_combout ;
wire \RiscALU|ShiftLeft0~20_combout ;
wire \RiscALU|ShiftLeft0~21_combout ;
wire \RiscALU|ShiftLeft0~22_combout ;
wire \RiscALU|out[6]~91_combout ;
wire \RiscALU|out~85_combout ;
wire \RiscALU|out[6]~92_combout ;
wire \Add3~12_combout ;
wire \wrData[5]~5_combout ;
wire \wrData[6]~6_combout ;
wire \wrData[7]~7_combout ;
wire \wrData[8]~8_combout ;
wire \wrData[9]~9_combout ;
wire \wrData[10]~10_combout ;
wire \wrData[11]~11_combout ;
wire \RegFile|regs[19][12]~q ;
wire \RegFile|regs[23][12]~q ;
wire \RegFile|Mux51~7_combout ;
wire \RegFile|regs[31][12]~q ;
wire \RegFile|regs[27][12]~q ;
wire \RegFile|Mux51~8_combout ;
wire \RegFile|regs[28][12]~q ;
wire \RegFile|regs[20][12]~q ;
wire \RegFile|regs[16][12]~q ;
wire \RegFile|regs[24][12]~q ;
wire \RegFile|Mux51~4_combout ;
wire \RegFile|Mux51~5_combout ;
wire \RegFile|regs[30][12]~q ;
wire \RegFile|regs[26][12]~q ;
wire \RegFile|regs[18][12]~q ;
wire \RegFile|Mux51~2_combout ;
wire \RegFile|regs[22][12]~q ;
wire \RegFile|Mux51~3_combout ;
wire \RegFile|Mux51~6_combout ;
wire \RegFile|regs[21][12]~q ;
wire \RegFile|regs[17][12]~q ;
wire \RegFile|Mux51~0_combout ;
wire \RegFile|regs[25][12]~q ;
wire \RegFile|regs[29][12]~q ;
wire \RegFile|Mux51~1_combout ;
wire \RegFile|Mux51~9_combout ;
wire \RegFile|regs[14][12]~q ;
wire \RegFile|regs[15][12]~q ;
wire \RegFile|regs[13][12]~q ;
wire \RegFile|regs[12][12]~q ;
wire \RegFile|Mux51~17_combout ;
wire \RegFile|Mux51~18_combout ;
wire \RegFile|regs[3][12]~q ;
wire \RegFile|regs[1][12]~q ;
wire \RegFile|Mux51~14_combout ;
wire \RegFile|regs[2][12]~q ;
wire \RegFile|Mux51~15_combout ;
wire \RegFile|regs[7][12]~q ;
wire \RegFile|regs[6][12]~q ;
wire \RegFile|regs[4][12]~q ;
wire \RegFile|regs[5][12]~q ;
wire \RegFile|Mux51~12_combout ;
wire \RegFile|Mux51~13_combout ;
wire \RegFile|Mux51~16_combout ;
wire \RegFile|regs[11][12]~q ;
wire \RegFile|regs[9][12]~q ;
wire \RegFile|regs[10][12]~q ;
wire \RegFile|Mux51~10_combout ;
wire \RegFile|Mux51~11_combout ;
wire \RegFile|Mux51~19_combout ;
wire \RegFile|Mux51~20_combout ;
wire \wrData[12]~12_combout ;
wire \RegFile|regs[15][13]~feeder_combout ;
wire \RegFile|regs[15][13]~q ;
wire \RegFile|regs[12][13]~q ;
wire \RegFile|regs[13][13]~q ;
wire \RegFile|Mux50~17_combout ;
wire \RegFile|regs[14][13]~q ;
wire \RegFile|Mux50~18_combout ;
wire \RegFile|regs[1][13]~q ;
wire \RegFile|regs[3][13]~q ;
wire \RegFile|Mux50~14_combout ;
wire \RegFile|regs[2][13]~q ;
wire \RegFile|Mux50~15_combout ;
wire \RegFile|regs[10][13]~q ;
wire \RegFile|regs[8][13]~q ;
wire \RegFile|Mux50~12_combout ;
wire \RegFile|regs[9][13]~q ;
wire \RegFile|regs[11][13]~q ;
wire \RegFile|Mux50~13_combout ;
wire \RegFile|Mux50~16_combout ;
wire \RegFile|regs[7][13]~q ;
wire \RegFile|regs[6][13]~q ;
wire \RegFile|regs[5][13]~q ;
wire \RegFile|regs[4][13]~q ;
wire \RegFile|Mux50~10_combout ;
wire \RegFile|Mux50~11_combout ;
wire \RegFile|Mux50~19_combout ;
wire \ALU_in1[13]~12_combout ;
wire \RiscALU|out~132_combout ;
wire \RiscALU|ShiftRight0~58_combout ;
wire \RiscALU|ShiftRight0~74_combout ;
wire \RiscALU|ShiftRight0~60_combout ;
wire \RiscALU|out[13]~129_combout ;
wire \RiscALU|ShiftRight1~53_combout ;
wire \RiscALU|out[13]~130_combout ;
wire \RiscALU|a~17_combout ;
wire \RiscALU|out[13]~131_combout ;
wire \RiscALU|out[13]~133_combout ;
wire \RiscALU|Mux15~0_combout ;
wire \RiscALU|Add0~41_combout ;
wire \ALU_in1[12]~11_combout ;
wire \RiscALU|Add0~38_combout ;
wire \RiscALU|Add0~35_combout ;
wire \RiscALU|Add0~32_combout ;
wire \RiscALU|Add0~31 ;
wire \RiscALU|Add0~34 ;
wire \RiscALU|Add0~37 ;
wire \RiscALU|Add0~40 ;
wire \RiscALU|Add0~42_combout ;
wire \RiscALU|out[13]~263_combout ;
wire \RiscALU|out[13]~134_combout ;
wire \update~30_combout ;
wire \update~31_combout ;
wire \update~28_combout ;
wire \update~29_combout ;
wire \update~26_combout ;
wire \update~27_combout ;
wire \update~25_combout ;
wire \PC[9]~51 ;
wire \PC[10]~52_combout ;
wire \PC[10]~reg0_q ;
wire \PC[10]~53 ;
wire \PC[11]~54_combout ;
wire \PC[11]~reg0_q ;
wire \PC[11]~55 ;
wire \PC[12]~56_combout ;
wire \PC[12]~reg0_q ;
wire \PC[12]~57 ;
wire \PC[13]~58_combout ;
wire \PC[13]~reg0_q ;
wire \Add3~19 ;
wire \Add3~21 ;
wire \Add3~23 ;
wire \Add3~25 ;
wire \Add3~26_combout ;
wire \writeData~56_combout ;
wire \writeData~55_combout ;
wire \writeData~57_combout ;
wire \Add4~1 ;
wire \Add4~2_combout ;
wire \writeData~62_combout ;
wire \writeData~63_combout ;
wire \writeData~64_combout ;
wire \writeData~65_combout ;
wire \RegFile|regs[31][13]~q ;
wire \RegFile|regs[23][13]~q ;
wire \RegFile|regs[19][13]~q ;
wire \RegFile|regs[27][13]~q ;
wire \RegFile|Mux50~7_combout ;
wire \RegFile|Mux50~8_combout ;
wire \RegFile|regs[17][13]~q ;
wire \RegFile|regs[25][13]~q ;
wire \RegFile|Mux50~0_combout ;
wire \RegFile|regs[21][13]~q ;
wire \RegFile|regs[29][13]~q ;
wire \RegFile|Mux50~1_combout ;
wire \RegFile|regs[16][13]~q ;
wire \RegFile|regs[20][13]~q ;
wire \RegFile|Mux50~4_combout ;
wire \RegFile|regs[24][13]~q ;
wire \RegFile|regs[28][13]~q ;
wire \RegFile|Mux50~5_combout ;
wire \RegFile|regs[30][13]~q ;
wire \RegFile|regs[26][13]~q ;
wire \RegFile|regs[22][13]~q ;
wire \RegFile|regs[18][13]~q ;
wire \RegFile|Mux50~2_combout ;
wire \RegFile|Mux50~3_combout ;
wire \RegFile|Mux50~6_combout ;
wire \RegFile|Mux50~9_combout ;
wire \RegFile|Mux50~20_combout ;
wire \wrData[13]~13_combout ;
wire \ins[6]~reg0_q ;
wire \writeData~28_combout ;
wire \writeData~29_combout ;
wire \writeData~30_combout ;
wire \RegFile|regs[9][6]~q ;
wire \RegFile|Mux25~10_combout ;
wire \RegFile|Mux25~11_combout ;
wire \RegFile|Mux25~17_combout ;
wire \RegFile|Mux25~18_combout ;
wire \RegFile|Mux25~12_combout ;
wire \RegFile|Mux25~13_combout ;
wire \RegFile|Mux25~14_combout ;
wire \RegFile|Mux25~15_combout ;
wire \RegFile|Mux25~16_combout ;
wire \RegFile|Mux25~19_combout ;
wire \RegFile|Mux25~2_combout ;
wire \RegFile|Mux25~3_combout ;
wire \RegFile|Mux25~4_combout ;
wire \RegFile|Mux25~5_combout ;
wire \RegFile|Mux25~6_combout ;
wire \RegFile|Mux25~7_combout ;
wire \RegFile|Mux25~8_combout ;
wire \RegFile|Mux25~0_combout ;
wire \RegFile|Mux25~1_combout ;
wire \RegFile|Mux25~9_combout ;
wire \RegFile|Mux25~20_combout ;
wire \RiscALU|ShiftLeft0~26_combout ;
wire \RiscALU|ShiftLeft0~27_combout ;
wire \RiscALU|ShiftLeft0~11_combout ;
wire \RiscALU|ShiftLeft0~13_combout ;
wire \RiscALU|Mux15~1_combout ;
wire \RiscALU|ShiftLeft0~28_combout ;
wire \RiscALU|Add0~27_combout ;
wire \RiscALU|out[8]~258_combout ;
wire \RiscALU|Equal0~24_combout ;
wire \RiscALU|ShiftRight0~20_combout ;
wire \RiscALU|ShiftRight0~21_combout ;
wire \RiscALU|ShiftRight0~17_combout ;
wire \RiscALU|ShiftRight1~6_combout ;
wire \RiscALU|ShiftRight0~18_combout ;
wire \RiscALU|ShiftRight0~68_combout ;
wire \RiscALU|ShiftRight1~50_combout ;
wire \RiscALU|ShiftRight0~14_combout ;
wire \RiscALU|ShiftRight0~11_combout ;
wire \RiscALU|ShiftRight0~15_combout ;
wire \RiscALU|out[8]~101_combout ;
wire \RiscALU|ShiftRight0~25_combout ;
wire \RiscALU|ShiftRight0~28_combout ;
wire \RiscALU|ShiftRight0~29_combout ;
wire \RiscALU|out[8]~102_combout ;
wire \RiscALU|out[8]~103_combout ;
wire \RiscALU|out[8]~104_combout ;
wire \RiscALU|out[8]~105_combout ;
wire \writeData~37_combout ;
wire \writeData~38_combout ;
wire \Add3~16_combout ;
wire \writeData~40_combout ;
wire \writeData~41_combout ;
wire \RegFile|regs[9][8]~q ;
wire \RegFile|Mux23~10_combout ;
wire \RegFile|Mux23~11_combout ;
wire \RegFile|Mux23~17_combout ;
wire \RegFile|Mux23~18_combout ;
wire \RegFile|Mux23~12_combout ;
wire \RegFile|Mux23~13_combout ;
wire \RegFile|Mux23~14_combout ;
wire \RegFile|Mux23~15_combout ;
wire \RegFile|Mux23~16_combout ;
wire \RegFile|Mux23~19_combout ;
wire \RegFile|Mux23~0_combout ;
wire \RegFile|Mux23~1_combout ;
wire \RegFile|Mux23~4_combout ;
wire \RegFile|Mux23~5_combout ;
wire \RegFile|Mux23~2_combout ;
wire \RegFile|Mux23~3_combout ;
wire \RegFile|Mux23~6_combout ;
wire \RegFile|Mux23~7_combout ;
wire \RegFile|Mux23~8_combout ;
wire \RegFile|Mux23~9_combout ;
wire \RegFile|Mux23~20_combout ;
wire \RiscALU|ShiftLeft0~34_combout ;
wire \RiscALU|ShiftLeft0~35_combout ;
wire \RiscALU|ShiftLeft0~36_combout ;
wire \RiscALU|ShiftLeft0~37_combout ;
wire \RiscALU|Add0~33_combout ;
wire \RiscALU|out[10]~260_combout ;
wire \RiscALU|out[10]~115_combout ;
wire \writeData~46_combout ;
wire \writeData~47_combout ;
wire \Add3~20_combout ;
wire \writeData~48_combout ;
wire \writeData~49_combout ;
wire \RegFile|regs[10][10]~q ;
wire \RegFile|Mux21~10_combout ;
wire \RegFile|Mux21~11_combout ;
wire \RegFile|Mux21~17_combout ;
wire \RegFile|Mux21~18_combout ;
wire \RegFile|Mux21~12_combout ;
wire \RegFile|Mux21~13_combout ;
wire \RegFile|Mux21~14_combout ;
wire \RegFile|Mux21~15_combout ;
wire \RegFile|Mux21~16_combout ;
wire \RegFile|Mux21~19_combout ;
wire \RegFile|Mux21~2_combout ;
wire \RegFile|Mux21~3_combout ;
wire \RegFile|Mux21~4_combout ;
wire \RegFile|Mux21~5_combout ;
wire \RegFile|Mux21~6_combout ;
wire \RegFile|Mux21~0_combout ;
wire \RegFile|Mux21~1_combout ;
wire \RegFile|Mux21~7_combout ;
wire \RegFile|Mux21~8_combout ;
wire \RegFile|Mux21~9_combout ;
wire \RegFile|Mux21~20_combout ;
wire \RiscALU|ShiftLeft0~43_combout ;
wire \RiscALU|ShiftLeft0~46_combout ;
wire \RiscALU|ShiftLeft0~47_combout ;
wire \RiscALU|ShiftLeft0~48_combout ;
wire \RiscALU|ShiftLeft0~49_combout ;
wire \RiscALU|ShiftLeft0~73_combout ;
wire \RiscALU|ShiftLeft0~76_combout ;
wire \RiscALU|ShiftLeft0~77_combout ;
wire \RiscALU|ShiftLeft0~63_combout ;
wire \RiscALU|ShiftLeft0~64_combout ;
wire \RiscALU|ShiftLeft0~78_combout ;
wire \RiscALU|ShiftLeft0~96_combout ;
wire \RiscALU|ShiftLeft0~87_combout ;
wire \RiscALU|ShiftLeft0~88_combout ;
wire \RiscALU|out[3]~44_combout ;
wire \RiscALU|out[29]~244_combout ;
wire \RiscALU|ShiftLeft0~93_combout ;
wire \RiscALU|out[29]~245_combout ;
wire \RiscALU|out[29]~246_combout ;
wire \RegFile|Mux34~12_combout ;
wire \RegFile|Mux34~13_combout ;
wire \RegFile|Mux34~14_combout ;
wire \RegFile|Mux34~15_combout ;
wire \RegFile|Mux34~16_combout ;
wire \RegFile|Mux34~10_combout ;
wire \RegFile|Mux34~11_combout ;
wire \RegFile|Mux34~17_combout ;
wire \RegFile|Mux34~18_combout ;
wire \RegFile|Mux34~19_combout ;
wire \ALU_in1[29]~28_combout ;
wire \RiscALU|Add0~89_combout ;
wire \ALU_in1[28]~27_combout ;
wire \RiscALU|Add0~86_combout ;
wire \RegFile|Mux36~17_combout ;
wire \RegFile|Mux36~18_combout ;
wire \RegFile|Mux36~10_combout ;
wire \RegFile|Mux36~11_combout ;
wire \RegFile|Mux36~12_combout ;
wire \RegFile|Mux36~13_combout ;
wire \RegFile|Mux36~14_combout ;
wire \RegFile|Mux36~15_combout ;
wire \RegFile|Mux36~16_combout ;
wire \RegFile|Mux36~19_combout ;
wire \ALU_in1[27]~26_combout ;
wire \RiscALU|Add0~83_combout ;
wire \RegFile|Mux37~12_combout ;
wire \RegFile|Mux37~13_combout ;
wire \RegFile|Mux37~14_combout ;
wire \RegFile|Mux37~15_combout ;
wire \RegFile|Mux37~16_combout ;
wire \RegFile|Mux37~10_combout ;
wire \RegFile|Mux37~11_combout ;
wire \RegFile|Mux37~17_combout ;
wire \RegFile|Mux37~18_combout ;
wire \RegFile|Mux37~19_combout ;
wire \ALU_in1[26]~25_combout ;
wire \RiscALU|Add0~80_combout ;
wire \ALU_in1[25]~24_combout ;
wire \RiscALU|Add0~77_combout ;
wire \ALU_in1[24]~23_combout ;
wire \RiscALU|Add0~74_combout ;
wire \RegFile|Mux40~17_combout ;
wire \RegFile|Mux40~18_combout ;
wire \RegFile|Mux40~10_combout ;
wire \RegFile|Mux40~11_combout ;
wire \RegFile|Mux40~14_combout ;
wire \RegFile|Mux40~15_combout ;
wire \RegFile|Mux40~12_combout ;
wire \RegFile|Mux40~13_combout ;
wire \RegFile|Mux40~16_combout ;
wire \RegFile|Mux40~19_combout ;
wire \ALU_in1[23]~22_combout ;
wire \RiscALU|Add0~71_combout ;
wire \RegFile|Mux42~4_combout ;
wire \RegFile|Mux42~5_combout ;
wire \RegFile|Mux42~2_combout ;
wire \RegFile|Mux42~3_combout ;
wire \RegFile|Mux42~6_combout ;
wire \RegFile|Mux42~7_combout ;
wire \RegFile|Mux42~8_combout ;
wire \RegFile|Mux42~0_combout ;
wire \RegFile|Mux42~1_combout ;
wire \RegFile|Mux42~9_combout ;
wire \ALU_in1[21]~20_combout ;
wire \RiscALU|Add0~65_combout ;
wire \RegFile|Mux43~14_combout ;
wire \RegFile|Mux43~15_combout ;
wire \RegFile|Mux43~12_combout ;
wire \RegFile|Mux43~13_combout ;
wire \RegFile|Mux43~16_combout ;
wire \RegFile|Mux43~10_combout ;
wire \RegFile|Mux43~11_combout ;
wire \RegFile|Mux43~17_combout ;
wire \RegFile|Mux43~18_combout ;
wire \RegFile|Mux43~19_combout ;
wire \ALU_in1[20]~19_combout ;
wire \RiscALU|Add0~62_combout ;
wire \RegFile|regs[11][19]~q ;
wire \RegFile|regs[9][19]~q ;
wire \RegFile|regs[8][19]~q ;
wire \RegFile|regs[10][19]~q ;
wire \RegFile|Mux44~12_combout ;
wire \RegFile|Mux44~13_combout ;
wire \RegFile|regs[2][19]~q ;
wire \RegFile|regs[1][19]~q ;
wire \RegFile|regs[3][19]~q ;
wire \RegFile|Mux44~14_combout ;
wire \RegFile|Mux44~15_combout ;
wire \RegFile|Mux44~16_combout ;
wire \RegFile|regs[15][19]~q ;
wire \RegFile|regs[13][19]~q ;
wire \RegFile|regs[12][19]~q ;
wire \RegFile|Mux44~17_combout ;
wire \RegFile|regs[14][19]~q ;
wire \RegFile|Mux44~18_combout ;
wire \RegFile|regs[7][19]~q ;
wire \RegFile|regs[6][19]~q ;
wire \RegFile|regs[5][19]~q ;
wire \RegFile|regs[4][19]~q ;
wire \RegFile|Mux44~10_combout ;
wire \RegFile|Mux44~11_combout ;
wire \RegFile|Mux44~19_combout ;
wire \ALU_in1[19]~18_combout ;
wire \RiscALU|Add0~59_combout ;
wire \RegFile|regs[31][18]~q ;
wire \RegFile|regs[27][18]~q ;
wire \RegFile|regs[23][18]~q ;
wire \RegFile|regs[19][18]~q ;
wire \RegFile|Mux45~7_combout ;
wire \RegFile|Mux45~8_combout ;
wire \RegFile|regs[24][18]~q ;
wire \RegFile|regs[16][18]~q ;
wire \RegFile|Mux45~4_combout ;
wire \RegFile|regs[28][18]~q ;
wire \RegFile|regs[20][18]~q ;
wire \RegFile|Mux45~5_combout ;
wire \RegFile|regs[30][18]~q ;
wire \RegFile|regs[22][18]~q ;
wire \RegFile|regs[26][18]~q ;
wire \RegFile|regs[18][18]~q ;
wire \RegFile|Mux45~2_combout ;
wire \RegFile|Mux45~3_combout ;
wire \RegFile|Mux45~6_combout ;
wire \RegFile|regs[21][18]~q ;
wire \RegFile|regs[17][18]~q ;
wire \RegFile|Mux45~0_combout ;
wire \RegFile|regs[25][18]~q ;
wire \RegFile|regs[29][18]~q ;
wire \RegFile|Mux45~1_combout ;
wire \RegFile|Mux45~9_combout ;
wire \ALU_in1[18]~17_combout ;
wire \RiscALU|Add0~56_combout ;
wire \RiscALU|Add0~53_combout ;
wire \RegFile|Mux47~4_combout ;
wire \RegFile|Mux47~5_combout ;
wire \RegFile|Mux47~2_combout ;
wire \RegFile|Mux47~3_combout ;
wire \RegFile|Mux47~6_combout ;
wire \RegFile|Mux47~0_combout ;
wire \RegFile|Mux47~1_combout ;
wire \RegFile|Mux47~7_combout ;
wire \RegFile|Mux47~8_combout ;
wire \RegFile|Mux47~9_combout ;
wire \ALU_in1[16]~15_combout ;
wire \RiscALU|Add0~50_combout ;
wire \RiscALU|Add0~47_combout ;
wire \RegFile|Mux49~4_combout ;
wire \RegFile|Mux49~5_combout ;
wire \RegFile|Mux49~2_combout ;
wire \RegFile|Mux49~3_combout ;
wire \RegFile|Mux49~6_combout ;
wire \RegFile|Mux49~7_combout ;
wire \RegFile|Mux49~8_combout ;
wire \RegFile|Mux49~0_combout ;
wire \RegFile|Mux49~1_combout ;
wire \RegFile|Mux49~9_combout ;
wire \ALU_in1[14]~13_combout ;
wire \RiscALU|Add0~44_combout ;
wire \RiscALU|Add0~43 ;
wire \RiscALU|Add0~46 ;
wire \RiscALU|Add0~49 ;
wire \RiscALU|Add0~52 ;
wire \RiscALU|Add0~55 ;
wire \RiscALU|Add0~58 ;
wire \RiscALU|Add0~61 ;
wire \RiscALU|Add0~64 ;
wire \RiscALU|Add0~67 ;
wire \RiscALU|Add0~70 ;
wire \RiscALU|Add0~73 ;
wire \RiscALU|Add0~76 ;
wire \RiscALU|Add0~79 ;
wire \RiscALU|Add0~82 ;
wire \RiscALU|Add0~85 ;
wire \RiscALU|Add0~88 ;
wire \RiscALU|Add0~90_combout ;
wire \RiscALU|out~247_combout ;
wire \RiscALU|out[22]~154_combout ;
wire \RiscALU|out[22]~155_combout ;
wire \RiscALU|out[29]~248_combout ;
wire \RiscALU|out[22]~152_combout ;
wire \RiscALU|out[29]~249_combout ;
wire \RiscALU|out[29]~250_combout ;
wire \RiscALU|a~1_combout ;
wire \RiscALU|out[29]~251_combout ;
wire \RiscALU|out[29]~274_combout ;
wire \update~59_combout ;
wire \RiscALU|Add0~87_combout ;
wire \RiscALU|out~238_combout ;
wire \RiscALU|ShiftRight0~73_combout ;
wire \RiscALU|out[28]~239_combout ;
wire \RiscALU|out[28]~240_combout ;
wire \RiscALU|out[28]~241_combout ;
wire \RiscALU|a~2_combout ;
wire \RiscALU|out[28]~242_combout ;
wire \RiscALU|out[28]~273_combout ;
wire \RiscALU|out[28]~235_combout ;
wire \RiscALU|ShiftLeft0~69_combout ;
wire \RiscALU|ShiftLeft0~74_combout ;
wire \RiscALU|ShiftLeft0~75_combout ;
wire \RiscALU|out[28]~236_combout ;
wire \RiscALU|ShiftLeft0~42_combout ;
wire \RiscALU|ShiftLeft0~38_combout ;
wire \RiscALU|ShiftLeft0~44_combout ;
wire \RiscALU|ShiftLeft0~45_combout ;
wire \RiscALU|out[28]~122_combout ;
wire \RiscALU|out[28]~237_combout ;
wire \update~58_combout ;
wire \RiscALU|ShiftLeft0~80_combout ;
wire \RiscALU|ShiftLeft0~52_combout ;
wire \RiscALU|ShiftLeft0~66_combout ;
wire \RiscALU|ShiftLeft0~67_combout ;
wire \RiscALU|ShiftLeft0~68_combout ;
wire \RiscALU|out[26]~219_combout ;
wire \RiscALU|out[26]~220_combout ;
wire \RiscALU|a~4_combout ;
wire \RiscALU|out~221_combout ;
wire \RiscALU|out[26]~222_combout ;
wire \RiscALU|out[26]~223_combout ;
wire \RiscALU|Add0~81_combout ;
wire \RiscALU|out[26]~224_combout ;
wire \RiscALU|out[26]~225_combout ;
wire \update~54_combout ;
wire \update~55_combout ;
wire \RiscALU|ShiftLeft0~65_combout ;
wire \RiscALU|out[25]~211_combout ;
wire \RiscALU|out[25]~212_combout ;
wire \RiscALU|a~5_combout ;
wire \RiscALU|Add0~78_combout ;
wire \RiscALU|out~213_combout ;
wire \RiscALU|out[25]~214_combout ;
wire \RiscALU|out[25]~215_combout ;
wire \RiscALU|out[25]~216_combout ;
wire \RiscALU|out[25]~217_combout ;
wire \update~52_combout ;
wire \update~53_combout ;
wire \RiscALU|a~9_combout ;
wire \RiscALU|ShiftLeft0~18_combout ;
wire \RiscALU|Mux30~5_combout ;
wire \RiscALU|Add0~66_combout ;
wire \RiscALU|out[21]~181_combout ;
wire \RiscALU|out[21]~182_combout ;
wire \RiscALU|ShiftRight1~45_combout ;
wire \RiscALU|ShiftRight1~46_combout ;
wire \RiscALU|out~183_combout ;
wire \RiscALU|ShiftRight0~59_combout ;
wire \RiscALU|out[21]~184_combout ;
wire \RiscALU|out[21]~185_combout ;
wire \RiscALU|out[21]~186_combout ;
wire \RiscALU|out[21]~187_combout ;
wire \update~47_combout ;
wire \update~32_combout ;
wire \update~33_combout ;
wire \PC[13]~59 ;
wire \PC[14]~60_combout ;
wire \PC[14]~reg0_q ;
wire \PC[14]~61 ;
wire \PC[15]~63 ;
wire \PC[16]~65 ;
wire \PC[17]~67 ;
wire \PC[18]~69 ;
wire \PC[19]~71 ;
wire \PC[20]~73 ;
wire \PC[21]~74_combout ;
wire \PC[21]~reg0_q ;
wire \PC[21]~75 ;
wire \PC[22]~77 ;
wire \PC[23]~79 ;
wire \PC[24]~81 ;
wire \PC[25]~82_combout ;
wire \PC[25]~reg0_q ;
wire \PC[25]~83 ;
wire \PC[26]~84_combout ;
wire \PC[26]~reg0_q ;
wire \PC[26]~85 ;
wire \PC[27]~87 ;
wire \PC[28]~88_combout ;
wire \PC[28]~reg0_q ;
wire \PC[28]~89 ;
wire \PC[29]~90_combout ;
wire \PC[29]~reg0_q ;
wire \Add4~3 ;
wire \Add4~5 ;
wire \Add4~7 ;
wire \Add4~9 ;
wire \Add4~11 ;
wire \Add4~13 ;
wire \Add4~15 ;
wire \Add4~17 ;
wire \Add4~19 ;
wire \Add4~21 ;
wire \Add4~23 ;
wire \Add4~25 ;
wire \Add4~27 ;
wire \Add4~29 ;
wire \Add4~31 ;
wire \Add4~33 ;
wire \Add4~34_combout ;
wire \Add3~27 ;
wire \Add3~29 ;
wire \Add3~31 ;
wire \Add3~33 ;
wire \Add3~35 ;
wire \Add3~37 ;
wire \Add3~39 ;
wire \Add3~41 ;
wire \Add3~43 ;
wire \Add3~45 ;
wire \Add3~47 ;
wire \Add3~49 ;
wire \Add3~51 ;
wire \Add3~53 ;
wire \Add3~55 ;
wire \Add3~57 ;
wire \Add3~58_combout ;
wire \writeData~125_combout ;
wire \RiscALU|out[29]~252_combout ;
wire \writeData~126_combout ;
wire \writeData~127_combout ;
wire \RegFile|regs[29][29]~q ;
wire \RegFile|Mux34~0_combout ;
wire \RegFile|Mux34~1_combout ;
wire \RegFile|Mux34~7_combout ;
wire \RegFile|Mux34~8_combout ;
wire \RegFile|Mux34~2_combout ;
wire \RegFile|Mux34~3_combout ;
wire \RegFile|Mux34~4_combout ;
wire \RegFile|Mux34~5_combout ;
wire \RegFile|Mux34~6_combout ;
wire \RegFile|Mux34~9_combout ;
wire \RegFile|Mux34~20_combout ;
wire \wrData[29]~29_combout ;
wire \ins[28]~reg0_q ;
wire \Add4~32_combout ;
wire \RiscALU|out[28]~243_combout ;
wire \writeData~121_combout ;
wire \writeData~122_combout ;
wire \writeData~123_combout ;
wire \Add3~56_combout ;
wire \writeData~124_combout ;
wire \RegFile|regs[15][28]~q ;
wire \RegFile|Mux3~17_combout ;
wire \RegFile|Mux3~18_combout ;
wire \RegFile|Mux3~14_combout ;
wire \RegFile|Mux3~15_combout ;
wire \RegFile|Mux3~12_combout ;
wire \RegFile|Mux3~13_combout ;
wire \RegFile|Mux3~16_combout ;
wire \RegFile|Mux3~10_combout ;
wire \RegFile|Mux3~11_combout ;
wire \RegFile|Mux3~19_combout ;
wire \RegFile|Mux3~7_combout ;
wire \RegFile|Mux3~8_combout ;
wire \RegFile|Mux3~0_combout ;
wire \RegFile|Mux3~1_combout ;
wire \RegFile|Mux3~2_combout ;
wire \RegFile|Mux3~3_combout ;
wire \RegFile|Mux3~4_combout ;
wire \RegFile|Mux3~5_combout ;
wire \RegFile|Mux3~6_combout ;
wire \RegFile|Mux3~9_combout ;
wire \RegFile|Mux3~20_combout ;
wire \RiscALU|ShiftLeft0~95_combout ;
wire \RiscALU|Mux1~1_combout ;
wire \RiscALU|Mux1~2_combout ;
wire \RiscALU|Mux1~3_combout ;
wire \RiscALU|ShiftLeft0~81_combout ;
wire \RiscALU|Mux1~4_combout ;
wire \RiscALU|ShiftLeft0~50_combout ;
wire \RiscALU|ShiftLeft0~53_combout ;
wire \RiscALU|Mux1~0_combout ;
wire \RiscALU|Add0~91 ;
wire \RiscALU|Add0~93_combout ;
wire \RiscALU|Mux1~5_combout ;
wire \RiscALU|a~0_combout ;
wire \RiscALU|out~255_combout ;
wire \RiscALU|ShiftRight0~32_combout ;
wire \RiscALU|ShiftRight1~54_combout ;
wire \RiscALU|ShiftRight0~75_combout ;
wire \RiscALU|out~253_combout ;
wire \RiscALU|out~254_combout ;
wire \RiscALU|Mux1~6_combout ;
wire \RiscALU|Mux1~7_combout ;
wire \RiscALU|Mux1~8_combout ;
wire \writeData~128_combout ;
wire \writeData~129_combout ;
wire \writeData~130_combout ;
wire \update~60_combout ;
wire \update~61_combout ;
wire \PC[29]~91 ;
wire \PC[30]~92_combout ;
wire \PC[30]~reg0_q ;
wire \Add4~35 ;
wire \Add4~36_combout ;
wire \Add3~59 ;
wire \Add3~60_combout ;
wire \writeData~131_combout ;
wire \RegFile|regs[21][30]~q ;
wire \RegFile|Mux33~0_combout ;
wire \RegFile|Mux33~1_combout ;
wire \RegFile|Mux33~2_combout ;
wire \RegFile|Mux33~3_combout ;
wire \RegFile|Mux33~4_combout ;
wire \RegFile|Mux33~5_combout ;
wire \RegFile|Mux33~6_combout ;
wire \RegFile|Mux33~7_combout ;
wire \RegFile|Mux33~8_combout ;
wire \RegFile|Mux33~9_combout ;
wire \ALU_in1[30]~29_combout ;
wire \RiscALU|Add0~92_combout ;
wire \RiscALU|Add0~94 ;
wire \RiscALU|Add0~96_combout ;
wire \RiscALU|Mux0~8_combout ;
wire \RiscALU|ShiftLeft0~8_combout ;
wire \RiscALU|ShiftLeft0~9_combout ;
wire \RiscALU|ShiftLeft0~55_combout ;
wire \RiscALU|ShiftLeft0~39_combout ;
wire \RiscALU|ShiftLeft0~58_combout ;
wire \RiscALU|ShiftLeft0~59_combout ;
wire \RiscALU|ShiftLeft0~70_combout ;
wire \RiscALU|ShiftLeft0~84_combout ;
wire \RiscALU|ShiftLeft0~92_combout ;
wire \RiscALU|ShiftLeft0~94_combout ;
wire \RiscALU|Mux0~0_combout ;
wire \RiscALU|Mux0~1_combout ;
wire \RiscALU|Mux0~2_combout ;
wire \RiscALU|Mux0~3_combout ;
wire \RiscALU|Mux0~4_combout ;
wire \RiscALU|a~19_combout ;
wire \RiscALU|Mux0~5_combout ;
wire \RiscALU|always0~0_combout ;
wire \RiscALU|out~256_combout ;
wire \RiscALU|Mux0~6_combout ;
wire \RiscALU|Mux0~7_combout ;
wire \RiscALU|Mux0~9_combout ;
wire \writeData~133_combout ;
wire \update~62_combout ;
wire \PC[30]~93 ;
wire \PC[31]~94_combout ;
wire \PC[31]~reg0_q ;
wire \Add3~61 ;
wire \Add3~62_combout ;
wire \Add4~37 ;
wire \Add4~38_combout ;
wire \writeData~134_combout ;
wire \RegFile|regs[12][31]~q ;
wire \RegFile|Mux0~17_combout ;
wire \RegFile|Mux0~18_combout ;
wire \RegFile|Mux0~10_combout ;
wire \RegFile|Mux0~11_combout ;
wire \RegFile|Mux0~12_combout ;
wire \RegFile|Mux0~13_combout ;
wire \RegFile|Mux0~14_combout ;
wire \RegFile|Mux0~15_combout ;
wire \RegFile|Mux0~16_combout ;
wire \RegFile|Mux0~19_combout ;
wire \RegFile|Mux0~2_combout ;
wire \RegFile|Mux0~3_combout ;
wire \RegFile|Mux0~4_combout ;
wire \RegFile|Mux0~5_combout ;
wire \RegFile|Mux0~6_combout ;
wire \RegFile|Mux0~7_combout ;
wire \RegFile|Mux0~8_combout ;
wire \RegFile|Mux0~0_combout ;
wire \RegFile|Mux0~1_combout ;
wire \RegFile|Mux0~9_combout ;
wire \RegFile|Mux0~20_combout ;
wire \RiscALU|ShiftRight1~56_combout ;
wire \RiscALU|ShiftRight0~55_combout ;
wire \RiscALU|ShiftRight0~57_combout ;
wire \RiscALU|out[12]~123_combout ;
wire \RiscALU|out[12]~124_combout ;
wire \RiscALU|out~125_combout ;
wire \RiscALU|out[12]~126_combout ;
wire \RiscALU|a~18_combout ;
wire \RiscALU|out[12]~127_combout ;
wire \RiscALU|Add0~39_combout ;
wire \RiscALU|out[12]~262_combout ;
wire \RiscALU|out[12]~128_combout ;
wire \Add4~0_combout ;
wire \writeData~58_combout ;
wire \writeData~59_combout ;
wire \Add3~24_combout ;
wire \writeData~60_combout ;
wire \writeData~61_combout ;
wire \RegFile|regs[8][12]~q ;
wire \RegFile|Mux19~10_combout ;
wire \RegFile|Mux19~11_combout ;
wire \RegFile|Mux19~17_combout ;
wire \RegFile|Mux19~18_combout ;
wire \RegFile|Mux19~14_combout ;
wire \RegFile|Mux19~15_combout ;
wire \RegFile|Mux19~12_combout ;
wire \RegFile|Mux19~13_combout ;
wire \RegFile|Mux19~16_combout ;
wire \RegFile|Mux19~19_combout ;
wire \RegFile|Mux19~0_combout ;
wire \RegFile|Mux19~1_combout ;
wire \RegFile|Mux19~2_combout ;
wire \RegFile|Mux19~3_combout ;
wire \RegFile|Mux19~4_combout ;
wire \RegFile|Mux19~5_combout ;
wire \RegFile|Mux19~6_combout ;
wire \RegFile|Mux19~7_combout ;
wire \RegFile|Mux19~8_combout ;
wire \RegFile|Mux19~9_combout ;
wire \RegFile|Mux19~20_combout ;
wire \RiscALU|ShiftLeft0~51_combout ;
wire \RiscALU|ShiftLeft0~57_combout ;
wire \RiscALU|ShiftLeft0~71_combout ;
wire \RiscALU|out[27]~227_combout ;
wire \RiscALU|out[27]~228_combout ;
wire \RiscALU|Add0~84_combout ;
wire \RiscALU|ShiftRight1~34_combout ;
wire \RiscALU|ShiftRight1~35_combout ;
wire \RiscALU|ShiftRight1~55_combout ;
wire \RiscALU|out~229_combout ;
wire \RiscALU|ShiftRight0~71_combout ;
wire \RiscALU|ShiftRight0~72_combout ;
wire \RiscALU|out[27]~230_combout ;
wire \RiscALU|out[27]~231_combout ;
wire \RiscALU|out[27]~232_combout ;
wire \RiscALU|a~3_combout ;
wire \RiscALU|out[27]~233_combout ;
wire \update~56_combout ;
wire \update~57_combout ;
wire \PC[27]~86_combout ;
wire \PC[27]~reg0_q ;
wire \Add4~30_combout ;
wire \writeData~118_combout ;
wire \RiscALU|out[27]~234_combout ;
wire \writeData~119_combout ;
wire \Add3~54_combout ;
wire \writeData~120_combout ;
wire \RegFile|regs[22][27]~q ;
wire \RegFile|Mux36~2_combout ;
wire \RegFile|Mux36~3_combout ;
wire \RegFile|Mux36~4_combout ;
wire \RegFile|Mux36~5_combout ;
wire \RegFile|Mux36~6_combout ;
wire \RegFile|Mux36~0_combout ;
wire \RegFile|Mux36~1_combout ;
wire \RegFile|Mux36~7_combout ;
wire \RegFile|Mux36~8_combout ;
wire \RegFile|Mux36~9_combout ;
wire \RegFile|Mux36~20_combout ;
wire \wrData[27]~27_combout ;
wire \ins[26]~reg0_q ;
wire \writeData~114_combout ;
wire \writeData~115_combout ;
wire \RiscALU|out[26]~226_combout ;
wire \writeData~116_combout ;
wire \Add4~28_combout ;
wire \Add3~52_combout ;
wire \writeData~117_combout ;
wire \RegFile|regs[26][26]~q ;
wire \RegFile|Mux37~2_combout ;
wire \RegFile|Mux37~3_combout ;
wire \RegFile|Mux37~4_combout ;
wire \RegFile|Mux37~5_combout ;
wire \RegFile|Mux37~6_combout ;
wire \RegFile|Mux37~0_combout ;
wire \RegFile|Mux37~1_combout ;
wire \RegFile|Mux37~7_combout ;
wire \RegFile|Mux37~8_combout ;
wire \RegFile|Mux37~9_combout ;
wire \RegFile|Mux37~20_combout ;
wire \wrData[26]~26_combout ;
wire \ins[25]~reg0feeder_combout ;
wire \ins[25]~reg0_q ;
wire \Add4~26_combout ;
wire \RiscALU|out[25]~218_combout ;
wire \writeData~111_combout ;
wire \writeData~112_combout ;
wire \Add3~50_combout ;
wire \writeData~113_combout ;
wire \RegFile|regs[22][25]~q ;
wire \RegFile|Mux6~2_combout ;
wire \RegFile|Mux6~3_combout ;
wire \RegFile|Mux6~4_combout ;
wire \RegFile|Mux6~5_combout ;
wire \RegFile|Mux6~6_combout ;
wire \RegFile|Mux6~7_combout ;
wire \RegFile|Mux6~8_combout ;
wire \RegFile|Mux6~0_combout ;
wire \RegFile|Mux6~1_combout ;
wire \RegFile|Mux6~9_combout ;
wire \RegFile|Mux6~17_combout ;
wire \RegFile|Mux6~18_combout ;
wire \RegFile|Mux6~12_combout ;
wire \RegFile|Mux6~13_combout ;
wire \RegFile|Mux6~14_combout ;
wire \RegFile|Mux6~15_combout ;
wire \RegFile|Mux6~16_combout ;
wire \RegFile|Mux6~10_combout ;
wire \RegFile|Mux6~11_combout ;
wire \RegFile|Mux6~19_combout ;
wire \RegFile|Mux6~20_combout ;
wire \RiscALU|ShiftRight1~27_combout ;
wire \RiscALU|ShiftRight1~36_combout ;
wire \RiscALU|ShiftRight0~65_combout ;
wire \RiscALU|out[15]~141_combout ;
wire \RiscALU|out[15]~142_combout ;
wire \RiscALU|out[15]~145_combout ;
wire \RiscALU|Add0~48_combout ;
wire \RiscALU|out[15]~265_combout ;
wire \RiscALU|out[15]~146_combout ;
wire \update~34_combout ;
wire \update~35_combout ;
wire \PC[15]~62_combout ;
wire \PC[15]~reg0_q ;
wire \Add4~6_combout ;
wire \Add3~30_combout ;
wire \Mux23~0_combout ;
wire \writeData~72_combout ;
wire \writeData~73_combout ;
wire \writeData~76_combout ;
wire \writeData~77_combout ;
wire \RegFile|regs[15][15]~q ;
wire \RegFile|Mux16~17_combout ;
wire \RegFile|Mux16~18_combout ;
wire \RegFile|Mux16~14_combout ;
wire \RegFile|Mux16~15_combout ;
wire \RegFile|Mux16~12_combout ;
wire \RegFile|Mux16~13_combout ;
wire \RegFile|Mux16~16_combout ;
wire \RegFile|Mux16~10_combout ;
wire \RegFile|Mux16~11_combout ;
wire \RegFile|Mux16~19_combout ;
wire \RegFile|Mux16~7_combout ;
wire \RegFile|Mux16~8_combout ;
wire \RegFile|Mux16~0_combout ;
wire \RegFile|Mux16~1_combout ;
wire \RegFile|Mux16~2_combout ;
wire \RegFile|Mux16~3_combout ;
wire \RegFile|Mux16~4_combout ;
wire \RegFile|Mux16~5_combout ;
wire \RegFile|Mux16~6_combout ;
wire \RegFile|Mux16~9_combout ;
wire \RegFile|Mux16~20_combout ;
wire \RiscALU|ShiftLeft0~56_combout ;
wire \RiscALU|ShiftLeft0~61_combout ;
wire \RiscALU|ShiftLeft0~62_combout ;
wire \RiscALU|out[24]~203_combout ;
wire \RiscALU|out[24]~204_combout ;
wire \RiscALU|a~6_combout ;
wire \RiscALU|Add0~75_combout ;
wire \RiscALU|out~205_combout ;
wire \RiscALU|out[24]~206_combout ;
wire \RiscALU|out[24]~207_combout ;
wire \RiscALU|out[24]~208_combout ;
wire \RiscALU|out[24]~209_combout ;
wire \update~50_combout ;
wire \update~51_combout ;
wire \PC[24]~80_combout ;
wire \PC[24]~reg0_q ;
wire \Add4~24_combout ;
wire \writeData~107_combout ;
wire \writeData~108_combout ;
wire \RiscALU|out[24]~210_combout ;
wire \writeData~109_combout ;
wire \Add3~48_combout ;
wire \writeData~110_combout ;
wire \RegFile|regs[16][24]~q ;
wire \RegFile|Mux7~4_combout ;
wire \RegFile|Mux7~5_combout ;
wire \RegFile|Mux7~2_combout ;
wire \RegFile|Mux7~3_combout ;
wire \RegFile|Mux7~6_combout ;
wire \RegFile|Mux7~0_combout ;
wire \RegFile|Mux7~1_combout ;
wire \RegFile|Mux7~7_combout ;
wire \RegFile|Mux7~8_combout ;
wire \RegFile|Mux7~9_combout ;
wire \RegFile|Mux7~17_combout ;
wire \RegFile|Mux7~18_combout ;
wire \RegFile|Mux7~10_combout ;
wire \RegFile|Mux7~11_combout ;
wire \RegFile|Mux7~12_combout ;
wire \RegFile|Mux7~13_combout ;
wire \RegFile|Mux7~14_combout ;
wire \RegFile|Mux7~15_combout ;
wire \RegFile|Mux7~16_combout ;
wire \RegFile|Mux7~19_combout ;
wire \RegFile|Mux7~20_combout ;
wire \RiscALU|ShiftRight1~15_combout ;
wire \RiscALU|ShiftRight1~28_combout ;
wire \RiscALU|ShiftRight0~48_combout ;
wire \RiscALU|ShiftRight1~33_combout ;
wire \RiscALU|out[3]~48_combout ;
wire \RiscALU|out[3]~47_combout ;
wire \RiscALU|Equal0~4_combout ;
wire \RiscALU|ShiftRight0~47_combout ;
wire \RiscALU|ShiftRight0~49_combout ;
wire \RiscALU|out[2]~49_combout ;
wire \RiscALU|ShiftRight1~4_combout ;
wire \RiscALU|ShiftRight1~5_combout ;
wire \RiscALU|out[2]~45_combout ;
wire \RiscALU|out[2]~46_combout ;
wire \RiscALU|out[2]~50_combout ;
wire \RiscALU|out[2]~52_combout ;
wire \RiscALU|out[2]~54_combout ;
wire \RiscALU|out[2]~58_combout ;
wire \Add3~4_combout ;
wire \writeData~15_combout ;
wire \writeData~16_combout ;
wire \writeData~17_combout ;
wire \RegFile|regs[13][2]~q ;
wire \RegFile|Mux61~17_combout ;
wire \RegFile|Mux61~18_combout ;
wire \RegFile|Mux61~10_combout ;
wire \RegFile|Mux61~11_combout ;
wire \RegFile|Mux61~14_combout ;
wire \RegFile|Mux61~15_combout ;
wire \RegFile|Mux61~12_combout ;
wire \RegFile|Mux61~13_combout ;
wire \RegFile|Mux61~16_combout ;
wire \RegFile|Mux61~19_combout ;
wire \ALU_in1[2]~32_combout ;
wire \RiscALU|ShiftLeft0~25_combout ;
wire \RiscALU|Add0~72_combout ;
wire \RiscALU|out[23]~195_combout ;
wire \RiscALU|out[23]~196_combout ;
wire \RiscALU|out~197_combout ;
wire \RiscALU|out[23]~198_combout ;
wire \RiscALU|out[23]~199_combout ;
wire \RiscALU|out[23]~200_combout ;
wire \RiscALU|a~7_combout ;
wire \RiscALU|out[23]~201_combout ;
wire \update~49_combout ;
wire \PC[23]~78_combout ;
wire \PC[23]~reg0_q ;
wire \Add3~46_combout ;
wire \writeData~104_combout ;
wire \RiscALU|out[23]~272_combout ;
wire \writeData~105_combout ;
wire \Add4~22_combout ;
wire \writeData~106_combout ;
wire \RegFile|regs[28][23]~q ;
wire \RegFile|Mux40~4_combout ;
wire \RegFile|Mux40~5_combout ;
wire \RegFile|Mux40~2_combout ;
wire \RegFile|Mux40~3_combout ;
wire \RegFile|Mux40~6_combout ;
wire \RegFile|Mux40~0_combout ;
wire \RegFile|Mux40~1_combout ;
wire \RegFile|Mux40~7_combout ;
wire \RegFile|Mux40~8_combout ;
wire \RegFile|Mux40~9_combout ;
wire \RegFile|Mux40~20_combout ;
wire \wrData[23]~23_combout ;
wire \upperBit~q ;
wire \RiscALU|Add0~68_combout ;
wire \RiscALU|Add0~69_combout ;
wire \RiscALU|out[22]~188_combout ;
wire \RiscALU|out[22]~189_combout ;
wire \RiscALU|out~190_combout ;
wire \RiscALU|out[22]~191_combout ;
wire \RiscALU|out[22]~192_combout ;
wire \RiscALU|out[22]~193_combout ;
wire \RiscALU|out[22]~194_combout ;
wire \update~48_combout ;
wire \PC[22]~76_combout ;
wire \PC[22]~reg0_q ;
wire \Add3~44_combout ;
wire \Add4~20_combout ;
wire \RiscALU|out[22]~271_combout ;
wire \writeData~100_combout ;
wire \writeData~101_combout ;
wire \writeData~102_combout ;
wire \writeData~103_combout ;
wire \RegFile|regs[30][22]~q ;
wire \RegFile|Mux41~2_combout ;
wire \RegFile|Mux41~3_combout ;
wire \RegFile|Mux41~4_combout ;
wire \RegFile|Mux41~5_combout ;
wire \RegFile|Mux41~6_combout ;
wire \RegFile|Mux41~0_combout ;
wire \RegFile|Mux41~1_combout ;
wire \RegFile|Mux41~7_combout ;
wire \RegFile|Mux41~8_combout ;
wire \RegFile|Mux41~9_combout ;
wire \RegFile|Mux41~20_combout ;
wire \wrData[22]~22_combout ;
wire \Mux0~0_combout ;
wire \writeData~82_combout ;
wire \writeData~97_combout ;
wire \RiscALU|out[21]~270_combout ;
wire \writeData~98_combout ;
wire \Add4~18_combout ;
wire \Add3~42_combout ;
wire \writeData~99_combout ;
wire \RegFile|regs[4][21]~q ;
wire \RegFile|Mux42~10_combout ;
wire \RegFile|Mux42~11_combout ;
wire \RegFile|Mux42~17_combout ;
wire \RegFile|Mux42~18_combout ;
wire \RegFile|Mux42~14_combout ;
wire \RegFile|Mux42~15_combout ;
wire \RegFile|Mux42~12_combout ;
wire \RegFile|Mux42~13_combout ;
wire \RegFile|Mux42~16_combout ;
wire \RegFile|Mux42~19_combout ;
wire \RegFile|Mux42~20_combout ;
wire \wrData[21]~21_combout ;
wire \Selector14~0_combout ;
wire \RegFile|Mux24~2_combout ;
wire \RegFile|Mux24~3_combout ;
wire \RegFile|Mux24~4_combout ;
wire \RegFile|Mux24~5_combout ;
wire \RegFile|Mux24~6_combout ;
wire \RegFile|Mux24~7_combout ;
wire \RegFile|Mux24~8_combout ;
wire \RegFile|Mux24~0_combout ;
wire \RegFile|Mux24~1_combout ;
wire \RegFile|Mux24~9_combout ;
wire \RegFile|Mux24~17_combout ;
wire \RegFile|Mux24~18_combout ;
wire \RegFile|Mux24~10_combout ;
wire \RegFile|Mux24~11_combout ;
wire \RegFile|Mux24~12_combout ;
wire \RegFile|Mux24~13_combout ;
wire \RegFile|Mux24~14_combout ;
wire \RegFile|Mux24~15_combout ;
wire \RegFile|Mux24~16_combout ;
wire \RegFile|Mux24~19_combout ;
wire \RegFile|Mux24~20_combout ;
wire \RiscALU|ShiftLeft0~23_combout ;
wire \RiscALU|ShiftLeft0~24_combout ;
wire \RiscALU|ShiftLeft0~40_combout ;
wire \RiscALU|ShiftLeft0~41_combout ;
wire \RiscALU|Add0~36_combout ;
wire \RiscALU|out[11]~261_combout ;
wire \RiscALU|ShiftRight0~54_combout ;
wire \RiscALU|out[11]~116_combout ;
wire \RiscALU|ShiftRight0~52_combout ;
wire \RiscALU|out[11]~117_combout ;
wire \RiscALU|out~119_combout ;
wire \RiscALU|out[11]~118_combout ;
wire \RiscALU|out[11]~120_combout ;
wire \RiscALU|out[11]~121_combout ;
wire \writeData~50_combout ;
wire \writeData~51_combout ;
wire \Add3~22_combout ;
wire \writeData~52_combout ;
wire \writeData~53_combout ;
wire \RegFile|regs[27][11]~q ;
wire \RegFile|Mux52~7_combout ;
wire \RegFile|Mux52~8_combout ;
wire \RegFile|Mux52~2_combout ;
wire \RegFile|Mux52~3_combout ;
wire \RegFile|Mux52~4_combout ;
wire \RegFile|Mux52~5_combout ;
wire \RegFile|Mux52~6_combout ;
wire \RegFile|Mux52~0_combout ;
wire \RegFile|Mux52~1_combout ;
wire \RegFile|Mux52~9_combout ;
wire \RegFile|Mux52~17_combout ;
wire \RegFile|Mux52~18_combout ;
wire \RegFile|Mux52~10_combout ;
wire \RegFile|Mux52~11_combout ;
wire \RegFile|Mux52~12_combout ;
wire \RegFile|Mux52~13_combout ;
wire \RegFile|Mux52~14_combout ;
wire \RegFile|Mux52~15_combout ;
wire \RegFile|Mux52~16_combout ;
wire \RegFile|Mux52~19_combout ;
wire \RegFile|Mux52~20_combout ;
wire \ALU_in1[11]~10_combout ;
wire \RiscALU|a~10_combout ;
wire \RiscALU|ShiftRight1~43_combout ;
wire \RiscALU|ShiftRight1~44_combout ;
wire \RiscALU|out~176_combout ;
wire \RiscALU|ShiftRight0~56_combout ;
wire \RiscALU|out[20]~177_combout ;
wire \RiscALU|out[20]~178_combout ;
wire \RiscALU|out[20]~174_combout ;
wire \RiscALU|Add0~63_combout ;
wire \RiscALU|out[20]~175_combout ;
wire \RiscALU|out[20]~179_combout ;
wire \RiscALU|out[20]~180_combout ;
wire \update~46_combout ;
wire \PC[20]~72_combout ;
wire \PC[20]~reg0_q ;
wire \Add4~16_combout ;
wire \Add3~40_combout ;
wire \RiscALU|out[20]~269_combout ;
wire \writeData~93_combout ;
wire \writeData~94_combout ;
wire \writeData~95_combout ;
wire \writeData~96_combout ;
wire \RegFile|regs[19][20]~q ;
wire \RegFile|Mux43~7_combout ;
wire \RegFile|Mux43~8_combout ;
wire \RegFile|Mux43~0_combout ;
wire \RegFile|Mux43~1_combout ;
wire \RegFile|Mux43~2_combout ;
wire \RegFile|Mux43~3_combout ;
wire \RegFile|Mux43~4_combout ;
wire \RegFile|Mux43~5_combout ;
wire \RegFile|Mux43~6_combout ;
wire \RegFile|Mux43~9_combout ;
wire \RegFile|Mux43~20_combout ;
wire \wrData[20]~20_combout ;
wire \Selector9~0_combout ;
wire \Add3~0_combout ;
wire \ins[0]~reg0_q ;
wire \writeData~9_combout ;
wire \writeData~10_combout ;
wire \writeData~11_combout ;
wire \RegFile|regs[3][0]~q ;
wire \RegFile|regs[1][0]~q ;
wire \RegFile|Mux63~14_combout ;
wire \RegFile|regs[2][0]~q ;
wire \RegFile|Mux63~15_combout ;
wire \RegFile|regs[4][0]~q ;
wire \RegFile|regs[5][0]~q ;
wire \RegFile|Mux63~12_combout ;
wire \RegFile|regs[6][0]~q ;
wire \RegFile|regs[7][0]~q ;
wire \RegFile|Mux63~13_combout ;
wire \RegFile|Mux63~16_combout ;
wire \RegFile|regs[15][0]~feeder_combout ;
wire \RegFile|regs[15][0]~q ;
wire \RegFile|regs[14][0]~q ;
wire \RegFile|regs[13][0]~q ;
wire \RegFile|regs[12][0]~q ;
wire \RegFile|Mux63~17_combout ;
wire \RegFile|Mux63~18_combout ;
wire \RegFile|regs[11][0]~q ;
wire \RegFile|regs[9][0]~q ;
wire \RegFile|regs[10][0]~q ;
wire \RegFile|regs[8][0]~q ;
wire \RegFile|Mux63~10_combout ;
wire \RegFile|Mux63~11_combout ;
wire \RegFile|Mux63~19_combout ;
wire \RegFile|regs[16][0]~q ;
wire \RegFile|regs[24][0]~q ;
wire \RegFile|Mux63~4_combout ;
wire \RegFile|regs[20][0]~q ;
wire \RegFile|regs[28][0]~q ;
wire \RegFile|Mux63~5_combout ;
wire \RegFile|regs[30][0]~q ;
wire \RegFile|regs[26][0]~q ;
wire \RegFile|regs[18][0]~q ;
wire \RegFile|Mux63~2_combout ;
wire \RegFile|regs[22][0]~q ;
wire \RegFile|Mux63~3_combout ;
wire \RegFile|Mux63~6_combout ;
wire \RegFile|regs[29][0]~q ;
wire \RegFile|regs[25][0]~q ;
wire \RegFile|regs[21][0]~q ;
wire \RegFile|regs[17][0]~q ;
wire \RegFile|Mux63~0_combout ;
wire \RegFile|Mux63~1_combout ;
wire \RegFile|regs[23][0]~q ;
wire \RegFile|regs[19][0]~q ;
wire \RegFile|Mux63~7_combout ;
wire \RegFile|regs[27][0]~q ;
wire \RegFile|regs[31][0]~q ;
wire \RegFile|Mux63~8_combout ;
wire \RegFile|Mux63~9_combout ;
wire \ALU_in1[0]~1_combout ;
wire \RiscALU|ShiftLeft0~10_combout ;
wire \RiscALU|ShiftLeft0~14_combout ;
wire \RiscALU|Add0~15_combout ;
wire \RiscALU|out[4]~76_combout ;
wire \RiscALU|out~257_combout ;
wire \RiscALU|ShiftRight0~6_combout ;
wire \RiscALU|ShiftRight0~7_combout ;
wire \RiscALU|out[4]~68_combout ;
wire \RiscALU|out[4]~69_combout ;
wire \RiscALU|out[4]~72_combout ;
wire \RiscALU|out[4]~73_combout ;
wire \RiscALU|out[4]~77_combout ;
wire \writeData~24_combout ;
wire \RegFile|regs[29][4]~q ;
wire \RegFile|Mux59~0_combout ;
wire \RegFile|Mux59~1_combout ;
wire \RegFile|Mux59~7_combout ;
wire \RegFile|Mux59~8_combout ;
wire \RegFile|Mux59~2_combout ;
wire \RegFile|Mux59~3_combout ;
wire \RegFile|Mux59~4_combout ;
wire \RegFile|Mux59~5_combout ;
wire \RegFile|Mux59~6_combout ;
wire \RegFile|Mux59~9_combout ;
wire \RegFile|Mux59~14_combout ;
wire \RegFile|Mux59~15_combout ;
wire \RegFile|Mux59~12_combout ;
wire \RegFile|Mux59~13_combout ;
wire \RegFile|Mux59~16_combout ;
wire \RegFile|Mux59~10_combout ;
wire \RegFile|Mux59~11_combout ;
wire \RegFile|Mux59~17_combout ;
wire \RegFile|Mux59~18_combout ;
wire \RegFile|Mux59~19_combout ;
wire \RegFile|Mux59~20_combout ;
wire \wrData[4]~4_combout ;
wire \RegFile|Decoder0~8_combout ;
wire \RegFile|Decoder0~16_combout ;
wire \RegFile|regs[27][19]~q ;
wire \RegFile|regs[19][19]~q ;
wire \RegFile|Mux12~7_combout ;
wire \RegFile|regs[31][19]~q ;
wire \RegFile|regs[23][19]~q ;
wire \RegFile|Mux12~8_combout ;
wire \RegFile|regs[17][19]~q ;
wire \RegFile|Mux12~0_combout ;
wire \RegFile|regs[29][19]~q ;
wire \RegFile|regs[21][19]~q ;
wire \RegFile|Mux12~1_combout ;
wire \RegFile|regs[24][19]~q ;
wire \RegFile|regs[16][19]~q ;
wire \RegFile|regs[20][19]~q ;
wire \RegFile|Mux12~4_combout ;
wire \RegFile|regs[28][19]~q ;
wire \RegFile|Mux12~5_combout ;
wire \RegFile|regs[26][19]~q ;
wire \RegFile|regs[30][19]~q ;
wire \RegFile|regs[18][19]~q ;
wire \RegFile|regs[22][19]~q ;
wire \RegFile|Mux12~2_combout ;
wire \RegFile|Mux12~3_combout ;
wire \RegFile|Mux12~6_combout ;
wire \RegFile|Mux12~9_combout ;
wire \RegFile|Mux12~17_combout ;
wire \RegFile|Mux12~18_combout ;
wire \RegFile|Mux12~10_combout ;
wire \RegFile|Mux12~11_combout ;
wire \RegFile|Mux12~12_combout ;
wire \RegFile|Mux12~13_combout ;
wire \RegFile|Mux12~14_combout ;
wire \RegFile|Mux12~15_combout ;
wire \RegFile|Mux12~16_combout ;
wire \RegFile|Mux12~19_combout ;
wire \RegFile|Mux12~20_combout ;
wire \RiscALU|Add0~60_combout ;
wire \RiscALU|out[19]~167_combout ;
wire \RiscALU|ShiftLeft0~72_combout ;
wire \RiscALU|out[19]~168_combout ;
wire \RiscALU|out~169_combout ;
wire \RiscALU|ShiftRight0~50_combout ;
wire \RiscALU|ShiftRight0~51_combout ;
wire \RiscALU|ShiftRight0~53_combout ;
wire \RiscALU|out[19]~170_combout ;
wire \RiscALU|ShiftRight1~41_combout ;
wire \RiscALU|ShiftRight1~42_combout ;
wire \RiscALU|out[19]~171_combout ;
wire \RiscALU|out[19]~172_combout ;
wire \RiscALU|a~11_combout ;
wire \RiscALU|out[19]~173_combout ;
wire \RiscALU|out[19]~268_combout ;
wire \update~42_combout ;
wire \update~43_combout ;
wire \PC[19]~70_combout ;
wire \PC[19]~reg0_q ;
wire \Add4~14_combout ;
wire \writeData~90_combout ;
wire \writeData~91_combout ;
wire \Add3~38_combout ;
wire \writeData~92_combout ;
wire \RegFile|regs[25][19]~q ;
wire \RegFile|Mux44~0_combout ;
wire \RegFile|Mux44~1_combout ;
wire \RegFile|Mux44~2_combout ;
wire \RegFile|Mux44~3_combout ;
wire \RegFile|Mux44~4_combout ;
wire \RegFile|Mux44~5_combout ;
wire \RegFile|Mux44~6_combout ;
wire \RegFile|Mux44~7_combout ;
wire \RegFile|Mux44~8_combout ;
wire \RegFile|Mux44~9_combout ;
wire \RegFile|Mux44~20_combout ;
wire \wrData[19]~19_combout ;
wire \Selector11~0_combout ;
wire \RegFile|regs[6][18]~q ;
wire \RegFile|regs[7][18]~q ;
wire \RegFile|regs[4][18]~q ;
wire \RegFile|regs[5][18]~q ;
wire \RegFile|Mux13~12_combout ;
wire \RegFile|Mux13~13_combout ;
wire \RegFile|regs[3][18]~q ;
wire \RegFile|Mux13~14_combout ;
wire \RegFile|regs[2][18]~q ;
wire \RegFile|Mux13~15_combout ;
wire \RegFile|Mux13~16_combout ;
wire \RegFile|regs[8][18]~q ;
wire \RegFile|regs[10][18]~q ;
wire \RegFile|Mux13~10_combout ;
wire \RegFile|regs[11][18]~q ;
wire \RegFile|regs[9][18]~q ;
wire \RegFile|Mux13~11_combout ;
wire \RegFile|regs[15][18]~q ;
wire \RegFile|regs[14][18]~q ;
wire \RegFile|regs[13][18]~q ;
wire \RegFile|regs[12][18]~q ;
wire \RegFile|Mux13~17_combout ;
wire \RegFile|Mux13~18_combout ;
wire \RegFile|Mux13~19_combout ;
wire \RegFile|Mux13~7_combout ;
wire \RegFile|Mux13~8_combout ;
wire \RegFile|Mux13~4_combout ;
wire \RegFile|Mux13~5_combout ;
wire \RegFile|Mux13~2_combout ;
wire \RegFile|Mux13~3_combout ;
wire \RegFile|Mux13~6_combout ;
wire \RegFile|Mux13~0_combout ;
wire \RegFile|Mux13~1_combout ;
wire \RegFile|Mux13~9_combout ;
wire \RegFile|Mux13~20_combout ;
wire \RiscALU|a~12_combout ;
wire \RiscALU|ShiftLeft0~98_combout ;
wire \RiscALU|Add0~57_combout ;
wire \RiscALU|out[18]~160_combout ;
wire \RiscALU|out[18]~161_combout ;
wire \RiscALU|out~162_combout ;
wire \RiscALU|out[18]~163_combout ;
wire \RiscALU|out[18]~164_combout ;
wire \RiscALU|out[18]~165_combout ;
wire \RiscALU|out[18]~166_combout ;
wire \RiscALU|out[18]~267_combout ;
wire \update~40_combout ;
wire \update~41_combout ;
wire \PC[18]~68_combout ;
wire \PC[18]~reg0_q ;
wire \Add3~36_combout ;
wire \Add4~12_combout ;
wire \writeData~86_combout ;
wire \writeData~87_combout ;
wire \writeData~88_combout ;
wire \writeData~89_combout ;
wire \RegFile|regs[1][18]~q ;
wire \RegFile|Mux45~14_combout ;
wire \RegFile|Mux45~15_combout ;
wire \RegFile|Mux45~12_combout ;
wire \RegFile|Mux45~13_combout ;
wire \RegFile|Mux45~16_combout ;
wire \RegFile|Mux45~17_combout ;
wire \RegFile|Mux45~18_combout ;
wire \RegFile|Mux45~10_combout ;
wire \RegFile|Mux45~11_combout ;
wire \RegFile|Mux45~19_combout ;
wire \RegFile|Mux45~20_combout ;
wire \wrData[18]~18_combout ;
wire \Selector8~0_combout ;
wire \RegFile|Mux60~0_combout ;
wire \RegFile|Mux60~1_combout ;
wire \RegFile|Mux60~7_combout ;
wire \RegFile|Mux60~8_combout ;
wire \RegFile|Mux60~4_combout ;
wire \RegFile|Mux60~5_combout ;
wire \RegFile|Mux60~2_combout ;
wire \RegFile|Mux60~3_combout ;
wire \RegFile|Mux60~6_combout ;
wire \RegFile|Mux60~9_combout ;
wire \ALU_in1[3]~34_combout ;
wire \RiscALU|ShiftRight0~45_combout ;
wire \RiscALU|out[2]~56_combout ;
wire \RiscALU|ShiftRight1~8_combout ;
wire \RiscALU|ShiftRight1~7_combout ;
wire \RiscALU|out[3]~59_combout ;
wire \RiscALU|out[3]~60_combout ;
wire \RiscALU|Equal0~5_combout ;
wire \RiscALU|out[3]~61_combout ;
wire \RiscALU|out[3]~62_combout ;
wire \RiscALU|Add0~12_combout ;
wire \RiscALU|out[3]~63_combout ;
wire \RiscALU|out[3]~64_combout ;
wire \RiscALU|out[3]~65_combout ;
wire \Add3~6_combout ;
wire \ins[3]~reg0_q ;
wire \writeData~18_combout ;
wire \writeData~19_combout ;
wire \writeData~20_combout ;
wire \RegFile|regs[7][3]~q ;
wire \RegFile|Mux60~10_combout ;
wire \RegFile|Mux60~11_combout ;
wire \RegFile|Mux60~17_combout ;
wire \RegFile|Mux60~18_combout ;
wire \RegFile|Mux60~14_combout ;
wire \RegFile|Mux60~15_combout ;
wire \RegFile|Mux60~12_combout ;
wire \RegFile|Mux60~13_combout ;
wire \RegFile|Mux60~16_combout ;
wire \RegFile|Mux60~19_combout ;
wire \RegFile|Mux60~20_combout ;
wire \wrData[3]~3_combout ;
wire \RegFile|Decoder0~22_combout ;
wire \RegFile|Decoder0~34_combout ;
wire \RegFile|regs[14][17]~q ;
wire \RegFile|Mux46~17_combout ;
wire \RegFile|Mux46~18_combout ;
wire \RegFile|Mux46~12_combout ;
wire \RegFile|Mux46~13_combout ;
wire \RegFile|Mux46~14_combout ;
wire \RegFile|Mux46~15_combout ;
wire \RegFile|Mux46~16_combout ;
wire \RegFile|Mux46~10_combout ;
wire \RegFile|Mux46~11_combout ;
wire \RegFile|Mux46~19_combout ;
wire \ALU_in1[17]~16_combout ;
wire \RiscALU|a~13_combout ;
wire \RiscALU|ShiftRight0~43_combout ;
wire \RiscALU|ShiftRight0~44_combout ;
wire \RiscALU|out~153_combout ;
wire \RiscALU|out[17]~156_combout ;
wire \RiscALU|ShiftRight1~17_combout ;
wire \RiscALU|out[17]~157_combout ;
wire \RiscALU|ShiftLeft0~97_combout ;
wire \RiscALU|Add0~54_combout ;
wire \RiscALU|out[17]~150_combout ;
wire \RiscALU|out[17]~151_combout ;
wire \RiscALU|out[17]~158_combout ;
wire \RiscALU|out[17]~159_combout ;
wire \RiscALU|out[17]~266_combout ;
wire \update~38_combout ;
wire \update~39_combout ;
wire \PC[17]~66_combout ;
wire \PC[17]~reg0_q ;
wire \Add3~34_combout ;
wire \writeData~83_combout ;
wire \writeData~84_combout ;
wire \Add4~10_combout ;
wire \writeData~85_combout ;
wire \RegFile|regs[16][17]~q ;
wire \RegFile|Mux46~4_combout ;
wire \RegFile|Mux46~5_combout ;
wire \RegFile|Mux46~2_combout ;
wire \RegFile|Mux46~3_combout ;
wire \RegFile|Mux46~6_combout ;
wire \RegFile|Mux46~7_combout ;
wire \RegFile|Mux46~8_combout ;
wire \RegFile|Mux46~0_combout ;
wire \RegFile|Mux46~1_combout ;
wire \RegFile|Mux46~9_combout ;
wire \RegFile|Mux46~20_combout ;
wire \wrData[17]~17_combout ;
wire \ins[31]~reg0_q ;
wire \RiscALU|a~14_combout ;
wire \RiscALU|Mux15~5_combout ;
wire \RiscALU|out~148_combout ;
wire \RiscALU|ShiftRight0~22_combout ;
wire \RiscALU|ShiftRight0~30_combout ;
wire \RiscALU|out~147_combout ;
wire \RiscALU|Mux15~6_combout ;
wire \RiscALU|Mux15~3_combout ;
wire \RiscALU|Add0~51_combout ;
wire \RiscALU|Mux15~2_combout ;
wire \RiscALU|Mux15~4_combout ;
wire \RiscALU|Mux15~7_combout ;
wire \update~36_combout ;
wire \update~37_combout ;
wire \PC[16]~64_combout ;
wire \PC[16]~reg0_q ;
wire \Add4~8_combout ;
wire \Add3~32_combout ;
wire \writeData~78_combout ;
wire \writeData~79_combout ;
wire \writeData~80_combout ;
wire \writeData~81_combout ;
wire \RegFile|regs[11][16]~q ;
wire \RegFile|Mux47~10_combout ;
wire \RegFile|Mux47~11_combout ;
wire \RegFile|Mux47~17_combout ;
wire \RegFile|Mux47~18_combout ;
wire \RegFile|Mux47~12_combout ;
wire \RegFile|Mux47~13_combout ;
wire \RegFile|Mux47~14_combout ;
wire \RegFile|Mux47~15_combout ;
wire \RegFile|Mux47~16_combout ;
wire \RegFile|Mux47~19_combout ;
wire \RegFile|Mux47~20_combout ;
wire \wrData[16]~16_combout ;
wire \Selector7~0_combout ;
wire \RegFile|Mux61~0_combout ;
wire \RegFile|Mux61~1_combout ;
wire \RegFile|Mux61~7_combout ;
wire \RegFile|Mux61~8_combout ;
wire \RegFile|Mux61~2_combout ;
wire \RegFile|Mux61~3_combout ;
wire \RegFile|Mux61~4_combout ;
wire \RegFile|Mux61~5_combout ;
wire \RegFile|Mux61~6_combout ;
wire \RegFile|Mux61~9_combout ;
wire \RegFile|Mux61~20_combout ;
wire \wrData[2]~2_combout ;
wire \RegFile|Decoder0~37_combout ;
wire \RegFile|regs[15][1]~q ;
wire \RegFile|Mux62~17_combout ;
wire \RegFile|Mux62~18_combout ;
wire \RegFile|Mux62~14_combout ;
wire \RegFile|Mux62~15_combout ;
wire \RegFile|Mux62~12_combout ;
wire \RegFile|Mux62~13_combout ;
wire \RegFile|Mux62~16_combout ;
wire \RegFile|Mux62~10_combout ;
wire \RegFile|Mux62~11_combout ;
wire \RegFile|Mux62~19_combout ;
wire \RegFile|Mux62~20_combout ;
wire \wrData[1]~1_combout ;
wire \RegFile|Mux48~20_combout ;
wire \wrData[15]~15_combout ;
wire \ins[27]~reg0_q ;
wire \Add1~16_combout ;
wire \Add1~8_combout ;
wire \Add1~4_combout ;
wire \Add1~0_combout ;
wire \Add1~2 ;
wire \Add1~6 ;
wire \Add1~10 ;
wire \Add1~14 ;
wire \Add1~18 ;
wire \Add1~21 ;
wire \Add1~24 ;
wire \Add1~26_combout ;
wire \Add1~28_combout ;
wire \Selector13~0_combout ;
wire \RegFile|Mux18~7_combout ;
wire \RegFile|Mux18~8_combout ;
wire \RegFile|Mux18~4_combout ;
wire \RegFile|Mux18~5_combout ;
wire \RegFile|Mux18~2_combout ;
wire \RegFile|Mux18~3_combout ;
wire \RegFile|Mux18~6_combout ;
wire \RegFile|Mux18~0_combout ;
wire \RegFile|Mux18~1_combout ;
wire \RegFile|Mux18~9_combout ;
wire \RegFile|Mux18~10_combout ;
wire \RegFile|Mux18~11_combout ;
wire \RegFile|Mux18~12_combout ;
wire \RegFile|Mux18~13_combout ;
wire \RegFile|Mux18~14_combout ;
wire \RegFile|Mux18~15_combout ;
wire \RegFile|Mux18~16_combout ;
wire \RegFile|Mux18~17_combout ;
wire \RegFile|Mux18~18_combout ;
wire \RegFile|Mux18~19_combout ;
wire \RegFile|Mux18~20_combout ;
wire \RiscALU|Equal0~10_combout ;
wire \RiscALU|Equal0~7_combout ;
wire \RiscALU|Equal0~9_combout ;
wire \RiscALU|Equal0~11_combout ;
wire \RiscALU|Equal0~1_combout ;
wire \RiscALU|Equal0~3_combout ;
wire \RiscALU|Equal0~0_combout ;
wire \RiscALU|Equal0~6_combout ;
wire \RiscALU|Equal0~12_combout ;
wire \RiscALU|Equal0~18_combout ;
wire \RiscALU|Equal0~19_combout ;
wire \RiscALU|Equal0~20_combout ;
wire \RiscALU|Equal0~21_combout ;
wire \RiscALU|Equal0~22_combout ;
wire \RiscALU|Equal0~16_combout ;
wire \RiscALU|Equal0~13_combout ;
wire \RiscALU|Equal0~15_combout ;
wire \RiscALU|Equal0~14_combout ;
wire \RiscALU|Equal0~17_combout ;
wire \RiscALU|Mux31~0_combout ;
wire \RiscALU|Mux31~1_combout ;
wire \RiscALU|LessThan4~1_cout ;
wire \RiscALU|LessThan4~3_cout ;
wire \RiscALU|LessThan4~5_cout ;
wire \RiscALU|LessThan4~7_cout ;
wire \RiscALU|LessThan4~9_cout ;
wire \RiscALU|LessThan4~11_cout ;
wire \RiscALU|LessThan4~13_cout ;
wire \RiscALU|LessThan4~15_cout ;
wire \RiscALU|LessThan4~17_cout ;
wire \RiscALU|LessThan4~19_cout ;
wire \RiscALU|LessThan4~21_cout ;
wire \RiscALU|LessThan4~23_cout ;
wire \RiscALU|LessThan4~25_cout ;
wire \RiscALU|LessThan4~27_cout ;
wire \RiscALU|LessThan4~29_cout ;
wire \RiscALU|LessThan4~31_cout ;
wire \RiscALU|LessThan4~33_cout ;
wire \RiscALU|LessThan4~35_cout ;
wire \RiscALU|LessThan4~37_cout ;
wire \RiscALU|LessThan4~39_cout ;
wire \RiscALU|LessThan4~41_cout ;
wire \RiscALU|LessThan4~43_cout ;
wire \RiscALU|LessThan4~45_cout ;
wire \RiscALU|LessThan4~47_cout ;
wire \RiscALU|LessThan4~49_cout ;
wire \RiscALU|LessThan4~51_cout ;
wire \RiscALU|LessThan4~53_cout ;
wire \RiscALU|LessThan4~55_cout ;
wire \RiscALU|LessThan4~57_cout ;
wire \RiscALU|LessThan4~59_cout ;
wire \RiscALU|LessThan4~61_cout ;
wire \RiscALU|LessThan4~62_combout ;
wire \RiscALU|LessThan2~1_cout ;
wire \RiscALU|LessThan2~3_cout ;
wire \RiscALU|LessThan2~5_cout ;
wire \RiscALU|LessThan2~7_cout ;
wire \RiscALU|LessThan2~9_cout ;
wire \RiscALU|LessThan2~11_cout ;
wire \RiscALU|LessThan2~13_cout ;
wire \RiscALU|LessThan2~15_cout ;
wire \RiscALU|LessThan2~17_cout ;
wire \RiscALU|LessThan2~19_cout ;
wire \RiscALU|LessThan2~21_cout ;
wire \RiscALU|LessThan2~23_cout ;
wire \RiscALU|LessThan2~25_cout ;
wire \RiscALU|LessThan2~27_cout ;
wire \RiscALU|LessThan2~29_cout ;
wire \RiscALU|LessThan2~31_cout ;
wire \RiscALU|LessThan2~33_cout ;
wire \RiscALU|LessThan2~35_cout ;
wire \RiscALU|LessThan2~37_cout ;
wire \RiscALU|LessThan2~39_cout ;
wire \RiscALU|LessThan2~41_cout ;
wire \RiscALU|LessThan2~43_cout ;
wire \RiscALU|LessThan2~45_cout ;
wire \RiscALU|LessThan2~47_cout ;
wire \RiscALU|LessThan2~49_cout ;
wire \RiscALU|LessThan2~51_cout ;
wire \RiscALU|LessThan2~53_cout ;
wire \RiscALU|LessThan2~55_cout ;
wire \RiscALU|LessThan2~57_cout ;
wire \RiscALU|LessThan2~59_cout ;
wire \RiscALU|LessThan2~60_combout ;
wire \RiscALU|Mux31~7_combout ;
wire \RiscALU|Mux31~8_combout ;
wire \RiscALU|ShiftRight0~4_combout ;
wire \RiscALU|ShiftRight0~5_combout ;
wire \RiscALU|ShiftRight0~8_combout ;
wire \RiscALU|ShiftRight0~16_combout ;
wire \RiscALU|ShiftRight0~31_combout ;
wire \RegFile|Mux63~20_combout ;
wire \RiscALU|out~36_combout ;
wire \RiscALU|Mux31~2_combout ;
wire \RiscALU|Mux31~3_combout ;
wire \RiscALU|ShiftLeft0~4_combout ;
wire \RiscALU|Add0~3_combout ;
wire \RiscALU|Mux31~4_combout ;
wire \RiscALU|a~16_combout ;
wire \RiscALU|LessThan1~1_cout ;
wire \RiscALU|LessThan1~3_cout ;
wire \RiscALU|LessThan1~5_cout ;
wire \RiscALU|LessThan1~7_cout ;
wire \RiscALU|LessThan1~9_cout ;
wire \RiscALU|LessThan1~11_cout ;
wire \RiscALU|LessThan1~13_cout ;
wire \RiscALU|LessThan1~15_cout ;
wire \RiscALU|LessThan1~17_cout ;
wire \RiscALU|LessThan1~19_cout ;
wire \RiscALU|LessThan1~21_cout ;
wire \RiscALU|LessThan1~23_cout ;
wire \RiscALU|LessThan1~25_cout ;
wire \RiscALU|LessThan1~27_cout ;
wire \RiscALU|LessThan1~29_cout ;
wire \RiscALU|LessThan1~31_cout ;
wire \RiscALU|LessThan1~33_cout ;
wire \RiscALU|LessThan1~35_cout ;
wire \RiscALU|LessThan1~37_cout ;
wire \RiscALU|LessThan1~39_cout ;
wire \RiscALU|LessThan1~41_cout ;
wire \RiscALU|LessThan1~43_cout ;
wire \RiscALU|LessThan1~45_cout ;
wire \RiscALU|LessThan1~47_cout ;
wire \RiscALU|LessThan1~49_cout ;
wire \RiscALU|LessThan1~51_cout ;
wire \RiscALU|LessThan1~53_cout ;
wire \RiscALU|LessThan1~55_cout ;
wire \RiscALU|LessThan1~57_cout ;
wire \RiscALU|LessThan1~59_cout ;
wire \RiscALU|LessThan1~61_cout ;
wire \RiscALU|LessThan1~62_combout ;
wire \RiscALU|LessThan0~1_cout ;
wire \RiscALU|LessThan0~3_cout ;
wire \RiscALU|LessThan0~5_cout ;
wire \RiscALU|LessThan0~7_cout ;
wire \RiscALU|LessThan0~9_cout ;
wire \RiscALU|LessThan0~11_cout ;
wire \RiscALU|LessThan0~13_cout ;
wire \RiscALU|LessThan0~15_cout ;
wire \RiscALU|LessThan0~17_cout ;
wire \RiscALU|LessThan0~19_cout ;
wire \RiscALU|LessThan0~21_cout ;
wire \RiscALU|LessThan0~23_cout ;
wire \RiscALU|LessThan0~25_cout ;
wire \RiscALU|LessThan0~27_cout ;
wire \RiscALU|LessThan0~29_cout ;
wire \RiscALU|LessThan0~31_cout ;
wire \RiscALU|LessThan0~33_cout ;
wire \RiscALU|LessThan0~35_cout ;
wire \RiscALU|LessThan0~37_cout ;
wire \RiscALU|LessThan0~39_cout ;
wire \RiscALU|LessThan0~41_cout ;
wire \RiscALU|LessThan0~43_cout ;
wire \RiscALU|LessThan0~45_cout ;
wire \RiscALU|LessThan0~47_cout ;
wire \RiscALU|LessThan0~49_cout ;
wire \RiscALU|LessThan0~51_cout ;
wire \RiscALU|LessThan0~53_cout ;
wire \RiscALU|LessThan0~55_cout ;
wire \RiscALU|LessThan0~57_cout ;
wire \RiscALU|LessThan0~59_cout ;
wire \RiscALU|LessThan0~60_combout ;
wire \RiscALU|out~37_combout ;
wire \RiscALU|Mux31~5_combout ;
wire \RiscALU|Mux31~6_combout ;
wire \RiscALU|Mux31~9_combout ;
wire \update~5_combout ;
wire \update~6_combout ;
wire \update~2_combout ;
wire \update~3_combout ;
wire \update~4_combout ;
wire \update~7_combout ;
wire \update~18_combout ;
wire \update~20_combout ;
wire \PC[6]~44_combout ;
wire \PC[6]~reg0_q ;
wire \Add1~23_combout ;
wire \Add1~25_combout ;
wire \Selector10~0_combout ;
wire \RegFile|regs[31][5]~q ;
wire \RegFile|regs[19][5]~q ;
wire \RegFile|regs[27][5]~q ;
wire \RegFile|Mux58~7_combout ;
wire \RegFile|Mux58~8_combout ;
wire \RegFile|regs[25][5]~q ;
wire \RegFile|regs[17][5]~q ;
wire \RegFile|Mux58~0_combout ;
wire \RegFile|regs[21][5]~q ;
wire \RegFile|regs[29][5]~q ;
wire \RegFile|Mux58~1_combout ;
wire \RegFile|regs[20][5]~q ;
wire \RegFile|regs[16][5]~q ;
wire \RegFile|Mux58~4_combout ;
wire \RegFile|regs[24][5]~q ;
wire \RegFile|regs[28][5]~q ;
wire \RegFile|Mux58~5_combout ;
wire \RegFile|regs[22][5]~q ;
wire \RegFile|regs[18][5]~q ;
wire \RegFile|Mux58~2_combout ;
wire \RegFile|regs[26][5]~q ;
wire \RegFile|regs[30][5]~q ;
wire \RegFile|Mux58~3_combout ;
wire \RegFile|Mux58~6_combout ;
wire \RegFile|Mux58~9_combout ;
wire \RegFile|Mux58~20_combout ;
wire \RiscALU|out~78_combout ;
wire \RiscALU|Add0~18_combout ;
wire \RiscALU|out[5]~83_combout ;
wire \RiscALU|ShiftRight0~33_combout ;
wire \RiscALU|ShiftRight0~34_combout ;
wire \RiscALU|out[5]~79_combout ;
wire \RiscALU|out[5]~80_combout ;
wire \RiscALU|out[5]~81_combout ;
wire \RiscALU|out[5]~82_combout ;
wire \RiscALU|out[5]~84_combout ;
wire \Add3~10_combout ;
wire \writeData~25_combout ;
wire \writeData~26_combout ;
wire \writeData~27_combout ;
wire \RegFile|regs[23][5]~q ;
wire \RegFile|Mux26~7_combout ;
wire \RegFile|Mux26~8_combout ;
wire \RegFile|Mux26~0_combout ;
wire \RegFile|Mux26~1_combout ;
wire \RegFile|Mux26~2_combout ;
wire \RegFile|Mux26~3_combout ;
wire \RegFile|Mux26~4_combout ;
wire \RegFile|Mux26~5_combout ;
wire \RegFile|Mux26~6_combout ;
wire \RegFile|Mux26~9_combout ;
wire \RegFile|Mux26~17_combout ;
wire \RegFile|Mux26~18_combout ;
wire \RegFile|Mux26~12_combout ;
wire \RegFile|Mux26~13_combout ;
wire \RegFile|Mux26~14_combout ;
wire \RegFile|Mux26~15_combout ;
wire \RegFile|Mux26~16_combout ;
wire \RegFile|Mux26~10_combout ;
wire \RegFile|Mux26~11_combout ;
wire \RegFile|Mux26~19_combout ;
wire \RegFile|Mux26~20_combout ;
wire \Add1~20_combout ;
wire \Add1~22_combout ;
wire \Selector6~0_combout ;
wire \update~14_combout ;
wire \update~15_combout ;
wire \update~16_combout ;
wire \PC[4]~40_combout ;
wire \PC[4]~reg0_q ;
wire \Add1~17_combout ;
wire \Add1~19_combout ;
wire \Add1~12_combout ;
wire \Add1~13_combout ;
wire \Add1~15_combout ;
wire \update~10_combout ;
wire \update~11_combout ;
wire \PC[2]~36_combout ;
wire \PC[2]~reg0_q ;
wire \Add1~9_combout ;
wire \Add1~11_combout ;
wire \RiscALU|Add0~6_combout ;
wire \RiscALU|Mux30~2_combout ;
wire \RiscALU|out~38_combout ;
wire \RiscALU|out~39_combout ;
wire \RiscALU|out~40_combout ;
wire \RiscALU|out~41_combout ;
wire \RiscALU|out~42_combout ;
wire \RiscALU|out~43_combout ;
wire \RiscALU|Equal0~23_combout ;
wire \RiscALU|Mux30~0_combout ;
wire \RiscALU|Mux30~1_combout ;
wire \RiscALU|Mux30~4_combout ;
wire \update~8_combout ;
wire \update~9_combout ;
wire \PC[1]~34_combout ;
wire \PC[1]~reg0_q ;
wire \Add1~5_combout ;
wire \Add1~7_combout ;
wire \WideOr4~2_combout ;
wire \WideOr4~3_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \S[1]~0_combout ;
wire \Selector4~2_combout ;
wire \Selector4~3_combout ;
wire \S[3]~5_combout ;
wire \Selector4~4_combout ;
wire \S[1]~reg0_q ;
wire \WideOr26~0_combout ;
wire \WideOr19~0_combout ;
wire \Add1~1_combout ;
wire \Add1~3_combout ;
wire \ins[4]~reg0_q ;
wire \WideOr2~1_combout ;
wire \WideOr2~0_combout ;
wire \WideOr2~2_combout ;
wire \S[3]~2_combout ;
wire \Selector2~7_combout ;
wire \Selector2~9_combout ;
wire \S[3]~reg0_q ;
wire \ALU_in1_con~0_combout ;
wire \ALU_in1_con~1_combout ;
wire \ALU_in1[4]~4_combout ;
wire \RiscALU|ShiftLeft0~54_combout ;
wire \RiscALU|Add0~45_combout ;
wire \RiscALU|out[14]~264_combout ;
wire \RiscALU|out[14]~135_combout ;
wire \RiscALU|out[14]~136_combout ;
wire \RiscALU|out~137_combout ;
wire \RiscALU|out[14]~138_combout ;
wire \RiscALU|out[14]~139_combout ;
wire \RiscALU|out[14]~140_combout ;
wire \Add4~4_combout ;
wire \writeData~66_combout ;
wire \writeData~67_combout ;
wire \Add3~28_combout ;
wire \writeData~68_combout ;
wire \writeData~69_combout ;
wire \RegFile|regs[14][14]~q ;
wire \RegFile|Mux49~17_combout ;
wire \RegFile|Mux49~18_combout ;
wire \RegFile|Mux49~14_combout ;
wire \RegFile|Mux49~15_combout ;
wire \RegFile|Mux49~12_combout ;
wire \RegFile|Mux49~13_combout ;
wire \RegFile|Mux49~16_combout ;
wire \RegFile|Mux49~10_combout ;
wire \RegFile|Mux49~11_combout ;
wire \RegFile|Mux49~19_combout ;
wire \RegFile|Mux49~20_combout ;
wire \wrData[14]~14_combout ;
wire \wrData[0]~0_combout ;
wire \ins[2]~reg0_q ;
wire \WideOr3~1_combout ;
wire \WideOr3~0_combout ;
wire \WideOr3~2_combout ;
wire \Selector3~0_combout ;
wire \S[2]~1_combout ;
wire \Selector3~1_combout ;
wire \Decoder1~1_combout ;
wire \Selector3~2_combout ;
wire \S[2]~reg0_q ;
wire \Decoder1~0_combout ;
wire \Decoder1~2_combout ;
wire \ins[1]~reg0_q ;
wire \WideOr1~0_combout ;
wire \WideOr1~1_combout ;
wire \WideOr1~2_combout ;
wire \S[4]~3_combout ;
wire \Selector1~0_combout ;
wire \S[4]~reg0_q ;
wire \Selector5~5_combout ;
wire \start~input_o ;
wire \Selector5~2_combout ;
wire \Selector5~0_combout ;
wire \WideOr5~0_combout ;
wire \Selector5~1_combout ;
wire \Selector5~3_combout ;
wire \Selector5~4_combout ;
wire \Selector5~6_combout ;
wire \S[0]~reg0_q ;
wire \Selector2~8_combout ;
wire \WideOr0~0_combout ;
wire \WideOr0~1_combout ;
wire \S[5]~4_combout ;
wire \S[5]~reg0feeder_combout ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \S[5]~reg0_q ;
wire \Selector12~0_combout ;
wire \RegFile|Mux31~0_combout ;
wire \RegFile|Mux31~1_combout ;
wire \RegFile|Mux31~2_combout ;
wire \RegFile|Mux31~3_combout ;
wire \RegFile|Mux31~4_combout ;
wire \RegFile|Mux31~5_combout ;
wire \RegFile|Mux31~6_combout ;
wire \RegFile|Mux31~7_combout ;
wire \RegFile|Mux31~8_combout ;
wire \RegFile|Mux31~9_combout ;
wire \RegFile|Mux31~10_combout ;
wire \RegFile|Mux31~11_combout ;
wire \RegFile|Mux31~14_combout ;
wire \RegFile|Mux31~15_combout ;
wire \RegFile|Mux31~12_combout ;
wire \RegFile|Mux31~13_combout ;
wire \RegFile|Mux31~16_combout ;
wire \RegFile|Mux31~17_combout ;
wire \RegFile|Mux31~18_combout ;
wire \RegFile|Mux31~19_combout ;
wire \RegFile|Mux31~20_combout ;
wire \Decoder4~5_combout ;
wire \out1[0]~reg0_q ;
wire \out1[1]~reg0_q ;
wire \out1[2]~reg0_q ;
wire \out1[3]~reg0_q ;
wire \out1[4]~reg0_q ;
wire \out1[5]~reg0_q ;
wire \out1[6]~reg0feeder_combout ;
wire \out1[6]~reg0_q ;
wire \out1[7]~reg0_q ;
wire \out1[8]~reg0_q ;
wire \out1[9]~reg0_q ;
wire \out1[10]~reg0_q ;
wire \out1[11]~reg0_q ;
wire \out1[12]~reg0_q ;
wire \out1[13]~reg0_q ;
wire \out1[14]~reg0_q ;
wire \out1[15]~reg0_q ;
wire \out1[16]~reg0_q ;
wire \out1[17]~reg0_q ;
wire \out1[18]~reg0_q ;
wire \out1[19]~reg0_q ;
wire \out1[20]~reg0_q ;
wire \out1[21]~reg0_q ;
wire \out1[22]~reg0_q ;
wire \out1[23]~reg0_q ;
wire \out1[24]~reg0_q ;
wire \out1[25]~reg0_q ;
wire \out1[26]~reg0_q ;
wire \out1[27]~reg0_q ;
wire \out1[28]~reg0_q ;
wire \out1[29]~reg0_q ;
wire \out1[30]~reg0_q ;
wire \out1[31]~reg0_q ;
wire \out2[0]~reg0_q ;
wire \out2[1]~reg0feeder_combout ;
wire \out2[1]~reg0_q ;
wire \out2[2]~reg0_q ;
wire \out2[3]~reg0feeder_combout ;
wire \out2[3]~reg0_q ;
wire \out2[4]~reg0_q ;
wire \out2[5]~reg0feeder_combout ;
wire \out2[5]~reg0_q ;
wire \out2[6]~reg0_q ;
wire \out2[7]~reg0_q ;
wire \out2[8]~reg0_q ;
wire \out2[9]~reg0_q ;
wire \out2[10]~reg0_q ;
wire \out2[11]~reg0_q ;
wire \out2[12]~reg0_q ;
wire \out2[13]~reg0_q ;
wire \out2[14]~reg0_q ;
wire \out2[15]~reg0_q ;
wire \out2[16]~reg0_q ;
wire \out2[17]~reg0_q ;
wire \out2[18]~reg0_q ;
wire \out2[19]~reg0_q ;
wire \out2[20]~reg0_q ;
wire \out2[21]~reg0_q ;
wire \out2[22]~reg0_q ;
wire \out2[23]~reg0_q ;
wire \out2[24]~reg0_q ;
wire \out2[25]~reg0_q ;
wire \out2[26]~reg0_q ;
wire \out2[27]~reg0_q ;
wire \out2[28]~reg0_q ;
wire \out2[29]~reg0_q ;
wire \out2[30]~reg0_q ;
wire \out2[31]~reg0_q ;
wire \altera_reserved_tms~input_o ;
wire \altera_reserved_tck~input_o ;
wire \altera_reserved_tdi~input_o ;
wire \altera_internal_jtag~TCKUTAP ;
wire \altera_internal_jtag~TCKUTAPclkctrl_outclk ;
wire \altera_internal_jtag~TMSUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ;
wire \altera_internal_jtag~TDIUTAP ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ;
wire \auto_signaltap_0|~GND~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~16_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ;
wire \auto_stp_external_clock_0~input_o ;
wire \auto_stp_external_clock_0~inputclkctrl_outclk ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ;
wire \~QIC_CREATED_GND~I_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ;
wire \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ;
wire \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ;
wire \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ;
wire \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ;
wire \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ;
wire \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ;
wire \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ;
wire \auto_signaltap_0|~VCC~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ;
wire \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ;
wire \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ;
wire \altera_internal_jtag~TDO ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs ;
wire [4:0] writeReg;
wire [31:0] \RiscRam|altsyncram_component|auto_generated|q_a ;
wire [10:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr ;
wire [6:0] opcode;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt ;
wire [2:0] funct3;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [4:0] readReg1;
wire [4:0] readReg2;
wire [15:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter ;
wire [4:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg ;
wire [32:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg ;
wire [0:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg ;
wire [2:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg ;
wire [17:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs ;
wire [9:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata ;
wire [3:0] \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg ;
wire [31:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR ;
wire [2:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed ;
wire [16:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs ;
wire [15:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg ;
wire [5:0] \auto_signaltap_0|acq_data_in_reg ;
wire [5:0] \auto_signaltap_0|acq_trigger_in_reg ;
wire [9:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter ;
wire [14:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr ;
wire [7:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter ;
wire [3:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg ;
wire [6:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig ;
wire [0:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed ;
wire [5:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs ;

wire [17:0] \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ;
wire [35:0] \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;

assign \RiscRam|altsyncram_component|auto_generated|q_a [0] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \RiscRam|altsyncram_component|auto_generated|q_a [1] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \RiscRam|altsyncram_component|auto_generated|q_a [2] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \RiscRam|altsyncram_component|auto_generated|q_a [3] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \RiscRam|altsyncram_component|auto_generated|q_a [4] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \RiscRam|altsyncram_component|auto_generated|q_a [5] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \RiscRam|altsyncram_component|auto_generated|q_a [6] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \RiscRam|altsyncram_component|auto_generated|q_a [7] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \RiscRam|altsyncram_component|auto_generated|q_a [8] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \RiscRam|altsyncram_component|auto_generated|q_a [9] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \RiscRam|altsyncram_component|auto_generated|q_a [10] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \RiscRam|altsyncram_component|auto_generated|q_a [11] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \RiscRam|altsyncram_component|auto_generated|q_a [12] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \RiscRam|altsyncram_component|auto_generated|q_a [13] = \RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \RiscRam|altsyncram_component|auto_generated|q_a [14] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [0];
assign \RiscRam|altsyncram_component|auto_generated|q_a [15] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [1];
assign \RiscRam|altsyncram_component|auto_generated|q_a [16] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [2];
assign \RiscRam|altsyncram_component|auto_generated|q_a [17] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [3];
assign \RiscRam|altsyncram_component|auto_generated|q_a [18] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [4];
assign \RiscRam|altsyncram_component|auto_generated|q_a [19] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [5];
assign \RiscRam|altsyncram_component|auto_generated|q_a [20] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [6];
assign \RiscRam|altsyncram_component|auto_generated|q_a [21] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [7];
assign \RiscRam|altsyncram_component|auto_generated|q_a [22] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [8];
assign \RiscRam|altsyncram_component|auto_generated|q_a [23] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [9];
assign \RiscRam|altsyncram_component|auto_generated|q_a [24] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [10];
assign \RiscRam|altsyncram_component|auto_generated|q_a [25] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [11];
assign \RiscRam|altsyncram_component|auto_generated|q_a [26] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [12];
assign \RiscRam|altsyncram_component|auto_generated|q_a [27] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [13];
assign \RiscRam|altsyncram_component|auto_generated|q_a [28] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [14];
assign \RiscRam|altsyncram_component|auto_generated|q_a [29] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [15];
assign \RiscRam|altsyncram_component|auto_generated|q_a [30] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [16];
assign \RiscRam|altsyncram_component|auto_generated|q_a [31] = \RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus [17];

assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5  = \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];

// Location: FF_X42_Y34_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 .lut_mask = 16'hAAFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~3_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .lut_mask = 16'h74AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .lut_mask = 16'h50FA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_out_mode_ff~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N16
cycloneive_io_obuf \out1[0]~output (
	.i(\out1[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[0]),
	.obar());
// synopsys translate_off
defparam \out1[0]~output .bus_hold = "false";
defparam \out1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \out1[1]~output (
	.i(\out1[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[1]),
	.obar());
// synopsys translate_off
defparam \out1[1]~output .bus_hold = "false";
defparam \out1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \out1[2]~output (
	.i(\out1[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[2]),
	.obar());
// synopsys translate_off
defparam \out1[2]~output .bus_hold = "false";
defparam \out1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \out1[3]~output (
	.i(\out1[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[3]),
	.obar());
// synopsys translate_off
defparam \out1[3]~output .bus_hold = "false";
defparam \out1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \out1[4]~output (
	.i(\out1[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[4]),
	.obar());
// synopsys translate_off
defparam \out1[4]~output .bus_hold = "false";
defparam \out1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \out1[5]~output (
	.i(\out1[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[5]),
	.obar());
// synopsys translate_off
defparam \out1[5]~output .bus_hold = "false";
defparam \out1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N9
cycloneive_io_obuf \out1[6]~output (
	.i(\out1[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[6]),
	.obar());
// synopsys translate_off
defparam \out1[6]~output .bus_hold = "false";
defparam \out1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N2
cycloneive_io_obuf \out1[7]~output (
	.i(\out1[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[7]),
	.obar());
// synopsys translate_off
defparam \out1[7]~output .bus_hold = "false";
defparam \out1[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N2
cycloneive_io_obuf \out1[8]~output (
	.i(\out1[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[8]),
	.obar());
// synopsys translate_off
defparam \out1[8]~output .bus_hold = "false";
defparam \out1[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \out1[9]~output (
	.i(\out1[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[9]),
	.obar());
// synopsys translate_off
defparam \out1[9]~output .bus_hold = "false";
defparam \out1[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N23
cycloneive_io_obuf \out1[10]~output (
	.i(\out1[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[10]),
	.obar());
// synopsys translate_off
defparam \out1[10]~output .bus_hold = "false";
defparam \out1[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N23
cycloneive_io_obuf \out1[11]~output (
	.i(\out1[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[11]),
	.obar());
// synopsys translate_off
defparam \out1[11]~output .bus_hold = "false";
defparam \out1[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N16
cycloneive_io_obuf \out1[12]~output (
	.i(\out1[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[12]),
	.obar());
// synopsys translate_off
defparam \out1[12]~output .bus_hold = "false";
defparam \out1[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N9
cycloneive_io_obuf \out1[13]~output (
	.i(\out1[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[13]),
	.obar());
// synopsys translate_off
defparam \out1[13]~output .bus_hold = "false";
defparam \out1[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N2
cycloneive_io_obuf \out1[14]~output (
	.i(\out1[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[14]),
	.obar());
// synopsys translate_off
defparam \out1[14]~output .bus_hold = "false";
defparam \out1[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y73_N9
cycloneive_io_obuf \out1[15]~output (
	.i(\out1[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[15]),
	.obar());
// synopsys translate_off
defparam \out1[15]~output .bus_hold = "false";
defparam \out1[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N2
cycloneive_io_obuf \out1[16]~output (
	.i(\out1[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[16]),
	.obar());
// synopsys translate_off
defparam \out1[16]~output .bus_hold = "false";
defparam \out1[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N9
cycloneive_io_obuf \out1[17]~output (
	.i(\out1[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[17]),
	.obar());
// synopsys translate_off
defparam \out1[17]~output .bus_hold = "false";
defparam \out1[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N2
cycloneive_io_obuf \out1[18]~output (
	.i(\out1[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[18]),
	.obar());
// synopsys translate_off
defparam \out1[18]~output .bus_hold = "false";
defparam \out1[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N16
cycloneive_io_obuf \out1[19]~output (
	.i(\out1[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[19]),
	.obar());
// synopsys translate_off
defparam \out1[19]~output .bus_hold = "false";
defparam \out1[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N23
cycloneive_io_obuf \out1[20]~output (
	.i(\out1[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[20]),
	.obar());
// synopsys translate_off
defparam \out1[20]~output .bus_hold = "false";
defparam \out1[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N9
cycloneive_io_obuf \out1[21]~output (
	.i(\out1[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[21]),
	.obar());
// synopsys translate_off
defparam \out1[21]~output .bus_hold = "false";
defparam \out1[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N16
cycloneive_io_obuf \out1[22]~output (
	.i(\out1[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[22]),
	.obar());
// synopsys translate_off
defparam \out1[22]~output .bus_hold = "false";
defparam \out1[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \out1[23]~output (
	.i(\out1[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[23]),
	.obar());
// synopsys translate_off
defparam \out1[23]~output .bus_hold = "false";
defparam \out1[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \out1[24]~output (
	.i(\out1[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[24]),
	.obar());
// synopsys translate_off
defparam \out1[24]~output .bus_hold = "false";
defparam \out1[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N2
cycloneive_io_obuf \out1[25]~output (
	.i(\out1[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[25]),
	.obar());
// synopsys translate_off
defparam \out1[25]~output .bus_hold = "false";
defparam \out1[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N2
cycloneive_io_obuf \out1[26]~output (
	.i(\out1[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[26]),
	.obar());
// synopsys translate_off
defparam \out1[26]~output .bus_hold = "false";
defparam \out1[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N16
cycloneive_io_obuf \out1[27]~output (
	.i(\out1[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[27]),
	.obar());
// synopsys translate_off
defparam \out1[27]~output .bus_hold = "false";
defparam \out1[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y42_N9
cycloneive_io_obuf \out1[28]~output (
	.i(\out1[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[28]),
	.obar());
// synopsys translate_off
defparam \out1[28]~output .bus_hold = "false";
defparam \out1[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N9
cycloneive_io_obuf \out1[29]~output (
	.i(\out1[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[29]),
	.obar());
// synopsys translate_off
defparam \out1[29]~output .bus_hold = "false";
defparam \out1[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N9
cycloneive_io_obuf \out1[30]~output (
	.i(\out1[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[30]),
	.obar());
// synopsys translate_off
defparam \out1[30]~output .bus_hold = "false";
defparam \out1[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \out1[31]~output (
	.i(\out1[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out1[31]),
	.obar());
// synopsys translate_off
defparam \out1[31]~output .bus_hold = "false";
defparam \out1[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \out2[0]~output (
	.i(\out2[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[0]),
	.obar());
// synopsys translate_off
defparam \out2[0]~output .bus_hold = "false";
defparam \out2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \out2[1]~output (
	.i(\out2[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[1]),
	.obar());
// synopsys translate_off
defparam \out2[1]~output .bus_hold = "false";
defparam \out2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \out2[2]~output (
	.i(\out2[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[2]),
	.obar());
// synopsys translate_off
defparam \out2[2]~output .bus_hold = "false";
defparam \out2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \out2[3]~output (
	.i(\out2[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[3]),
	.obar());
// synopsys translate_off
defparam \out2[3]~output .bus_hold = "false";
defparam \out2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N16
cycloneive_io_obuf \out2[4]~output (
	.i(\out2[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[4]),
	.obar());
// synopsys translate_off
defparam \out2[4]~output .bus_hold = "false";
defparam \out2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N16
cycloneive_io_obuf \out2[5]~output (
	.i(\out2[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[5]),
	.obar());
// synopsys translate_off
defparam \out2[5]~output .bus_hold = "false";
defparam \out2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y73_N23
cycloneive_io_obuf \out2[6]~output (
	.i(\out2[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[6]),
	.obar());
// synopsys translate_off
defparam \out2[6]~output .bus_hold = "false";
defparam \out2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \out2[7]~output (
	.i(\out2[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[7]),
	.obar());
// synopsys translate_off
defparam \out2[7]~output .bus_hold = "false";
defparam \out2[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \out2[8]~output (
	.i(\out2[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[8]),
	.obar());
// synopsys translate_off
defparam \out2[8]~output .bus_hold = "false";
defparam \out2[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N9
cycloneive_io_obuf \out2[9]~output (
	.i(\out2[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[9]),
	.obar());
// synopsys translate_off
defparam \out2[9]~output .bus_hold = "false";
defparam \out2[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N9
cycloneive_io_obuf \out2[10]~output (
	.i(\out2[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[10]),
	.obar());
// synopsys translate_off
defparam \out2[10]~output .bus_hold = "false";
defparam \out2[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N23
cycloneive_io_obuf \out2[11]~output (
	.i(\out2[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[11]),
	.obar());
// synopsys translate_off
defparam \out2[11]~output .bus_hold = "false";
defparam \out2[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y35_N2
cycloneive_io_obuf \out2[12]~output (
	.i(\out2[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[12]),
	.obar());
// synopsys translate_off
defparam \out2[12]~output .bus_hold = "false";
defparam \out2[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N9
cycloneive_io_obuf \out2[13]~output (
	.i(\out2[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[13]),
	.obar());
// synopsys translate_off
defparam \out2[13]~output .bus_hold = "false";
defparam \out2[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N9
cycloneive_io_obuf \out2[14]~output (
	.i(\out2[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[14]),
	.obar());
// synopsys translate_off
defparam \out2[14]~output .bus_hold = "false";
defparam \out2[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \out2[15]~output (
	.i(\out2[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[15]),
	.obar());
// synopsys translate_off
defparam \out2[15]~output .bus_hold = "false";
defparam \out2[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cycloneive_io_obuf \out2[16]~output (
	.i(\out2[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[16]),
	.obar());
// synopsys translate_off
defparam \out2[16]~output .bus_hold = "false";
defparam \out2[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N23
cycloneive_io_obuf \out2[17]~output (
	.i(\out2[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[17]),
	.obar());
// synopsys translate_off
defparam \out2[17]~output .bus_hold = "false";
defparam \out2[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N2
cycloneive_io_obuf \out2[18]~output (
	.i(\out2[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[18]),
	.obar());
// synopsys translate_off
defparam \out2[18]~output .bus_hold = "false";
defparam \out2[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N2
cycloneive_io_obuf \out2[19]~output (
	.i(\out2[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[19]),
	.obar());
// synopsys translate_off
defparam \out2[19]~output .bus_hold = "false";
defparam \out2[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y43_N16
cycloneive_io_obuf \out2[20]~output (
	.i(\out2[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[20]),
	.obar());
// synopsys translate_off
defparam \out2[20]~output .bus_hold = "false";
defparam \out2[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N23
cycloneive_io_obuf \out2[21]~output (
	.i(\out2[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[21]),
	.obar());
// synopsys translate_off
defparam \out2[21]~output .bus_hold = "false";
defparam \out2[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y73_N2
cycloneive_io_obuf \out2[22]~output (
	.i(\out2[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[22]),
	.obar());
// synopsys translate_off
defparam \out2[22]~output .bus_hold = "false";
defparam \out2[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N9
cycloneive_io_obuf \out2[23]~output (
	.i(\out2[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[23]),
	.obar());
// synopsys translate_off
defparam \out2[23]~output .bus_hold = "false";
defparam \out2[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N16
cycloneive_io_obuf \out2[24]~output (
	.i(\out2[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[24]),
	.obar());
// synopsys translate_off
defparam \out2[24]~output .bus_hold = "false";
defparam \out2[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X25_Y73_N23
cycloneive_io_obuf \out2[25]~output (
	.i(\out2[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[25]),
	.obar());
// synopsys translate_off
defparam \out2[25]~output .bus_hold = "false";
defparam \out2[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N23
cycloneive_io_obuf \out2[26]~output (
	.i(\out2[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[26]),
	.obar());
// synopsys translate_off
defparam \out2[26]~output .bus_hold = "false";
defparam \out2[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N23
cycloneive_io_obuf \out2[27]~output (
	.i(\out2[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[27]),
	.obar());
// synopsys translate_off
defparam \out2[27]~output .bus_hold = "false";
defparam \out2[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \out2[28]~output (
	.i(\out2[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[28]),
	.obar());
// synopsys translate_off
defparam \out2[28]~output .bus_hold = "false";
defparam \out2[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X27_Y73_N16
cycloneive_io_obuf \out2[29]~output (
	.i(\out2[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[29]),
	.obar());
// synopsys translate_off
defparam \out2[29]~output .bus_hold = "false";
defparam \out2[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \out2[30]~output (
	.i(\out2[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[30]),
	.obar());
// synopsys translate_off
defparam \out2[30]~output .bus_hold = "false";
defparam \out2[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N9
cycloneive_io_obuf \out2[31]~output (
	.i(\out2[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out2[31]),
	.obar());
// synopsys translate_off
defparam \out2[31]~output .bus_hold = "false";
defparam \out2[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \S[0]~output (
	.i(\S[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S[0]),
	.obar());
// synopsys translate_off
defparam \S[0]~output .bus_hold = "false";
defparam \S[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \S[1]~output (
	.i(\S[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S[1]),
	.obar());
// synopsys translate_off
defparam \S[1]~output .bus_hold = "false";
defparam \S[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N9
cycloneive_io_obuf \S[2]~output (
	.i(\S[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S[2]),
	.obar());
// synopsys translate_off
defparam \S[2]~output .bus_hold = "false";
defparam \S[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \S[3]~output (
	.i(\S[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S[3]),
	.obar());
// synopsys translate_off
defparam \S[3]~output .bus_hold = "false";
defparam \S[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \S[4]~output (
	.i(\S[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S[4]),
	.obar());
// synopsys translate_off
defparam \S[4]~output .bus_hold = "false";
defparam \S[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N2
cycloneive_io_obuf \S[5]~output (
	.i(\S[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(S[5]),
	.obar());
// synopsys translate_off
defparam \S[5]~output .bus_hold = "false";
defparam \S[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \ins[0]~output (
	.i(\ins[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[0]),
	.obar());
// synopsys translate_off
defparam \ins[0]~output .bus_hold = "false";
defparam \ins[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \ins[1]~output (
	.i(\ins[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[1]),
	.obar());
// synopsys translate_off
defparam \ins[1]~output .bus_hold = "false";
defparam \ins[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \ins[2]~output (
	.i(\ins[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[2]),
	.obar());
// synopsys translate_off
defparam \ins[2]~output .bus_hold = "false";
defparam \ins[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \ins[3]~output (
	.i(\ins[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[3]),
	.obar());
// synopsys translate_off
defparam \ins[3]~output .bus_hold = "false";
defparam \ins[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \ins[4]~output (
	.i(\ins[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[4]),
	.obar());
// synopsys translate_off
defparam \ins[4]~output .bus_hold = "false";
defparam \ins[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N2
cycloneive_io_obuf \ins[5]~output (
	.i(opcode[5]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[5]),
	.obar());
// synopsys translate_off
defparam \ins[5]~output .bus_hold = "false";
defparam \ins[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \ins[6]~output (
	.i(\ins[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[6]),
	.obar());
// synopsys translate_off
defparam \ins[6]~output .bus_hold = "false";
defparam \ins[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \ins[7]~output (
	.i(writeReg[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[7]),
	.obar());
// synopsys translate_off
defparam \ins[7]~output .bus_hold = "false";
defparam \ins[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N23
cycloneive_io_obuf \ins[8]~output (
	.i(writeReg[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[8]),
	.obar());
// synopsys translate_off
defparam \ins[8]~output .bus_hold = "false";
defparam \ins[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \ins[9]~output (
	.i(writeReg[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[9]),
	.obar());
// synopsys translate_off
defparam \ins[9]~output .bus_hold = "false";
defparam \ins[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \ins[10]~output (
	.i(writeReg[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[10]),
	.obar());
// synopsys translate_off
defparam \ins[10]~output .bus_hold = "false";
defparam \ins[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \ins[11]~output (
	.i(writeReg[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[11]),
	.obar());
// synopsys translate_off
defparam \ins[11]~output .bus_hold = "false";
defparam \ins[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N23
cycloneive_io_obuf \ins[12]~output (
	.i(funct3[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[12]),
	.obar());
// synopsys translate_off
defparam \ins[12]~output .bus_hold = "false";
defparam \ins[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N9
cycloneive_io_obuf \ins[13]~output (
	.i(funct3[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[13]),
	.obar());
// synopsys translate_off
defparam \ins[13]~output .bus_hold = "false";
defparam \ins[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N9
cycloneive_io_obuf \ins[14]~output (
	.i(funct3[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[14]),
	.obar());
// synopsys translate_off
defparam \ins[14]~output .bus_hold = "false";
defparam \ins[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y73_N9
cycloneive_io_obuf \ins[15]~output (
	.i(readReg1[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[15]),
	.obar());
// synopsys translate_off
defparam \ins[15]~output .bus_hold = "false";
defparam \ins[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \ins[16]~output (
	.i(readReg1[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[16]),
	.obar());
// synopsys translate_off
defparam \ins[16]~output .bus_hold = "false";
defparam \ins[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \ins[17]~output (
	.i(readReg1[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[17]),
	.obar());
// synopsys translate_off
defparam \ins[17]~output .bus_hold = "false";
defparam \ins[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N9
cycloneive_io_obuf \ins[18]~output (
	.i(readReg1[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[18]),
	.obar());
// synopsys translate_off
defparam \ins[18]~output .bus_hold = "false";
defparam \ins[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y73_N2
cycloneive_io_obuf \ins[19]~output (
	.i(readReg1[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[19]),
	.obar());
// synopsys translate_off
defparam \ins[19]~output .bus_hold = "false";
defparam \ins[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \ins[20]~output (
	.i(readReg2[0]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[20]),
	.obar());
// synopsys translate_off
defparam \ins[20]~output .bus_hold = "false";
defparam \ins[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N16
cycloneive_io_obuf \ins[21]~output (
	.i(readReg2[1]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[21]),
	.obar());
// synopsys translate_off
defparam \ins[21]~output .bus_hold = "false";
defparam \ins[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y34_N23
cycloneive_io_obuf \ins[22]~output (
	.i(readReg2[2]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[22]),
	.obar());
// synopsys translate_off
defparam \ins[22]~output .bus_hold = "false";
defparam \ins[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N9
cycloneive_io_obuf \ins[23]~output (
	.i(readReg2[3]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[23]),
	.obar());
// synopsys translate_off
defparam \ins[23]~output .bus_hold = "false";
defparam \ins[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y44_N9
cycloneive_io_obuf \ins[24]~output (
	.i(readReg2[4]),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[24]),
	.obar());
// synopsys translate_off
defparam \ins[24]~output .bus_hold = "false";
defparam \ins[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y45_N16
cycloneive_io_obuf \ins[25]~output (
	.i(\ins[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[25]),
	.obar());
// synopsys translate_off
defparam \ins[25]~output .bus_hold = "false";
defparam \ins[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \ins[26]~output (
	.i(\ins[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[26]),
	.obar());
// synopsys translate_off
defparam \ins[26]~output .bus_hold = "false";
defparam \ins[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N9
cycloneive_io_obuf \ins[27]~output (
	.i(\ins[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[27]),
	.obar());
// synopsys translate_off
defparam \ins[27]~output .bus_hold = "false";
defparam \ins[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N9
cycloneive_io_obuf \ins[28]~output (
	.i(\ins[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[28]),
	.obar());
// synopsys translate_off
defparam \ins[28]~output .bus_hold = "false";
defparam \ins[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \ins[29]~output (
	.i(\ins[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[29]),
	.obar());
// synopsys translate_off
defparam \ins[29]~output .bus_hold = "false";
defparam \ins[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y73_N2
cycloneive_io_obuf \ins[30]~output (
	.i(\upperBit~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[30]),
	.obar());
// synopsys translate_off
defparam \ins[30]~output .bus_hold = "false";
defparam \ins[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N23
cycloneive_io_obuf \ins[31]~output (
	.i(\ins[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(ins[31]),
	.obar());
// synopsys translate_off
defparam \ins[31]~output .bus_hold = "false";
defparam \ins[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N16
cycloneive_io_obuf \PC[0]~output (
	.i(\PC[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[0]),
	.obar());
// synopsys translate_off
defparam \PC[0]~output .bus_hold = "false";
defparam \PC[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \PC[1]~output (
	.i(\PC[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[1]),
	.obar());
// synopsys translate_off
defparam \PC[1]~output .bus_hold = "false";
defparam \PC[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \PC[2]~output (
	.i(\PC[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[2]),
	.obar());
// synopsys translate_off
defparam \PC[2]~output .bus_hold = "false";
defparam \PC[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N9
cycloneive_io_obuf \PC[3]~output (
	.i(\PC[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[3]),
	.obar());
// synopsys translate_off
defparam \PC[3]~output .bus_hold = "false";
defparam \PC[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N2
cycloneive_io_obuf \PC[4]~output (
	.i(\PC[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[4]),
	.obar());
// synopsys translate_off
defparam \PC[4]~output .bus_hold = "false";
defparam \PC[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N2
cycloneive_io_obuf \PC[5]~output (
	.i(\PC[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[5]),
	.obar());
// synopsys translate_off
defparam \PC[5]~output .bus_hold = "false";
defparam \PC[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \PC[6]~output (
	.i(\PC[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[6]),
	.obar());
// synopsys translate_off
defparam \PC[6]~output .bus_hold = "false";
defparam \PC[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \PC[7]~output (
	.i(\PC[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[7]),
	.obar());
// synopsys translate_off
defparam \PC[7]~output .bus_hold = "false";
defparam \PC[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N23
cycloneive_io_obuf \PC[8]~output (
	.i(\PC[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[8]),
	.obar());
// synopsys translate_off
defparam \PC[8]~output .bus_hold = "false";
defparam \PC[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N23
cycloneive_io_obuf \PC[9]~output (
	.i(\PC[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[9]),
	.obar());
// synopsys translate_off
defparam \PC[9]~output .bus_hold = "false";
defparam \PC[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y46_N2
cycloneive_io_obuf \PC[10]~output (
	.i(\PC[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[10]),
	.obar());
// synopsys translate_off
defparam \PC[10]~output .bus_hold = "false";
defparam \PC[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \PC[11]~output (
	.i(\PC[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[11]),
	.obar());
// synopsys translate_off
defparam \PC[11]~output .bus_hold = "false";
defparam \PC[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \PC[12]~output (
	.i(\PC[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[12]),
	.obar());
// synopsys translate_off
defparam \PC[12]~output .bus_hold = "false";
defparam \PC[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y53_N2
cycloneive_io_obuf \PC[13]~output (
	.i(\PC[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[13]),
	.obar());
// synopsys translate_off
defparam \PC[13]~output .bus_hold = "false";
defparam \PC[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N2
cycloneive_io_obuf \PC[14]~output (
	.i(\PC[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[14]),
	.obar());
// synopsys translate_off
defparam \PC[14]~output .bus_hold = "false";
defparam \PC[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \PC[15]~output (
	.i(\PC[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[15]),
	.obar());
// synopsys translate_off
defparam \PC[15]~output .bus_hold = "false";
defparam \PC[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \PC[16]~output (
	.i(\PC[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[16]),
	.obar());
// synopsys translate_off
defparam \PC[16]~output .bus_hold = "false";
defparam \PC[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \PC[17]~output (
	.i(\PC[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[17]),
	.obar());
// synopsys translate_off
defparam \PC[17]~output .bus_hold = "false";
defparam \PC[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N23
cycloneive_io_obuf \PC[18]~output (
	.i(\PC[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[18]),
	.obar());
// synopsys translate_off
defparam \PC[18]~output .bus_hold = "false";
defparam \PC[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N16
cycloneive_io_obuf \PC[19]~output (
	.i(\PC[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[19]),
	.obar());
// synopsys translate_off
defparam \PC[19]~output .bus_hold = "false";
defparam \PC[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \PC[20]~output (
	.i(\PC[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[20]),
	.obar());
// synopsys translate_off
defparam \PC[20]~output .bus_hold = "false";
defparam \PC[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \PC[21]~output (
	.i(\PC[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[21]),
	.obar());
// synopsys translate_off
defparam \PC[21]~output .bus_hold = "false";
defparam \PC[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N9
cycloneive_io_obuf \PC[22]~output (
	.i(\PC[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[22]),
	.obar());
// synopsys translate_off
defparam \PC[22]~output .bus_hold = "false";
defparam \PC[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \PC[23]~output (
	.i(\PC[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[23]),
	.obar());
// synopsys translate_off
defparam \PC[23]~output .bus_hold = "false";
defparam \PC[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \PC[24]~output (
	.i(\PC[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[24]),
	.obar());
// synopsys translate_off
defparam \PC[24]~output .bus_hold = "false";
defparam \PC[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \PC[25]~output (
	.i(\PC[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[25]),
	.obar());
// synopsys translate_off
defparam \PC[25]~output .bus_hold = "false";
defparam \PC[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \PC[26]~output (
	.i(\PC[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[26]),
	.obar());
// synopsys translate_off
defparam \PC[26]~output .bus_hold = "false";
defparam \PC[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y49_N9
cycloneive_io_obuf \PC[27]~output (
	.i(\PC[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[27]),
	.obar());
// synopsys translate_off
defparam \PC[27]~output .bus_hold = "false";
defparam \PC[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \PC[28]~output (
	.i(\PC[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[28]),
	.obar());
// synopsys translate_off
defparam \PC[28]~output .bus_hold = "false";
defparam \PC[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y73_N16
cycloneive_io_obuf \PC[29]~output (
	.i(\PC[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[29]),
	.obar());
// synopsys translate_off
defparam \PC[29]~output .bus_hold = "false";
defparam \PC[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \PC[30]~output (
	.i(\PC[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[30]),
	.obar());
// synopsys translate_off
defparam \PC[30]~output .bus_hold = "false";
defparam \PC[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \PC[31]~output (
	.i(\PC[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(PC[31]),
	.obar());
// synopsys translate_off
defparam \PC[31]~output .bus_hold = "false";
defparam \PC[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N2
cycloneive_io_obuf \writeData[0]~output (
	.i(\writeData~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[0]),
	.obar());
// synopsys translate_off
defparam \writeData[0]~output .bus_hold = "false";
defparam \writeData[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \writeData[1]~output (
	.i(\writeData~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[1]),
	.obar());
// synopsys translate_off
defparam \writeData[1]~output .bus_hold = "false";
defparam \writeData[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \writeData[2]~output (
	.i(\writeData~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[2]),
	.obar());
// synopsys translate_off
defparam \writeData[2]~output .bus_hold = "false";
defparam \writeData[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \writeData[3]~output (
	.i(\writeData~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[3]),
	.obar());
// synopsys translate_off
defparam \writeData[3]~output .bus_hold = "false";
defparam \writeData[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \writeData[4]~output (
	.i(\writeData~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[4]),
	.obar());
// synopsys translate_off
defparam \writeData[4]~output .bus_hold = "false";
defparam \writeData[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \writeData[5]~output (
	.i(\writeData~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[5]),
	.obar());
// synopsys translate_off
defparam \writeData[5]~output .bus_hold = "false";
defparam \writeData[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \writeData[6]~output (
	.i(\writeData~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[6]),
	.obar());
// synopsys translate_off
defparam \writeData[6]~output .bus_hold = "false";
defparam \writeData[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \writeData[7]~output (
	.i(\writeData~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[7]),
	.obar());
// synopsys translate_off
defparam \writeData[7]~output .bus_hold = "false";
defparam \writeData[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \writeData[8]~output (
	.i(\writeData~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[8]),
	.obar());
// synopsys translate_off
defparam \writeData[8]~output .bus_hold = "false";
defparam \writeData[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \writeData[9]~output (
	.i(\writeData~45_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[9]),
	.obar());
// synopsys translate_off
defparam \writeData[9]~output .bus_hold = "false";
defparam \writeData[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N23
cycloneive_io_obuf \writeData[10]~output (
	.i(\writeData~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[10]),
	.obar());
// synopsys translate_off
defparam \writeData[10]~output .bus_hold = "false";
defparam \writeData[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \writeData[11]~output (
	.i(\writeData~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[11]),
	.obar());
// synopsys translate_off
defparam \writeData[11]~output .bus_hold = "false";
defparam \writeData[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X45_Y0_N16
cycloneive_io_obuf \writeData[12]~output (
	.i(\writeData~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[12]),
	.obar());
// synopsys translate_off
defparam \writeData[12]~output .bus_hold = "false";
defparam \writeData[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \writeData[13]~output (
	.i(\writeData~65_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[13]),
	.obar());
// synopsys translate_off
defparam \writeData[13]~output .bus_hold = "false";
defparam \writeData[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \writeData[14]~output (
	.i(\writeData~69_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[14]),
	.obar());
// synopsys translate_off
defparam \writeData[14]~output .bus_hold = "false";
defparam \writeData[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N23
cycloneive_io_obuf \writeData[15]~output (
	.i(\writeData~77_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[15]),
	.obar());
// synopsys translate_off
defparam \writeData[15]~output .bus_hold = "false";
defparam \writeData[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \writeData[16]~output (
	.i(\writeData~81_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[16]),
	.obar());
// synopsys translate_off
defparam \writeData[16]~output .bus_hold = "false";
defparam \writeData[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y0_N9
cycloneive_io_obuf \writeData[17]~output (
	.i(\writeData~85_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[17]),
	.obar());
// synopsys translate_off
defparam \writeData[17]~output .bus_hold = "false";
defparam \writeData[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cycloneive_io_obuf \writeData[18]~output (
	.i(\writeData~89_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[18]),
	.obar());
// synopsys translate_off
defparam \writeData[18]~output .bus_hold = "false";
defparam \writeData[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \writeData[19]~output (
	.i(\writeData~92_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[19]),
	.obar());
// synopsys translate_off
defparam \writeData[19]~output .bus_hold = "false";
defparam \writeData[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y0_N23
cycloneive_io_obuf \writeData[20]~output (
	.i(\writeData~96_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[20]),
	.obar());
// synopsys translate_off
defparam \writeData[20]~output .bus_hold = "false";
defparam \writeData[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cycloneive_io_obuf \writeData[21]~output (
	.i(\writeData~99_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[21]),
	.obar());
// synopsys translate_off
defparam \writeData[21]~output .bus_hold = "false";
defparam \writeData[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N2
cycloneive_io_obuf \writeData[22]~output (
	.i(\writeData~103_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[22]),
	.obar());
// synopsys translate_off
defparam \writeData[22]~output .bus_hold = "false";
defparam \writeData[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \writeData[23]~output (
	.i(\writeData~106_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[23]),
	.obar());
// synopsys translate_off
defparam \writeData[23]~output .bus_hold = "false";
defparam \writeData[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N9
cycloneive_io_obuf \writeData[24]~output (
	.i(\writeData~110_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[24]),
	.obar());
// synopsys translate_off
defparam \writeData[24]~output .bus_hold = "false";
defparam \writeData[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N9
cycloneive_io_obuf \writeData[25]~output (
	.i(\writeData~113_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[25]),
	.obar());
// synopsys translate_off
defparam \writeData[25]~output .bus_hold = "false";
defparam \writeData[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N2
cycloneive_io_obuf \writeData[26]~output (
	.i(\writeData~117_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[26]),
	.obar());
// synopsys translate_off
defparam \writeData[26]~output .bus_hold = "false";
defparam \writeData[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N9
cycloneive_io_obuf \writeData[27]~output (
	.i(\writeData~120_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[27]),
	.obar());
// synopsys translate_off
defparam \writeData[27]~output .bus_hold = "false";
defparam \writeData[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N16
cycloneive_io_obuf \writeData[28]~output (
	.i(\writeData~124_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[28]),
	.obar());
// synopsys translate_off
defparam \writeData[28]~output .bus_hold = "false";
defparam \writeData[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \writeData[29]~output (
	.i(\writeData~127_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[29]),
	.obar());
// synopsys translate_off
defparam \writeData[29]~output .bus_hold = "false";
defparam \writeData[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N9
cycloneive_io_obuf \writeData[30]~output (
	.i(\writeData~131_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[30]),
	.obar());
// synopsys translate_off
defparam \writeData[30]~output .bus_hold = "false";
defparam \writeData[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N23
cycloneive_io_obuf \writeData[31]~output (
	.i(\writeData~134_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(writeData[31]),
	.obar());
// synopsys translate_off
defparam \writeData[31]~output .bus_hold = "false";
defparam \writeData[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \wrenReg~output (
	.i(\WideOr18~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(wrenReg),
	.obar());
// synopsys translate_off
defparam \wrenReg~output .bus_hold = "false";
defparam \wrenReg~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \address[0]~output (
	.i(\Add1~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[0]),
	.obar());
// synopsys translate_off
defparam \address[0]~output .bus_hold = "false";
defparam \address[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N16
cycloneive_io_obuf \address[1]~output (
	.i(\Add1~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[1]),
	.obar());
// synopsys translate_off
defparam \address[1]~output .bus_hold = "false";
defparam \address[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N9
cycloneive_io_obuf \address[2]~output (
	.i(\Add1~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[2]),
	.obar());
// synopsys translate_off
defparam \address[2]~output .bus_hold = "false";
defparam \address[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \address[3]~output (
	.i(\Add1~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[3]),
	.obar());
// synopsys translate_off
defparam \address[3]~output .bus_hold = "false";
defparam \address[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \address[4]~output (
	.i(\Add1~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[4]),
	.obar());
// synopsys translate_off
defparam \address[4]~output .bus_hold = "false";
defparam \address[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \address[5]~output (
	.i(\Add1~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[5]),
	.obar());
// synopsys translate_off
defparam \address[5]~output .bus_hold = "false";
defparam \address[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \address[6]~output (
	.i(\Add1~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[6]),
	.obar());
// synopsys translate_off
defparam \address[6]~output .bus_hold = "false";
defparam \address[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \address[7]~output (
	.i(\Add1~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[7]),
	.obar());
// synopsys translate_off
defparam \address[7]~output .bus_hold = "false";
defparam \address[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N2
cycloneive_io_obuf \update[0]~output (
	.i(\update~63_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[0]),
	.obar());
// synopsys translate_off
defparam \update[0]~output .bus_hold = "false";
defparam \update[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \update[1]~output (
	.i(\update~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[1]),
	.obar());
// synopsys translate_off
defparam \update[1]~output .bus_hold = "false";
defparam \update[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \update[2]~output (
	.i(\update~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[2]),
	.obar());
// synopsys translate_off
defparam \update[2]~output .bus_hold = "false";
defparam \update[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y46_N16
cycloneive_io_obuf \update[3]~output (
	.i(\update~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[3]),
	.obar());
// synopsys translate_off
defparam \update[3]~output .bus_hold = "false";
defparam \update[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \update[4]~output (
	.i(\update~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[4]),
	.obar());
// synopsys translate_off
defparam \update[4]~output .bus_hold = "false";
defparam \update[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \update[5]~output (
	.i(\update~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[5]),
	.obar());
// synopsys translate_off
defparam \update[5]~output .bus_hold = "false";
defparam \update[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \update[6]~output (
	.i(\update~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[6]),
	.obar());
// synopsys translate_off
defparam \update[6]~output .bus_hold = "false";
defparam \update[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \update[7]~output (
	.i(\update~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[7]),
	.obar());
// synopsys translate_off
defparam \update[7]~output .bus_hold = "false";
defparam \update[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N23
cycloneive_io_obuf \update[8]~output (
	.i(\update~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[8]),
	.obar());
// synopsys translate_off
defparam \update[8]~output .bus_hold = "false";
defparam \update[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \update[9]~output (
	.i(\update~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[9]),
	.obar());
// synopsys translate_off
defparam \update[9]~output .bus_hold = "false";
defparam \update[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X29_Y73_N2
cycloneive_io_obuf \update[10]~output (
	.i(\update~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[10]),
	.obar());
// synopsys translate_off
defparam \update[10]~output .bus_hold = "false";
defparam \update[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \update[11]~output (
	.i(\update~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[11]),
	.obar());
// synopsys translate_off
defparam \update[11]~output .bus_hold = "false";
defparam \update[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N2
cycloneive_io_obuf \update[12]~output (
	.i(\update~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[12]),
	.obar());
// synopsys translate_off
defparam \update[12]~output .bus_hold = "false";
defparam \update[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \update[13]~output (
	.i(\update~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[13]),
	.obar());
// synopsys translate_off
defparam \update[13]~output .bus_hold = "false";
defparam \update[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y73_N16
cycloneive_io_obuf \update[14]~output (
	.i(\update~33_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[14]),
	.obar());
// synopsys translate_off
defparam \update[14]~output .bus_hold = "false";
defparam \update[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \update[15]~output (
	.i(\update~35_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[15]),
	.obar());
// synopsys translate_off
defparam \update[15]~output .bus_hold = "false";
defparam \update[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \update[16]~output (
	.i(\update~37_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[16]),
	.obar());
// synopsys translate_off
defparam \update[16]~output .bus_hold = "false";
defparam \update[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \update[17]~output (
	.i(\update~39_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[17]),
	.obar());
// synopsys translate_off
defparam \update[17]~output .bus_hold = "false";
defparam \update[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \update[18]~output (
	.i(\update~41_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[18]),
	.obar());
// synopsys translate_off
defparam \update[18]~output .bus_hold = "false";
defparam \update[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \update[19]~output (
	.i(\update~43_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[19]),
	.obar());
// synopsys translate_off
defparam \update[19]~output .bus_hold = "false";
defparam \update[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y73_N16
cycloneive_io_obuf \update[20]~output (
	.i(\update~46_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[20]),
	.obar());
// synopsys translate_off
defparam \update[20]~output .bus_hold = "false";
defparam \update[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N23
cycloneive_io_obuf \update[21]~output (
	.i(\update~47_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[21]),
	.obar());
// synopsys translate_off
defparam \update[21]~output .bus_hold = "false";
defparam \update[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X35_Y73_N16
cycloneive_io_obuf \update[22]~output (
	.i(\update~48_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[22]),
	.obar());
// synopsys translate_off
defparam \update[22]~output .bus_hold = "false";
defparam \update[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X47_Y73_N16
cycloneive_io_obuf \update[23]~output (
	.i(\update~49_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[23]),
	.obar());
// synopsys translate_off
defparam \update[23]~output .bus_hold = "false";
defparam \update[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y73_N16
cycloneive_io_obuf \update[24]~output (
	.i(\update~51_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[24]),
	.obar());
// synopsys translate_off
defparam \update[24]~output .bus_hold = "false";
defparam \update[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N9
cycloneive_io_obuf \update[25]~output (
	.i(\update~53_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[25]),
	.obar());
// synopsys translate_off
defparam \update[25]~output .bus_hold = "false";
defparam \update[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y73_N16
cycloneive_io_obuf \update[26]~output (
	.i(\update~55_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[26]),
	.obar());
// synopsys translate_off
defparam \update[26]~output .bus_hold = "false";
defparam \update[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X33_Y73_N2
cycloneive_io_obuf \update[27]~output (
	.i(\update~57_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[27]),
	.obar());
// synopsys translate_off
defparam \update[27]~output .bus_hold = "false";
defparam \update[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X42_Y73_N9
cycloneive_io_obuf \update[28]~output (
	.i(\update~58_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[28]),
	.obar());
// synopsys translate_off
defparam \update[28]~output .bus_hold = "false";
defparam \update[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y73_N16
cycloneive_io_obuf \update[29]~output (
	.i(\update~59_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[29]),
	.obar());
// synopsys translate_off
defparam \update[29]~output .bus_hold = "false";
defparam \update[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \update[30]~output (
	.i(\update~61_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[30]),
	.obar());
// synopsys translate_off
defparam \update[30]~output .bus_hold = "false";
defparam \update[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \update[31]~output (
	.i(\update~62_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(update[31]),
	.obar());
// synopsys translate_off
defparam \update[31]~output .bus_hold = "false";
defparam \update[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y37_N1
cycloneive_io_obuf \altera_reserved_tdo~output (
	.i(\altera_internal_jtag~TDO ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(altera_reserved_tdo),
	.obar());
// synopsys translate_off
defparam \altera_reserved_tdo~output .bus_hold = "false";
defparam \altera_reserved_tdo~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N14
cycloneive_lcell_comb \ins~0 (
// Equation(s):
// \ins~0_combout  = (!\S[4]~reg0_q  & !\S[5]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[4]~reg0_q ),
	.datad(\S[5]~reg0_q ),
	.cin(gnd),
	.combout(\ins~0_combout ),
	.cout());
// synopsys translate_off
defparam \ins~0 .lut_mask = 16'h000F;
defparam \ins~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N10
cycloneive_lcell_comb \PCcon~2 (
// Equation(s):
// \PCcon~2_combout  = (\S[3]~reg0_q  & (!\S[0]~reg0_q  & (!\S[2]~reg0_q  & !\S[1]~reg0_q ))) # (!\S[3]~reg0_q  & (\S[0]~reg0_q  & (\S[2]~reg0_q  & \S[1]~reg0_q )))

	.dataa(\S[3]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[2]~reg0_q ),
	.datad(\S[1]~reg0_q ),
	.cin(gnd),
	.combout(\PCcon~2_combout ),
	.cout());
// synopsys translate_off
defparam \PCcon~2 .lut_mask = 16'h4002;
defparam \PCcon~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N4
cycloneive_lcell_comb \PCcon~3 (
// Equation(s):
// \PCcon~3_combout  = (!\S[4]~reg0_q  & (!\S[5]~reg0_q  & \PCcon~2_combout ))

	.dataa(\S[4]~reg0_q ),
	.datab(gnd),
	.datac(\S[5]~reg0_q ),
	.datad(\PCcon~2_combout ),
	.cin(gnd),
	.combout(\PCcon~3_combout ),
	.cout());
// synopsys translate_off
defparam \PCcon~3 .lut_mask = 16'h0500;
defparam \PCcon~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N28
cycloneive_lcell_comb \Decoder4~0 (
// Equation(s):
// \Decoder4~0_combout  = (!\S[2]~reg0_q  & \S[3]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\S[3]~reg0_q ),
	.cin(gnd),
	.combout(\Decoder4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder4~0 .lut_mask = 16'h3300;
defparam \Decoder4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N16
cycloneive_lcell_comb \Decoder4~4 (
// Equation(s):
// \Decoder4~4_combout  = (\ins~0_combout  & (!\S[1]~reg0_q  & (!\S[0]~reg0_q  & \Decoder4~0_combout )))

	.dataa(\ins~0_combout ),
	.datab(\S[1]~reg0_q ),
	.datac(\S[0]~reg0_q ),
	.datad(\Decoder4~0_combout ),
	.cin(gnd),
	.combout(\Decoder4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder4~4 .lut_mask = 16'h0200;
defparam \Decoder4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N30
cycloneive_lcell_comb \update~63 (
// Equation(s):
// \update~63_combout  = (\update~7_combout  & ((\S[4]~reg0_q ) # ((\S[5]~reg0_q ) # (!\PCcon~2_combout ))))

	.dataa(\S[4]~reg0_q ),
	.datab(\update~7_combout ),
	.datac(\S[5]~reg0_q ),
	.datad(\PCcon~2_combout ),
	.cin(gnd),
	.combout(\update~63_combout ),
	.cout());
// synopsys translate_off
defparam \update~63 .lut_mask = 16'hC8CC;
defparam \update~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N0
cycloneive_lcell_comb \PC[0]~32 (
// Equation(s):
// \PC[0]~32_combout  = (\update~63_combout  & (\PC[0]~reg0_q  $ (VCC))) # (!\update~63_combout  & (\PC[0]~reg0_q  & VCC))
// \PC[0]~33  = CARRY((\update~63_combout  & \PC[0]~reg0_q ))

	.dataa(\update~63_combout ),
	.datab(\PC[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\PC[0]~32_combout ),
	.cout(\PC[0]~33 ));
// synopsys translate_off
defparam \PC[0]~32 .lut_mask = 16'h6688;
defparam \PC[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \rst~input (
	.i(rst),
	.ibar(gnd),
	.o(\rst~input_o ));
// synopsys translate_off
defparam \rst~input .bus_hold = "false";
defparam \rst~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N22
cycloneive_lcell_comb \Decoder4~6 (
// Equation(s):
// \Decoder4~6_combout  = (\S[3]~reg0_q  & (!\S[0]~reg0_q  & (!\S[2]~reg0_q  & !\S[1]~reg0_q )))

	.dataa(\S[3]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[2]~reg0_q ),
	.datad(\S[1]~reg0_q ),
	.cin(gnd),
	.combout(\Decoder4~6_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder4~6 .lut_mask = 16'h0002;
defparam \Decoder4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N20
cycloneive_lcell_comb \WideOr28~0 (
// Equation(s):
// \WideOr28~0_combout  = (\S[5]~reg0_q  & !\S[4]~reg0_q )

	.dataa(\S[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[4]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr28~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr28~0 .lut_mask = 16'h00AA;
defparam \WideOr28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N0
cycloneive_lcell_comb \Decoder2~0 (
// Equation(s):
// \Decoder2~0_combout  = (!\S[1]~reg0_q  & (!\S[3]~reg0_q  & (\S[0]~reg0_q  & !\S[2]~reg0_q )))

	.dataa(\S[1]~reg0_q ),
	.datab(\S[3]~reg0_q ),
	.datac(\S[0]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\Decoder2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~0 .lut_mask = 16'h0010;
defparam \Decoder2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N0
cycloneive_lcell_comb \Decoder2~1 (
// Equation(s):
// \Decoder2~1_combout  = (\S[4]~reg0_q  & (!\S[5]~reg0_q  & \Decoder2~0_combout ))

	.dataa(\S[4]~reg0_q ),
	.datab(gnd),
	.datac(\S[5]~reg0_q ),
	.datad(\Decoder2~0_combout ),
	.cin(gnd),
	.combout(\Decoder2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder2~1 .lut_mask = 16'h0A00;
defparam \Decoder2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N14
cycloneive_lcell_comb \WideOr28~1 (
// Equation(s):
// \WideOr28~1_combout  = (\PCcon~3_combout ) # ((\Decoder2~1_combout ) # ((\Decoder4~6_combout  & \WideOr28~0_combout )))

	.dataa(\Decoder4~6_combout ),
	.datab(\WideOr28~0_combout ),
	.datac(\PCcon~3_combout ),
	.datad(\Decoder2~1_combout ),
	.cin(gnd),
	.combout(\WideOr28~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr28~1 .lut_mask = 16'hFFF8;
defparam \WideOr28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N1
dffeas \PC[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[0]~32_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[0]~reg0 .is_wysiwyg = "true";
defparam \PC[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N0
cycloneive_lcell_comb \Add3~0 (
// Equation(s):
// \Add3~0_combout  = \PC[0]~reg0_q  $ (VCC)
// \Add3~1  = CARRY(\PC[0]~reg0_q )

	.dataa(gnd),
	.datab(\PC[0]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add3~0_combout ),
	.cout(\Add3~1 ));
// synopsys translate_off
defparam \Add3~0 .lut_mask = 16'h33CC;
defparam \Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N2
cycloneive_lcell_comb \Add3~2 (
// Equation(s):
// \Add3~2_combout  = (\PC[1]~reg0_q  & (!\Add3~1 )) # (!\PC[1]~reg0_q  & ((\Add3~1 ) # (GND)))
// \Add3~3  = CARRY((!\Add3~1 ) # (!\PC[1]~reg0_q ))

	.dataa(\PC[1]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~1 ),
	.combout(\Add3~2_combout ),
	.cout(\Add3~3 ));
// synopsys translate_off
defparam \Add3~2 .lut_mask = 16'h5A5F;
defparam \Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N0
cycloneive_lcell_comb \WideOr21~2 (
// Equation(s):
// \WideOr21~2_combout  = (\S[3]~reg0_q  & (!\S[0]~reg0_q  & (!\S[1]~reg0_q ))) # (!\S[3]~reg0_q  & (\S[0]~reg0_q  & (\S[1]~reg0_q  & \S[2]~reg0_q )))

	.dataa(\S[3]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr21~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr21~2 .lut_mask = 16'h4202;
defparam \WideOr21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N6
cycloneive_lcell_comb \WideOr21~3 (
// Equation(s):
// \WideOr21~3_combout  = (!\S[5]~reg0_q  & (!\S[4]~reg0_q  & \WideOr21~2_combout ))

	.dataa(\S[5]~reg0_q ),
	.datab(gnd),
	.datac(\S[4]~reg0_q ),
	.datad(\WideOr21~2_combout ),
	.cin(gnd),
	.combout(\WideOr21~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr21~3 .lut_mask = 16'h0500;
defparam \WideOr21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N26
cycloneive_lcell_comb \WideOr24~0 (
// Equation(s):
// \WideOr24~0_combout  = (\S[3]~reg0_q  & ((\S[1]~reg0_q  & ((\S[0]~reg0_q ) # (\S[2]~reg0_q ))) # (!\S[1]~reg0_q  & (\S[0]~reg0_q  & \S[2]~reg0_q ))))

	.dataa(\S[1]~reg0_q ),
	.datab(\S[3]~reg0_q ),
	.datac(\S[0]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr24~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr24~0 .lut_mask = 16'hC880;
defparam \WideOr24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N18
cycloneive_lcell_comb \Decoder4~2 (
// Equation(s):
// \Decoder4~2_combout  = (!\S[0]~reg0_q  & !\S[1]~reg0_q )

	.dataa(gnd),
	.datab(\S[0]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Decoder4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder4~2 .lut_mask = 16'h0303;
defparam \Decoder4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N12
cycloneive_lcell_comb \Decoder4~3 (
// Equation(s):
// \Decoder4~3_combout  = (\S[3]~reg0_q  & (\Decoder4~2_combout  & (\ins~0_combout  & \S[2]~reg0_q )))

	.dataa(\S[3]~reg0_q ),
	.datab(\Decoder4~2_combout ),
	.datac(\ins~0_combout ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\Decoder4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder4~3 .lut_mask = 16'h8000;
defparam \Decoder4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N2
cycloneive_lcell_comb \writeData~7 (
// Equation(s):
// \writeData~7_combout  = (\WideOr21~3_combout  & (((\Decoder4~3_combout )))) # (!\WideOr21~3_combout  & (\WideOr24~0_combout  & (\ins~0_combout )))

	.dataa(\WideOr21~3_combout ),
	.datab(\WideOr24~0_combout ),
	.datac(\ins~0_combout ),
	.datad(\Decoder4~3_combout ),
	.cin(gnd),
	.combout(\writeData~7_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~7 .lut_mask = 16'hEA40;
defparam \writeData~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N24
cycloneive_lcell_comb \writeData~6 (
// Equation(s):
// \writeData~6_combout  = ((!funct3[0] & !funct3[2])) # (!funct3[1])

	.dataa(funct3[0]),
	.datab(funct3[1]),
	.datac(funct3[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\writeData~6_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~6 .lut_mask = 16'h3737;
defparam \writeData~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N24
cycloneive_lcell_comb \Decoder4~1 (
// Equation(s):
// \Decoder4~1_combout  = (\ins~0_combout  & (\S[1]~reg0_q  & (\S[0]~reg0_q  & \Decoder4~0_combout )))

	.dataa(\ins~0_combout ),
	.datab(\S[1]~reg0_q ),
	.datac(\S[0]~reg0_q ),
	.datad(\Decoder4~0_combout ),
	.cin(gnd),
	.combout(\Decoder4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder4~1 .lut_mask = 16'h8000;
defparam \Decoder4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N28
cycloneive_lcell_comb \writeData~8 (
// Equation(s):
// \writeData~8_combout  = (!\WideOr21~3_combout  & (((\writeData~6_combout  & !\Decoder4~1_combout )) # (!\writeData~7_combout )))

	.dataa(\WideOr21~3_combout ),
	.datab(\writeData~7_combout ),
	.datac(\writeData~6_combout ),
	.datad(\Decoder4~1_combout ),
	.cin(gnd),
	.combout(\writeData~8_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~8 .lut_mask = 16'h1151;
defparam \writeData~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N26
cycloneive_lcell_comb \writeData~12 (
// Equation(s):
// \writeData~12_combout  = (\writeData~7_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [1] & ((\writeData~8_combout )))) # (!\writeData~7_combout  & (((\ins[1]~reg0_q ) # (!\writeData~8_combout ))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [1]),
	.datab(\ins[1]~reg0_q ),
	.datac(\writeData~7_combout ),
	.datad(\writeData~8_combout ),
	.cin(gnd),
	.combout(\writeData~12_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~12 .lut_mask = 16'hAC0F;
defparam \writeData~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N18
cycloneive_lcell_comb \writeData~13 (
// Equation(s):
// \writeData~13_combout  = (\WideOr21~3_combout  & ((\writeData~12_combout  & ((\Add3~2_combout ))) # (!\writeData~12_combout  & (\PC[1]~reg0_q )))) # (!\WideOr21~3_combout  & (((\writeData~12_combout ))))

	.dataa(\PC[1]~reg0_q ),
	.datab(\Add3~2_combout ),
	.datac(\WideOr21~3_combout ),
	.datad(\writeData~12_combout ),
	.cin(gnd),
	.combout(\writeData~13_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~13 .lut_mask = 16'hCFA0;
defparam \writeData~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N30
cycloneive_lcell_comb \WideOr22~2 (
// Equation(s):
// \WideOr22~2_combout  = (\S[3]~reg0_q  & ((\S[2]~reg0_q ) # (\S[0]~reg0_q  $ (!\S[1]~reg0_q )))) # (!\S[3]~reg0_q  & (\S[0]~reg0_q  & (\S[1]~reg0_q  & \S[2]~reg0_q )))

	.dataa(\S[3]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr22~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr22~2 .lut_mask = 16'hEA82;
defparam \WideOr22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N8
cycloneive_lcell_comb \WideOr22~3 (
// Equation(s):
// \WideOr22~3_combout  = (!\S[5]~reg0_q  & (!\S[4]~reg0_q  & \WideOr22~2_combout ))

	.dataa(\S[5]~reg0_q ),
	.datab(gnd),
	.datac(\S[4]~reg0_q ),
	.datad(\WideOr22~2_combout ),
	.cin(gnd),
	.combout(\WideOr22~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr22~3 .lut_mask = 16'h0500;
defparam \WideOr22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N0
cycloneive_lcell_comb \writeData~14 (
// Equation(s):
// \writeData~14_combout  = (\WideOr22~3_combout  & ((\writeData~13_combout ))) # (!\WideOr22~3_combout  & (\RiscALU|Mux30~4_combout ))

	.dataa(\RiscALU|Mux30~4_combout ),
	.datab(\writeData~13_combout ),
	.datac(\WideOr22~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writeData~14_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~14 .lut_mask = 16'hCACA;
defparam \writeData~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N8
cycloneive_lcell_comb \RegFile|regs[15][1]~feeder (
// Equation(s):
// \RegFile|regs[15][1]~feeder_combout  = \writeData~14_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\writeData~14_combout ),
	.cin(gnd),
	.combout(\RegFile|regs[15][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[15][1]~feeder .lut_mask = 16'hFF00;
defparam \RegFile|regs[15][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N27
dffeas \RegFile|regs[15][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeData~85_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][17] .is_wysiwyg = "true";
defparam \RegFile|regs[15][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N16
cycloneive_lcell_comb \ALU_in1[3]~33 (
// Equation(s):
// \ALU_in1[3]~33_combout  = (\ALU_in1_con~1_combout  & (readReg2[4])) # (!\ALU_in1_con~1_combout  & ((readReg2[3])))

	.dataa(\ALU_in1_con~1_combout ),
	.datab(gnd),
	.datac(readReg2[4]),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\ALU_in1[3]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[3]~33 .lut_mask = 16'hF5A0;
defparam \ALU_in1[3]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N22
cycloneive_lcell_comb \writeData~137 (
// Equation(s):
// \writeData~137_combout  = (\S[5]~reg0_q ) # (((\S[4]~reg0_q ) # (!\WideOr22~2_combout )) # (!\WideOr21~2_combout ))

	.dataa(\S[5]~reg0_q ),
	.datab(\WideOr21~2_combout ),
	.datac(\S[4]~reg0_q ),
	.datad(\WideOr22~2_combout ),
	.cin(gnd),
	.combout(\writeData~137_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~137 .lut_mask = 16'hFBFF;
defparam \writeData~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N26
cycloneive_lcell_comb \RiscALU|out[22]~149 (
// Equation(s):
// \RiscALU|out[22]~149_combout  = (funct3[0] & ((\ALU_in1[4]~4_combout ) # (\ALU_in1[3]~34_combout )))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(gnd),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|out[22]~149_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[22]~149 .lut_mask = 16'hFA00;
defparam \RiscALU|out[22]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N24
cycloneive_lcell_comb \update~12 (
// Equation(s):
// \update~12_combout  = (\PCcon~3_combout  & ((\Decoder4~4_combout  & (\RiscALU|out[3]~65_combout )) # (!\Decoder4~4_combout  & ((readReg2[3])))))

	.dataa(\PCcon~3_combout ),
	.datab(\RiscALU|out[3]~65_combout ),
	.datac(readReg2[3]),
	.datad(\Decoder4~4_combout ),
	.cin(gnd),
	.combout(\update~12_combout ),
	.cout());
// synopsys translate_off
defparam \update~12 .lut_mask = 16'h88A0;
defparam \update~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N2
cycloneive_lcell_comb \update~13 (
// Equation(s):
// \update~13_combout  = (\update~12_combout ) # ((!\PCcon~3_combout  & (!\update~7_combout  & writeReg[3])))

	.dataa(\PCcon~3_combout ),
	.datab(\update~12_combout ),
	.datac(\update~7_combout ),
	.datad(writeReg[3]),
	.cin(gnd),
	.combout(\update~13_combout ),
	.cout());
// synopsys translate_off
defparam \update~13 .lut_mask = 16'hCDCC;
defparam \update~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N2
cycloneive_lcell_comb \PC[1]~34 (
// Equation(s):
// \PC[1]~34_combout  = (\PC[1]~reg0_q  & ((\update~9_combout  & (\PC[0]~33  & VCC)) # (!\update~9_combout  & (!\PC[0]~33 )))) # (!\PC[1]~reg0_q  & ((\update~9_combout  & (!\PC[0]~33 )) # (!\update~9_combout  & ((\PC[0]~33 ) # (GND)))))
// \PC[1]~35  = CARRY((\PC[1]~reg0_q  & (!\update~9_combout  & !\PC[0]~33 )) # (!\PC[1]~reg0_q  & ((!\PC[0]~33 ) # (!\update~9_combout ))))

	.dataa(\PC[1]~reg0_q ),
	.datab(\update~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[0]~33 ),
	.combout(\PC[1]~34_combout ),
	.cout(\PC[1]~35 ));
// synopsys translate_off
defparam \PC[1]~34 .lut_mask = 16'h9617;
defparam \PC[1]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N4
cycloneive_lcell_comb \PC[2]~36 (
// Equation(s):
// \PC[2]~36_combout  = ((\update~11_combout  $ (\PC[2]~reg0_q  $ (!\PC[1]~35 )))) # (GND)
// \PC[2]~37  = CARRY((\update~11_combout  & ((\PC[2]~reg0_q ) # (!\PC[1]~35 ))) # (!\update~11_combout  & (\PC[2]~reg0_q  & !\PC[1]~35 )))

	.dataa(\update~11_combout ),
	.datab(\PC[2]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[1]~35 ),
	.combout(\PC[2]~36_combout ),
	.cout(\PC[2]~37 ));
// synopsys translate_off
defparam \PC[2]~36 .lut_mask = 16'h698E;
defparam \PC[2]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N6
cycloneive_lcell_comb \PC[3]~38 (
// Equation(s):
// \PC[3]~38_combout  = (\PC[3]~reg0_q  & ((\update~13_combout  & (\PC[2]~37  & VCC)) # (!\update~13_combout  & (!\PC[2]~37 )))) # (!\PC[3]~reg0_q  & ((\update~13_combout  & (!\PC[2]~37 )) # (!\update~13_combout  & ((\PC[2]~37 ) # (GND)))))
// \PC[3]~39  = CARRY((\PC[3]~reg0_q  & (!\update~13_combout  & !\PC[2]~37 )) # (!\PC[3]~reg0_q  & ((!\PC[2]~37 ) # (!\update~13_combout ))))

	.dataa(\PC[3]~reg0_q ),
	.datab(\update~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[2]~37 ),
	.combout(\PC[3]~38_combout ),
	.cout(\PC[3]~39 ));
// synopsys translate_off
defparam \PC[3]~38 .lut_mask = 16'h9617;
defparam \PC[3]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N7
dffeas \PC[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[3]~38_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[3]~reg0 .is_wysiwyg = "true";
defparam \PC[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N4
cycloneive_lcell_comb \Add3~4 (
// Equation(s):
// \Add3~4_combout  = (\PC[2]~reg0_q  & (\Add3~3  $ (GND))) # (!\PC[2]~reg0_q  & (!\Add3~3  & VCC))
// \Add3~5  = CARRY((\PC[2]~reg0_q  & !\Add3~3 ))

	.dataa(\PC[2]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~3 ),
	.combout(\Add3~4_combout ),
	.cout(\Add3~5 ));
// synopsys translate_off
defparam \Add3~4 .lut_mask = 16'hA50A;
defparam \Add3~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N6
cycloneive_lcell_comb \Add3~6 (
// Equation(s):
// \Add3~6_combout  = (\PC[3]~reg0_q  & (!\Add3~5 )) # (!\PC[3]~reg0_q  & ((\Add3~5 ) # (GND)))
// \Add3~7  = CARRY((!\Add3~5 ) # (!\PC[3]~reg0_q ))

	.dataa(\PC[3]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~5 ),
	.combout(\Add3~6_combout ),
	.cout(\Add3~7 ));
// synopsys translate_off
defparam \Add3~6 .lut_mask = 16'h5A5F;
defparam \Add3~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N8
cycloneive_lcell_comb \Add3~8 (
// Equation(s):
// \Add3~8_combout  = (\PC[4]~reg0_q  & (\Add3~7  $ (GND))) # (!\PC[4]~reg0_q  & (!\Add3~7  & VCC))
// \Add3~9  = CARRY((\PC[4]~reg0_q  & !\Add3~7 ))

	.dataa(gnd),
	.datab(\PC[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~7 ),
	.combout(\Add3~8_combout ),
	.cout(\Add3~9 ));
// synopsys translate_off
defparam \Add3~8 .lut_mask = 16'hC30C;
defparam \Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N28
cycloneive_lcell_comb \writeData~22 (
// Equation(s):
// \writeData~22_combout  = (\writeData~7_combout  & (\writeData~8_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [4]))) # (!\writeData~7_combout  & (((\ins[4]~reg0_q )) # (!\writeData~8_combout )))

	.dataa(\writeData~7_combout ),
	.datab(\writeData~8_combout ),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [4]),
	.datad(\ins[4]~reg0_q ),
	.cin(gnd),
	.combout(\writeData~22_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~22 .lut_mask = 16'hD591;
defparam \writeData~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N22
cycloneive_lcell_comb \writeData~23 (
// Equation(s):
// \writeData~23_combout  = (\WideOr21~3_combout  & ((\writeData~22_combout  & (\Add3~8_combout )) # (!\writeData~22_combout  & ((\PC[4]~reg0_q ))))) # (!\WideOr21~3_combout  & (((\writeData~22_combout ))))

	.dataa(\Add3~8_combout ),
	.datab(\WideOr21~3_combout ),
	.datac(\PC[4]~reg0_q ),
	.datad(\writeData~22_combout ),
	.cin(gnd),
	.combout(\writeData~23_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~23 .lut_mask = 16'hBBC0;
defparam \writeData~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N2
cycloneive_lcell_comb \ALU_in1[0]~0 (
// Equation(s):
// \ALU_in1[0]~0_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4]))) # (!\ALU_in1_con~1_combout  & (readReg2[0]))

	.dataa(\ALU_in1_con~1_combout ),
	.datab(readReg2[0]),
	.datac(gnd),
	.datad(readReg2[4]),
	.cin(gnd),
	.combout(\ALU_in1[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[0]~0 .lut_mask = 16'hEE44;
defparam \ALU_in1[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N2
cycloneive_lcell_comb \update~45 (
// Equation(s):
// \update~45_combout  = (\PCcon~3_combout  & (!\Decoder2~1_combout  & \Decoder4~4_combout ))

	.dataa(gnd),
	.datab(\PCcon~3_combout ),
	.datac(\Decoder2~1_combout ),
	.datad(\Decoder4~4_combout ),
	.cin(gnd),
	.combout(\update~45_combout ),
	.cout());
// synopsys translate_off
defparam \update~45 .lut_mask = 16'h0C00;
defparam \update~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N20
cycloneive_lcell_comb \writeData~74 (
// Equation(s):
// \writeData~74_combout  = (((\WideOr21~2_combout  & !\Decoder4~3_combout )) # (!\ins~0_combout )) # (!\WideOr22~2_combout )

	.dataa(\WideOr22~2_combout ),
	.datab(\WideOr21~2_combout ),
	.datac(\ins~0_combout ),
	.datad(\Decoder4~3_combout ),
	.cin(gnd),
	.combout(\writeData~74_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~74 .lut_mask = 16'h5FDF;
defparam \writeData~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N26
cycloneive_lcell_comb \writeData~71 (
// Equation(s):
// \writeData~71_combout  = (funct3[0]) # (((\Decoder4~1_combout ) # (!\ins~0_combout )) # (!\WideOr24~0_combout ))

	.dataa(funct3[0]),
	.datab(\WideOr24~0_combout ),
	.datac(\ins~0_combout ),
	.datad(\Decoder4~1_combout ),
	.cin(gnd),
	.combout(\writeData~71_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~71 .lut_mask = 16'hFFBF;
defparam \writeData~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N0
cycloneive_lcell_comb \writeData~75 (
// Equation(s):
// \writeData~75_combout  = (\writeData~137_combout  & ((\writeData~74_combout ) # ((\writeData~71_combout ) # (!funct3[2]))))

	.dataa(\writeData~74_combout ),
	.datab(\writeData~137_combout ),
	.datac(\writeData~71_combout ),
	.datad(funct3[2]),
	.cin(gnd),
	.combout(\writeData~75_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~75 .lut_mask = 16'hC8CC;
defparam \writeData~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N18
cycloneive_lcell_comb \Selector2~6 (
// Equation(s):
// \Selector2~6_combout  = (\S[1]~reg0_q  & \S[0]~reg0_q )

	.dataa(\S[1]~reg0_q ),
	.datab(gnd),
	.datac(\S[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector2~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~6 .lut_mask = 16'hA0A0;
defparam \Selector2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N12
cycloneive_lcell_comb \writeData~54 (
// Equation(s):
// \writeData~54_combout  = (\WideOr24~0_combout  & (\ins~0_combout  & ((!\Selector2~6_combout ) # (!\Decoder4~0_combout ))))

	.dataa(\Decoder4~0_combout ),
	.datab(\Selector2~6_combout ),
	.datac(\WideOr24~0_combout ),
	.datad(\ins~0_combout ),
	.cin(gnd),
	.combout(\writeData~54_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~54 .lut_mask = 16'h7000;
defparam \writeData~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N4
cycloneive_lcell_comb \writeData~70 (
// Equation(s):
// \writeData~70_combout  = ((funct3[1] & !funct3[0])) # (!\writeData~54_combout )

	.dataa(funct3[1]),
	.datab(gnd),
	.datac(funct3[0]),
	.datad(\writeData~54_combout ),
	.cin(gnd),
	.combout(\writeData~70_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~70 .lut_mask = 16'h0AFF;
defparam \writeData~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N22
cycloneive_lcell_comb \WideOr18~2 (
// Equation(s):
// \WideOr18~2_combout  = (\S[1]~reg0_q  & ((\S[2]~reg0_q ) # ((\S[3]~reg0_q  & \S[0]~reg0_q )))) # (!\S[1]~reg0_q  & ((\S[0]~reg0_q  & ((\S[2]~reg0_q ))) # (!\S[0]~reg0_q  & (\S[3]~reg0_q ))))

	.dataa(\S[1]~reg0_q ),
	.datab(\S[3]~reg0_q ),
	.datac(\S[0]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr18~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr18~2 .lut_mask = 16'hFE84;
defparam \WideOr18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N6
cycloneive_lcell_comb \WideOr18~3 (
// Equation(s):
// \WideOr18~3_combout  = (!\S[5]~reg0_q  & (!\S[4]~reg0_q  & \WideOr18~2_combout ))

	.dataa(\S[5]~reg0_q ),
	.datab(gnd),
	.datac(\S[4]~reg0_q ),
	.datad(\WideOr18~2_combout ),
	.cin(gnd),
	.combout(\WideOr18~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr18~3 .lut_mask = 16'h0500;
defparam \WideOr18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N0
cycloneive_lcell_comb \RegFile|Decoder0~20 (
// Equation(s):
// \RegFile|Decoder0~20_combout  = (!writeReg[1] & (writeReg[3] & (!writeReg[4] & \WideOr18~3_combout )))

	.dataa(writeReg[1]),
	.datab(writeReg[3]),
	.datac(writeReg[4]),
	.datad(\WideOr18~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~20 .lut_mask = 16'h0400;
defparam \RegFile|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N14
cycloneive_lcell_comb \RegFile|Decoder0~24 (
// Equation(s):
// \RegFile|Decoder0~24_combout  = (!writeReg[0] & (!writeReg[2] & \RegFile|Decoder0~20_combout ))

	.dataa(gnd),
	.datab(writeReg[0]),
	.datac(writeReg[2]),
	.datad(\RegFile|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~24 .lut_mask = 16'h0300;
defparam \RegFile|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N23
dffeas \RegFile|regs[8][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][22] .is_wysiwyg = "true";
defparam \RegFile|regs[8][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N10
cycloneive_lcell_comb \RegFile|Decoder0~23 (
// Equation(s):
// \RegFile|Decoder0~23_combout  = (!writeReg[0] & (!writeReg[2] & \RegFile|Decoder0~22_combout ))

	.dataa(writeReg[0]),
	.datab(writeReg[2]),
	.datac(gnd),
	.datad(\RegFile|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~23 .lut_mask = 16'h1100;
defparam \RegFile|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N21
dffeas \RegFile|regs[10][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][22] .is_wysiwyg = "true";
defparam \RegFile|regs[10][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N20
cycloneive_lcell_comb \RegFile|Mux41~10 (
// Equation(s):
// \RegFile|Mux41~10_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|regs[10][22]~q ))) # (!readReg2[1] & (\RegFile|regs[8][22]~q ))))

	.dataa(\RegFile|regs[8][22]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][22]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~10 .lut_mask = 16'hFC22;
defparam \RegFile|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N22
cycloneive_lcell_comb \RegFile|Decoder0~21 (
// Equation(s):
// \RegFile|Decoder0~21_combout  = (!writeReg[2] & (\RegFile|Decoder0~20_combout  & writeReg[0]))

	.dataa(gnd),
	.datab(writeReg[2]),
	.datac(\RegFile|Decoder0~20_combout ),
	.datad(writeReg[0]),
	.cin(gnd),
	.combout(\RegFile|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~21 .lut_mask = 16'h3000;
defparam \RegFile|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N9
dffeas \RegFile|regs[9][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][22] .is_wysiwyg = "true";
defparam \RegFile|regs[9][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N12
cycloneive_lcell_comb \RegFile|Decoder0~25 (
// Equation(s):
// \RegFile|Decoder0~25_combout  = (writeReg[0] & (!writeReg[2] & \RegFile|Decoder0~22_combout ))

	.dataa(writeReg[0]),
	.datab(writeReg[2]),
	.datac(gnd),
	.datad(\RegFile|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~25 .lut_mask = 16'h2200;
defparam \RegFile|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N3
dffeas \RegFile|regs[11][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][22] .is_wysiwyg = "true";
defparam \RegFile|regs[11][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N8
cycloneive_lcell_comb \RegFile|Mux41~11 (
// Equation(s):
// \RegFile|Mux41~11_combout  = (readReg2[0] & ((\RegFile|Mux41~10_combout  & ((\RegFile|regs[11][22]~q ))) # (!\RegFile|Mux41~10_combout  & (\RegFile|regs[9][22]~q )))) # (!readReg2[0] & (\RegFile|Mux41~10_combout ))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux41~10_combout ),
	.datac(\RegFile|regs[9][22]~q ),
	.datad(\RegFile|regs[11][22]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~11 .lut_mask = 16'hEC64;
defparam \RegFile|Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N24
cycloneive_lcell_comb \RegFile|Decoder0~36 (
// Equation(s):
// \RegFile|Decoder0~36_combout  = (writeReg[2] & (\RegFile|Decoder0~20_combout  & !writeReg[0]))

	.dataa(gnd),
	.datab(writeReg[2]),
	.datac(\RegFile|Decoder0~20_combout ),
	.datad(writeReg[0]),
	.cin(gnd),
	.combout(\RegFile|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~36 .lut_mask = 16'h00C0;
defparam \RegFile|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N19
dffeas \RegFile|regs[12][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][22] .is_wysiwyg = "true";
defparam \RegFile|regs[12][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N6
cycloneive_lcell_comb \RegFile|Decoder0~35 (
// Equation(s):
// \RegFile|Decoder0~35_combout  = (writeReg[2] & (writeReg[0] & \RegFile|Decoder0~20_combout ))

	.dataa(writeReg[2]),
	.datab(gnd),
	.datac(writeReg[0]),
	.datad(\RegFile|Decoder0~20_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~35 .lut_mask = 16'hA000;
defparam \RegFile|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N17
dffeas \RegFile|regs[13][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][22] .is_wysiwyg = "true";
defparam \RegFile|regs[13][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N16
cycloneive_lcell_comb \RegFile|Mux41~17 (
// Equation(s):
// \RegFile|Mux41~17_combout  = (readReg2[0] & (((\RegFile|regs[13][22]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[12][22]~q  & ((!readReg2[1]))))

	.dataa(\RegFile|regs[12][22]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[13][22]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~17 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y43_N11
dffeas \RegFile|regs[15][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][22] .is_wysiwyg = "true";
defparam \RegFile|regs[15][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y43_N25
dffeas \RegFile|regs[14][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][22] .is_wysiwyg = "true";
defparam \RegFile|regs[14][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N10
cycloneive_lcell_comb \RegFile|Mux41~18 (
// Equation(s):
// \RegFile|Mux41~18_combout  = (\RegFile|Mux41~17_combout  & (((\RegFile|regs[15][22]~q )) # (!readReg2[1]))) # (!\RegFile|Mux41~17_combout  & (readReg2[1] & ((\RegFile|regs[14][22]~q ))))

	.dataa(\RegFile|Mux41~17_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[15][22]~q ),
	.datad(\RegFile|regs[14][22]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux41~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~18 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux41~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N10
cycloneive_lcell_comb \RegFile|Decoder0~2 (
// Equation(s):
// \RegFile|Decoder0~2_combout  = (!writeReg[1] & (!writeReg[3] & (\ins~0_combout  & \WideOr18~2_combout )))

	.dataa(writeReg[1]),
	.datab(writeReg[3]),
	.datac(\ins~0_combout ),
	.datad(\WideOr18~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~2 .lut_mask = 16'h1000;
defparam \RegFile|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N26
cycloneive_lcell_comb \RegFile|Decoder0~28 (
// Equation(s):
// \RegFile|Decoder0~28_combout  = (writeReg[2] & (!writeReg[4] & (writeReg[0] & \RegFile|Decoder0~2_combout )))

	.dataa(writeReg[2]),
	.datab(writeReg[4]),
	.datac(writeReg[0]),
	.datad(\RegFile|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~28 .lut_mask = 16'h2000;
defparam \RegFile|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N23
dffeas \RegFile|regs[5][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][22] .is_wysiwyg = "true";
defparam \RegFile|regs[5][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N4
cycloneive_lcell_comb \RegFile|Decoder0~29 (
// Equation(s):
// \RegFile|Decoder0~29_combout  = (writeReg[2] & (!writeReg[4] & (!writeReg[0] & \RegFile|Decoder0~2_combout )))

	.dataa(writeReg[2]),
	.datab(writeReg[4]),
	.datac(writeReg[0]),
	.datad(\RegFile|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~29 .lut_mask = 16'h0200;
defparam \RegFile|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N9
dffeas \RegFile|regs[4][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][22] .is_wysiwyg = "true";
defparam \RegFile|regs[4][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N22
cycloneive_lcell_comb \RegFile|Mux41~12 (
// Equation(s):
// \RegFile|Mux41~12_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[5][22]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[4][22]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[5][22]~q ),
	.datad(\RegFile|regs[4][22]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~12 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N18
cycloneive_lcell_comb \RegFile|Decoder0~26 (
// Equation(s):
// \RegFile|Decoder0~26_combout  = (writeReg[1] & (!writeReg[4] & (!writeReg[3] & \WideOr18~3_combout )))

	.dataa(writeReg[1]),
	.datab(writeReg[4]),
	.datac(writeReg[3]),
	.datad(\WideOr18~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~26 .lut_mask = 16'h0200;
defparam \RegFile|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N8
cycloneive_lcell_comb \RegFile|Decoder0~30 (
// Equation(s):
// \RegFile|Decoder0~30_combout  = (writeReg[2] & (\RegFile|Decoder0~26_combout  & writeReg[0]))

	.dataa(gnd),
	.datab(writeReg[2]),
	.datac(\RegFile|Decoder0~26_combout ),
	.datad(writeReg[0]),
	.cin(gnd),
	.combout(\RegFile|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~30 .lut_mask = 16'hC000;
defparam \RegFile|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N15
dffeas \RegFile|regs[7][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][22] .is_wysiwyg = "true";
defparam \RegFile|regs[7][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N22
cycloneive_lcell_comb \RegFile|Decoder0~27 (
// Equation(s):
// \RegFile|Decoder0~27_combout  = (writeReg[2] & (\RegFile|Decoder0~26_combout  & !writeReg[0]))

	.dataa(gnd),
	.datab(writeReg[2]),
	.datac(\RegFile|Decoder0~26_combout ),
	.datad(writeReg[0]),
	.cin(gnd),
	.combout(\RegFile|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~27 .lut_mask = 16'h00C0;
defparam \RegFile|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N21
dffeas \RegFile|regs[6][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][22] .is_wysiwyg = "true";
defparam \RegFile|regs[6][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N20
cycloneive_lcell_comb \RegFile|Mux41~13 (
// Equation(s):
// \RegFile|Mux41~13_combout  = (\RegFile|Mux41~12_combout  & ((\RegFile|regs[7][22]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux41~12_combout  & (((\RegFile|regs[6][22]~q  & readReg2[1]))))

	.dataa(\RegFile|Mux41~12_combout ),
	.datab(\RegFile|regs[7][22]~q ),
	.datac(\RegFile|regs[6][22]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~13 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N12
cycloneive_lcell_comb \RegFile|Decoder0~33 (
// Equation(s):
// \RegFile|Decoder0~33_combout  = (!writeReg[2] & (\RegFile|Decoder0~26_combout  & !writeReg[0]))

	.dataa(gnd),
	.datab(writeReg[2]),
	.datac(\RegFile|Decoder0~26_combout ),
	.datad(writeReg[0]),
	.cin(gnd),
	.combout(\RegFile|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~33 .lut_mask = 16'h0030;
defparam \RegFile|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N3
dffeas \RegFile|regs[2][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][22] .is_wysiwyg = "true";
defparam \RegFile|regs[2][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N26
cycloneive_lcell_comb \RegFile|Decoder0~31 (
// Equation(s):
// \RegFile|Decoder0~31_combout  = (!writeReg[2] & (\RegFile|Decoder0~26_combout  & writeReg[0]))

	.dataa(gnd),
	.datab(writeReg[2]),
	.datac(\RegFile|Decoder0~26_combout ),
	.datad(writeReg[0]),
	.cin(gnd),
	.combout(\RegFile|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~31 .lut_mask = 16'h3000;
defparam \RegFile|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N25
dffeas \RegFile|regs[3][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][22] .is_wysiwyg = "true";
defparam \RegFile|regs[3][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N28
cycloneive_lcell_comb \RegFile|Decoder0~32 (
// Equation(s):
// \RegFile|Decoder0~32_combout  = (!writeReg[2] & (writeReg[0] & (!writeReg[4] & \RegFile|Decoder0~2_combout )))

	.dataa(writeReg[2]),
	.datab(writeReg[0]),
	.datac(writeReg[4]),
	.datad(\RegFile|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~32 .lut_mask = 16'h0400;
defparam \RegFile|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N3
dffeas \RegFile|regs[1][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][22] .is_wysiwyg = "true";
defparam \RegFile|regs[1][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N24
cycloneive_lcell_comb \RegFile|Mux41~14 (
// Equation(s):
// \RegFile|Mux41~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][22]~q )) # (!readReg2[1] & ((\RegFile|regs[1][22]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[3][22]~q ),
	.datad(\RegFile|regs[1][22]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~14 .lut_mask = 16'hA280;
defparam \RegFile|Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N28
cycloneive_lcell_comb \RegFile|Mux41~15 (
// Equation(s):
// \RegFile|Mux41~15_combout  = (\RegFile|Mux41~14_combout ) # ((!readReg2[0] & (readReg2[1] & \RegFile|regs[2][22]~q )))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[2][22]~q ),
	.datad(\RegFile|Mux41~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~15 .lut_mask = 16'hFF40;
defparam \RegFile|Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N6
cycloneive_lcell_comb \RegFile|Mux41~16 (
// Equation(s):
// \RegFile|Mux41~16_combout  = (readReg2[2] & ((\RegFile|Mux41~13_combout ) # ((readReg2[3])))) # (!readReg2[2] & (((!readReg2[3] & \RegFile|Mux41~15_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux41~13_combout ),
	.datac(readReg2[3]),
	.datad(\RegFile|Mux41~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~16 .lut_mask = 16'hADA8;
defparam \RegFile|Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N10
cycloneive_lcell_comb \RegFile|Mux41~19 (
// Equation(s):
// \RegFile|Mux41~19_combout  = (readReg2[3] & ((\RegFile|Mux41~16_combout  & ((\RegFile|Mux41~18_combout ))) # (!\RegFile|Mux41~16_combout  & (\RegFile|Mux41~11_combout )))) # (!readReg2[3] & (((\RegFile|Mux41~16_combout ))))

	.dataa(\RegFile|Mux41~11_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux41~18_combout ),
	.datad(\RegFile|Mux41~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux41~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~19 .lut_mask = 16'hF388;
defparam \RegFile|Mux41~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N20
cycloneive_lcell_comb \ALU_in1[22]~21 (
// Equation(s):
// \ALU_in1[22]~21_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & ((\RegFile|Mux41~9_combout ))) # (!readReg2[4] & (\RegFile|Mux41~19_combout ))))

	.dataa(\RegFile|Mux41~19_combout ),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux41~9_combout ),
	.datad(\ALU_in1_con~1_combout ),
	.cin(gnd),
	.combout(\ALU_in1[22]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[22]~21 .lut_mask = 16'hE200;
defparam \ALU_in1[22]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N10
cycloneive_lcell_comb \RiscALU|a~8 (
// Equation(s):
// \RiscALU|a~8_combout  = (opcode[5] & ((\ALU_in1[22]~21_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(opcode[5]),
	.datad(\ALU_in1[22]~21_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~8_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~8 .lut_mask = 16'hFC0C;
defparam \RiscALU|a~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N6
cycloneive_lcell_comb \RiscALU|out[3]~51 (
// Equation(s):
// \RiscALU|out[3]~51_combout  = (funct3[2] & ((funct3[0]) # (!funct3[1])))

	.dataa(funct3[2]),
	.datab(funct3[0]),
	.datac(funct3[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|out[3]~51_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~51 .lut_mask = 16'h8A8A;
defparam \RiscALU|out[3]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N16
cycloneive_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = (\S[5]~reg0_q ) # (\RiscRam|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(\S[5]~reg0_q ),
	.datac(gnd),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector15~0 .lut_mask = 16'hFFCC;
defparam \Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N10
cycloneive_lcell_comb \readReg1[3]~0 (
// Equation(s):
// \readReg1[3]~0_combout  = (\S[4]~reg0_q  & (((!\S[5]~reg0_q ) # (!\S[3]~reg0_q )) # (!\S[0]~reg0_q ))) # (!\S[4]~reg0_q  & (((\S[3]~reg0_q ) # (\S[5]~reg0_q ))))

	.dataa(\S[0]~reg0_q ),
	.datab(\S[4]~reg0_q ),
	.datac(\S[3]~reg0_q ),
	.datad(\S[5]~reg0_q ),
	.cin(gnd),
	.combout(\readReg1[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \readReg1[3]~0 .lut_mask = 16'h7FFC;
defparam \readReg1[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N4
cycloneive_lcell_comb \readReg1[3]~1 (
// Equation(s):
// \readReg1[3]~1_combout  = (\S[1]~reg0_q  & (!\S[2]~reg0_q  & !\readReg1[3]~0_combout ))

	.dataa(\S[1]~reg0_q ),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\readReg1[3]~0_combout ),
	.cin(gnd),
	.combout(\readReg1[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \readReg1[3]~1 .lut_mask = 16'h0022;
defparam \readReg1[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N17
dffeas \readReg1[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\readReg1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readReg1[0]),
	.prn(vcc));
// synopsys translate_off
defparam \readReg1[0] .is_wysiwyg = "true";
defparam \readReg1[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N30
cycloneive_lcell_comb \RegFile|Decoder0~9 (
// Equation(s):
// \RegFile|Decoder0~9_combout  = (!writeReg[2] & (!writeReg[0] & \RegFile|Decoder0~8_combout ))

	.dataa(gnd),
	.datab(writeReg[2]),
	.datac(writeReg[0]),
	.datad(\RegFile|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~9 .lut_mask = 16'h0300;
defparam \RegFile|Decoder0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N27
dffeas \RegFile|regs[26][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][22] .is_wysiwyg = "true";
defparam \RegFile|regs[26][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N8
cycloneive_lcell_comb \RegFile|Decoder0~6 (
// Equation(s):
// \RegFile|Decoder0~6_combout  = (writeReg[1] & (!writeReg[3] & (writeReg[4] & \WideOr18~3_combout )))

	.dataa(writeReg[1]),
	.datab(writeReg[3]),
	.datac(writeReg[4]),
	.datad(\WideOr18~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~6 .lut_mask = 16'h2000;
defparam \RegFile|Decoder0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N8
cycloneive_lcell_comb \RegFile|Decoder0~10 (
// Equation(s):
// \RegFile|Decoder0~10_combout  = (!writeReg[0] & (!writeReg[2] & \RegFile|Decoder0~6_combout ))

	.dataa(writeReg[0]),
	.datab(writeReg[2]),
	.datac(\RegFile|Decoder0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|Decoder0~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~10 .lut_mask = 16'h1010;
defparam \RegFile|Decoder0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N21
dffeas \RegFile|regs[18][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][22] .is_wysiwyg = "true";
defparam \RegFile|regs[18][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N20
cycloneive_lcell_comb \RegFile|Mux9~2 (
// Equation(s):
// \RegFile|Mux9~2_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[26][22]~q )) # (!readReg1[3] & ((\RegFile|regs[18][22]~q )))))

	.dataa(\RegFile|regs[26][22]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][22]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~2 .lut_mask = 16'hEE30;
defparam \RegFile|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N6
cycloneive_lcell_comb \RegFile|Decoder0~7 (
// Equation(s):
// \RegFile|Decoder0~7_combout  = (!writeReg[0] & (writeReg[2] & \RegFile|Decoder0~6_combout ))

	.dataa(writeReg[0]),
	.datab(writeReg[2]),
	.datac(\RegFile|Decoder0~6_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|Decoder0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~7 .lut_mask = 16'h4040;
defparam \RegFile|Decoder0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N1
dffeas \RegFile|regs[22][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][22] .is_wysiwyg = "true";
defparam \RegFile|regs[22][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N18
cycloneive_lcell_comb \RegFile|Mux9~3 (
// Equation(s):
// \RegFile|Mux9~3_combout  = (\RegFile|Mux9~2_combout  & (((\RegFile|regs[30][22]~q )) # (!readReg1[2]))) # (!\RegFile|Mux9~2_combout  & (readReg1[2] & ((\RegFile|regs[22][22]~q ))))

	.dataa(\RegFile|Mux9~2_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[30][22]~q ),
	.datad(\RegFile|regs[22][22]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~3 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N30
cycloneive_lcell_comb \RegFile|Decoder0~14 (
// Equation(s):
// \RegFile|Decoder0~14_combout  = (!writeReg[2] & (writeReg[4] & (!writeReg[0] & \RegFile|Decoder0~2_combout )))

	.dataa(writeReg[2]),
	.datab(writeReg[4]),
	.datac(writeReg[0]),
	.datad(\RegFile|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~14 .lut_mask = 16'h0400;
defparam \RegFile|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N31
dffeas \RegFile|regs[16][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][22] .is_wysiwyg = "true";
defparam \RegFile|regs[16][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N24
cycloneive_lcell_comb \RegFile|Decoder0~0 (
// Equation(s):
// \RegFile|Decoder0~0_combout  = (!writeReg[1] & (writeReg[3] & (writeReg[4] & \WideOr18~3_combout )))

	.dataa(writeReg[1]),
	.datab(writeReg[3]),
	.datac(writeReg[4]),
	.datad(\WideOr18~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~0 .lut_mask = 16'h4000;
defparam \RegFile|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N8
cycloneive_lcell_comb \RegFile|Decoder0~13 (
// Equation(s):
// \RegFile|Decoder0~13_combout  = (!writeReg[2] & (!writeReg[0] & \RegFile|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(writeReg[2]),
	.datac(writeReg[0]),
	.datad(\RegFile|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~13 .lut_mask = 16'h0300;
defparam \RegFile|Decoder0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N13
dffeas \RegFile|regs[24][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][22] .is_wysiwyg = "true";
defparam \RegFile|regs[24][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N30
cycloneive_lcell_comb \RegFile|Mux9~4 (
// Equation(s):
// \RegFile|Mux9~4_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[24][22]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[16][22]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[16][22]~q ),
	.datad(\RegFile|regs[24][22]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N18
cycloneive_lcell_comb \RegFile|Decoder0~15 (
// Equation(s):
// \RegFile|Decoder0~15_combout  = (writeReg[2] & (!writeReg[0] & \RegFile|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(writeReg[2]),
	.datac(writeReg[0]),
	.datad(\RegFile|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~15 .lut_mask = 16'h0C00;
defparam \RegFile|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N19
dffeas \RegFile|regs[28][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][22] .is_wysiwyg = "true";
defparam \RegFile|regs[28][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N20
cycloneive_lcell_comb \RegFile|Decoder0~12 (
// Equation(s):
// \RegFile|Decoder0~12_combout  = (writeReg[2] & (writeReg[4] & (!writeReg[0] & \RegFile|Decoder0~2_combout )))

	.dataa(writeReg[2]),
	.datab(writeReg[4]),
	.datac(writeReg[0]),
	.datad(\RegFile|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~12 .lut_mask = 16'h0800;
defparam \RegFile|Decoder0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N25
dffeas \RegFile|regs[20][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][22] .is_wysiwyg = "true";
defparam \RegFile|regs[20][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N18
cycloneive_lcell_comb \RegFile|Mux9~5 (
// Equation(s):
// \RegFile|Mux9~5_combout  = (readReg1[2] & ((\RegFile|Mux9~4_combout  & (\RegFile|regs[28][22]~q )) # (!\RegFile|Mux9~4_combout  & ((\RegFile|regs[20][22]~q ))))) # (!readReg1[2] & (\RegFile|Mux9~4_combout ))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux9~4_combout ),
	.datac(\RegFile|regs[28][22]~q ),
	.datad(\RegFile|regs[20][22]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~5 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N28
cycloneive_lcell_comb \RegFile|Mux9~6 (
// Equation(s):
// \RegFile|Mux9~6_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & (\RegFile|Mux9~3_combout )) # (!readReg1[1] & ((\RegFile|Mux9~5_combout )))))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux9~3_combout ),
	.datac(readReg1[1]),
	.datad(\RegFile|Mux9~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~6 .lut_mask = 16'hE5E0;
defparam \RegFile|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N31
dffeas \RegFile|regs[27][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][22] .is_wysiwyg = "true";
defparam \RegFile|regs[27][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N18
cycloneive_lcell_comb \RegFile|Decoder0~19 (
// Equation(s):
// \RegFile|Decoder0~19_combout  = (\RegFile|Decoder0~8_combout  & (writeReg[0] & writeReg[2]))

	.dataa(\RegFile|Decoder0~8_combout ),
	.datab(writeReg[0]),
	.datac(gnd),
	.datad(writeReg[2]),
	.cin(gnd),
	.combout(\RegFile|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~19 .lut_mask = 16'h8800;
defparam \RegFile|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N9
dffeas \RegFile|regs[31][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][22] .is_wysiwyg = "true";
defparam \RegFile|regs[31][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N20
cycloneive_lcell_comb \RegFile|Decoder0~17 (
// Equation(s):
// \RegFile|Decoder0~17_combout  = (\RegFile|Decoder0~6_combout  & (writeReg[0] & writeReg[2]))

	.dataa(\RegFile|Decoder0~6_combout ),
	.datab(writeReg[0]),
	.datac(gnd),
	.datad(writeReg[2]),
	.cin(gnd),
	.combout(\RegFile|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~17 .lut_mask = 16'h8800;
defparam \RegFile|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N5
dffeas \RegFile|regs[23][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][22] .is_wysiwyg = "true";
defparam \RegFile|regs[23][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N4
cycloneive_lcell_comb \RegFile|Decoder0~18 (
// Equation(s):
// \RegFile|Decoder0~18_combout  = (writeReg[0] & (!writeReg[2] & \RegFile|Decoder0~6_combout ))

	.dataa(gnd),
	.datab(writeReg[0]),
	.datac(writeReg[2]),
	.datad(\RegFile|Decoder0~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~18 .lut_mask = 16'h0C00;
defparam \RegFile|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N7
dffeas \RegFile|regs[19][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][22] .is_wysiwyg = "true";
defparam \RegFile|regs[19][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N6
cycloneive_lcell_comb \RegFile|Mux9~7 (
// Equation(s):
// \RegFile|Mux9~7_combout  = (readReg1[2] & ((\RegFile|regs[23][22]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[19][22]~q  & !readReg1[3]))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[23][22]~q ),
	.datac(\RegFile|regs[19][22]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~7 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N8
cycloneive_lcell_comb \RegFile|Mux9~8 (
// Equation(s):
// \RegFile|Mux9~8_combout  = (readReg1[3] & ((\RegFile|Mux9~7_combout  & ((\RegFile|regs[31][22]~q ))) # (!\RegFile|Mux9~7_combout  & (\RegFile|regs[27][22]~q )))) # (!readReg1[3] & (((\RegFile|Mux9~7_combout ))))

	.dataa(\RegFile|regs[27][22]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[31][22]~q ),
	.datad(\RegFile|Mux9~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~8 .lut_mask = 16'hF388;
defparam \RegFile|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N10
cycloneive_lcell_comb \RegFile|Decoder0~1 (
// Equation(s):
// \RegFile|Decoder0~1_combout  = (!writeReg[2] & (writeReg[0] & \RegFile|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(writeReg[2]),
	.datac(writeReg[0]),
	.datad(\RegFile|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~1 .lut_mask = 16'h3000;
defparam \RegFile|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N5
dffeas \RegFile|regs[25][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][22] .is_wysiwyg = "true";
defparam \RegFile|regs[25][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N28
cycloneive_lcell_comb \RegFile|Decoder0~5 (
// Equation(s):
// \RegFile|Decoder0~5_combout  = (writeReg[2] & (writeReg[0] & \RegFile|Decoder0~0_combout ))

	.dataa(gnd),
	.datab(writeReg[2]),
	.datac(writeReg[0]),
	.datad(\RegFile|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~5 .lut_mask = 16'hC000;
defparam \RegFile|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N15
dffeas \RegFile|regs[29][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][22] .is_wysiwyg = "true";
defparam \RegFile|regs[29][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N12
cycloneive_lcell_comb \RegFile|Decoder0~3 (
// Equation(s):
// \RegFile|Decoder0~3_combout  = (writeReg[2] & (writeReg[4] & (writeReg[0] & \RegFile|Decoder0~2_combout )))

	.dataa(writeReg[2]),
	.datab(writeReg[4]),
	.datac(writeReg[0]),
	.datad(\RegFile|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~3 .lut_mask = 16'h8000;
defparam \RegFile|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N15
dffeas \RegFile|regs[21][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][22] .is_wysiwyg = "true";
defparam \RegFile|regs[21][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N22
cycloneive_lcell_comb \RegFile|Decoder0~4 (
// Equation(s):
// \RegFile|Decoder0~4_combout  = (!writeReg[2] & (writeReg[4] & (writeReg[0] & \RegFile|Decoder0~2_combout )))

	.dataa(writeReg[2]),
	.datab(writeReg[4]),
	.datac(writeReg[0]),
	.datad(\RegFile|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~4 .lut_mask = 16'h4000;
defparam \RegFile|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N17
dffeas \RegFile|regs[17][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][22] .is_wysiwyg = "true";
defparam \RegFile|regs[17][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N16
cycloneive_lcell_comb \RegFile|Mux9~0 (
// Equation(s):
// \RegFile|Mux9~0_combout  = (readReg1[2] & ((\RegFile|regs[21][22]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[17][22]~q  & !readReg1[3]))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[21][22]~q ),
	.datac(\RegFile|regs[17][22]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~0 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N14
cycloneive_lcell_comb \RegFile|Mux9~1 (
// Equation(s):
// \RegFile|Mux9~1_combout  = (readReg1[3] & ((\RegFile|Mux9~0_combout  & ((\RegFile|regs[29][22]~q ))) # (!\RegFile|Mux9~0_combout  & (\RegFile|regs[25][22]~q )))) # (!readReg1[3] & (((\RegFile|Mux9~0_combout ))))

	.dataa(\RegFile|regs[25][22]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[29][22]~q ),
	.datad(\RegFile|Mux9~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~1 .lut_mask = 16'hF388;
defparam \RegFile|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N22
cycloneive_lcell_comb \RegFile|Mux9~9 (
// Equation(s):
// \RegFile|Mux9~9_combout  = (readReg1[0] & ((\RegFile|Mux9~6_combout  & (\RegFile|Mux9~8_combout )) # (!\RegFile|Mux9~6_combout  & ((\RegFile|Mux9~1_combout ))))) # (!readReg1[0] & (\RegFile|Mux9~6_combout ))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux9~6_combout ),
	.datac(\RegFile|Mux9~8_combout ),
	.datad(\RegFile|Mux9~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~9 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N18
cycloneive_lcell_comb \RegFile|Mux9~17 (
// Equation(s):
// \RegFile|Mux9~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][22]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][22]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][22]~q ),
	.datad(\RegFile|regs[13][22]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N24
cycloneive_lcell_comb \RegFile|Mux9~18 (
// Equation(s):
// \RegFile|Mux9~18_combout  = (readReg1[1] & ((\RegFile|Mux9~17_combout  & ((\RegFile|regs[15][22]~q ))) # (!\RegFile|Mux9~17_combout  & (\RegFile|regs[14][22]~q )))) # (!readReg1[1] & (\RegFile|Mux9~17_combout ))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux9~17_combout ),
	.datac(\RegFile|regs[14][22]~q ),
	.datad(\RegFile|regs[15][22]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~18 .lut_mask = 16'hEC64;
defparam \RegFile|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N22
cycloneive_lcell_comb \RegFile|Mux9~10 (
// Equation(s):
// \RegFile|Mux9~10_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|regs[10][22]~q ))) # (!readReg1[1] & (\RegFile|regs[8][22]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[8][22]~q ),
	.datad(\RegFile|regs[10][22]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~10 .lut_mask = 16'hDC98;
defparam \RegFile|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N2
cycloneive_lcell_comb \RegFile|Mux9~11 (
// Equation(s):
// \RegFile|Mux9~11_combout  = (readReg1[0] & ((\RegFile|Mux9~10_combout  & ((\RegFile|regs[11][22]~q ))) # (!\RegFile|Mux9~10_combout  & (\RegFile|regs[9][22]~q )))) # (!readReg1[0] & (((\RegFile|Mux9~10_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[9][22]~q ),
	.datac(\RegFile|regs[11][22]~q ),
	.datad(\RegFile|Mux9~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~11 .lut_mask = 16'hF588;
defparam \RegFile|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N8
cycloneive_lcell_comb \RegFile|Mux9~12 (
// Equation(s):
// \RegFile|Mux9~12_combout  = (readReg1[0] & ((\RegFile|regs[5][22]~q ) # ((readReg1[1])))) # (!readReg1[0] & (((\RegFile|regs[4][22]~q  & !readReg1[1]))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[5][22]~q ),
	.datac(\RegFile|regs[4][22]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~12 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N14
cycloneive_lcell_comb \RegFile|Mux9~13 (
// Equation(s):
// \RegFile|Mux9~13_combout  = (readReg1[1] & ((\RegFile|Mux9~12_combout  & ((\RegFile|regs[7][22]~q ))) # (!\RegFile|Mux9~12_combout  & (\RegFile|regs[6][22]~q )))) # (!readReg1[1] & (((\RegFile|Mux9~12_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[6][22]~q ),
	.datac(\RegFile|regs[7][22]~q ),
	.datad(\RegFile|Mux9~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~13 .lut_mask = 16'hF588;
defparam \RegFile|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N2
cycloneive_lcell_comb \RegFile|Mux9~14 (
// Equation(s):
// \RegFile|Mux9~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][22]~q ))) # (!readReg1[1] & (\RegFile|regs[1][22]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[1][22]~q ),
	.datad(\RegFile|regs[3][22]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~14 .lut_mask = 16'hA820;
defparam \RegFile|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N2
cycloneive_lcell_comb \RegFile|Mux9~15 (
// Equation(s):
// \RegFile|Mux9~15_combout  = (\RegFile|Mux9~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][22]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][22]~q ),
	.datad(\RegFile|Mux9~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N14
cycloneive_lcell_comb \RegFile|Mux9~16 (
// Equation(s):
// \RegFile|Mux9~16_combout  = (readReg1[2] & ((\RegFile|Mux9~13_combout ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|Mux9~15_combout  & !readReg1[3]))))

	.dataa(\RegFile|Mux9~13_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux9~15_combout ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~16 .lut_mask = 16'hCCB8;
defparam \RegFile|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N12
cycloneive_lcell_comb \RegFile|Mux9~19 (
// Equation(s):
// \RegFile|Mux9~19_combout  = (readReg1[3] & ((\RegFile|Mux9~16_combout  & (\RegFile|Mux9~18_combout )) # (!\RegFile|Mux9~16_combout  & ((\RegFile|Mux9~11_combout ))))) # (!readReg1[3] & (((\RegFile|Mux9~16_combout ))))

	.dataa(\RegFile|Mux9~18_combout ),
	.datab(\RegFile|Mux9~11_combout ),
	.datac(readReg1[3]),
	.datad(\RegFile|Mux9~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~19 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N22
cycloneive_lcell_comb \RegFile|Mux9~20 (
// Equation(s):
// \RegFile|Mux9~20_combout  = (readReg1[4] & (\RegFile|Mux9~9_combout )) # (!readReg1[4] & ((\RegFile|Mux9~19_combout )))

	.dataa(readReg1[4]),
	.datab(gnd),
	.datac(\RegFile|Mux9~9_combout ),
	.datad(\RegFile|Mux9~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux9~20 .lut_mask = 16'hF5A0;
defparam \RegFile|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N28
cycloneive_lcell_comb \ALU_in1[2]~31 (
// Equation(s):
// \ALU_in1[2]~31_combout  = (\ALU_in1_con~1_combout  & ((!readReg2[4]))) # (!\ALU_in1_con~1_combout  & (readReg2[2]))

	.dataa(\ALU_in1_con~1_combout ),
	.datab(readReg2[2]),
	.datac(gnd),
	.datad(readReg2[4]),
	.cin(gnd),
	.combout(\ALU_in1[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[2]~31 .lut_mask = 16'h44EE;
defparam \ALU_in1[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N18
cycloneive_lcell_comb \RiscALU|out[3]~55 (
// Equation(s):
// \RiscALU|out[3]~55_combout  = (!funct3[2] & (!funct3[1] & funct3[0]))

	.dataa(funct3[2]),
	.datab(gnd),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|out[3]~55_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~55 .lut_mask = 16'h0500;
defparam \RiscALU|out[3]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N2
cycloneive_lcell_comb \RiscALU|out[2]~57 (
// Equation(s):
// \RiscALU|out[2]~57_combout  = (!\RiscALU|out[3]~55_combout  & ((\S[5]~reg0_q ) # ((!\Decoder2~0_combout ) # (!\S[4]~reg0_q ))))

	.dataa(\RiscALU|out[3]~55_combout ),
	.datab(\S[5]~reg0_q ),
	.datac(\S[4]~reg0_q ),
	.datad(\Decoder2~0_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[2]~57_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[2]~57 .lut_mask = 16'h4555;
defparam \RiscALU|out[2]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N11
dffeas \RegFile|regs[12][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][2] .is_wysiwyg = "true";
defparam \RegFile|regs[12][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N10
cycloneive_lcell_comb \RegFile|Mux29~17 (
// Equation(s):
// \RegFile|Mux29~17_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[13][2]~q )) # (!readReg1[0] & ((\RegFile|regs[12][2]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[13][2]~q ),
	.datac(\RegFile|regs[12][2]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~17 .lut_mask = 16'hEE50;
defparam \RegFile|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N11
dffeas \RegFile|regs[14][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][2] .is_wysiwyg = "true";
defparam \RegFile|regs[14][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y43_N13
dffeas \RegFile|regs[15][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][2] .is_wysiwyg = "true";
defparam \RegFile|regs[15][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N10
cycloneive_lcell_comb \RegFile|Mux29~18 (
// Equation(s):
// \RegFile|Mux29~18_combout  = (readReg1[1] & ((\RegFile|Mux29~17_combout  & ((\RegFile|regs[15][2]~q ))) # (!\RegFile|Mux29~17_combout  & (\RegFile|regs[14][2]~q )))) # (!readReg1[1] & (\RegFile|Mux29~17_combout ))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux29~17_combout ),
	.datac(\RegFile|regs[14][2]~q ),
	.datad(\RegFile|regs[15][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~18 .lut_mask = 16'hEC64;
defparam \RegFile|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N3
dffeas \RegFile|regs[8][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][2] .is_wysiwyg = "true";
defparam \RegFile|regs[8][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N1
dffeas \RegFile|regs[10][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][2] .is_wysiwyg = "true";
defparam \RegFile|regs[10][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N2
cycloneive_lcell_comb \RegFile|Mux29~10 (
// Equation(s):
// \RegFile|Mux29~10_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|regs[10][2]~q )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|regs[8][2]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[8][2]~q ),
	.datad(\RegFile|regs[10][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~10 .lut_mask = 16'hBA98;
defparam \RegFile|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N3
dffeas \RegFile|regs[11][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][2] .is_wysiwyg = "true";
defparam \RegFile|regs[11][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N1
dffeas \RegFile|regs[9][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][2] .is_wysiwyg = "true";
defparam \RegFile|regs[9][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N2
cycloneive_lcell_comb \RegFile|Mux29~11 (
// Equation(s):
// \RegFile|Mux29~11_combout  = (\RegFile|Mux29~10_combout  & (((\RegFile|regs[11][2]~q )) # (!readReg1[0]))) # (!\RegFile|Mux29~10_combout  & (readReg1[0] & ((\RegFile|regs[9][2]~q ))))

	.dataa(\RegFile|Mux29~10_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][2]~q ),
	.datad(\RegFile|regs[9][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~11 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N21
dffeas \RegFile|regs[1][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][2] .is_wysiwyg = "true";
defparam \RegFile|regs[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N19
dffeas \RegFile|regs[3][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][2] .is_wysiwyg = "true";
defparam \RegFile|regs[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N20
cycloneive_lcell_comb \RegFile|Mux29~14 (
// Equation(s):
// \RegFile|Mux29~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][2]~q ))) # (!readReg1[1] & (\RegFile|regs[1][2]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[1][2]~q ),
	.datad(\RegFile|regs[3][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~14 .lut_mask = 16'hC840;
defparam \RegFile|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N31
dffeas \RegFile|regs[2][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][2] .is_wysiwyg = "true";
defparam \RegFile|regs[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N30
cycloneive_lcell_comb \RegFile|Mux29~15 (
// Equation(s):
// \RegFile|Mux29~15_combout  = (\RegFile|Mux29~14_combout ) # ((readReg1[1] & (\RegFile|regs[2][2]~q  & !readReg1[0])))

	.dataa(\RegFile|Mux29~14_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[2][2]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~15 .lut_mask = 16'hAAEA;
defparam \RegFile|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N7
dffeas \RegFile|regs[4][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][2] .is_wysiwyg = "true";
defparam \RegFile|regs[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N13
dffeas \RegFile|regs[5][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][2] .is_wysiwyg = "true";
defparam \RegFile|regs[5][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N6
cycloneive_lcell_comb \RegFile|Mux29~12 (
// Equation(s):
// \RegFile|Mux29~12_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[5][2]~q ))) # (!readReg1[0] & (\RegFile|regs[4][2]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[4][2]~q ),
	.datad(\RegFile|regs[5][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~12 .lut_mask = 16'hDC98;
defparam \RegFile|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N19
dffeas \RegFile|regs[7][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][2] .is_wysiwyg = "true";
defparam \RegFile|regs[7][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N25
dffeas \RegFile|regs[6][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][2] .is_wysiwyg = "true";
defparam \RegFile|regs[6][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N18
cycloneive_lcell_comb \RegFile|Mux29~13 (
// Equation(s):
// \RegFile|Mux29~13_combout  = (\RegFile|Mux29~12_combout  & (((\RegFile|regs[7][2]~q )) # (!readReg1[1]))) # (!\RegFile|Mux29~12_combout  & (readReg1[1] & ((\RegFile|regs[6][2]~q ))))

	.dataa(\RegFile|Mux29~12_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][2]~q ),
	.datad(\RegFile|regs[6][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~13 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N0
cycloneive_lcell_comb \RegFile|Mux29~16 (
// Equation(s):
// \RegFile|Mux29~16_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|Mux29~13_combout ))) # (!readReg1[2] & (\RegFile|Mux29~15_combout ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux29~15_combout ),
	.datad(\RegFile|Mux29~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~16 .lut_mask = 16'hDC98;
defparam \RegFile|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N0
cycloneive_lcell_comb \RegFile|Mux29~19 (
// Equation(s):
// \RegFile|Mux29~19_combout  = (readReg1[3] & ((\RegFile|Mux29~16_combout  & (\RegFile|Mux29~18_combout )) # (!\RegFile|Mux29~16_combout  & ((\RegFile|Mux29~11_combout ))))) # (!readReg1[3] & (((\RegFile|Mux29~16_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux29~18_combout ),
	.datac(\RegFile|Mux29~11_combout ),
	.datad(\RegFile|Mux29~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~19 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N25
dffeas \RegFile|regs[17][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][2] .is_wysiwyg = "true";
defparam \RegFile|regs[17][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N21
dffeas \RegFile|regs[21][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][2] .is_wysiwyg = "true";
defparam \RegFile|regs[21][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N24
cycloneive_lcell_comb \RegFile|Mux29~0 (
// Equation(s):
// \RegFile|Mux29~0_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[21][2]~q ))) # (!readReg1[2] & (\RegFile|regs[17][2]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[17][2]~q ),
	.datad(\RegFile|regs[21][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~0 .lut_mask = 16'hDC98;
defparam \RegFile|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N3
dffeas \RegFile|regs[25][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][2] .is_wysiwyg = "true";
defparam \RegFile|regs[25][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N13
dffeas \RegFile|regs[29][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][2] .is_wysiwyg = "true";
defparam \RegFile|regs[29][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N12
cycloneive_lcell_comb \RegFile|Mux29~1 (
// Equation(s):
// \RegFile|Mux29~1_combout  = (\RegFile|Mux29~0_combout  & (((\RegFile|regs[29][2]~q ) # (!readReg1[3])))) # (!\RegFile|Mux29~0_combout  & (\RegFile|regs[25][2]~q  & ((readReg1[3]))))

	.dataa(\RegFile|Mux29~0_combout ),
	.datab(\RegFile|regs[25][2]~q ),
	.datac(\RegFile|regs[29][2]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~1 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N31
dffeas \RegFile|regs[27][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][2] .is_wysiwyg = "true";
defparam \RegFile|regs[27][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N25
dffeas \RegFile|regs[31][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][2] .is_wysiwyg = "true";
defparam \RegFile|regs[31][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N3
dffeas \RegFile|regs[19][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][2] .is_wysiwyg = "true";
defparam \RegFile|regs[19][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N17
dffeas \RegFile|regs[23][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][2] .is_wysiwyg = "true";
defparam \RegFile|regs[23][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N2
cycloneive_lcell_comb \RegFile|Mux29~7 (
// Equation(s):
// \RegFile|Mux29~7_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[23][2]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[19][2]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][2]~q ),
	.datad(\RegFile|regs[23][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N24
cycloneive_lcell_comb \RegFile|Mux29~8 (
// Equation(s):
// \RegFile|Mux29~8_combout  = (readReg1[3] & ((\RegFile|Mux29~7_combout  & ((\RegFile|regs[31][2]~q ))) # (!\RegFile|Mux29~7_combout  & (\RegFile|regs[27][2]~q )))) # (!readReg1[3] & (((\RegFile|Mux29~7_combout ))))

	.dataa(\RegFile|regs[27][2]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[31][2]~q ),
	.datad(\RegFile|Mux29~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~8 .lut_mask = 16'hF388;
defparam \RegFile|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N31
dffeas \RegFile|regs[16][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][2] .is_wysiwyg = "true";
defparam \RegFile|regs[16][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N29
dffeas \RegFile|regs[24][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][2] .is_wysiwyg = "true";
defparam \RegFile|regs[24][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N30
cycloneive_lcell_comb \RegFile|Mux29~4 (
// Equation(s):
// \RegFile|Mux29~4_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[24][2]~q ))) # (!readReg1[3] & (\RegFile|regs[16][2]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][2]~q ),
	.datad(\RegFile|regs[24][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~4 .lut_mask = 16'hDC98;
defparam \RegFile|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N13
dffeas \RegFile|regs[20][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][2] .is_wysiwyg = "true";
defparam \RegFile|regs[20][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N31
dffeas \RegFile|regs[28][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][2] .is_wysiwyg = "true";
defparam \RegFile|regs[28][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N30
cycloneive_lcell_comb \RegFile|Mux29~5 (
// Equation(s):
// \RegFile|Mux29~5_combout  = (\RegFile|Mux29~4_combout  & (((\RegFile|regs[28][2]~q ) # (!readReg1[2])))) # (!\RegFile|Mux29~4_combout  & (\RegFile|regs[20][2]~q  & ((readReg1[2]))))

	.dataa(\RegFile|Mux29~4_combout ),
	.datab(\RegFile|regs[20][2]~q ),
	.datac(\RegFile|regs[28][2]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~5 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N9
dffeas \RegFile|regs[26][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][2] .is_wysiwyg = "true";
defparam \RegFile|regs[26][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N9
dffeas \RegFile|regs[18][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][2] .is_wysiwyg = "true";
defparam \RegFile|regs[18][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N8
cycloneive_lcell_comb \RegFile|Mux29~2 (
// Equation(s):
// \RegFile|Mux29~2_combout  = (readReg1[3] & ((\RegFile|regs[26][2]~q ) # ((readReg1[2])))) # (!readReg1[3] & (((\RegFile|regs[18][2]~q  & !readReg1[2]))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[26][2]~q ),
	.datac(\RegFile|regs[18][2]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~2 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y37_N1
dffeas \RegFile|regs[22][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][2] .is_wysiwyg = "true";
defparam \RegFile|regs[22][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N8
cycloneive_lcell_comb \RegFile|Decoder0~11 (
// Equation(s):
// \RegFile|Decoder0~11_combout  = (!writeReg[0] & (writeReg[2] & \RegFile|Decoder0~8_combout ))

	.dataa(writeReg[0]),
	.datab(writeReg[2]),
	.datac(gnd),
	.datad(\RegFile|Decoder0~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~11 .lut_mask = 16'h4400;
defparam \RegFile|Decoder0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N19
dffeas \RegFile|regs[30][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][2] .is_wysiwyg = "true";
defparam \RegFile|regs[30][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N18
cycloneive_lcell_comb \RegFile|Mux29~3 (
// Equation(s):
// \RegFile|Mux29~3_combout  = (\RegFile|Mux29~2_combout  & (((\RegFile|regs[30][2]~q ) # (!readReg1[2])))) # (!\RegFile|Mux29~2_combout  & (\RegFile|regs[22][2]~q  & ((readReg1[2]))))

	.dataa(\RegFile|Mux29~2_combout ),
	.datab(\RegFile|regs[22][2]~q ),
	.datac(\RegFile|regs[30][2]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~3 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N20
cycloneive_lcell_comb \RegFile|Mux29~6 (
// Equation(s):
// \RegFile|Mux29~6_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|Mux29~3_combout ))) # (!readReg1[1] & (\RegFile|Mux29~5_combout ))))

	.dataa(\RegFile|Mux29~5_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|Mux29~3_combout ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~6 .lut_mask = 16'hFC22;
defparam \RegFile|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N10
cycloneive_lcell_comb \RegFile|Mux29~9 (
// Equation(s):
// \RegFile|Mux29~9_combout  = (\RegFile|Mux29~6_combout  & (((\RegFile|Mux29~8_combout ) # (!readReg1[0])))) # (!\RegFile|Mux29~6_combout  & (\RegFile|Mux29~1_combout  & ((readReg1[0]))))

	.dataa(\RegFile|Mux29~1_combout ),
	.datab(\RegFile|Mux29~8_combout ),
	.datac(\RegFile|Mux29~6_combout ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~9 .lut_mask = 16'hCAF0;
defparam \RegFile|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N2
cycloneive_lcell_comb \RegFile|Mux29~20 (
// Equation(s):
// \RegFile|Mux29~20_combout  = (readReg1[4] & ((\RegFile|Mux29~9_combout ))) # (!readReg1[4] & (\RegFile|Mux29~19_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux29~19_combout ),
	.datac(readReg1[4]),
	.datad(\RegFile|Mux29~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux29~20 .lut_mask = 16'hFC0C;
defparam \RegFile|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N0
cycloneive_lcell_comb \RiscALU|out[3]~53 (
// Equation(s):
// \RiscALU|out[3]~53_combout  = (funct3[2] & funct3[1])

	.dataa(funct3[2]),
	.datab(gnd),
	.datac(funct3[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|out[3]~53_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~53 .lut_mask = 16'hA0A0;
defparam \RiscALU|out[3]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N14
cycloneive_lcell_comb \RiscALU|Add0~8 (
// Equation(s):
// \RiscALU|Add0~8_combout  = \ALU_in1[2]~32_combout  $ (((opcode[5] & \upperBit~q )))

	.dataa(opcode[5]),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(gnd),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~8 .lut_mask = 16'h66CC;
defparam \RiscALU|Add0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N4
cycloneive_lcell_comb \ALU_in1[1]~2 (
// Equation(s):
// \ALU_in1[1]~2_combout  = (\ALU_in1_con~1_combout  & (readReg2[4])) # (!\ALU_in1_con~1_combout  & ((readReg2[1])))

	.dataa(\ALU_in1_con~1_combout ),
	.datab(readReg2[4]),
	.datac(readReg2[1]),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_in1[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[1]~2 .lut_mask = 16'hD8D8;
defparam \ALU_in1[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N15
dffeas \RegFile|regs[29][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][1] .is_wysiwyg = "true";
defparam \RegFile|regs[29][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N29
dffeas \RegFile|regs[21][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][1] .is_wysiwyg = "true";
defparam \RegFile|regs[21][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N7
dffeas \RegFile|regs[25][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][1] .is_wysiwyg = "true";
defparam \RegFile|regs[25][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N13
dffeas \RegFile|regs[17][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][1] .is_wysiwyg = "true";
defparam \RegFile|regs[17][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N6
cycloneive_lcell_comb \RegFile|Mux62~0 (
// Equation(s):
// \RegFile|Mux62~0_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[25][1]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[17][1]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[25][1]~q ),
	.datad(\RegFile|regs[17][1]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~0 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N28
cycloneive_lcell_comb \RegFile|Mux62~1 (
// Equation(s):
// \RegFile|Mux62~1_combout  = (readReg2[2] & ((\RegFile|Mux62~0_combout  & (\RegFile|regs[29][1]~q )) # (!\RegFile|Mux62~0_combout  & ((\RegFile|regs[21][1]~q ))))) # (!readReg2[2] & (((\RegFile|Mux62~0_combout ))))

	.dataa(\RegFile|regs[29][1]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][1]~q ),
	.datad(\RegFile|Mux62~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~1 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N27
dffeas \RegFile|regs[31][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][1] .is_wysiwyg = "true";
defparam \RegFile|regs[31][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N31
dffeas \RegFile|regs[19][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][1] .is_wysiwyg = "true";
defparam \RegFile|regs[19][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N13
dffeas \RegFile|regs[27][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][1] .is_wysiwyg = "true";
defparam \RegFile|regs[27][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N12
cycloneive_lcell_comb \RegFile|Mux62~7 (
// Equation(s):
// \RegFile|Mux62~7_combout  = (readReg2[3] & (((\RegFile|regs[27][1]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[19][1]~q  & ((!readReg2[2]))))

	.dataa(\RegFile|regs[19][1]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][1]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~7 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N17
dffeas \RegFile|regs[23][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][1] .is_wysiwyg = "true";
defparam \RegFile|regs[23][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N16
cycloneive_lcell_comb \RegFile|Mux62~8 (
// Equation(s):
// \RegFile|Mux62~8_combout  = (\RegFile|Mux62~7_combout  & ((\RegFile|regs[31][1]~q ) # ((!readReg2[2])))) # (!\RegFile|Mux62~7_combout  & (((\RegFile|regs[23][1]~q  & readReg2[2]))))

	.dataa(\RegFile|regs[31][1]~q ),
	.datab(\RegFile|Mux62~7_combout ),
	.datac(\RegFile|regs[23][1]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~8 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N19
dffeas \RegFile|regs[16][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][1] .is_wysiwyg = "true";
defparam \RegFile|regs[16][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N25
dffeas \RegFile|regs[20][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][1] .is_wysiwyg = "true";
defparam \RegFile|regs[20][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N24
cycloneive_lcell_comb \RegFile|Mux62~4 (
// Equation(s):
// \RegFile|Mux62~4_combout  = (readReg2[3] & (((readReg2[2])))) # (!readReg2[3] & ((readReg2[2] & ((\RegFile|regs[20][1]~q ))) # (!readReg2[2] & (\RegFile|regs[16][1]~q ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[16][1]~q ),
	.datac(\RegFile|regs[20][1]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~4 .lut_mask = 16'hFA44;
defparam \RegFile|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y38_N9
dffeas \RegFile|regs[24][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][1] .is_wysiwyg = "true";
defparam \RegFile|regs[24][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N25
dffeas \RegFile|regs[28][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][1] .is_wysiwyg = "true";
defparam \RegFile|regs[28][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N8
cycloneive_lcell_comb \RegFile|Mux62~5 (
// Equation(s):
// \RegFile|Mux62~5_combout  = (readReg2[3] & ((\RegFile|Mux62~4_combout  & ((\RegFile|regs[28][1]~q ))) # (!\RegFile|Mux62~4_combout  & (\RegFile|regs[24][1]~q )))) # (!readReg2[3] & (\RegFile|Mux62~4_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux62~4_combout ),
	.datac(\RegFile|regs[24][1]~q ),
	.datad(\RegFile|regs[28][1]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~5 .lut_mask = 16'hEC64;
defparam \RegFile|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N23
dffeas \RegFile|regs[30][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][1] .is_wysiwyg = "true";
defparam \RegFile|regs[30][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N5
dffeas \RegFile|regs[26][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][1] .is_wysiwyg = "true";
defparam \RegFile|regs[26][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N13
dffeas \RegFile|regs[22][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][1] .is_wysiwyg = "true";
defparam \RegFile|regs[22][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N7
dffeas \RegFile|regs[18][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][1] .is_wysiwyg = "true";
defparam \RegFile|regs[18][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N12
cycloneive_lcell_comb \RegFile|Mux62~2 (
// Equation(s):
// \RegFile|Mux62~2_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[22][1]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[18][1]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[22][1]~q ),
	.datad(\RegFile|regs[18][1]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N4
cycloneive_lcell_comb \RegFile|Mux62~3 (
// Equation(s):
// \RegFile|Mux62~3_combout  = (readReg2[3] & ((\RegFile|Mux62~2_combout  & (\RegFile|regs[30][1]~q )) # (!\RegFile|Mux62~2_combout  & ((\RegFile|regs[26][1]~q ))))) # (!readReg2[3] & (((\RegFile|Mux62~2_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[30][1]~q ),
	.datac(\RegFile|regs[26][1]~q ),
	.datad(\RegFile|Mux62~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~3 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N10
cycloneive_lcell_comb \RegFile|Mux62~6 (
// Equation(s):
// \RegFile|Mux62~6_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|Mux62~3_combout ))) # (!readReg2[1] & (\RegFile|Mux62~5_combout ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|Mux62~5_combout ),
	.datad(\RegFile|Mux62~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~6 .lut_mask = 16'hDC98;
defparam \RegFile|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N28
cycloneive_lcell_comb \RegFile|Mux62~9 (
// Equation(s):
// \RegFile|Mux62~9_combout  = (readReg2[0] & ((\RegFile|Mux62~6_combout  & ((\RegFile|Mux62~8_combout ))) # (!\RegFile|Mux62~6_combout  & (\RegFile|Mux62~1_combout )))) # (!readReg2[0] & (((\RegFile|Mux62~6_combout ))))

	.dataa(\RegFile|Mux62~1_combout ),
	.datab(\RegFile|Mux62~8_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux62~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~9 .lut_mask = 16'hCFA0;
defparam \RegFile|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N0
cycloneive_lcell_comb \ALU_in1[1]~3 (
// Equation(s):
// \ALU_in1[1]~3_combout  = (\ALU_in1[1]~2_combout  & (((\RegFile|Mux62~9_combout ) # (!\ALU_in1_con~1_combout )))) # (!\ALU_in1[1]~2_combout  & (\RegFile|Mux62~19_combout  & (\ALU_in1_con~1_combout )))

	.dataa(\ALU_in1[1]~2_combout ),
	.datab(\RegFile|Mux62~19_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\RegFile|Mux62~9_combout ),
	.cin(gnd),
	.combout(\ALU_in1[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[1]~3 .lut_mask = 16'hEA4A;
defparam \ALU_in1[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N12
cycloneive_lcell_comb \RiscALU|Add0~5 (
// Equation(s):
// \RiscALU|Add0~5_combout  = \ALU_in1[1]~3_combout  $ (((opcode[5] & \upperBit~q )))

	.dataa(opcode[5]),
	.datab(gnd),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~5 .lut_mask = 16'h5AF0;
defparam \RiscALU|Add0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N6
cycloneive_lcell_comb \RegFile|Mux30~2 (
// Equation(s):
// \RegFile|Mux30~2_combout  = (readReg1[3] & (((readReg1[2])))) # (!readReg1[3] & ((readReg1[2] & (\RegFile|regs[22][1]~q )) # (!readReg1[2] & ((\RegFile|regs[18][1]~q )))))

	.dataa(\RegFile|regs[22][1]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[18][1]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~2 .lut_mask = 16'hEE30;
defparam \RegFile|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N22
cycloneive_lcell_comb \RegFile|Mux30~3 (
// Equation(s):
// \RegFile|Mux30~3_combout  = (readReg1[3] & ((\RegFile|Mux30~2_combout  & ((\RegFile|regs[30][1]~q ))) # (!\RegFile|Mux30~2_combout  & (\RegFile|regs[26][1]~q )))) # (!readReg1[3] & (((\RegFile|Mux30~2_combout ))))

	.dataa(\RegFile|regs[26][1]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[30][1]~q ),
	.datad(\RegFile|Mux30~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~3 .lut_mask = 16'hF388;
defparam \RegFile|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N18
cycloneive_lcell_comb \RegFile|Mux30~4 (
// Equation(s):
// \RegFile|Mux30~4_combout  = (readReg1[2] & ((\RegFile|regs[20][1]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[16][1]~q  & !readReg1[3]))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[20][1]~q ),
	.datac(\RegFile|regs[16][1]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~4 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N24
cycloneive_lcell_comb \RegFile|Mux30~5 (
// Equation(s):
// \RegFile|Mux30~5_combout  = (readReg1[3] & ((\RegFile|Mux30~4_combout  & ((\RegFile|regs[28][1]~q ))) # (!\RegFile|Mux30~4_combout  & (\RegFile|regs[24][1]~q )))) # (!readReg1[3] & (((\RegFile|Mux30~4_combout ))))

	.dataa(\RegFile|regs[24][1]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[28][1]~q ),
	.datad(\RegFile|Mux30~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~5 .lut_mask = 16'hF388;
defparam \RegFile|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N8
cycloneive_lcell_comb \RegFile|Mux30~6 (
// Equation(s):
// \RegFile|Mux30~6_combout  = (readReg1[1] & ((\RegFile|Mux30~3_combout ) # ((readReg1[0])))) # (!readReg1[1] & (((!readReg1[0] & \RegFile|Mux30~5_combout ))))

	.dataa(\RegFile|Mux30~3_combout ),
	.datab(readReg1[1]),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux30~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~6 .lut_mask = 16'hCBC8;
defparam \RegFile|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N12
cycloneive_lcell_comb \RegFile|Mux30~0 (
// Equation(s):
// \RegFile|Mux30~0_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[25][1]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[17][1]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[17][1]~q ),
	.datad(\RegFile|regs[25][1]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~0 .lut_mask = 16'hBA98;
defparam \RegFile|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N14
cycloneive_lcell_comb \RegFile|Mux30~1 (
// Equation(s):
// \RegFile|Mux30~1_combout  = (\RegFile|Mux30~0_combout  & (((\RegFile|regs[29][1]~q )) # (!readReg1[2]))) # (!\RegFile|Mux30~0_combout  & (readReg1[2] & ((\RegFile|regs[21][1]~q ))))

	.dataa(\RegFile|Mux30~0_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[29][1]~q ),
	.datad(\RegFile|regs[21][1]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~1 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N30
cycloneive_lcell_comb \RegFile|Mux30~7 (
// Equation(s):
// \RegFile|Mux30~7_combout  = (readReg1[3] & ((\RegFile|regs[27][1]~q ) # ((readReg1[2])))) # (!readReg1[3] & (((\RegFile|regs[19][1]~q  & !readReg1[2]))))

	.dataa(\RegFile|regs[27][1]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][1]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~7 .lut_mask = 16'hCCB8;
defparam \RegFile|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N26
cycloneive_lcell_comb \RegFile|Mux30~8 (
// Equation(s):
// \RegFile|Mux30~8_combout  = (readReg1[2] & ((\RegFile|Mux30~7_combout  & ((\RegFile|regs[31][1]~q ))) # (!\RegFile|Mux30~7_combout  & (\RegFile|regs[23][1]~q )))) # (!readReg1[2] & (((\RegFile|Mux30~7_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[23][1]~q ),
	.datac(\RegFile|regs[31][1]~q ),
	.datad(\RegFile|Mux30~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~8 .lut_mask = 16'hF588;
defparam \RegFile|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N16
cycloneive_lcell_comb \RegFile|Mux30~9 (
// Equation(s):
// \RegFile|Mux30~9_combout  = (\RegFile|Mux30~6_combout  & (((\RegFile|Mux30~8_combout )) # (!readReg1[0]))) # (!\RegFile|Mux30~6_combout  & (readReg1[0] & (\RegFile|Mux30~1_combout )))

	.dataa(\RegFile|Mux30~6_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|Mux30~1_combout ),
	.datad(\RegFile|Mux30~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~9 .lut_mask = 16'hEA62;
defparam \RegFile|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N19
dffeas \RegFile|regs[14][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][1] .is_wysiwyg = "true";
defparam \RegFile|regs[14][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N15
dffeas \RegFile|regs[12][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][1] .is_wysiwyg = "true";
defparam \RegFile|regs[12][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N13
dffeas \RegFile|regs[13][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][1] .is_wysiwyg = "true";
defparam \RegFile|regs[13][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N14
cycloneive_lcell_comb \RegFile|Mux30~17 (
// Equation(s):
// \RegFile|Mux30~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][1]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][1]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][1]~q ),
	.datad(\RegFile|regs[13][1]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N18
cycloneive_lcell_comb \RegFile|Mux30~18 (
// Equation(s):
// \RegFile|Mux30~18_combout  = (readReg1[1] & ((\RegFile|Mux30~17_combout  & (\RegFile|regs[15][1]~q )) # (!\RegFile|Mux30~17_combout  & ((\RegFile|regs[14][1]~q ))))) # (!readReg1[1] & (((\RegFile|Mux30~17_combout ))))

	.dataa(\RegFile|regs[15][1]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[14][1]~q ),
	.datad(\RegFile|Mux30~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~18 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N13
dffeas \RegFile|regs[9][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][1] .is_wysiwyg = "true";
defparam \RegFile|regs[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N23
dffeas \RegFile|regs[11][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][1] .is_wysiwyg = "true";
defparam \RegFile|regs[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N5
dffeas \RegFile|regs[10][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][1] .is_wysiwyg = "true";
defparam \RegFile|regs[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N7
dffeas \RegFile|regs[8][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][1] .is_wysiwyg = "true";
defparam \RegFile|regs[8][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N6
cycloneive_lcell_comb \RegFile|Mux30~12 (
// Equation(s):
// \RegFile|Mux30~12_combout  = (readReg1[1] & ((\RegFile|regs[10][1]~q ) # ((readReg1[0])))) # (!readReg1[1] & (((\RegFile|regs[8][1]~q  & !readReg1[0]))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[10][1]~q ),
	.datac(\RegFile|regs[8][1]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~12 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N22
cycloneive_lcell_comb \RegFile|Mux30~13 (
// Equation(s):
// \RegFile|Mux30~13_combout  = (readReg1[0] & ((\RegFile|Mux30~12_combout  & ((\RegFile|regs[11][1]~q ))) # (!\RegFile|Mux30~12_combout  & (\RegFile|regs[9][1]~q )))) # (!readReg1[0] & (((\RegFile|Mux30~12_combout ))))

	.dataa(\RegFile|regs[9][1]~q ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][1]~q ),
	.datad(\RegFile|Mux30~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~13 .lut_mask = 16'hF388;
defparam \RegFile|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N31
dffeas \RegFile|regs[1][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][1] .is_wysiwyg = "true";
defparam \RegFile|regs[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N13
dffeas \RegFile|regs[3][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][1] .is_wysiwyg = "true";
defparam \RegFile|regs[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N30
cycloneive_lcell_comb \RegFile|Mux30~14 (
// Equation(s):
// \RegFile|Mux30~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][1]~q ))) # (!readReg1[1] & (\RegFile|regs[1][1]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[1][1]~q ),
	.datad(\RegFile|regs[3][1]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~14 .lut_mask = 16'hA820;
defparam \RegFile|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N19
dffeas \RegFile|regs[2][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][1] .is_wysiwyg = "true";
defparam \RegFile|regs[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N18
cycloneive_lcell_comb \RegFile|Mux30~15 (
// Equation(s):
// \RegFile|Mux30~15_combout  = (\RegFile|Mux30~14_combout ) # ((readReg1[1] & (\RegFile|regs[2][1]~q  & !readReg1[0])))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux30~14_combout ),
	.datac(\RegFile|regs[2][1]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~15 .lut_mask = 16'hCCEC;
defparam \RegFile|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N4
cycloneive_lcell_comb \RegFile|Mux30~16 (
// Equation(s):
// \RegFile|Mux30~16_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|Mux30~13_combout )) # (!readReg1[3] & ((\RegFile|Mux30~15_combout )))))

	.dataa(\RegFile|Mux30~13_combout ),
	.datab(readReg1[2]),
	.datac(readReg1[3]),
	.datad(\RegFile|Mux30~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~16 .lut_mask = 16'hE3E0;
defparam \RegFile|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N3
dffeas \RegFile|regs[4][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][1] .is_wysiwyg = "true";
defparam \RegFile|regs[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N25
dffeas \RegFile|regs[5][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][1] .is_wysiwyg = "true";
defparam \RegFile|regs[5][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N2
cycloneive_lcell_comb \RegFile|Mux30~10 (
// Equation(s):
// \RegFile|Mux30~10_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[5][1]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[4][1]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[4][1]~q ),
	.datad(\RegFile|regs[5][1]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~10 .lut_mask = 16'hBA98;
defparam \RegFile|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N29
dffeas \RegFile|regs[6][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][1] .is_wysiwyg = "true";
defparam \RegFile|regs[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N25
dffeas \RegFile|regs[7][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~14_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][1] .is_wysiwyg = "true";
defparam \RegFile|regs[7][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N24
cycloneive_lcell_comb \RegFile|Mux30~11 (
// Equation(s):
// \RegFile|Mux30~11_combout  = (\RegFile|Mux30~10_combout  & (((\RegFile|regs[7][1]~q ) # (!readReg1[1])))) # (!\RegFile|Mux30~10_combout  & (\RegFile|regs[6][1]~q  & ((readReg1[1]))))

	.dataa(\RegFile|Mux30~10_combout ),
	.datab(\RegFile|regs[6][1]~q ),
	.datac(\RegFile|regs[7][1]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~11 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N30
cycloneive_lcell_comb \RegFile|Mux30~19 (
// Equation(s):
// \RegFile|Mux30~19_combout  = (readReg1[2] & ((\RegFile|Mux30~16_combout  & (\RegFile|Mux30~18_combout )) # (!\RegFile|Mux30~16_combout  & ((\RegFile|Mux30~11_combout ))))) # (!readReg1[2] & (((\RegFile|Mux30~16_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux30~18_combout ),
	.datac(\RegFile|Mux30~16_combout ),
	.datad(\RegFile|Mux30~11_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~19 .lut_mask = 16'hDAD0;
defparam \RegFile|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N16
cycloneive_lcell_comb \RegFile|Mux30~20 (
// Equation(s):
// \RegFile|Mux30~20_combout  = (readReg1[4] & (\RegFile|Mux30~9_combout )) # (!readReg1[4] & ((\RegFile|Mux30~19_combout )))

	.dataa(\RegFile|Mux30~9_combout ),
	.datab(\RegFile|Mux30~19_combout ),
	.datac(readReg1[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux30~20 .lut_mask = 16'hACAC;
defparam \RegFile|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N2
cycloneive_lcell_comb \RiscALU|Add0~0 (
// Equation(s):
// \RiscALU|Add0~0_combout  = \ALU_in1[0]~1_combout  $ (((opcode[5] & \upperBit~q )))

	.dataa(opcode[5]),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(gnd),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~0 .lut_mask = 16'h66CC;
defparam \RiscALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N16
cycloneive_lcell_comb \RiscALU|Add0~2 (
// Equation(s):
// \RiscALU|Add0~2_cout  = CARRY((\upperBit~q  & opcode[5]))

	.dataa(\upperBit~q ),
	.datab(opcode[5]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\RiscALU|Add0~2_cout ));
// synopsys translate_off
defparam \RiscALU|Add0~2 .lut_mask = 16'h0088;
defparam \RiscALU|Add0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N18
cycloneive_lcell_comb \RiscALU|Add0~3 (
// Equation(s):
// \RiscALU|Add0~3_combout  = (\RegFile|Mux31~20_combout  & ((\RiscALU|Add0~0_combout  & (\RiscALU|Add0~2_cout  & VCC)) # (!\RiscALU|Add0~0_combout  & (!\RiscALU|Add0~2_cout )))) # (!\RegFile|Mux31~20_combout  & ((\RiscALU|Add0~0_combout  & 
// (!\RiscALU|Add0~2_cout )) # (!\RiscALU|Add0~0_combout  & ((\RiscALU|Add0~2_cout ) # (GND)))))
// \RiscALU|Add0~4  = CARRY((\RegFile|Mux31~20_combout  & (!\RiscALU|Add0~0_combout  & !\RiscALU|Add0~2_cout )) # (!\RegFile|Mux31~20_combout  & ((!\RiscALU|Add0~2_cout ) # (!\RiscALU|Add0~0_combout ))))

	.dataa(\RegFile|Mux31~20_combout ),
	.datab(\RiscALU|Add0~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~2_cout ),
	.combout(\RiscALU|Add0~3_combout ),
	.cout(\RiscALU|Add0~4 ));
// synopsys translate_off
defparam \RiscALU|Add0~3 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N20
cycloneive_lcell_comb \RiscALU|Add0~6 (
// Equation(s):
// \RiscALU|Add0~6_combout  = ((\RiscALU|Add0~5_combout  $ (\RegFile|Mux30~20_combout  $ (!\RiscALU|Add0~4 )))) # (GND)
// \RiscALU|Add0~7  = CARRY((\RiscALU|Add0~5_combout  & ((\RegFile|Mux30~20_combout ) # (!\RiscALU|Add0~4 ))) # (!\RiscALU|Add0~5_combout  & (\RegFile|Mux30~20_combout  & !\RiscALU|Add0~4 )))

	.dataa(\RiscALU|Add0~5_combout ),
	.datab(\RegFile|Mux30~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~4 ),
	.combout(\RiscALU|Add0~6_combout ),
	.cout(\RiscALU|Add0~7 ));
// synopsys translate_off
defparam \RiscALU|Add0~6 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N22
cycloneive_lcell_comb \RiscALU|Add0~9 (
// Equation(s):
// \RiscALU|Add0~9_combout  = (\RegFile|Mux29~20_combout  & ((\RiscALU|Add0~8_combout  & (\RiscALU|Add0~7  & VCC)) # (!\RiscALU|Add0~8_combout  & (!\RiscALU|Add0~7 )))) # (!\RegFile|Mux29~20_combout  & ((\RiscALU|Add0~8_combout  & (!\RiscALU|Add0~7 )) # 
// (!\RiscALU|Add0~8_combout  & ((\RiscALU|Add0~7 ) # (GND)))))
// \RiscALU|Add0~10  = CARRY((\RegFile|Mux29~20_combout  & (!\RiscALU|Add0~8_combout  & !\RiscALU|Add0~7 )) # (!\RegFile|Mux29~20_combout  & ((!\RiscALU|Add0~7 ) # (!\RiscALU|Add0~8_combout ))))

	.dataa(\RegFile|Mux29~20_combout ),
	.datab(\RiscALU|Add0~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~7 ),
	.combout(\RiscALU|Add0~9_combout ),
	.cout(\RiscALU|Add0~10 ));
// synopsys translate_off
defparam \RiscALU|Add0~9 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N22
cycloneive_lcell_comb \RiscALU|out[25]~202 (
// Equation(s):
// \RiscALU|out[25]~202_combout  = (\ALU_in1[4]~4_combout ) # ((\ALU_in1[2]~32_combout  & !\ALU_in1[3]~34_combout ))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(gnd),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\ALU_in1[4]~4_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[25]~202_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[25]~202 .lut_mask = 16'hFF0A;
defparam \RiscALU|out[25]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y41_N16
cycloneive_lcell_comb \RiscALU|out[7]~67 (
// Equation(s):
// \RiscALU|out[7]~67_combout  = (\ALU_in1[4]~4_combout ) # ((\ALU_in1_con~1_combout  & (\RegFile|Mux60~20_combout )) # (!\ALU_in1_con~1_combout  & ((readReg2[3]))))

	.dataa(\ALU_in1_con~1_combout ),
	.datab(\RegFile|Mux60~20_combout ),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RiscALU|out[7]~67_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[7]~67 .lut_mask = 16'hFDF8;
defparam \RiscALU|out[7]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N14
cycloneive_lcell_comb \RiscALU|ShiftLeft0~85 (
// Equation(s):
// \RiscALU|ShiftLeft0~85_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux9~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux7~20_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\RegFile|Mux7~20_combout ),
	.datad(\RegFile|Mux9~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~85_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~85 .lut_mask = 16'hFC30;
defparam \RiscALU|ShiftLeft0~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N31
dffeas \RegFile|regs[8][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][21] .is_wysiwyg = "true";
defparam \RegFile|regs[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N29
dffeas \RegFile|regs[10][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][21] .is_wysiwyg = "true";
defparam \RegFile|regs[10][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N30
cycloneive_lcell_comb \RegFile|Mux10~12 (
// Equation(s):
// \RegFile|Mux10~12_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|regs[10][21]~q ))) # (!readReg1[1] & (\RegFile|regs[8][21]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[8][21]~q ),
	.datad(\RegFile|regs[10][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~12 .lut_mask = 16'hDC98;
defparam \RegFile|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N5
dffeas \RegFile|regs[9][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][21] .is_wysiwyg = "true";
defparam \RegFile|regs[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N7
dffeas \RegFile|regs[11][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][21] .is_wysiwyg = "true";
defparam \RegFile|regs[11][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N6
cycloneive_lcell_comb \RegFile|Mux10~13 (
// Equation(s):
// \RegFile|Mux10~13_combout  = (\RegFile|Mux10~12_combout  & (((\RegFile|regs[11][21]~q ) # (!readReg1[0])))) # (!\RegFile|Mux10~12_combout  & (\RegFile|regs[9][21]~q  & ((readReg1[0]))))

	.dataa(\RegFile|Mux10~12_combout ),
	.datab(\RegFile|regs[9][21]~q ),
	.datac(\RegFile|regs[11][21]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~13 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N29
dffeas \RegFile|regs[2][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][21] .is_wysiwyg = "true";
defparam \RegFile|regs[2][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N5
dffeas \RegFile|regs[3][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][21] .is_wysiwyg = "true";
defparam \RegFile|regs[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N23
dffeas \RegFile|regs[1][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][21] .is_wysiwyg = "true";
defparam \RegFile|regs[1][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N22
cycloneive_lcell_comb \RegFile|Mux10~14 (
// Equation(s):
// \RegFile|Mux10~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][21]~q )) # (!readReg1[1] & ((\RegFile|regs[1][21]~q )))))

	.dataa(\RegFile|regs[3][21]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[1][21]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~14 .lut_mask = 16'hB800;
defparam \RegFile|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N28
cycloneive_lcell_comb \RegFile|Mux10~15 (
// Equation(s):
// \RegFile|Mux10~15_combout  = (\RegFile|Mux10~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][21]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][21]~q ),
	.datad(\RegFile|Mux10~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N22
cycloneive_lcell_comb \RegFile|Mux10~16 (
// Equation(s):
// \RegFile|Mux10~16_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|Mux10~13_combout )) # (!readReg1[3] & ((\RegFile|Mux10~15_combout )))))

	.dataa(\RegFile|Mux10~13_combout ),
	.datab(readReg1[2]),
	.datac(readReg1[3]),
	.datad(\RegFile|Mux10~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~16 .lut_mask = 16'hE3E0;
defparam \RegFile|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y40_N13
dffeas \RegFile|regs[6][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][21] .is_wysiwyg = "true";
defparam \RegFile|regs[6][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N23
dffeas \RegFile|regs[7][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][21] .is_wysiwyg = "true";
defparam \RegFile|regs[7][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N5
dffeas \RegFile|regs[5][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][21] .is_wysiwyg = "true";
defparam \RegFile|regs[5][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N30
cycloneive_lcell_comb \RegFile|Mux10~10 (
// Equation(s):
// \RegFile|Mux10~10_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[5][21]~q )) # (!readReg1[0] & ((\RegFile|regs[4][21]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[5][21]~q ),
	.datac(\RegFile|regs[4][21]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~10 .lut_mask = 16'hEE50;
defparam \RegFile|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N22
cycloneive_lcell_comb \RegFile|Mux10~11 (
// Equation(s):
// \RegFile|Mux10~11_combout  = (readReg1[1] & ((\RegFile|Mux10~10_combout  & ((\RegFile|regs[7][21]~q ))) # (!\RegFile|Mux10~10_combout  & (\RegFile|regs[6][21]~q )))) # (!readReg1[1] & (((\RegFile|Mux10~10_combout ))))

	.dataa(\RegFile|regs[6][21]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][21]~q ),
	.datad(\RegFile|Mux10~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~11 .lut_mask = 16'hF388;
defparam \RegFile|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y39_N31
dffeas \RegFile|regs[12][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][21] .is_wysiwyg = "true";
defparam \RegFile|regs[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N21
dffeas \RegFile|regs[13][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][21] .is_wysiwyg = "true";
defparam \RegFile|regs[13][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N30
cycloneive_lcell_comb \RegFile|Mux10~17 (
// Equation(s):
// \RegFile|Mux10~17_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[13][21]~q ))) # (!readReg1[0] & (\RegFile|regs[12][21]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[12][21]~q ),
	.datad(\RegFile|regs[13][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~17 .lut_mask = 16'hDC98;
defparam \RegFile|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N1
dffeas \RegFile|regs[14][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][21] .is_wysiwyg = "true";
defparam \RegFile|regs[14][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N8
cycloneive_lcell_comb \RegFile|regs[15][21]~feeder (
// Equation(s):
// \RegFile|regs[15][21]~feeder_combout  = \writeData~99_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\writeData~99_combout ),
	.cin(gnd),
	.combout(\RegFile|regs[15][21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[15][21]~feeder .lut_mask = 16'hFF00;
defparam \RegFile|regs[15][21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N9
dffeas \RegFile|regs[15][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|regs[15][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][21] .is_wysiwyg = "true";
defparam \RegFile|regs[15][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N0
cycloneive_lcell_comb \RegFile|Mux10~18 (
// Equation(s):
// \RegFile|Mux10~18_combout  = (\RegFile|Mux10~17_combout  & (((\RegFile|regs[15][21]~q )) # (!readReg1[1]))) # (!\RegFile|Mux10~17_combout  & (readReg1[1] & (\RegFile|regs[14][21]~q )))

	.dataa(\RegFile|Mux10~17_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[14][21]~q ),
	.datad(\RegFile|regs[15][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~18 .lut_mask = 16'hEA62;
defparam \RegFile|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N8
cycloneive_lcell_comb \RegFile|Mux10~19 (
// Equation(s):
// \RegFile|Mux10~19_combout  = (\RegFile|Mux10~16_combout  & (((\RegFile|Mux10~18_combout ) # (!readReg1[2])))) # (!\RegFile|Mux10~16_combout  & (\RegFile|Mux10~11_combout  & ((readReg1[2]))))

	.dataa(\RegFile|Mux10~16_combout ),
	.datab(\RegFile|Mux10~11_combout ),
	.datac(\RegFile|Mux10~18_combout ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~19 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N19
dffeas \RegFile|regs[16][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][21] .is_wysiwyg = "true";
defparam \RegFile|regs[16][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N1
dffeas \RegFile|regs[20][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][21] .is_wysiwyg = "true";
defparam \RegFile|regs[20][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N18
cycloneive_lcell_comb \RegFile|Mux10~4 (
// Equation(s):
// \RegFile|Mux10~4_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[20][21]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[16][21]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][21]~q ),
	.datad(\RegFile|regs[20][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N3
dffeas \RegFile|regs[24][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][21] .is_wysiwyg = "true";
defparam \RegFile|regs[24][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N13
dffeas \RegFile|regs[28][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][21] .is_wysiwyg = "true";
defparam \RegFile|regs[28][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N12
cycloneive_lcell_comb \RegFile|Mux10~5 (
// Equation(s):
// \RegFile|Mux10~5_combout  = (\RegFile|Mux10~4_combout  & (((\RegFile|regs[28][21]~q ) # (!readReg1[3])))) # (!\RegFile|Mux10~4_combout  & (\RegFile|regs[24][21]~q  & ((readReg1[3]))))

	.dataa(\RegFile|Mux10~4_combout ),
	.datab(\RegFile|regs[24][21]~q ),
	.datac(\RegFile|regs[28][21]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~5 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N13
dffeas \RegFile|regs[18][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][21] .is_wysiwyg = "true";
defparam \RegFile|regs[18][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N19
dffeas \RegFile|regs[22][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][21] .is_wysiwyg = "true";
defparam \RegFile|regs[22][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N12
cycloneive_lcell_comb \RegFile|Mux10~2 (
// Equation(s):
// \RegFile|Mux10~2_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[22][21]~q ))) # (!readReg1[2] & (\RegFile|regs[18][21]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][21]~q ),
	.datad(\RegFile|regs[22][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N3
dffeas \RegFile|regs[30][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][21] .is_wysiwyg = "true";
defparam \RegFile|regs[30][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N3
dffeas \RegFile|regs[26][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][21] .is_wysiwyg = "true";
defparam \RegFile|regs[26][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N2
cycloneive_lcell_comb \RegFile|Mux10~3 (
// Equation(s):
// \RegFile|Mux10~3_combout  = (\RegFile|Mux10~2_combout  & (((\RegFile|regs[30][21]~q )) # (!readReg1[3]))) # (!\RegFile|Mux10~2_combout  & (readReg1[3] & ((\RegFile|regs[26][21]~q ))))

	.dataa(\RegFile|Mux10~2_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[30][21]~q ),
	.datad(\RegFile|regs[26][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~3 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N14
cycloneive_lcell_comb \RegFile|Mux10~6 (
// Equation(s):
// \RegFile|Mux10~6_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|Mux10~3_combout ))) # (!readReg1[1] & (\RegFile|Mux10~5_combout ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|Mux10~5_combout ),
	.datad(\RegFile|Mux10~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~6 .lut_mask = 16'hDC98;
defparam \RegFile|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N7
dffeas \RegFile|regs[17][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][21] .is_wysiwyg = "true";
defparam \RegFile|regs[17][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N13
dffeas \RegFile|regs[25][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][21] .is_wysiwyg = "true";
defparam \RegFile|regs[25][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N6
cycloneive_lcell_comb \RegFile|Mux10~0 (
// Equation(s):
// \RegFile|Mux10~0_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[25][21]~q ))) # (!readReg1[3] & (\RegFile|regs[17][21]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[17][21]~q ),
	.datad(\RegFile|regs[25][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~0 .lut_mask = 16'hDC98;
defparam \RegFile|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N27
dffeas \RegFile|regs[29][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][21] .is_wysiwyg = "true";
defparam \RegFile|regs[29][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N11
dffeas \RegFile|regs[21][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][21] .is_wysiwyg = "true";
defparam \RegFile|regs[21][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N26
cycloneive_lcell_comb \RegFile|Mux10~1 (
// Equation(s):
// \RegFile|Mux10~1_combout  = (\RegFile|Mux10~0_combout  & (((\RegFile|regs[29][21]~q )) # (!readReg1[2]))) # (!\RegFile|Mux10~0_combout  & (readReg1[2] & ((\RegFile|regs[21][21]~q ))))

	.dataa(\RegFile|Mux10~0_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[29][21]~q ),
	.datad(\RegFile|regs[21][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~1 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N5
dffeas \RegFile|regs[23][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][21] .is_wysiwyg = "true";
defparam \RegFile|regs[23][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N21
dffeas \RegFile|regs[31][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][21] .is_wysiwyg = "true";
defparam \RegFile|regs[31][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N15
dffeas \RegFile|regs[19][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][21] .is_wysiwyg = "true";
defparam \RegFile|regs[19][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N9
dffeas \RegFile|regs[27][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][21] .is_wysiwyg = "true";
defparam \RegFile|regs[27][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N14
cycloneive_lcell_comb \RegFile|Mux10~7 (
// Equation(s):
// \RegFile|Mux10~7_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[27][21]~q ))) # (!readReg1[3] & (\RegFile|regs[19][21]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][21]~q ),
	.datad(\RegFile|regs[27][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~7 .lut_mask = 16'hDC98;
defparam \RegFile|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N20
cycloneive_lcell_comb \RegFile|Mux10~8 (
// Equation(s):
// \RegFile|Mux10~8_combout  = (readReg1[2] & ((\RegFile|Mux10~7_combout  & ((\RegFile|regs[31][21]~q ))) # (!\RegFile|Mux10~7_combout  & (\RegFile|regs[23][21]~q )))) # (!readReg1[2] & (((\RegFile|Mux10~7_combout ))))

	.dataa(\RegFile|regs[23][21]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[31][21]~q ),
	.datad(\RegFile|Mux10~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~8 .lut_mask = 16'hF388;
defparam \RegFile|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N16
cycloneive_lcell_comb \RegFile|Mux10~9 (
// Equation(s):
// \RegFile|Mux10~9_combout  = (readReg1[0] & ((\RegFile|Mux10~6_combout  & ((\RegFile|Mux10~8_combout ))) # (!\RegFile|Mux10~6_combout  & (\RegFile|Mux10~1_combout )))) # (!readReg1[0] & (\RegFile|Mux10~6_combout ))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux10~6_combout ),
	.datac(\RegFile|Mux10~1_combout ),
	.datad(\RegFile|Mux10~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~9 .lut_mask = 16'hEC64;
defparam \RegFile|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N2
cycloneive_lcell_comb \RegFile|Mux10~20 (
// Equation(s):
// \RegFile|Mux10~20_combout  = (readReg1[4] & ((\RegFile|Mux10~9_combout ))) # (!readReg1[4] & (\RegFile|Mux10~19_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux10~19_combout ),
	.datac(readReg1[4]),
	.datad(\RegFile|Mux10~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux10~20 .lut_mask = 16'hFC0C;
defparam \RegFile|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N21
dffeas \RegFile|regs[12][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][23] .is_wysiwyg = "true";
defparam \RegFile|regs[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N11
dffeas \RegFile|regs[13][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][23] .is_wysiwyg = "true";
defparam \RegFile|regs[13][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N20
cycloneive_lcell_comb \RegFile|Mux8~17 (
// Equation(s):
// \RegFile|Mux8~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][23]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][23]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][23]~q ),
	.datad(\RegFile|regs[13][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N27
dffeas \RegFile|regs[15][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][23] .is_wysiwyg = "true";
defparam \RegFile|regs[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y40_N11
dffeas \RegFile|regs[14][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][23] .is_wysiwyg = "true";
defparam \RegFile|regs[14][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N10
cycloneive_lcell_comb \RegFile|Mux8~18 (
// Equation(s):
// \RegFile|Mux8~18_combout  = (\RegFile|Mux8~17_combout  & ((\RegFile|regs[15][23]~q ) # ((!readReg1[1])))) # (!\RegFile|Mux8~17_combout  & (((\RegFile|regs[14][23]~q  & readReg1[1]))))

	.dataa(\RegFile|Mux8~17_combout ),
	.datab(\RegFile|regs[15][23]~q ),
	.datac(\RegFile|regs[14][23]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~18 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N11
dffeas \RegFile|regs[4][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][23] .is_wysiwyg = "true";
defparam \RegFile|regs[4][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N9
dffeas \RegFile|regs[5][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][23] .is_wysiwyg = "true";
defparam \RegFile|regs[5][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N10
cycloneive_lcell_comb \RegFile|Mux8~10 (
// Equation(s):
// \RegFile|Mux8~10_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[5][23]~q ))) # (!readReg1[0] & (\RegFile|regs[4][23]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[4][23]~q ),
	.datad(\RegFile|regs[5][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~10 .lut_mask = 16'hDC98;
defparam \RegFile|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N31
dffeas \RegFile|regs[7][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][23] .is_wysiwyg = "true";
defparam \RegFile|regs[7][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N21
dffeas \RegFile|regs[6][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][23] .is_wysiwyg = "true";
defparam \RegFile|regs[6][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N30
cycloneive_lcell_comb \RegFile|Mux8~11 (
// Equation(s):
// \RegFile|Mux8~11_combout  = (\RegFile|Mux8~10_combout  & (((\RegFile|regs[7][23]~q )) # (!readReg1[1]))) # (!\RegFile|Mux8~10_combout  & (readReg1[1] & ((\RegFile|regs[6][23]~q ))))

	.dataa(\RegFile|Mux8~10_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][23]~q ),
	.datad(\RegFile|regs[6][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~11 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y37_N15
dffeas \RegFile|regs[8][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][23] .is_wysiwyg = "true";
defparam \RegFile|regs[8][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N21
dffeas \RegFile|regs[10][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][23] .is_wysiwyg = "true";
defparam \RegFile|regs[10][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N14
cycloneive_lcell_comb \RegFile|Mux8~12 (
// Equation(s):
// \RegFile|Mux8~12_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|regs[10][23]~q )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|regs[8][23]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[8][23]~q ),
	.datad(\RegFile|regs[10][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~12 .lut_mask = 16'hBA98;
defparam \RegFile|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N3
dffeas \RegFile|regs[11][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][23] .is_wysiwyg = "true";
defparam \RegFile|regs[11][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N17
dffeas \RegFile|regs[9][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][23] .is_wysiwyg = "true";
defparam \RegFile|regs[9][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N2
cycloneive_lcell_comb \RegFile|Mux8~13 (
// Equation(s):
// \RegFile|Mux8~13_combout  = (\RegFile|Mux8~12_combout  & (((\RegFile|regs[11][23]~q )) # (!readReg1[0]))) # (!\RegFile|Mux8~12_combout  & (readReg1[0] & ((\RegFile|regs[9][23]~q ))))

	.dataa(\RegFile|Mux8~12_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][23]~q ),
	.datad(\RegFile|regs[9][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~13 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N7
dffeas \RegFile|regs[1][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][23] .is_wysiwyg = "true";
defparam \RegFile|regs[1][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N13
dffeas \RegFile|regs[3][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][23] .is_wysiwyg = "true";
defparam \RegFile|regs[3][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N6
cycloneive_lcell_comb \RegFile|Mux8~14 (
// Equation(s):
// \RegFile|Mux8~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][23]~q ))) # (!readReg1[1] & (\RegFile|regs[1][23]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[1][23]~q ),
	.datad(\RegFile|regs[3][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~14 .lut_mask = 16'hC840;
defparam \RegFile|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N9
dffeas \RegFile|regs[2][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][23] .is_wysiwyg = "true";
defparam \RegFile|regs[2][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N8
cycloneive_lcell_comb \RegFile|Mux8~15 (
// Equation(s):
// \RegFile|Mux8~15_combout  = (\RegFile|Mux8~14_combout ) # ((!readReg1[0] & (\RegFile|regs[2][23]~q  & readReg1[1])))

	.dataa(\RegFile|Mux8~14_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][23]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~15 .lut_mask = 16'hBAAA;
defparam \RegFile|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N6
cycloneive_lcell_comb \RegFile|Mux8~16 (
// Equation(s):
// \RegFile|Mux8~16_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & (\RegFile|Mux8~13_combout )) # (!readReg1[3] & ((\RegFile|Mux8~15_combout )))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|Mux8~13_combout ),
	.datad(\RegFile|Mux8~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~16 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N0
cycloneive_lcell_comb \RegFile|Mux8~19 (
// Equation(s):
// \RegFile|Mux8~19_combout  = (readReg1[2] & ((\RegFile|Mux8~16_combout  & (\RegFile|Mux8~18_combout )) # (!\RegFile|Mux8~16_combout  & ((\RegFile|Mux8~11_combout ))))) # (!readReg1[2] & (((\RegFile|Mux8~16_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux8~18_combout ),
	.datac(\RegFile|Mux8~11_combout ),
	.datad(\RegFile|Mux8~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~19 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N27
dffeas \RegFile|regs[25][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][23] .is_wysiwyg = "true";
defparam \RegFile|regs[25][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N21
dffeas \RegFile|regs[17][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][23] .is_wysiwyg = "true";
defparam \RegFile|regs[17][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N20
cycloneive_lcell_comb \RegFile|Mux8~0 (
// Equation(s):
// \RegFile|Mux8~0_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[25][23]~q )) # (!readReg1[3] & ((\RegFile|regs[17][23]~q )))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[25][23]~q ),
	.datac(\RegFile|regs[17][23]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~0 .lut_mask = 16'hEE50;
defparam \RegFile|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N11
dffeas \RegFile|regs[29][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][23] .is_wysiwyg = "true";
defparam \RegFile|regs[29][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N25
dffeas \RegFile|regs[21][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][23] .is_wysiwyg = "true";
defparam \RegFile|regs[21][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N10
cycloneive_lcell_comb \RegFile|Mux8~1 (
// Equation(s):
// \RegFile|Mux8~1_combout  = (readReg1[2] & ((\RegFile|Mux8~0_combout  & (\RegFile|regs[29][23]~q )) # (!\RegFile|Mux8~0_combout  & ((\RegFile|regs[21][23]~q ))))) # (!readReg1[2] & (\RegFile|Mux8~0_combout ))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux8~0_combout ),
	.datac(\RegFile|regs[29][23]~q ),
	.datad(\RegFile|regs[21][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~1 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N5
dffeas \RegFile|regs[26][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][23] .is_wysiwyg = "true";
defparam \RegFile|regs[26][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N23
dffeas \RegFile|regs[30][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][23] .is_wysiwyg = "true";
defparam \RegFile|regs[30][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N15
dffeas \RegFile|regs[18][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][23] .is_wysiwyg = "true";
defparam \RegFile|regs[18][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N13
dffeas \RegFile|regs[22][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][23] .is_wysiwyg = "true";
defparam \RegFile|regs[22][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N14
cycloneive_lcell_comb \RegFile|Mux8~2 (
// Equation(s):
// \RegFile|Mux8~2_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[22][23]~q ))) # (!readReg1[2] & (\RegFile|regs[18][23]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][23]~q ),
	.datad(\RegFile|regs[22][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N22
cycloneive_lcell_comb \RegFile|Mux8~3 (
// Equation(s):
// \RegFile|Mux8~3_combout  = (readReg1[3] & ((\RegFile|Mux8~2_combout  & ((\RegFile|regs[30][23]~q ))) # (!\RegFile|Mux8~2_combout  & (\RegFile|regs[26][23]~q )))) # (!readReg1[3] & (((\RegFile|Mux8~2_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[26][23]~q ),
	.datac(\RegFile|regs[30][23]~q ),
	.datad(\RegFile|Mux8~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~3 .lut_mask = 16'hF588;
defparam \RegFile|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N27
dffeas \RegFile|regs[20][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][23] .is_wysiwyg = "true";
defparam \RegFile|regs[20][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N21
dffeas \RegFile|regs[16][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][23] .is_wysiwyg = "true";
defparam \RegFile|regs[16][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N20
cycloneive_lcell_comb \RegFile|Mux8~4 (
// Equation(s):
// \RegFile|Mux8~4_combout  = (readReg1[3] & (((readReg1[2])))) # (!readReg1[3] & ((readReg1[2] & (\RegFile|regs[20][23]~q )) # (!readReg1[2] & ((\RegFile|regs[16][23]~q )))))

	.dataa(\RegFile|regs[20][23]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][23]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~4 .lut_mask = 16'hEE30;
defparam \RegFile|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N13
dffeas \RegFile|regs[24][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][23] .is_wysiwyg = "true";
defparam \RegFile|regs[24][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N22
cycloneive_lcell_comb \RegFile|Mux8~5 (
// Equation(s):
// \RegFile|Mux8~5_combout  = (\RegFile|Mux8~4_combout  & (((\RegFile|regs[28][23]~q )) # (!readReg1[3]))) # (!\RegFile|Mux8~4_combout  & (readReg1[3] & ((\RegFile|regs[24][23]~q ))))

	.dataa(\RegFile|Mux8~4_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[28][23]~q ),
	.datad(\RegFile|regs[24][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~5 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N20
cycloneive_lcell_comb \RegFile|Mux8~6 (
// Equation(s):
// \RegFile|Mux8~6_combout  = (readReg1[1] & ((\RegFile|Mux8~3_combout ) # ((readReg1[0])))) # (!readReg1[1] & (((!readReg1[0] & \RegFile|Mux8~5_combout ))))

	.dataa(\RegFile|Mux8~3_combout ),
	.datab(readReg1[1]),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux8~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~6 .lut_mask = 16'hCBC8;
defparam \RegFile|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N27
dffeas \RegFile|regs[23][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][23] .is_wysiwyg = "true";
defparam \RegFile|regs[23][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N23
dffeas \RegFile|regs[19][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][23] .is_wysiwyg = "true";
defparam \RegFile|regs[19][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N29
dffeas \RegFile|regs[27][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][23] .is_wysiwyg = "true";
defparam \RegFile|regs[27][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N22
cycloneive_lcell_comb \RegFile|Mux8~7 (
// Equation(s):
// \RegFile|Mux8~7_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[27][23]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[19][23]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[19][23]~q ),
	.datad(\RegFile|regs[27][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N13
dffeas \RegFile|regs[31][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][23] .is_wysiwyg = "true";
defparam \RegFile|regs[31][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N12
cycloneive_lcell_comb \RegFile|Mux8~8 (
// Equation(s):
// \RegFile|Mux8~8_combout  = (\RegFile|Mux8~7_combout  & (((\RegFile|regs[31][23]~q ) # (!readReg1[2])))) # (!\RegFile|Mux8~7_combout  & (\RegFile|regs[23][23]~q  & ((readReg1[2]))))

	.dataa(\RegFile|regs[23][23]~q ),
	.datab(\RegFile|Mux8~7_combout ),
	.datac(\RegFile|regs[31][23]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~8 .lut_mask = 16'hE2CC;
defparam \RegFile|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N22
cycloneive_lcell_comb \RegFile|Mux8~9 (
// Equation(s):
// \RegFile|Mux8~9_combout  = (\RegFile|Mux8~6_combout  & (((\RegFile|Mux8~8_combout ) # (!readReg1[0])))) # (!\RegFile|Mux8~6_combout  & (\RegFile|Mux8~1_combout  & (readReg1[0])))

	.dataa(\RegFile|Mux8~1_combout ),
	.datab(\RegFile|Mux8~6_combout ),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux8~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~9 .lut_mask = 16'hEC2C;
defparam \RegFile|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N0
cycloneive_lcell_comb \RegFile|Mux8~20 (
// Equation(s):
// \RegFile|Mux8~20_combout  = (readReg1[4] & ((\RegFile|Mux8~9_combout ))) # (!readReg1[4] & (\RegFile|Mux8~19_combout ))

	.dataa(readReg1[4]),
	.datab(\RegFile|Mux8~19_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux8~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux8~20 .lut_mask = 16'hEE44;
defparam \RegFile|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N18
cycloneive_lcell_comb \RiscALU|ShiftLeft0~82 (
// Equation(s):
// \RiscALU|ShiftLeft0~82_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux10~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux8~20_combout )))

	.dataa(\RegFile|Mux10~20_combout ),
	.datab(gnd),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RegFile|Mux8~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~82_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~82 .lut_mask = 16'hAFA0;
defparam \RiscALU|ShiftLeft0~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N8
cycloneive_lcell_comb \RiscALU|ShiftLeft0~86 (
// Equation(s):
// \RiscALU|ShiftLeft0~86_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~82_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~85_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftLeft0~85_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftLeft0~82_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~86_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~86 .lut_mask = 16'hFC0C;
defparam \RiscALU|ShiftLeft0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N23
dffeas \RegFile|regs[25][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][14] .is_wysiwyg = "true";
defparam \RegFile|regs[25][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N9
dffeas \RegFile|regs[29][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][14] .is_wysiwyg = "true";
defparam \RegFile|regs[29][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N19
dffeas \RegFile|regs[21][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][14] .is_wysiwyg = "true";
defparam \RegFile|regs[21][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N3
dffeas \RegFile|regs[17][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][14] .is_wysiwyg = "true";
defparam \RegFile|regs[17][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N2
cycloneive_lcell_comb \RegFile|Mux17~0 (
// Equation(s):
// \RegFile|Mux17~0_combout  = (readReg1[2] & ((\RegFile|regs[21][14]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[17][14]~q  & !readReg1[3]))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[21][14]~q ),
	.datac(\RegFile|regs[17][14]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~0 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N8
cycloneive_lcell_comb \RegFile|Mux17~1 (
// Equation(s):
// \RegFile|Mux17~1_combout  = (readReg1[3] & ((\RegFile|Mux17~0_combout  & ((\RegFile|regs[29][14]~q ))) # (!\RegFile|Mux17~0_combout  & (\RegFile|regs[25][14]~q )))) # (!readReg1[3] & (((\RegFile|Mux17~0_combout ))))

	.dataa(\RegFile|regs[25][14]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[29][14]~q ),
	.datad(\RegFile|Mux17~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~1 .lut_mask = 16'hF388;
defparam \RegFile|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N17
dffeas \RegFile|regs[27][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][14] .is_wysiwyg = "true";
defparam \RegFile|regs[27][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N27
dffeas \RegFile|regs[31][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][14] .is_wysiwyg = "true";
defparam \RegFile|regs[31][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N9
dffeas \RegFile|regs[23][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][14] .is_wysiwyg = "true";
defparam \RegFile|regs[23][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N19
dffeas \RegFile|regs[19][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][14] .is_wysiwyg = "true";
defparam \RegFile|regs[19][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N18
cycloneive_lcell_comb \RegFile|Mux17~7 (
// Equation(s):
// \RegFile|Mux17~7_combout  = (readReg1[2] & ((\RegFile|regs[23][14]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[19][14]~q  & !readReg1[3]))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[23][14]~q ),
	.datac(\RegFile|regs[19][14]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~7 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N26
cycloneive_lcell_comb \RegFile|Mux17~8 (
// Equation(s):
// \RegFile|Mux17~8_combout  = (readReg1[3] & ((\RegFile|Mux17~7_combout  & ((\RegFile|regs[31][14]~q ))) # (!\RegFile|Mux17~7_combout  & (\RegFile|regs[27][14]~q )))) # (!readReg1[3] & (((\RegFile|Mux17~7_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[27][14]~q ),
	.datac(\RegFile|regs[31][14]~q ),
	.datad(\RegFile|Mux17~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~8 .lut_mask = 16'hF588;
defparam \RegFile|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N13
dffeas \RegFile|regs[22][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][14] .is_wysiwyg = "true";
defparam \RegFile|regs[22][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N7
dffeas \RegFile|regs[30][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][14] .is_wysiwyg = "true";
defparam \RegFile|regs[30][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N3
dffeas \RegFile|regs[18][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][14] .is_wysiwyg = "true";
defparam \RegFile|regs[18][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N25
dffeas \RegFile|regs[26][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][14] .is_wysiwyg = "true";
defparam \RegFile|regs[26][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N2
cycloneive_lcell_comb \RegFile|Mux17~2 (
// Equation(s):
// \RegFile|Mux17~2_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[26][14]~q ))) # (!readReg1[3] & (\RegFile|regs[18][14]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[18][14]~q ),
	.datad(\RegFile|regs[26][14]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N6
cycloneive_lcell_comb \RegFile|Mux17~3 (
// Equation(s):
// \RegFile|Mux17~3_combout  = (readReg1[2] & ((\RegFile|Mux17~2_combout  & ((\RegFile|regs[30][14]~q ))) # (!\RegFile|Mux17~2_combout  & (\RegFile|regs[22][14]~q )))) # (!readReg1[2] & (((\RegFile|Mux17~2_combout ))))

	.dataa(\RegFile|regs[22][14]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[30][14]~q ),
	.datad(\RegFile|Mux17~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~3 .lut_mask = 16'hF388;
defparam \RegFile|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N31
dffeas \RegFile|regs[20][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][14] .is_wysiwyg = "true";
defparam \RegFile|regs[20][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N17
dffeas \RegFile|regs[28][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][14] .is_wysiwyg = "true";
defparam \RegFile|regs[28][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N29
dffeas \RegFile|regs[16][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][14] .is_wysiwyg = "true";
defparam \RegFile|regs[16][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N19
dffeas \RegFile|regs[24][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][14] .is_wysiwyg = "true";
defparam \RegFile|regs[24][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N28
cycloneive_lcell_comb \RegFile|Mux17~4 (
// Equation(s):
// \RegFile|Mux17~4_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[24][14]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[16][14]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[16][14]~q ),
	.datad(\RegFile|regs[24][14]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N16
cycloneive_lcell_comb \RegFile|Mux17~5 (
// Equation(s):
// \RegFile|Mux17~5_combout  = (readReg1[2] & ((\RegFile|Mux17~4_combout  & ((\RegFile|regs[28][14]~q ))) # (!\RegFile|Mux17~4_combout  & (\RegFile|regs[20][14]~q )))) # (!readReg1[2] & (((\RegFile|Mux17~4_combout ))))

	.dataa(\RegFile|regs[20][14]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[28][14]~q ),
	.datad(\RegFile|Mux17~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~5 .lut_mask = 16'hF388;
defparam \RegFile|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N0
cycloneive_lcell_comb \RegFile|Mux17~6 (
// Equation(s):
// \RegFile|Mux17~6_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|Mux17~3_combout )))) # (!readReg1[1] & (!readReg1[0] & ((\RegFile|Mux17~5_combout ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|Mux17~3_combout ),
	.datad(\RegFile|Mux17~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~6 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N10
cycloneive_lcell_comb \RegFile|Mux17~9 (
// Equation(s):
// \RegFile|Mux17~9_combout  = (readReg1[0] & ((\RegFile|Mux17~6_combout  & ((\RegFile|Mux17~8_combout ))) # (!\RegFile|Mux17~6_combout  & (\RegFile|Mux17~1_combout )))) # (!readReg1[0] & (((\RegFile|Mux17~6_combout ))))

	.dataa(\RegFile|Mux17~1_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|Mux17~8_combout ),
	.datad(\RegFile|Mux17~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~9 .lut_mask = 16'hF388;
defparam \RegFile|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N11
dffeas \RegFile|regs[8][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][14] .is_wysiwyg = "true";
defparam \RegFile|regs[8][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N25
dffeas \RegFile|regs[10][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][14] .is_wysiwyg = "true";
defparam \RegFile|regs[10][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N10
cycloneive_lcell_comb \RegFile|Mux17~10 (
// Equation(s):
// \RegFile|Mux17~10_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|regs[10][14]~q ))) # (!readReg1[1] & (\RegFile|regs[8][14]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[8][14]~q ),
	.datad(\RegFile|regs[10][14]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~10 .lut_mask = 16'hDC98;
defparam \RegFile|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N31
dffeas \RegFile|regs[11][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][14] .is_wysiwyg = "true";
defparam \RegFile|regs[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N21
dffeas \RegFile|regs[9][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][14] .is_wysiwyg = "true";
defparam \RegFile|regs[9][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N30
cycloneive_lcell_comb \RegFile|Mux17~11 (
// Equation(s):
// \RegFile|Mux17~11_combout  = (\RegFile|Mux17~10_combout  & (((\RegFile|regs[11][14]~q )) # (!readReg1[0]))) # (!\RegFile|Mux17~10_combout  & (readReg1[0] & ((\RegFile|regs[9][14]~q ))))

	.dataa(\RegFile|Mux17~10_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][14]~q ),
	.datad(\RegFile|regs[9][14]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~11 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N29
dffeas \RegFile|regs[2][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][14] .is_wysiwyg = "true";
defparam \RegFile|regs[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N23
dffeas \RegFile|regs[3][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][14] .is_wysiwyg = "true";
defparam \RegFile|regs[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N9
dffeas \RegFile|regs[1][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][14] .is_wysiwyg = "true";
defparam \RegFile|regs[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N8
cycloneive_lcell_comb \RegFile|Mux17~14 (
// Equation(s):
// \RegFile|Mux17~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][14]~q )) # (!readReg1[1] & ((\RegFile|regs[1][14]~q )))))

	.dataa(\RegFile|regs[3][14]~q ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[1][14]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~14 .lut_mask = 16'h88C0;
defparam \RegFile|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N28
cycloneive_lcell_comb \RegFile|Mux17~15 (
// Equation(s):
// \RegFile|Mux17~15_combout  = (\RegFile|Mux17~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][14]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][14]~q ),
	.datad(\RegFile|Mux17~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N7
dffeas \RegFile|regs[6][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][14] .is_wysiwyg = "true";
defparam \RegFile|regs[6][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N25
dffeas \RegFile|regs[7][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][14] .is_wysiwyg = "true";
defparam \RegFile|regs[7][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N21
dffeas \RegFile|regs[5][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][14] .is_wysiwyg = "true";
defparam \RegFile|regs[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N7
dffeas \RegFile|regs[4][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][14] .is_wysiwyg = "true";
defparam \RegFile|regs[4][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N6
cycloneive_lcell_comb \RegFile|Mux17~12 (
// Equation(s):
// \RegFile|Mux17~12_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[5][14]~q )) # (!readReg1[0] & ((\RegFile|regs[4][14]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[5][14]~q ),
	.datac(\RegFile|regs[4][14]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~12 .lut_mask = 16'hEE50;
defparam \RegFile|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N24
cycloneive_lcell_comb \RegFile|Mux17~13 (
// Equation(s):
// \RegFile|Mux17~13_combout  = (readReg1[1] & ((\RegFile|Mux17~12_combout  & ((\RegFile|regs[7][14]~q ))) # (!\RegFile|Mux17~12_combout  & (\RegFile|regs[6][14]~q )))) # (!readReg1[1] & (((\RegFile|Mux17~12_combout ))))

	.dataa(\RegFile|regs[6][14]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][14]~q ),
	.datad(\RegFile|Mux17~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~13 .lut_mask = 16'hF388;
defparam \RegFile|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N18
cycloneive_lcell_comb \RegFile|Mux17~16 (
// Equation(s):
// \RegFile|Mux17~16_combout  = (readReg1[2] & (((readReg1[3]) # (\RegFile|Mux17~13_combout )))) # (!readReg1[2] & (\RegFile|Mux17~15_combout  & (!readReg1[3])))

	.dataa(\RegFile|Mux17~15_combout ),
	.datab(readReg1[2]),
	.datac(readReg1[3]),
	.datad(\RegFile|Mux17~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~16 .lut_mask = 16'hCEC2;
defparam \RegFile|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N1
dffeas \RegFile|regs[15][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][14] .is_wysiwyg = "true";
defparam \RegFile|regs[15][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N15
dffeas \RegFile|regs[12][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][14] .is_wysiwyg = "true";
defparam \RegFile|regs[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N13
dffeas \RegFile|regs[13][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][14] .is_wysiwyg = "true";
defparam \RegFile|regs[13][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N14
cycloneive_lcell_comb \RegFile|Mux17~17 (
// Equation(s):
// \RegFile|Mux17~17_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[13][14]~q ))) # (!readReg1[0] & (\RegFile|regs[12][14]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[12][14]~q ),
	.datad(\RegFile|regs[13][14]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~17 .lut_mask = 16'hDC98;
defparam \RegFile|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N22
cycloneive_lcell_comb \RegFile|Mux17~18 (
// Equation(s):
// \RegFile|Mux17~18_combout  = (readReg1[1] & ((\RegFile|Mux17~17_combout  & (\RegFile|regs[15][14]~q )) # (!\RegFile|Mux17~17_combout  & ((\RegFile|regs[14][14]~q ))))) # (!readReg1[1] & (((\RegFile|Mux17~17_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[15][14]~q ),
	.datac(\RegFile|regs[14][14]~q ),
	.datad(\RegFile|Mux17~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~18 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N18
cycloneive_lcell_comb \RegFile|Mux17~19 (
// Equation(s):
// \RegFile|Mux17~19_combout  = (readReg1[3] & ((\RegFile|Mux17~16_combout  & ((\RegFile|Mux17~18_combout ))) # (!\RegFile|Mux17~16_combout  & (\RegFile|Mux17~11_combout )))) # (!readReg1[3] & (((\RegFile|Mux17~16_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux17~11_combout ),
	.datac(\RegFile|Mux17~16_combout ),
	.datad(\RegFile|Mux17~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~19 .lut_mask = 16'hF858;
defparam \RegFile|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N10
cycloneive_lcell_comb \RegFile|Mux17~20 (
// Equation(s):
// \RegFile|Mux17~20_combout  = (readReg1[4] & (\RegFile|Mux17~9_combout )) # (!readReg1[4] & ((\RegFile|Mux17~19_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux17~9_combout ),
	.datac(readReg1[4]),
	.datad(\RegFile|Mux17~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux17~20 .lut_mask = 16'hCFC0;
defparam \RegFile|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N11
dffeas \RegFile|regs[27][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][16] .is_wysiwyg = "true";
defparam \RegFile|regs[27][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N29
dffeas \RegFile|regs[31][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][16] .is_wysiwyg = "true";
defparam \RegFile|regs[31][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N7
dffeas \RegFile|regs[19][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][16] .is_wysiwyg = "true";
defparam \RegFile|regs[19][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N21
dffeas \RegFile|regs[23][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][16] .is_wysiwyg = "true";
defparam \RegFile|regs[23][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N6
cycloneive_lcell_comb \RegFile|Mux15~7 (
// Equation(s):
// \RegFile|Mux15~7_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[23][16]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[19][16]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][16]~q ),
	.datad(\RegFile|regs[23][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N28
cycloneive_lcell_comb \RegFile|Mux15~8 (
// Equation(s):
// \RegFile|Mux15~8_combout  = (readReg1[3] & ((\RegFile|Mux15~7_combout  & ((\RegFile|regs[31][16]~q ))) # (!\RegFile|Mux15~7_combout  & (\RegFile|regs[27][16]~q )))) # (!readReg1[3] & (((\RegFile|Mux15~7_combout ))))

	.dataa(\RegFile|regs[27][16]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[31][16]~q ),
	.datad(\RegFile|Mux15~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~8 .lut_mask = 16'hF388;
defparam \RegFile|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y35_N13
dffeas \RegFile|regs[26][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][16] .is_wysiwyg = "true";
defparam \RegFile|regs[26][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N31
dffeas \RegFile|regs[18][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][16] .is_wysiwyg = "true";
defparam \RegFile|regs[18][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N30
cycloneive_lcell_comb \RegFile|Mux15~2 (
// Equation(s):
// \RegFile|Mux15~2_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[26][16]~q )) # (!readReg1[3] & ((\RegFile|regs[18][16]~q )))))

	.dataa(\RegFile|regs[26][16]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][16]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~2 .lut_mask = 16'hEE30;
defparam \RegFile|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N17
dffeas \RegFile|regs[22][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][16] .is_wysiwyg = "true";
defparam \RegFile|regs[22][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N11
dffeas \RegFile|regs[30][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][16] .is_wysiwyg = "true";
defparam \RegFile|regs[30][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N10
cycloneive_lcell_comb \RegFile|Mux15~3 (
// Equation(s):
// \RegFile|Mux15~3_combout  = (\RegFile|Mux15~2_combout  & (((\RegFile|regs[30][16]~q ) # (!readReg1[2])))) # (!\RegFile|Mux15~2_combout  & (\RegFile|regs[22][16]~q  & ((readReg1[2]))))

	.dataa(\RegFile|Mux15~2_combout ),
	.datab(\RegFile|regs[22][16]~q ),
	.datac(\RegFile|regs[30][16]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~3 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N17
dffeas \RegFile|regs[20][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][16] .is_wysiwyg = "true";
defparam \RegFile|regs[20][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N19
dffeas \RegFile|regs[28][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][16] .is_wysiwyg = "true";
defparam \RegFile|regs[28][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N1
dffeas \RegFile|regs[16][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][16] .is_wysiwyg = "true";
defparam \RegFile|regs[16][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y33_N7
dffeas \RegFile|regs[24][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][16] .is_wysiwyg = "true";
defparam \RegFile|regs[24][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N0
cycloneive_lcell_comb \RegFile|Mux15~4 (
// Equation(s):
// \RegFile|Mux15~4_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[24][16]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[16][16]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[16][16]~q ),
	.datad(\RegFile|regs[24][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N18
cycloneive_lcell_comb \RegFile|Mux15~5 (
// Equation(s):
// \RegFile|Mux15~5_combout  = (readReg1[2] & ((\RegFile|Mux15~4_combout  & ((\RegFile|regs[28][16]~q ))) # (!\RegFile|Mux15~4_combout  & (\RegFile|regs[20][16]~q )))) # (!readReg1[2] & (((\RegFile|Mux15~4_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[20][16]~q ),
	.datac(\RegFile|regs[28][16]~q ),
	.datad(\RegFile|Mux15~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~5 .lut_mask = 16'hF588;
defparam \RegFile|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N4
cycloneive_lcell_comb \RegFile|Mux15~6 (
// Equation(s):
// \RegFile|Mux15~6_combout  = (readReg1[1] & ((\RegFile|Mux15~3_combout ) # ((readReg1[0])))) # (!readReg1[1] & (((\RegFile|Mux15~5_combout  & !readReg1[0]))))

	.dataa(\RegFile|Mux15~3_combout ),
	.datab(\RegFile|Mux15~5_combout ),
	.datac(readReg1[1]),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~6 .lut_mask = 16'hF0AC;
defparam \RegFile|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N21
dffeas \RegFile|regs[25][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][16] .is_wysiwyg = "true";
defparam \RegFile|regs[25][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N3
dffeas \RegFile|regs[29][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][16] .is_wysiwyg = "true";
defparam \RegFile|regs[29][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N17
dffeas \RegFile|regs[17][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][16] .is_wysiwyg = "true";
defparam \RegFile|regs[17][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N23
dffeas \RegFile|regs[21][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][16] .is_wysiwyg = "true";
defparam \RegFile|regs[21][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N16
cycloneive_lcell_comb \RegFile|Mux15~0 (
// Equation(s):
// \RegFile|Mux15~0_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[21][16]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[17][16]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[17][16]~q ),
	.datad(\RegFile|regs[21][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~0 .lut_mask = 16'hBA98;
defparam \RegFile|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N2
cycloneive_lcell_comb \RegFile|Mux15~1 (
// Equation(s):
// \RegFile|Mux15~1_combout  = (readReg1[3] & ((\RegFile|Mux15~0_combout  & ((\RegFile|regs[29][16]~q ))) # (!\RegFile|Mux15~0_combout  & (\RegFile|regs[25][16]~q )))) # (!readReg1[3] & (((\RegFile|Mux15~0_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[25][16]~q ),
	.datac(\RegFile|regs[29][16]~q ),
	.datad(\RegFile|Mux15~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~1 .lut_mask = 16'hF588;
defparam \RegFile|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N14
cycloneive_lcell_comb \RegFile|Mux15~9 (
// Equation(s):
// \RegFile|Mux15~9_combout  = (readReg1[0] & ((\RegFile|Mux15~6_combout  & (\RegFile|Mux15~8_combout )) # (!\RegFile|Mux15~6_combout  & ((\RegFile|Mux15~1_combout ))))) # (!readReg1[0] & (((\RegFile|Mux15~6_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux15~8_combout ),
	.datac(\RegFile|Mux15~6_combout ),
	.datad(\RegFile|Mux15~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~9 .lut_mask = 16'hDAD0;
defparam \RegFile|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N17
dffeas \RegFile|regs[15][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeData~81_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][16] .is_wysiwyg = "true";
defparam \RegFile|regs[15][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N17
dffeas \RegFile|regs[14][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][16] .is_wysiwyg = "true";
defparam \RegFile|regs[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N31
dffeas \RegFile|regs[12][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][16] .is_wysiwyg = "true";
defparam \RegFile|regs[12][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N29
dffeas \RegFile|regs[13][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][16] .is_wysiwyg = "true";
defparam \RegFile|regs[13][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N30
cycloneive_lcell_comb \RegFile|Mux15~17 (
// Equation(s):
// \RegFile|Mux15~17_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[13][16]~q ))) # (!readReg1[0] & (\RegFile|regs[12][16]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[12][16]~q ),
	.datad(\RegFile|regs[13][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~17 .lut_mask = 16'hDC98;
defparam \RegFile|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N16
cycloneive_lcell_comb \RegFile|Mux15~18 (
// Equation(s):
// \RegFile|Mux15~18_combout  = (readReg1[1] & ((\RegFile|Mux15~17_combout  & (\RegFile|regs[15][16]~q )) # (!\RegFile|Mux15~17_combout  & ((\RegFile|regs[14][16]~q ))))) # (!readReg1[1] & (((\RegFile|Mux15~17_combout ))))

	.dataa(\RegFile|regs[15][16]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[14][16]~q ),
	.datad(\RegFile|Mux15~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~18 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N9
dffeas \RegFile|regs[3][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][16] .is_wysiwyg = "true";
defparam \RegFile|regs[3][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N11
dffeas \RegFile|regs[1][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][16] .is_wysiwyg = "true";
defparam \RegFile|regs[1][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N10
cycloneive_lcell_comb \RegFile|Mux15~14 (
// Equation(s):
// \RegFile|Mux15~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][16]~q )) # (!readReg1[1] & ((\RegFile|regs[1][16]~q )))))

	.dataa(\RegFile|regs[3][16]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[1][16]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~14 .lut_mask = 16'hB800;
defparam \RegFile|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N31
dffeas \RegFile|regs[2][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][16] .is_wysiwyg = "true";
defparam \RegFile|regs[2][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N30
cycloneive_lcell_comb \RegFile|Mux15~15 (
// Equation(s):
// \RegFile|Mux15~15_combout  = (\RegFile|Mux15~14_combout ) # ((!readReg1[0] & (\RegFile|regs[2][16]~q  & readReg1[1])))

	.dataa(\RegFile|Mux15~14_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][16]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~15 .lut_mask = 16'hBAAA;
defparam \RegFile|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N13
dffeas \RegFile|regs[6][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][16] .is_wysiwyg = "true";
defparam \RegFile|regs[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N29
dffeas \RegFile|regs[5][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][16] .is_wysiwyg = "true";
defparam \RegFile|regs[5][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N23
dffeas \RegFile|regs[4][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][16] .is_wysiwyg = "true";
defparam \RegFile|regs[4][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N22
cycloneive_lcell_comb \RegFile|Mux15~12 (
// Equation(s):
// \RegFile|Mux15~12_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[5][16]~q )) # (!readReg1[0] & ((\RegFile|regs[4][16]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[5][16]~q ),
	.datac(\RegFile|regs[4][16]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~12 .lut_mask = 16'hEE50;
defparam \RegFile|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N23
dffeas \RegFile|regs[7][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][16] .is_wysiwyg = "true";
defparam \RegFile|regs[7][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N22
cycloneive_lcell_comb \RegFile|Mux15~13 (
// Equation(s):
// \RegFile|Mux15~13_combout  = (\RegFile|Mux15~12_combout  & (((\RegFile|regs[7][16]~q ) # (!readReg1[1])))) # (!\RegFile|Mux15~12_combout  & (\RegFile|regs[6][16]~q  & ((readReg1[1]))))

	.dataa(\RegFile|regs[6][16]~q ),
	.datab(\RegFile|Mux15~12_combout ),
	.datac(\RegFile|regs[7][16]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~13 .lut_mask = 16'hE2CC;
defparam \RegFile|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N0
cycloneive_lcell_comb \RegFile|Mux15~16 (
// Equation(s):
// \RegFile|Mux15~16_combout  = (readReg1[3] & (((readReg1[2])))) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|Mux15~13_combout ))) # (!readReg1[2] & (\RegFile|Mux15~15_combout ))))

	.dataa(\RegFile|Mux15~15_combout ),
	.datab(\RegFile|Mux15~13_combout ),
	.datac(readReg1[3]),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~16 .lut_mask = 16'hFC0A;
defparam \RegFile|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N29
dffeas \RegFile|regs[9][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][16] .is_wysiwyg = "true";
defparam \RegFile|regs[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N9
dffeas \RegFile|regs[10][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][16] .is_wysiwyg = "true";
defparam \RegFile|regs[10][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N19
dffeas \RegFile|regs[8][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][16] .is_wysiwyg = "true";
defparam \RegFile|regs[8][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N18
cycloneive_lcell_comb \RegFile|Mux15~10 (
// Equation(s):
// \RegFile|Mux15~10_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & (\RegFile|regs[10][16]~q )) # (!readReg1[1] & ((\RegFile|regs[8][16]~q )))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[10][16]~q ),
	.datac(\RegFile|regs[8][16]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~10 .lut_mask = 16'hEE50;
defparam \RegFile|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N22
cycloneive_lcell_comb \RegFile|Mux15~11 (
// Equation(s):
// \RegFile|Mux15~11_combout  = (readReg1[0] & ((\RegFile|Mux15~10_combout  & ((\RegFile|regs[11][16]~q ))) # (!\RegFile|Mux15~10_combout  & (\RegFile|regs[9][16]~q )))) # (!readReg1[0] & (((\RegFile|Mux15~10_combout ))))

	.dataa(\RegFile|regs[9][16]~q ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][16]~q ),
	.datad(\RegFile|Mux15~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~11 .lut_mask = 16'hF388;
defparam \RegFile|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N16
cycloneive_lcell_comb \RegFile|Mux15~19 (
// Equation(s):
// \RegFile|Mux15~19_combout  = (\RegFile|Mux15~16_combout  & ((\RegFile|Mux15~18_combout ) # ((!readReg1[3])))) # (!\RegFile|Mux15~16_combout  & (((readReg1[3] & \RegFile|Mux15~11_combout ))))

	.dataa(\RegFile|Mux15~18_combout ),
	.datab(\RegFile|Mux15~16_combout ),
	.datac(readReg1[3]),
	.datad(\RegFile|Mux15~11_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~19 .lut_mask = 16'hBC8C;
defparam \RegFile|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N8
cycloneive_lcell_comb \RegFile|Mux15~20 (
// Equation(s):
// \RegFile|Mux15~20_combout  = (readReg1[4] & (\RegFile|Mux15~9_combout )) # (!readReg1[4] & ((\RegFile|Mux15~19_combout )))

	.dataa(readReg1[4]),
	.datab(gnd),
	.datac(\RegFile|Mux15~9_combout ),
	.datad(\RegFile|Mux15~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux15~20 .lut_mask = 16'hF5A0;
defparam \RegFile|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N16
cycloneive_lcell_comb \RiscALU|ShiftLeft0~60 (
// Equation(s):
// \RiscALU|ShiftLeft0~60_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux17~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux15~20_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux17~20_combout ),
	.datac(\RegFile|Mux15~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~60_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~60 .lut_mask = 16'hCCF0;
defparam \RiscALU|ShiftLeft0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N6
cycloneive_lcell_comb \RiscALU|Mux30~3 (
// Equation(s):
// \RiscALU|Mux30~3_combout  = (funct3[2] & ((\S[5]~reg0_q ) # ((!\Decoder2~0_combout ) # (!\S[4]~reg0_q ))))

	.dataa(funct3[2]),
	.datab(\S[5]~reg0_q ),
	.datac(\S[4]~reg0_q ),
	.datad(\Decoder2~0_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux30~3 .lut_mask = 16'h8AAA;
defparam \RiscALU|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N17
dffeas \RegFile|regs[13][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][15] .is_wysiwyg = "true";
defparam \RegFile|regs[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N3
dffeas \RegFile|regs[12][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][15] .is_wysiwyg = "true";
defparam \RegFile|regs[12][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N16
cycloneive_lcell_comb \RegFile|Mux48~17 (
// Equation(s):
// \RegFile|Mux48~17_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[13][15]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[12][15]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][15]~q ),
	.datad(\RegFile|regs[12][15]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~17 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N29
dffeas \RegFile|regs[14][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][15] .is_wysiwyg = "true";
defparam \RegFile|regs[14][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N18
cycloneive_lcell_comb \RegFile|Mux48~18 (
// Equation(s):
// \RegFile|Mux48~18_combout  = (\RegFile|Mux48~17_combout  & ((\RegFile|regs[15][15]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux48~17_combout  & (((readReg2[1] & \RegFile|regs[14][15]~q ))))

	.dataa(\RegFile|Mux48~17_combout ),
	.datab(\RegFile|regs[15][15]~q ),
	.datac(readReg2[1]),
	.datad(\RegFile|regs[14][15]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~18 .lut_mask = 16'hDA8A;
defparam \RegFile|Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N27
dffeas \RegFile|regs[11][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][15] .is_wysiwyg = "true";
defparam \RegFile|regs[11][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N23
dffeas \RegFile|regs[8][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][15] .is_wysiwyg = "true";
defparam \RegFile|regs[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N5
dffeas \RegFile|regs[10][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][15] .is_wysiwyg = "true";
defparam \RegFile|regs[10][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N4
cycloneive_lcell_comb \RegFile|Mux48~12 (
// Equation(s):
// \RegFile|Mux48~12_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|regs[10][15]~q ))) # (!readReg2[1] & (\RegFile|regs[8][15]~q ))))

	.dataa(\RegFile|regs[8][15]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][15]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~12 .lut_mask = 16'hFC22;
defparam \RegFile|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N1
dffeas \RegFile|regs[9][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][15] .is_wysiwyg = "true";
defparam \RegFile|regs[9][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N0
cycloneive_lcell_comb \RegFile|Mux48~13 (
// Equation(s):
// \RegFile|Mux48~13_combout  = (\RegFile|Mux48~12_combout  & ((\RegFile|regs[11][15]~q ) # ((!readReg2[0])))) # (!\RegFile|Mux48~12_combout  & (((\RegFile|regs[9][15]~q  & readReg2[0]))))

	.dataa(\RegFile|regs[11][15]~q ),
	.datab(\RegFile|Mux48~12_combout ),
	.datac(\RegFile|regs[9][15]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~13 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N27
dffeas \RegFile|regs[1][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][15] .is_wysiwyg = "true";
defparam \RegFile|regs[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N25
dffeas \RegFile|regs[3][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][15] .is_wysiwyg = "true";
defparam \RegFile|regs[3][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N24
cycloneive_lcell_comb \RegFile|Mux48~14 (
// Equation(s):
// \RegFile|Mux48~14_combout  = (readReg2[0] & ((readReg2[1] & ((\RegFile|regs[3][15]~q ))) # (!readReg2[1] & (\RegFile|regs[1][15]~q ))))

	.dataa(\RegFile|regs[1][15]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][15]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~14 .lut_mask = 16'hC088;
defparam \RegFile|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N23
dffeas \RegFile|regs[2][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][15] .is_wysiwyg = "true";
defparam \RegFile|regs[2][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N12
cycloneive_lcell_comb \RegFile|Mux48~15 (
// Equation(s):
// \RegFile|Mux48~15_combout  = (\RegFile|Mux48~14_combout ) # ((\RegFile|regs[2][15]~q  & (readReg2[1] & !readReg2[0])))

	.dataa(\RegFile|Mux48~14_combout ),
	.datab(\RegFile|regs[2][15]~q ),
	.datac(readReg2[1]),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~15 .lut_mask = 16'hAAEA;
defparam \RegFile|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N14
cycloneive_lcell_comb \RegFile|Mux48~16 (
// Equation(s):
// \RegFile|Mux48~16_combout  = (readReg2[3] & ((\RegFile|Mux48~13_combout ) # ((readReg2[2])))) # (!readReg2[3] & (((\RegFile|Mux48~15_combout  & !readReg2[2]))))

	.dataa(\RegFile|Mux48~13_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux48~15_combout ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~16 .lut_mask = 16'hCCB8;
defparam \RegFile|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N19
dffeas \RegFile|regs[7][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][15] .is_wysiwyg = "true";
defparam \RegFile|regs[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N27
dffeas \RegFile|regs[4][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][15] .is_wysiwyg = "true";
defparam \RegFile|regs[4][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N17
dffeas \RegFile|regs[5][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][15] .is_wysiwyg = "true";
defparam \RegFile|regs[5][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N16
cycloneive_lcell_comb \RegFile|Mux48~10 (
// Equation(s):
// \RegFile|Mux48~10_combout  = (readReg2[0] & (((\RegFile|regs[5][15]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[4][15]~q  & ((!readReg2[1]))))

	.dataa(\RegFile|regs[4][15]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][15]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~10 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N3
dffeas \RegFile|regs[6][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][15] .is_wysiwyg = "true";
defparam \RegFile|regs[6][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N2
cycloneive_lcell_comb \RegFile|Mux48~11 (
// Equation(s):
// \RegFile|Mux48~11_combout  = (\RegFile|Mux48~10_combout  & ((\RegFile|regs[7][15]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux48~10_combout  & (((\RegFile|regs[6][15]~q  & readReg2[1]))))

	.dataa(\RegFile|regs[7][15]~q ),
	.datab(\RegFile|Mux48~10_combout ),
	.datac(\RegFile|regs[6][15]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~11 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N8
cycloneive_lcell_comb \RegFile|Mux48~19 (
// Equation(s):
// \RegFile|Mux48~19_combout  = (readReg2[2] & ((\RegFile|Mux48~16_combout  & (\RegFile|Mux48~18_combout )) # (!\RegFile|Mux48~16_combout  & ((\RegFile|Mux48~11_combout ))))) # (!readReg2[2] & (((\RegFile|Mux48~16_combout ))))

	.dataa(\RegFile|Mux48~18_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|Mux48~16_combout ),
	.datad(\RegFile|Mux48~11_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux48~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~19 .lut_mask = 16'hBCB0;
defparam \RegFile|Mux48~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N15
dffeas \RegFile|regs[31][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][15] .is_wysiwyg = "true";
defparam \RegFile|regs[31][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N17
dffeas \RegFile|regs[23][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][15] .is_wysiwyg = "true";
defparam \RegFile|regs[23][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N3
dffeas \RegFile|regs[19][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][15] .is_wysiwyg = "true";
defparam \RegFile|regs[19][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N13
dffeas \RegFile|regs[27][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][15] .is_wysiwyg = "true";
defparam \RegFile|regs[27][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N12
cycloneive_lcell_comb \RegFile|Mux48~7 (
// Equation(s):
// \RegFile|Mux48~7_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[27][15]~q ))) # (!readReg2[3] & (\RegFile|regs[19][15]~q ))))

	.dataa(\RegFile|regs[19][15]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[27][15]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~7 .lut_mask = 16'hFC22;
defparam \RegFile|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N16
cycloneive_lcell_comb \RegFile|Mux48~8 (
// Equation(s):
// \RegFile|Mux48~8_combout  = (readReg2[2] & ((\RegFile|Mux48~7_combout  & (\RegFile|regs[31][15]~q )) # (!\RegFile|Mux48~7_combout  & ((\RegFile|regs[23][15]~q ))))) # (!readReg2[2] & (((\RegFile|Mux48~7_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[31][15]~q ),
	.datac(\RegFile|regs[23][15]~q ),
	.datad(\RegFile|Mux48~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~8 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N17
dffeas \RegFile|regs[30][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][15] .is_wysiwyg = "true";
defparam \RegFile|regs[30][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N21
dffeas \RegFile|regs[26][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][15] .is_wysiwyg = "true";
defparam \RegFile|regs[26][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N15
dffeas \RegFile|regs[18][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][15] .is_wysiwyg = "true";
defparam \RegFile|regs[18][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N31
dffeas \RegFile|regs[22][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][15] .is_wysiwyg = "true";
defparam \RegFile|regs[22][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N30
cycloneive_lcell_comb \RegFile|Mux48~2 (
// Equation(s):
// \RegFile|Mux48~2_combout  = (readReg2[2] & (((\RegFile|regs[22][15]~q ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|regs[18][15]~q  & ((!readReg2[3]))))

	.dataa(\RegFile|regs[18][15]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[22][15]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~2 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N20
cycloneive_lcell_comb \RegFile|Mux48~3 (
// Equation(s):
// \RegFile|Mux48~3_combout  = (readReg2[3] & ((\RegFile|Mux48~2_combout  & (\RegFile|regs[30][15]~q )) # (!\RegFile|Mux48~2_combout  & ((\RegFile|regs[26][15]~q ))))) # (!readReg2[3] & (((\RegFile|Mux48~2_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[30][15]~q ),
	.datac(\RegFile|regs[26][15]~q ),
	.datad(\RegFile|Mux48~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~3 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N31
dffeas \RegFile|regs[16][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][15] .is_wysiwyg = "true";
defparam \RegFile|regs[16][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N21
dffeas \RegFile|regs[20][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][15] .is_wysiwyg = "true";
defparam \RegFile|regs[20][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N20
cycloneive_lcell_comb \RegFile|Mux48~4 (
// Equation(s):
// \RegFile|Mux48~4_combout  = (readReg2[2] & (((\RegFile|regs[20][15]~q ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|regs[16][15]~q  & ((!readReg2[3]))))

	.dataa(\RegFile|regs[16][15]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][15]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~4 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N23
dffeas \RegFile|regs[28][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][15] .is_wysiwyg = "true";
defparam \RegFile|regs[28][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N1
dffeas \RegFile|regs[24][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][15] .is_wysiwyg = "true";
defparam \RegFile|regs[24][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N0
cycloneive_lcell_comb \RegFile|Mux48~5 (
// Equation(s):
// \RegFile|Mux48~5_combout  = (\RegFile|Mux48~4_combout  & ((\RegFile|regs[28][15]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux48~4_combout  & (((\RegFile|regs[24][15]~q  & readReg2[3]))))

	.dataa(\RegFile|Mux48~4_combout ),
	.datab(\RegFile|regs[28][15]~q ),
	.datac(\RegFile|regs[24][15]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~5 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N6
cycloneive_lcell_comb \RegFile|Mux48~6 (
// Equation(s):
// \RegFile|Mux48~6_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & (\RegFile|Mux48~3_combout )) # (!readReg2[1] & ((\RegFile|Mux48~5_combout )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|Mux48~3_combout ),
	.datad(\RegFile|Mux48~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~6 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N25
dffeas \RegFile|regs[29][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][15] .is_wysiwyg = "true";
defparam \RegFile|regs[29][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N23
dffeas \RegFile|regs[21][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][15] .is_wysiwyg = "true";
defparam \RegFile|regs[21][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N15
dffeas \RegFile|regs[25][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][15] .is_wysiwyg = "true";
defparam \RegFile|regs[25][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N5
dffeas \RegFile|regs[17][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~77_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][15] .is_wysiwyg = "true";
defparam \RegFile|regs[17][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N14
cycloneive_lcell_comb \RegFile|Mux48~0 (
// Equation(s):
// \RegFile|Mux48~0_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[25][15]~q )) # (!readReg2[3] & ((\RegFile|regs[17][15]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[25][15]~q ),
	.datad(\RegFile|regs[17][15]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~0 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N22
cycloneive_lcell_comb \RegFile|Mux48~1 (
// Equation(s):
// \RegFile|Mux48~1_combout  = (readReg2[2] & ((\RegFile|Mux48~0_combout  & (\RegFile|regs[29][15]~q )) # (!\RegFile|Mux48~0_combout  & ((\RegFile|regs[21][15]~q ))))) # (!readReg2[2] & (((\RegFile|Mux48~0_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[29][15]~q ),
	.datac(\RegFile|regs[21][15]~q ),
	.datad(\RegFile|Mux48~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~1 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N26
cycloneive_lcell_comb \RegFile|Mux48~9 (
// Equation(s):
// \RegFile|Mux48~9_combout  = (readReg2[0] & ((\RegFile|Mux48~6_combout  & (\RegFile|Mux48~8_combout )) # (!\RegFile|Mux48~6_combout  & ((\RegFile|Mux48~1_combout ))))) # (!readReg2[0] & (((\RegFile|Mux48~6_combout ))))

	.dataa(\RegFile|Mux48~8_combout ),
	.datab(readReg2[0]),
	.datac(\RegFile|Mux48~6_combout ),
	.datad(\RegFile|Mux48~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~9 .lut_mask = 16'hBCB0;
defparam \RegFile|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N10
cycloneive_lcell_comb \ALU_in1[15]~14 (
// Equation(s):
// \ALU_in1[15]~14_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & ((\RegFile|Mux48~9_combout ))) # (!readReg2[4] & (\RegFile|Mux48~19_combout ))))

	.dataa(\RegFile|Mux48~19_combout ),
	.datab(\RegFile|Mux48~9_combout ),
	.datac(readReg2[4]),
	.datad(\ALU_in1_con~1_combout ),
	.cin(gnd),
	.combout(\ALU_in1[15]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[15]~14 .lut_mask = 16'hCA00;
defparam \ALU_in1[15]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N22
cycloneive_lcell_comb \RiscALU|a~15 (
// Equation(s):
// \RiscALU|a~15_combout  = (opcode[5] & ((\ALU_in1[15]~14_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(gnd),
	.datab(opcode[5]),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[15]~14_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~15_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~15 .lut_mask = 16'hFC30;
defparam \RiscALU|a~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N4
cycloneive_lcell_comb \RiscALU|out[15]~143 (
// Equation(s):
// \RiscALU|out[15]~143_combout  = (funct3[0] & (funct3[1])) # (!funct3[0] & ((\RegFile|Mux16~20_combout  & ((funct3[1]) # (!\RiscALU|a~15_combout ))) # (!\RegFile|Mux16~20_combout  & ((\RiscALU|a~15_combout )))))

	.dataa(funct3[0]),
	.datab(funct3[1]),
	.datac(\RegFile|Mux16~20_combout ),
	.datad(\RiscALU|a~15_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[15]~143_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[15]~143 .lut_mask = 16'hCDD8;
defparam \RiscALU|out[15]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N14
cycloneive_lcell_comb \RiscALU|out~144 (
// Equation(s):
// \RiscALU|out~144_combout  = (\RegFile|Mux16~20_combout  & ((opcode[5] & ((\ALU_in1[15]~14_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(\RegFile|Mux16~20_combout ),
	.datab(opcode[5]),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[15]~14_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~144_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~144 .lut_mask = 16'hA820;
defparam \RiscALU|out~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N25
dffeas \RegFile|regs[26][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][24] .is_wysiwyg = "true";
defparam \RegFile|regs[26][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N11
dffeas \RegFile|regs[18][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][24] .is_wysiwyg = "true";
defparam \RegFile|regs[18][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N24
cycloneive_lcell_comb \RegFile|Mux39~2 (
// Equation(s):
// \RegFile|Mux39~2_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[26][24]~q )) # (!readReg2[3] & ((\RegFile|regs[18][24]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[26][24]~q ),
	.datad(\RegFile|regs[18][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~2 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N9
dffeas \RegFile|regs[22][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][24] .is_wysiwyg = "true";
defparam \RegFile|regs[22][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N3
dffeas \RegFile|regs[30][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][24] .is_wysiwyg = "true";
defparam \RegFile|regs[30][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N8
cycloneive_lcell_comb \RegFile|Mux39~3 (
// Equation(s):
// \RegFile|Mux39~3_combout  = (readReg2[2] & ((\RegFile|Mux39~2_combout  & ((\RegFile|regs[30][24]~q ))) # (!\RegFile|Mux39~2_combout  & (\RegFile|regs[22][24]~q )))) # (!readReg2[2] & (\RegFile|Mux39~2_combout ))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux39~2_combout ),
	.datac(\RegFile|regs[22][24]~q ),
	.datad(\RegFile|regs[30][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~3 .lut_mask = 16'hEC64;
defparam \RegFile|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N17
dffeas \RegFile|regs[24][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][24] .is_wysiwyg = "true";
defparam \RegFile|regs[24][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N16
cycloneive_lcell_comb \RegFile|Mux39~4 (
// Equation(s):
// \RegFile|Mux39~4_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[24][24]~q )) # (!readReg2[3] & ((\RegFile|regs[16][24]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[24][24]~q ),
	.datad(\RegFile|regs[16][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~4 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N7
dffeas \RegFile|regs[20][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][24] .is_wysiwyg = "true";
defparam \RegFile|regs[20][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N1
dffeas \RegFile|regs[28][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][24] .is_wysiwyg = "true";
defparam \RegFile|regs[28][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N6
cycloneive_lcell_comb \RegFile|Mux39~5 (
// Equation(s):
// \RegFile|Mux39~5_combout  = (\RegFile|Mux39~4_combout  & (((\RegFile|regs[28][24]~q )) # (!readReg2[2]))) # (!\RegFile|Mux39~4_combout  & (readReg2[2] & (\RegFile|regs[20][24]~q )))

	.dataa(\RegFile|Mux39~4_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][24]~q ),
	.datad(\RegFile|regs[28][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~5 .lut_mask = 16'hEA62;
defparam \RegFile|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N6
cycloneive_lcell_comb \RegFile|Mux39~6 (
// Equation(s):
// \RegFile|Mux39~6_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & (\RegFile|Mux39~3_combout )) # (!readReg2[1] & ((\RegFile|Mux39~5_combout )))))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux39~3_combout ),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux39~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~6 .lut_mask = 16'hE5E0;
defparam \RegFile|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N19
dffeas \RegFile|regs[29][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][24] .is_wysiwyg = "true";
defparam \RegFile|regs[29][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y35_N23
dffeas \RegFile|regs[25][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][24] .is_wysiwyg = "true";
defparam \RegFile|regs[25][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N13
dffeas \RegFile|regs[21][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][24] .is_wysiwyg = "true";
defparam \RegFile|regs[21][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N23
dffeas \RegFile|regs[17][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][24] .is_wysiwyg = "true";
defparam \RegFile|regs[17][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N12
cycloneive_lcell_comb \RegFile|Mux39~0 (
// Equation(s):
// \RegFile|Mux39~0_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[21][24]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[17][24]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[21][24]~q ),
	.datad(\RegFile|regs[17][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~0 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N22
cycloneive_lcell_comb \RegFile|Mux39~1 (
// Equation(s):
// \RegFile|Mux39~1_combout  = (readReg2[3] & ((\RegFile|Mux39~0_combout  & (\RegFile|regs[29][24]~q )) # (!\RegFile|Mux39~0_combout  & ((\RegFile|regs[25][24]~q ))))) # (!readReg2[3] & (((\RegFile|Mux39~0_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[29][24]~q ),
	.datac(\RegFile|regs[25][24]~q ),
	.datad(\RegFile|Mux39~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~1 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N1
dffeas \RegFile|regs[23][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][24] .is_wysiwyg = "true";
defparam \RegFile|regs[23][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N11
dffeas \RegFile|regs[19][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][24] .is_wysiwyg = "true";
defparam \RegFile|regs[19][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N0
cycloneive_lcell_comb \RegFile|Mux39~7 (
// Equation(s):
// \RegFile|Mux39~7_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[23][24]~q )) # (!readReg2[2] & ((\RegFile|regs[19][24]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][24]~q ),
	.datad(\RegFile|regs[19][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~7 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N17
dffeas \RegFile|regs[27][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][24] .is_wysiwyg = "true";
defparam \RegFile|regs[27][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N13
dffeas \RegFile|regs[31][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][24] .is_wysiwyg = "true";
defparam \RegFile|regs[31][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N16
cycloneive_lcell_comb \RegFile|Mux39~8 (
// Equation(s):
// \RegFile|Mux39~8_combout  = (readReg2[3] & ((\RegFile|Mux39~7_combout  & ((\RegFile|regs[31][24]~q ))) # (!\RegFile|Mux39~7_combout  & (\RegFile|regs[27][24]~q )))) # (!readReg2[3] & (\RegFile|Mux39~7_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux39~7_combout ),
	.datac(\RegFile|regs[27][24]~q ),
	.datad(\RegFile|regs[31][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~8 .lut_mask = 16'hEC64;
defparam \RegFile|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N26
cycloneive_lcell_comb \RegFile|Mux39~9 (
// Equation(s):
// \RegFile|Mux39~9_combout  = (readReg2[0] & ((\RegFile|Mux39~6_combout  & ((\RegFile|Mux39~8_combout ))) # (!\RegFile|Mux39~6_combout  & (\RegFile|Mux39~1_combout )))) # (!readReg2[0] & (\RegFile|Mux39~6_combout ))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux39~6_combout ),
	.datac(\RegFile|Mux39~1_combout ),
	.datad(\RegFile|Mux39~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~9 .lut_mask = 16'hEC64;
defparam \RegFile|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N15
dffeas \RegFile|regs[11][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][24] .is_wysiwyg = "true";
defparam \RegFile|regs[11][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N13
dffeas \RegFile|regs[9][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][24] .is_wysiwyg = "true";
defparam \RegFile|regs[9][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N17
dffeas \RegFile|regs[10][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][24] .is_wysiwyg = "true";
defparam \RegFile|regs[10][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N3
dffeas \RegFile|regs[8][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][24] .is_wysiwyg = "true";
defparam \RegFile|regs[8][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N16
cycloneive_lcell_comb \RegFile|Mux39~10 (
// Equation(s):
// \RegFile|Mux39~10_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & (\RegFile|regs[10][24]~q )) # (!readReg2[1] & ((\RegFile|regs[8][24]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][24]~q ),
	.datad(\RegFile|regs[8][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~10 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N12
cycloneive_lcell_comb \RegFile|Mux39~11 (
// Equation(s):
// \RegFile|Mux39~11_combout  = (readReg2[0] & ((\RegFile|Mux39~10_combout  & (\RegFile|regs[11][24]~q )) # (!\RegFile|Mux39~10_combout  & ((\RegFile|regs[9][24]~q ))))) # (!readReg2[0] & (((\RegFile|Mux39~10_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[11][24]~q ),
	.datac(\RegFile|regs[9][24]~q ),
	.datad(\RegFile|Mux39~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~11 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N27
dffeas \RegFile|regs[7][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][24] .is_wysiwyg = "true";
defparam \RegFile|regs[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N25
dffeas \RegFile|regs[6][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][24] .is_wysiwyg = "true";
defparam \RegFile|regs[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N15
dffeas \RegFile|regs[4][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][24] .is_wysiwyg = "true";
defparam \RegFile|regs[4][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N29
dffeas \RegFile|regs[5][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][24] .is_wysiwyg = "true";
defparam \RegFile|regs[5][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N28
cycloneive_lcell_comb \RegFile|Mux39~12 (
// Equation(s):
// \RegFile|Mux39~12_combout  = (readReg2[1] & (((readReg2[0])))) # (!readReg2[1] & ((readReg2[0] & ((\RegFile|regs[5][24]~q ))) # (!readReg2[0] & (\RegFile|regs[4][24]~q ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[4][24]~q ),
	.datac(\RegFile|regs[5][24]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~12 .lut_mask = 16'hFA44;
defparam \RegFile|Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N24
cycloneive_lcell_comb \RegFile|Mux39~13 (
// Equation(s):
// \RegFile|Mux39~13_combout  = (readReg2[1] & ((\RegFile|Mux39~12_combout  & (\RegFile|regs[7][24]~q )) # (!\RegFile|Mux39~12_combout  & ((\RegFile|regs[6][24]~q ))))) # (!readReg2[1] & (((\RegFile|Mux39~12_combout ))))

	.dataa(\RegFile|regs[7][24]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[6][24]~q ),
	.datad(\RegFile|Mux39~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~13 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N1
dffeas \RegFile|regs[3][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][24] .is_wysiwyg = "true";
defparam \RegFile|regs[3][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N3
dffeas \RegFile|regs[1][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][24] .is_wysiwyg = "true";
defparam \RegFile|regs[1][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N0
cycloneive_lcell_comb \RegFile|Mux39~14 (
// Equation(s):
// \RegFile|Mux39~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][24]~q )) # (!readReg2[1] & ((\RegFile|regs[1][24]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[3][24]~q ),
	.datad(\RegFile|regs[1][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~14 .lut_mask = 16'hA280;
defparam \RegFile|Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N19
dffeas \RegFile|regs[2][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][24] .is_wysiwyg = "true";
defparam \RegFile|regs[2][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N12
cycloneive_lcell_comb \RegFile|Mux39~15 (
// Equation(s):
// \RegFile|Mux39~15_combout  = (\RegFile|Mux39~14_combout ) # ((\RegFile|regs[2][24]~q  & (readReg2[1] & !readReg2[0])))

	.dataa(\RegFile|Mux39~14_combout ),
	.datab(\RegFile|regs[2][24]~q ),
	.datac(readReg2[1]),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~15 .lut_mask = 16'hAAEA;
defparam \RegFile|Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N30
cycloneive_lcell_comb \RegFile|Mux39~16 (
// Equation(s):
// \RegFile|Mux39~16_combout  = (readReg2[3] & (((readReg2[2])))) # (!readReg2[3] & ((readReg2[2] & (\RegFile|Mux39~13_combout )) # (!readReg2[2] & ((\RegFile|Mux39~15_combout )))))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux39~13_combout ),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux39~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~16 .lut_mask = 16'hE5E0;
defparam \RegFile|Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N29
dffeas \RegFile|regs[14][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][24] .is_wysiwyg = "true";
defparam \RegFile|regs[14][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N22
cycloneive_lcell_comb \RegFile|regs[15][24]~feeder (
// Equation(s):
// \RegFile|regs[15][24]~feeder_combout  = \writeData~110_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\writeData~110_combout ),
	.cin(gnd),
	.combout(\RegFile|regs[15][24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[15][24]~feeder .lut_mask = 16'hFF00;
defparam \RegFile|regs[15][24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N23
dffeas \RegFile|regs[15][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|regs[15][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][24] .is_wysiwyg = "true";
defparam \RegFile|regs[15][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N23
dffeas \RegFile|regs[12][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][24] .is_wysiwyg = "true";
defparam \RegFile|regs[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N29
dffeas \RegFile|regs[13][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][24] .is_wysiwyg = "true";
defparam \RegFile|regs[13][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N28
cycloneive_lcell_comb \RegFile|Mux39~17 (
// Equation(s):
// \RegFile|Mux39~17_combout  = (readReg2[1] & (((readReg2[0])))) # (!readReg2[1] & ((readReg2[0] & ((\RegFile|regs[13][24]~q ))) # (!readReg2[0] & (\RegFile|regs[12][24]~q ))))

	.dataa(\RegFile|regs[12][24]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][24]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~17 .lut_mask = 16'hFC22;
defparam \RegFile|Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N16
cycloneive_lcell_comb \RegFile|Mux39~18 (
// Equation(s):
// \RegFile|Mux39~18_combout  = (readReg2[1] & ((\RegFile|Mux39~17_combout  & ((\RegFile|regs[15][24]~q ))) # (!\RegFile|Mux39~17_combout  & (\RegFile|regs[14][24]~q )))) # (!readReg2[1] & (((\RegFile|Mux39~17_combout ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[14][24]~q ),
	.datac(\RegFile|regs[15][24]~q ),
	.datad(\RegFile|Mux39~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux39~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~18 .lut_mask = 16'hF588;
defparam \RegFile|Mux39~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N18
cycloneive_lcell_comb \RegFile|Mux39~19 (
// Equation(s):
// \RegFile|Mux39~19_combout  = (readReg2[3] & ((\RegFile|Mux39~16_combout  & ((\RegFile|Mux39~18_combout ))) # (!\RegFile|Mux39~16_combout  & (\RegFile|Mux39~11_combout )))) # (!readReg2[3] & (((\RegFile|Mux39~16_combout ))))

	.dataa(\RegFile|Mux39~11_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux39~16_combout ),
	.datad(\RegFile|Mux39~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux39~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~19 .lut_mask = 16'hF838;
defparam \RegFile|Mux39~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N26
cycloneive_lcell_comb \RegFile|Mux39~20 (
// Equation(s):
// \RegFile|Mux39~20_combout  = (readReg2[4] & (\RegFile|Mux39~9_combout )) # (!readReg2[4] & ((\RegFile|Mux39~19_combout )))

	.dataa(\RegFile|Mux39~9_combout ),
	.datab(gnd),
	.datac(\RegFile|Mux39~19_combout ),
	.datad(readReg2[4]),
	.cin(gnd),
	.combout(\RegFile|Mux39~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux39~20 .lut_mask = 16'hAAF0;
defparam \RegFile|Mux39~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N10
cycloneive_lcell_comb \wrData[24]~24 (
// Equation(s):
// \wrData[24]~24_combout  = (\RegFile|Mux39~20_combout  & (!funct3[2] & (funct3[1] & !funct3[0])))

	.dataa(\RegFile|Mux39~20_combout ),
	.datab(funct3[2]),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[24]~24 .lut_mask = 16'h0020;
defparam \wrData[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N23
dffeas \RegFile|regs[8][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][25] .is_wysiwyg = "true";
defparam \RegFile|regs[8][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N29
dffeas \RegFile|regs[10][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][25] .is_wysiwyg = "true";
defparam \RegFile|regs[10][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N28
cycloneive_lcell_comb \RegFile|Mux38~12 (
// Equation(s):
// \RegFile|Mux38~12_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|regs[10][25]~q ))) # (!readReg2[1] & (\RegFile|regs[8][25]~q ))))

	.dataa(\RegFile|regs[8][25]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][25]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~12 .lut_mask = 16'hFC22;
defparam \RegFile|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N25
dffeas \RegFile|regs[9][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][25] .is_wysiwyg = "true";
defparam \RegFile|regs[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N19
dffeas \RegFile|regs[11][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][25] .is_wysiwyg = "true";
defparam \RegFile|regs[11][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N24
cycloneive_lcell_comb \RegFile|Mux38~13 (
// Equation(s):
// \RegFile|Mux38~13_combout  = (readReg2[0] & ((\RegFile|Mux38~12_combout  & ((\RegFile|regs[11][25]~q ))) # (!\RegFile|Mux38~12_combout  & (\RegFile|regs[9][25]~q )))) # (!readReg2[0] & (\RegFile|Mux38~12_combout ))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux38~12_combout ),
	.datac(\RegFile|regs[9][25]~q ),
	.datad(\RegFile|regs[11][25]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~13 .lut_mask = 16'hEC64;
defparam \RegFile|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N21
dffeas \RegFile|regs[3][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][25] .is_wysiwyg = "true";
defparam \RegFile|regs[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N31
dffeas \RegFile|regs[1][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][25] .is_wysiwyg = "true";
defparam \RegFile|regs[1][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N20
cycloneive_lcell_comb \RegFile|Mux38~14 (
// Equation(s):
// \RegFile|Mux38~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][25]~q )) # (!readReg2[1] & ((\RegFile|regs[1][25]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[3][25]~q ),
	.datad(\RegFile|regs[1][25]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~14 .lut_mask = 16'hA280;
defparam \RegFile|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N5
dffeas \RegFile|regs[2][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][25] .is_wysiwyg = "true";
defparam \RegFile|regs[2][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N30
cycloneive_lcell_comb \RegFile|Mux38~15 (
// Equation(s):
// \RegFile|Mux38~15_combout  = (\RegFile|Mux38~14_combout ) # ((!readReg2[0] & (\RegFile|regs[2][25]~q  & readReg2[1])))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux38~14_combout ),
	.datac(\RegFile|regs[2][25]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~15 .lut_mask = 16'hDCCC;
defparam \RegFile|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N24
cycloneive_lcell_comb \RegFile|Mux38~16 (
// Equation(s):
// \RegFile|Mux38~16_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|Mux38~13_combout )) # (!readReg2[3] & ((\RegFile|Mux38~15_combout )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux38~13_combout ),
	.datad(\RegFile|Mux38~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~16 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N7
dffeas \RegFile|regs[7][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][25] .is_wysiwyg = "true";
defparam \RegFile|regs[7][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N5
dffeas \RegFile|regs[6][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][25] .is_wysiwyg = "true";
defparam \RegFile|regs[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N27
dffeas \RegFile|regs[4][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][25] .is_wysiwyg = "true";
defparam \RegFile|regs[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N17
dffeas \RegFile|regs[5][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][25] .is_wysiwyg = "true";
defparam \RegFile|regs[5][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N16
cycloneive_lcell_comb \RegFile|Mux38~10 (
// Equation(s):
// \RegFile|Mux38~10_combout  = (readReg2[0] & (((\RegFile|regs[5][25]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[4][25]~q  & ((!readReg2[1]))))

	.dataa(\RegFile|regs[4][25]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][25]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~10 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N4
cycloneive_lcell_comb \RegFile|Mux38~11 (
// Equation(s):
// \RegFile|Mux38~11_combout  = (readReg2[1] & ((\RegFile|Mux38~10_combout  & (\RegFile|regs[7][25]~q )) # (!\RegFile|Mux38~10_combout  & ((\RegFile|regs[6][25]~q ))))) # (!readReg2[1] & (((\RegFile|Mux38~10_combout ))))

	.dataa(\RegFile|regs[7][25]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[6][25]~q ),
	.datad(\RegFile|Mux38~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N18
cycloneive_lcell_comb \RegFile|regs[15][25]~feeder (
// Equation(s):
// \RegFile|regs[15][25]~feeder_combout  = \writeData~113_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\writeData~113_combout ),
	.cin(gnd),
	.combout(\RegFile|regs[15][25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[15][25]~feeder .lut_mask = 16'hFF00;
defparam \RegFile|regs[15][25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N19
dffeas \RegFile|regs[15][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|regs[15][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][25] .is_wysiwyg = "true";
defparam \RegFile|regs[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N17
dffeas \RegFile|regs[14][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][25] .is_wysiwyg = "true";
defparam \RegFile|regs[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N15
dffeas \RegFile|regs[12][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][25] .is_wysiwyg = "true";
defparam \RegFile|regs[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N5
dffeas \RegFile|regs[13][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][25] .is_wysiwyg = "true";
defparam \RegFile|regs[13][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N4
cycloneive_lcell_comb \RegFile|Mux38~17 (
// Equation(s):
// \RegFile|Mux38~17_combout  = (readReg2[1] & (((readReg2[0])))) # (!readReg2[1] & ((readReg2[0] & ((\RegFile|regs[13][25]~q ))) # (!readReg2[0] & (\RegFile|regs[12][25]~q ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[12][25]~q ),
	.datac(\RegFile|regs[13][25]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~17 .lut_mask = 16'hFA44;
defparam \RegFile|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N10
cycloneive_lcell_comb \RegFile|Mux38~18 (
// Equation(s):
// \RegFile|Mux38~18_combout  = (readReg2[1] & ((\RegFile|Mux38~17_combout  & (\RegFile|regs[15][25]~q )) # (!\RegFile|Mux38~17_combout  & ((\RegFile|regs[14][25]~q ))))) # (!readReg2[1] & (((\RegFile|Mux38~17_combout ))))

	.dataa(\RegFile|regs[15][25]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[14][25]~q ),
	.datad(\RegFile|Mux38~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux38~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~18 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux38~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N28
cycloneive_lcell_comb \RegFile|Mux38~19 (
// Equation(s):
// \RegFile|Mux38~19_combout  = (readReg2[2] & ((\RegFile|Mux38~16_combout  & ((\RegFile|Mux38~18_combout ))) # (!\RegFile|Mux38~16_combout  & (\RegFile|Mux38~11_combout )))) # (!readReg2[2] & (\RegFile|Mux38~16_combout ))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux38~16_combout ),
	.datac(\RegFile|Mux38~11_combout ),
	.datad(\RegFile|Mux38~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux38~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~19 .lut_mask = 16'hEC64;
defparam \RegFile|Mux38~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N17
dffeas \RegFile|regs[18][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][25] .is_wysiwyg = "true";
defparam \RegFile|regs[18][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N22
cycloneive_lcell_comb \RegFile|Mux38~2 (
// Equation(s):
// \RegFile|Mux38~2_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[22][25]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[18][25]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[22][25]~q ),
	.datad(\RegFile|regs[18][25]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N27
dffeas \RegFile|regs[26][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][25] .is_wysiwyg = "true";
defparam \RegFile|regs[26][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N25
dffeas \RegFile|regs[30][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][25] .is_wysiwyg = "true";
defparam \RegFile|regs[30][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N26
cycloneive_lcell_comb \RegFile|Mux38~3 (
// Equation(s):
// \RegFile|Mux38~3_combout  = (readReg2[3] & ((\RegFile|Mux38~2_combout  & ((\RegFile|regs[30][25]~q ))) # (!\RegFile|Mux38~2_combout  & (\RegFile|regs[26][25]~q )))) # (!readReg2[3] & (\RegFile|Mux38~2_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux38~2_combout ),
	.datac(\RegFile|regs[26][25]~q ),
	.datad(\RegFile|regs[30][25]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~3 .lut_mask = 16'hEC64;
defparam \RegFile|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N7
dffeas \RegFile|regs[16][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][25] .is_wysiwyg = "true";
defparam \RegFile|regs[16][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N29
dffeas \RegFile|regs[20][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][25] .is_wysiwyg = "true";
defparam \RegFile|regs[20][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N28
cycloneive_lcell_comb \RegFile|Mux38~4 (
// Equation(s):
// \RegFile|Mux38~4_combout  = (readReg2[2] & (((\RegFile|regs[20][25]~q ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|regs[16][25]~q  & ((!readReg2[3]))))

	.dataa(\RegFile|regs[16][25]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][25]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~4 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N3
dffeas \RegFile|regs[28][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][25] .is_wysiwyg = "true";
defparam \RegFile|regs[28][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N5
dffeas \RegFile|regs[24][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][25] .is_wysiwyg = "true";
defparam \RegFile|regs[24][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N4
cycloneive_lcell_comb \RegFile|Mux38~5 (
// Equation(s):
// \RegFile|Mux38~5_combout  = (\RegFile|Mux38~4_combout  & ((\RegFile|regs[28][25]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux38~4_combout  & (((\RegFile|regs[24][25]~q  & readReg2[3]))))

	.dataa(\RegFile|Mux38~4_combout ),
	.datab(\RegFile|regs[28][25]~q ),
	.datac(\RegFile|regs[24][25]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~5 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N4
cycloneive_lcell_comb \RegFile|Mux38~6 (
// Equation(s):
// \RegFile|Mux38~6_combout  = (readReg2[1] & ((readReg2[0]) # ((\RegFile|Mux38~3_combout )))) # (!readReg2[1] & (!readReg2[0] & ((\RegFile|Mux38~5_combout ))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|Mux38~3_combout ),
	.datad(\RegFile|Mux38~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~6 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N11
dffeas \RegFile|regs[17][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][25] .is_wysiwyg = "true";
defparam \RegFile|regs[17][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N9
dffeas \RegFile|regs[25][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][25] .is_wysiwyg = "true";
defparam \RegFile|regs[25][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N8
cycloneive_lcell_comb \RegFile|Mux38~0 (
// Equation(s):
// \RegFile|Mux38~0_combout  = (readReg2[3] & (((\RegFile|regs[25][25]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[17][25]~q  & ((!readReg2[2]))))

	.dataa(\RegFile|regs[17][25]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[25][25]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~0 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N19
dffeas \RegFile|regs[21][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][25] .is_wysiwyg = "true";
defparam \RegFile|regs[21][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N29
dffeas \RegFile|regs[29][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][25] .is_wysiwyg = "true";
defparam \RegFile|regs[29][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N18
cycloneive_lcell_comb \RegFile|Mux38~1 (
// Equation(s):
// \RegFile|Mux38~1_combout  = (\RegFile|Mux38~0_combout  & (((\RegFile|regs[29][25]~q )) # (!readReg2[2]))) # (!\RegFile|Mux38~0_combout  & (readReg2[2] & (\RegFile|regs[21][25]~q )))

	.dataa(\RegFile|Mux38~0_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][25]~q ),
	.datad(\RegFile|regs[29][25]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~1 .lut_mask = 16'hEA62;
defparam \RegFile|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N27
dffeas \RegFile|regs[31][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][25] .is_wysiwyg = "true";
defparam \RegFile|regs[31][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N11
dffeas \RegFile|regs[27][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][25] .is_wysiwyg = "true";
defparam \RegFile|regs[27][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N21
dffeas \RegFile|regs[19][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][25] .is_wysiwyg = "true";
defparam \RegFile|regs[19][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N10
cycloneive_lcell_comb \RegFile|Mux38~7 (
// Equation(s):
// \RegFile|Mux38~7_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[27][25]~q )) # (!readReg2[3] & ((\RegFile|regs[19][25]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][25]~q ),
	.datad(\RegFile|regs[19][25]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~7 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y38_N17
dffeas \RegFile|regs[23][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][25] .is_wysiwyg = "true";
defparam \RegFile|regs[23][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N16
cycloneive_lcell_comb \RegFile|Mux38~8 (
// Equation(s):
// \RegFile|Mux38~8_combout  = (\RegFile|Mux38~7_combout  & ((\RegFile|regs[31][25]~q ) # ((!readReg2[2])))) # (!\RegFile|Mux38~7_combout  & (((\RegFile|regs[23][25]~q  & readReg2[2]))))

	.dataa(\RegFile|regs[31][25]~q ),
	.datab(\RegFile|Mux38~7_combout ),
	.datac(\RegFile|regs[23][25]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~8 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N20
cycloneive_lcell_comb \RegFile|Mux38~9 (
// Equation(s):
// \RegFile|Mux38~9_combout  = (\RegFile|Mux38~6_combout  & (((\RegFile|Mux38~8_combout ) # (!readReg2[0])))) # (!\RegFile|Mux38~6_combout  & (\RegFile|Mux38~1_combout  & (readReg2[0])))

	.dataa(\RegFile|Mux38~6_combout ),
	.datab(\RegFile|Mux38~1_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux38~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~9 .lut_mask = 16'hEA4A;
defparam \RegFile|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N12
cycloneive_lcell_comb \RegFile|Mux38~20 (
// Equation(s):
// \RegFile|Mux38~20_combout  = (readReg2[4] & ((\RegFile|Mux38~9_combout ))) # (!readReg2[4] & (\RegFile|Mux38~19_combout ))

	.dataa(gnd),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux38~19_combout ),
	.datad(\RegFile|Mux38~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux38~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux38~20 .lut_mask = 16'hFC30;
defparam \RegFile|Mux38~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N4
cycloneive_lcell_comb \wrData[25]~25 (
// Equation(s):
// \wrData[25]~25_combout  = (\RegFile|Mux38~20_combout  & (!funct3[2] & (funct3[1] & !funct3[0])))

	.dataa(\RegFile|Mux38~20_combout ),
	.datab(funct3[2]),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[25]~25 .lut_mask = 16'h0020;
defparam \wrData[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N14
cycloneive_lcell_comb \update~44 (
// Equation(s):
// \update~44_combout  = (\ins[31]~reg0_q  & ((\PCcon~3_combout  & (!\Decoder4~4_combout )) # (!\PCcon~3_combout  & ((!\update~7_combout )))))

	.dataa(\Decoder4~4_combout ),
	.datab(\PCcon~3_combout ),
	.datac(\ins[31]~reg0_q ),
	.datad(\update~7_combout ),
	.cin(gnd),
	.combout(\update~44_combout ),
	.cout());
// synopsys translate_off
defparam \update~44 .lut_mask = 16'h4070;
defparam \update~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N25
dffeas \RegFile|regs[23][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][20] .is_wysiwyg = "true";
defparam \RegFile|regs[23][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N26
cycloneive_lcell_comb \RegFile|Mux11~7 (
// Equation(s):
// \RegFile|Mux11~7_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[23][20]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[19][20]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][20]~q ),
	.datad(\RegFile|regs[23][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N15
dffeas \RegFile|regs[31][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][20] .is_wysiwyg = "true";
defparam \RegFile|regs[31][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N13
dffeas \RegFile|regs[27][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][20] .is_wysiwyg = "true";
defparam \RegFile|regs[27][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N14
cycloneive_lcell_comb \RegFile|Mux11~8 (
// Equation(s):
// \RegFile|Mux11~8_combout  = (\RegFile|Mux11~7_combout  & (((\RegFile|regs[31][20]~q )) # (!readReg1[3]))) # (!\RegFile|Mux11~7_combout  & (readReg1[3] & ((\RegFile|regs[27][20]~q ))))

	.dataa(\RegFile|Mux11~7_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[31][20]~q ),
	.datad(\RegFile|regs[27][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~8 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N7
dffeas \RegFile|regs[22][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][20] .is_wysiwyg = "true";
defparam \RegFile|regs[22][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N23
dffeas \RegFile|regs[30][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][20] .is_wysiwyg = "true";
defparam \RegFile|regs[30][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N23
dffeas \RegFile|regs[26][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][20] .is_wysiwyg = "true";
defparam \RegFile|regs[26][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N17
dffeas \RegFile|regs[18][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][20] .is_wysiwyg = "true";
defparam \RegFile|regs[18][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N16
cycloneive_lcell_comb \RegFile|Mux11~2 (
// Equation(s):
// \RegFile|Mux11~2_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[26][20]~q )) # (!readReg1[3] & ((\RegFile|regs[18][20]~q )))))

	.dataa(\RegFile|regs[26][20]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][20]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~2 .lut_mask = 16'hEE30;
defparam \RegFile|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N22
cycloneive_lcell_comb \RegFile|Mux11~3 (
// Equation(s):
// \RegFile|Mux11~3_combout  = (readReg1[2] & ((\RegFile|Mux11~2_combout  & ((\RegFile|regs[30][20]~q ))) # (!\RegFile|Mux11~2_combout  & (\RegFile|regs[22][20]~q )))) # (!readReg1[2] & (((\RegFile|Mux11~2_combout ))))

	.dataa(\RegFile|regs[22][20]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[30][20]~q ),
	.datad(\RegFile|Mux11~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~3 .lut_mask = 16'hF388;
defparam \RegFile|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y38_N3
dffeas \RegFile|regs[20][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][20] .is_wysiwyg = "true";
defparam \RegFile|regs[20][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y38_N13
dffeas \RegFile|regs[28][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][20] .is_wysiwyg = "true";
defparam \RegFile|regs[28][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N23
dffeas \RegFile|regs[16][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][20] .is_wysiwyg = "true";
defparam \RegFile|regs[16][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y38_N13
dffeas \RegFile|regs[24][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][20] .is_wysiwyg = "true";
defparam \RegFile|regs[24][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N22
cycloneive_lcell_comb \RegFile|Mux11~4 (
// Equation(s):
// \RegFile|Mux11~4_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[24][20]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[16][20]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[16][20]~q ),
	.datad(\RegFile|regs[24][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N12
cycloneive_lcell_comb \RegFile|Mux11~5 (
// Equation(s):
// \RegFile|Mux11~5_combout  = (readReg1[2] & ((\RegFile|Mux11~4_combout  & ((\RegFile|regs[28][20]~q ))) # (!\RegFile|Mux11~4_combout  & (\RegFile|regs[20][20]~q )))) # (!readReg1[2] & (((\RegFile|Mux11~4_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[20][20]~q ),
	.datac(\RegFile|regs[28][20]~q ),
	.datad(\RegFile|Mux11~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~5 .lut_mask = 16'hF588;
defparam \RegFile|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N22
cycloneive_lcell_comb \RegFile|Mux11~6 (
// Equation(s):
// \RegFile|Mux11~6_combout  = (readReg1[1] & ((\RegFile|Mux11~3_combout ) # ((readReg1[0])))) # (!readReg1[1] & (((\RegFile|Mux11~5_combout  & !readReg1[0]))))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux11~3_combout ),
	.datac(\RegFile|Mux11~5_combout ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~6 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N27
dffeas \RegFile|regs[25][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][20] .is_wysiwyg = "true";
defparam \RegFile|regs[25][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N21
dffeas \RegFile|regs[29][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][20] .is_wysiwyg = "true";
defparam \RegFile|regs[29][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N17
dffeas \RegFile|regs[21][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][20] .is_wysiwyg = "true";
defparam \RegFile|regs[21][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N29
dffeas \RegFile|regs[17][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][20] .is_wysiwyg = "true";
defparam \RegFile|regs[17][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N28
cycloneive_lcell_comb \RegFile|Mux11~0 (
// Equation(s):
// \RegFile|Mux11~0_combout  = (readReg1[2] & ((\RegFile|regs[21][20]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[17][20]~q  & !readReg1[3]))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[21][20]~q ),
	.datac(\RegFile|regs[17][20]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~0 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N20
cycloneive_lcell_comb \RegFile|Mux11~1 (
// Equation(s):
// \RegFile|Mux11~1_combout  = (readReg1[3] & ((\RegFile|Mux11~0_combout  & ((\RegFile|regs[29][20]~q ))) # (!\RegFile|Mux11~0_combout  & (\RegFile|regs[25][20]~q )))) # (!readReg1[3] & (((\RegFile|Mux11~0_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[25][20]~q ),
	.datac(\RegFile|regs[29][20]~q ),
	.datad(\RegFile|Mux11~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~1 .lut_mask = 16'hF588;
defparam \RegFile|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N0
cycloneive_lcell_comb \RegFile|Mux11~9 (
// Equation(s):
// \RegFile|Mux11~9_combout  = (readReg1[0] & ((\RegFile|Mux11~6_combout  & (\RegFile|Mux11~8_combout )) # (!\RegFile|Mux11~6_combout  & ((\RegFile|Mux11~1_combout ))))) # (!readReg1[0] & (((\RegFile|Mux11~6_combout ))))

	.dataa(\RegFile|Mux11~8_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|Mux11~6_combout ),
	.datad(\RegFile|Mux11~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~9 .lut_mask = 16'hBCB0;
defparam \RegFile|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N3
dffeas \RegFile|regs[8][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][20] .is_wysiwyg = "true";
defparam \RegFile|regs[8][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N1
dffeas \RegFile|regs[10][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][20] .is_wysiwyg = "true";
defparam \RegFile|regs[10][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N2
cycloneive_lcell_comb \RegFile|Mux11~10 (
// Equation(s):
// \RegFile|Mux11~10_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|regs[10][20]~q ))) # (!readReg1[1] & (\RegFile|regs[8][20]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[8][20]~q ),
	.datad(\RegFile|regs[10][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~10 .lut_mask = 16'hDC98;
defparam \RegFile|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N5
dffeas \RegFile|regs[9][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][20] .is_wysiwyg = "true";
defparam \RegFile|regs[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N15
dffeas \RegFile|regs[11][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][20] .is_wysiwyg = "true";
defparam \RegFile|regs[11][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N14
cycloneive_lcell_comb \RegFile|Mux11~11 (
// Equation(s):
// \RegFile|Mux11~11_combout  = (\RegFile|Mux11~10_combout  & (((\RegFile|regs[11][20]~q ) # (!readReg1[0])))) # (!\RegFile|Mux11~10_combout  & (\RegFile|regs[9][20]~q  & ((readReg1[0]))))

	.dataa(\RegFile|Mux11~10_combout ),
	.datab(\RegFile|regs[9][20]~q ),
	.datac(\RegFile|regs[11][20]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~11 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N17
dffeas \RegFile|regs[6][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][20] .is_wysiwyg = "true";
defparam \RegFile|regs[6][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N19
dffeas \RegFile|regs[7][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][20] .is_wysiwyg = "true";
defparam \RegFile|regs[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N19
dffeas \RegFile|regs[4][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][20] .is_wysiwyg = "true";
defparam \RegFile|regs[4][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N25
dffeas \RegFile|regs[5][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][20] .is_wysiwyg = "true";
defparam \RegFile|regs[5][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N18
cycloneive_lcell_comb \RegFile|Mux11~12 (
// Equation(s):
// \RegFile|Mux11~12_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[5][20]~q ))) # (!readReg1[0] & (\RegFile|regs[4][20]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[4][20]~q ),
	.datad(\RegFile|regs[5][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~12 .lut_mask = 16'hDC98;
defparam \RegFile|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N18
cycloneive_lcell_comb \RegFile|Mux11~13 (
// Equation(s):
// \RegFile|Mux11~13_combout  = (readReg1[1] & ((\RegFile|Mux11~12_combout  & ((\RegFile|regs[7][20]~q ))) # (!\RegFile|Mux11~12_combout  & (\RegFile|regs[6][20]~q )))) # (!readReg1[1] & (((\RegFile|Mux11~12_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[6][20]~q ),
	.datac(\RegFile|regs[7][20]~q ),
	.datad(\RegFile|Mux11~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~13 .lut_mask = 16'hF588;
defparam \RegFile|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N1
dffeas \RegFile|regs[2][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][20] .is_wysiwyg = "true";
defparam \RegFile|regs[2][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N17
dffeas \RegFile|regs[3][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][20] .is_wysiwyg = "true";
defparam \RegFile|regs[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N19
dffeas \RegFile|regs[1][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][20] .is_wysiwyg = "true";
defparam \RegFile|regs[1][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N18
cycloneive_lcell_comb \RegFile|Mux11~14 (
// Equation(s):
// \RegFile|Mux11~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][20]~q )) # (!readReg1[1] & ((\RegFile|regs[1][20]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[3][20]~q ),
	.datac(\RegFile|regs[1][20]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~14 .lut_mask = 16'hD800;
defparam \RegFile|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N0
cycloneive_lcell_comb \RegFile|Mux11~15 (
// Equation(s):
// \RegFile|Mux11~15_combout  = (\RegFile|Mux11~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][20]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][20]~q ),
	.datad(\RegFile|Mux11~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N14
cycloneive_lcell_comb \RegFile|Mux11~16 (
// Equation(s):
// \RegFile|Mux11~16_combout  = (readReg1[2] & ((\RegFile|Mux11~13_combout ) # ((readReg1[3])))) # (!readReg1[2] & (((!readReg1[3] & \RegFile|Mux11~15_combout ))))

	.dataa(\RegFile|Mux11~13_combout ),
	.datab(readReg1[2]),
	.datac(readReg1[3]),
	.datad(\RegFile|Mux11~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~16 .lut_mask = 16'hCBC8;
defparam \RegFile|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N7
dffeas \RegFile|regs[12][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][20] .is_wysiwyg = "true";
defparam \RegFile|regs[12][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N5
dffeas \RegFile|regs[13][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][20] .is_wysiwyg = "true";
defparam \RegFile|regs[13][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N6
cycloneive_lcell_comb \RegFile|Mux11~17 (
// Equation(s):
// \RegFile|Mux11~17_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[13][20]~q ))) # (!readReg1[0] & (\RegFile|regs[12][20]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[12][20]~q ),
	.datad(\RegFile|regs[13][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~17 .lut_mask = 16'hDC98;
defparam \RegFile|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N25
dffeas \RegFile|regs[14][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][20] .is_wysiwyg = "true";
defparam \RegFile|regs[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y41_N19
dffeas \RegFile|regs[15][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeData~96_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][20] .is_wysiwyg = "true";
defparam \RegFile|regs[15][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N24
cycloneive_lcell_comb \RegFile|Mux11~18 (
// Equation(s):
// \RegFile|Mux11~18_combout  = (readReg1[1] & ((\RegFile|Mux11~17_combout  & ((\RegFile|regs[15][20]~q ))) # (!\RegFile|Mux11~17_combout  & (\RegFile|regs[14][20]~q )))) # (!readReg1[1] & (\RegFile|Mux11~17_combout ))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux11~17_combout ),
	.datac(\RegFile|regs[14][20]~q ),
	.datad(\RegFile|regs[15][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~18 .lut_mask = 16'hEC64;
defparam \RegFile|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N16
cycloneive_lcell_comb \RegFile|Mux11~19 (
// Equation(s):
// \RegFile|Mux11~19_combout  = (readReg1[3] & ((\RegFile|Mux11~16_combout  & ((\RegFile|Mux11~18_combout ))) # (!\RegFile|Mux11~16_combout  & (\RegFile|Mux11~11_combout )))) # (!readReg1[3] & (((\RegFile|Mux11~16_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux11~11_combout ),
	.datac(\RegFile|Mux11~16_combout ),
	.datad(\RegFile|Mux11~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~19 .lut_mask = 16'hF858;
defparam \RegFile|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N28
cycloneive_lcell_comb \RegFile|Mux11~20 (
// Equation(s):
// \RegFile|Mux11~20_combout  = (readReg1[4] & (\RegFile|Mux11~9_combout )) # (!readReg1[4] & ((\RegFile|Mux11~19_combout )))

	.dataa(readReg1[4]),
	.datab(gnd),
	.datac(\RegFile|Mux11~9_combout ),
	.datad(\RegFile|Mux11~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux11~20 .lut_mask = 16'hF5A0;
defparam \RegFile|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N16
cycloneive_lcell_comb \RiscALU|ShiftLeft0~79 (
// Equation(s):
// \RiscALU|ShiftLeft0~79_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux11~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux9~20_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux11~20_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RegFile|Mux9~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~79_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~79 .lut_mask = 16'hCFC0;
defparam \RiscALU|ShiftLeft0~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N28
cycloneive_lcell_comb \RiscALU|ShiftLeft0~83 (
// Equation(s):
// \RiscALU|ShiftLeft0~83_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~79_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~82_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftLeft0~82_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftLeft0~79_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~83_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~83 .lut_mask = 16'hFC0C;
defparam \RiscALU|ShiftLeft0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N30
cycloneive_lcell_comb \writeData~132 (
// Equation(s):
// \writeData~132_combout  = (\writeData~82_combout  & (((\ins[31]~reg0_q ) # (!\writeData~70_combout )))) # (!\writeData~82_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [31] & ((\writeData~70_combout ))))

	.dataa(\writeData~82_combout ),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [31]),
	.datac(\ins[31]~reg0_q ),
	.datad(\writeData~70_combout ),
	.cin(gnd),
	.combout(\writeData~132_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~132 .lut_mask = 16'hE4AA;
defparam \writeData~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N23
dffeas \RegFile|regs[20][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][31] .is_wysiwyg = "true";
defparam \RegFile|regs[20][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N25
dffeas \RegFile|regs[16][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][31] .is_wysiwyg = "true";
defparam \RegFile|regs[16][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N22
cycloneive_lcell_comb \RegFile|Mux32~4 (
// Equation(s):
// \RegFile|Mux32~4_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[20][31]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[16][31]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[20][31]~q ),
	.datad(\RegFile|regs[16][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~4 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N25
dffeas \RegFile|regs[24][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][31] .is_wysiwyg = "true";
defparam \RegFile|regs[24][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N11
dffeas \RegFile|regs[28][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][31] .is_wysiwyg = "true";
defparam \RegFile|regs[28][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N24
cycloneive_lcell_comb \RegFile|Mux32~5 (
// Equation(s):
// \RegFile|Mux32~5_combout  = (readReg2[3] & ((\RegFile|Mux32~4_combout  & ((\RegFile|regs[28][31]~q ))) # (!\RegFile|Mux32~4_combout  & (\RegFile|regs[24][31]~q )))) # (!readReg2[3] & (\RegFile|Mux32~4_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux32~4_combout ),
	.datac(\RegFile|regs[24][31]~q ),
	.datad(\RegFile|regs[28][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~5 .lut_mask = 16'hEC64;
defparam \RegFile|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N31
dffeas \RegFile|regs[18][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][31] .is_wysiwyg = "true";
defparam \RegFile|regs[18][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N19
dffeas \RegFile|regs[22][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][31] .is_wysiwyg = "true";
defparam \RegFile|regs[22][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N18
cycloneive_lcell_comb \RegFile|Mux32~2 (
// Equation(s):
// \RegFile|Mux32~2_combout  = (readReg2[2] & (((\RegFile|regs[22][31]~q ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|regs[18][31]~q  & ((!readReg2[3]))))

	.dataa(\RegFile|regs[18][31]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[22][31]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~2 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N9
dffeas \RegFile|regs[30][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][31] .is_wysiwyg = "true";
defparam \RegFile|regs[30][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N21
dffeas \RegFile|regs[26][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][31] .is_wysiwyg = "true";
defparam \RegFile|regs[26][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N20
cycloneive_lcell_comb \RegFile|Mux32~3 (
// Equation(s):
// \RegFile|Mux32~3_combout  = (\RegFile|Mux32~2_combout  & ((\RegFile|regs[30][31]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux32~2_combout  & (((\RegFile|regs[26][31]~q  & readReg2[3]))))

	.dataa(\RegFile|Mux32~2_combout ),
	.datab(\RegFile|regs[30][31]~q ),
	.datac(\RegFile|regs[26][31]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~3 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N20
cycloneive_lcell_comb \RegFile|Mux32~6 (
// Equation(s):
// \RegFile|Mux32~6_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|Mux32~3_combout ))) # (!readReg2[1] & (\RegFile|Mux32~5_combout ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|Mux32~5_combout ),
	.datad(\RegFile|Mux32~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~6 .lut_mask = 16'hDC98;
defparam \RegFile|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N21
dffeas \RegFile|regs[19][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][31] .is_wysiwyg = "true";
defparam \RegFile|regs[19][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N27
dffeas \RegFile|regs[27][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][31] .is_wysiwyg = "true";
defparam \RegFile|regs[27][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N26
cycloneive_lcell_comb \RegFile|Mux32~7 (
// Equation(s):
// \RegFile|Mux32~7_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[27][31]~q ))) # (!readReg2[3] & (\RegFile|regs[19][31]~q ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[19][31]~q ),
	.datac(\RegFile|regs[27][31]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~7 .lut_mask = 16'hFA44;
defparam \RegFile|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N31
dffeas \RegFile|regs[23][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][31] .is_wysiwyg = "true";
defparam \RegFile|regs[23][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N29
dffeas \RegFile|regs[31][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][31] .is_wysiwyg = "true";
defparam \RegFile|regs[31][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N30
cycloneive_lcell_comb \RegFile|Mux32~8 (
// Equation(s):
// \RegFile|Mux32~8_combout  = (\RegFile|Mux32~7_combout  & (((\RegFile|regs[31][31]~q )) # (!readReg2[2]))) # (!\RegFile|Mux32~7_combout  & (readReg2[2] & (\RegFile|regs[23][31]~q )))

	.dataa(\RegFile|Mux32~7_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][31]~q ),
	.datad(\RegFile|regs[31][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~8 .lut_mask = 16'hEA62;
defparam \RegFile|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N13
dffeas \RegFile|regs[25][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][31] .is_wysiwyg = "true";
defparam \RegFile|regs[25][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N15
dffeas \RegFile|regs[17][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][31] .is_wysiwyg = "true";
defparam \RegFile|regs[17][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N12
cycloneive_lcell_comb \RegFile|Mux32~0 (
// Equation(s):
// \RegFile|Mux32~0_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[25][31]~q )) # (!readReg2[3] & ((\RegFile|regs[17][31]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[25][31]~q ),
	.datad(\RegFile|regs[17][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~0 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N21
dffeas \RegFile|regs[21][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][31] .is_wysiwyg = "true";
defparam \RegFile|regs[21][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N23
dffeas \RegFile|regs[29][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][31] .is_wysiwyg = "true";
defparam \RegFile|regs[29][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N20
cycloneive_lcell_comb \RegFile|Mux32~1 (
// Equation(s):
// \RegFile|Mux32~1_combout  = (\RegFile|Mux32~0_combout  & (((\RegFile|regs[29][31]~q )) # (!readReg2[2]))) # (!\RegFile|Mux32~0_combout  & (readReg2[2] & (\RegFile|regs[21][31]~q )))

	.dataa(\RegFile|Mux32~0_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][31]~q ),
	.datad(\RegFile|regs[29][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~1 .lut_mask = 16'hEA62;
defparam \RegFile|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N0
cycloneive_lcell_comb \RegFile|Mux32~9 (
// Equation(s):
// \RegFile|Mux32~9_combout  = (readReg2[0] & ((\RegFile|Mux32~6_combout  & (\RegFile|Mux32~8_combout )) # (!\RegFile|Mux32~6_combout  & ((\RegFile|Mux32~1_combout ))))) # (!readReg2[0] & (\RegFile|Mux32~6_combout ))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux32~6_combout ),
	.datac(\RegFile|Mux32~8_combout ),
	.datad(\RegFile|Mux32~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~9 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N19
dffeas \RegFile|regs[7][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][31] .is_wysiwyg = "true";
defparam \RegFile|regs[7][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N17
dffeas \RegFile|regs[6][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][31] .is_wysiwyg = "true";
defparam \RegFile|regs[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N27
dffeas \RegFile|regs[5][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][31] .is_wysiwyg = "true";
defparam \RegFile|regs[5][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N29
dffeas \RegFile|regs[4][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][31] .is_wysiwyg = "true";
defparam \RegFile|regs[4][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N26
cycloneive_lcell_comb \RegFile|Mux32~10 (
// Equation(s):
// \RegFile|Mux32~10_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[5][31]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[4][31]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[5][31]~q ),
	.datad(\RegFile|regs[4][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~10 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N16
cycloneive_lcell_comb \RegFile|Mux32~11 (
// Equation(s):
// \RegFile|Mux32~11_combout  = (readReg2[1] & ((\RegFile|Mux32~10_combout  & (\RegFile|regs[7][31]~q )) # (!\RegFile|Mux32~10_combout  & ((\RegFile|regs[6][31]~q ))))) # (!readReg2[1] & (((\RegFile|Mux32~10_combout ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[7][31]~q ),
	.datac(\RegFile|regs[6][31]~q ),
	.datad(\RegFile|Mux32~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~11 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N23
dffeas \RegFile|regs[14][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][31] .is_wysiwyg = "true";
defparam \RegFile|regs[14][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N9
dffeas \RegFile|regs[15][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][31] .is_wysiwyg = "true";
defparam \RegFile|regs[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N25
dffeas \RegFile|regs[13][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][31] .is_wysiwyg = "true";
defparam \RegFile|regs[13][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N24
cycloneive_lcell_comb \RegFile|Mux32~17 (
// Equation(s):
// \RegFile|Mux32~17_combout  = (readReg2[0] & (((\RegFile|regs[13][31]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[12][31]~q  & ((!readReg2[1]))))

	.dataa(\RegFile|regs[12][31]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[13][31]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~17 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N8
cycloneive_lcell_comb \RegFile|Mux32~18 (
// Equation(s):
// \RegFile|Mux32~18_combout  = (readReg2[1] & ((\RegFile|Mux32~17_combout  & ((\RegFile|regs[15][31]~q ))) # (!\RegFile|Mux32~17_combout  & (\RegFile|regs[14][31]~q )))) # (!readReg2[1] & (((\RegFile|Mux32~17_combout ))))

	.dataa(\RegFile|regs[14][31]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[15][31]~q ),
	.datad(\RegFile|Mux32~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~18 .lut_mask = 16'hF388;
defparam \RegFile|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N23
dffeas \RegFile|regs[11][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][31] .is_wysiwyg = "true";
defparam \RegFile|regs[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N31
dffeas \RegFile|regs[8][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][31] .is_wysiwyg = "true";
defparam \RegFile|regs[8][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N5
dffeas \RegFile|regs[10][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][31] .is_wysiwyg = "true";
defparam \RegFile|regs[10][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N4
cycloneive_lcell_comb \RegFile|Mux32~12 (
// Equation(s):
// \RegFile|Mux32~12_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|regs[10][31]~q ))) # (!readReg2[1] & (\RegFile|regs[8][31]~q ))))

	.dataa(\RegFile|regs[8][31]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][31]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~12 .lut_mask = 16'hFC22;
defparam \RegFile|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N21
dffeas \RegFile|regs[9][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][31] .is_wysiwyg = "true";
defparam \RegFile|regs[9][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N20
cycloneive_lcell_comb \RegFile|Mux32~13 (
// Equation(s):
// \RegFile|Mux32~13_combout  = (\RegFile|Mux32~12_combout  & ((\RegFile|regs[11][31]~q ) # ((!readReg2[0])))) # (!\RegFile|Mux32~12_combout  & (((\RegFile|regs[9][31]~q  & readReg2[0]))))

	.dataa(\RegFile|regs[11][31]~q ),
	.datab(\RegFile|Mux32~12_combout ),
	.datac(\RegFile|regs[9][31]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~13 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y37_N7
dffeas \RegFile|regs[3][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][31] .is_wysiwyg = "true";
defparam \RegFile|regs[3][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N21
dffeas \RegFile|regs[1][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][31] .is_wysiwyg = "true";
defparam \RegFile|regs[1][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N6
cycloneive_lcell_comb \RegFile|Mux32~14 (
// Equation(s):
// \RegFile|Mux32~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][31]~q )) # (!readReg2[1] & ((\RegFile|regs[1][31]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][31]~q ),
	.datad(\RegFile|regs[1][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~14 .lut_mask = 16'hC480;
defparam \RegFile|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N31
dffeas \RegFile|regs[2][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][31] .is_wysiwyg = "true";
defparam \RegFile|regs[2][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N2
cycloneive_lcell_comb \RegFile|Mux32~15 (
// Equation(s):
// \RegFile|Mux32~15_combout  = (\RegFile|Mux32~14_combout ) # ((!readReg2[0] & (readReg2[1] & \RegFile|regs[2][31]~q )))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux32~14_combout ),
	.datac(readReg2[1]),
	.datad(\RegFile|regs[2][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~15 .lut_mask = 16'hDCCC;
defparam \RegFile|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N20
cycloneive_lcell_comb \RegFile|Mux32~16 (
// Equation(s):
// \RegFile|Mux32~16_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|Mux32~13_combout )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|Mux32~15_combout ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|Mux32~13_combout ),
	.datad(\RegFile|Mux32~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~16 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N18
cycloneive_lcell_comb \RegFile|Mux32~19 (
// Equation(s):
// \RegFile|Mux32~19_combout  = (readReg2[2] & ((\RegFile|Mux32~16_combout  & ((\RegFile|Mux32~18_combout ))) # (!\RegFile|Mux32~16_combout  & (\RegFile|Mux32~11_combout )))) # (!readReg2[2] & (((\RegFile|Mux32~16_combout ))))

	.dataa(\RegFile|Mux32~11_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|Mux32~18_combout ),
	.datad(\RegFile|Mux32~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~19 .lut_mask = 16'hF388;
defparam \RegFile|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N2
cycloneive_lcell_comb \ALU_in1[31]~30 (
// Equation(s):
// \ALU_in1[31]~30_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & (\RegFile|Mux32~9_combout )) # (!readReg2[4] & ((\RegFile|Mux32~19_combout )))))

	.dataa(readReg2[4]),
	.datab(\ALU_in1_con~1_combout ),
	.datac(\RegFile|Mux32~9_combout ),
	.datad(\RegFile|Mux32~19_combout ),
	.cin(gnd),
	.combout(\ALU_in1[31]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[31]~30 .lut_mask = 16'hC480;
defparam \ALU_in1[31]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N22
cycloneive_lcell_comb \RiscALU|Add0~95 (
// Equation(s):
// \RiscALU|Add0~95_combout  = (opcode[5] & ((\ALU_in1[31]~30_combout  $ (\upperBit~q )))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\ALU_in1[31]~30_combout ),
	.datac(opcode[5]),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~95_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~95 .lut_mask = 16'h3ACA;
defparam \RiscALU|Add0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N6
cycloneive_lcell_comb \RiscALU|ShiftLeft0~89 (
// Equation(s):
// \RiscALU|ShiftLeft0~89_combout  = (\ALU_in1[1]~3_combout  & ((\ALU_in1[0]~1_combout  & ((\RegFile|Mux8~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux7~20_combout ))))

	.dataa(\ALU_in1[0]~1_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\RegFile|Mux7~20_combout ),
	.datad(\RegFile|Mux8~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~89_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~89 .lut_mask = 16'hC840;
defparam \RiscALU|ShiftLeft0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N31
dffeas \RegFile|regs[25][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][26] .is_wysiwyg = "true";
defparam \RegFile|regs[25][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N17
dffeas \RegFile|regs[29][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][26] .is_wysiwyg = "true";
defparam \RegFile|regs[29][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N5
dffeas \RegFile|regs[21][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][26] .is_wysiwyg = "true";
defparam \RegFile|regs[21][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N7
dffeas \RegFile|regs[17][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][26] .is_wysiwyg = "true";
defparam \RegFile|regs[17][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N6
cycloneive_lcell_comb \RegFile|Mux5~0 (
// Equation(s):
// \RegFile|Mux5~0_combout  = (readReg1[2] & ((\RegFile|regs[21][26]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[17][26]~q  & !readReg1[3]))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[21][26]~q ),
	.datac(\RegFile|regs[17][26]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~0 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N16
cycloneive_lcell_comb \RegFile|Mux5~1 (
// Equation(s):
// \RegFile|Mux5~1_combout  = (readReg1[3] & ((\RegFile|Mux5~0_combout  & ((\RegFile|regs[29][26]~q ))) # (!\RegFile|Mux5~0_combout  & (\RegFile|regs[25][26]~q )))) # (!readReg1[3] & (((\RegFile|Mux5~0_combout ))))

	.dataa(\RegFile|regs[25][26]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[29][26]~q ),
	.datad(\RegFile|Mux5~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~1 .lut_mask = 16'hF388;
defparam \RegFile|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N31
dffeas \RegFile|regs[24][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][26] .is_wysiwyg = "true";
defparam \RegFile|regs[24][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N9
dffeas \RegFile|regs[16][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][26] .is_wysiwyg = "true";
defparam \RegFile|regs[16][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N8
cycloneive_lcell_comb \RegFile|Mux5~4 (
// Equation(s):
// \RegFile|Mux5~4_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[24][26]~q )) # (!readReg1[3] & ((\RegFile|regs[16][26]~q )))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[24][26]~q ),
	.datac(\RegFile|regs[16][26]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~4 .lut_mask = 16'hEE50;
defparam \RegFile|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N23
dffeas \RegFile|regs[28][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][26] .is_wysiwyg = "true";
defparam \RegFile|regs[28][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N21
dffeas \RegFile|regs[20][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][26] .is_wysiwyg = "true";
defparam \RegFile|regs[20][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N22
cycloneive_lcell_comb \RegFile|Mux5~5 (
// Equation(s):
// \RegFile|Mux5~5_combout  = (\RegFile|Mux5~4_combout  & (((\RegFile|regs[28][26]~q )) # (!readReg1[2]))) # (!\RegFile|Mux5~4_combout  & (readReg1[2] & ((\RegFile|regs[20][26]~q ))))

	.dataa(\RegFile|Mux5~4_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[28][26]~q ),
	.datad(\RegFile|regs[20][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~5 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N7
dffeas \RegFile|regs[18][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][26] .is_wysiwyg = "true";
defparam \RegFile|regs[18][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N6
cycloneive_lcell_comb \RegFile|Mux5~2 (
// Equation(s):
// \RegFile|Mux5~2_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[26][26]~q ))) # (!readReg1[3] & (\RegFile|regs[18][26]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[18][26]~q ),
	.datad(\RegFile|regs[26][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N27
dffeas \RegFile|regs[30][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][26] .is_wysiwyg = "true";
defparam \RegFile|regs[30][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N25
dffeas \RegFile|regs[22][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][26] .is_wysiwyg = "true";
defparam \RegFile|regs[22][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N26
cycloneive_lcell_comb \RegFile|Mux5~3 (
// Equation(s):
// \RegFile|Mux5~3_combout  = (\RegFile|Mux5~2_combout  & (((\RegFile|regs[30][26]~q )) # (!readReg1[2]))) # (!\RegFile|Mux5~2_combout  & (readReg1[2] & ((\RegFile|regs[22][26]~q ))))

	.dataa(\RegFile|Mux5~2_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[30][26]~q ),
	.datad(\RegFile|regs[22][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~3 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N4
cycloneive_lcell_comb \RegFile|Mux5~6 (
// Equation(s):
// \RegFile|Mux5~6_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|Mux5~3_combout )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|Mux5~5_combout )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|Mux5~5_combout ),
	.datad(\RegFile|Mux5~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~6 .lut_mask = 16'hBA98;
defparam \RegFile|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N31
dffeas \RegFile|regs[19][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][26] .is_wysiwyg = "true";
defparam \RegFile|regs[19][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N29
dffeas \RegFile|regs[23][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][26] .is_wysiwyg = "true";
defparam \RegFile|regs[23][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N30
cycloneive_lcell_comb \RegFile|Mux5~7 (
// Equation(s):
// \RegFile|Mux5~7_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[23][26]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[19][26]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][26]~q ),
	.datad(\RegFile|regs[23][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y39_N29
dffeas \RegFile|regs[31][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][26] .is_wysiwyg = "true";
defparam \RegFile|regs[31][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y39_N3
dffeas \RegFile|regs[27][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][26] .is_wysiwyg = "true";
defparam \RegFile|regs[27][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N28
cycloneive_lcell_comb \RegFile|Mux5~8 (
// Equation(s):
// \RegFile|Mux5~8_combout  = (\RegFile|Mux5~7_combout  & (((\RegFile|regs[31][26]~q )) # (!readReg1[3]))) # (!\RegFile|Mux5~7_combout  & (readReg1[3] & ((\RegFile|regs[27][26]~q ))))

	.dataa(\RegFile|Mux5~7_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[31][26]~q ),
	.datad(\RegFile|regs[27][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~8 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N6
cycloneive_lcell_comb \RegFile|Mux5~9 (
// Equation(s):
// \RegFile|Mux5~9_combout  = (readReg1[0] & ((\RegFile|Mux5~6_combout  & ((\RegFile|Mux5~8_combout ))) # (!\RegFile|Mux5~6_combout  & (\RegFile|Mux5~1_combout )))) # (!readReg1[0] & (((\RegFile|Mux5~6_combout ))))

	.dataa(\RegFile|Mux5~1_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|Mux5~6_combout ),
	.datad(\RegFile|Mux5~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~9 .lut_mask = 16'hF838;
defparam \RegFile|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N3
dffeas \RegFile|regs[2][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][26] .is_wysiwyg = "true";
defparam \RegFile|regs[2][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N31
dffeas \RegFile|regs[3][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][26] .is_wysiwyg = "true";
defparam \RegFile|regs[3][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N9
dffeas \RegFile|regs[1][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][26] .is_wysiwyg = "true";
defparam \RegFile|regs[1][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N8
cycloneive_lcell_comb \RegFile|Mux5~14 (
// Equation(s):
// \RegFile|Mux5~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][26]~q )) # (!readReg1[1] & ((\RegFile|regs[1][26]~q )))))

	.dataa(\RegFile|regs[3][26]~q ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[1][26]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~14 .lut_mask = 16'h88C0;
defparam \RegFile|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N2
cycloneive_lcell_comb \RegFile|Mux5~15 (
// Equation(s):
// \RegFile|Mux5~15_combout  = (\RegFile|Mux5~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][26]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][26]~q ),
	.datad(\RegFile|Mux5~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N9
dffeas \RegFile|regs[5][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][26] .is_wysiwyg = "true";
defparam \RegFile|regs[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N19
dffeas \RegFile|regs[4][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][26] .is_wysiwyg = "true";
defparam \RegFile|regs[4][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N18
cycloneive_lcell_comb \RegFile|Mux5~12 (
// Equation(s):
// \RegFile|Mux5~12_combout  = (readReg1[0] & ((\RegFile|regs[5][26]~q ) # ((readReg1[1])))) # (!readReg1[0] & (((\RegFile|regs[4][26]~q  & !readReg1[1]))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[5][26]~q ),
	.datac(\RegFile|regs[4][26]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~12 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N11
dffeas \RegFile|regs[7][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][26] .is_wysiwyg = "true";
defparam \RegFile|regs[7][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N1
dffeas \RegFile|regs[6][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][26] .is_wysiwyg = "true";
defparam \RegFile|regs[6][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N10
cycloneive_lcell_comb \RegFile|Mux5~13 (
// Equation(s):
// \RegFile|Mux5~13_combout  = (readReg1[1] & ((\RegFile|Mux5~12_combout  & (\RegFile|regs[7][26]~q )) # (!\RegFile|Mux5~12_combout  & ((\RegFile|regs[6][26]~q ))))) # (!readReg1[1] & (\RegFile|Mux5~12_combout ))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux5~12_combout ),
	.datac(\RegFile|regs[7][26]~q ),
	.datad(\RegFile|regs[6][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~13 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N0
cycloneive_lcell_comb \RegFile|Mux5~16 (
// Equation(s):
// \RegFile|Mux5~16_combout  = (readReg1[3] & (((readReg1[2])))) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|Mux5~13_combout ))) # (!readReg1[2] & (\RegFile|Mux5~15_combout ))))

	.dataa(\RegFile|Mux5~15_combout ),
	.datab(readReg1[3]),
	.datac(readReg1[2]),
	.datad(\RegFile|Mux5~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~16 .lut_mask = 16'hF2C2;
defparam \RegFile|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N19
dffeas \RegFile|regs[8][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][26] .is_wysiwyg = "true";
defparam \RegFile|regs[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N25
dffeas \RegFile|regs[10][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][26] .is_wysiwyg = "true";
defparam \RegFile|regs[10][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N18
cycloneive_lcell_comb \RegFile|Mux5~10 (
// Equation(s):
// \RegFile|Mux5~10_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|regs[10][26]~q )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|regs[8][26]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[8][26]~q ),
	.datad(\RegFile|regs[10][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~10 .lut_mask = 16'hBA98;
defparam \RegFile|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y41_N29
dffeas \RegFile|regs[11][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][26] .is_wysiwyg = "true";
defparam \RegFile|regs[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y41_N19
dffeas \RegFile|regs[9][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][26] .is_wysiwyg = "true";
defparam \RegFile|regs[9][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N28
cycloneive_lcell_comb \RegFile|Mux5~11 (
// Equation(s):
// \RegFile|Mux5~11_combout  = (\RegFile|Mux5~10_combout  & (((\RegFile|regs[11][26]~q )) # (!readReg1[0]))) # (!\RegFile|Mux5~10_combout  & (readReg1[0] & ((\RegFile|regs[9][26]~q ))))

	.dataa(\RegFile|Mux5~10_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][26]~q ),
	.datad(\RegFile|regs[9][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~11 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N15
dffeas \RegFile|regs[12][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][26] .is_wysiwyg = "true";
defparam \RegFile|regs[12][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N13
dffeas \RegFile|regs[13][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][26] .is_wysiwyg = "true";
defparam \RegFile|regs[13][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N14
cycloneive_lcell_comb \RegFile|Mux5~17 (
// Equation(s):
// \RegFile|Mux5~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][26]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][26]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][26]~q ),
	.datad(\RegFile|regs[13][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N5
dffeas \RegFile|regs[14][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][26] .is_wysiwyg = "true";
defparam \RegFile|regs[14][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y41_N7
dffeas \RegFile|regs[15][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][26] .is_wysiwyg = "true";
defparam \RegFile|regs[15][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N4
cycloneive_lcell_comb \RegFile|Mux5~18 (
// Equation(s):
// \RegFile|Mux5~18_combout  = (\RegFile|Mux5~17_combout  & (((\RegFile|regs[15][26]~q )) # (!readReg1[1]))) # (!\RegFile|Mux5~17_combout  & (readReg1[1] & (\RegFile|regs[14][26]~q )))

	.dataa(\RegFile|Mux5~17_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[14][26]~q ),
	.datad(\RegFile|regs[15][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~18 .lut_mask = 16'hEA62;
defparam \RegFile|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N6
cycloneive_lcell_comb \RegFile|Mux5~19 (
// Equation(s):
// \RegFile|Mux5~19_combout  = (\RegFile|Mux5~16_combout  & (((\RegFile|Mux5~18_combout ) # (!readReg1[3])))) # (!\RegFile|Mux5~16_combout  & (\RegFile|Mux5~11_combout  & (readReg1[3])))

	.dataa(\RegFile|Mux5~16_combout ),
	.datab(\RegFile|Mux5~11_combout ),
	.datac(readReg1[3]),
	.datad(\RegFile|Mux5~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~19 .lut_mask = 16'hEA4A;
defparam \RegFile|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N4
cycloneive_lcell_comb \RegFile|Mux5~20 (
// Equation(s):
// \RegFile|Mux5~20_combout  = (readReg1[4] & (\RegFile|Mux5~9_combout )) # (!readReg1[4] & ((\RegFile|Mux5~19_combout )))

	.dataa(readReg1[4]),
	.datab(gnd),
	.datac(\RegFile|Mux5~9_combout ),
	.datad(\RegFile|Mux5~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux5~20 .lut_mask = 16'hF5A0;
defparam \RegFile|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N4
cycloneive_lcell_comb \RiscALU|ShiftLeft0~90 (
// Equation(s):
// \RiscALU|ShiftLeft0~90_combout  = (\ALU_in1[0]~1_combout  & ((\RegFile|Mux6~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux5~20_combout ))

	.dataa(\RegFile|Mux5~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RegFile|Mux6~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~90_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~90 .lut_mask = 16'hE2E2;
defparam \RiscALU|ShiftLeft0~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N22
cycloneive_lcell_comb \RiscALU|ShiftLeft0~91 (
// Equation(s):
// \RiscALU|ShiftLeft0~91_combout  = (\RiscALU|ShiftLeft0~89_combout ) # ((\RiscALU|ShiftLeft0~90_combout  & !\ALU_in1[1]~3_combout ))

	.dataa(\RiscALU|ShiftLeft0~89_combout ),
	.datab(\RiscALU|ShiftLeft0~90_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~91_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~91 .lut_mask = 16'hAEAE;
defparam \RiscALU|ShiftLeft0~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N11
dffeas \RegFile|regs[17][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][28] .is_wysiwyg = "true";
defparam \RegFile|regs[17][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N25
dffeas \RegFile|regs[21][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][28] .is_wysiwyg = "true";
defparam \RegFile|regs[21][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N24
cycloneive_lcell_comb \RegFile|Mux35~0 (
// Equation(s):
// \RegFile|Mux35~0_combout  = (readReg2[3] & (((readReg2[2])))) # (!readReg2[3] & ((readReg2[2] & ((\RegFile|regs[21][28]~q ))) # (!readReg2[2] & (\RegFile|regs[17][28]~q ))))

	.dataa(\RegFile|regs[17][28]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[21][28]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~0 .lut_mask = 16'hFC22;
defparam \RegFile|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N11
dffeas \RegFile|regs[25][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][28] .is_wysiwyg = "true";
defparam \RegFile|regs[25][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N29
dffeas \RegFile|regs[29][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][28] .is_wysiwyg = "true";
defparam \RegFile|regs[29][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N10
cycloneive_lcell_comb \RegFile|Mux35~1 (
// Equation(s):
// \RegFile|Mux35~1_combout  = (readReg2[3] & ((\RegFile|Mux35~0_combout  & ((\RegFile|regs[29][28]~q ))) # (!\RegFile|Mux35~0_combout  & (\RegFile|regs[25][28]~q )))) # (!readReg2[3] & (\RegFile|Mux35~0_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux35~0_combout ),
	.datac(\RegFile|regs[25][28]~q ),
	.datad(\RegFile|regs[29][28]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~1 .lut_mask = 16'hEC64;
defparam \RegFile|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N23
dffeas \RegFile|regs[30][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][28] .is_wysiwyg = "true";
defparam \RegFile|regs[30][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N21
dffeas \RegFile|regs[22][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][28] .is_wysiwyg = "true";
defparam \RegFile|regs[22][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N15
dffeas \RegFile|regs[26][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][28] .is_wysiwyg = "true";
defparam \RegFile|regs[26][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y36_N9
dffeas \RegFile|regs[18][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][28] .is_wysiwyg = "true";
defparam \RegFile|regs[18][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N14
cycloneive_lcell_comb \RegFile|Mux35~2 (
// Equation(s):
// \RegFile|Mux35~2_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[26][28]~q )) # (!readReg2[3] & ((\RegFile|regs[18][28]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[26][28]~q ),
	.datad(\RegFile|regs[18][28]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~2 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N20
cycloneive_lcell_comb \RegFile|Mux35~3 (
// Equation(s):
// \RegFile|Mux35~3_combout  = (readReg2[2] & ((\RegFile|Mux35~2_combout  & (\RegFile|regs[30][28]~q )) # (!\RegFile|Mux35~2_combout  & ((\RegFile|regs[22][28]~q ))))) # (!readReg2[2] & (((\RegFile|Mux35~2_combout ))))

	.dataa(\RegFile|regs[30][28]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[22][28]~q ),
	.datad(\RegFile|Mux35~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~3 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N27
dffeas \RegFile|regs[28][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][28] .is_wysiwyg = "true";
defparam \RegFile|regs[28][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N9
dffeas \RegFile|regs[20][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][28] .is_wysiwyg = "true";
defparam \RegFile|regs[20][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N27
dffeas \RegFile|regs[16][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][28] .is_wysiwyg = "true";
defparam \RegFile|regs[16][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N17
dffeas \RegFile|regs[24][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][28] .is_wysiwyg = "true";
defparam \RegFile|regs[24][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N16
cycloneive_lcell_comb \RegFile|Mux35~4 (
// Equation(s):
// \RegFile|Mux35~4_combout  = (readReg2[3] & (((\RegFile|regs[24][28]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[16][28]~q  & ((!readReg2[2]))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[16][28]~q ),
	.datac(\RegFile|regs[24][28]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~4 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N8
cycloneive_lcell_comb \RegFile|Mux35~5 (
// Equation(s):
// \RegFile|Mux35~5_combout  = (readReg2[2] & ((\RegFile|Mux35~4_combout  & (\RegFile|regs[28][28]~q )) # (!\RegFile|Mux35~4_combout  & ((\RegFile|regs[20][28]~q ))))) # (!readReg2[2] & (((\RegFile|Mux35~4_combout ))))

	.dataa(\RegFile|regs[28][28]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][28]~q ),
	.datad(\RegFile|Mux35~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~5 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N16
cycloneive_lcell_comb \RegFile|Mux35~6 (
// Equation(s):
// \RegFile|Mux35~6_combout  = (readReg2[1] & ((\RegFile|Mux35~3_combout ) # ((readReg2[0])))) # (!readReg2[1] & (((\RegFile|Mux35~5_combout  & !readReg2[0]))))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux35~3_combout ),
	.datac(\RegFile|Mux35~5_combout ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~6 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y38_N11
dffeas \RegFile|regs[31][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][28] .is_wysiwyg = "true";
defparam \RegFile|regs[31][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y37_N1
dffeas \RegFile|regs[27][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][28] .is_wysiwyg = "true";
defparam \RegFile|regs[27][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N27
dffeas \RegFile|regs[19][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][28] .is_wysiwyg = "true";
defparam \RegFile|regs[19][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N25
dffeas \RegFile|regs[23][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][28] .is_wysiwyg = "true";
defparam \RegFile|regs[23][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N24
cycloneive_lcell_comb \RegFile|Mux35~7 (
// Equation(s):
// \RegFile|Mux35~7_combout  = (readReg2[2] & (((\RegFile|regs[23][28]~q ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|regs[19][28]~q  & ((!readReg2[3]))))

	.dataa(\RegFile|regs[19][28]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][28]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~7 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N0
cycloneive_lcell_comb \RegFile|Mux35~8 (
// Equation(s):
// \RegFile|Mux35~8_combout  = (readReg2[3] & ((\RegFile|Mux35~7_combout  & (\RegFile|regs[31][28]~q )) # (!\RegFile|Mux35~7_combout  & ((\RegFile|regs[27][28]~q ))))) # (!readReg2[3] & (((\RegFile|Mux35~7_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[31][28]~q ),
	.datac(\RegFile|regs[27][28]~q ),
	.datad(\RegFile|Mux35~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~8 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N10
cycloneive_lcell_comb \RegFile|Mux35~9 (
// Equation(s):
// \RegFile|Mux35~9_combout  = (readReg2[0] & ((\RegFile|Mux35~6_combout  & ((\RegFile|Mux35~8_combout ))) # (!\RegFile|Mux35~6_combout  & (\RegFile|Mux35~1_combout )))) # (!readReg2[0] & (((\RegFile|Mux35~6_combout ))))

	.dataa(\RegFile|Mux35~1_combout ),
	.datab(readReg2[0]),
	.datac(\RegFile|Mux35~6_combout ),
	.datad(\RegFile|Mux35~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~9 .lut_mask = 16'hF838;
defparam \RegFile|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N31
dffeas \RegFile|regs[12][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][28] .is_wysiwyg = "true";
defparam \RegFile|regs[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N21
dffeas \RegFile|regs[13][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][28] .is_wysiwyg = "true";
defparam \RegFile|regs[13][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N20
cycloneive_lcell_comb \RegFile|Mux35~17 (
// Equation(s):
// \RegFile|Mux35~17_combout  = (readReg2[0] & (((\RegFile|regs[13][28]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[12][28]~q  & ((!readReg2[1]))))

	.dataa(\RegFile|regs[12][28]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[13][28]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~17 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y40_N27
dffeas \RegFile|regs[14][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][28] .is_wysiwyg = "true";
defparam \RegFile|regs[14][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N10
cycloneive_lcell_comb \RegFile|Mux35~18 (
// Equation(s):
// \RegFile|Mux35~18_combout  = (\RegFile|Mux35~17_combout  & (((\RegFile|regs[15][28]~q ) # (!readReg2[1])))) # (!\RegFile|Mux35~17_combout  & (\RegFile|regs[14][28]~q  & ((readReg2[1]))))

	.dataa(\RegFile|Mux35~17_combout ),
	.datab(\RegFile|regs[14][28]~q ),
	.datac(\RegFile|regs[15][28]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux35~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~18 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux35~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N27
dffeas \RegFile|regs[11][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][28] .is_wysiwyg = "true";
defparam \RegFile|regs[11][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N17
dffeas \RegFile|regs[9][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][28] .is_wysiwyg = "true";
defparam \RegFile|regs[9][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N27
dffeas \RegFile|regs[8][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][28] .is_wysiwyg = "true";
defparam \RegFile|regs[8][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N9
dffeas \RegFile|regs[10][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][28] .is_wysiwyg = "true";
defparam \RegFile|regs[10][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N8
cycloneive_lcell_comb \RegFile|Mux35~10 (
// Equation(s):
// \RegFile|Mux35~10_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|regs[10][28]~q ))) # (!readReg2[1] & (\RegFile|regs[8][28]~q ))))

	.dataa(\RegFile|regs[8][28]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][28]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~10 .lut_mask = 16'hFC22;
defparam \RegFile|Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N16
cycloneive_lcell_comb \RegFile|Mux35~11 (
// Equation(s):
// \RegFile|Mux35~11_combout  = (readReg2[0] & ((\RegFile|Mux35~10_combout  & (\RegFile|regs[11][28]~q )) # (!\RegFile|Mux35~10_combout  & ((\RegFile|regs[9][28]~q ))))) # (!readReg2[0] & (((\RegFile|Mux35~10_combout ))))

	.dataa(\RegFile|regs[11][28]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][28]~q ),
	.datad(\RegFile|Mux35~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N27
dffeas \RegFile|regs[7][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][28] .is_wysiwyg = "true";
defparam \RegFile|regs[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N15
dffeas \RegFile|regs[4][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][28] .is_wysiwyg = "true";
defparam \RegFile|regs[4][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N5
dffeas \RegFile|regs[5][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][28] .is_wysiwyg = "true";
defparam \RegFile|regs[5][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N4
cycloneive_lcell_comb \RegFile|Mux35~12 (
// Equation(s):
// \RegFile|Mux35~12_combout  = (readReg2[1] & (((readReg2[0])))) # (!readReg2[1] & ((readReg2[0] & ((\RegFile|regs[5][28]~q ))) # (!readReg2[0] & (\RegFile|regs[4][28]~q ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[4][28]~q ),
	.datac(\RegFile|regs[5][28]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~12 .lut_mask = 16'hFA44;
defparam \RegFile|Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N17
dffeas \RegFile|regs[6][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][28] .is_wysiwyg = "true";
defparam \RegFile|regs[6][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N16
cycloneive_lcell_comb \RegFile|Mux35~13 (
// Equation(s):
// \RegFile|Mux35~13_combout  = (\RegFile|Mux35~12_combout  & ((\RegFile|regs[7][28]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux35~12_combout  & (((\RegFile|regs[6][28]~q  & readReg2[1]))))

	.dataa(\RegFile|regs[7][28]~q ),
	.datab(\RegFile|Mux35~12_combout ),
	.datac(\RegFile|regs[6][28]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~13 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N25
dffeas \RegFile|regs[1][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][28] .is_wysiwyg = "true";
defparam \RegFile|regs[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N13
dffeas \RegFile|regs[3][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][28] .is_wysiwyg = "true";
defparam \RegFile|regs[3][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N12
cycloneive_lcell_comb \RegFile|Mux35~14 (
// Equation(s):
// \RegFile|Mux35~14_combout  = (readReg2[0] & ((readReg2[1] & ((\RegFile|regs[3][28]~q ))) # (!readReg2[1] & (\RegFile|regs[1][28]~q ))))

	.dataa(\RegFile|regs[1][28]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][28]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~14 .lut_mask = 16'hC088;
defparam \RegFile|Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N27
dffeas \RegFile|regs[2][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~124_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][28] .is_wysiwyg = "true";
defparam \RegFile|regs[2][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N4
cycloneive_lcell_comb \RegFile|Mux35~15 (
// Equation(s):
// \RegFile|Mux35~15_combout  = (\RegFile|Mux35~14_combout ) # ((readReg2[1] & (\RegFile|regs[2][28]~q  & !readReg2[0])))

	.dataa(\RegFile|Mux35~14_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[2][28]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~15 .lut_mask = 16'hAAEA;
defparam \RegFile|Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N6
cycloneive_lcell_comb \RegFile|Mux35~16 (
// Equation(s):
// \RegFile|Mux35~16_combout  = (readReg2[3] & (((readReg2[2])))) # (!readReg2[3] & ((readReg2[2] & (\RegFile|Mux35~13_combout )) # (!readReg2[2] & ((\RegFile|Mux35~15_combout )))))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux35~13_combout ),
	.datac(\RegFile|Mux35~15_combout ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~16 .lut_mask = 16'hEE50;
defparam \RegFile|Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N16
cycloneive_lcell_comb \RegFile|Mux35~19 (
// Equation(s):
// \RegFile|Mux35~19_combout  = (readReg2[3] & ((\RegFile|Mux35~16_combout  & (\RegFile|Mux35~18_combout )) # (!\RegFile|Mux35~16_combout  & ((\RegFile|Mux35~11_combout ))))) # (!readReg2[3] & (((\RegFile|Mux35~16_combout ))))

	.dataa(\RegFile|Mux35~18_combout ),
	.datab(\RegFile|Mux35~11_combout ),
	.datac(readReg2[3]),
	.datad(\RegFile|Mux35~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux35~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~19 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux35~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N30
cycloneive_lcell_comb \RegFile|Mux35~20 (
// Equation(s):
// \RegFile|Mux35~20_combout  = (readReg2[4] & (\RegFile|Mux35~9_combout )) # (!readReg2[4] & ((\RegFile|Mux35~19_combout )))

	.dataa(gnd),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux35~9_combout ),
	.datad(\RegFile|Mux35~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux35~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux35~20 .lut_mask = 16'hF3C0;
defparam \RegFile|Mux35~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N22
cycloneive_lcell_comb \wrData[28]~28 (
// Equation(s):
// \wrData[28]~28_combout  = (!funct3[2] & (funct3[1] & (\RegFile|Mux35~20_combout  & !funct3[0])))

	.dataa(funct3[2]),
	.datab(funct3[1]),
	.datac(\RegFile|Mux35~20_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[28]~28 .lut_mask = 16'h0040;
defparam \wrData[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N23
dffeas \RegFile|regs[12][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][30] .is_wysiwyg = "true";
defparam \RegFile|regs[12][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N29
dffeas \RegFile|regs[13][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][30] .is_wysiwyg = "true";
defparam \RegFile|regs[13][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N28
cycloneive_lcell_comb \RegFile|Mux33~17 (
// Equation(s):
// \RegFile|Mux33~17_combout  = (readReg2[0] & (((\RegFile|regs[13][30]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[12][30]~q  & ((!readReg2[1]))))

	.dataa(\RegFile|regs[12][30]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[13][30]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~17 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N23
dffeas \RegFile|regs[15][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][30] .is_wysiwyg = "true";
defparam \RegFile|regs[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N21
dffeas \RegFile|regs[14][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][30] .is_wysiwyg = "true";
defparam \RegFile|regs[14][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N22
cycloneive_lcell_comb \RegFile|Mux33~18 (
// Equation(s):
// \RegFile|Mux33~18_combout  = (\RegFile|Mux33~17_combout  & (((\RegFile|regs[15][30]~q )) # (!readReg2[1]))) # (!\RegFile|Mux33~17_combout  & (readReg2[1] & ((\RegFile|regs[14][30]~q ))))

	.dataa(\RegFile|Mux33~17_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[15][30]~q ),
	.datad(\RegFile|regs[14][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~18 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y37_N11
dffeas \RegFile|regs[8][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][30] .is_wysiwyg = "true";
defparam \RegFile|regs[8][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N1
dffeas \RegFile|regs[10][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][30] .is_wysiwyg = "true";
defparam \RegFile|regs[10][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N0
cycloneive_lcell_comb \RegFile|Mux33~10 (
// Equation(s):
// \RegFile|Mux33~10_combout  = (readReg2[1] & (((\RegFile|regs[10][30]~q ) # (readReg2[0])))) # (!readReg2[1] & (\RegFile|regs[8][30]~q  & ((!readReg2[0]))))

	.dataa(\RegFile|regs[8][30]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][30]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~10 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N9
dffeas \RegFile|regs[9][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][30] .is_wysiwyg = "true";
defparam \RegFile|regs[9][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N3
dffeas \RegFile|regs[11][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][30] .is_wysiwyg = "true";
defparam \RegFile|regs[11][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N8
cycloneive_lcell_comb \RegFile|Mux33~11 (
// Equation(s):
// \RegFile|Mux33~11_combout  = (\RegFile|Mux33~10_combout  & (((\RegFile|regs[11][30]~q )) # (!readReg2[0]))) # (!\RegFile|Mux33~10_combout  & (readReg2[0] & (\RegFile|regs[9][30]~q )))

	.dataa(\RegFile|Mux33~10_combout ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][30]~q ),
	.datad(\RegFile|regs[11][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~11 .lut_mask = 16'hEA62;
defparam \RegFile|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N11
dffeas \RegFile|regs[2][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][30] .is_wysiwyg = "true";
defparam \RegFile|regs[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N1
dffeas \RegFile|regs[1][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][30] .is_wysiwyg = "true";
defparam \RegFile|regs[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N3
dffeas \RegFile|regs[3][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][30] .is_wysiwyg = "true";
defparam \RegFile|regs[3][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N2
cycloneive_lcell_comb \RegFile|Mux33~14 (
// Equation(s):
// \RegFile|Mux33~14_combout  = (readReg2[0] & ((readReg2[1] & ((\RegFile|regs[3][30]~q ))) # (!readReg2[1] & (\RegFile|regs[1][30]~q ))))

	.dataa(\RegFile|regs[1][30]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][30]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~14 .lut_mask = 16'hC088;
defparam \RegFile|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N8
cycloneive_lcell_comb \RegFile|Mux33~15 (
// Equation(s):
// \RegFile|Mux33~15_combout  = (\RegFile|Mux33~14_combout ) # ((\RegFile|regs[2][30]~q  & (readReg2[1] & !readReg2[0])))

	.dataa(\RegFile|regs[2][30]~q ),
	.datab(\RegFile|Mux33~14_combout ),
	.datac(readReg2[1]),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~15 .lut_mask = 16'hCCEC;
defparam \RegFile|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N15
dffeas \RegFile|regs[7][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][30] .is_wysiwyg = "true";
defparam \RegFile|regs[7][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N5
dffeas \RegFile|regs[6][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][30] .is_wysiwyg = "true";
defparam \RegFile|regs[6][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N31
dffeas \RegFile|regs[5][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][30] .is_wysiwyg = "true";
defparam \RegFile|regs[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N17
dffeas \RegFile|regs[4][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][30] .is_wysiwyg = "true";
defparam \RegFile|regs[4][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N30
cycloneive_lcell_comb \RegFile|Mux33~12 (
// Equation(s):
// \RegFile|Mux33~12_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[5][30]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[4][30]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[5][30]~q ),
	.datad(\RegFile|regs[4][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~12 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N4
cycloneive_lcell_comb \RegFile|Mux33~13 (
// Equation(s):
// \RegFile|Mux33~13_combout  = (readReg2[1] & ((\RegFile|Mux33~12_combout  & (\RegFile|regs[7][30]~q )) # (!\RegFile|Mux33~12_combout  & ((\RegFile|regs[6][30]~q ))))) # (!readReg2[1] & (((\RegFile|Mux33~12_combout ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[7][30]~q ),
	.datac(\RegFile|regs[6][30]~q ),
	.datad(\RegFile|Mux33~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~13 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N10
cycloneive_lcell_comb \RegFile|Mux33~16 (
// Equation(s):
// \RegFile|Mux33~16_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|Mux33~13_combout )))) # (!readReg2[2] & (!readReg2[3] & (\RegFile|Mux33~15_combout )))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux33~15_combout ),
	.datad(\RegFile|Mux33~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~16 .lut_mask = 16'hBA98;
defparam \RegFile|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N28
cycloneive_lcell_comb \RegFile|Mux33~19 (
// Equation(s):
// \RegFile|Mux33~19_combout  = (readReg2[3] & ((\RegFile|Mux33~16_combout  & (\RegFile|Mux33~18_combout )) # (!\RegFile|Mux33~16_combout  & ((\RegFile|Mux33~11_combout ))))) # (!readReg2[3] & (((\RegFile|Mux33~16_combout ))))

	.dataa(\RegFile|Mux33~18_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux33~11_combout ),
	.datad(\RegFile|Mux33~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~19 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N0
cycloneive_lcell_comb \RegFile|Mux33~20 (
// Equation(s):
// \RegFile|Mux33~20_combout  = (readReg2[4] & ((\RegFile|Mux33~9_combout ))) # (!readReg2[4] & (\RegFile|Mux33~19_combout ))

	.dataa(gnd),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux33~19_combout ),
	.datad(\RegFile|Mux33~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux33~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~20 .lut_mask = 16'hFC30;
defparam \RegFile|Mux33~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N14
cycloneive_lcell_comb \wrData[30]~30 (
// Equation(s):
// \wrData[30]~30_combout  = (!funct3[2] & (funct3[1] & (!funct3[0] & \RegFile|Mux33~20_combout )))

	.dataa(funct3[2]),
	.datab(funct3[1]),
	.datac(funct3[0]),
	.datad(\RegFile|Mux33~20_combout ),
	.cin(gnd),
	.combout(\wrData[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[30]~30 .lut_mask = 16'h0400;
defparam \wrData[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N16
cycloneive_lcell_comb \RegFile|Mux32~20 (
// Equation(s):
// \RegFile|Mux32~20_combout  = (readReg2[4] & (\RegFile|Mux32~9_combout )) # (!readReg2[4] & ((\RegFile|Mux32~19_combout )))

	.dataa(readReg2[4]),
	.datab(gnd),
	.datac(\RegFile|Mux32~9_combout ),
	.datad(\RegFile|Mux32~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux32~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux32~20 .lut_mask = 16'hF5A0;
defparam \RegFile|Mux32~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N14
cycloneive_lcell_comb \wrData[31]~31 (
// Equation(s):
// \wrData[31]~31_combout  = (!funct3[2] & (!funct3[0] & (funct3[1] & \RegFile|Mux32~20_combout )))

	.dataa(funct3[2]),
	.datab(funct3[0]),
	.datac(funct3[1]),
	.datad(\RegFile|Mux32~20_combout ),
	.cin(gnd),
	.combout(\wrData[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[31]~31 .lut_mask = 16'h1000;
defparam \wrData[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \RiscRam|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\Decoder1~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\wrData[31]~31_combout ,\wrData[30]~30_combout ,\wrData[29]~29_combout ,\wrData[28]~28_combout ,\wrData[27]~27_combout ,\wrData[26]~26_combout ,\wrData[25]~25_combout ,\wrData[24]~24_combout ,\wrData[23]~23_combout ,\wrData[22]~22_combout ,\wrData[21]~21_combout ,
\wrData[20]~20_combout ,\wrData[19]~19_combout ,\wrData[18]~18_combout ,\wrData[17]~17_combout ,\wrData[16]~16_combout ,\wrData[15]~15_combout ,\wrData[14]~14_combout }),
	.portaaddr({\Add1~28_combout ,\Add1~25_combout ,\Add1~22_combout ,\Add1~19_combout ,\Add1~15_combout ,\Add1~11_combout ,\Add1~7_combout ,\Add1~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RiscRam|altsyncram_component|auto_generated|ram_block1a14_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .init_file = "NewRisc.mif";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "RAM:RiscRam|altsyncram:altsyncram_component|altsyncram_olh1:auto_generated|ALTSYNCRAM";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "single_port";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 8;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "clock0";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 18;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 255;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 256;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 32;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 8;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 18;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M9K";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001F000400063FF8010020000400072C000F0010001CD0073400400063C000000100000A0002800400052BFFC0005000040;
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N26
cycloneive_lcell_comb \ins~1 (
// Equation(s):
// \ins~1_combout  = (!\S[3]~reg0_q  & (\ins~0_combout  & (\S[1]~reg0_q  & !\S[2]~reg0_q )))

	.dataa(\S[3]~reg0_q ),
	.datab(\ins~0_combout ),
	.datac(\S[1]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\ins~1_combout ),
	.cout());
// synopsys translate_off
defparam \ins~1 .lut_mask = 16'h0040;
defparam \ins~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N29
dffeas \ins[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [29]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ins[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ins[29]~reg0 .is_wysiwyg = "true";
defparam \ins[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N8
cycloneive_lcell_comb \RiscALU|ShiftLeft0~5 (
// Equation(s):
// \RiscALU|ShiftLeft0~5_combout  = (\ALU_in1[0]~1_combout  & ((\RegFile|Mux31~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux30~20_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux30~20_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RegFile|Mux31~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~5 .lut_mask = 16'hFC0C;
defparam \RiscALU|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N23
dffeas \RegFile|regs[12][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][3] .is_wysiwyg = "true";
defparam \RegFile|regs[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N21
dffeas \RegFile|regs[13][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][3] .is_wysiwyg = "true";
defparam \RegFile|regs[13][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N22
cycloneive_lcell_comb \RegFile|Mux28~17 (
// Equation(s):
// \RegFile|Mux28~17_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[13][3]~q ))) # (!readReg1[0] & (\RegFile|regs[12][3]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[12][3]~q ),
	.datad(\RegFile|regs[13][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~17 .lut_mask = 16'hDC98;
defparam \RegFile|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N11
dffeas \RegFile|regs[14][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][3] .is_wysiwyg = "true";
defparam \RegFile|regs[14][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N21
dffeas \RegFile|regs[15][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][3] .is_wysiwyg = "true";
defparam \RegFile|regs[15][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N10
cycloneive_lcell_comb \RegFile|Mux28~18 (
// Equation(s):
// \RegFile|Mux28~18_combout  = (readReg1[1] & ((\RegFile|Mux28~17_combout  & ((\RegFile|regs[15][3]~q ))) # (!\RegFile|Mux28~17_combout  & (\RegFile|regs[14][3]~q )))) # (!readReg1[1] & (\RegFile|Mux28~17_combout ))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux28~17_combout ),
	.datac(\RegFile|regs[14][3]~q ),
	.datad(\RegFile|regs[15][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~18 .lut_mask = 16'hEC64;
defparam \RegFile|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N3
dffeas \RegFile|regs[4][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][3] .is_wysiwyg = "true";
defparam \RegFile|regs[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N25
dffeas \RegFile|regs[5][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][3] .is_wysiwyg = "true";
defparam \RegFile|regs[5][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N2
cycloneive_lcell_comb \RegFile|Mux28~10 (
// Equation(s):
// \RegFile|Mux28~10_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[5][3]~q ))) # (!readReg1[0] & (\RegFile|regs[4][3]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[4][3]~q ),
	.datad(\RegFile|regs[5][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~10 .lut_mask = 16'hDC98;
defparam \RegFile|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N13
dffeas \RegFile|regs[6][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][3] .is_wysiwyg = "true";
defparam \RegFile|regs[6][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N22
cycloneive_lcell_comb \RegFile|Mux28~11 (
// Equation(s):
// \RegFile|Mux28~11_combout  = (\RegFile|Mux28~10_combout  & (((\RegFile|regs[7][3]~q )) # (!readReg1[1]))) # (!\RegFile|Mux28~10_combout  & (readReg1[1] & ((\RegFile|regs[6][3]~q ))))

	.dataa(\RegFile|Mux28~10_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][3]~q ),
	.datad(\RegFile|regs[6][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~11 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N31
dffeas \RegFile|regs[2][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][3] .is_wysiwyg = "true";
defparam \RegFile|regs[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N25
dffeas \RegFile|regs[3][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][3] .is_wysiwyg = "true";
defparam \RegFile|regs[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N13
dffeas \RegFile|regs[1][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][3] .is_wysiwyg = "true";
defparam \RegFile|regs[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N12
cycloneive_lcell_comb \RegFile|Mux28~14 (
// Equation(s):
// \RegFile|Mux28~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][3]~q )) # (!readReg1[1] & ((\RegFile|regs[1][3]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[3][3]~q ),
	.datac(\RegFile|regs[1][3]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~14 .lut_mask = 16'hD800;
defparam \RegFile|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N30
cycloneive_lcell_comb \RegFile|Mux28~15 (
// Equation(s):
// \RegFile|Mux28~15_combout  = (\RegFile|Mux28~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][3]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][3]~q ),
	.datad(\RegFile|Mux28~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N11
dffeas \RegFile|regs[8][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][3] .is_wysiwyg = "true";
defparam \RegFile|regs[8][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N25
dffeas \RegFile|regs[10][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][3] .is_wysiwyg = "true";
defparam \RegFile|regs[10][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N10
cycloneive_lcell_comb \RegFile|Mux28~12 (
// Equation(s):
// \RegFile|Mux28~12_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|regs[10][3]~q ))) # (!readReg1[1] & (\RegFile|regs[8][3]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[8][3]~q ),
	.datad(\RegFile|regs[10][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~12 .lut_mask = 16'hDC98;
defparam \RegFile|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N19
dffeas \RegFile|regs[11][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][3] .is_wysiwyg = "true";
defparam \RegFile|regs[11][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N25
dffeas \RegFile|regs[9][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][3] .is_wysiwyg = "true";
defparam \RegFile|regs[9][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N18
cycloneive_lcell_comb \RegFile|Mux28~13 (
// Equation(s):
// \RegFile|Mux28~13_combout  = (readReg1[0] & ((\RegFile|Mux28~12_combout  & (\RegFile|regs[11][3]~q )) # (!\RegFile|Mux28~12_combout  & ((\RegFile|regs[9][3]~q ))))) # (!readReg1[0] & (\RegFile|Mux28~12_combout ))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux28~12_combout ),
	.datac(\RegFile|regs[11][3]~q ),
	.datad(\RegFile|regs[9][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~13 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N28
cycloneive_lcell_comb \RegFile|Mux28~16 (
// Equation(s):
// \RegFile|Mux28~16_combout  = (readReg1[3] & (((\RegFile|Mux28~13_combout ) # (readReg1[2])))) # (!readReg1[3] & (\RegFile|Mux28~15_combout  & ((!readReg1[2]))))

	.dataa(\RegFile|Mux28~15_combout ),
	.datab(\RegFile|Mux28~13_combout ),
	.datac(readReg1[3]),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~16 .lut_mask = 16'hF0CA;
defparam \RegFile|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N22
cycloneive_lcell_comb \RegFile|Mux28~19 (
// Equation(s):
// \RegFile|Mux28~19_combout  = (readReg1[2] & ((\RegFile|Mux28~16_combout  & (\RegFile|Mux28~18_combout )) # (!\RegFile|Mux28~16_combout  & ((\RegFile|Mux28~11_combout ))))) # (!readReg1[2] & (((\RegFile|Mux28~16_combout ))))

	.dataa(\RegFile|Mux28~18_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux28~11_combout ),
	.datad(\RegFile|Mux28~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~19 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N31
dffeas \RegFile|regs[21][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][3] .is_wysiwyg = "true";
defparam \RegFile|regs[21][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y34_N17
dffeas \RegFile|regs[29][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][3] .is_wysiwyg = "true";
defparam \RegFile|regs[29][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N15
dffeas \RegFile|regs[17][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][3] .is_wysiwyg = "true";
defparam \RegFile|regs[17][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N13
dffeas \RegFile|regs[25][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][3] .is_wysiwyg = "true";
defparam \RegFile|regs[25][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N14
cycloneive_lcell_comb \RegFile|Mux28~0 (
// Equation(s):
// \RegFile|Mux28~0_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[25][3]~q ))) # (!readReg1[3] & (\RegFile|regs[17][3]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[17][3]~q ),
	.datad(\RegFile|regs[25][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~0 .lut_mask = 16'hDC98;
defparam \RegFile|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N16
cycloneive_lcell_comb \RegFile|Mux28~1 (
// Equation(s):
// \RegFile|Mux28~1_combout  = (readReg1[2] & ((\RegFile|Mux28~0_combout  & ((\RegFile|regs[29][3]~q ))) # (!\RegFile|Mux28~0_combout  & (\RegFile|regs[21][3]~q )))) # (!readReg1[2] & (((\RegFile|Mux28~0_combout ))))

	.dataa(\RegFile|regs[21][3]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[29][3]~q ),
	.datad(\RegFile|Mux28~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~1 .lut_mask = 16'hF388;
defparam \RegFile|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N19
dffeas \RegFile|regs[23][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][3] .is_wysiwyg = "true";
defparam \RegFile|regs[23][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N21
dffeas \RegFile|regs[31][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][3] .is_wysiwyg = "true";
defparam \RegFile|regs[31][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N19
dffeas \RegFile|regs[19][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][3] .is_wysiwyg = "true";
defparam \RegFile|regs[19][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N1
dffeas \RegFile|regs[27][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][3] .is_wysiwyg = "true";
defparam \RegFile|regs[27][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N18
cycloneive_lcell_comb \RegFile|Mux28~7 (
// Equation(s):
// \RegFile|Mux28~7_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[27][3]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[19][3]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[19][3]~q ),
	.datad(\RegFile|regs[27][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N20
cycloneive_lcell_comb \RegFile|Mux28~8 (
// Equation(s):
// \RegFile|Mux28~8_combout  = (readReg1[2] & ((\RegFile|Mux28~7_combout  & ((\RegFile|regs[31][3]~q ))) # (!\RegFile|Mux28~7_combout  & (\RegFile|regs[23][3]~q )))) # (!readReg1[2] & (((\RegFile|Mux28~7_combout ))))

	.dataa(\RegFile|regs[23][3]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[31][3]~q ),
	.datad(\RegFile|Mux28~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~8 .lut_mask = 16'hF388;
defparam \RegFile|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N11
dffeas \RegFile|regs[26][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][3] .is_wysiwyg = "true";
defparam \RegFile|regs[26][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N29
dffeas \RegFile|regs[30][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][3] .is_wysiwyg = "true";
defparam \RegFile|regs[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N25
dffeas \RegFile|regs[18][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][3] .is_wysiwyg = "true";
defparam \RegFile|regs[18][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N31
dffeas \RegFile|regs[22][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][3] .is_wysiwyg = "true";
defparam \RegFile|regs[22][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N24
cycloneive_lcell_comb \RegFile|Mux28~2 (
// Equation(s):
// \RegFile|Mux28~2_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[22][3]~q ))) # (!readReg1[2] & (\RegFile|regs[18][3]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][3]~q ),
	.datad(\RegFile|regs[22][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N28
cycloneive_lcell_comb \RegFile|Mux28~3 (
// Equation(s):
// \RegFile|Mux28~3_combout  = (readReg1[3] & ((\RegFile|Mux28~2_combout  & ((\RegFile|regs[30][3]~q ))) # (!\RegFile|Mux28~2_combout  & (\RegFile|regs[26][3]~q )))) # (!readReg1[3] & (((\RegFile|Mux28~2_combout ))))

	.dataa(\RegFile|regs[26][3]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[30][3]~q ),
	.datad(\RegFile|Mux28~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~3 .lut_mask = 16'hF388;
defparam \RegFile|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N11
dffeas \RegFile|regs[16][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][3] .is_wysiwyg = "true";
defparam \RegFile|regs[16][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N17
dffeas \RegFile|regs[20][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][3] .is_wysiwyg = "true";
defparam \RegFile|regs[20][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N10
cycloneive_lcell_comb \RegFile|Mux28~4 (
// Equation(s):
// \RegFile|Mux28~4_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[20][3]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[16][3]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][3]~q ),
	.datad(\RegFile|regs[20][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N27
dffeas \RegFile|regs[28][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][3] .is_wysiwyg = "true";
defparam \RegFile|regs[28][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N1
dffeas \RegFile|regs[24][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][3] .is_wysiwyg = "true";
defparam \RegFile|regs[24][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N26
cycloneive_lcell_comb \RegFile|Mux28~5 (
// Equation(s):
// \RegFile|Mux28~5_combout  = (\RegFile|Mux28~4_combout  & (((\RegFile|regs[28][3]~q )) # (!readReg1[3]))) # (!\RegFile|Mux28~4_combout  & (readReg1[3] & ((\RegFile|regs[24][3]~q ))))

	.dataa(\RegFile|Mux28~4_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[28][3]~q ),
	.datad(\RegFile|regs[24][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~5 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N24
cycloneive_lcell_comb \RegFile|Mux28~6 (
// Equation(s):
// \RegFile|Mux28~6_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & (\RegFile|Mux28~3_combout )) # (!readReg1[1] & ((\RegFile|Mux28~5_combout )))))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux28~3_combout ),
	.datac(readReg1[1]),
	.datad(\RegFile|Mux28~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~6 .lut_mask = 16'hE5E0;
defparam \RegFile|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N26
cycloneive_lcell_comb \RegFile|Mux28~9 (
// Equation(s):
// \RegFile|Mux28~9_combout  = (readReg1[0] & ((\RegFile|Mux28~6_combout  & ((\RegFile|Mux28~8_combout ))) # (!\RegFile|Mux28~6_combout  & (\RegFile|Mux28~1_combout )))) # (!readReg1[0] & (((\RegFile|Mux28~6_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux28~1_combout ),
	.datac(\RegFile|Mux28~8_combout ),
	.datad(\RegFile|Mux28~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~9 .lut_mask = 16'hF588;
defparam \RegFile|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N24
cycloneive_lcell_comb \RegFile|Mux28~20 (
// Equation(s):
// \RegFile|Mux28~20_combout  = (readReg1[4] & ((\RegFile|Mux28~9_combout ))) # (!readReg1[4] & (\RegFile|Mux28~19_combout ))

	.dataa(\RegFile|Mux28~19_combout ),
	.datab(\RegFile|Mux28~9_combout ),
	.datac(readReg1[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux28~20 .lut_mask = 16'hCACA;
defparam \RegFile|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N10
cycloneive_lcell_comb \RiscALU|ShiftLeft0~15 (
// Equation(s):
// \RiscALU|ShiftLeft0~15_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux28~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux26~20_combout )))

	.dataa(\RegFile|Mux28~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux26~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~15_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~15 .lut_mask = 16'hBB88;
defparam \RiscALU|ShiftLeft0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N9
dffeas \RegFile|regs[9][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][4] .is_wysiwyg = "true";
defparam \RegFile|regs[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N19
dffeas \RegFile|regs[11][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][4] .is_wysiwyg = "true";
defparam \RegFile|regs[11][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N9
dffeas \RegFile|regs[10][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][4] .is_wysiwyg = "true";
defparam \RegFile|regs[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N11
dffeas \RegFile|regs[8][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][4] .is_wysiwyg = "true";
defparam \RegFile|regs[8][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N10
cycloneive_lcell_comb \RegFile|Mux27~10 (
// Equation(s):
// \RegFile|Mux27~10_combout  = (readReg1[1] & ((\RegFile|regs[10][4]~q ) # ((readReg1[0])))) # (!readReg1[1] & (((\RegFile|regs[8][4]~q  & !readReg1[0]))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[10][4]~q ),
	.datac(\RegFile|regs[8][4]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~10 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N18
cycloneive_lcell_comb \RegFile|Mux27~11 (
// Equation(s):
// \RegFile|Mux27~11_combout  = (readReg1[0] & ((\RegFile|Mux27~10_combout  & ((\RegFile|regs[11][4]~q ))) # (!\RegFile|Mux27~10_combout  & (\RegFile|regs[9][4]~q )))) # (!readReg1[0] & (((\RegFile|Mux27~10_combout ))))

	.dataa(\RegFile|regs[9][4]~q ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][4]~q ),
	.datad(\RegFile|Mux27~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~11 .lut_mask = 16'hF388;
defparam \RegFile|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N9
dffeas \RegFile|regs[2][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][4] .is_wysiwyg = "true";
defparam \RegFile|regs[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N29
dffeas \RegFile|regs[3][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][4] .is_wysiwyg = "true";
defparam \RegFile|regs[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N7
dffeas \RegFile|regs[1][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][4] .is_wysiwyg = "true";
defparam \RegFile|regs[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N6
cycloneive_lcell_comb \RegFile|Mux27~14 (
// Equation(s):
// \RegFile|Mux27~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][4]~q )) # (!readReg1[1] & ((\RegFile|regs[1][4]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[3][4]~q ),
	.datac(\RegFile|regs[1][4]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~14 .lut_mask = 16'hD800;
defparam \RegFile|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N8
cycloneive_lcell_comb \RegFile|Mux27~15 (
// Equation(s):
// \RegFile|Mux27~15_combout  = (\RegFile|Mux27~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][4]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][4]~q ),
	.datad(\RegFile|Mux27~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N25
dffeas \RegFile|regs[6][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][4] .is_wysiwyg = "true";
defparam \RegFile|regs[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N11
dffeas \RegFile|regs[7][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][4] .is_wysiwyg = "true";
defparam \RegFile|regs[7][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N23
dffeas \RegFile|regs[4][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][4] .is_wysiwyg = "true";
defparam \RegFile|regs[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N13
dffeas \RegFile|regs[5][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][4] .is_wysiwyg = "true";
defparam \RegFile|regs[5][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N22
cycloneive_lcell_comb \RegFile|Mux27~12 (
// Equation(s):
// \RegFile|Mux27~12_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[5][4]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[4][4]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[4][4]~q ),
	.datad(\RegFile|regs[5][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~12 .lut_mask = 16'hBA98;
defparam \RegFile|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N10
cycloneive_lcell_comb \RegFile|Mux27~13 (
// Equation(s):
// \RegFile|Mux27~13_combout  = (readReg1[1] & ((\RegFile|Mux27~12_combout  & ((\RegFile|regs[7][4]~q ))) # (!\RegFile|Mux27~12_combout  & (\RegFile|regs[6][4]~q )))) # (!readReg1[1] & (((\RegFile|Mux27~12_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[6][4]~q ),
	.datac(\RegFile|regs[7][4]~q ),
	.datad(\RegFile|Mux27~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~13 .lut_mask = 16'hF588;
defparam \RegFile|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N10
cycloneive_lcell_comb \RegFile|Mux27~16 (
// Equation(s):
// \RegFile|Mux27~16_combout  = (readReg1[3] & (((readReg1[2])))) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|Mux27~13_combout ))) # (!readReg1[2] & (\RegFile|Mux27~15_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux27~15_combout ),
	.datac(\RegFile|Mux27~13_combout ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~16 .lut_mask = 16'hFA44;
defparam \RegFile|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y40_N27
dffeas \RegFile|regs[12][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][4] .is_wysiwyg = "true";
defparam \RegFile|regs[12][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N25
dffeas \RegFile|regs[13][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][4] .is_wysiwyg = "true";
defparam \RegFile|regs[13][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N26
cycloneive_lcell_comb \RegFile|Mux27~17 (
// Equation(s):
// \RegFile|Mux27~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][4]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][4]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][4]~q ),
	.datad(\RegFile|regs[13][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N3
dffeas \RegFile|regs[15][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeData~24_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][4] .is_wysiwyg = "true";
defparam \RegFile|regs[15][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N25
dffeas \RegFile|regs[14][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][4] .is_wysiwyg = "true";
defparam \RegFile|regs[14][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N0
cycloneive_lcell_comb \RegFile|Mux27~18 (
// Equation(s):
// \RegFile|Mux27~18_combout  = (\RegFile|Mux27~17_combout  & ((\RegFile|regs[15][4]~q ) # ((!readReg1[1])))) # (!\RegFile|Mux27~17_combout  & (((readReg1[1] & \RegFile|regs[14][4]~q ))))

	.dataa(\RegFile|Mux27~17_combout ),
	.datab(\RegFile|regs[15][4]~q ),
	.datac(readReg1[1]),
	.datad(\RegFile|regs[14][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~18 .lut_mask = 16'hDA8A;
defparam \RegFile|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N10
cycloneive_lcell_comb \RegFile|Mux27~19 (
// Equation(s):
// \RegFile|Mux27~19_combout  = (readReg1[3] & ((\RegFile|Mux27~16_combout  & ((\RegFile|Mux27~18_combout ))) # (!\RegFile|Mux27~16_combout  & (\RegFile|Mux27~11_combout )))) # (!readReg1[3] & (((\RegFile|Mux27~16_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux27~11_combout ),
	.datac(\RegFile|Mux27~16_combout ),
	.datad(\RegFile|Mux27~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~19 .lut_mask = 16'hF858;
defparam \RegFile|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N1
dffeas \RegFile|regs[25][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][4] .is_wysiwyg = "true";
defparam \RegFile|regs[25][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N19
dffeas \RegFile|regs[17][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][4] .is_wysiwyg = "true";
defparam \RegFile|regs[17][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N3
dffeas \RegFile|regs[21][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][4] .is_wysiwyg = "true";
defparam \RegFile|regs[21][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N18
cycloneive_lcell_comb \RegFile|Mux27~0 (
// Equation(s):
// \RegFile|Mux27~0_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[21][4]~q ))) # (!readReg1[2] & (\RegFile|regs[17][4]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[17][4]~q ),
	.datad(\RegFile|regs[21][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~0 .lut_mask = 16'hDC98;
defparam \RegFile|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N4
cycloneive_lcell_comb \RegFile|Mux27~1 (
// Equation(s):
// \RegFile|Mux27~1_combout  = (readReg1[3] & ((\RegFile|Mux27~0_combout  & ((\RegFile|regs[29][4]~q ))) # (!\RegFile|Mux27~0_combout  & (\RegFile|regs[25][4]~q )))) # (!readReg1[3] & (((\RegFile|Mux27~0_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[25][4]~q ),
	.datac(\RegFile|regs[29][4]~q ),
	.datad(\RegFile|Mux27~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~1 .lut_mask = 16'hF588;
defparam \RegFile|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N17
dffeas \RegFile|regs[27][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][4] .is_wysiwyg = "true";
defparam \RegFile|regs[27][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N3
dffeas \RegFile|regs[31][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][4] .is_wysiwyg = "true";
defparam \RegFile|regs[31][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N11
dffeas \RegFile|regs[19][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][4] .is_wysiwyg = "true";
defparam \RegFile|regs[19][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N1
dffeas \RegFile|regs[23][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][4] .is_wysiwyg = "true";
defparam \RegFile|regs[23][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N10
cycloneive_lcell_comb \RegFile|Mux27~7 (
// Equation(s):
// \RegFile|Mux27~7_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[23][4]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[19][4]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][4]~q ),
	.datad(\RegFile|regs[23][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N2
cycloneive_lcell_comb \RegFile|Mux27~8 (
// Equation(s):
// \RegFile|Mux27~8_combout  = (readReg1[3] & ((\RegFile|Mux27~7_combout  & ((\RegFile|regs[31][4]~q ))) # (!\RegFile|Mux27~7_combout  & (\RegFile|regs[27][4]~q )))) # (!readReg1[3] & (((\RegFile|Mux27~7_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[27][4]~q ),
	.datac(\RegFile|regs[31][4]~q ),
	.datad(\RegFile|Mux27~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~8 .lut_mask = 16'hF588;
defparam \RegFile|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y36_N17
dffeas \RegFile|regs[26][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][4] .is_wysiwyg = "true";
defparam \RegFile|regs[26][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N3
dffeas \RegFile|regs[18][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][4] .is_wysiwyg = "true";
defparam \RegFile|regs[18][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N2
cycloneive_lcell_comb \RegFile|Mux27~2 (
// Equation(s):
// \RegFile|Mux27~2_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[26][4]~q )) # (!readReg1[3] & ((\RegFile|regs[18][4]~q )))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[26][4]~q ),
	.datac(\RegFile|regs[18][4]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~2 .lut_mask = 16'hEE50;
defparam \RegFile|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N19
dffeas \RegFile|regs[30][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][4] .is_wysiwyg = "true";
defparam \RegFile|regs[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N1
dffeas \RegFile|regs[22][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][4] .is_wysiwyg = "true";
defparam \RegFile|regs[22][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N18
cycloneive_lcell_comb \RegFile|Mux27~3 (
// Equation(s):
// \RegFile|Mux27~3_combout  = (\RegFile|Mux27~2_combout  & (((\RegFile|regs[30][4]~q )) # (!readReg1[2]))) # (!\RegFile|Mux27~2_combout  & (readReg1[2] & ((\RegFile|regs[22][4]~q ))))

	.dataa(\RegFile|Mux27~2_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[30][4]~q ),
	.datad(\RegFile|regs[22][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~3 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N21
dffeas \RegFile|regs[20][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][4] .is_wysiwyg = "true";
defparam \RegFile|regs[20][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N1
dffeas \RegFile|regs[28][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][4] .is_wysiwyg = "true";
defparam \RegFile|regs[28][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N31
dffeas \RegFile|regs[24][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][4] .is_wysiwyg = "true";
defparam \RegFile|regs[24][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N23
dffeas \RegFile|regs[16][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][4] .is_wysiwyg = "true";
defparam \RegFile|regs[16][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N22
cycloneive_lcell_comb \RegFile|Mux27~4 (
// Equation(s):
// \RegFile|Mux27~4_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[24][4]~q )) # (!readReg1[3] & ((\RegFile|regs[16][4]~q )))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[24][4]~q ),
	.datac(\RegFile|regs[16][4]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~4 .lut_mask = 16'hEE50;
defparam \RegFile|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N0
cycloneive_lcell_comb \RegFile|Mux27~5 (
// Equation(s):
// \RegFile|Mux27~5_combout  = (readReg1[2] & ((\RegFile|Mux27~4_combout  & ((\RegFile|regs[28][4]~q ))) # (!\RegFile|Mux27~4_combout  & (\RegFile|regs[20][4]~q )))) # (!readReg1[2] & (((\RegFile|Mux27~4_combout ))))

	.dataa(\RegFile|regs[20][4]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[28][4]~q ),
	.datad(\RegFile|Mux27~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~5 .lut_mask = 16'hF388;
defparam \RegFile|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N10
cycloneive_lcell_comb \RegFile|Mux27~6 (
// Equation(s):
// \RegFile|Mux27~6_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & (\RegFile|Mux27~3_combout )) # (!readReg1[1] & ((\RegFile|Mux27~5_combout )))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|Mux27~3_combout ),
	.datad(\RegFile|Mux27~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~6 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N12
cycloneive_lcell_comb \RegFile|Mux27~9 (
// Equation(s):
// \RegFile|Mux27~9_combout  = (readReg1[0] & ((\RegFile|Mux27~6_combout  & ((\RegFile|Mux27~8_combout ))) # (!\RegFile|Mux27~6_combout  & (\RegFile|Mux27~1_combout )))) # (!readReg1[0] & (((\RegFile|Mux27~6_combout ))))

	.dataa(\RegFile|Mux27~1_combout ),
	.datab(\RegFile|Mux27~8_combout ),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux27~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~9 .lut_mask = 16'hCFA0;
defparam \RegFile|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N2
cycloneive_lcell_comb \RegFile|Mux27~20 (
// Equation(s):
// \RegFile|Mux27~20_combout  = (readReg1[4] & ((\RegFile|Mux27~9_combout ))) # (!readReg1[4] & (\RegFile|Mux27~19_combout ))

	.dataa(\RegFile|Mux27~19_combout ),
	.datab(gnd),
	.datac(readReg1[4]),
	.datad(\RegFile|Mux27~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux27~20 .lut_mask = 16'hFA0A;
defparam \RegFile|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N28
cycloneive_lcell_comb \RiscALU|ShiftLeft0~12 (
// Equation(s):
// \RiscALU|ShiftLeft0~12_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux29~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux27~20_combout )))

	.dataa(\RegFile|Mux29~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux27~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~12_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~12 .lut_mask = 16'hBB88;
defparam \RiscALU|ShiftLeft0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N4
cycloneive_lcell_comb \RiscALU|ShiftLeft0~16 (
// Equation(s):
// \RiscALU|ShiftLeft0~16_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~12_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~15_combout ))

	.dataa(\RiscALU|ShiftLeft0~15_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~16_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~16 .lut_mask = 16'hEE22;
defparam \RiscALU|ShiftLeft0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N20
cycloneive_lcell_comb \RiscALU|ShiftLeft0~17 (
// Equation(s):
// \RiscALU|ShiftLeft0~17_combout  = (\ALU_in1[2]~32_combout  & (!\ALU_in1[1]~3_combout  & (\RiscALU|ShiftLeft0~5_combout ))) # (!\ALU_in1[2]~32_combout  & (((\RiscALU|ShiftLeft0~16_combout ))))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\RiscALU|ShiftLeft0~5_combout ),
	.datad(\RiscALU|ShiftLeft0~16_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~17_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~17 .lut_mask = 16'h7520;
defparam \RiscALU|ShiftLeft0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N11
dffeas \RegFile|regs[11][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][10] .is_wysiwyg = "true";
defparam \RegFile|regs[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N25
dffeas \RegFile|regs[9][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][10] .is_wysiwyg = "true";
defparam \RegFile|regs[9][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N3
dffeas \RegFile|regs[8][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][10] .is_wysiwyg = "true";
defparam \RegFile|regs[8][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N8
cycloneive_lcell_comb \RegFile|Mux53~10 (
// Equation(s):
// \RegFile|Mux53~10_combout  = (readReg2[1] & (((\RegFile|regs[10][10]~q ) # (readReg2[0])))) # (!readReg2[1] & (\RegFile|regs[8][10]~q  & ((!readReg2[0]))))

	.dataa(\RegFile|regs[8][10]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][10]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~10 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N24
cycloneive_lcell_comb \RegFile|Mux53~11 (
// Equation(s):
// \RegFile|Mux53~11_combout  = (readReg2[0] & ((\RegFile|Mux53~10_combout  & (\RegFile|regs[11][10]~q )) # (!\RegFile|Mux53~10_combout  & ((\RegFile|regs[9][10]~q ))))) # (!readReg2[0] & (((\RegFile|Mux53~10_combout ))))

	.dataa(\RegFile|regs[11][10]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][10]~q ),
	.datad(\RegFile|Mux53~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N1
dffeas \RegFile|regs[14][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][10] .is_wysiwyg = "true";
defparam \RegFile|regs[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N3
dffeas \RegFile|regs[15][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][10] .is_wysiwyg = "true";
defparam \RegFile|regs[15][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N27
dffeas \RegFile|regs[13][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][10] .is_wysiwyg = "true";
defparam \RegFile|regs[13][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N13
dffeas \RegFile|regs[12][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][10] .is_wysiwyg = "true";
defparam \RegFile|regs[12][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N26
cycloneive_lcell_comb \RegFile|Mux53~17 (
// Equation(s):
// \RegFile|Mux53~17_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[13][10]~q )) # (!readReg2[0] & ((\RegFile|regs[12][10]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[13][10]~q ),
	.datad(\RegFile|regs[12][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~17 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N2
cycloneive_lcell_comb \RegFile|Mux53~18 (
// Equation(s):
// \RegFile|Mux53~18_combout  = (readReg2[1] & ((\RegFile|Mux53~17_combout  & ((\RegFile|regs[15][10]~q ))) # (!\RegFile|Mux53~17_combout  & (\RegFile|regs[14][10]~q )))) # (!readReg2[1] & (((\RegFile|Mux53~17_combout ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[14][10]~q ),
	.datac(\RegFile|regs[15][10]~q ),
	.datad(\RegFile|Mux53~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux53~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~18 .lut_mask = 16'hF588;
defparam \RegFile|Mux53~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N5
dffeas \RegFile|regs[1][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][10] .is_wysiwyg = "true";
defparam \RegFile|regs[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N3
dffeas \RegFile|regs[3][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][10] .is_wysiwyg = "true";
defparam \RegFile|regs[3][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N2
cycloneive_lcell_comb \RegFile|Mux53~14 (
// Equation(s):
// \RegFile|Mux53~14_combout  = (readReg2[0] & ((readReg2[1] & ((\RegFile|regs[3][10]~q ))) # (!readReg2[1] & (\RegFile|regs[1][10]~q ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[1][10]~q ),
	.datac(\RegFile|regs[3][10]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~14 .lut_mask = 16'hA088;
defparam \RegFile|Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N21
dffeas \RegFile|regs[2][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][10] .is_wysiwyg = "true";
defparam \RegFile|regs[2][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N30
cycloneive_lcell_comb \RegFile|Mux53~15 (
// Equation(s):
// \RegFile|Mux53~15_combout  = (\RegFile|Mux53~14_combout ) # ((readReg2[1] & (!readReg2[0] & \RegFile|regs[2][10]~q )))

	.dataa(\RegFile|Mux53~14_combout ),
	.datab(readReg2[1]),
	.datac(readReg2[0]),
	.datad(\RegFile|regs[2][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~15 .lut_mask = 16'hAEAA;
defparam \RegFile|Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N15
dffeas \RegFile|regs[7][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][10] .is_wysiwyg = "true";
defparam \RegFile|regs[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N29
dffeas \RegFile|regs[6][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][10] .is_wysiwyg = "true";
defparam \RegFile|regs[6][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N9
dffeas \RegFile|regs[5][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][10] .is_wysiwyg = "true";
defparam \RegFile|regs[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N3
dffeas \RegFile|regs[4][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][10] .is_wysiwyg = "true";
defparam \RegFile|regs[4][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N8
cycloneive_lcell_comb \RegFile|Mux53~12 (
// Equation(s):
// \RegFile|Mux53~12_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[5][10]~q )) # (!readReg2[0] & ((\RegFile|regs[4][10]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][10]~q ),
	.datad(\RegFile|regs[4][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~12 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N28
cycloneive_lcell_comb \RegFile|Mux53~13 (
// Equation(s):
// \RegFile|Mux53~13_combout  = (readReg2[1] & ((\RegFile|Mux53~12_combout  & (\RegFile|regs[7][10]~q )) # (!\RegFile|Mux53~12_combout  & ((\RegFile|regs[6][10]~q ))))) # (!readReg2[1] & (((\RegFile|Mux53~12_combout ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[7][10]~q ),
	.datac(\RegFile|regs[6][10]~q ),
	.datad(\RegFile|Mux53~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~13 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N16
cycloneive_lcell_comb \RegFile|Mux53~16 (
// Equation(s):
// \RegFile|Mux53~16_combout  = (readReg2[2] & (((\RegFile|Mux53~13_combout ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|Mux53~15_combout  & ((!readReg2[3]))))

	.dataa(\RegFile|Mux53~15_combout ),
	.datab(\RegFile|Mux53~13_combout ),
	.datac(readReg2[2]),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~16 .lut_mask = 16'hF0CA;
defparam \RegFile|Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N10
cycloneive_lcell_comb \RegFile|Mux53~19 (
// Equation(s):
// \RegFile|Mux53~19_combout  = (readReg2[3] & ((\RegFile|Mux53~16_combout  & ((\RegFile|Mux53~18_combout ))) # (!\RegFile|Mux53~16_combout  & (\RegFile|Mux53~11_combout )))) # (!readReg2[3] & (((\RegFile|Mux53~16_combout ))))

	.dataa(\RegFile|Mux53~11_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux53~18_combout ),
	.datad(\RegFile|Mux53~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux53~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~19 .lut_mask = 16'hF388;
defparam \RegFile|Mux53~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N3
dffeas \RegFile|regs[21][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][10] .is_wysiwyg = "true";
defparam \RegFile|regs[21][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N9
dffeas \RegFile|regs[17][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][10] .is_wysiwyg = "true";
defparam \RegFile|regs[17][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N2
cycloneive_lcell_comb \RegFile|Mux53~0 (
// Equation(s):
// \RegFile|Mux53~0_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[21][10]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[17][10]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[21][10]~q ),
	.datad(\RegFile|regs[17][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~0 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N25
dffeas \RegFile|regs[29][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][10] .is_wysiwyg = "true";
defparam \RegFile|regs[29][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N31
dffeas \RegFile|regs[25][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][10] .is_wysiwyg = "true";
defparam \RegFile|regs[25][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N30
cycloneive_lcell_comb \RegFile|Mux53~1 (
// Equation(s):
// \RegFile|Mux53~1_combout  = (\RegFile|Mux53~0_combout  & ((\RegFile|regs[29][10]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux53~0_combout  & (((\RegFile|regs[25][10]~q  & readReg2[3]))))

	.dataa(\RegFile|Mux53~0_combout ),
	.datab(\RegFile|regs[29][10]~q ),
	.datac(\RegFile|regs[25][10]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~1 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N27
dffeas \RegFile|regs[19][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][10] .is_wysiwyg = "true";
defparam \RegFile|regs[19][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N25
dffeas \RegFile|regs[23][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][10] .is_wysiwyg = "true";
defparam \RegFile|regs[23][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N24
cycloneive_lcell_comb \RegFile|Mux53~7 (
// Equation(s):
// \RegFile|Mux53~7_combout  = (readReg2[2] & (((\RegFile|regs[23][10]~q ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|regs[19][10]~q  & ((!readReg2[3]))))

	.dataa(\RegFile|regs[19][10]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][10]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~7 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N17
dffeas \RegFile|regs[31][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][10] .is_wysiwyg = "true";
defparam \RegFile|regs[31][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N23
dffeas \RegFile|regs[27][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][10] .is_wysiwyg = "true";
defparam \RegFile|regs[27][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N22
cycloneive_lcell_comb \RegFile|Mux53~8 (
// Equation(s):
// \RegFile|Mux53~8_combout  = (\RegFile|Mux53~7_combout  & ((\RegFile|regs[31][10]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux53~7_combout  & (((\RegFile|regs[27][10]~q  & readReg2[3]))))

	.dataa(\RegFile|Mux53~7_combout ),
	.datab(\RegFile|regs[31][10]~q ),
	.datac(\RegFile|regs[27][10]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~8 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N27
dffeas \RegFile|regs[16][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][10] .is_wysiwyg = "true";
defparam \RegFile|regs[16][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N25
dffeas \RegFile|regs[24][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][10] .is_wysiwyg = "true";
defparam \RegFile|regs[24][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N24
cycloneive_lcell_comb \RegFile|Mux53~4 (
// Equation(s):
// \RegFile|Mux53~4_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[24][10]~q ))) # (!readReg2[3] & (\RegFile|regs[16][10]~q ))))

	.dataa(\RegFile|regs[16][10]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[24][10]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~4 .lut_mask = 16'hFC22;
defparam \RegFile|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N9
dffeas \RegFile|regs[20][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][10] .is_wysiwyg = "true";
defparam \RegFile|regs[20][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N3
dffeas \RegFile|regs[28][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][10] .is_wysiwyg = "true";
defparam \RegFile|regs[28][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N8
cycloneive_lcell_comb \RegFile|Mux53~5 (
// Equation(s):
// \RegFile|Mux53~5_combout  = (readReg2[2] & ((\RegFile|Mux53~4_combout  & ((\RegFile|regs[28][10]~q ))) # (!\RegFile|Mux53~4_combout  & (\RegFile|regs[20][10]~q )))) # (!readReg2[2] & (\RegFile|Mux53~4_combout ))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux53~4_combout ),
	.datac(\RegFile|regs[20][10]~q ),
	.datad(\RegFile|regs[28][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~5 .lut_mask = 16'hEC64;
defparam \RegFile|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N21
dffeas \RegFile|regs[30][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][10] .is_wysiwyg = "true";
defparam \RegFile|regs[30][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N3
dffeas \RegFile|regs[22][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][10] .is_wysiwyg = "true";
defparam \RegFile|regs[22][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N31
dffeas \RegFile|regs[18][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][10] .is_wysiwyg = "true";
defparam \RegFile|regs[18][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N13
dffeas \RegFile|regs[26][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][10] .is_wysiwyg = "true";
defparam \RegFile|regs[26][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N12
cycloneive_lcell_comb \RegFile|Mux53~2 (
// Equation(s):
// \RegFile|Mux53~2_combout  = (readReg2[3] & (((\RegFile|regs[26][10]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[18][10]~q  & ((!readReg2[2]))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[18][10]~q ),
	.datac(\RegFile|regs[26][10]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~2 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N2
cycloneive_lcell_comb \RegFile|Mux53~3 (
// Equation(s):
// \RegFile|Mux53~3_combout  = (readReg2[2] & ((\RegFile|Mux53~2_combout  & (\RegFile|regs[30][10]~q )) # (!\RegFile|Mux53~2_combout  & ((\RegFile|regs[22][10]~q ))))) # (!readReg2[2] & (((\RegFile|Mux53~2_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[30][10]~q ),
	.datac(\RegFile|regs[22][10]~q ),
	.datad(\RegFile|Mux53~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~3 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N12
cycloneive_lcell_comb \RegFile|Mux53~6 (
// Equation(s):
// \RegFile|Mux53~6_combout  = (readReg2[1] & (((readReg2[0]) # (\RegFile|Mux53~3_combout )))) # (!readReg2[1] & (\RegFile|Mux53~5_combout  & (!readReg2[0])))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux53~5_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux53~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~6 .lut_mask = 16'hAEA4;
defparam \RegFile|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N30
cycloneive_lcell_comb \RegFile|Mux53~9 (
// Equation(s):
// \RegFile|Mux53~9_combout  = (readReg2[0] & ((\RegFile|Mux53~6_combout  & ((\RegFile|Mux53~8_combout ))) # (!\RegFile|Mux53~6_combout  & (\RegFile|Mux53~1_combout )))) # (!readReg2[0] & (((\RegFile|Mux53~6_combout ))))

	.dataa(\RegFile|Mux53~1_combout ),
	.datab(readReg2[0]),
	.datac(\RegFile|Mux53~8_combout ),
	.datad(\RegFile|Mux53~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~9 .lut_mask = 16'hF388;
defparam \RegFile|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N26
cycloneive_lcell_comb \RegFile|Mux53~20 (
// Equation(s):
// \RegFile|Mux53~20_combout  = (readReg2[4] & ((\RegFile|Mux53~9_combout ))) # (!readReg2[4] & (\RegFile|Mux53~19_combout ))

	.dataa(\RegFile|Mux53~19_combout ),
	.datab(gnd),
	.datac(\RegFile|Mux53~9_combout ),
	.datad(readReg2[4]),
	.cin(gnd),
	.combout(\RegFile|Mux53~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux53~20 .lut_mask = 16'hF0AA;
defparam \RegFile|Mux53~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N28
cycloneive_lcell_comb \ALU_in1[10]~35 (
// Equation(s):
// \ALU_in1[10]~35_combout  = (\ALU_in1_con~1_combout  & (\RegFile|Mux53~20_combout )) # (!\ALU_in1_con~1_combout  & ((\upperBit~q )))

	.dataa(gnd),
	.datab(\RegFile|Mux53~20_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\ALU_in1[10]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[10]~35 .lut_mask = 16'hCFC0;
defparam \ALU_in1[10]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N2
cycloneive_lcell_comb \RiscALU|Equal0~8 (
// Equation(s):
// \RiscALU|Equal0~8_combout  = \RegFile|Mux21~20_combout  $ (((\ALU_in1_con~1_combout  & ((\RegFile|Mux53~20_combout ))) # (!\ALU_in1_con~1_combout  & (\upperBit~q ))))

	.dataa(\upperBit~q ),
	.datab(\ALU_in1_con~1_combout ),
	.datac(\RegFile|Mux21~20_combout ),
	.datad(\RegFile|Mux53~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~8 .lut_mask = 16'h1ED2;
defparam \RiscALU|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N14
cycloneive_lcell_comb \RiscALU|out[13]~100 (
// Equation(s):
// \RiscALU|out[13]~100_combout  = (\ALU_in1[4]~4_combout  & ((\upperBit~q ))) # (!\ALU_in1[4]~4_combout  & (\ALU_in1[3]~34_combout ))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(gnd),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|out[13]~100_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[13]~100 .lut_mask = 16'hFA0A;
defparam \RiscALU|out[13]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N14
cycloneive_lcell_comb \RiscALU|ShiftRight1~9 (
// Equation(s):
// \RiscALU|ShiftRight1~9_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux15~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux17~20_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux17~20_combout ),
	.datac(\RegFile|Mux15~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~9_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~9 .lut_mask = 16'hF0CC;
defparam \RiscALU|ShiftRight1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N9
dffeas \RegFile|regs[25][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][17] .is_wysiwyg = "true";
defparam \RegFile|regs[25][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N15
dffeas \RegFile|regs[17][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][17] .is_wysiwyg = "true";
defparam \RegFile|regs[17][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N14
cycloneive_lcell_comb \RegFile|Mux14~0 (
// Equation(s):
// \RegFile|Mux14~0_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[25][17]~q )) # (!readReg1[3] & ((\RegFile|regs[17][17]~q )))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[25][17]~q ),
	.datac(\RegFile|regs[17][17]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~0 .lut_mask = 16'hEE50;
defparam \RegFile|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N19
dffeas \RegFile|regs[29][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][17] .is_wysiwyg = "true";
defparam \RegFile|regs[29][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N1
dffeas \RegFile|regs[21][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][17] .is_wysiwyg = "true";
defparam \RegFile|regs[21][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N18
cycloneive_lcell_comb \RegFile|Mux14~1 (
// Equation(s):
// \RegFile|Mux14~1_combout  = (readReg1[2] & ((\RegFile|Mux14~0_combout  & (\RegFile|regs[29][17]~q )) # (!\RegFile|Mux14~0_combout  & ((\RegFile|regs[21][17]~q ))))) # (!readReg1[2] & (\RegFile|Mux14~0_combout ))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux14~0_combout ),
	.datac(\RegFile|regs[29][17]~q ),
	.datad(\RegFile|regs[21][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~1 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N1
dffeas \RegFile|regs[23][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][17] .is_wysiwyg = "true";
defparam \RegFile|regs[23][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N27
dffeas \RegFile|regs[31][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][17] .is_wysiwyg = "true";
defparam \RegFile|regs[31][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N11
dffeas \RegFile|regs[19][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][17] .is_wysiwyg = "true";
defparam \RegFile|regs[19][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N17
dffeas \RegFile|regs[27][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][17] .is_wysiwyg = "true";
defparam \RegFile|regs[27][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N10
cycloneive_lcell_comb \RegFile|Mux14~7 (
// Equation(s):
// \RegFile|Mux14~7_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[27][17]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[19][17]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[19][17]~q ),
	.datad(\RegFile|regs[27][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N26
cycloneive_lcell_comb \RegFile|Mux14~8 (
// Equation(s):
// \RegFile|Mux14~8_combout  = (readReg1[2] & ((\RegFile|Mux14~7_combout  & ((\RegFile|regs[31][17]~q ))) # (!\RegFile|Mux14~7_combout  & (\RegFile|regs[23][17]~q )))) # (!readReg1[2] & (((\RegFile|Mux14~7_combout ))))

	.dataa(\RegFile|regs[23][17]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[31][17]~q ),
	.datad(\RegFile|Mux14~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~8 .lut_mask = 16'hF388;
defparam \RegFile|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N19
dffeas \RegFile|regs[18][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][17] .is_wysiwyg = "true";
defparam \RegFile|regs[18][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N11
dffeas \RegFile|regs[22][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][17] .is_wysiwyg = "true";
defparam \RegFile|regs[22][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N18
cycloneive_lcell_comb \RegFile|Mux14~2 (
// Equation(s):
// \RegFile|Mux14~2_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[22][17]~q ))) # (!readReg1[2] & (\RegFile|regs[18][17]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][17]~q ),
	.datad(\RegFile|regs[22][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N21
dffeas \RegFile|regs[30][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][17] .is_wysiwyg = "true";
defparam \RegFile|regs[30][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N19
dffeas \RegFile|regs[26][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][17] .is_wysiwyg = "true";
defparam \RegFile|regs[26][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N20
cycloneive_lcell_comb \RegFile|Mux14~3 (
// Equation(s):
// \RegFile|Mux14~3_combout  = (\RegFile|Mux14~2_combout  & (((\RegFile|regs[30][17]~q )) # (!readReg1[3]))) # (!\RegFile|Mux14~2_combout  & (readReg1[3] & ((\RegFile|regs[26][17]~q ))))

	.dataa(\RegFile|Mux14~2_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[30][17]~q ),
	.datad(\RegFile|regs[26][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~3 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N17
dffeas \RegFile|regs[20][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][17] .is_wysiwyg = "true";
defparam \RegFile|regs[20][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N10
cycloneive_lcell_comb \RegFile|Mux14~4 (
// Equation(s):
// \RegFile|Mux14~4_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[20][17]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[16][17]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][17]~q ),
	.datad(\RegFile|regs[20][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N11
dffeas \RegFile|regs[24][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][17] .is_wysiwyg = "true";
defparam \RegFile|regs[24][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N29
dffeas \RegFile|regs[28][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][17] .is_wysiwyg = "true";
defparam \RegFile|regs[28][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N28
cycloneive_lcell_comb \RegFile|Mux14~5 (
// Equation(s):
// \RegFile|Mux14~5_combout  = (\RegFile|Mux14~4_combout  & (((\RegFile|regs[28][17]~q ) # (!readReg1[3])))) # (!\RegFile|Mux14~4_combout  & (\RegFile|regs[24][17]~q  & ((readReg1[3]))))

	.dataa(\RegFile|Mux14~4_combout ),
	.datab(\RegFile|regs[24][17]~q ),
	.datac(\RegFile|regs[28][17]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~5 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N10
cycloneive_lcell_comb \RegFile|Mux14~6 (
// Equation(s):
// \RegFile|Mux14~6_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & (\RegFile|Mux14~3_combout )) # (!readReg1[1] & ((\RegFile|Mux14~5_combout )))))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux14~3_combout ),
	.datac(\RegFile|Mux14~5_combout ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~6 .lut_mask = 16'hEE50;
defparam \RegFile|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N28
cycloneive_lcell_comb \RegFile|Mux14~9 (
// Equation(s):
// \RegFile|Mux14~9_combout  = (readReg1[0] & ((\RegFile|Mux14~6_combout  & ((\RegFile|Mux14~8_combout ))) # (!\RegFile|Mux14~6_combout  & (\RegFile|Mux14~1_combout )))) # (!readReg1[0] & (((\RegFile|Mux14~6_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux14~1_combout ),
	.datac(\RegFile|Mux14~8_combout ),
	.datad(\RegFile|Mux14~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~9 .lut_mask = 16'hF588;
defparam \RegFile|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N19
dffeas \RegFile|regs[12][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][17] .is_wysiwyg = "true";
defparam \RegFile|regs[12][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N1
dffeas \RegFile|regs[13][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][17] .is_wysiwyg = "true";
defparam \RegFile|regs[13][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N18
cycloneive_lcell_comb \RegFile|Mux14~17 (
// Equation(s):
// \RegFile|Mux14~17_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[13][17]~q ))) # (!readReg1[0] & (\RegFile|regs[12][17]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[12][17]~q ),
	.datad(\RegFile|regs[13][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~17 .lut_mask = 16'hDC98;
defparam \RegFile|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N26
cycloneive_lcell_comb \RegFile|Mux14~18 (
// Equation(s):
// \RegFile|Mux14~18_combout  = (readReg1[1] & ((\RegFile|Mux14~17_combout  & (\RegFile|regs[15][17]~q )) # (!\RegFile|Mux14~17_combout  & ((\RegFile|regs[14][17]~q ))))) # (!readReg1[1] & (((\RegFile|Mux14~17_combout ))))

	.dataa(\RegFile|regs[15][17]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[14][17]~q ),
	.datad(\RegFile|Mux14~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~18 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N15
dffeas \RegFile|regs[8][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][17] .is_wysiwyg = "true";
defparam \RegFile|regs[8][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N13
dffeas \RegFile|regs[10][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][17] .is_wysiwyg = "true";
defparam \RegFile|regs[10][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N14
cycloneive_lcell_comb \RegFile|Mux14~12 (
// Equation(s):
// \RegFile|Mux14~12_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|regs[10][17]~q ))) # (!readReg1[1] & (\RegFile|regs[8][17]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[8][17]~q ),
	.datad(\RegFile|regs[10][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~12 .lut_mask = 16'hDC98;
defparam \RegFile|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N19
dffeas \RegFile|regs[11][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][17] .is_wysiwyg = "true";
defparam \RegFile|regs[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N17
dffeas \RegFile|regs[9][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][17] .is_wysiwyg = "true";
defparam \RegFile|regs[9][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N18
cycloneive_lcell_comb \RegFile|Mux14~13 (
// Equation(s):
// \RegFile|Mux14~13_combout  = (\RegFile|Mux14~12_combout  & (((\RegFile|regs[11][17]~q )) # (!readReg1[0]))) # (!\RegFile|Mux14~12_combout  & (readReg1[0] & ((\RegFile|regs[9][17]~q ))))

	.dataa(\RegFile|Mux14~12_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][17]~q ),
	.datad(\RegFile|regs[9][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~13 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N27
dffeas \RegFile|regs[2][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][17] .is_wysiwyg = "true";
defparam \RegFile|regs[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N13
dffeas \RegFile|regs[3][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][17] .is_wysiwyg = "true";
defparam \RegFile|regs[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N7
dffeas \RegFile|regs[1][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][17] .is_wysiwyg = "true";
defparam \RegFile|regs[1][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N6
cycloneive_lcell_comb \RegFile|Mux14~14 (
// Equation(s):
// \RegFile|Mux14~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][17]~q )) # (!readReg1[1] & ((\RegFile|regs[1][17]~q )))))

	.dataa(\RegFile|regs[3][17]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[1][17]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~14 .lut_mask = 16'hB800;
defparam \RegFile|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N26
cycloneive_lcell_comb \RegFile|Mux14~15 (
// Equation(s):
// \RegFile|Mux14~15_combout  = (\RegFile|Mux14~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][17]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][17]~q ),
	.datad(\RegFile|Mux14~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N20
cycloneive_lcell_comb \RegFile|Mux14~16 (
// Equation(s):
// \RegFile|Mux14~16_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|Mux14~13_combout )) # (!readReg1[3] & ((\RegFile|Mux14~15_combout )))))

	.dataa(\RegFile|Mux14~13_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux14~15_combout ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~16 .lut_mask = 16'hEE30;
defparam \RegFile|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N1
dffeas \RegFile|regs[5][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][17] .is_wysiwyg = "true";
defparam \RegFile|regs[5][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N19
dffeas \RegFile|regs[4][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][17] .is_wysiwyg = "true";
defparam \RegFile|regs[4][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N18
cycloneive_lcell_comb \RegFile|Mux14~10 (
// Equation(s):
// \RegFile|Mux14~10_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[5][17]~q )) # (!readReg1[0] & ((\RegFile|regs[4][17]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[5][17]~q ),
	.datac(\RegFile|regs[4][17]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~10 .lut_mask = 16'hEE50;
defparam \RegFile|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N19
dffeas \RegFile|regs[7][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][17] .is_wysiwyg = "true";
defparam \RegFile|regs[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N1
dffeas \RegFile|regs[6][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][17] .is_wysiwyg = "true";
defparam \RegFile|regs[6][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N18
cycloneive_lcell_comb \RegFile|Mux14~11 (
// Equation(s):
// \RegFile|Mux14~11_combout  = (\RegFile|Mux14~10_combout  & (((\RegFile|regs[7][17]~q )) # (!readReg1[1]))) # (!\RegFile|Mux14~10_combout  & (readReg1[1] & ((\RegFile|regs[6][17]~q ))))

	.dataa(\RegFile|Mux14~10_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][17]~q ),
	.datad(\RegFile|regs[6][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~11 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N4
cycloneive_lcell_comb \RegFile|Mux14~19 (
// Equation(s):
// \RegFile|Mux14~19_combout  = (\RegFile|Mux14~16_combout  & ((\RegFile|Mux14~18_combout ) # ((!readReg1[2])))) # (!\RegFile|Mux14~16_combout  & (((\RegFile|Mux14~11_combout  & readReg1[2]))))

	.dataa(\RegFile|Mux14~18_combout ),
	.datab(\RegFile|Mux14~16_combout ),
	.datac(\RegFile|Mux14~11_combout ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~19 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N12
cycloneive_lcell_comb \RegFile|Mux14~20 (
// Equation(s):
// \RegFile|Mux14~20_combout  = (readReg1[4] & (\RegFile|Mux14~9_combout )) # (!readReg1[4] & ((\RegFile|Mux14~19_combout )))

	.dataa(gnd),
	.datab(readReg1[4]),
	.datac(\RegFile|Mux14~9_combout ),
	.datad(\RegFile|Mux14~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux14~20 .lut_mask = 16'hF3C0;
defparam \RegFile|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N6
cycloneive_lcell_comb \RiscALU|ShiftRight1~21 (
// Equation(s):
// \RiscALU|ShiftRight1~21_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux14~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux16~20_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux14~20_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RegFile|Mux16~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~21_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~21 .lut_mask = 16'hCFC0;
defparam \RiscALU|ShiftRight1~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N0
cycloneive_lcell_comb \RiscALU|ShiftRight1~22 (
// Equation(s):
// \RiscALU|ShiftRight1~22_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight1~21_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight1~9_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight1~9_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~22_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~22 .lut_mask = 16'hFC0C;
defparam \RiscALU|ShiftRight1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N6
cycloneive_lcell_comb \RiscALU|ShiftRight1~10 (
// Equation(s):
// \RiscALU|ShiftRight1~10_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux19~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux21~20_combout )))

	.dataa(\RegFile|Mux19~20_combout ),
	.datab(gnd),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RegFile|Mux21~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~10_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~10 .lut_mask = 16'hAFA0;
defparam \RiscALU|ShiftRight1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N9
dffeas \RegFile|regs[23][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][11] .is_wysiwyg = "true";
defparam \RegFile|regs[23][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N9
dffeas \RegFile|regs[31][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][11] .is_wysiwyg = "true";
defparam \RegFile|regs[31][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N29
dffeas \RegFile|regs[19][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][11] .is_wysiwyg = "true";
defparam \RegFile|regs[19][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N28
cycloneive_lcell_comb \RegFile|Mux20~7 (
// Equation(s):
// \RegFile|Mux20~7_combout  = (readReg1[3] & ((\RegFile|regs[27][11]~q ) # ((readReg1[2])))) # (!readReg1[3] & (((\RegFile|regs[19][11]~q  & !readReg1[2]))))

	.dataa(\RegFile|regs[27][11]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][11]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~7 .lut_mask = 16'hCCB8;
defparam \RegFile|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N8
cycloneive_lcell_comb \RegFile|Mux20~8 (
// Equation(s):
// \RegFile|Mux20~8_combout  = (readReg1[2] & ((\RegFile|Mux20~7_combout  & ((\RegFile|regs[31][11]~q ))) # (!\RegFile|Mux20~7_combout  & (\RegFile|regs[23][11]~q )))) # (!readReg1[2] & (((\RegFile|Mux20~7_combout ))))

	.dataa(\RegFile|regs[23][11]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[31][11]~q ),
	.datad(\RegFile|Mux20~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~8 .lut_mask = 16'hF388;
defparam \RegFile|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N5
dffeas \RegFile|regs[17][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][11] .is_wysiwyg = "true";
defparam \RegFile|regs[17][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N19
dffeas \RegFile|regs[25][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][11] .is_wysiwyg = "true";
defparam \RegFile|regs[25][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N4
cycloneive_lcell_comb \RegFile|Mux20~0 (
// Equation(s):
// \RegFile|Mux20~0_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[25][11]~q ))) # (!readReg1[3] & (\RegFile|regs[17][11]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[17][11]~q ),
	.datad(\RegFile|regs[25][11]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~0 .lut_mask = 16'hDC98;
defparam \RegFile|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N11
dffeas \RegFile|regs[29][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][11] .is_wysiwyg = "true";
defparam \RegFile|regs[29][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N29
dffeas \RegFile|regs[21][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][11] .is_wysiwyg = "true";
defparam \RegFile|regs[21][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N10
cycloneive_lcell_comb \RegFile|Mux20~1 (
// Equation(s):
// \RegFile|Mux20~1_combout  = (readReg1[2] & ((\RegFile|Mux20~0_combout  & (\RegFile|regs[29][11]~q )) # (!\RegFile|Mux20~0_combout  & ((\RegFile|regs[21][11]~q ))))) # (!readReg1[2] & (\RegFile|Mux20~0_combout ))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux20~0_combout ),
	.datac(\RegFile|regs[29][11]~q ),
	.datad(\RegFile|regs[21][11]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~1 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N3
dffeas \RegFile|regs[16][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][11] .is_wysiwyg = "true";
defparam \RegFile|regs[16][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N25
dffeas \RegFile|regs[20][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][11] .is_wysiwyg = "true";
defparam \RegFile|regs[20][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N2
cycloneive_lcell_comb \RegFile|Mux20~4 (
// Equation(s):
// \RegFile|Mux20~4_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[20][11]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[16][11]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][11]~q ),
	.datad(\RegFile|regs[20][11]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N19
dffeas \RegFile|regs[28][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][11] .is_wysiwyg = "true";
defparam \RegFile|regs[28][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N17
dffeas \RegFile|regs[24][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][11] .is_wysiwyg = "true";
defparam \RegFile|regs[24][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N18
cycloneive_lcell_comb \RegFile|Mux20~5 (
// Equation(s):
// \RegFile|Mux20~5_combout  = (\RegFile|Mux20~4_combout  & (((\RegFile|regs[28][11]~q )) # (!readReg1[3]))) # (!\RegFile|Mux20~4_combout  & (readReg1[3] & ((\RegFile|regs[24][11]~q ))))

	.dataa(\RegFile|Mux20~4_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[28][11]~q ),
	.datad(\RegFile|regs[24][11]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~5 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N7
dffeas \RegFile|regs[26][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][11] .is_wysiwyg = "true";
defparam \RegFile|regs[26][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N1
dffeas \RegFile|regs[30][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][11] .is_wysiwyg = "true";
defparam \RegFile|regs[30][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N29
dffeas \RegFile|regs[18][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][11] .is_wysiwyg = "true";
defparam \RegFile|regs[18][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N11
dffeas \RegFile|regs[22][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][11] .is_wysiwyg = "true";
defparam \RegFile|regs[22][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N28
cycloneive_lcell_comb \RegFile|Mux20~2 (
// Equation(s):
// \RegFile|Mux20~2_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[22][11]~q ))) # (!readReg1[2] & (\RegFile|regs[18][11]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][11]~q ),
	.datad(\RegFile|regs[22][11]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N0
cycloneive_lcell_comb \RegFile|Mux20~3 (
// Equation(s):
// \RegFile|Mux20~3_combout  = (readReg1[3] & ((\RegFile|Mux20~2_combout  & ((\RegFile|regs[30][11]~q ))) # (!\RegFile|Mux20~2_combout  & (\RegFile|regs[26][11]~q )))) # (!readReg1[3] & (((\RegFile|Mux20~2_combout ))))

	.dataa(\RegFile|regs[26][11]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[30][11]~q ),
	.datad(\RegFile|Mux20~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~3 .lut_mask = 16'hF388;
defparam \RegFile|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N28
cycloneive_lcell_comb \RegFile|Mux20~6 (
// Equation(s):
// \RegFile|Mux20~6_combout  = (readReg1[1] & (((readReg1[0]) # (\RegFile|Mux20~3_combout )))) # (!readReg1[1] & (\RegFile|Mux20~5_combout  & (!readReg1[0])))

	.dataa(\RegFile|Mux20~5_combout ),
	.datab(readReg1[1]),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux20~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~6 .lut_mask = 16'hCEC2;
defparam \RegFile|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N2
cycloneive_lcell_comb \RegFile|Mux20~9 (
// Equation(s):
// \RegFile|Mux20~9_combout  = (\RegFile|Mux20~6_combout  & ((\RegFile|Mux20~8_combout ) # ((!readReg1[0])))) # (!\RegFile|Mux20~6_combout  & (((\RegFile|Mux20~1_combout  & readReg1[0]))))

	.dataa(\RegFile|Mux20~8_combout ),
	.datab(\RegFile|Mux20~1_combout ),
	.datac(\RegFile|Mux20~6_combout ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~9 .lut_mask = 16'hACF0;
defparam \RegFile|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y40_N9
dffeas \RegFile|regs[12][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][11] .is_wysiwyg = "true";
defparam \RegFile|regs[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N23
dffeas \RegFile|regs[13][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][11] .is_wysiwyg = "true";
defparam \RegFile|regs[13][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N8
cycloneive_lcell_comb \RegFile|Mux20~17 (
// Equation(s):
// \RegFile|Mux20~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][11]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][11]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][11]~q ),
	.datad(\RegFile|regs[13][11]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N31
dffeas \RegFile|regs[15][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][11] .is_wysiwyg = "true";
defparam \RegFile|regs[15][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N13
dffeas \RegFile|regs[14][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][11] .is_wysiwyg = "true";
defparam \RegFile|regs[14][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N12
cycloneive_lcell_comb \RegFile|Mux20~18 (
// Equation(s):
// \RegFile|Mux20~18_combout  = (\RegFile|Mux20~17_combout  & ((\RegFile|regs[15][11]~q ) # ((!readReg1[1])))) # (!\RegFile|Mux20~17_combout  & (((\RegFile|regs[14][11]~q  & readReg1[1]))))

	.dataa(\RegFile|Mux20~17_combout ),
	.datab(\RegFile|regs[15][11]~q ),
	.datac(\RegFile|regs[14][11]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~18 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N5
dffeas \RegFile|regs[6][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][11] .is_wysiwyg = "true";
defparam \RegFile|regs[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N23
dffeas \RegFile|regs[4][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][11] .is_wysiwyg = "true";
defparam \RegFile|regs[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N21
dffeas \RegFile|regs[5][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][11] .is_wysiwyg = "true";
defparam \RegFile|regs[5][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N22
cycloneive_lcell_comb \RegFile|Mux20~10 (
// Equation(s):
// \RegFile|Mux20~10_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[5][11]~q ))) # (!readReg1[0] & (\RegFile|regs[4][11]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[4][11]~q ),
	.datad(\RegFile|regs[5][11]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~10 .lut_mask = 16'hDC98;
defparam \RegFile|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N31
dffeas \RegFile|regs[7][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][11] .is_wysiwyg = "true";
defparam \RegFile|regs[7][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N30
cycloneive_lcell_comb \RegFile|Mux20~11 (
// Equation(s):
// \RegFile|Mux20~11_combout  = (\RegFile|Mux20~10_combout  & (((\RegFile|regs[7][11]~q ) # (!readReg1[1])))) # (!\RegFile|Mux20~10_combout  & (\RegFile|regs[6][11]~q  & ((readReg1[1]))))

	.dataa(\RegFile|regs[6][11]~q ),
	.datab(\RegFile|Mux20~10_combout ),
	.datac(\RegFile|regs[7][11]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~11 .lut_mask = 16'hE2CC;
defparam \RegFile|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N1
dffeas \RegFile|regs[9][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][11] .is_wysiwyg = "true";
defparam \RegFile|regs[9][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N11
dffeas \RegFile|regs[11][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][11] .is_wysiwyg = "true";
defparam \RegFile|regs[11][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N5
dffeas \RegFile|regs[10][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][11] .is_wysiwyg = "true";
defparam \RegFile|regs[10][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N31
dffeas \RegFile|regs[8][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][11] .is_wysiwyg = "true";
defparam \RegFile|regs[8][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N30
cycloneive_lcell_comb \RegFile|Mux20~12 (
// Equation(s):
// \RegFile|Mux20~12_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & (\RegFile|regs[10][11]~q )) # (!readReg1[1] & ((\RegFile|regs[8][11]~q )))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[10][11]~q ),
	.datac(\RegFile|regs[8][11]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~12 .lut_mask = 16'hEE50;
defparam \RegFile|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N10
cycloneive_lcell_comb \RegFile|Mux20~13 (
// Equation(s):
// \RegFile|Mux20~13_combout  = (readReg1[0] & ((\RegFile|Mux20~12_combout  & ((\RegFile|regs[11][11]~q ))) # (!\RegFile|Mux20~12_combout  & (\RegFile|regs[9][11]~q )))) # (!readReg1[0] & (((\RegFile|Mux20~12_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[9][11]~q ),
	.datac(\RegFile|regs[11][11]~q ),
	.datad(\RegFile|Mux20~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~13 .lut_mask = 16'hF588;
defparam \RegFile|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N9
dffeas \RegFile|regs[2][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][11] .is_wysiwyg = "true";
defparam \RegFile|regs[2][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N27
dffeas \RegFile|regs[3][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][11] .is_wysiwyg = "true";
defparam \RegFile|regs[3][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N29
dffeas \RegFile|regs[1][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][11] .is_wysiwyg = "true";
defparam \RegFile|regs[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N28
cycloneive_lcell_comb \RegFile|Mux20~14 (
// Equation(s):
// \RegFile|Mux20~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][11]~q )) # (!readReg1[1] & ((\RegFile|regs[1][11]~q )))))

	.dataa(\RegFile|regs[3][11]~q ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[1][11]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~14 .lut_mask = 16'h88C0;
defparam \RegFile|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N8
cycloneive_lcell_comb \RegFile|Mux20~15 (
// Equation(s):
// \RegFile|Mux20~15_combout  = (\RegFile|Mux20~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][11]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][11]~q ),
	.datad(\RegFile|Mux20~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N18
cycloneive_lcell_comb \RegFile|Mux20~16 (
// Equation(s):
// \RegFile|Mux20~16_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|Mux20~13_combout )) # (!readReg1[3] & ((\RegFile|Mux20~15_combout )))))

	.dataa(\RegFile|Mux20~13_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux20~15_combout ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~16 .lut_mask = 16'hEE30;
defparam \RegFile|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N8
cycloneive_lcell_comb \RegFile|Mux20~19 (
// Equation(s):
// \RegFile|Mux20~19_combout  = (readReg1[2] & ((\RegFile|Mux20~16_combout  & (\RegFile|Mux20~18_combout )) # (!\RegFile|Mux20~16_combout  & ((\RegFile|Mux20~11_combout ))))) # (!readReg1[2] & (((\RegFile|Mux20~16_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux20~18_combout ),
	.datac(\RegFile|Mux20~11_combout ),
	.datad(\RegFile|Mux20~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~19 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N0
cycloneive_lcell_comb \RegFile|Mux20~20 (
// Equation(s):
// \RegFile|Mux20~20_combout  = (readReg1[4] & (\RegFile|Mux20~9_combout )) # (!readReg1[4] & ((\RegFile|Mux20~19_combout )))

	.dataa(\RegFile|Mux20~9_combout ),
	.datab(readReg1[4]),
	.datac(\RegFile|Mux20~19_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux20~20 .lut_mask = 16'hB8B8;
defparam \RegFile|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N8
cycloneive_lcell_comb \RiscALU|ShiftRight1~23 (
// Equation(s):
// \RiscALU|ShiftRight1~23_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux18~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux20~20_combout ))

	.dataa(\RegFile|Mux20~20_combout ),
	.datab(gnd),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RegFile|Mux18~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~23_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~23 .lut_mask = 16'hFA0A;
defparam \RiscALU|ShiftRight1~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N26
cycloneive_lcell_comb \RiscALU|ShiftRight1~24 (
// Equation(s):
// \RiscALU|ShiftRight1~24_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight1~23_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight1~10_combout ))

	.dataa(\RiscALU|ShiftRight1~10_combout ),
	.datab(\RiscALU|ShiftRight1~23_combout ),
	.datac(gnd),
	.datad(\ALU_in1[0]~1_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~24_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~24 .lut_mask = 16'hCCAA;
defparam \RiscALU|ShiftRight1~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N0
cycloneive_lcell_comb \RiscALU|ShiftRight0~46 (
// Equation(s):
// \RiscALU|ShiftRight0~46_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight1~22_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight1~24_combout )))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight1~22_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftRight1~24_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~46_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~46 .lut_mask = 16'hCFC0;
defparam \RiscALU|ShiftRight0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N12
cycloneive_lcell_comb \RiscALU|ShiftRight1~13 (
// Equation(s):
// \RiscALU|ShiftRight1~13_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux3~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux5~20_combout )))

	.dataa(\RegFile|Mux3~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\RegFile|Mux5~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~13_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~13 .lut_mask = 16'hB8B8;
defparam \RiscALU|ShiftRight1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N15
dffeas \RegFile|regs[2][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][29] .is_wysiwyg = "true";
defparam \RegFile|regs[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N13
dffeas \RegFile|regs[1][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][29] .is_wysiwyg = "true";
defparam \RegFile|regs[1][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N29
dffeas \RegFile|regs[3][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][29] .is_wysiwyg = "true";
defparam \RegFile|regs[3][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N12
cycloneive_lcell_comb \RegFile|Mux2~14 (
// Equation(s):
// \RegFile|Mux2~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][29]~q ))) # (!readReg1[1] & (\RegFile|regs[1][29]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[1][29]~q ),
	.datad(\RegFile|regs[3][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~14 .lut_mask = 16'hC840;
defparam \RegFile|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N14
cycloneive_lcell_comb \RegFile|Mux2~15 (
// Equation(s):
// \RegFile|Mux2~15_combout  = (\RegFile|Mux2~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][29]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][29]~q ),
	.datad(\RegFile|Mux2~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N5
dffeas \RegFile|regs[9][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][29] .is_wysiwyg = "true";
defparam \RegFile|regs[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N15
dffeas \RegFile|regs[11][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][29] .is_wysiwyg = "true";
defparam \RegFile|regs[11][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N7
dffeas \RegFile|regs[8][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][29] .is_wysiwyg = "true";
defparam \RegFile|regs[8][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N13
dffeas \RegFile|regs[10][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][29] .is_wysiwyg = "true";
defparam \RegFile|regs[10][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N6
cycloneive_lcell_comb \RegFile|Mux2~12 (
// Equation(s):
// \RegFile|Mux2~12_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|regs[10][29]~q )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|regs[8][29]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[8][29]~q ),
	.datad(\RegFile|regs[10][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~12 .lut_mask = 16'hBA98;
defparam \RegFile|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N14
cycloneive_lcell_comb \RegFile|Mux2~13 (
// Equation(s):
// \RegFile|Mux2~13_combout  = (readReg1[0] & ((\RegFile|Mux2~12_combout  & ((\RegFile|regs[11][29]~q ))) # (!\RegFile|Mux2~12_combout  & (\RegFile|regs[9][29]~q )))) # (!readReg1[0] & (((\RegFile|Mux2~12_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[9][29]~q ),
	.datac(\RegFile|regs[11][29]~q ),
	.datad(\RegFile|Mux2~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~13 .lut_mask = 16'hF588;
defparam \RegFile|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N16
cycloneive_lcell_comb \RegFile|Mux2~16 (
// Equation(s):
// \RegFile|Mux2~16_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|Mux2~13_combout )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|Mux2~15_combout )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux2~15_combout ),
	.datad(\RegFile|Mux2~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~16 .lut_mask = 16'hBA98;
defparam \RegFile|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N15
dffeas \RegFile|regs[15][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeData~127_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][29] .is_wysiwyg = "true";
defparam \RegFile|regs[15][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N19
dffeas \RegFile|regs[12][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][29] .is_wysiwyg = "true";
defparam \RegFile|regs[12][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N17
dffeas \RegFile|regs[13][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][29] .is_wysiwyg = "true";
defparam \RegFile|regs[13][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N18
cycloneive_lcell_comb \RegFile|Mux2~17 (
// Equation(s):
// \RegFile|Mux2~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][29]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][29]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][29]~q ),
	.datad(\RegFile|regs[13][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N21
dffeas \RegFile|regs[14][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][29] .is_wysiwyg = "true";
defparam \RegFile|regs[14][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N20
cycloneive_lcell_comb \RegFile|Mux2~18 (
// Equation(s):
// \RegFile|Mux2~18_combout  = (\RegFile|Mux2~17_combout  & ((\RegFile|regs[15][29]~q ) # ((!readReg1[1])))) # (!\RegFile|Mux2~17_combout  & (((\RegFile|regs[14][29]~q  & readReg1[1]))))

	.dataa(\RegFile|regs[15][29]~q ),
	.datab(\RegFile|Mux2~17_combout ),
	.datac(\RegFile|regs[14][29]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~18 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y37_N21
dffeas \RegFile|regs[4][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][29] .is_wysiwyg = "true";
defparam \RegFile|regs[4][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y37_N11
dffeas \RegFile|regs[5][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][29] .is_wysiwyg = "true";
defparam \RegFile|regs[5][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N20
cycloneive_lcell_comb \RegFile|Mux2~10 (
// Equation(s):
// \RegFile|Mux2~10_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[5][29]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[4][29]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[4][29]~q ),
	.datad(\RegFile|regs[5][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~10 .lut_mask = 16'hBA98;
defparam \RegFile|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N21
dffeas \RegFile|regs[6][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][29] .is_wysiwyg = "true";
defparam \RegFile|regs[6][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N31
dffeas \RegFile|regs[7][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][29] .is_wysiwyg = "true";
defparam \RegFile|regs[7][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N30
cycloneive_lcell_comb \RegFile|Mux2~11 (
// Equation(s):
// \RegFile|Mux2~11_combout  = (\RegFile|Mux2~10_combout  & (((\RegFile|regs[7][29]~q ) # (!readReg1[1])))) # (!\RegFile|Mux2~10_combout  & (\RegFile|regs[6][29]~q  & ((readReg1[1]))))

	.dataa(\RegFile|Mux2~10_combout ),
	.datab(\RegFile|regs[6][29]~q ),
	.datac(\RegFile|regs[7][29]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~11 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N18
cycloneive_lcell_comb \RegFile|Mux2~19 (
// Equation(s):
// \RegFile|Mux2~19_combout  = (\RegFile|Mux2~16_combout  & (((\RegFile|Mux2~18_combout )) # (!readReg1[2]))) # (!\RegFile|Mux2~16_combout  & (readReg1[2] & ((\RegFile|Mux2~11_combout ))))

	.dataa(\RegFile|Mux2~16_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux2~18_combout ),
	.datad(\RegFile|Mux2~11_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~19 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N13
dffeas \RegFile|regs[21][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][29] .is_wysiwyg = "true";
defparam \RegFile|regs[21][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N9
dffeas \RegFile|regs[25][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][29] .is_wysiwyg = "true";
defparam \RegFile|regs[25][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N31
dffeas \RegFile|regs[17][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][29] .is_wysiwyg = "true";
defparam \RegFile|regs[17][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N30
cycloneive_lcell_comb \RegFile|Mux2~0 (
// Equation(s):
// \RegFile|Mux2~0_combout  = (readReg1[3] & ((\RegFile|regs[25][29]~q ) # ((readReg1[2])))) # (!readReg1[3] & (((\RegFile|regs[17][29]~q  & !readReg1[2]))))

	.dataa(\RegFile|regs[25][29]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[17][29]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~0 .lut_mask = 16'hCCB8;
defparam \RegFile|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N26
cycloneive_lcell_comb \RegFile|Mux2~1 (
// Equation(s):
// \RegFile|Mux2~1_combout  = (readReg1[2] & ((\RegFile|Mux2~0_combout  & ((\RegFile|regs[29][29]~q ))) # (!\RegFile|Mux2~0_combout  & (\RegFile|regs[21][29]~q )))) # (!readReg1[2] & (((\RegFile|Mux2~0_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[21][29]~q ),
	.datac(\RegFile|regs[29][29]~q ),
	.datad(\RegFile|Mux2~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~1 .lut_mask = 16'hF588;
defparam \RegFile|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N15
dffeas \RegFile|regs[19][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][29] .is_wysiwyg = "true";
defparam \RegFile|regs[19][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N19
dffeas \RegFile|regs[27][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][29] .is_wysiwyg = "true";
defparam \RegFile|regs[27][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N14
cycloneive_lcell_comb \RegFile|Mux2~7 (
// Equation(s):
// \RegFile|Mux2~7_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[27][29]~q ))) # (!readReg1[3] & (\RegFile|regs[19][29]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][29]~q ),
	.datad(\RegFile|regs[27][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~7 .lut_mask = 16'hDC98;
defparam \RegFile|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N21
dffeas \RegFile|regs[31][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][29] .is_wysiwyg = "true";
defparam \RegFile|regs[31][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N13
dffeas \RegFile|regs[23][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][29] .is_wysiwyg = "true";
defparam \RegFile|regs[23][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N20
cycloneive_lcell_comb \RegFile|Mux2~8 (
// Equation(s):
// \RegFile|Mux2~8_combout  = (\RegFile|Mux2~7_combout  & (((\RegFile|regs[31][29]~q )) # (!readReg1[2]))) # (!\RegFile|Mux2~7_combout  & (readReg1[2] & ((\RegFile|regs[23][29]~q ))))

	.dataa(\RegFile|Mux2~7_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[31][29]~q ),
	.datad(\RegFile|regs[23][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~8 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N31
dffeas \RegFile|regs[22][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][29] .is_wysiwyg = "true";
defparam \RegFile|regs[22][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y37_N25
dffeas \RegFile|regs[18][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][29] .is_wysiwyg = "true";
defparam \RegFile|regs[18][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N24
cycloneive_lcell_comb \RegFile|Mux2~2 (
// Equation(s):
// \RegFile|Mux2~2_combout  = (readReg1[3] & (((readReg1[2])))) # (!readReg1[3] & ((readReg1[2] & (\RegFile|regs[22][29]~q )) # (!readReg1[2] & ((\RegFile|regs[18][29]~q )))))

	.dataa(\RegFile|regs[22][29]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[18][29]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~2 .lut_mask = 16'hEE30;
defparam \RegFile|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N17
dffeas \RegFile|regs[30][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][29] .is_wysiwyg = "true";
defparam \RegFile|regs[30][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N9
dffeas \RegFile|regs[26][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][29] .is_wysiwyg = "true";
defparam \RegFile|regs[26][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N16
cycloneive_lcell_comb \RegFile|Mux2~3 (
// Equation(s):
// \RegFile|Mux2~3_combout  = (readReg1[3] & ((\RegFile|Mux2~2_combout  & (\RegFile|regs[30][29]~q )) # (!\RegFile|Mux2~2_combout  & ((\RegFile|regs[26][29]~q ))))) # (!readReg1[3] & (\RegFile|Mux2~2_combout ))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux2~2_combout ),
	.datac(\RegFile|regs[30][29]~q ),
	.datad(\RegFile|regs[26][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~3 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y32_N5
dffeas \RegFile|regs[24][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][29] .is_wysiwyg = "true";
defparam \RegFile|regs[24][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y32_N7
dffeas \RegFile|regs[28][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][29] .is_wysiwyg = "true";
defparam \RegFile|regs[28][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N5
dffeas \RegFile|regs[16][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][29] .is_wysiwyg = "true";
defparam \RegFile|regs[16][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N19
dffeas \RegFile|regs[20][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][29] .is_wysiwyg = "true";
defparam \RegFile|regs[20][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N4
cycloneive_lcell_comb \RegFile|Mux2~4 (
// Equation(s):
// \RegFile|Mux2~4_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[20][29]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[16][29]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][29]~q ),
	.datad(\RegFile|regs[20][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N6
cycloneive_lcell_comb \RegFile|Mux2~5 (
// Equation(s):
// \RegFile|Mux2~5_combout  = (readReg1[3] & ((\RegFile|Mux2~4_combout  & ((\RegFile|regs[28][29]~q ))) # (!\RegFile|Mux2~4_combout  & (\RegFile|regs[24][29]~q )))) # (!readReg1[3] & (((\RegFile|Mux2~4_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[24][29]~q ),
	.datac(\RegFile|regs[28][29]~q ),
	.datad(\RegFile|Mux2~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~5 .lut_mask = 16'hF588;
defparam \RegFile|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N28
cycloneive_lcell_comb \RegFile|Mux2~6 (
// Equation(s):
// \RegFile|Mux2~6_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & (\RegFile|Mux2~3_combout )) # (!readReg1[1] & ((\RegFile|Mux2~5_combout )))))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux2~3_combout ),
	.datac(readReg1[1]),
	.datad(\RegFile|Mux2~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~6 .lut_mask = 16'hE5E0;
defparam \RegFile|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N22
cycloneive_lcell_comb \RegFile|Mux2~9 (
// Equation(s):
// \RegFile|Mux2~9_combout  = (readReg1[0] & ((\RegFile|Mux2~6_combout  & ((\RegFile|Mux2~8_combout ))) # (!\RegFile|Mux2~6_combout  & (\RegFile|Mux2~1_combout )))) # (!readReg1[0] & (((\RegFile|Mux2~6_combout ))))

	.dataa(\RegFile|Mux2~1_combout ),
	.datab(\RegFile|Mux2~8_combout ),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux2~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~9 .lut_mask = 16'hCFA0;
defparam \RegFile|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N16
cycloneive_lcell_comb \RegFile|Mux2~20 (
// Equation(s):
// \RegFile|Mux2~20_combout  = (readReg1[4] & ((\RegFile|Mux2~9_combout ))) # (!readReg1[4] & (\RegFile|Mux2~19_combout ))

	.dataa(readReg1[4]),
	.datab(\RegFile|Mux2~19_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux2~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux2~20 .lut_mask = 16'hEE44;
defparam \RegFile|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y40_N27
dffeas \RegFile|regs[15][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][27] .is_wysiwyg = "true";
defparam \RegFile|regs[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y40_N9
dffeas \RegFile|regs[14][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][27] .is_wysiwyg = "true";
defparam \RegFile|regs[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N3
dffeas \RegFile|regs[12][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][27] .is_wysiwyg = "true";
defparam \RegFile|regs[12][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N9
dffeas \RegFile|regs[13][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][27] .is_wysiwyg = "true";
defparam \RegFile|regs[13][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N2
cycloneive_lcell_comb \RegFile|Mux4~17 (
// Equation(s):
// \RegFile|Mux4~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][27]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][27]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][27]~q ),
	.datad(\RegFile|regs[13][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N8
cycloneive_lcell_comb \RegFile|Mux4~18 (
// Equation(s):
// \RegFile|Mux4~18_combout  = (readReg1[1] & ((\RegFile|Mux4~17_combout  & (\RegFile|regs[15][27]~q )) # (!\RegFile|Mux4~17_combout  & ((\RegFile|regs[14][27]~q ))))) # (!readReg1[1] & (((\RegFile|Mux4~17_combout ))))

	.dataa(\RegFile|regs[15][27]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[14][27]~q ),
	.datad(\RegFile|Mux4~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~18 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y35_N31
dffeas \RegFile|regs[4][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][27] .is_wysiwyg = "true";
defparam \RegFile|regs[4][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N21
dffeas \RegFile|regs[5][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][27] .is_wysiwyg = "true";
defparam \RegFile|regs[5][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N30
cycloneive_lcell_comb \RegFile|Mux4~10 (
// Equation(s):
// \RegFile|Mux4~10_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[5][27]~q ))) # (!readReg1[0] & (\RegFile|regs[4][27]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[4][27]~q ),
	.datad(\RegFile|regs[5][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~10 .lut_mask = 16'hDC98;
defparam \RegFile|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N31
dffeas \RegFile|regs[7][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][27] .is_wysiwyg = "true";
defparam \RegFile|regs[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N13
dffeas \RegFile|regs[6][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][27] .is_wysiwyg = "true";
defparam \RegFile|regs[6][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N30
cycloneive_lcell_comb \RegFile|Mux4~11 (
// Equation(s):
// \RegFile|Mux4~11_combout  = (readReg1[1] & ((\RegFile|Mux4~10_combout  & (\RegFile|regs[7][27]~q )) # (!\RegFile|Mux4~10_combout  & ((\RegFile|regs[6][27]~q ))))) # (!readReg1[1] & (\RegFile|Mux4~10_combout ))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux4~10_combout ),
	.datac(\RegFile|regs[7][27]~q ),
	.datad(\RegFile|regs[6][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~11 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y37_N23
dffeas \RegFile|regs[2][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][27] .is_wysiwyg = "true";
defparam \RegFile|regs[2][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y37_N29
dffeas \RegFile|regs[1][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][27] .is_wysiwyg = "true";
defparam \RegFile|regs[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N23
dffeas \RegFile|regs[3][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][27] .is_wysiwyg = "true";
defparam \RegFile|regs[3][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N28
cycloneive_lcell_comb \RegFile|Mux4~14 (
// Equation(s):
// \RegFile|Mux4~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][27]~q ))) # (!readReg1[1] & (\RegFile|regs[1][27]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[1][27]~q ),
	.datad(\RegFile|regs[3][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~14 .lut_mask = 16'hC840;
defparam \RegFile|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N22
cycloneive_lcell_comb \RegFile|Mux4~15 (
// Equation(s):
// \RegFile|Mux4~15_combout  = (\RegFile|Mux4~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][27]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][27]~q ),
	.datad(\RegFile|Mux4~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y37_N29
dffeas \RegFile|regs[9][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][27] .is_wysiwyg = "true";
defparam \RegFile|regs[9][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y37_N31
dffeas \RegFile|regs[11][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][27] .is_wysiwyg = "true";
defparam \RegFile|regs[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N15
dffeas \RegFile|regs[8][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][27] .is_wysiwyg = "true";
defparam \RegFile|regs[8][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X49_Y37_N21
dffeas \RegFile|regs[10][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][27] .is_wysiwyg = "true";
defparam \RegFile|regs[10][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N14
cycloneive_lcell_comb \RegFile|Mux4~12 (
// Equation(s):
// \RegFile|Mux4~12_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|regs[10][27]~q )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|regs[8][27]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[8][27]~q ),
	.datad(\RegFile|regs[10][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~12 .lut_mask = 16'hBA98;
defparam \RegFile|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N30
cycloneive_lcell_comb \RegFile|Mux4~13 (
// Equation(s):
// \RegFile|Mux4~13_combout  = (readReg1[0] & ((\RegFile|Mux4~12_combout  & ((\RegFile|regs[11][27]~q ))) # (!\RegFile|Mux4~12_combout  & (\RegFile|regs[9][27]~q )))) # (!readReg1[0] & (((\RegFile|Mux4~12_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[9][27]~q ),
	.datac(\RegFile|regs[11][27]~q ),
	.datad(\RegFile|Mux4~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~13 .lut_mask = 16'hF588;
defparam \RegFile|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N28
cycloneive_lcell_comb \RegFile|Mux4~16 (
// Equation(s):
// \RegFile|Mux4~16_combout  = (readReg1[3] & (((readReg1[2]) # (\RegFile|Mux4~13_combout )))) # (!readReg1[3] & (\RegFile|Mux4~15_combout  & (!readReg1[2])))

	.dataa(\RegFile|Mux4~15_combout ),
	.datab(readReg1[3]),
	.datac(readReg1[2]),
	.datad(\RegFile|Mux4~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~16 .lut_mask = 16'hCEC2;
defparam \RegFile|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N30
cycloneive_lcell_comb \RegFile|Mux4~19 (
// Equation(s):
// \RegFile|Mux4~19_combout  = (readReg1[2] & ((\RegFile|Mux4~16_combout  & (\RegFile|Mux4~18_combout )) # (!\RegFile|Mux4~16_combout  & ((\RegFile|Mux4~11_combout ))))) # (!readReg1[2] & (((\RegFile|Mux4~16_combout ))))

	.dataa(\RegFile|Mux4~18_combout ),
	.datab(\RegFile|Mux4~11_combout ),
	.datac(readReg1[2]),
	.datad(\RegFile|Mux4~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~19 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y32_N11
dffeas \RegFile|regs[19][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][27] .is_wysiwyg = "true";
defparam \RegFile|regs[19][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y32_N25
dffeas \RegFile|regs[27][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][27] .is_wysiwyg = "true";
defparam \RegFile|regs[27][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N10
cycloneive_lcell_comb \RegFile|Mux4~7 (
// Equation(s):
// \RegFile|Mux4~7_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[27][27]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[19][27]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[19][27]~q ),
	.datad(\RegFile|regs[27][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y30_N9
dffeas \RegFile|regs[31][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][27] .is_wysiwyg = "true";
defparam \RegFile|regs[31][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y30_N25
dffeas \RegFile|regs[23][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][27] .is_wysiwyg = "true";
defparam \RegFile|regs[23][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y30_N8
cycloneive_lcell_comb \RegFile|Mux4~8 (
// Equation(s):
// \RegFile|Mux4~8_combout  = (\RegFile|Mux4~7_combout  & (((\RegFile|regs[31][27]~q )) # (!readReg1[2]))) # (!\RegFile|Mux4~7_combout  & (readReg1[2] & ((\RegFile|regs[23][27]~q ))))

	.dataa(\RegFile|Mux4~7_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[31][27]~q ),
	.datad(\RegFile|regs[23][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~8 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N21
dffeas \RegFile|regs[18][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][27] .is_wysiwyg = "true";
defparam \RegFile|regs[18][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N20
cycloneive_lcell_comb \RegFile|Mux4~2 (
// Equation(s):
// \RegFile|Mux4~2_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[22][27]~q ))) # (!readReg1[2] & (\RegFile|regs[18][27]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][27]~q ),
	.datad(\RegFile|regs[22][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N15
dffeas \RegFile|regs[30][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][27] .is_wysiwyg = "true";
defparam \RegFile|regs[30][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N13
dffeas \RegFile|regs[26][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][27] .is_wysiwyg = "true";
defparam \RegFile|regs[26][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N14
cycloneive_lcell_comb \RegFile|Mux4~3 (
// Equation(s):
// \RegFile|Mux4~3_combout  = (readReg1[3] & ((\RegFile|Mux4~2_combout  & (\RegFile|regs[30][27]~q )) # (!\RegFile|Mux4~2_combout  & ((\RegFile|regs[26][27]~q ))))) # (!readReg1[3] & (\RegFile|Mux4~2_combout ))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux4~2_combout ),
	.datac(\RegFile|regs[30][27]~q ),
	.datad(\RegFile|regs[26][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~3 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N11
dffeas \RegFile|regs[24][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][27] .is_wysiwyg = "true";
defparam \RegFile|regs[24][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N25
dffeas \RegFile|regs[28][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][27] .is_wysiwyg = "true";
defparam \RegFile|regs[28][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N31
dffeas \RegFile|regs[20][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][27] .is_wysiwyg = "true";
defparam \RegFile|regs[20][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N1
dffeas \RegFile|regs[16][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][27] .is_wysiwyg = "true";
defparam \RegFile|regs[16][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N0
cycloneive_lcell_comb \RegFile|Mux4~4 (
// Equation(s):
// \RegFile|Mux4~4_combout  = (readReg1[2] & ((\RegFile|regs[20][27]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[16][27]~q  & !readReg1[3]))))

	.dataa(\RegFile|regs[20][27]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[16][27]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~4 .lut_mask = 16'hCCB8;
defparam \RegFile|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N24
cycloneive_lcell_comb \RegFile|Mux4~5 (
// Equation(s):
// \RegFile|Mux4~5_combout  = (readReg1[3] & ((\RegFile|Mux4~4_combout  & ((\RegFile|regs[28][27]~q ))) # (!\RegFile|Mux4~4_combout  & (\RegFile|regs[24][27]~q )))) # (!readReg1[3] & (((\RegFile|Mux4~4_combout ))))

	.dataa(\RegFile|regs[24][27]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[28][27]~q ),
	.datad(\RegFile|Mux4~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~5 .lut_mask = 16'hF388;
defparam \RegFile|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N8
cycloneive_lcell_comb \RegFile|Mux4~6 (
// Equation(s):
// \RegFile|Mux4~6_combout  = (readReg1[1] & ((\RegFile|Mux4~3_combout ) # ((readReg1[0])))) # (!readReg1[1] & (((!readReg1[0] & \RegFile|Mux4~5_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux4~3_combout ),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux4~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~6 .lut_mask = 16'hADA8;
defparam \RegFile|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N29
dffeas \RegFile|regs[25][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][27] .is_wysiwyg = "true";
defparam \RegFile|regs[25][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N31
dffeas \RegFile|regs[17][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][27] .is_wysiwyg = "true";
defparam \RegFile|regs[17][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N30
cycloneive_lcell_comb \RegFile|Mux4~0 (
// Equation(s):
// \RegFile|Mux4~0_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[25][27]~q )) # (!readReg1[3] & ((\RegFile|regs[17][27]~q )))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[25][27]~q ),
	.datac(\RegFile|regs[17][27]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~0 .lut_mask = 16'hEE50;
defparam \RegFile|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N31
dffeas \RegFile|regs[29][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][27] .is_wysiwyg = "true";
defparam \RegFile|regs[29][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y35_N23
dffeas \RegFile|regs[21][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][27] .is_wysiwyg = "true";
defparam \RegFile|regs[21][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N30
cycloneive_lcell_comb \RegFile|Mux4~1 (
// Equation(s):
// \RegFile|Mux4~1_combout  = (readReg1[2] & ((\RegFile|Mux4~0_combout  & (\RegFile|regs[29][27]~q )) # (!\RegFile|Mux4~0_combout  & ((\RegFile|regs[21][27]~q ))))) # (!readReg1[2] & (\RegFile|Mux4~0_combout ))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux4~0_combout ),
	.datac(\RegFile|regs[29][27]~q ),
	.datad(\RegFile|regs[21][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~1 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N2
cycloneive_lcell_comb \RegFile|Mux4~9 (
// Equation(s):
// \RegFile|Mux4~9_combout  = (readReg1[0] & ((\RegFile|Mux4~6_combout  & (\RegFile|Mux4~8_combout )) # (!\RegFile|Mux4~6_combout  & ((\RegFile|Mux4~1_combout ))))) # (!readReg1[0] & (((\RegFile|Mux4~6_combout ))))

	.dataa(\RegFile|Mux4~8_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|Mux4~6_combout ),
	.datad(\RegFile|Mux4~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~9 .lut_mask = 16'hBCB0;
defparam \RegFile|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N6
cycloneive_lcell_comb \RegFile|Mux4~20 (
// Equation(s):
// \RegFile|Mux4~20_combout  = (readReg1[4] & ((\RegFile|Mux4~9_combout ))) # (!readReg1[4] & (\RegFile|Mux4~19_combout ))

	.dataa(readReg1[4]),
	.datab(\RegFile|Mux4~19_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux4~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux4~20 .lut_mask = 16'hEE44;
defparam \RegFile|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N0
cycloneive_lcell_comb \RiscALU|ShiftRight1~25 (
// Equation(s):
// \RiscALU|ShiftRight1~25_combout  = (\ALU_in1[0]~1_combout  & ((\ALU_in1[1]~3_combout  & (\RegFile|Mux2~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux4~20_combout )))))

	.dataa(\RegFile|Mux2~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RegFile|Mux4~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~25_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~25 .lut_mask = 16'hB080;
defparam \RiscALU|ShiftRight1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N26
cycloneive_lcell_comb \RiscALU|ShiftRight1~26 (
// Equation(s):
// \RiscALU|ShiftRight1~26_combout  = (\RiscALU|ShiftRight1~25_combout ) # ((\RiscALU|ShiftRight1~13_combout  & !\ALU_in1[0]~1_combout ))

	.dataa(\RiscALU|ShiftRight1~13_combout ),
	.datab(gnd),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftRight1~25_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~26_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~26 .lut_mask = 16'hFF0A;
defparam \RiscALU|ShiftRight1~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N10
cycloneive_lcell_comb \RegFile|Mux1~10 (
// Equation(s):
// \RegFile|Mux1~10_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|regs[10][30]~q )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|regs[8][30]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[8][30]~q ),
	.datad(\RegFile|regs[10][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~10 .lut_mask = 16'hBA98;
defparam \RegFile|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N2
cycloneive_lcell_comb \RegFile|Mux1~11 (
// Equation(s):
// \RegFile|Mux1~11_combout  = (readReg1[0] & ((\RegFile|Mux1~10_combout  & ((\RegFile|regs[11][30]~q ))) # (!\RegFile|Mux1~10_combout  & (\RegFile|regs[9][30]~q )))) # (!readReg1[0] & (((\RegFile|Mux1~10_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[9][30]~q ),
	.datac(\RegFile|regs[11][30]~q ),
	.datad(\RegFile|Mux1~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~11 .lut_mask = 16'hF588;
defparam \RegFile|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N22
cycloneive_lcell_comb \RegFile|Mux1~17 (
// Equation(s):
// \RegFile|Mux1~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][30]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][30]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][30]~q ),
	.datad(\RegFile|regs[13][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N20
cycloneive_lcell_comb \RegFile|Mux1~18 (
// Equation(s):
// \RegFile|Mux1~18_combout  = (\RegFile|Mux1~17_combout  & ((\RegFile|regs[15][30]~q ) # ((!readReg1[1])))) # (!\RegFile|Mux1~17_combout  & (((\RegFile|regs[14][30]~q  & readReg1[1]))))

	.dataa(\RegFile|regs[15][30]~q ),
	.datab(\RegFile|Mux1~17_combout ),
	.datac(\RegFile|regs[14][30]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~18 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N16
cycloneive_lcell_comb \RegFile|Mux1~12 (
// Equation(s):
// \RegFile|Mux1~12_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[5][30]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[4][30]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[4][30]~q ),
	.datad(\RegFile|regs[5][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~12 .lut_mask = 16'hBA98;
defparam \RegFile|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N14
cycloneive_lcell_comb \RegFile|Mux1~13 (
// Equation(s):
// \RegFile|Mux1~13_combout  = (\RegFile|Mux1~12_combout  & (((\RegFile|regs[7][30]~q ) # (!readReg1[1])))) # (!\RegFile|Mux1~12_combout  & (\RegFile|regs[6][30]~q  & ((readReg1[1]))))

	.dataa(\RegFile|Mux1~12_combout ),
	.datab(\RegFile|regs[6][30]~q ),
	.datac(\RegFile|regs[7][30]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~13 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N0
cycloneive_lcell_comb \RegFile|Mux1~14 (
// Equation(s):
// \RegFile|Mux1~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][30]~q ))) # (!readReg1[1] & (\RegFile|regs[1][30]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[1][30]~q ),
	.datad(\RegFile|regs[3][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~14 .lut_mask = 16'hC840;
defparam \RegFile|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N10
cycloneive_lcell_comb \RegFile|Mux1~15 (
// Equation(s):
// \RegFile|Mux1~15_combout  = (\RegFile|Mux1~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][30]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][30]~q ),
	.datad(\RegFile|Mux1~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N24
cycloneive_lcell_comb \RegFile|Mux1~16 (
// Equation(s):
// \RegFile|Mux1~16_combout  = (readReg1[2] & ((\RegFile|Mux1~13_combout ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|Mux1~15_combout  & !readReg1[3]))))

	.dataa(\RegFile|Mux1~13_combout ),
	.datab(\RegFile|Mux1~15_combout ),
	.datac(readReg1[2]),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~16 .lut_mask = 16'hF0AC;
defparam \RegFile|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N18
cycloneive_lcell_comb \RegFile|Mux1~19 (
// Equation(s):
// \RegFile|Mux1~19_combout  = (readReg1[3] & ((\RegFile|Mux1~16_combout  & ((\RegFile|Mux1~18_combout ))) # (!\RegFile|Mux1~16_combout  & (\RegFile|Mux1~11_combout )))) # (!readReg1[3] & (((\RegFile|Mux1~16_combout ))))

	.dataa(\RegFile|Mux1~11_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|Mux1~18_combout ),
	.datad(\RegFile|Mux1~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~19 .lut_mask = 16'hF388;
defparam \RegFile|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N19
dffeas \RegFile|regs[19][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][30] .is_wysiwyg = "true";
defparam \RegFile|regs[19][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N17
dffeas \RegFile|regs[23][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][30] .is_wysiwyg = "true";
defparam \RegFile|regs[23][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N18
cycloneive_lcell_comb \RegFile|Mux1~7 (
// Equation(s):
// \RegFile|Mux1~7_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[23][30]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[19][30]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][30]~q ),
	.datad(\RegFile|regs[23][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N25
dffeas \RegFile|regs[31][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][30] .is_wysiwyg = "true";
defparam \RegFile|regs[31][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N7
dffeas \RegFile|regs[27][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][30] .is_wysiwyg = "true";
defparam \RegFile|regs[27][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N24
cycloneive_lcell_comb \RegFile|Mux1~8 (
// Equation(s):
// \RegFile|Mux1~8_combout  = (readReg1[3] & ((\RegFile|Mux1~7_combout  & (\RegFile|regs[31][30]~q )) # (!\RegFile|Mux1~7_combout  & ((\RegFile|regs[27][30]~q ))))) # (!readReg1[3] & (\RegFile|Mux1~7_combout ))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux1~7_combout ),
	.datac(\RegFile|regs[31][30]~q ),
	.datad(\RegFile|regs[27][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~8 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N15
dffeas \RegFile|regs[25][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][30] .is_wysiwyg = "true";
defparam \RegFile|regs[25][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N1
dffeas \RegFile|regs[29][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][30] .is_wysiwyg = "true";
defparam \RegFile|regs[29][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N27
dffeas \RegFile|regs[17][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][30] .is_wysiwyg = "true";
defparam \RegFile|regs[17][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N26
cycloneive_lcell_comb \RegFile|Mux1~0 (
// Equation(s):
// \RegFile|Mux1~0_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[21][30]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[17][30]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[17][30]~q ),
	.datad(\RegFile|regs[21][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~0 .lut_mask = 16'hBA98;
defparam \RegFile|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N0
cycloneive_lcell_comb \RegFile|Mux1~1 (
// Equation(s):
// \RegFile|Mux1~1_combout  = (readReg1[3] & ((\RegFile|Mux1~0_combout  & ((\RegFile|regs[29][30]~q ))) # (!\RegFile|Mux1~0_combout  & (\RegFile|regs[25][30]~q )))) # (!readReg1[3] & (((\RegFile|Mux1~0_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[25][30]~q ),
	.datac(\RegFile|regs[29][30]~q ),
	.datad(\RegFile|Mux1~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~1 .lut_mask = 16'hF588;
defparam \RegFile|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N27
dffeas \RegFile|regs[20][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][30] .is_wysiwyg = "true";
defparam \RegFile|regs[20][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N5
dffeas \RegFile|regs[28][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][30] .is_wysiwyg = "true";
defparam \RegFile|regs[28][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N15
dffeas \RegFile|regs[16][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][30] .is_wysiwyg = "true";
defparam \RegFile|regs[16][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N13
dffeas \RegFile|regs[24][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][30] .is_wysiwyg = "true";
defparam \RegFile|regs[24][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N14
cycloneive_lcell_comb \RegFile|Mux1~4 (
// Equation(s):
// \RegFile|Mux1~4_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[24][30]~q ))) # (!readReg1[3] & (\RegFile|regs[16][30]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][30]~q ),
	.datad(\RegFile|regs[24][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~4 .lut_mask = 16'hDC98;
defparam \RegFile|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N4
cycloneive_lcell_comb \RegFile|Mux1~5 (
// Equation(s):
// \RegFile|Mux1~5_combout  = (readReg1[2] & ((\RegFile|Mux1~4_combout  & ((\RegFile|regs[28][30]~q ))) # (!\RegFile|Mux1~4_combout  & (\RegFile|regs[20][30]~q )))) # (!readReg1[2] & (((\RegFile|Mux1~4_combout ))))

	.dataa(\RegFile|regs[20][30]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[28][30]~q ),
	.datad(\RegFile|Mux1~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~5 .lut_mask = 16'hF388;
defparam \RegFile|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N27
dffeas \RegFile|regs[22][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][30] .is_wysiwyg = "true";
defparam \RegFile|regs[22][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N13
dffeas \RegFile|regs[30][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][30] .is_wysiwyg = "true";
defparam \RegFile|regs[30][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y37_N17
dffeas \RegFile|regs[26][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][30] .is_wysiwyg = "true";
defparam \RegFile|regs[26][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N3
dffeas \RegFile|regs[18][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][30] .is_wysiwyg = "true";
defparam \RegFile|regs[18][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N2
cycloneive_lcell_comb \RegFile|Mux1~2 (
// Equation(s):
// \RegFile|Mux1~2_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[26][30]~q )) # (!readReg1[3] & ((\RegFile|regs[18][30]~q )))))

	.dataa(\RegFile|regs[26][30]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][30]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~2 .lut_mask = 16'hEE30;
defparam \RegFile|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N12
cycloneive_lcell_comb \RegFile|Mux1~3 (
// Equation(s):
// \RegFile|Mux1~3_combout  = (readReg1[2] & ((\RegFile|Mux1~2_combout  & ((\RegFile|regs[30][30]~q ))) # (!\RegFile|Mux1~2_combout  & (\RegFile|regs[22][30]~q )))) # (!readReg1[2] & (((\RegFile|Mux1~2_combout ))))

	.dataa(\RegFile|regs[22][30]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[30][30]~q ),
	.datad(\RegFile|Mux1~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~3 .lut_mask = 16'hF388;
defparam \RegFile|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N6
cycloneive_lcell_comb \RegFile|Mux1~6 (
// Equation(s):
// \RegFile|Mux1~6_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|Mux1~3_combout ))) # (!readReg1[1] & (\RegFile|Mux1~5_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux1~5_combout ),
	.datac(readReg1[1]),
	.datad(\RegFile|Mux1~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~6 .lut_mask = 16'hF4A4;
defparam \RegFile|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N24
cycloneive_lcell_comb \RegFile|Mux1~9 (
// Equation(s):
// \RegFile|Mux1~9_combout  = (readReg1[0] & ((\RegFile|Mux1~6_combout  & (\RegFile|Mux1~8_combout )) # (!\RegFile|Mux1~6_combout  & ((\RegFile|Mux1~1_combout ))))) # (!readReg1[0] & (((\RegFile|Mux1~6_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux1~8_combout ),
	.datac(\RegFile|Mux1~1_combout ),
	.datad(\RegFile|Mux1~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~9 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N4
cycloneive_lcell_comb \RegFile|Mux1~20 (
// Equation(s):
// \RegFile|Mux1~20_combout  = (readReg1[4] & ((\RegFile|Mux1~9_combout ))) # (!readReg1[4] & (\RegFile|Mux1~19_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux1~19_combout ),
	.datac(readReg1[4]),
	.datad(\RegFile|Mux1~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux1~20 .lut_mask = 16'hFC0C;
defparam \RegFile|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N10
cycloneive_lcell_comb \RiscALU|ShiftRight0~62 (
// Equation(s):
// \RiscALU|ShiftRight0~62_combout  = (!\ALU_in1[1]~3_combout  & ((\ALU_in1[0]~1_combout  & (\RegFile|Mux0~20_combout )) # (!\ALU_in1[0]~1_combout  & ((\RegFile|Mux1~20_combout )))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RegFile|Mux1~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~62_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~62 .lut_mask = 16'h00B8;
defparam \RiscALU|ShiftRight0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N20
cycloneive_lcell_comb \RiscALU|ShiftRight0~70 (
// Equation(s):
// \RiscALU|ShiftRight0~70_combout  = (!\ALU_in1[3]~34_combout  & ((\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~62_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight1~26_combout ))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(\RiscALU|ShiftRight1~26_combout ),
	.datad(\RiscALU|ShiftRight0~62_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~70_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~70 .lut_mask = 16'h5410;
defparam \RiscALU|ShiftRight0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N14
cycloneive_lcell_comb \RiscALU|out[10]~111 (
// Equation(s):
// \RiscALU|out[10]~111_combout  = (\ALU_in1[4]~4_combout  & ((\RiscALU|out[13]~100_combout ) # ((\RiscALU|ShiftRight0~70_combout )))) # (!\ALU_in1[4]~4_combout  & (!\RiscALU|out[13]~100_combout  & (\RiscALU|ShiftRight0~46_combout )))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|out[13]~100_combout ),
	.datac(\RiscALU|ShiftRight0~46_combout ),
	.datad(\RiscALU|ShiftRight0~70_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[10]~111_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[10]~111 .lut_mask = 16'hBA98;
defparam \RiscALU|out[10]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N4
cycloneive_lcell_comb \RiscALU|ShiftRight1~31 (
// Equation(s):
// \RiscALU|ShiftRight1~31_combout  = (\ALU_in1[0]~1_combout  & (\RegFile|Mux0~20_combout )) # (!\ALU_in1[0]~1_combout  & ((\ALU_in1[1]~3_combout  & (\RegFile|Mux0~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux1~20_combout )))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RegFile|Mux1~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~31_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~31 .lut_mask = 16'hAAB8;
defparam \RiscALU|ShiftRight1~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N6
cycloneive_lcell_comb \RiscALU|ShiftRight1~32 (
// Equation(s):
// \RiscALU|ShiftRight1~32_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight1~31_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight1~26_combout ))

	.dataa(\RiscALU|ShiftRight1~26_combout ),
	.datab(\RiscALU|ShiftRight1~31_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~32_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~32 .lut_mask = 16'hCACA;
defparam \RiscALU|ShiftRight1~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N24
cycloneive_lcell_comb \RiscALU|ShiftRight1~52 (
// Equation(s):
// \RiscALU|ShiftRight1~52_combout  = (\ALU_in1[3]~34_combout  & (\RegFile|Mux0~20_combout )) # (!\ALU_in1[3]~34_combout  & ((\RiscALU|ShiftRight1~32_combout )))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(gnd),
	.datac(\RegFile|Mux0~20_combout ),
	.datad(\RiscALU|ShiftRight1~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~52_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~52 .lut_mask = 16'hF5A0;
defparam \RiscALU|ShiftRight1~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N2
cycloneive_lcell_comb \RiscALU|out[10]~112 (
// Equation(s):
// \RiscALU|out[10]~112_combout  = (\RiscALU|out[10]~111_combout  & (((\RiscALU|ShiftRight1~52_combout ) # (!\RiscALU|out[13]~100_combout )))) # (!\RiscALU|out[10]~111_combout  & (\RiscALU|ShiftRight0~48_combout  & (\RiscALU|out[13]~100_combout )))

	.dataa(\RiscALU|ShiftRight0~48_combout ),
	.datab(\RiscALU|out[10]~111_combout ),
	.datac(\RiscALU|out[13]~100_combout ),
	.datad(\RiscALU|ShiftRight1~52_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[10]~112_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[10]~112 .lut_mask = 16'hEC2C;
defparam \RiscALU|out[10]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N0
cycloneive_lcell_comb \RiscALU|out[10]~113 (
// Equation(s):
// \RiscALU|out[10]~113_combout  = (funct3[0] & (((\RiscALU|out[10]~112_combout ) # (funct3[1])))) # (!funct3[0] & (\RiscALU|Equal0~8_combout  & ((!funct3[1]))))

	.dataa(\RiscALU|Equal0~8_combout ),
	.datab(funct3[0]),
	.datac(\RiscALU|out[10]~112_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|out[10]~113_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[10]~113 .lut_mask = 16'hCCE2;
defparam \RiscALU|out[10]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N10
cycloneive_lcell_comb \RiscALU|out[10]~114 (
// Equation(s):
// \RiscALU|out[10]~114_combout  = (funct3[1] & ((\ALU_in1[10]~35_combout  & ((\RegFile|Mux21~20_combout ) # (!\RiscALU|out[10]~113_combout ))) # (!\ALU_in1[10]~35_combout  & (\RegFile|Mux21~20_combout  & !\RiscALU|out[10]~113_combout )))) # (!funct3[1] & 
// (((\RiscALU|out[10]~113_combout ))))

	.dataa(funct3[1]),
	.datab(\ALU_in1[10]~35_combout ),
	.datac(\RegFile|Mux21~20_combout ),
	.datad(\RiscALU|out[10]~113_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[10]~114_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[10]~114 .lut_mask = 16'hD5A8;
defparam \RiscALU|out[10]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N26
cycloneive_lcell_comb \RiscALU|ShiftLeft0~6 (
// Equation(s):
// \RiscALU|ShiftLeft0~6_combout  = (!\ALU_in1[0]~1_combout  & ((\ALU_in1[1]~3_combout  & (\RegFile|Mux31~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux29~20_combout )))))

	.dataa(\RegFile|Mux31~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RegFile|Mux29~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~6 .lut_mask = 16'h0B08;
defparam \RiscALU|ShiftLeft0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N4
cycloneive_lcell_comb \RiscALU|ShiftLeft0~7 (
// Equation(s):
// \RiscALU|ShiftLeft0~7_combout  = (\RiscALU|ShiftLeft0~6_combout ) # ((!\ALU_in1[1]~3_combout  & (\ALU_in1[0]~1_combout  & \RegFile|Mux30~20_combout )))

	.dataa(\RiscALU|ShiftLeft0~6_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RegFile|Mux30~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~7 .lut_mask = 16'hBAAA;
defparam \RiscALU|ShiftLeft0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N22
cycloneive_lcell_comb \writeData~21 (
// Equation(s):
// \writeData~21_combout  = (!\Decoder2~1_combout  & (!\WideOr22~3_combout  & ((funct3[2]) # (!funct3[1]))))

	.dataa(funct3[2]),
	.datab(funct3[1]),
	.datac(\Decoder2~1_combout ),
	.datad(\WideOr22~3_combout ),
	.cin(gnd),
	.combout(\writeData~21_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~21 .lut_mask = 16'h000B;
defparam \writeData~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N31
dffeas \RegFile|regs[30][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][6] .is_wysiwyg = "true";
defparam \RegFile|regs[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y34_N9
dffeas \RegFile|regs[22][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][6] .is_wysiwyg = "true";
defparam \RegFile|regs[22][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N23
dffeas \RegFile|regs[18][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][6] .is_wysiwyg = "true";
defparam \RegFile|regs[18][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N5
dffeas \RegFile|regs[26][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][6] .is_wysiwyg = "true";
defparam \RegFile|regs[26][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N4
cycloneive_lcell_comb \RegFile|Mux57~2 (
// Equation(s):
// \RegFile|Mux57~2_combout  = (readReg2[3] & (((\RegFile|regs[26][6]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[18][6]~q  & ((!readReg2[2]))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[18][6]~q ),
	.datac(\RegFile|regs[26][6]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~2 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N8
cycloneive_lcell_comb \RegFile|Mux57~3 (
// Equation(s):
// \RegFile|Mux57~3_combout  = (readReg2[2] & ((\RegFile|Mux57~2_combout  & (\RegFile|regs[30][6]~q )) # (!\RegFile|Mux57~2_combout  & ((\RegFile|regs[22][6]~q ))))) # (!readReg2[2] & (((\RegFile|Mux57~2_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[30][6]~q ),
	.datac(\RegFile|regs[22][6]~q ),
	.datad(\RegFile|Mux57~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~3 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N27
dffeas \RegFile|regs[16][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][6] .is_wysiwyg = "true";
defparam \RegFile|regs[16][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N9
dffeas \RegFile|regs[24][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][6] .is_wysiwyg = "true";
defparam \RegFile|regs[24][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N8
cycloneive_lcell_comb \RegFile|Mux57~4 (
// Equation(s):
// \RegFile|Mux57~4_combout  = (readReg2[3] & (((\RegFile|regs[24][6]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[16][6]~q  & ((!readReg2[2]))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[16][6]~q ),
	.datac(\RegFile|regs[24][6]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~4 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N1
dffeas \RegFile|regs[20][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][6] .is_wysiwyg = "true";
defparam \RegFile|regs[20][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N11
dffeas \RegFile|regs[28][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][6] .is_wysiwyg = "true";
defparam \RegFile|regs[28][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N0
cycloneive_lcell_comb \RegFile|Mux57~5 (
// Equation(s):
// \RegFile|Mux57~5_combout  = (\RegFile|Mux57~4_combout  & (((\RegFile|regs[28][6]~q )) # (!readReg2[2]))) # (!\RegFile|Mux57~4_combout  & (readReg2[2] & (\RegFile|regs[20][6]~q )))

	.dataa(\RegFile|Mux57~4_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][6]~q ),
	.datad(\RegFile|regs[28][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~5 .lut_mask = 16'hEA62;
defparam \RegFile|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N10
cycloneive_lcell_comb \RegFile|Mux57~6 (
// Equation(s):
// \RegFile|Mux57~6_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & (\RegFile|Mux57~3_combout )) # (!readReg2[1] & ((\RegFile|Mux57~5_combout )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|Mux57~3_combout ),
	.datad(\RegFile|Mux57~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~6 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N13
dffeas \RegFile|regs[23][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][6] .is_wysiwyg = "true";
defparam \RegFile|regs[23][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N31
dffeas \RegFile|regs[19][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][6] .is_wysiwyg = "true";
defparam \RegFile|regs[19][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N12
cycloneive_lcell_comb \RegFile|Mux57~7 (
// Equation(s):
// \RegFile|Mux57~7_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[23][6]~q )) # (!readReg2[2] & ((\RegFile|regs[19][6]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][6]~q ),
	.datad(\RegFile|regs[19][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~7 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N19
dffeas \RegFile|regs[27][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][6] .is_wysiwyg = "true";
defparam \RegFile|regs[27][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N29
dffeas \RegFile|regs[31][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][6] .is_wysiwyg = "true";
defparam \RegFile|regs[31][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N18
cycloneive_lcell_comb \RegFile|Mux57~8 (
// Equation(s):
// \RegFile|Mux57~8_combout  = (\RegFile|Mux57~7_combout  & (((\RegFile|regs[31][6]~q )) # (!readReg2[3]))) # (!\RegFile|Mux57~7_combout  & (readReg2[3] & (\RegFile|regs[27][6]~q )))

	.dataa(\RegFile|Mux57~7_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][6]~q ),
	.datad(\RegFile|regs[31][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~8 .lut_mask = 16'hEA62;
defparam \RegFile|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N1
dffeas \RegFile|regs[29][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][6] .is_wysiwyg = "true";
defparam \RegFile|regs[29][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N3
dffeas \RegFile|regs[25][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][6] .is_wysiwyg = "true";
defparam \RegFile|regs[25][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y36_N9
dffeas \RegFile|regs[21][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][6] .is_wysiwyg = "true";
defparam \RegFile|regs[21][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N1
dffeas \RegFile|regs[17][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][6] .is_wysiwyg = "true";
defparam \RegFile|regs[17][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N8
cycloneive_lcell_comb \RegFile|Mux57~0 (
// Equation(s):
// \RegFile|Mux57~0_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[21][6]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[17][6]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[21][6]~q ),
	.datad(\RegFile|regs[17][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~0 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N2
cycloneive_lcell_comb \RegFile|Mux57~1 (
// Equation(s):
// \RegFile|Mux57~1_combout  = (readReg2[3] & ((\RegFile|Mux57~0_combout  & (\RegFile|regs[29][6]~q )) # (!\RegFile|Mux57~0_combout  & ((\RegFile|regs[25][6]~q ))))) # (!readReg2[3] & (((\RegFile|Mux57~0_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[29][6]~q ),
	.datac(\RegFile|regs[25][6]~q ),
	.datad(\RegFile|Mux57~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~1 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N20
cycloneive_lcell_comb \RegFile|Mux57~9 (
// Equation(s):
// \RegFile|Mux57~9_combout  = (\RegFile|Mux57~6_combout  & (((\RegFile|Mux57~8_combout )) # (!readReg2[0]))) # (!\RegFile|Mux57~6_combout  & (readReg2[0] & ((\RegFile|Mux57~1_combout ))))

	.dataa(\RegFile|Mux57~6_combout ),
	.datab(readReg2[0]),
	.datac(\RegFile|Mux57~8_combout ),
	.datad(\RegFile|Mux57~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~9 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N31
dffeas \RegFile|regs[11][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][6] .is_wysiwyg = "true";
defparam \RegFile|regs[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N23
dffeas \RegFile|regs[8][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][6] .is_wysiwyg = "true";
defparam \RegFile|regs[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N29
dffeas \RegFile|regs[10][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][6] .is_wysiwyg = "true";
defparam \RegFile|regs[10][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N28
cycloneive_lcell_comb \RegFile|Mux57~10 (
// Equation(s):
// \RegFile|Mux57~10_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|regs[10][6]~q ))) # (!readReg2[1] & (\RegFile|regs[8][6]~q ))))

	.dataa(\RegFile|regs[8][6]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][6]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~10 .lut_mask = 16'hFC22;
defparam \RegFile|Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N4
cycloneive_lcell_comb \RegFile|Mux57~11 (
// Equation(s):
// \RegFile|Mux57~11_combout  = (readReg2[0] & ((\RegFile|Mux57~10_combout  & (\RegFile|regs[11][6]~q )) # (!\RegFile|Mux57~10_combout  & ((\RegFile|regs[9][6]~q ))))) # (!readReg2[0] & (((\RegFile|Mux57~10_combout ))))

	.dataa(\RegFile|regs[11][6]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][6]~q ),
	.datad(\RegFile|Mux57~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N27
dffeas \RegFile|regs[4][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][6] .is_wysiwyg = "true";
defparam \RegFile|regs[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N1
dffeas \RegFile|regs[5][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][6] .is_wysiwyg = "true";
defparam \RegFile|regs[5][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N0
cycloneive_lcell_comb \RegFile|Mux57~12 (
// Equation(s):
// \RegFile|Mux57~12_combout  = (readReg2[0] & (((\RegFile|regs[5][6]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[4][6]~q  & ((!readReg2[1]))))

	.dataa(\RegFile|regs[4][6]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][6]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~12 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N15
dffeas \RegFile|regs[6][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][6] .is_wysiwyg = "true";
defparam \RegFile|regs[6][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y38_N25
dffeas \RegFile|regs[7][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][6] .is_wysiwyg = "true";
defparam \RegFile|regs[7][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N14
cycloneive_lcell_comb \RegFile|Mux57~13 (
// Equation(s):
// \RegFile|Mux57~13_combout  = (\RegFile|Mux57~12_combout  & (((\RegFile|regs[7][6]~q )) # (!readReg2[1]))) # (!\RegFile|Mux57~12_combout  & (readReg2[1] & (\RegFile|regs[6][6]~q )))

	.dataa(\RegFile|Mux57~12_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[6][6]~q ),
	.datad(\RegFile|regs[7][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~13 .lut_mask = 16'hEA62;
defparam \RegFile|Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N27
dffeas \RegFile|regs[2][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][6] .is_wysiwyg = "true";
defparam \RegFile|regs[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N15
dffeas \RegFile|regs[3][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][6] .is_wysiwyg = "true";
defparam \RegFile|regs[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N1
dffeas \RegFile|regs[1][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][6] .is_wysiwyg = "true";
defparam \RegFile|regs[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N14
cycloneive_lcell_comb \RegFile|Mux57~14 (
// Equation(s):
// \RegFile|Mux57~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][6]~q )) # (!readReg2[1] & ((\RegFile|regs[1][6]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][6]~q ),
	.datad(\RegFile|regs[1][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~14 .lut_mask = 16'hC480;
defparam \RegFile|Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N28
cycloneive_lcell_comb \RegFile|Mux57~15 (
// Equation(s):
// \RegFile|Mux57~15_combout  = (\RegFile|Mux57~14_combout ) # ((readReg2[1] & (\RegFile|regs[2][6]~q  & !readReg2[0])))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[2][6]~q ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux57~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~15 .lut_mask = 16'hFF08;
defparam \RegFile|Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N8
cycloneive_lcell_comb \RegFile|Mux57~16 (
// Equation(s):
// \RegFile|Mux57~16_combout  = (readReg2[3] & (((readReg2[2])))) # (!readReg2[3] & ((readReg2[2] & (\RegFile|Mux57~13_combout )) # (!readReg2[2] & ((\RegFile|Mux57~15_combout )))))

	.dataa(\RegFile|Mux57~13_combout ),
	.datab(readReg2[3]),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux57~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~16 .lut_mask = 16'hE3E0;
defparam \RegFile|Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N7
dffeas \RegFile|regs[14][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][6] .is_wysiwyg = "true";
defparam \RegFile|regs[14][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N17
dffeas \RegFile|regs[15][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][6] .is_wysiwyg = "true";
defparam \RegFile|regs[15][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N31
dffeas \RegFile|regs[13][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][6] .is_wysiwyg = "true";
defparam \RegFile|regs[13][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N9
dffeas \RegFile|regs[12][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][6] .is_wysiwyg = "true";
defparam \RegFile|regs[12][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N30
cycloneive_lcell_comb \RegFile|Mux57~17 (
// Equation(s):
// \RegFile|Mux57~17_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[13][6]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[12][6]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][6]~q ),
	.datad(\RegFile|regs[12][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~17 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N16
cycloneive_lcell_comb \RegFile|Mux57~18 (
// Equation(s):
// \RegFile|Mux57~18_combout  = (readReg2[1] & ((\RegFile|Mux57~17_combout  & ((\RegFile|regs[15][6]~q ))) # (!\RegFile|Mux57~17_combout  & (\RegFile|regs[14][6]~q )))) # (!readReg2[1] & (((\RegFile|Mux57~17_combout ))))

	.dataa(\RegFile|regs[14][6]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[15][6]~q ),
	.datad(\RegFile|Mux57~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux57~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~18 .lut_mask = 16'hF388;
defparam \RegFile|Mux57~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N10
cycloneive_lcell_comb \RegFile|Mux57~19 (
// Equation(s):
// \RegFile|Mux57~19_combout  = (readReg2[3] & ((\RegFile|Mux57~16_combout  & ((\RegFile|Mux57~18_combout ))) # (!\RegFile|Mux57~16_combout  & (\RegFile|Mux57~11_combout )))) # (!readReg2[3] & (((\RegFile|Mux57~16_combout ))))

	.dataa(\RegFile|Mux57~11_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux57~16_combout ),
	.datad(\RegFile|Mux57~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux57~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~19 .lut_mask = 16'hF838;
defparam \RegFile|Mux57~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N18
cycloneive_lcell_comb \RegFile|Mux57~20 (
// Equation(s):
// \RegFile|Mux57~20_combout  = (readReg2[4] & (\RegFile|Mux57~9_combout )) # (!readReg2[4] & ((\RegFile|Mux57~19_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux57~9_combout ),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux57~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux57~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux57~20 .lut_mask = 16'hCFC0;
defparam \RegFile|Mux57~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N10
cycloneive_lcell_comb \RiscALU|out~86 (
// Equation(s):
// \RiscALU|out~86_combout  = (\RegFile|Mux25~20_combout ) # ((\ALU_in1_con~1_combout  & (\RegFile|Mux57~20_combout )) # (!\ALU_in1_con~1_combout  & ((\ins[26]~reg0_q ))))

	.dataa(\RegFile|Mux25~20_combout ),
	.datab(\RegFile|Mux57~20_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\ins[26]~reg0_q ),
	.cin(gnd),
	.combout(\RiscALU|out~86_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~86 .lut_mask = 16'hEFEA;
defparam \RiscALU|out~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N14
cycloneive_lcell_comb \RiscALU|out[7]~71 (
// Equation(s):
// \RiscALU|out[7]~71_combout  = (funct3[1]) # ((\upperBit~q  & (\ALU_in1[4]~4_combout  & funct3[0])))

	.dataa(\upperBit~q ),
	.datab(\ALU_in1[4]~4_combout ),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|out[7]~71_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[7]~71 .lut_mask = 16'hF8F0;
defparam \RiscALU|out[7]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N12
cycloneive_lcell_comb \RiscALU|out[3]~70 (
// Equation(s):
// \RiscALU|out[3]~70_combout  = (!funct3[1] & funct3[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|out[3]~70_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~70 .lut_mask = 16'h0F00;
defparam \RiscALU|out[3]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N26
cycloneive_lcell_comb \RiscALU|ShiftLeft0~29 (
// Equation(s):
// \RiscALU|ShiftLeft0~29_combout  = (\ALU_in1[3]~34_combout  & (\RiscALU|ShiftLeft0~5_combout  & (!\ALU_in1[1]~3_combout  & !\ALU_in1[2]~32_combout )))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftLeft0~5_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\ALU_in1[2]~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~29_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~29 .lut_mask = 16'h0008;
defparam \RiscALU|ShiftLeft0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N16
cycloneive_lcell_comb \RiscALU|ShiftLeft0~30 (
// Equation(s):
// \RiscALU|ShiftLeft0~30_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux24~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux22~20_combout ))

	.dataa(\RegFile|Mux22~20_combout ),
	.datab(gnd),
	.datac(\RegFile|Mux24~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~30_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~30 .lut_mask = 16'hF0AA;
defparam \RiscALU|ShiftLeft0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N26
cycloneive_lcell_comb \RiscALU|ShiftLeft0~31 (
// Equation(s):
// \RiscALU|ShiftLeft0~31_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~26_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~30_combout )))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RiscALU|ShiftLeft0~26_combout ),
	.datad(\RiscALU|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~31_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~31 .lut_mask = 16'hF3C0;
defparam \RiscALU|ShiftLeft0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N28
cycloneive_lcell_comb \RiscALU|ShiftLeft0~32 (
// Equation(s):
// \RiscALU|ShiftLeft0~32_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~16_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~31_combout ))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(\RiscALU|ShiftLeft0~31_combout ),
	.datac(\RiscALU|ShiftLeft0~16_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~32_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~32 .lut_mask = 16'hE4E4;
defparam \RiscALU|ShiftLeft0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N22
cycloneive_lcell_comb \RiscALU|ShiftLeft0~33 (
// Equation(s):
// \RiscALU|ShiftLeft0~33_combout  = (\RiscALU|ShiftLeft0~29_combout ) # ((\RiscALU|ShiftLeft0~32_combout  & !\ALU_in1[3]~34_combout ))

	.dataa(\RiscALU|ShiftLeft0~29_combout ),
	.datab(\RiscALU|ShiftLeft0~32_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~33_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~33 .lut_mask = 16'hAEAE;
defparam \RiscALU|ShiftLeft0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y34_N23
dffeas \RegFile|regs[31][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][9] .is_wysiwyg = "true";
defparam \RegFile|regs[31][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y36_N19
dffeas \RegFile|regs[23][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][9] .is_wysiwyg = "true";
defparam \RegFile|regs[23][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N7
dffeas \RegFile|regs[19][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][9] .is_wysiwyg = "true";
defparam \RegFile|regs[19][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N21
dffeas \RegFile|regs[27][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][9] .is_wysiwyg = "true";
defparam \RegFile|regs[27][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N20
cycloneive_lcell_comb \RegFile|Mux54~7 (
// Equation(s):
// \RegFile|Mux54~7_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[27][9]~q ))) # (!readReg2[3] & (\RegFile|regs[19][9]~q ))))

	.dataa(\RegFile|regs[19][9]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[27][9]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~7 .lut_mask = 16'hFC22;
defparam \RegFile|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N18
cycloneive_lcell_comb \RegFile|Mux54~8 (
// Equation(s):
// \RegFile|Mux54~8_combout  = (readReg2[2] & ((\RegFile|Mux54~7_combout  & (\RegFile|regs[31][9]~q )) # (!\RegFile|Mux54~7_combout  & ((\RegFile|regs[23][9]~q ))))) # (!readReg2[2] & (((\RegFile|Mux54~7_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[31][9]~q ),
	.datac(\RegFile|regs[23][9]~q ),
	.datad(\RegFile|Mux54~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~8 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N29
dffeas \RegFile|regs[29][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][9] .is_wysiwyg = "true";
defparam \RegFile|regs[29][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N31
dffeas \RegFile|regs[21][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][9] .is_wysiwyg = "true";
defparam \RegFile|regs[21][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N17
dffeas \RegFile|regs[25][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][9] .is_wysiwyg = "true";
defparam \RegFile|regs[25][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N3
dffeas \RegFile|regs[17][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][9] .is_wysiwyg = "true";
defparam \RegFile|regs[17][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N16
cycloneive_lcell_comb \RegFile|Mux54~0 (
// Equation(s):
// \RegFile|Mux54~0_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[25][9]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[17][9]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[25][9]~q ),
	.datad(\RegFile|regs[17][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~0 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N30
cycloneive_lcell_comb \RegFile|Mux54~1 (
// Equation(s):
// \RegFile|Mux54~1_combout  = (readReg2[2] & ((\RegFile|Mux54~0_combout  & (\RegFile|regs[29][9]~q )) # (!\RegFile|Mux54~0_combout  & ((\RegFile|regs[21][9]~q ))))) # (!readReg2[2] & (((\RegFile|Mux54~0_combout ))))

	.dataa(\RegFile|regs[29][9]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][9]~q ),
	.datad(\RegFile|Mux54~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~1 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N17
dffeas \RegFile|regs[20][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][9] .is_wysiwyg = "true";
defparam \RegFile|regs[20][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N11
dffeas \RegFile|regs[16][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][9] .is_wysiwyg = "true";
defparam \RegFile|regs[16][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N16
cycloneive_lcell_comb \RegFile|Mux54~4 (
// Equation(s):
// \RegFile|Mux54~4_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[20][9]~q )) # (!readReg2[2] & ((\RegFile|regs[16][9]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][9]~q ),
	.datad(\RegFile|regs[16][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~4 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y35_N23
dffeas \RegFile|regs[24][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][9] .is_wysiwyg = "true";
defparam \RegFile|regs[24][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N17
dffeas \RegFile|regs[28][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][9] .is_wysiwyg = "true";
defparam \RegFile|regs[28][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N22
cycloneive_lcell_comb \RegFile|Mux54~5 (
// Equation(s):
// \RegFile|Mux54~5_combout  = (readReg2[3] & ((\RegFile|Mux54~4_combout  & ((\RegFile|regs[28][9]~q ))) # (!\RegFile|Mux54~4_combout  & (\RegFile|regs[24][9]~q )))) # (!readReg2[3] & (\RegFile|Mux54~4_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux54~4_combout ),
	.datac(\RegFile|regs[24][9]~q ),
	.datad(\RegFile|regs[28][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~5 .lut_mask = 16'hEC64;
defparam \RegFile|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y35_N11
dffeas \RegFile|regs[22][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][9] .is_wysiwyg = "true";
defparam \RegFile|regs[22][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N29
dffeas \RegFile|regs[18][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][9] .is_wysiwyg = "true";
defparam \RegFile|regs[18][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N10
cycloneive_lcell_comb \RegFile|Mux54~2 (
// Equation(s):
// \RegFile|Mux54~2_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[22][9]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[18][9]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[22][9]~q ),
	.datad(\RegFile|regs[18][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N7
dffeas \RegFile|regs[26][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][9] .is_wysiwyg = "true";
defparam \RegFile|regs[26][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N17
dffeas \RegFile|regs[30][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][9] .is_wysiwyg = "true";
defparam \RegFile|regs[30][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N6
cycloneive_lcell_comb \RegFile|Mux54~3 (
// Equation(s):
// \RegFile|Mux54~3_combout  = (readReg2[3] & ((\RegFile|Mux54~2_combout  & ((\RegFile|regs[30][9]~q ))) # (!\RegFile|Mux54~2_combout  & (\RegFile|regs[26][9]~q )))) # (!readReg2[3] & (\RegFile|Mux54~2_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux54~2_combout ),
	.datac(\RegFile|regs[26][9]~q ),
	.datad(\RegFile|regs[30][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~3 .lut_mask = 16'hEC64;
defparam \RegFile|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N0
cycloneive_lcell_comb \RegFile|Mux54~6 (
// Equation(s):
// \RegFile|Mux54~6_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|Mux54~3_combout ))) # (!readReg2[1] & (\RegFile|Mux54~5_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux54~5_combout ),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux54~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~6 .lut_mask = 16'hF4A4;
defparam \RegFile|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N4
cycloneive_lcell_comb \RegFile|Mux54~9 (
// Equation(s):
// \RegFile|Mux54~9_combout  = (readReg2[0] & ((\RegFile|Mux54~6_combout  & (\RegFile|Mux54~8_combout )) # (!\RegFile|Mux54~6_combout  & ((\RegFile|Mux54~1_combout ))))) # (!readReg2[0] & (((\RegFile|Mux54~6_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux54~8_combout ),
	.datac(\RegFile|Mux54~1_combout ),
	.datad(\RegFile|Mux54~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~9 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N13
dffeas \RegFile|regs[14][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][9] .is_wysiwyg = "true";
defparam \RegFile|regs[14][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N1
dffeas \RegFile|regs[13][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][9] .is_wysiwyg = "true";
defparam \RegFile|regs[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N3
dffeas \RegFile|regs[12][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][9] .is_wysiwyg = "true";
defparam \RegFile|regs[12][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N0
cycloneive_lcell_comb \RegFile|Mux54~17 (
// Equation(s):
// \RegFile|Mux54~17_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[13][9]~q )) # (!readReg2[0] & ((\RegFile|regs[12][9]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[13][9]~q ),
	.datad(\RegFile|regs[12][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~17 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N15
dffeas \RegFile|regs[15][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][9] .is_wysiwyg = "true";
defparam \RegFile|regs[15][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N20
cycloneive_lcell_comb \RegFile|Mux54~18 (
// Equation(s):
// \RegFile|Mux54~18_combout  = (readReg2[1] & ((\RegFile|Mux54~17_combout  & ((\RegFile|regs[15][9]~q ))) # (!\RegFile|Mux54~17_combout  & (\RegFile|regs[14][9]~q )))) # (!readReg2[1] & (((\RegFile|Mux54~17_combout ))))

	.dataa(\RegFile|regs[14][9]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|Mux54~17_combout ),
	.datad(\RegFile|regs[15][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux54~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~18 .lut_mask = 16'hF838;
defparam \RegFile|Mux54~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N31
dffeas \RegFile|regs[3][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][9] .is_wysiwyg = "true";
defparam \RegFile|regs[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N17
dffeas \RegFile|regs[1][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][9] .is_wysiwyg = "true";
defparam \RegFile|regs[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N30
cycloneive_lcell_comb \RegFile|Mux54~14 (
// Equation(s):
// \RegFile|Mux54~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][9]~q )) # (!readReg2[1] & ((\RegFile|regs[1][9]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][9]~q ),
	.datad(\RegFile|regs[1][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~14 .lut_mask = 16'hC480;
defparam \RegFile|Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N29
dffeas \RegFile|regs[2][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][9] .is_wysiwyg = "true";
defparam \RegFile|regs[2][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N22
cycloneive_lcell_comb \RegFile|Mux54~15 (
// Equation(s):
// \RegFile|Mux54~15_combout  = (\RegFile|Mux54~14_combout ) # ((!readReg2[0] & (readReg2[1] & \RegFile|regs[2][9]~q )))

	.dataa(\RegFile|Mux54~14_combout ),
	.datab(readReg2[0]),
	.datac(readReg2[1]),
	.datad(\RegFile|regs[2][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~15 .lut_mask = 16'hBAAA;
defparam \RegFile|Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N7
dffeas \RegFile|regs[11][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][9] .is_wysiwyg = "true";
defparam \RegFile|regs[11][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N29
dffeas \RegFile|regs[9][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][9] .is_wysiwyg = "true";
defparam \RegFile|regs[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N27
dffeas \RegFile|regs[8][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][9] .is_wysiwyg = "true";
defparam \RegFile|regs[8][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N1
dffeas \RegFile|regs[10][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][9] .is_wysiwyg = "true";
defparam \RegFile|regs[10][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N0
cycloneive_lcell_comb \RegFile|Mux54~12 (
// Equation(s):
// \RegFile|Mux54~12_combout  = (readReg2[1] & (((\RegFile|regs[10][9]~q ) # (readReg2[0])))) # (!readReg2[1] & (\RegFile|regs[8][9]~q  & ((!readReg2[0]))))

	.dataa(\RegFile|regs[8][9]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][9]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~12 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N28
cycloneive_lcell_comb \RegFile|Mux54~13 (
// Equation(s):
// \RegFile|Mux54~13_combout  = (readReg2[0] & ((\RegFile|Mux54~12_combout  & (\RegFile|regs[11][9]~q )) # (!\RegFile|Mux54~12_combout  & ((\RegFile|regs[9][9]~q ))))) # (!readReg2[0] & (((\RegFile|Mux54~12_combout ))))

	.dataa(\RegFile|regs[11][9]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][9]~q ),
	.datad(\RegFile|Mux54~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~13 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N22
cycloneive_lcell_comb \RegFile|Mux54~16 (
// Equation(s):
// \RegFile|Mux54~16_combout  = (readReg2[3] & (((\RegFile|Mux54~13_combout ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|Mux54~15_combout  & ((!readReg2[2]))))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux54~15_combout ),
	.datac(\RegFile|Mux54~13_combout ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~16 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N27
dffeas \RegFile|regs[7][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][9] .is_wysiwyg = "true";
defparam \RegFile|regs[7][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N1
dffeas \RegFile|regs[6][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][9] .is_wysiwyg = "true";
defparam \RegFile|regs[6][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N17
dffeas \RegFile|regs[5][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][9] .is_wysiwyg = "true";
defparam \RegFile|regs[5][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N16
cycloneive_lcell_comb \RegFile|Mux54~10 (
// Equation(s):
// \RegFile|Mux54~10_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[5][9]~q )) # (!readReg2[0] & ((\RegFile|regs[4][9]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][9]~q ),
	.datad(\RegFile|regs[4][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~10 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N0
cycloneive_lcell_comb \RegFile|Mux54~11 (
// Equation(s):
// \RegFile|Mux54~11_combout  = (readReg2[1] & ((\RegFile|Mux54~10_combout  & (\RegFile|regs[7][9]~q )) # (!\RegFile|Mux54~10_combout  & ((\RegFile|regs[6][9]~q ))))) # (!readReg2[1] & (((\RegFile|Mux54~10_combout ))))

	.dataa(\RegFile|regs[7][9]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[6][9]~q ),
	.datad(\RegFile|Mux54~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N6
cycloneive_lcell_comb \RegFile|Mux54~19 (
// Equation(s):
// \RegFile|Mux54~19_combout  = (readReg2[2] & ((\RegFile|Mux54~16_combout  & (\RegFile|Mux54~18_combout )) # (!\RegFile|Mux54~16_combout  & ((\RegFile|Mux54~11_combout ))))) # (!readReg2[2] & (((\RegFile|Mux54~16_combout ))))

	.dataa(\RegFile|Mux54~18_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|Mux54~16_combout ),
	.datad(\RegFile|Mux54~11_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux54~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~19 .lut_mask = 16'hBCB0;
defparam \RegFile|Mux54~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y43_N24
cycloneive_lcell_comb \RegFile|Mux54~20 (
// Equation(s):
// \RegFile|Mux54~20_combout  = (readReg2[4] & (\RegFile|Mux54~9_combout )) # (!readReg2[4] & ((\RegFile|Mux54~19_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux54~9_combout ),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux54~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux54~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux54~20 .lut_mask = 16'hCFC0;
defparam \RegFile|Mux54~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N24
cycloneive_lcell_comb \ALU_in1[9]~9 (
// Equation(s):
// \ALU_in1[9]~9_combout  = (\ALU_in1_con~1_combout  & (\RegFile|Mux54~20_combout )) # (!\ALU_in1_con~1_combout  & ((\ins[29]~reg0_q )))

	.dataa(gnd),
	.datab(\ALU_in1_con~1_combout ),
	.datac(\RegFile|Mux54~20_combout ),
	.datad(\ins[29]~reg0_q ),
	.cin(gnd),
	.combout(\ALU_in1[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[9]~9 .lut_mask = 16'hF3C0;
defparam \ALU_in1[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N16
cycloneive_lcell_comb \RiscALU|Add0~29 (
// Equation(s):
// \RiscALU|Add0~29_combout  = \ALU_in1[9]~9_combout  $ (((\upperBit~q  & opcode[5])))

	.dataa(\upperBit~q ),
	.datab(gnd),
	.datac(opcode[5]),
	.datad(\ALU_in1[9]~9_combout ),
	.cin(gnd),
	.combout(\RiscALU|Add0~29_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~29 .lut_mask = 16'h5FA0;
defparam \RiscALU|Add0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y34_N27
dffeas \RegFile|regs[29][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][8] .is_wysiwyg = "true";
defparam \RegFile|regs[29][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N13
dffeas \RegFile|regs[25][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][8] .is_wysiwyg = "true";
defparam \RegFile|regs[25][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N7
dffeas \RegFile|regs[21][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][8] .is_wysiwyg = "true";
defparam \RegFile|regs[21][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N25
dffeas \RegFile|regs[17][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][8] .is_wysiwyg = "true";
defparam \RegFile|regs[17][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N6
cycloneive_lcell_comb \RegFile|Mux55~0 (
// Equation(s):
// \RegFile|Mux55~0_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[21][8]~q )) # (!readReg2[2] & ((\RegFile|regs[17][8]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][8]~q ),
	.datad(\RegFile|regs[17][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~0 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N12
cycloneive_lcell_comb \RegFile|Mux55~1 (
// Equation(s):
// \RegFile|Mux55~1_combout  = (readReg2[3] & ((\RegFile|Mux55~0_combout  & (\RegFile|regs[29][8]~q )) # (!\RegFile|Mux55~0_combout  & ((\RegFile|regs[25][8]~q ))))) # (!readReg2[3] & (((\RegFile|Mux55~0_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[29][8]~q ),
	.datac(\RegFile|regs[25][8]~q ),
	.datad(\RegFile|Mux55~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~1 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N15
dffeas \RegFile|regs[19][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][8] .is_wysiwyg = "true";
defparam \RegFile|regs[19][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N21
dffeas \RegFile|regs[23][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][8] .is_wysiwyg = "true";
defparam \RegFile|regs[23][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N20
cycloneive_lcell_comb \RegFile|Mux55~7 (
// Equation(s):
// \RegFile|Mux55~7_combout  = (readReg2[3] & (((readReg2[2])))) # (!readReg2[3] & ((readReg2[2] & ((\RegFile|regs[23][8]~q ))) # (!readReg2[2] & (\RegFile|regs[19][8]~q ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[19][8]~q ),
	.datac(\RegFile|regs[23][8]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~7 .lut_mask = 16'hFA44;
defparam \RegFile|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y38_N25
dffeas \RegFile|regs[27][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][8] .is_wysiwyg = "true";
defparam \RegFile|regs[27][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y38_N19
dffeas \RegFile|regs[31][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][8] .is_wysiwyg = "true";
defparam \RegFile|regs[31][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N24
cycloneive_lcell_comb \RegFile|Mux55~8 (
// Equation(s):
// \RegFile|Mux55~8_combout  = (\RegFile|Mux55~7_combout  & (((\RegFile|regs[31][8]~q )) # (!readReg2[3]))) # (!\RegFile|Mux55~7_combout  & (readReg2[3] & (\RegFile|regs[27][8]~q )))

	.dataa(\RegFile|Mux55~7_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][8]~q ),
	.datad(\RegFile|regs[31][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~8 .lut_mask = 16'hEA62;
defparam \RegFile|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N19
dffeas \RegFile|regs[16][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][8] .is_wysiwyg = "true";
defparam \RegFile|regs[16][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N21
dffeas \RegFile|regs[24][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][8] .is_wysiwyg = "true";
defparam \RegFile|regs[24][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N20
cycloneive_lcell_comb \RegFile|Mux55~4 (
// Equation(s):
// \RegFile|Mux55~4_combout  = (readReg2[3] & (((\RegFile|regs[24][8]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[16][8]~q  & ((!readReg2[2]))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[16][8]~q ),
	.datac(\RegFile|regs[24][8]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~4 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N9
dffeas \RegFile|regs[20][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][8] .is_wysiwyg = "true";
defparam \RegFile|regs[20][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N15
dffeas \RegFile|regs[28][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][8] .is_wysiwyg = "true";
defparam \RegFile|regs[28][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N8
cycloneive_lcell_comb \RegFile|Mux55~5 (
// Equation(s):
// \RegFile|Mux55~5_combout  = (readReg2[2] & ((\RegFile|Mux55~4_combout  & ((\RegFile|regs[28][8]~q ))) # (!\RegFile|Mux55~4_combout  & (\RegFile|regs[20][8]~q )))) # (!readReg2[2] & (\RegFile|Mux55~4_combout ))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux55~4_combout ),
	.datac(\RegFile|regs[20][8]~q ),
	.datad(\RegFile|regs[28][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~5 .lut_mask = 16'hEC64;
defparam \RegFile|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N11
dffeas \RegFile|regs[30][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][8] .is_wysiwyg = "true";
defparam \RegFile|regs[30][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N1
dffeas \RegFile|regs[22][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][8] .is_wysiwyg = "true";
defparam \RegFile|regs[22][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N27
dffeas \RegFile|regs[26][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][8] .is_wysiwyg = "true";
defparam \RegFile|regs[26][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N13
dffeas \RegFile|regs[18][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][8] .is_wysiwyg = "true";
defparam \RegFile|regs[18][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N26
cycloneive_lcell_comb \RegFile|Mux55~2 (
// Equation(s):
// \RegFile|Mux55~2_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[26][8]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[18][8]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[26][8]~q ),
	.datad(\RegFile|regs[18][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N0
cycloneive_lcell_comb \RegFile|Mux55~3 (
// Equation(s):
// \RegFile|Mux55~3_combout  = (readReg2[2] & ((\RegFile|Mux55~2_combout  & (\RegFile|regs[30][8]~q )) # (!\RegFile|Mux55~2_combout  & ((\RegFile|regs[22][8]~q ))))) # (!readReg2[2] & (((\RegFile|Mux55~2_combout ))))

	.dataa(\RegFile|regs[30][8]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[22][8]~q ),
	.datad(\RegFile|Mux55~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~3 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N12
cycloneive_lcell_comb \RegFile|Mux55~6 (
// Equation(s):
// \RegFile|Mux55~6_combout  = (readReg2[1] & (((readReg2[0]) # (\RegFile|Mux55~3_combout )))) # (!readReg2[1] & (\RegFile|Mux55~5_combout  & (!readReg2[0])))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux55~5_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux55~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~6 .lut_mask = 16'hAEA4;
defparam \RegFile|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N30
cycloneive_lcell_comb \RegFile|Mux55~9 (
// Equation(s):
// \RegFile|Mux55~9_combout  = (readReg2[0] & ((\RegFile|Mux55~6_combout  & ((\RegFile|Mux55~8_combout ))) # (!\RegFile|Mux55~6_combout  & (\RegFile|Mux55~1_combout )))) # (!readReg2[0] & (((\RegFile|Mux55~6_combout ))))

	.dataa(\RegFile|Mux55~1_combout ),
	.datab(\RegFile|Mux55~8_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux55~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~9 .lut_mask = 16'hCFA0;
defparam \RegFile|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N31
dffeas \RegFile|regs[11][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][8] .is_wysiwyg = "true";
defparam \RegFile|regs[11][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N15
dffeas \RegFile|regs[8][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][8] .is_wysiwyg = "true";
defparam \RegFile|regs[8][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N13
dffeas \RegFile|regs[10][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][8] .is_wysiwyg = "true";
defparam \RegFile|regs[10][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N12
cycloneive_lcell_comb \RegFile|Mux55~10 (
// Equation(s):
// \RegFile|Mux55~10_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|regs[10][8]~q ))) # (!readReg2[1] & (\RegFile|regs[8][8]~q ))))

	.dataa(\RegFile|regs[8][8]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][8]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~10 .lut_mask = 16'hFC22;
defparam \RegFile|Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N20
cycloneive_lcell_comb \RegFile|Mux55~11 (
// Equation(s):
// \RegFile|Mux55~11_combout  = (readReg2[0] & ((\RegFile|Mux55~10_combout  & (\RegFile|regs[11][8]~q )) # (!\RegFile|Mux55~10_combout  & ((\RegFile|regs[9][8]~q ))))) # (!readReg2[0] & (((\RegFile|Mux55~10_combout ))))

	.dataa(\RegFile|regs[11][8]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][8]~q ),
	.datad(\RegFile|Mux55~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N1
dffeas \RegFile|regs[13][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][8] .is_wysiwyg = "true";
defparam \RegFile|regs[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y40_N11
dffeas \RegFile|regs[12][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][8] .is_wysiwyg = "true";
defparam \RegFile|regs[12][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N0
cycloneive_lcell_comb \RegFile|Mux55~17 (
// Equation(s):
// \RegFile|Mux55~17_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[13][8]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[12][8]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][8]~q ),
	.datad(\RegFile|regs[12][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~17 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N25
dffeas \RegFile|regs[14][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][8] .is_wysiwyg = "true";
defparam \RegFile|regs[14][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N19
dffeas \RegFile|regs[15][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][8] .is_wysiwyg = "true";
defparam \RegFile|regs[15][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N18
cycloneive_lcell_comb \RegFile|Mux55~18 (
// Equation(s):
// \RegFile|Mux55~18_combout  = (\RegFile|Mux55~17_combout  & (((\RegFile|regs[15][8]~q ) # (!readReg2[1])))) # (!\RegFile|Mux55~17_combout  & (\RegFile|regs[14][8]~q  & ((readReg2[1]))))

	.dataa(\RegFile|Mux55~17_combout ),
	.datab(\RegFile|regs[14][8]~q ),
	.datac(\RegFile|regs[15][8]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux55~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~18 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux55~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N19
dffeas \RegFile|regs[2][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][8] .is_wysiwyg = "true";
defparam \RegFile|regs[2][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N11
dffeas \RegFile|regs[1][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][8] .is_wysiwyg = "true";
defparam \RegFile|regs[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N9
dffeas \RegFile|regs[3][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][8] .is_wysiwyg = "true";
defparam \RegFile|regs[3][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N8
cycloneive_lcell_comb \RegFile|Mux55~14 (
// Equation(s):
// \RegFile|Mux55~14_combout  = (readReg2[0] & ((readReg2[1] & ((\RegFile|regs[3][8]~q ))) # (!readReg2[1] & (\RegFile|regs[1][8]~q ))))

	.dataa(\RegFile|regs[1][8]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[3][8]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~14 .lut_mask = 16'hE200;
defparam \RegFile|Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N20
cycloneive_lcell_comb \RegFile|Mux55~15 (
// Equation(s):
// \RegFile|Mux55~15_combout  = (\RegFile|Mux55~14_combout ) # ((\RegFile|regs[2][8]~q  & (!readReg2[0] & readReg2[1])))

	.dataa(\RegFile|regs[2][8]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|Mux55~14_combout ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~15 .lut_mask = 16'hF2F0;
defparam \RegFile|Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N11
dffeas \RegFile|regs[7][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][8] .is_wysiwyg = "true";
defparam \RegFile|regs[7][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N31
dffeas \RegFile|regs[4][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][8] .is_wysiwyg = "true";
defparam \RegFile|regs[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y38_N29
dffeas \RegFile|regs[5][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][8] .is_wysiwyg = "true";
defparam \RegFile|regs[5][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N28
cycloneive_lcell_comb \RegFile|Mux55~12 (
// Equation(s):
// \RegFile|Mux55~12_combout  = (readReg2[0] & (((\RegFile|regs[5][8]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[4][8]~q  & ((!readReg2[1]))))

	.dataa(\RegFile|regs[4][8]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][8]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~12 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y37_N9
dffeas \RegFile|regs[6][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][8] .is_wysiwyg = "true";
defparam \RegFile|regs[6][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N8
cycloneive_lcell_comb \RegFile|Mux55~13 (
// Equation(s):
// \RegFile|Mux55~13_combout  = (\RegFile|Mux55~12_combout  & ((\RegFile|regs[7][8]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux55~12_combout  & (((\RegFile|regs[6][8]~q  & readReg2[1]))))

	.dataa(\RegFile|regs[7][8]~q ),
	.datab(\RegFile|Mux55~12_combout ),
	.datac(\RegFile|regs[6][8]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~13 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N6
cycloneive_lcell_comb \RegFile|Mux55~16 (
// Equation(s):
// \RegFile|Mux55~16_combout  = (readReg2[2] & (((readReg2[3]) # (\RegFile|Mux55~13_combout )))) # (!readReg2[2] & (\RegFile|Mux55~15_combout  & (!readReg2[3])))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux55~15_combout ),
	.datac(readReg2[3]),
	.datad(\RegFile|Mux55~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~16 .lut_mask = 16'hAEA4;
defparam \RegFile|Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N16
cycloneive_lcell_comb \RegFile|Mux55~19 (
// Equation(s):
// \RegFile|Mux55~19_combout  = (readReg2[3] & ((\RegFile|Mux55~16_combout  & ((\RegFile|Mux55~18_combout ))) # (!\RegFile|Mux55~16_combout  & (\RegFile|Mux55~11_combout )))) # (!readReg2[3] & (((\RegFile|Mux55~16_combout ))))

	.dataa(\RegFile|Mux55~11_combout ),
	.datab(\RegFile|Mux55~18_combout ),
	.datac(readReg2[3]),
	.datad(\RegFile|Mux55~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux55~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~19 .lut_mask = 16'hCFA0;
defparam \RegFile|Mux55~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N22
cycloneive_lcell_comb \RegFile|Mux55~20 (
// Equation(s):
// \RegFile|Mux55~20_combout  = (readReg2[4] & (\RegFile|Mux55~9_combout )) # (!readReg2[4] & ((\RegFile|Mux55~19_combout )))

	.dataa(readReg2[4]),
	.datab(gnd),
	.datac(\RegFile|Mux55~9_combout ),
	.datad(\RegFile|Mux55~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux55~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux55~20 .lut_mask = 16'hF5A0;
defparam \RegFile|Mux55~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N24
cycloneive_lcell_comb \ALU_in1[8]~8 (
// Equation(s):
// \ALU_in1[8]~8_combout  = (\ALU_in1_con~1_combout  & (\RegFile|Mux55~20_combout )) # (!\ALU_in1_con~1_combout  & ((\ins[28]~reg0_q )))

	.dataa(gnd),
	.datab(\ALU_in1_con~1_combout ),
	.datac(\RegFile|Mux55~20_combout ),
	.datad(\ins[28]~reg0_q ),
	.cin(gnd),
	.combout(\ALU_in1[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[8]~8 .lut_mask = 16'hF3C0;
defparam \ALU_in1[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N20
cycloneive_lcell_comb \RiscALU|Add0~26 (
// Equation(s):
// \RiscALU|Add0~26_combout  = \ALU_in1[8]~8_combout  $ (((opcode[5] & \upperBit~q )))

	.dataa(opcode[5]),
	.datab(\ALU_in1[8]~8_combout ),
	.datac(gnd),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~26_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~26 .lut_mask = 16'h66CC;
defparam \RiscALU|Add0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N8
cycloneive_lcell_comb \ALU_in1[6]~36 (
// Equation(s):
// \ALU_in1[6]~36_combout  = (\ALU_in1_con~1_combout  & (\RegFile|Mux57~20_combout )) # (!\ALU_in1_con~1_combout  & ((\ins[26]~reg0_q )))

	.dataa(gnd),
	.datab(\ALU_in1_con~1_combout ),
	.datac(\RegFile|Mux57~20_combout ),
	.datad(\ins[26]~reg0_q ),
	.cin(gnd),
	.combout(\ALU_in1[6]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[6]~36 .lut_mask = 16'hF3C0;
defparam \ALU_in1[6]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N6
cycloneive_lcell_comb \RiscALU|Add0~20 (
// Equation(s):
// \RiscALU|Add0~20_combout  = \ALU_in1[6]~36_combout  $ (((opcode[5] & \upperBit~q )))

	.dataa(opcode[5]),
	.datab(\ALU_in1[6]~36_combout ),
	.datac(gnd),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~20_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~20 .lut_mask = 16'h66CC;
defparam \RiscALU|Add0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N15
dffeas \RegFile|regs[5][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][5] .is_wysiwyg = "true";
defparam \RegFile|regs[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N17
dffeas \RegFile|regs[4][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][5] .is_wysiwyg = "true";
defparam \RegFile|regs[4][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N14
cycloneive_lcell_comb \RegFile|Mux58~10 (
// Equation(s):
// \RegFile|Mux58~10_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[5][5]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[4][5]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[5][5]~q ),
	.datad(\RegFile|regs[4][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~10 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N7
dffeas \RegFile|regs[6][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][5] .is_wysiwyg = "true";
defparam \RegFile|regs[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N17
dffeas \RegFile|regs[7][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][5] .is_wysiwyg = "true";
defparam \RegFile|regs[7][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N6
cycloneive_lcell_comb \RegFile|Mux58~11 (
// Equation(s):
// \RegFile|Mux58~11_combout  = (\RegFile|Mux58~10_combout  & (((\RegFile|regs[7][5]~q )) # (!readReg2[1]))) # (!\RegFile|Mux58~10_combout  & (readReg2[1] & (\RegFile|regs[6][5]~q )))

	.dataa(\RegFile|Mux58~10_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[6][5]~q ),
	.datad(\RegFile|regs[7][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~11 .lut_mask = 16'hEA62;
defparam \RegFile|Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N13
dffeas \RegFile|regs[14][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][5] .is_wysiwyg = "true";
defparam \RegFile|regs[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N31
dffeas \RegFile|regs[15][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][5] .is_wysiwyg = "true";
defparam \RegFile|regs[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N23
dffeas \RegFile|regs[13][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][5] .is_wysiwyg = "true";
defparam \RegFile|regs[13][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N17
dffeas \RegFile|regs[12][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][5] .is_wysiwyg = "true";
defparam \RegFile|regs[12][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N22
cycloneive_lcell_comb \RegFile|Mux58~17 (
// Equation(s):
// \RegFile|Mux58~17_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[13][5]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[12][5]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][5]~q ),
	.datad(\RegFile|regs[12][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~17 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N30
cycloneive_lcell_comb \RegFile|Mux58~18 (
// Equation(s):
// \RegFile|Mux58~18_combout  = (readReg2[1] & ((\RegFile|Mux58~17_combout  & ((\RegFile|regs[15][5]~q ))) # (!\RegFile|Mux58~17_combout  & (\RegFile|regs[14][5]~q )))) # (!readReg2[1] & (((\RegFile|Mux58~17_combout ))))

	.dataa(\RegFile|regs[14][5]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[15][5]~q ),
	.datad(\RegFile|Mux58~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux58~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~18 .lut_mask = 16'hF388;
defparam \RegFile|Mux58~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N25
dffeas \RegFile|regs[3][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][5] .is_wysiwyg = "true";
defparam \RegFile|regs[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y37_N3
dffeas \RegFile|regs[1][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][5] .is_wysiwyg = "true";
defparam \RegFile|regs[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N24
cycloneive_lcell_comb \RegFile|Mux58~14 (
// Equation(s):
// \RegFile|Mux58~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][5]~q )) # (!readReg2[1] & ((\RegFile|regs[1][5]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][5]~q ),
	.datad(\RegFile|regs[1][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~14 .lut_mask = 16'hC480;
defparam \RegFile|Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N21
dffeas \RegFile|regs[2][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][5] .is_wysiwyg = "true";
defparam \RegFile|regs[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N14
cycloneive_lcell_comb \RegFile|Mux58~15 (
// Equation(s):
// \RegFile|Mux58~15_combout  = (\RegFile|Mux58~14_combout ) # ((readReg2[1] & (!readReg2[0] & \RegFile|regs[2][5]~q )))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux58~14_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|regs[2][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~15 .lut_mask = 16'hCECC;
defparam \RegFile|Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N15
dffeas \RegFile|regs[11][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][5] .is_wysiwyg = "true";
defparam \RegFile|regs[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N31
dffeas \RegFile|regs[8][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][5] .is_wysiwyg = "true";
defparam \RegFile|regs[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N13
dffeas \RegFile|regs[10][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][5] .is_wysiwyg = "true";
defparam \RegFile|regs[10][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N12
cycloneive_lcell_comb \RegFile|Mux58~12 (
// Equation(s):
// \RegFile|Mux58~12_combout  = (readReg2[1] & (((\RegFile|regs[10][5]~q ) # (readReg2[0])))) # (!readReg2[1] & (\RegFile|regs[8][5]~q  & ((!readReg2[0]))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[8][5]~q ),
	.datac(\RegFile|regs[10][5]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~12 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N21
dffeas \RegFile|regs[9][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][5] .is_wysiwyg = "true";
defparam \RegFile|regs[9][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N20
cycloneive_lcell_comb \RegFile|Mux58~13 (
// Equation(s):
// \RegFile|Mux58~13_combout  = (\RegFile|Mux58~12_combout  & ((\RegFile|regs[11][5]~q ) # ((!readReg2[0])))) # (!\RegFile|Mux58~12_combout  & (((\RegFile|regs[9][5]~q  & readReg2[0]))))

	.dataa(\RegFile|regs[11][5]~q ),
	.datab(\RegFile|Mux58~12_combout ),
	.datac(\RegFile|regs[9][5]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~13 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N24
cycloneive_lcell_comb \RegFile|Mux58~16 (
// Equation(s):
// \RegFile|Mux58~16_combout  = (readReg2[3] & (((readReg2[2]) # (\RegFile|Mux58~13_combout )))) # (!readReg2[3] & (\RegFile|Mux58~15_combout  & (!readReg2[2])))

	.dataa(\RegFile|Mux58~15_combout ),
	.datab(readReg2[3]),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux58~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~16 .lut_mask = 16'hCEC2;
defparam \RegFile|Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y39_N10
cycloneive_lcell_comb \RegFile|Mux58~19 (
// Equation(s):
// \RegFile|Mux58~19_combout  = (readReg2[2] & ((\RegFile|Mux58~16_combout  & ((\RegFile|Mux58~18_combout ))) # (!\RegFile|Mux58~16_combout  & (\RegFile|Mux58~11_combout )))) # (!readReg2[2] & (((\RegFile|Mux58~16_combout ))))

	.dataa(\RegFile|Mux58~11_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|Mux58~18_combout ),
	.datad(\RegFile|Mux58~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux58~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~19 .lut_mask = 16'hF388;
defparam \RegFile|Mux58~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N20
cycloneive_lcell_comb \ALU_in1[5]~5 (
// Equation(s):
// \ALU_in1[5]~5_combout  = (\ALU_in1_con~1_combout  & (readReg2[4])) # (!\ALU_in1_con~1_combout  & ((\ins[25]~reg0_q )))

	.dataa(\ALU_in1_con~1_combout ),
	.datab(readReg2[4]),
	.datac(\ins[25]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\ALU_in1[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[5]~5 .lut_mask = 16'hD8D8;
defparam \ALU_in1[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N22
cycloneive_lcell_comb \ALU_in1[5]~6 (
// Equation(s):
// \ALU_in1[5]~6_combout  = (\ALU_in1_con~1_combout  & ((\ALU_in1[5]~5_combout  & ((\RegFile|Mux58~9_combout ))) # (!\ALU_in1[5]~5_combout  & (\RegFile|Mux58~19_combout )))) # (!\ALU_in1_con~1_combout  & (((\ALU_in1[5]~5_combout ))))

	.dataa(\RegFile|Mux58~19_combout ),
	.datab(\RegFile|Mux58~9_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\ALU_in1[5]~5_combout ),
	.cin(gnd),
	.combout(\ALU_in1[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[5]~6 .lut_mask = 16'hCFA0;
defparam \ALU_in1[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N4
cycloneive_lcell_comb \RiscALU|Add0~17 (
// Equation(s):
// \RiscALU|Add0~17_combout  = \ALU_in1[5]~6_combout  $ (((opcode[5] & \upperBit~q )))

	.dataa(opcode[5]),
	.datab(\ALU_in1[5]~6_combout ),
	.datac(gnd),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~17_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~17 .lut_mask = 16'h66CC;
defparam \RiscALU|Add0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N10
cycloneive_lcell_comb \RiscALU|Add0~14 (
// Equation(s):
// \RiscALU|Add0~14_combout  = \ALU_in1[4]~4_combout  $ (((opcode[5] & \upperBit~q )))

	.dataa(opcode[5]),
	.datab(gnd),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~14_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~14 .lut_mask = 16'h5AF0;
defparam \RiscALU|Add0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N8
cycloneive_lcell_comb \RiscALU|Add0~11 (
// Equation(s):
// \RiscALU|Add0~11_combout  = \ALU_in1[3]~34_combout  $ (((opcode[5] & \upperBit~q )))

	.dataa(gnd),
	.datab(opcode[5]),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~11_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~11 .lut_mask = 16'h3CF0;
defparam \RiscALU|Add0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N24
cycloneive_lcell_comb \RiscALU|Add0~12 (
// Equation(s):
// \RiscALU|Add0~12_combout  = ((\RegFile|Mux28~20_combout  $ (\RiscALU|Add0~11_combout  $ (!\RiscALU|Add0~10 )))) # (GND)
// \RiscALU|Add0~13  = CARRY((\RegFile|Mux28~20_combout  & ((\RiscALU|Add0~11_combout ) # (!\RiscALU|Add0~10 ))) # (!\RegFile|Mux28~20_combout  & (\RiscALU|Add0~11_combout  & !\RiscALU|Add0~10 )))

	.dataa(\RegFile|Mux28~20_combout ),
	.datab(\RiscALU|Add0~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~10 ),
	.combout(\RiscALU|Add0~12_combout ),
	.cout(\RiscALU|Add0~13 ));
// synopsys translate_off
defparam \RiscALU|Add0~12 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N26
cycloneive_lcell_comb \RiscALU|Add0~15 (
// Equation(s):
// \RiscALU|Add0~15_combout  = (\RiscALU|Add0~14_combout  & ((\RegFile|Mux27~20_combout  & (\RiscALU|Add0~13  & VCC)) # (!\RegFile|Mux27~20_combout  & (!\RiscALU|Add0~13 )))) # (!\RiscALU|Add0~14_combout  & ((\RegFile|Mux27~20_combout  & (!\RiscALU|Add0~13 
// )) # (!\RegFile|Mux27~20_combout  & ((\RiscALU|Add0~13 ) # (GND)))))
// \RiscALU|Add0~16  = CARRY((\RiscALU|Add0~14_combout  & (!\RegFile|Mux27~20_combout  & !\RiscALU|Add0~13 )) # (!\RiscALU|Add0~14_combout  & ((!\RiscALU|Add0~13 ) # (!\RegFile|Mux27~20_combout ))))

	.dataa(\RiscALU|Add0~14_combout ),
	.datab(\RegFile|Mux27~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~13 ),
	.combout(\RiscALU|Add0~15_combout ),
	.cout(\RiscALU|Add0~16 ));
// synopsys translate_off
defparam \RiscALU|Add0~15 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N28
cycloneive_lcell_comb \RiscALU|Add0~18 (
// Equation(s):
// \RiscALU|Add0~18_combout  = ((\RegFile|Mux26~20_combout  $ (\RiscALU|Add0~17_combout  $ (!\RiscALU|Add0~16 )))) # (GND)
// \RiscALU|Add0~19  = CARRY((\RegFile|Mux26~20_combout  & ((\RiscALU|Add0~17_combout ) # (!\RiscALU|Add0~16 ))) # (!\RegFile|Mux26~20_combout  & (\RiscALU|Add0~17_combout  & !\RiscALU|Add0~16 )))

	.dataa(\RegFile|Mux26~20_combout ),
	.datab(\RiscALU|Add0~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~16 ),
	.combout(\RiscALU|Add0~18_combout ),
	.cout(\RiscALU|Add0~19 ));
// synopsys translate_off
defparam \RiscALU|Add0~18 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N30
cycloneive_lcell_comb \RiscALU|Add0~21 (
// Equation(s):
// \RiscALU|Add0~21_combout  = (\RiscALU|Add0~20_combout  & ((\RegFile|Mux25~20_combout  & (\RiscALU|Add0~19  & VCC)) # (!\RegFile|Mux25~20_combout  & (!\RiscALU|Add0~19 )))) # (!\RiscALU|Add0~20_combout  & ((\RegFile|Mux25~20_combout  & (!\RiscALU|Add0~19 
// )) # (!\RegFile|Mux25~20_combout  & ((\RiscALU|Add0~19 ) # (GND)))))
// \RiscALU|Add0~22  = CARRY((\RiscALU|Add0~20_combout  & (!\RegFile|Mux25~20_combout  & !\RiscALU|Add0~19 )) # (!\RiscALU|Add0~20_combout  & ((!\RiscALU|Add0~19 ) # (!\RegFile|Mux25~20_combout ))))

	.dataa(\RiscALU|Add0~20_combout ),
	.datab(\RegFile|Mux25~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~19 ),
	.combout(\RiscALU|Add0~21_combout ),
	.cout(\RiscALU|Add0~22 ));
// synopsys translate_off
defparam \RiscALU|Add0~21 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N0
cycloneive_lcell_comb \RiscALU|Add0~24 (
// Equation(s):
// \RiscALU|Add0~24_combout  = ((\RiscALU|Add0~23_combout  $ (\RegFile|Mux24~20_combout  $ (!\RiscALU|Add0~22 )))) # (GND)
// \RiscALU|Add0~25  = CARRY((\RiscALU|Add0~23_combout  & ((\RegFile|Mux24~20_combout ) # (!\RiscALU|Add0~22 ))) # (!\RiscALU|Add0~23_combout  & (\RegFile|Mux24~20_combout  & !\RiscALU|Add0~22 )))

	.dataa(\RiscALU|Add0~23_combout ),
	.datab(\RegFile|Mux24~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~22 ),
	.combout(\RiscALU|Add0~24_combout ),
	.cout(\RiscALU|Add0~25 ));
// synopsys translate_off
defparam \RiscALU|Add0~24 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N4
cycloneive_lcell_comb \RiscALU|out[7]~74 (
// Equation(s):
// \RiscALU|out[7]~74_combout  = (!funct3[2] & ((!funct3[0]) # (!\ALU_in1[4]~4_combout )))

	.dataa(funct3[2]),
	.datab(\ALU_in1[4]~4_combout ),
	.datac(gnd),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|out[7]~74_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[7]~74 .lut_mask = 16'h1155;
defparam \RiscALU|out[7]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N6
cycloneive_lcell_comb \RiscALU|out[7]~75 (
// Equation(s):
// \RiscALU|out[7]~75_combout  = (funct3[0] & ((funct3[1]) # (!funct3[2])))

	.dataa(funct3[2]),
	.datab(gnd),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|out[7]~75_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[7]~75 .lut_mask = 16'hF500;
defparam \RiscALU|out[7]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N0
cycloneive_lcell_comb \RiscALU|out[7]~98 (
// Equation(s):
// \RiscALU|out[7]~98_combout  = (\RiscALU|out[7]~74_combout  & ((\RiscALU|out[7]~75_combout  & (\RiscALU|ShiftLeft0~25_combout )) # (!\RiscALU|out[7]~75_combout  & ((\RiscALU|Add0~24_combout ))))) # (!\RiscALU|out[7]~74_combout  & 
// (((!\RiscALU|out[7]~75_combout ))))

	.dataa(\RiscALU|ShiftLeft0~25_combout ),
	.datab(\RiscALU|Add0~24_combout ),
	.datac(\RiscALU|out[7]~74_combout ),
	.datad(\RiscALU|out[7]~75_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[7]~98_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[7]~98 .lut_mask = 16'hA0CF;
defparam \RiscALU|out[7]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N4
cycloneive_lcell_comb \RiscALU|out[7]~66 (
// Equation(s):
// \RiscALU|out[7]~66_combout  = (!\ALU_in1[4]~4_combout  & ((\ALU_in1[3]~34_combout ) # (\ALU_in1[2]~32_combout )))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(gnd),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\ALU_in1[2]~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[7]~66_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[7]~66 .lut_mask = 16'h5550;
defparam \RiscALU|out[7]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N24
cycloneive_lcell_comb \RiscALU|ShiftLeft0~19 (
// Equation(s):
// \RiscALU|ShiftLeft0~19_combout  = (\ALU_in1[0]~1_combout ) # ((\ALU_in1[2]~32_combout ) # (\ALU_in1[1]~3_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~19_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~19 .lut_mask = 16'hFFFC;
defparam \RiscALU|ShiftLeft0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N8
cycloneive_lcell_comb \RiscALU|ShiftRight0~66 (
// Equation(s):
// \RiscALU|ShiftRight0~66_combout  = (\ALU_in1[3]~34_combout  & (\RegFile|Mux0~20_combout  & ((!\RiscALU|ShiftLeft0~19_combout )))) # (!\ALU_in1[3]~34_combout  & (((\RiscALU|ShiftRight0~65_combout ))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(\RiscALU|ShiftRight0~65_combout ),
	.datad(\RiscALU|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~66_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~66 .lut_mask = 16'h30B8;
defparam \RiscALU|ShiftRight0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N18
cycloneive_lcell_comb \RiscALU|ShiftRight0~13 (
// Equation(s):
// \RiscALU|ShiftRight0~13_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux21~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux23~20_combout ))

	.dataa(\ALU_in1[1]~3_combout ),
	.datab(gnd),
	.datac(\RegFile|Mux23~20_combout ),
	.datad(\RegFile|Mux21~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~13_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~13 .lut_mask = 16'hFA50;
defparam \RiscALU|ShiftRight0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N16
cycloneive_lcell_comb \RiscALU|ShiftRight1~38 (
// Equation(s):
// \RiscALU|ShiftRight1~38_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight0~13_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight1~19_combout ))

	.dataa(\RiscALU|ShiftRight1~19_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~38_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~38 .lut_mask = 16'hEE22;
defparam \RiscALU|ShiftRight1~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N10
cycloneive_lcell_comb \RiscALU|out[7]~94 (
// Equation(s):
// \RiscALU|out[7]~94_combout  = (\RiscALU|out[7]~67_combout  & ((\RiscALU|out[7]~66_combout ) # ((\RiscALU|ShiftRight0~66_combout )))) # (!\RiscALU|out[7]~67_combout  & (!\RiscALU|out[7]~66_combout  & ((\RiscALU|ShiftRight1~38_combout ))))

	.dataa(\RiscALU|out[7]~67_combout ),
	.datab(\RiscALU|out[7]~66_combout ),
	.datac(\RiscALU|ShiftRight0~66_combout ),
	.datad(\RiscALU|ShiftRight1~38_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[7]~94_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[7]~94 .lut_mask = 16'hB9A8;
defparam \RiscALU|out[7]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N10
cycloneive_lcell_comb \RiscALU|ShiftRight0~10 (
// Equation(s):
// \RiscALU|ShiftRight0~10_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux17~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux19~20_combout ))

	.dataa(\RegFile|Mux19~20_combout ),
	.datab(\RegFile|Mux17~20_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~10_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~10 .lut_mask = 16'hCACA;
defparam \RiscALU|ShiftRight0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N20
cycloneive_lcell_comb \RiscALU|ShiftRight1~40 (
// Equation(s):
// \RiscALU|ShiftRight1~40_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight0~10_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight1~23_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RiscALU|ShiftRight1~23_combout ),
	.datad(\RiscALU|ShiftRight0~10_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~40_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~40 .lut_mask = 16'hFC30;
defparam \RiscALU|ShiftRight1~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N2
cycloneive_lcell_comb \RiscALU|ShiftRight0~27 (
// Equation(s):
// \RiscALU|ShiftRight0~27_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux13~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux15~20_combout ))

	.dataa(\ALU_in1[1]~3_combout ),
	.datab(gnd),
	.datac(\RegFile|Mux15~20_combout ),
	.datad(\RegFile|Mux13~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~27_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~27 .lut_mask = 16'hFA50;
defparam \RiscALU|ShiftRight0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N16
cycloneive_lcell_comb \RiscALU|ShiftRight1~39 (
// Equation(s):
// \RiscALU|ShiftRight1~39_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight0~27_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight1~21_combout )))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight0~27_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftRight1~21_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~39_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~39 .lut_mask = 16'hCFC0;
defparam \RiscALU|ShiftRight1~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N10
cycloneive_lcell_comb \RiscALU|ShiftRight0~24 (
// Equation(s):
// \RiscALU|ShiftRight0~24_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux9~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux11~20_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux11~20_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RegFile|Mux9~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~24_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~24 .lut_mask = 16'hFC0C;
defparam \RiscALU|ShiftRight0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N10
cycloneive_lcell_comb \RiscALU|ShiftRight1~29 (
// Equation(s):
// \RiscALU|ShiftRight1~29_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux10~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux12~20_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux12~20_combout ),
	.datac(\RegFile|Mux10~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~29_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~29 .lut_mask = 16'hF0CC;
defparam \RiscALU|ShiftRight1~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N30
cycloneive_lcell_comb \RiscALU|ShiftRight1~37 (
// Equation(s):
// \RiscALU|ShiftRight1~37_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight0~24_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight1~29_combout )))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight0~24_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftRight1~29_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~37_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~37 .lut_mask = 16'hCFC0;
defparam \RiscALU|ShiftRight1~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N20
cycloneive_lcell_comb \RiscALU|ShiftRight0~67 (
// Equation(s):
// \RiscALU|ShiftRight0~67_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight1~37_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight1~39_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(\RiscALU|ShiftRight1~39_combout ),
	.datad(\RiscALU|ShiftRight1~37_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~67_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~67 .lut_mask = 16'hFC30;
defparam \RiscALU|ShiftRight0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N30
cycloneive_lcell_comb \RiscALU|out[7]~95 (
// Equation(s):
// \RiscALU|out[7]~95_combout  = (\RiscALU|out[7]~94_combout  & (((\RiscALU|ShiftRight0~67_combout ) # (!\RiscALU|out[7]~66_combout )))) # (!\RiscALU|out[7]~94_combout  & (\RiscALU|ShiftRight1~40_combout  & (\RiscALU|out[7]~66_combout )))

	.dataa(\RiscALU|out[7]~94_combout ),
	.datab(\RiscALU|ShiftRight1~40_combout ),
	.datac(\RiscALU|out[7]~66_combout ),
	.datad(\RiscALU|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[7]~95_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[7]~95 .lut_mask = 16'hEA4A;
defparam \RiscALU|out[7]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N0
cycloneive_lcell_comb \RiscALU|ShiftRight1~49 (
// Equation(s):
// \RiscALU|ShiftRight1~49_combout  = (\ALU_in1[3]~34_combout  & (\RegFile|Mux0~20_combout )) # (!\ALU_in1[3]~34_combout  & ((\RiscALU|ShiftRight0~65_combout )))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(\RiscALU|ShiftRight0~65_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~49_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~49 .lut_mask = 16'hB8B8;
defparam \RiscALU|ShiftRight1~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N12
cycloneive_lcell_comb \RiscALU|out[7]~96 (
// Equation(s):
// \RiscALU|out[7]~96_combout  = (\RiscALU|out[3]~70_combout  & (((\RiscALU|out[7]~71_combout )))) # (!\RiscALU|out[3]~70_combout  & ((\RegFile|Mux24~20_combout  & ((\RiscALU|out[7]~71_combout ) # (!\ALU_in1[7]~7_combout ))) # (!\RegFile|Mux24~20_combout  & 
// (\ALU_in1[7]~7_combout ))))

	.dataa(\RegFile|Mux24~20_combout ),
	.datab(\RiscALU|out[3]~70_combout ),
	.datac(\ALU_in1[7]~7_combout ),
	.datad(\RiscALU|out[7]~71_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[7]~96_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[7]~96 .lut_mask = 16'hFE12;
defparam \RiscALU|out[7]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y47_N16
cycloneive_lcell_comb \RiscALU|out[7]~97 (
// Equation(s):
// \RiscALU|out[7]~97_combout  = (\RiscALU|out[3]~70_combout  & ((\RiscALU|out[7]~96_combout  & ((\RiscALU|ShiftRight1~49_combout ))) # (!\RiscALU|out[7]~96_combout  & (\RiscALU|out[7]~95_combout )))) # (!\RiscALU|out[3]~70_combout  & 
// (((\RiscALU|out[7]~96_combout ))))

	.dataa(\RiscALU|out[3]~70_combout ),
	.datab(\RiscALU|out[7]~95_combout ),
	.datac(\RiscALU|ShiftRight1~49_combout ),
	.datad(\RiscALU|out[7]~96_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[7]~97_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[7]~97 .lut_mask = 16'hF588;
defparam \RiscALU|out[7]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N18
cycloneive_lcell_comb \RiscALU|out~93 (
// Equation(s):
// \RiscALU|out~93_combout  = (\RegFile|Mux24~20_combout  & ((\ALU_in1_con~1_combout  & (\RegFile|Mux56~20_combout )) # (!\ALU_in1_con~1_combout  & ((\ins[27]~reg0_q )))))

	.dataa(\RegFile|Mux24~20_combout ),
	.datab(\RegFile|Mux56~20_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\ins[27]~reg0_q ),
	.cin(gnd),
	.combout(\RiscALU|out~93_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~93 .lut_mask = 16'h8A80;
defparam \RiscALU|out~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N26
cycloneive_lcell_comb \RiscALU|out[7]~99 (
// Equation(s):
// \RiscALU|out[7]~99_combout  = (funct3[2] & ((\RiscALU|out[7]~98_combout  & (\RiscALU|out[7]~97_combout )) # (!\RiscALU|out[7]~98_combout  & ((\RiscALU|out~93_combout ))))) # (!funct3[2] & (\RiscALU|out[7]~98_combout ))

	.dataa(funct3[2]),
	.datab(\RiscALU|out[7]~98_combout ),
	.datac(\RiscALU|out[7]~97_combout ),
	.datad(\RiscALU|out~93_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[7]~99_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[7]~99 .lut_mask = 16'hE6C4;
defparam \RiscALU|out[7]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N4
cycloneive_lcell_comb \update~17 (
// Equation(s):
// \update~17_combout  = (\PCcon~3_combout  & (!\Decoder2~1_combout  & ((funct3[2]) # (!funct3[1]))))

	.dataa(funct3[1]),
	.datab(\PCcon~3_combout ),
	.datac(\Decoder2~1_combout ),
	.datad(funct3[2]),
	.cin(gnd),
	.combout(\update~17_combout ),
	.cout());
// synopsys translate_off
defparam \update~17 .lut_mask = 16'h0C04;
defparam \update~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N12
cycloneive_lcell_comb \update~21 (
// Equation(s):
// \update~21_combout  = (\update~18_combout  & (((\ins[27]~reg0_q )))) # (!\update~18_combout  & (\RiscALU|out[7]~99_combout  & ((\update~17_combout ))))

	.dataa(\update~18_combout ),
	.datab(\RiscALU|out[7]~99_combout ),
	.datac(\ins[27]~reg0_q ),
	.datad(\update~17_combout ),
	.cin(gnd),
	.combout(\update~21_combout ),
	.cout());
// synopsys translate_off
defparam \update~21 .lut_mask = 16'hE4A0;
defparam \update~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N20
cycloneive_lcell_comb \update~19 (
// Equation(s):
// \update~19_combout  = (\update~18_combout  & (((\ins[25]~reg0_q )))) # (!\update~18_combout  & (\RiscALU|out[5]~84_combout  & ((\update~17_combout ))))

	.dataa(\RiscALU|out[5]~84_combout ),
	.datab(\ins[25]~reg0_q ),
	.datac(\update~18_combout ),
	.datad(\update~17_combout ),
	.cin(gnd),
	.combout(\update~19_combout ),
	.cout());
// synopsys translate_off
defparam \update~19 .lut_mask = 16'hCAC0;
defparam \update~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N8
cycloneive_lcell_comb \PC[4]~40 (
// Equation(s):
// \PC[4]~40_combout  = ((\update~16_combout  $ (\PC[4]~reg0_q  $ (!\PC[3]~39 )))) # (GND)
// \PC[4]~41  = CARRY((\update~16_combout  & ((\PC[4]~reg0_q ) # (!\PC[3]~39 ))) # (!\update~16_combout  & (\PC[4]~reg0_q  & !\PC[3]~39 )))

	.dataa(\update~16_combout ),
	.datab(\PC[4]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[3]~39 ),
	.combout(\PC[4]~40_combout ),
	.cout(\PC[4]~41 ));
// synopsys translate_off
defparam \PC[4]~40 .lut_mask = 16'h698E;
defparam \PC[4]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N10
cycloneive_lcell_comb \PC[5]~42 (
// Equation(s):
// \PC[5]~42_combout  = (\PC[5]~reg0_q  & ((\update~19_combout  & (\PC[4]~41  & VCC)) # (!\update~19_combout  & (!\PC[4]~41 )))) # (!\PC[5]~reg0_q  & ((\update~19_combout  & (!\PC[4]~41 )) # (!\update~19_combout  & ((\PC[4]~41 ) # (GND)))))
// \PC[5]~43  = CARRY((\PC[5]~reg0_q  & (!\update~19_combout  & !\PC[4]~41 )) # (!\PC[5]~reg0_q  & ((!\PC[4]~41 ) # (!\update~19_combout ))))

	.dataa(\PC[5]~reg0_q ),
	.datab(\update~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[4]~41 ),
	.combout(\PC[5]~42_combout ),
	.cout(\PC[5]~43 ));
// synopsys translate_off
defparam \PC[5]~42 .lut_mask = 16'h9617;
defparam \PC[5]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N11
dffeas \PC[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[5]~42_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[5]~reg0 .is_wysiwyg = "true";
defparam \PC[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N12
cycloneive_lcell_comb \PC[6]~44 (
// Equation(s):
// \PC[6]~44_combout  = ((\update~20_combout  $ (\PC[6]~reg0_q  $ (!\PC[5]~43 )))) # (GND)
// \PC[6]~45  = CARRY((\update~20_combout  & ((\PC[6]~reg0_q ) # (!\PC[5]~43 ))) # (!\update~20_combout  & (\PC[6]~reg0_q  & !\PC[5]~43 )))

	.dataa(\update~20_combout ),
	.datab(\PC[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[5]~43 ),
	.combout(\PC[6]~44_combout ),
	.cout(\PC[6]~45 ));
// synopsys translate_off
defparam \PC[6]~44 .lut_mask = 16'h698E;
defparam \PC[6]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N14
cycloneive_lcell_comb \PC[7]~46 (
// Equation(s):
// \PC[7]~46_combout  = (\PC[7]~reg0_q  & ((\update~21_combout  & (\PC[6]~45  & VCC)) # (!\update~21_combout  & (!\PC[6]~45 )))) # (!\PC[7]~reg0_q  & ((\update~21_combout  & (!\PC[6]~45 )) # (!\update~21_combout  & ((\PC[6]~45 ) # (GND)))))
// \PC[7]~47  = CARRY((\PC[7]~reg0_q  & (!\update~21_combout  & !\PC[6]~45 )) # (!\PC[7]~reg0_q  & ((!\PC[6]~45 ) # (!\update~21_combout ))))

	.dataa(\PC[7]~reg0_q ),
	.datab(\update~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[6]~45 ),
	.combout(\PC[7]~46_combout ),
	.cout(\PC[7]~47 ));
// synopsys translate_off
defparam \PC[7]~46 .lut_mask = 16'h9617;
defparam \PC[7]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N15
dffeas \PC[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[7]~46_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[7]~reg0 .is_wysiwyg = "true";
defparam \PC[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N30
cycloneive_lcell_comb \writeData~31 (
// Equation(s):
// \writeData~31_combout  = (\writeData~7_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [7] & ((\writeData~8_combout )))) # (!\writeData~7_combout  & (((writeReg[0]) # (!\writeData~8_combout ))))

	.dataa(\writeData~7_combout ),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.datac(writeReg[0]),
	.datad(\writeData~8_combout ),
	.cin(gnd),
	.combout(\writeData~31_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~31 .lut_mask = 16'hD855;
defparam \writeData~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N10
cycloneive_lcell_comb \Add3~10 (
// Equation(s):
// \Add3~10_combout  = (\PC[5]~reg0_q  & (!\Add3~9 )) # (!\PC[5]~reg0_q  & ((\Add3~9 ) # (GND)))
// \Add3~11  = CARRY((!\Add3~9 ) # (!\PC[5]~reg0_q ))

	.dataa(gnd),
	.datab(\PC[5]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~9 ),
	.combout(\Add3~10_combout ),
	.cout(\Add3~11 ));
// synopsys translate_off
defparam \Add3~10 .lut_mask = 16'h3C3F;
defparam \Add3~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N12
cycloneive_lcell_comb \Add3~12 (
// Equation(s):
// \Add3~12_combout  = (\PC[6]~reg0_q  & (\Add3~11  $ (GND))) # (!\PC[6]~reg0_q  & (!\Add3~11  & VCC))
// \Add3~13  = CARRY((\PC[6]~reg0_q  & !\Add3~11 ))

	.dataa(gnd),
	.datab(\PC[6]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~11 ),
	.combout(\Add3~12_combout ),
	.cout(\Add3~13 ));
// synopsys translate_off
defparam \Add3~12 .lut_mask = 16'hC30C;
defparam \Add3~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N14
cycloneive_lcell_comb \Add3~14 (
// Equation(s):
// \Add3~14_combout  = (\PC[7]~reg0_q  & (!\Add3~13 )) # (!\PC[7]~reg0_q  & ((\Add3~13 ) # (GND)))
// \Add3~15  = CARRY((!\Add3~13 ) # (!\PC[7]~reg0_q ))

	.dataa(gnd),
	.datab(\PC[7]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~13 ),
	.combout(\Add3~14_combout ),
	.cout(\Add3~15 ));
// synopsys translate_off
defparam \Add3~14 .lut_mask = 16'h3C3F;
defparam \Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N24
cycloneive_lcell_comb \writeData~32 (
// Equation(s):
// \writeData~32_combout  = (\WideOr21~3_combout  & ((\writeData~31_combout  & ((\Add3~14_combout ))) # (!\writeData~31_combout  & (\PC[7]~reg0_q )))) # (!\WideOr21~3_combout  & (((\writeData~31_combout ))))

	.dataa(\PC[7]~reg0_q ),
	.datab(\WideOr21~3_combout ),
	.datac(\writeData~31_combout ),
	.datad(\Add3~14_combout ),
	.cin(gnd),
	.combout(\writeData~32_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~32 .lut_mask = 16'hF838;
defparam \writeData~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N28
cycloneive_lcell_comb \writeData~33 (
// Equation(s):
// \writeData~33_combout  = (\writeData~21_combout  & ((\RiscALU|out[7]~99_combout ) # ((\WideOr22~3_combout  & \writeData~32_combout )))) # (!\writeData~21_combout  & (\WideOr22~3_combout  & (\writeData~32_combout )))

	.dataa(\writeData~21_combout ),
	.datab(\WideOr22~3_combout ),
	.datac(\writeData~32_combout ),
	.datad(\RiscALU|out[7]~99_combout ),
	.cin(gnd),
	.combout(\writeData~33_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~33 .lut_mask = 16'hEAC0;
defparam \writeData~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y40_N27
dffeas \RegFile|regs[14][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][7] .is_wysiwyg = "true";
defparam \RegFile|regs[14][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y40_N5
dffeas \RegFile|regs[15][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][7] .is_wysiwyg = "true";
defparam \RegFile|regs[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N3
dffeas \RegFile|regs[13][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][7] .is_wysiwyg = "true";
defparam \RegFile|regs[13][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N29
dffeas \RegFile|regs[12][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][7] .is_wysiwyg = "true";
defparam \RegFile|regs[12][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N2
cycloneive_lcell_comb \RegFile|Mux56~17 (
// Equation(s):
// \RegFile|Mux56~17_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[13][7]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[12][7]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][7]~q ),
	.datad(\RegFile|regs[12][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~17 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N4
cycloneive_lcell_comb \RegFile|Mux56~18 (
// Equation(s):
// \RegFile|Mux56~18_combout  = (readReg2[1] & ((\RegFile|Mux56~17_combout  & ((\RegFile|regs[15][7]~q ))) # (!\RegFile|Mux56~17_combout  & (\RegFile|regs[14][7]~q )))) # (!readReg2[1] & (((\RegFile|Mux56~17_combout ))))

	.dataa(\RegFile|regs[14][7]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[15][7]~q ),
	.datad(\RegFile|Mux56~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux56~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~18 .lut_mask = 16'hF388;
defparam \RegFile|Mux56~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N21
dffeas \RegFile|regs[7][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][7] .is_wysiwyg = "true";
defparam \RegFile|regs[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N11
dffeas \RegFile|regs[6][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][7] .is_wysiwyg = "true";
defparam \RegFile|regs[6][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N19
dffeas \RegFile|regs[5][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][7] .is_wysiwyg = "true";
defparam \RegFile|regs[5][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N29
dffeas \RegFile|regs[4][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][7] .is_wysiwyg = "true";
defparam \RegFile|regs[4][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N18
cycloneive_lcell_comb \RegFile|Mux56~10 (
// Equation(s):
// \RegFile|Mux56~10_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[5][7]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[4][7]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[5][7]~q ),
	.datad(\RegFile|regs[4][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~10 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N10
cycloneive_lcell_comb \RegFile|Mux56~11 (
// Equation(s):
// \RegFile|Mux56~11_combout  = (readReg2[1] & ((\RegFile|Mux56~10_combout  & (\RegFile|regs[7][7]~q )) # (!\RegFile|Mux56~10_combout  & ((\RegFile|regs[6][7]~q ))))) # (!readReg2[1] & (((\RegFile|Mux56~10_combout ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[7][7]~q ),
	.datac(\RegFile|regs[6][7]~q ),
	.datad(\RegFile|Mux56~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~11 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y33_N5
dffeas \RegFile|regs[1][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][7] .is_wysiwyg = "true";
defparam \RegFile|regs[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N8
cycloneive_lcell_comb \RegFile|Mux56~14 (
// Equation(s):
// \RegFile|Mux56~14_combout  = (readReg2[1] & ((!readReg2[0]))) # (!readReg2[1] & (\RegFile|regs[1][7]~q  & readReg2[0]))

	.dataa(gnd),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[1][7]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~14 .lut_mask = 16'h30CC;
defparam \RegFile|Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y34_N17
dffeas \RegFile|regs[2][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][7] .is_wysiwyg = "true";
defparam \RegFile|regs[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y33_N11
dffeas \RegFile|regs[3][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][7] .is_wysiwyg = "true";
defparam \RegFile|regs[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N10
cycloneive_lcell_comb \RegFile|Mux56~15 (
// Equation(s):
// \RegFile|Mux56~15_combout  = (\RegFile|Mux56~14_combout  & ((\RegFile|regs[2][7]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux56~14_combout  & (((\RegFile|regs[3][7]~q  & readReg2[1]))))

	.dataa(\RegFile|Mux56~14_combout ),
	.datab(\RegFile|regs[2][7]~q ),
	.datac(\RegFile|regs[3][7]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~15 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N27
dffeas \RegFile|regs[11][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][7] .is_wysiwyg = "true";
defparam \RegFile|regs[11][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N17
dffeas \RegFile|regs[9][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][7] .is_wysiwyg = "true";
defparam \RegFile|regs[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N27
dffeas \RegFile|regs[8][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][7] .is_wysiwyg = "true";
defparam \RegFile|regs[8][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N17
dffeas \RegFile|regs[10][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][7] .is_wysiwyg = "true";
defparam \RegFile|regs[10][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N16
cycloneive_lcell_comb \RegFile|Mux56~12 (
// Equation(s):
// \RegFile|Mux56~12_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|regs[10][7]~q ))) # (!readReg2[1] & (\RegFile|regs[8][7]~q ))))

	.dataa(\RegFile|regs[8][7]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][7]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~12 .lut_mask = 16'hFC22;
defparam \RegFile|Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N16
cycloneive_lcell_comb \RegFile|Mux56~13 (
// Equation(s):
// \RegFile|Mux56~13_combout  = (readReg2[0] & ((\RegFile|Mux56~12_combout  & (\RegFile|regs[11][7]~q )) # (!\RegFile|Mux56~12_combout  & ((\RegFile|regs[9][7]~q ))))) # (!readReg2[0] & (((\RegFile|Mux56~12_combout ))))

	.dataa(\RegFile|regs[11][7]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][7]~q ),
	.datad(\RegFile|Mux56~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~13 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N4
cycloneive_lcell_comb \RegFile|Mux56~16 (
// Equation(s):
// \RegFile|Mux56~16_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|Mux56~13_combout ))) # (!readReg2[3] & (\RegFile|Mux56~15_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux56~15_combout ),
	.datac(readReg2[3]),
	.datad(\RegFile|Mux56~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~16 .lut_mask = 16'hF4A4;
defparam \RegFile|Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N0
cycloneive_lcell_comb \RegFile|Mux56~19 (
// Equation(s):
// \RegFile|Mux56~19_combout  = (readReg2[2] & ((\RegFile|Mux56~16_combout  & (\RegFile|Mux56~18_combout )) # (!\RegFile|Mux56~16_combout  & ((\RegFile|Mux56~11_combout ))))) # (!readReg2[2] & (((\RegFile|Mux56~16_combout ))))

	.dataa(\RegFile|Mux56~18_combout ),
	.datab(\RegFile|Mux56~11_combout ),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux56~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux56~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~19 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux56~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y34_N15
dffeas \RegFile|regs[19][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][7] .is_wysiwyg = "true";
defparam \RegFile|regs[19][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N13
dffeas \RegFile|regs[27][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][7] .is_wysiwyg = "true";
defparam \RegFile|regs[27][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N12
cycloneive_lcell_comb \RegFile|Mux56~7 (
// Equation(s):
// \RegFile|Mux56~7_combout  = (readReg2[3] & (((\RegFile|regs[27][7]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[19][7]~q  & ((!readReg2[2]))))

	.dataa(\RegFile|regs[19][7]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][7]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~7 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y35_N25
dffeas \RegFile|regs[23][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][7] .is_wysiwyg = "true";
defparam \RegFile|regs[23][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y34_N1
dffeas \RegFile|regs[31][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][7] .is_wysiwyg = "true";
defparam \RegFile|regs[31][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N24
cycloneive_lcell_comb \RegFile|Mux56~8 (
// Equation(s):
// \RegFile|Mux56~8_combout  = (readReg2[2] & ((\RegFile|Mux56~7_combout  & ((\RegFile|regs[31][7]~q ))) # (!\RegFile|Mux56~7_combout  & (\RegFile|regs[23][7]~q )))) # (!readReg2[2] & (\RegFile|Mux56~7_combout ))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux56~7_combout ),
	.datac(\RegFile|regs[23][7]~q ),
	.datad(\RegFile|regs[31][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~8 .lut_mask = 16'hEC64;
defparam \RegFile|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N27
dffeas \RegFile|regs[25][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][7] .is_wysiwyg = "true";
defparam \RegFile|regs[25][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N21
dffeas \RegFile|regs[17][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][7] .is_wysiwyg = "true";
defparam \RegFile|regs[17][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N26
cycloneive_lcell_comb \RegFile|Mux56~0 (
// Equation(s):
// \RegFile|Mux56~0_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[25][7]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[17][7]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[25][7]~q ),
	.datad(\RegFile|regs[17][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~0 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N9
dffeas \RegFile|regs[21][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][7] .is_wysiwyg = "true";
defparam \RegFile|regs[21][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N23
dffeas \RegFile|regs[29][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][7] .is_wysiwyg = "true";
defparam \RegFile|regs[29][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N8
cycloneive_lcell_comb \RegFile|Mux56~1 (
// Equation(s):
// \RegFile|Mux56~1_combout  = (\RegFile|Mux56~0_combout  & (((\RegFile|regs[29][7]~q )) # (!readReg2[2]))) # (!\RegFile|Mux56~0_combout  & (readReg2[2] & (\RegFile|regs[21][7]~q )))

	.dataa(\RegFile|Mux56~0_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][7]~q ),
	.datad(\RegFile|regs[29][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~1 .lut_mask = 16'hEA62;
defparam \RegFile|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y37_N1
dffeas \RegFile|regs[30][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][7] .is_wysiwyg = "true";
defparam \RegFile|regs[30][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N25
dffeas \RegFile|regs[26][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][7] .is_wysiwyg = "true";
defparam \RegFile|regs[26][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N1
dffeas \RegFile|regs[22][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][7] .is_wysiwyg = "true";
defparam \RegFile|regs[22][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y35_N3
dffeas \RegFile|regs[18][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][7] .is_wysiwyg = "true";
defparam \RegFile|regs[18][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N0
cycloneive_lcell_comb \RegFile|Mux56~2 (
// Equation(s):
// \RegFile|Mux56~2_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[22][7]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[18][7]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[22][7]~q ),
	.datad(\RegFile|regs[18][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N24
cycloneive_lcell_comb \RegFile|Mux56~3 (
// Equation(s):
// \RegFile|Mux56~3_combout  = (readReg2[3] & ((\RegFile|Mux56~2_combout  & (\RegFile|regs[30][7]~q )) # (!\RegFile|Mux56~2_combout  & ((\RegFile|regs[26][7]~q ))))) # (!readReg2[3] & (((\RegFile|Mux56~2_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[30][7]~q ),
	.datac(\RegFile|regs[26][7]~q ),
	.datad(\RegFile|Mux56~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~3 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N29
dffeas \RegFile|regs[20][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][7] .is_wysiwyg = "true";
defparam \RegFile|regs[20][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N7
dffeas \RegFile|regs[16][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][7] .is_wysiwyg = "true";
defparam \RegFile|regs[16][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N28
cycloneive_lcell_comb \RegFile|Mux56~4 (
// Equation(s):
// \RegFile|Mux56~4_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[20][7]~q )) # (!readReg2[2] & ((\RegFile|regs[16][7]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][7]~q ),
	.datad(\RegFile|regs[16][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~4 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N5
dffeas \RegFile|regs[24][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][7] .is_wysiwyg = "true";
defparam \RegFile|regs[24][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N7
dffeas \RegFile|regs[28][7] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~33_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][7] .is_wysiwyg = "true";
defparam \RegFile|regs[28][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N4
cycloneive_lcell_comb \RegFile|Mux56~5 (
// Equation(s):
// \RegFile|Mux56~5_combout  = (readReg2[3] & ((\RegFile|Mux56~4_combout  & ((\RegFile|regs[28][7]~q ))) # (!\RegFile|Mux56~4_combout  & (\RegFile|regs[24][7]~q )))) # (!readReg2[3] & (\RegFile|Mux56~4_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux56~4_combout ),
	.datac(\RegFile|regs[24][7]~q ),
	.datad(\RegFile|regs[28][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~5 .lut_mask = 16'hEC64;
defparam \RegFile|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N16
cycloneive_lcell_comb \RegFile|Mux56~6 (
// Equation(s):
// \RegFile|Mux56~6_combout  = (readReg2[1] & ((\RegFile|Mux56~3_combout ) # ((readReg2[0])))) # (!readReg2[1] & (((!readReg2[0] & \RegFile|Mux56~5_combout ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux56~3_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux56~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~6 .lut_mask = 16'hADA8;
defparam \RegFile|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N10
cycloneive_lcell_comb \RegFile|Mux56~9 (
// Equation(s):
// \RegFile|Mux56~9_combout  = (readReg2[0] & ((\RegFile|Mux56~6_combout  & (\RegFile|Mux56~8_combout )) # (!\RegFile|Mux56~6_combout  & ((\RegFile|Mux56~1_combout ))))) # (!readReg2[0] & (((\RegFile|Mux56~6_combout ))))

	.dataa(\RegFile|Mux56~8_combout ),
	.datab(\RegFile|Mux56~1_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux56~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~9 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N4
cycloneive_lcell_comb \RegFile|Mux56~20 (
// Equation(s):
// \RegFile|Mux56~20_combout  = (readReg2[4] & ((\RegFile|Mux56~9_combout ))) # (!readReg2[4] & (\RegFile|Mux56~19_combout ))

	.dataa(\RegFile|Mux56~19_combout ),
	.datab(gnd),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux56~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux56~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux56~20 .lut_mask = 16'hFA0A;
defparam \RegFile|Mux56~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N26
cycloneive_lcell_comb \ALU_in1[7]~7 (
// Equation(s):
// \ALU_in1[7]~7_combout  = (\ALU_in1_con~1_combout  & (\RegFile|Mux56~20_combout )) # (!\ALU_in1_con~1_combout  & ((\ins[27]~reg0_q )))

	.dataa(gnd),
	.datab(\RegFile|Mux56~20_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\ins[27]~reg0_q ),
	.cin(gnd),
	.combout(\ALU_in1[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[7]~7 .lut_mask = 16'hCFC0;
defparam \ALU_in1[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N12
cycloneive_lcell_comb \RiscALU|Add0~23 (
// Equation(s):
// \RiscALU|Add0~23_combout  = \ALU_in1[7]~7_combout  $ (((\upperBit~q  & opcode[5])))

	.dataa(\upperBit~q ),
	.datab(gnd),
	.datac(opcode[5]),
	.datad(\ALU_in1[7]~7_combout ),
	.cin(gnd),
	.combout(\RiscALU|Add0~23_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~23 .lut_mask = 16'h5FA0;
defparam \RiscALU|Add0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N2
cycloneive_lcell_comb \RiscALU|Add0~27 (
// Equation(s):
// \RiscALU|Add0~27_combout  = (\RegFile|Mux23~20_combout  & ((\RiscALU|Add0~26_combout  & (\RiscALU|Add0~25  & VCC)) # (!\RiscALU|Add0~26_combout  & (!\RiscALU|Add0~25 )))) # (!\RegFile|Mux23~20_combout  & ((\RiscALU|Add0~26_combout  & (!\RiscALU|Add0~25 )) 
// # (!\RiscALU|Add0~26_combout  & ((\RiscALU|Add0~25 ) # (GND)))))
// \RiscALU|Add0~28  = CARRY((\RegFile|Mux23~20_combout  & (!\RiscALU|Add0~26_combout  & !\RiscALU|Add0~25 )) # (!\RegFile|Mux23~20_combout  & ((!\RiscALU|Add0~25 ) # (!\RiscALU|Add0~26_combout ))))

	.dataa(\RegFile|Mux23~20_combout ),
	.datab(\RiscALU|Add0~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~25 ),
	.combout(\RiscALU|Add0~27_combout ),
	.cout(\RiscALU|Add0~28 ));
// synopsys translate_off
defparam \RiscALU|Add0~27 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N4
cycloneive_lcell_comb \RiscALU|Add0~30 (
// Equation(s):
// \RiscALU|Add0~30_combout  = ((\RiscALU|Add0~29_combout  $ (\RegFile|Mux22~20_combout  $ (!\RiscALU|Add0~28 )))) # (GND)
// \RiscALU|Add0~31  = CARRY((\RiscALU|Add0~29_combout  & ((\RegFile|Mux22~20_combout ) # (!\RiscALU|Add0~28 ))) # (!\RiscALU|Add0~29_combout  & (\RegFile|Mux22~20_combout  & !\RiscALU|Add0~28 )))

	.dataa(\RiscALU|Add0~29_combout ),
	.datab(\RegFile|Mux22~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~28 ),
	.combout(\RiscALU|Add0~30_combout ),
	.cout(\RiscALU|Add0~31 ));
// synopsys translate_off
defparam \RiscALU|Add0~30 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N22
cycloneive_lcell_comb \RiscALU|out[9]~259 (
// Equation(s):
// \RiscALU|out[9]~259_combout  = (funct3[0] & (!\ALU_in1[4]~4_combout  & (\RiscALU|ShiftLeft0~33_combout ))) # (!funct3[0] & (((\RiscALU|Add0~30_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|ShiftLeft0~33_combout ),
	.datac(\RiscALU|Add0~30_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|out[9]~259_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[9]~259 .lut_mask = 16'h44F0;
defparam \RiscALU|out[9]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N30
cycloneive_lcell_comb \RiscALU|Equal0~25 (
// Equation(s):
// \RiscALU|Equal0~25_combout  = \RegFile|Mux22~20_combout  $ (((\ALU_in1_con~1_combout  & (\RegFile|Mux54~20_combout )) # (!\ALU_in1_con~1_combout  & ((\ins[29]~reg0_q )))))

	.dataa(\RegFile|Mux22~20_combout ),
	.datab(\ALU_in1_con~1_combout ),
	.datac(\RegFile|Mux54~20_combout ),
	.datad(\ins[29]~reg0_q ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~25_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~25 .lut_mask = 16'h596A;
defparam \RiscALU|Equal0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N24
cycloneive_lcell_comb \RiscALU|ShiftRight1~11 (
// Equation(s):
// \RiscALU|ShiftRight1~11_combout  = (\ALU_in1[0]~1_combout  & ((\RegFile|Mux1~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux2~20_combout ))

	.dataa(\RegFile|Mux2~20_combout ),
	.datab(\RegFile|Mux1~20_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~11_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~11 .lut_mask = 16'hCACA;
defparam \RiscALU|ShiftRight1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N22
cycloneive_lcell_comb \RiscALU|ShiftRight0~42 (
// Equation(s):
// \RiscALU|ShiftRight0~42_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux0~20_combout  & (!\ALU_in1[0]~1_combout ))) # (!\ALU_in1[1]~3_combout  & (((\RiscALU|ShiftRight1~11_combout ))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~42_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~42 .lut_mask = 16'h3B08;
defparam \RiscALU|ShiftRight0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N20
cycloneive_lcell_comb \RiscALU|ShiftRight0~19 (
// Equation(s):
// \RiscALU|ShiftRight0~19_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux4~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux6~20_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux6~20_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RegFile|Mux4~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~19_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~19 .lut_mask = 16'hFC0C;
defparam \RiscALU|ShiftRight0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N14
cycloneive_lcell_comb \RiscALU|ShiftRight0~38 (
// Equation(s):
// \RiscALU|ShiftRight0~38_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight1~13_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight0~19_combout )))

	.dataa(\RiscALU|ShiftRight1~13_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~38_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~38 .lut_mask = 16'hBB88;
defparam \RiscALU|ShiftRight0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N0
cycloneive_lcell_comb \RiscALU|ShiftRight0~69 (
// Equation(s):
// \RiscALU|ShiftRight0~69_combout  = (!\ALU_in1[3]~34_combout  & ((\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight0~42_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~38_combout )))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftRight0~42_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~69_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~69 .lut_mask = 16'h4540;
defparam \RiscALU|ShiftRight0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N0
cycloneive_lcell_comb \RiscALU|ShiftRight0~9 (
// Equation(s):
// \RiscALU|ShiftRight0~9_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux16~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux18~20_combout )))

	.dataa(gnd),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\RegFile|Mux16~20_combout ),
	.datad(\RegFile|Mux18~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~9_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~9 .lut_mask = 16'hF3C0;
defparam \RiscALU|ShiftRight0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N8
cycloneive_lcell_comb \RiscALU|ShiftRight0~35 (
// Equation(s):
// \RiscALU|ShiftRight0~35_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight1~9_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight0~9_combout )))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight1~9_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~35_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~35 .lut_mask = 16'hCFC0;
defparam \RiscALU|ShiftRight0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N8
cycloneive_lcell_comb \RiscALU|ShiftRight0~12 (
// Equation(s):
// \RiscALU|ShiftRight0~12_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux20~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux22~20_combout )))

	.dataa(\RegFile|Mux20~20_combout ),
	.datab(\RegFile|Mux22~20_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~12_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~12 .lut_mask = 16'hACAC;
defparam \RiscALU|ShiftRight0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N10
cycloneive_lcell_comb \RiscALU|ShiftRight0~36 (
// Equation(s):
// \RiscALU|ShiftRight0~36_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight1~10_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight0~12_combout )))

	.dataa(\RiscALU|ShiftRight1~10_combout ),
	.datab(gnd),
	.datac(\RiscALU|ShiftRight0~12_combout ),
	.datad(\ALU_in1[0]~1_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~36_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~36 .lut_mask = 16'hAAF0;
defparam \RiscALU|ShiftRight0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N20
cycloneive_lcell_comb \RiscALU|ShiftRight0~37 (
// Equation(s):
// \RiscALU|ShiftRight0~37_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight0~35_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~36_combout )))

	.dataa(\RiscALU|ShiftRight0~35_combout ),
	.datab(\RiscALU|ShiftRight0~36_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~37_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~37 .lut_mask = 16'hACAC;
defparam \RiscALU|ShiftRight0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N30
cycloneive_lcell_comb \RiscALU|out[9]~106 (
// Equation(s):
// \RiscALU|out[9]~106_combout  = (\ALU_in1[4]~4_combout  & ((\RiscALU|ShiftRight0~69_combout ) # ((\RiscALU|out[13]~100_combout )))) # (!\ALU_in1[4]~4_combout  & (((\RiscALU|ShiftRight0~37_combout  & !\RiscALU|out[13]~100_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|ShiftRight0~69_combout ),
	.datac(\RiscALU|ShiftRight0~37_combout ),
	.datad(\RiscALU|out[13]~100_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[9]~106_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[9]~106 .lut_mask = 16'hAAD8;
defparam \RiscALU|out[9]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N0
cycloneive_lcell_comb \RiscALU|ShiftRight0~23 (
// Equation(s):
// \RiscALU|ShiftRight0~23_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux8~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux10~20_combout ))

	.dataa(\RegFile|Mux10~20_combout ),
	.datab(gnd),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RegFile|Mux8~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~23_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~23 .lut_mask = 16'hFA0A;
defparam \RiscALU|ShiftRight0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N24
cycloneive_lcell_comb \RiscALU|ShiftRight0~39 (
// Equation(s):
// \RiscALU|ShiftRight0~39_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight1~15_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight0~23_combout )))

	.dataa(\RiscALU|ShiftRight1~15_combout ),
	.datab(gnd),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftRight0~23_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~39_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~39 .lut_mask = 16'hAFA0;
defparam \RiscALU|ShiftRight0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N26
cycloneive_lcell_comb \RiscALU|ShiftRight1~16 (
// Equation(s):
// \RiscALU|ShiftRight1~16_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux11~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux13~20_combout )))

	.dataa(\ALU_in1[1]~3_combout ),
	.datab(\RegFile|Mux11~20_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux13~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~16_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~16 .lut_mask = 16'hDD88;
defparam \RiscALU|ShiftRight1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N24
cycloneive_lcell_comb \RiscALU|ShiftRight0~26 (
// Equation(s):
// \RiscALU|ShiftRight0~26_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux12~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux14~20_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux12~20_combout ),
	.datac(\RegFile|Mux14~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~26_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~26 .lut_mask = 16'hCCF0;
defparam \RiscALU|ShiftRight0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N12
cycloneive_lcell_comb \RiscALU|ShiftRight0~40 (
// Equation(s):
// \RiscALU|ShiftRight0~40_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight1~16_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight0~26_combout )))

	.dataa(\RiscALU|ShiftRight1~16_combout ),
	.datab(\RiscALU|ShiftRight0~26_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~40_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~40 .lut_mask = 16'hACAC;
defparam \RiscALU|ShiftRight0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N16
cycloneive_lcell_comb \RiscALU|ShiftRight0~41 (
// Equation(s):
// \RiscALU|ShiftRight0~41_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight0~39_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~40_combout )))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight0~39_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftRight0~40_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~41_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~41 .lut_mask = 16'hCFC0;
defparam \RiscALU|ShiftRight0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N10
cycloneive_lcell_comb \RiscALU|ShiftRight1~12 (
// Equation(s):
// \RiscALU|ShiftRight1~12_combout  = (\ALU_in1[2]~32_combout  & ((\ALU_in1[1]~3_combout  & (\RegFile|Mux0~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RiscALU|ShiftRight1~11_combout )))))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RiscALU|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~12_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~12 .lut_mask = 16'h8A80;
defparam \RiscALU|ShiftRight1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N8
cycloneive_lcell_comb \RiscALU|ShiftRight1~14 (
// Equation(s):
// \RiscALU|ShiftRight1~14_combout  = (\RiscALU|ShiftRight1~12_combout ) # ((\RiscALU|ShiftRight0~38_combout  & !\ALU_in1[2]~32_combout ))

	.dataa(\RiscALU|ShiftRight0~38_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftRight1~12_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~14_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~14 .lut_mask = 16'hFF22;
defparam \RiscALU|ShiftRight1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N8
cycloneive_lcell_comb \RiscALU|ShiftRight1~51 (
// Equation(s):
// \RiscALU|ShiftRight1~51_combout  = (\ALU_in1[3]~34_combout  & ((\RegFile|Mux0~20_combout ))) # (!\ALU_in1[3]~34_combout  & (\RiscALU|ShiftRight1~14_combout ))

	.dataa(\RiscALU|ShiftRight1~14_combout ),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~51_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~51 .lut_mask = 16'hCACA;
defparam \RiscALU|ShiftRight1~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N12
cycloneive_lcell_comb \RiscALU|out[9]~107 (
// Equation(s):
// \RiscALU|out[9]~107_combout  = (\RiscALU|out[13]~100_combout  & ((\RiscALU|out[9]~106_combout  & ((\RiscALU|ShiftRight1~51_combout ))) # (!\RiscALU|out[9]~106_combout  & (\RiscALU|ShiftRight0~41_combout )))) # (!\RiscALU|out[13]~100_combout  & 
// (\RiscALU|out[9]~106_combout ))

	.dataa(\RiscALU|out[13]~100_combout ),
	.datab(\RiscALU|out[9]~106_combout ),
	.datac(\RiscALU|ShiftRight0~41_combout ),
	.datad(\RiscALU|ShiftRight1~51_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[9]~107_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[9]~107 .lut_mask = 16'hEC64;
defparam \RiscALU|out[9]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N0
cycloneive_lcell_comb \RiscALU|out[9]~108 (
// Equation(s):
// \RiscALU|out[9]~108_combout  = (funct3[1] & (funct3[0])) # (!funct3[1] & ((funct3[0] & ((\RiscALU|out[9]~107_combout ))) # (!funct3[0] & (\RiscALU|Equal0~25_combout ))))

	.dataa(funct3[1]),
	.datab(funct3[0]),
	.datac(\RiscALU|Equal0~25_combout ),
	.datad(\RiscALU|out[9]~107_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[9]~108_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[9]~108 .lut_mask = 16'hDC98;
defparam \RiscALU|out[9]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N10
cycloneive_lcell_comb \RiscALU|out[9]~109 (
// Equation(s):
// \RiscALU|out[9]~109_combout  = (funct3[1] & ((\RegFile|Mux22~20_combout  & ((\ALU_in1[9]~9_combout ) # (!\RiscALU|out[9]~108_combout ))) # (!\RegFile|Mux22~20_combout  & (\ALU_in1[9]~9_combout  & !\RiscALU|out[9]~108_combout )))) # (!funct3[1] & 
// (((\RiscALU|out[9]~108_combout ))))

	.dataa(\RegFile|Mux22~20_combout ),
	.datab(\ALU_in1[9]~9_combout ),
	.datac(funct3[1]),
	.datad(\RiscALU|out[9]~108_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[9]~109_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[9]~109 .lut_mask = 16'h8FE0;
defparam \RiscALU|out[9]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N20
cycloneive_lcell_comb \RiscALU|out[9]~110 (
// Equation(s):
// \RiscALU|out[9]~110_combout  = (funct3[2] & (((\RiscALU|out[9]~109_combout )))) # (!funct3[2] & (\RiscALU|out[9]~259_combout  & (!funct3[1])))

	.dataa(funct3[2]),
	.datab(\RiscALU|out[9]~259_combout ),
	.datac(funct3[1]),
	.datad(\RiscALU|out[9]~109_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[9]~110_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[9]~110 .lut_mask = 16'hAE04;
defparam \RiscALU|out[9]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N28
cycloneive_lcell_comb \update~22 (
// Equation(s):
// \update~22_combout  = (!\S[4]~reg0_q  & (!\S[5]~reg0_q  & \PCcon~2_combout ))

	.dataa(\S[4]~reg0_q ),
	.datab(gnd),
	.datac(\S[5]~reg0_q ),
	.datad(\PCcon~2_combout ),
	.cin(gnd),
	.combout(\update~22_combout ),
	.cout());
// synopsys translate_off
defparam \update~22 .lut_mask = 16'h0500;
defparam \update~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N28
cycloneive_lcell_comb \update~24 (
// Equation(s):
// \update~24_combout  = (\update~18_combout  & (((\ins[29]~reg0_q )))) # (!\update~18_combout  & (\RiscALU|out[9]~110_combout  & (\update~22_combout )))

	.dataa(\RiscALU|out[9]~110_combout ),
	.datab(\update~22_combout ),
	.datac(\ins[29]~reg0_q ),
	.datad(\update~18_combout ),
	.cin(gnd),
	.combout(\update~24_combout ),
	.cout());
// synopsys translate_off
defparam \update~24 .lut_mask = 16'hF088;
defparam \update~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N26
cycloneive_lcell_comb \update~23 (
// Equation(s):
// \update~23_combout  = (\update~18_combout  & (((\ins[28]~reg0_q )))) # (!\update~18_combout  & (\RiscALU|out[8]~105_combout  & ((\update~22_combout ))))

	.dataa(\RiscALU|out[8]~105_combout ),
	.datab(\update~18_combout ),
	.datac(\ins[28]~reg0_q ),
	.datad(\update~22_combout ),
	.cin(gnd),
	.combout(\update~23_combout ),
	.cout());
// synopsys translate_off
defparam \update~23 .lut_mask = 16'hE2C0;
defparam \update~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N16
cycloneive_lcell_comb \PC[8]~48 (
// Equation(s):
// \PC[8]~48_combout  = ((\update~23_combout  $ (\PC[8]~reg0_q  $ (!\PC[7]~47 )))) # (GND)
// \PC[8]~49  = CARRY((\update~23_combout  & ((\PC[8]~reg0_q ) # (!\PC[7]~47 ))) # (!\update~23_combout  & (\PC[8]~reg0_q  & !\PC[7]~47 )))

	.dataa(\update~23_combout ),
	.datab(\PC[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[7]~47 ),
	.combout(\PC[8]~48_combout ),
	.cout(\PC[8]~49 ));
// synopsys translate_off
defparam \PC[8]~48 .lut_mask = 16'h698E;
defparam \PC[8]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N17
dffeas \PC[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[8]~48_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[8]~reg0 .is_wysiwyg = "true";
defparam \PC[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N18
cycloneive_lcell_comb \PC[9]~50 (
// Equation(s):
// \PC[9]~50_combout  = (\update~24_combout  & ((\PC[9]~reg0_q  & (\PC[8]~49  & VCC)) # (!\PC[9]~reg0_q  & (!\PC[8]~49 )))) # (!\update~24_combout  & ((\PC[9]~reg0_q  & (!\PC[8]~49 )) # (!\PC[9]~reg0_q  & ((\PC[8]~49 ) # (GND)))))
// \PC[9]~51  = CARRY((\update~24_combout  & (!\PC[9]~reg0_q  & !\PC[8]~49 )) # (!\update~24_combout  & ((!\PC[8]~49 ) # (!\PC[9]~reg0_q ))))

	.dataa(\update~24_combout ),
	.datab(\PC[9]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[8]~49 ),
	.combout(\PC[9]~50_combout ),
	.cout(\PC[9]~51 ));
// synopsys translate_off
defparam \PC[9]~50 .lut_mask = 16'h9617;
defparam \PC[9]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N19
dffeas \PC[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[9]~50_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[9]~reg0 .is_wysiwyg = "true";
defparam \PC[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N16
cycloneive_lcell_comb \Add3~16 (
// Equation(s):
// \Add3~16_combout  = (\PC[8]~reg0_q  & (\Add3~15  $ (GND))) # (!\PC[8]~reg0_q  & (!\Add3~15  & VCC))
// \Add3~17  = CARRY((\PC[8]~reg0_q  & !\Add3~15 ))

	.dataa(gnd),
	.datab(\PC[8]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~15 ),
	.combout(\Add3~16_combout ),
	.cout(\Add3~17 ));
// synopsys translate_off
defparam \Add3~16 .lut_mask = 16'hC30C;
defparam \Add3~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N18
cycloneive_lcell_comb \Add3~18 (
// Equation(s):
// \Add3~18_combout  = (\PC[9]~reg0_q  & (!\Add3~17 )) # (!\PC[9]~reg0_q  & ((\Add3~17 ) # (GND)))
// \Add3~19  = CARRY((!\Add3~17 ) # (!\PC[9]~reg0_q ))

	.dataa(\PC[9]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~17 ),
	.combout(\Add3~18_combout ),
	.cout(\Add3~19 ));
// synopsys translate_off
defparam \Add3~18 .lut_mask = 16'h5A5F;
defparam \Add3~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N10
cycloneive_lcell_comb \writeData~135 (
// Equation(s):
// \writeData~135_combout  = (\S[5]~reg0_q ) # ((\WideOr21~2_combout ) # ((\S[4]~reg0_q ) # (!\WideOr24~0_combout )))

	.dataa(\S[5]~reg0_q ),
	.datab(\WideOr21~2_combout ),
	.datac(\S[4]~reg0_q ),
	.datad(\WideOr24~0_combout ),
	.cin(gnd),
	.combout(\writeData~135_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~135 .lut_mask = 16'hFEFF;
defparam \writeData~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N30
cycloneive_lcell_comb \writeData~34 (
// Equation(s):
// \writeData~34_combout  = (funct3[0] & (!funct3[1])) # (!funct3[0] & (funct3[1] & !funct3[2]))

	.dataa(funct3[0]),
	.datab(funct3[1]),
	.datac(funct3[2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\writeData~34_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~34 .lut_mask = 16'h2626;
defparam \writeData~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N16
cycloneive_lcell_comb \writeData~35 (
// Equation(s):
// \writeData~35_combout  = (\ins~0_combout  & ((\WideOr21~2_combout ) # ((\writeData~34_combout  & \WideOr24~0_combout ))))

	.dataa(\writeData~34_combout ),
	.datab(\WideOr21~2_combout ),
	.datac(\ins~0_combout ),
	.datad(\WideOr24~0_combout ),
	.cin(gnd),
	.combout(\writeData~35_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~35 .lut_mask = 16'hE0C0;
defparam \writeData~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N30
cycloneive_lcell_comb \writeData~42 (
// Equation(s):
// \writeData~42_combout  = (\writeData~135_combout  & ((\writeData~35_combout  & (\PC[9]~reg0_q )) # (!\writeData~35_combout  & ((writeReg[2]))))) # (!\writeData~135_combout  & (((\writeData~35_combout ))))

	.dataa(\writeData~135_combout ),
	.datab(\PC[9]~reg0_q ),
	.datac(writeReg[2]),
	.datad(\writeData~35_combout ),
	.cin(gnd),
	.combout(\writeData~42_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~42 .lut_mask = 16'hDDA0;
defparam \writeData~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N18
cycloneive_lcell_comb \writeData~36 (
// Equation(s):
// \writeData~36_combout  = (!\writeData~135_combout  & ((\writeData~35_combout ) # ((!funct3[0] & !funct3[2]))))

	.dataa(funct3[0]),
	.datab(\writeData~135_combout ),
	.datac(funct3[2]),
	.datad(\writeData~35_combout ),
	.cin(gnd),
	.combout(\writeData~36_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~36 .lut_mask = 16'h3301;
defparam \writeData~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N0
cycloneive_lcell_comb \writeData~43 (
// Equation(s):
// \writeData~43_combout  = (\writeData~42_combout  & (((\RiscRam|altsyncram_component|auto_generated|q_a [9]) # (!\writeData~36_combout )))) # (!\writeData~42_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [7] & ((\writeData~36_combout ))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [9]),
	.datac(\writeData~42_combout ),
	.datad(\writeData~36_combout ),
	.cin(gnd),
	.combout(\writeData~43_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~43 .lut_mask = 16'hCAF0;
defparam \writeData~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N4
cycloneive_lcell_comb \writeData~39 (
// Equation(s):
// \writeData~39_combout  = (\WideOr21~3_combout  & (\Decoder4~3_combout  & ((\writeData~135_combout ) # (!\Decoder4~1_combout )))) # (!\WideOr21~3_combout  & (((\writeData~135_combout )) # (!\Decoder4~1_combout )))

	.dataa(\WideOr21~3_combout ),
	.datab(\Decoder4~1_combout ),
	.datac(\writeData~135_combout ),
	.datad(\Decoder4~3_combout ),
	.cin(gnd),
	.combout(\writeData~39_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~39 .lut_mask = 16'hF351;
defparam \writeData~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N12
cycloneive_lcell_comb \writeData~136 (
// Equation(s):
// \writeData~136_combout  = (\S[5]~reg0_q ) # (((\S[4]~reg0_q ) # (\Decoder4~3_combout )) # (!\WideOr21~2_combout ))

	.dataa(\S[5]~reg0_q ),
	.datab(\WideOr21~2_combout ),
	.datac(\S[4]~reg0_q ),
	.datad(\Decoder4~3_combout ),
	.cin(gnd),
	.combout(\writeData~136_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~136 .lut_mask = 16'hFFFB;
defparam \writeData~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N26
cycloneive_lcell_comb \writeData~44 (
// Equation(s):
// \writeData~44_combout  = (\Add3~18_combout  & (((\writeData~43_combout  & \writeData~39_combout )) # (!\writeData~136_combout ))) # (!\Add3~18_combout  & (\writeData~43_combout  & (\writeData~39_combout )))

	.dataa(\Add3~18_combout ),
	.datab(\writeData~43_combout ),
	.datac(\writeData~39_combout ),
	.datad(\writeData~136_combout ),
	.cin(gnd),
	.combout(\writeData~44_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~44 .lut_mask = 16'hC0EA;
defparam \writeData~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N26
cycloneive_lcell_comb \writeData~45 (
// Equation(s):
// \writeData~45_combout  = (\WideOr22~3_combout  & (\writeData~44_combout )) # (!\WideOr22~3_combout  & (((!\Decoder2~1_combout  & \RiscALU|out[9]~110_combout ))))

	.dataa(\writeData~44_combout ),
	.datab(\WideOr22~3_combout ),
	.datac(\Decoder2~1_combout ),
	.datad(\RiscALU|out[9]~110_combout ),
	.cin(gnd),
	.combout(\writeData~45_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~45 .lut_mask = 16'h8B88;
defparam \writeData~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y38_N19
dffeas \RegFile|regs[4][9] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~45_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][9] .is_wysiwyg = "true";
defparam \RegFile|regs[4][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N18
cycloneive_lcell_comb \RegFile|Mux22~10 (
// Equation(s):
// \RegFile|Mux22~10_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[5][9]~q ))) # (!readReg1[0] & (\RegFile|regs[4][9]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[4][9]~q ),
	.datad(\RegFile|regs[5][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~10 .lut_mask = 16'hDC98;
defparam \RegFile|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N26
cycloneive_lcell_comb \RegFile|Mux22~11 (
// Equation(s):
// \RegFile|Mux22~11_combout  = (\RegFile|Mux22~10_combout  & (((\RegFile|regs[7][9]~q )) # (!readReg1[1]))) # (!\RegFile|Mux22~10_combout  & (readReg1[1] & ((\RegFile|regs[6][9]~q ))))

	.dataa(\RegFile|Mux22~10_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][9]~q ),
	.datad(\RegFile|regs[6][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~11 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N16
cycloneive_lcell_comb \RegFile|Mux22~14 (
// Equation(s):
// \RegFile|Mux22~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][9]~q )) # (!readReg1[1] & ((\RegFile|regs[1][9]~q )))))

	.dataa(\RegFile|regs[3][9]~q ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[1][9]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~14 .lut_mask = 16'h88C0;
defparam \RegFile|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N28
cycloneive_lcell_comb \RegFile|Mux22~15 (
// Equation(s):
// \RegFile|Mux22~15_combout  = (\RegFile|Mux22~14_combout ) # ((readReg1[1] & (\RegFile|regs[2][9]~q  & !readReg1[0])))

	.dataa(\RegFile|Mux22~14_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[2][9]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~15 .lut_mask = 16'hAAEA;
defparam \RegFile|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N26
cycloneive_lcell_comb \RegFile|Mux22~12 (
// Equation(s):
// \RegFile|Mux22~12_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|regs[10][9]~q ))) # (!readReg1[1] & (\RegFile|regs[8][9]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[8][9]~q ),
	.datad(\RegFile|regs[10][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~12 .lut_mask = 16'hDC98;
defparam \RegFile|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N6
cycloneive_lcell_comb \RegFile|Mux22~13 (
// Equation(s):
// \RegFile|Mux22~13_combout  = (\RegFile|Mux22~12_combout  & (((\RegFile|regs[11][9]~q )) # (!readReg1[0]))) # (!\RegFile|Mux22~12_combout  & (readReg1[0] & ((\RegFile|regs[9][9]~q ))))

	.dataa(\RegFile|Mux22~12_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][9]~q ),
	.datad(\RegFile|regs[9][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~13 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N14
cycloneive_lcell_comb \RegFile|Mux22~16 (
// Equation(s):
// \RegFile|Mux22~16_combout  = (readReg1[3] & (((readReg1[2]) # (\RegFile|Mux22~13_combout )))) # (!readReg1[3] & (\RegFile|Mux22~15_combout  & (!readReg1[2])))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux22~15_combout ),
	.datac(readReg1[2]),
	.datad(\RegFile|Mux22~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~16 .lut_mask = 16'hAEA4;
defparam \RegFile|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N2
cycloneive_lcell_comb \RegFile|Mux22~17 (
// Equation(s):
// \RegFile|Mux22~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][9]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][9]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][9]~q ),
	.datad(\RegFile|regs[13][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N12
cycloneive_lcell_comb \RegFile|Mux22~18 (
// Equation(s):
// \RegFile|Mux22~18_combout  = (readReg1[1] & ((\RegFile|Mux22~17_combout  & (\RegFile|regs[15][9]~q )) # (!\RegFile|Mux22~17_combout  & ((\RegFile|regs[14][9]~q ))))) # (!readReg1[1] & (((\RegFile|Mux22~17_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[15][9]~q ),
	.datac(\RegFile|regs[14][9]~q ),
	.datad(\RegFile|Mux22~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~18 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N24
cycloneive_lcell_comb \RegFile|Mux22~19 (
// Equation(s):
// \RegFile|Mux22~19_combout  = (\RegFile|Mux22~16_combout  & (((\RegFile|Mux22~18_combout ) # (!readReg1[2])))) # (!\RegFile|Mux22~16_combout  & (\RegFile|Mux22~11_combout  & (readReg1[2])))

	.dataa(\RegFile|Mux22~11_combout ),
	.datab(\RegFile|Mux22~16_combout ),
	.datac(readReg1[2]),
	.datad(\RegFile|Mux22~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~19 .lut_mask = 16'hEC2C;
defparam \RegFile|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N2
cycloneive_lcell_comb \RegFile|Mux22~0 (
// Equation(s):
// \RegFile|Mux22~0_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[25][9]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[17][9]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[17][9]~q ),
	.datad(\RegFile|regs[25][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~0 .lut_mask = 16'hBA98;
defparam \RegFile|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N28
cycloneive_lcell_comb \RegFile|Mux22~1 (
// Equation(s):
// \RegFile|Mux22~1_combout  = (readReg1[2] & ((\RegFile|Mux22~0_combout  & ((\RegFile|regs[29][9]~q ))) # (!\RegFile|Mux22~0_combout  & (\RegFile|regs[21][9]~q )))) # (!readReg1[2] & (((\RegFile|Mux22~0_combout ))))

	.dataa(\RegFile|regs[21][9]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[29][9]~q ),
	.datad(\RegFile|Mux22~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~1 .lut_mask = 16'hF388;
defparam \RegFile|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N10
cycloneive_lcell_comb \RegFile|Mux22~4 (
// Equation(s):
// \RegFile|Mux22~4_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[20][9]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[16][9]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][9]~q ),
	.datad(\RegFile|regs[20][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N16
cycloneive_lcell_comb \RegFile|Mux22~5 (
// Equation(s):
// \RegFile|Mux22~5_combout  = (\RegFile|Mux22~4_combout  & (((\RegFile|regs[28][9]~q ) # (!readReg1[3])))) # (!\RegFile|Mux22~4_combout  & (\RegFile|regs[24][9]~q  & ((readReg1[3]))))

	.dataa(\RegFile|regs[24][9]~q ),
	.datab(\RegFile|Mux22~4_combout ),
	.datac(\RegFile|regs[28][9]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~5 .lut_mask = 16'hE2CC;
defparam \RegFile|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N28
cycloneive_lcell_comb \RegFile|Mux22~2 (
// Equation(s):
// \RegFile|Mux22~2_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[22][9]~q ))) # (!readReg1[2] & (\RegFile|regs[18][9]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][9]~q ),
	.datad(\RegFile|regs[22][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N16
cycloneive_lcell_comb \RegFile|Mux22~3 (
// Equation(s):
// \RegFile|Mux22~3_combout  = (\RegFile|Mux22~2_combout  & (((\RegFile|regs[30][9]~q )) # (!readReg1[3]))) # (!\RegFile|Mux22~2_combout  & (readReg1[3] & ((\RegFile|regs[26][9]~q ))))

	.dataa(\RegFile|Mux22~2_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[30][9]~q ),
	.datad(\RegFile|regs[26][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~3 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N26
cycloneive_lcell_comb \RegFile|Mux22~6 (
// Equation(s):
// \RegFile|Mux22~6_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|Mux22~3_combout ))) # (!readReg1[1] & (\RegFile|Mux22~5_combout ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|Mux22~5_combout ),
	.datad(\RegFile|Mux22~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~6 .lut_mask = 16'hDC98;
defparam \RegFile|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N6
cycloneive_lcell_comb \RegFile|Mux22~7 (
// Equation(s):
// \RegFile|Mux22~7_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[27][9]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[19][9]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[19][9]~q ),
	.datad(\RegFile|regs[27][9]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N22
cycloneive_lcell_comb \RegFile|Mux22~8 (
// Equation(s):
// \RegFile|Mux22~8_combout  = (\RegFile|Mux22~7_combout  & (((\RegFile|regs[31][9]~q ) # (!readReg1[2])))) # (!\RegFile|Mux22~7_combout  & (\RegFile|regs[23][9]~q  & ((readReg1[2]))))

	.dataa(\RegFile|Mux22~7_combout ),
	.datab(\RegFile|regs[23][9]~q ),
	.datac(\RegFile|regs[31][9]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~8 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N4
cycloneive_lcell_comb \RegFile|Mux22~9 (
// Equation(s):
// \RegFile|Mux22~9_combout  = (readReg1[0] & ((\RegFile|Mux22~6_combout  & ((\RegFile|Mux22~8_combout ))) # (!\RegFile|Mux22~6_combout  & (\RegFile|Mux22~1_combout )))) # (!readReg1[0] & (((\RegFile|Mux22~6_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux22~1_combout ),
	.datac(\RegFile|Mux22~6_combout ),
	.datad(\RegFile|Mux22~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~9 .lut_mask = 16'hF858;
defparam \RegFile|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N22
cycloneive_lcell_comb \RegFile|Mux22~20 (
// Equation(s):
// \RegFile|Mux22~20_combout  = (readReg1[4] & ((\RegFile|Mux22~9_combout ))) # (!readReg1[4] & (\RegFile|Mux22~19_combout ))

	.dataa(gnd),
	.datab(readReg1[4]),
	.datac(\RegFile|Mux22~19_combout ),
	.datad(\RegFile|Mux22~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux22~20 .lut_mask = 16'hFC30;
defparam \RegFile|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N2
cycloneive_lcell_comb \RiscALU|ShiftRight1~19 (
// Equation(s):
// \RiscALU|ShiftRight1~19_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux22~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux24~20_combout )))

	.dataa(\RegFile|Mux22~20_combout ),
	.datab(gnd),
	.datac(\RegFile|Mux24~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~19_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~19 .lut_mask = 16'hAAF0;
defparam \RiscALU|ShiftRight1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N24
cycloneive_lcell_comb \RiscALU|ShiftRight1~18 (
// Equation(s):
// \RiscALU|ShiftRight1~18_combout  = (!\ALU_in1[0]~1_combout  & ((\ALU_in1[1]~3_combout  & (\RegFile|Mux23~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux25~20_combout )))))

	.dataa(\RegFile|Mux23~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RegFile|Mux25~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~18_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~18 .lut_mask = 16'h2230;
defparam \RiscALU|ShiftRight1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N28
cycloneive_lcell_comb \RiscALU|ShiftRight1~20 (
// Equation(s):
// \RiscALU|ShiftRight1~20_combout  = (\RiscALU|ShiftRight1~18_combout ) # ((\ALU_in1[0]~1_combout  & \RiscALU|ShiftRight1~19_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RiscALU|ShiftRight1~19_combout ),
	.datad(\RiscALU|ShiftRight1~18_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~20_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~20 .lut_mask = 16'hFFC0;
defparam \RiscALU|ShiftRight1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N16
cycloneive_lcell_comb \RiscALU|ShiftRight0~61 (
// Equation(s):
// \RiscALU|ShiftRight0~61_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight1~26_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight1~28_combout ))

	.dataa(\RiscALU|ShiftRight1~28_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(\RiscALU|ShiftRight1~26_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~61_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~61 .lut_mask = 16'hE2E2;
defparam \RiscALU|ShiftRight0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N28
cycloneive_lcell_comb \RiscALU|ShiftRight0~63 (
// Equation(s):
// \RiscALU|ShiftRight0~63_combout  = (\ALU_in1[3]~34_combout  & (((!\ALU_in1[2]~32_combout  & \RiscALU|ShiftRight0~62_combout )))) # (!\ALU_in1[3]~34_combout  & (\RiscALU|ShiftRight0~61_combout ))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftRight0~61_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftRight0~62_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~63_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~63 .lut_mask = 16'h4E44;
defparam \RiscALU|ShiftRight0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N22
cycloneive_lcell_comb \RiscALU|out[6]~87 (
// Equation(s):
// \RiscALU|out[6]~87_combout  = (\RiscALU|out[7]~67_combout  & (((\RiscALU|ShiftRight0~63_combout ) # (\RiscALU|out[7]~66_combout )))) # (!\RiscALU|out[7]~67_combout  & (\RiscALU|ShiftRight1~20_combout  & ((!\RiscALU|out[7]~66_combout ))))

	.dataa(\RiscALU|ShiftRight1~20_combout ),
	.datab(\RiscALU|ShiftRight0~63_combout ),
	.datac(\RiscALU|out[7]~67_combout ),
	.datad(\RiscALU|out[7]~66_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[6]~87_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[6]~87 .lut_mask = 16'hF0CA;
defparam \RiscALU|out[6]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N28
cycloneive_lcell_comb \RiscALU|ShiftRight1~30 (
// Equation(s):
// \RiscALU|ShiftRight1~30_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight1~29_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight1~16_combout ))

	.dataa(\RiscALU|ShiftRight1~16_combout ),
	.datab(gnd),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftRight1~29_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~30_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~30 .lut_mask = 16'hFA0A;
defparam \RiscALU|ShiftRight1~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N8
cycloneive_lcell_comb \RiscALU|ShiftRight0~64 (
// Equation(s):
// \RiscALU|ShiftRight0~64_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight1~30_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight1~22_combout )))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight1~30_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftRight1~22_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~64_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~64 .lut_mask = 16'hCFC0;
defparam \RiscALU|ShiftRight0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N18
cycloneive_lcell_comb \RiscALU|out[6]~88 (
// Equation(s):
// \RiscALU|out[6]~88_combout  = (\RiscALU|out[6]~87_combout  & (((\RiscALU|ShiftRight0~64_combout ) # (!\RiscALU|out[7]~66_combout )))) # (!\RiscALU|out[6]~87_combout  & (\RiscALU|ShiftRight1~24_combout  & ((\RiscALU|out[7]~66_combout ))))

	.dataa(\RiscALU|out[6]~87_combout ),
	.datab(\RiscALU|ShiftRight1~24_combout ),
	.datac(\RiscALU|ShiftRight0~64_combout ),
	.datad(\RiscALU|out[7]~66_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[6]~88_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[6]~88 .lut_mask = 16'hE4AA;
defparam \RiscALU|out[6]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N20
cycloneive_lcell_comb \RiscALU|Equal0~2 (
// Equation(s):
// \RiscALU|Equal0~2_combout  = \RegFile|Mux25~20_combout  $ (((\ALU_in1_con~1_combout  & (\RegFile|Mux57~20_combout )) # (!\ALU_in1_con~1_combout  & ((\ins[26]~reg0_q )))))

	.dataa(\RegFile|Mux25~20_combout ),
	.datab(\RegFile|Mux57~20_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\ins[26]~reg0_q ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~2 .lut_mask = 16'h656A;
defparam \RiscALU|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N4
cycloneive_lcell_comb \RiscALU|out[6]~89 (
// Equation(s):
// \RiscALU|out[6]~89_combout  = (\RiscALU|out[7]~71_combout  & (\RiscALU|out[3]~70_combout )) # (!\RiscALU|out[7]~71_combout  & ((\RiscALU|out[3]~70_combout  & (\RiscALU|out[6]~88_combout )) # (!\RiscALU|out[3]~70_combout  & ((\RiscALU|Equal0~2_combout 
// )))))

	.dataa(\RiscALU|out[7]~71_combout ),
	.datab(\RiscALU|out[3]~70_combout ),
	.datac(\RiscALU|out[6]~88_combout ),
	.datad(\RiscALU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[6]~89_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[6]~89 .lut_mask = 16'hD9C8;
defparam \RiscALU|out[6]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N26
cycloneive_lcell_comb \RiscALU|ShiftRight1~47 (
// Equation(s):
// \RiscALU|ShiftRight1~47_combout  = (\ALU_in1[3]~34_combout  & ((\RiscALU|ShiftLeft0~19_combout  & (\RegFile|Mux0~20_combout )) # (!\RiscALU|ShiftLeft0~19_combout  & ((\RegFile|Mux1~20_combout )))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(\RegFile|Mux1~20_combout ),
	.datad(\RiscALU|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~47_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~47 .lut_mask = 16'h88C0;
defparam \RiscALU|ShiftRight1~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N12
cycloneive_lcell_comb \RiscALU|ShiftRight1~48 (
// Equation(s):
// \RiscALU|ShiftRight1~48_combout  = (\RiscALU|ShiftRight1~47_combout ) # ((\RiscALU|ShiftRight0~61_combout  & !\ALU_in1[3]~34_combout ))

	.dataa(\RiscALU|ShiftRight0~61_combout ),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(\RiscALU|ShiftRight1~47_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~48_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~48 .lut_mask = 16'hF2F2;
defparam \RiscALU|ShiftRight1~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N6
cycloneive_lcell_comb \RiscALU|out[6]~90 (
// Equation(s):
// \RiscALU|out[6]~90_combout  = (\RiscALU|out[6]~89_combout  & (((\RiscALU|ShiftRight1~48_combout ) # (!\RiscALU|out[7]~71_combout )))) # (!\RiscALU|out[6]~89_combout  & (\RiscALU|out~86_combout  & ((\RiscALU|out[7]~71_combout ))))

	.dataa(\RiscALU|out~86_combout ),
	.datab(\RiscALU|out[6]~89_combout ),
	.datac(\RiscALU|ShiftRight1~48_combout ),
	.datad(\RiscALU|out[7]~71_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[6]~90_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[6]~90 .lut_mask = 16'hE2CC;
defparam \RiscALU|out[6]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N30
cycloneive_lcell_comb \RiscALU|ShiftLeft0~20 (
// Equation(s):
// \RiscALU|ShiftLeft0~20_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux27~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux25~20_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\RegFile|Mux25~20_combout ),
	.datad(\RegFile|Mux27~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~20_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~20 .lut_mask = 16'hFC30;
defparam \RiscALU|ShiftLeft0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N16
cycloneive_lcell_comb \RiscALU|ShiftLeft0~21 (
// Equation(s):
// \RiscALU|ShiftLeft0~21_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~15_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~20_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RiscALU|ShiftLeft0~20_combout ),
	.datad(\RiscALU|ShiftLeft0~15_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~21_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~21 .lut_mask = 16'hFC30;
defparam \RiscALU|ShiftLeft0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N2
cycloneive_lcell_comb \RiscALU|ShiftLeft0~22 (
// Equation(s):
// \RiscALU|ShiftLeft0~22_combout  = (!\ALU_in1[3]~34_combout  & ((\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~7_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~21_combout )))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(\RiscALU|ShiftLeft0~7_combout ),
	.datad(\RiscALU|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~22_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~22 .lut_mask = 16'h5140;
defparam \RiscALU|ShiftLeft0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N30
cycloneive_lcell_comb \RiscALU|out[6]~91 (
// Equation(s):
// \RiscALU|out[6]~91_combout  = (\RiscALU|out[7]~75_combout  & (((\RiscALU|out[7]~74_combout  & \RiscALU|ShiftLeft0~22_combout )))) # (!\RiscALU|out[7]~75_combout  & ((\RiscALU|Add0~21_combout ) # ((!\RiscALU|out[7]~74_combout ))))

	.dataa(\RiscALU|out[7]~75_combout ),
	.datab(\RiscALU|Add0~21_combout ),
	.datac(\RiscALU|out[7]~74_combout ),
	.datad(\RiscALU|ShiftLeft0~22_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[6]~91_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[6]~91 .lut_mask = 16'hE545;
defparam \RiscALU|out[6]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N0
cycloneive_lcell_comb \RiscALU|out~85 (
// Equation(s):
// \RiscALU|out~85_combout  = (\RegFile|Mux25~20_combout  & ((\ALU_in1_con~1_combout  & (\RegFile|Mux57~20_combout )) # (!\ALU_in1_con~1_combout  & ((\ins[26]~reg0_q )))))

	.dataa(\RegFile|Mux25~20_combout ),
	.datab(\RegFile|Mux57~20_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\ins[26]~reg0_q ),
	.cin(gnd),
	.combout(\RiscALU|out~85_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~85 .lut_mask = 16'h8A80;
defparam \RiscALU|out~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N16
cycloneive_lcell_comb \RiscALU|out[6]~92 (
// Equation(s):
// \RiscALU|out[6]~92_combout  = (\RiscALU|out[6]~91_combout  & ((\RiscALU|out[6]~90_combout ) # ((!funct3[2])))) # (!\RiscALU|out[6]~91_combout  & (((funct3[2] & \RiscALU|out~85_combout ))))

	.dataa(\RiscALU|out[6]~90_combout ),
	.datab(\RiscALU|out[6]~91_combout ),
	.datac(funct3[2]),
	.datad(\RiscALU|out~85_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[6]~92_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[6]~92 .lut_mask = 16'hBC8C;
defparam \RiscALU|out[6]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N2
cycloneive_lcell_comb \wrData[5]~5 (
// Equation(s):
// \wrData[5]~5_combout  = (!funct3[2] & (\RegFile|Mux58~20_combout  & ((!funct3[1]) # (!funct3[0]))))

	.dataa(funct3[0]),
	.datab(funct3[2]),
	.datac(funct3[1]),
	.datad(\RegFile|Mux58~20_combout ),
	.cin(gnd),
	.combout(\wrData[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[5]~5 .lut_mask = 16'h1300;
defparam \wrData[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N8
cycloneive_lcell_comb \wrData[6]~6 (
// Equation(s):
// \wrData[6]~6_combout  = (!funct3[2] & (\RegFile|Mux57~20_combout  & ((!funct3[1]) # (!funct3[0]))))

	.dataa(funct3[2]),
	.datab(funct3[0]),
	.datac(\RegFile|Mux57~20_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\wrData[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[6]~6 .lut_mask = 16'h1050;
defparam \wrData[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N22
cycloneive_lcell_comb \wrData[7]~7 (
// Equation(s):
// \wrData[7]~7_combout  = (!funct3[2] & (\RegFile|Mux56~20_combout  & ((!funct3[0]) # (!funct3[1]))))

	.dataa(funct3[2]),
	.datab(\RegFile|Mux56~20_combout ),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[7]~7 .lut_mask = 16'h0444;
defparam \wrData[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N26
cycloneive_lcell_comb \wrData[8]~8 (
// Equation(s):
// \wrData[8]~8_combout  = (\RegFile|Mux55~20_combout  & (!funct3[2] & (funct3[0] $ (funct3[1]))))

	.dataa(\RegFile|Mux55~20_combout ),
	.datab(funct3[0]),
	.datac(funct3[2]),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\wrData[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[8]~8 .lut_mask = 16'h0208;
defparam \wrData[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N4
cycloneive_lcell_comb \wrData[9]~9 (
// Equation(s):
// \wrData[9]~9_combout  = (!funct3[2] & (\RegFile|Mux54~20_combout  & (funct3[1] $ (funct3[0]))))

	.dataa(funct3[1]),
	.datab(funct3[2]),
	.datac(\RegFile|Mux54~20_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[9]~9 .lut_mask = 16'h1020;
defparam \wrData[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N10
cycloneive_lcell_comb \wrData[10]~10 (
// Equation(s):
// \wrData[10]~10_combout  = (!funct3[2] & (\RegFile|Mux53~20_combout  & (funct3[1] $ (funct3[0]))))

	.dataa(funct3[2]),
	.datab(funct3[1]),
	.datac(\RegFile|Mux53~20_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[10]~10 .lut_mask = 16'h1040;
defparam \wrData[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N4
cycloneive_lcell_comb \wrData[11]~11 (
// Equation(s):
// \wrData[11]~11_combout  = (!funct3[2] & (\RegFile|Mux52~20_combout  & (funct3[1] $ (funct3[0]))))

	.dataa(funct3[2]),
	.datab(\RegFile|Mux52~20_combout ),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[11]~11 .lut_mask = 16'h0440;
defparam \wrData[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y33_N23
dffeas \RegFile|regs[19][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][12] .is_wysiwyg = "true";
defparam \RegFile|regs[19][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y33_N5
dffeas \RegFile|regs[23][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][12] .is_wysiwyg = "true";
defparam \RegFile|regs[23][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N4
cycloneive_lcell_comb \RegFile|Mux51~7 (
// Equation(s):
// \RegFile|Mux51~7_combout  = (readReg2[2] & (((\RegFile|regs[23][12]~q ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|regs[19][12]~q  & ((!readReg2[3]))))

	.dataa(\RegFile|regs[19][12]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][12]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~7 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N3
dffeas \RegFile|regs[31][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][12] .is_wysiwyg = "true";
defparam \RegFile|regs[31][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N25
dffeas \RegFile|regs[27][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][12] .is_wysiwyg = "true";
defparam \RegFile|regs[27][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N24
cycloneive_lcell_comb \RegFile|Mux51~8 (
// Equation(s):
// \RegFile|Mux51~8_combout  = (\RegFile|Mux51~7_combout  & ((\RegFile|regs[31][12]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux51~7_combout  & (((\RegFile|regs[27][12]~q  & readReg2[3]))))

	.dataa(\RegFile|Mux51~7_combout ),
	.datab(\RegFile|regs[31][12]~q ),
	.datac(\RegFile|regs[27][12]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~8 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y33_N1
dffeas \RegFile|regs[28][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][12] .is_wysiwyg = "true";
defparam \RegFile|regs[28][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N15
dffeas \RegFile|regs[20][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][12] .is_wysiwyg = "true";
defparam \RegFile|regs[20][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N7
dffeas \RegFile|regs[16][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][12] .is_wysiwyg = "true";
defparam \RegFile|regs[16][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N29
dffeas \RegFile|regs[24][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][12] .is_wysiwyg = "true";
defparam \RegFile|regs[24][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N28
cycloneive_lcell_comb \RegFile|Mux51~4 (
// Equation(s):
// \RegFile|Mux51~4_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[24][12]~q ))) # (!readReg2[3] & (\RegFile|regs[16][12]~q ))))

	.dataa(\RegFile|regs[16][12]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[24][12]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~4 .lut_mask = 16'hFC22;
defparam \RegFile|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N14
cycloneive_lcell_comb \RegFile|Mux51~5 (
// Equation(s):
// \RegFile|Mux51~5_combout  = (readReg2[2] & ((\RegFile|Mux51~4_combout  & (\RegFile|regs[28][12]~q )) # (!\RegFile|Mux51~4_combout  & ((\RegFile|regs[20][12]~q ))))) # (!readReg2[2] & (((\RegFile|Mux51~4_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[28][12]~q ),
	.datac(\RegFile|regs[20][12]~q ),
	.datad(\RegFile|Mux51~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~5 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N27
dffeas \RegFile|regs[30][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][12] .is_wysiwyg = "true";
defparam \RegFile|regs[30][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N1
dffeas \RegFile|regs[26][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][12] .is_wysiwyg = "true";
defparam \RegFile|regs[26][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N11
dffeas \RegFile|regs[18][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][12] .is_wysiwyg = "true";
defparam \RegFile|regs[18][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N0
cycloneive_lcell_comb \RegFile|Mux51~2 (
// Equation(s):
// \RegFile|Mux51~2_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[26][12]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[18][12]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[26][12]~q ),
	.datad(\RegFile|regs[18][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N25
dffeas \RegFile|regs[22][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][12] .is_wysiwyg = "true";
defparam \RegFile|regs[22][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N24
cycloneive_lcell_comb \RegFile|Mux51~3 (
// Equation(s):
// \RegFile|Mux51~3_combout  = (\RegFile|Mux51~2_combout  & ((\RegFile|regs[30][12]~q ) # ((!readReg2[2])))) # (!\RegFile|Mux51~2_combout  & (((\RegFile|regs[22][12]~q  & readReg2[2]))))

	.dataa(\RegFile|regs[30][12]~q ),
	.datab(\RegFile|Mux51~2_combout ),
	.datac(\RegFile|regs[22][12]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~3 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N10
cycloneive_lcell_comb \RegFile|Mux51~6 (
// Equation(s):
// \RegFile|Mux51~6_combout  = (readReg2[1] & (((readReg2[0]) # (\RegFile|Mux51~3_combout )))) # (!readReg2[1] & (\RegFile|Mux51~5_combout  & (!readReg2[0])))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux51~5_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux51~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~6 .lut_mask = 16'hAEA4;
defparam \RegFile|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N25
dffeas \RegFile|regs[21][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][12] .is_wysiwyg = "true";
defparam \RegFile|regs[21][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N11
dffeas \RegFile|regs[17][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][12] .is_wysiwyg = "true";
defparam \RegFile|regs[17][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N24
cycloneive_lcell_comb \RegFile|Mux51~0 (
// Equation(s):
// \RegFile|Mux51~0_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[21][12]~q )) # (!readReg2[2] & ((\RegFile|regs[17][12]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][12]~q ),
	.datad(\RegFile|regs[17][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~0 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y33_N27
dffeas \RegFile|regs[25][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][12] .is_wysiwyg = "true";
defparam \RegFile|regs[25][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y33_N13
dffeas \RegFile|regs[29][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][12] .is_wysiwyg = "true";
defparam \RegFile|regs[29][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N26
cycloneive_lcell_comb \RegFile|Mux51~1 (
// Equation(s):
// \RegFile|Mux51~1_combout  = (readReg2[3] & ((\RegFile|Mux51~0_combout  & ((\RegFile|regs[29][12]~q ))) # (!\RegFile|Mux51~0_combout  & (\RegFile|regs[25][12]~q )))) # (!readReg2[3] & (\RegFile|Mux51~0_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux51~0_combout ),
	.datac(\RegFile|regs[25][12]~q ),
	.datad(\RegFile|regs[29][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~1 .lut_mask = 16'hEC64;
defparam \RegFile|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N14
cycloneive_lcell_comb \RegFile|Mux51~9 (
// Equation(s):
// \RegFile|Mux51~9_combout  = (readReg2[0] & ((\RegFile|Mux51~6_combout  & (\RegFile|Mux51~8_combout )) # (!\RegFile|Mux51~6_combout  & ((\RegFile|Mux51~1_combout ))))) # (!readReg2[0] & (((\RegFile|Mux51~6_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux51~8_combout ),
	.datac(\RegFile|Mux51~6_combout ),
	.datad(\RegFile|Mux51~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~9 .lut_mask = 16'hDAD0;
defparam \RegFile|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N25
dffeas \RegFile|regs[14][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][12] .is_wysiwyg = "true";
defparam \RegFile|regs[14][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y42_N27
dffeas \RegFile|regs[15][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][12] .is_wysiwyg = "true";
defparam \RegFile|regs[15][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N15
dffeas \RegFile|regs[13][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][12] .is_wysiwyg = "true";
defparam \RegFile|regs[13][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y40_N25
dffeas \RegFile|regs[12][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][12] .is_wysiwyg = "true";
defparam \RegFile|regs[12][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N14
cycloneive_lcell_comb \RegFile|Mux51~17 (
// Equation(s):
// \RegFile|Mux51~17_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[13][12]~q )) # (!readReg2[0] & ((\RegFile|regs[12][12]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[13][12]~q ),
	.datad(\RegFile|regs[12][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~17 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N26
cycloneive_lcell_comb \RegFile|Mux51~18 (
// Equation(s):
// \RegFile|Mux51~18_combout  = (readReg2[1] & ((\RegFile|Mux51~17_combout  & ((\RegFile|regs[15][12]~q ))) # (!\RegFile|Mux51~17_combout  & (\RegFile|regs[14][12]~q )))) # (!readReg2[1] & (((\RegFile|Mux51~17_combout ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[14][12]~q ),
	.datac(\RegFile|regs[15][12]~q ),
	.datad(\RegFile|Mux51~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux51~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~18 .lut_mask = 16'hF588;
defparam \RegFile|Mux51~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N1
dffeas \RegFile|regs[3][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][12] .is_wysiwyg = "true";
defparam \RegFile|regs[3][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N19
dffeas \RegFile|regs[1][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][12] .is_wysiwyg = "true";
defparam \RegFile|regs[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N0
cycloneive_lcell_comb \RegFile|Mux51~14 (
// Equation(s):
// \RegFile|Mux51~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][12]~q )) # (!readReg2[1] & ((\RegFile|regs[1][12]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[3][12]~q ),
	.datad(\RegFile|regs[1][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~14 .lut_mask = 16'hA280;
defparam \RegFile|Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N13
dffeas \RegFile|regs[2][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][12] .is_wysiwyg = "true";
defparam \RegFile|regs[2][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N4
cycloneive_lcell_comb \RegFile|Mux51~15 (
// Equation(s):
// \RegFile|Mux51~15_combout  = (\RegFile|Mux51~14_combout ) # ((readReg2[1] & (!readReg2[0] & \RegFile|regs[2][12]~q )))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|Mux51~14_combout ),
	.datad(\RegFile|regs[2][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~15 .lut_mask = 16'hF2F0;
defparam \RegFile|Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y37_N3
dffeas \RegFile|regs[7][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][12] .is_wysiwyg = "true";
defparam \RegFile|regs[7][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y37_N1
dffeas \RegFile|regs[6][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][12] .is_wysiwyg = "true";
defparam \RegFile|regs[6][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N15
dffeas \RegFile|regs[4][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][12] .is_wysiwyg = "true";
defparam \RegFile|regs[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N13
dffeas \RegFile|regs[5][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][12] .is_wysiwyg = "true";
defparam \RegFile|regs[5][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N12
cycloneive_lcell_comb \RegFile|Mux51~12 (
// Equation(s):
// \RegFile|Mux51~12_combout  = (readReg2[1] & (((readReg2[0])))) # (!readReg2[1] & ((readReg2[0] & ((\RegFile|regs[5][12]~q ))) # (!readReg2[0] & (\RegFile|regs[4][12]~q ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[4][12]~q ),
	.datac(\RegFile|regs[5][12]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~12 .lut_mask = 16'hFA44;
defparam \RegFile|Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N0
cycloneive_lcell_comb \RegFile|Mux51~13 (
// Equation(s):
// \RegFile|Mux51~13_combout  = (readReg2[1] & ((\RegFile|Mux51~12_combout  & (\RegFile|regs[7][12]~q )) # (!\RegFile|Mux51~12_combout  & ((\RegFile|regs[6][12]~q ))))) # (!readReg2[1] & (((\RegFile|Mux51~12_combout ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[7][12]~q ),
	.datac(\RegFile|regs[6][12]~q ),
	.datad(\RegFile|Mux51~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~13 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N14
cycloneive_lcell_comb \RegFile|Mux51~16 (
// Equation(s):
// \RegFile|Mux51~16_combout  = (readReg2[2] & (((\RegFile|Mux51~13_combout ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|Mux51~15_combout  & ((!readReg2[3]))))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux51~15_combout ),
	.datac(\RegFile|Mux51~13_combout ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~16 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N7
dffeas \RegFile|regs[11][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][12] .is_wysiwyg = "true";
defparam \RegFile|regs[11][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N13
dffeas \RegFile|regs[9][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][12] .is_wysiwyg = "true";
defparam \RegFile|regs[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N29
dffeas \RegFile|regs[10][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][12] .is_wysiwyg = "true";
defparam \RegFile|regs[10][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N28
cycloneive_lcell_comb \RegFile|Mux51~10 (
// Equation(s):
// \RegFile|Mux51~10_combout  = (readReg2[1] & (((\RegFile|regs[10][12]~q ) # (readReg2[0])))) # (!readReg2[1] & (\RegFile|regs[8][12]~q  & ((!readReg2[0]))))

	.dataa(\RegFile|regs[8][12]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][12]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~10 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N12
cycloneive_lcell_comb \RegFile|Mux51~11 (
// Equation(s):
// \RegFile|Mux51~11_combout  = (readReg2[0] & ((\RegFile|Mux51~10_combout  & (\RegFile|regs[11][12]~q )) # (!\RegFile|Mux51~10_combout  & ((\RegFile|regs[9][12]~q ))))) # (!readReg2[0] & (((\RegFile|Mux51~10_combout ))))

	.dataa(\RegFile|regs[11][12]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][12]~q ),
	.datad(\RegFile|Mux51~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N0
cycloneive_lcell_comb \RegFile|Mux51~19 (
// Equation(s):
// \RegFile|Mux51~19_combout  = (\RegFile|Mux51~16_combout  & ((\RegFile|Mux51~18_combout ) # ((!readReg2[3])))) # (!\RegFile|Mux51~16_combout  & (((\RegFile|Mux51~11_combout  & readReg2[3]))))

	.dataa(\RegFile|Mux51~18_combout ),
	.datab(\RegFile|Mux51~16_combout ),
	.datac(\RegFile|Mux51~11_combout ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux51~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~19 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux51~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N18
cycloneive_lcell_comb \RegFile|Mux51~20 (
// Equation(s):
// \RegFile|Mux51~20_combout  = (readReg2[4] & (\RegFile|Mux51~9_combout )) # (!readReg2[4] & ((\RegFile|Mux51~19_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux51~9_combout ),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux51~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux51~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux51~20 .lut_mask = 16'hCFC0;
defparam \RegFile|Mux51~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N0
cycloneive_lcell_comb \wrData[12]~12 (
// Equation(s):
// \wrData[12]~12_combout  = (!funct3[2] & (\RegFile|Mux51~20_combout  & (funct3[0] $ (funct3[1]))))

	.dataa(funct3[0]),
	.datab(funct3[2]),
	.datac(funct3[1]),
	.datad(\RegFile|Mux51~20_combout ),
	.cin(gnd),
	.combout(\wrData[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[12]~12 .lut_mask = 16'h1200;
defparam \wrData[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N4
cycloneive_lcell_comb \RegFile|regs[15][13]~feeder (
// Equation(s):
// \RegFile|regs[15][13]~feeder_combout  = \writeData~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\writeData~65_combout ),
	.cin(gnd),
	.combout(\RegFile|regs[15][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[15][13]~feeder .lut_mask = 16'hFF00;
defparam \RegFile|regs[15][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N5
dffeas \RegFile|regs[15][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|regs[15][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][13] .is_wysiwyg = "true";
defparam \RegFile|regs[15][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N27
dffeas \RegFile|regs[12][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][13] .is_wysiwyg = "true";
defparam \RegFile|regs[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y40_N25
dffeas \RegFile|regs[13][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][13] .is_wysiwyg = "true";
defparam \RegFile|regs[13][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N24
cycloneive_lcell_comb \RegFile|Mux50~17 (
// Equation(s):
// \RegFile|Mux50~17_combout  = (readReg2[0] & (((\RegFile|regs[13][13]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[12][13]~q  & ((!readReg2[1]))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[12][13]~q ),
	.datac(\RegFile|regs[13][13]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~17 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N21
dffeas \RegFile|regs[14][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][13] .is_wysiwyg = "true";
defparam \RegFile|regs[14][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N30
cycloneive_lcell_comb \RegFile|Mux50~18 (
// Equation(s):
// \RegFile|Mux50~18_combout  = (readReg2[1] & ((\RegFile|Mux50~17_combout  & (\RegFile|regs[15][13]~q )) # (!\RegFile|Mux50~17_combout  & ((\RegFile|regs[14][13]~q ))))) # (!readReg2[1] & (((\RegFile|Mux50~17_combout ))))

	.dataa(\RegFile|regs[15][13]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|Mux50~17_combout ),
	.datad(\RegFile|regs[14][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux50~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~18 .lut_mask = 16'hBCB0;
defparam \RegFile|Mux50~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y36_N23
dffeas \RegFile|regs[1][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][13] .is_wysiwyg = "true";
defparam \RegFile|regs[1][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y36_N29
dffeas \RegFile|regs[3][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][13] .is_wysiwyg = "true";
defparam \RegFile|regs[3][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N28
cycloneive_lcell_comb \RegFile|Mux50~14 (
// Equation(s):
// \RegFile|Mux50~14_combout  = (readReg2[0] & ((readReg2[1] & ((\RegFile|regs[3][13]~q ))) # (!readReg2[1] & (\RegFile|regs[1][13]~q ))))

	.dataa(\RegFile|regs[1][13]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][13]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~14 .lut_mask = 16'hC088;
defparam \RegFile|Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y36_N15
dffeas \RegFile|regs[2][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][13] .is_wysiwyg = "true";
defparam \RegFile|regs[2][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N20
cycloneive_lcell_comb \RegFile|Mux50~15 (
// Equation(s):
// \RegFile|Mux50~15_combout  = (\RegFile|Mux50~14_combout ) # ((readReg2[1] & (!readReg2[0] & \RegFile|regs[2][13]~q )))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux50~14_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|regs[2][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~15 .lut_mask = 16'hCECC;
defparam \RegFile|Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N17
dffeas \RegFile|regs[10][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][13] .is_wysiwyg = "true";
defparam \RegFile|regs[10][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y39_N19
dffeas \RegFile|regs[8][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][13] .is_wysiwyg = "true";
defparam \RegFile|regs[8][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N16
cycloneive_lcell_comb \RegFile|Mux50~12 (
// Equation(s):
// \RegFile|Mux50~12_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & (\RegFile|regs[10][13]~q )) # (!readReg2[1] & ((\RegFile|regs[8][13]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][13]~q ),
	.datad(\RegFile|regs[8][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~12 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N9
dffeas \RegFile|regs[9][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][13] .is_wysiwyg = "true";
defparam \RegFile|regs[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y39_N3
dffeas \RegFile|regs[11][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][13] .is_wysiwyg = "true";
defparam \RegFile|regs[11][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N8
cycloneive_lcell_comb \RegFile|Mux50~13 (
// Equation(s):
// \RegFile|Mux50~13_combout  = (\RegFile|Mux50~12_combout  & (((\RegFile|regs[11][13]~q )) # (!readReg2[0]))) # (!\RegFile|Mux50~12_combout  & (readReg2[0] & (\RegFile|regs[9][13]~q )))

	.dataa(\RegFile|Mux50~12_combout ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][13]~q ),
	.datad(\RegFile|regs[11][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~13 .lut_mask = 16'hEA62;
defparam \RegFile|Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N22
cycloneive_lcell_comb \RegFile|Mux50~16 (
// Equation(s):
// \RegFile|Mux50~16_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|Mux50~13_combout ))) # (!readReg2[3] & (\RegFile|Mux50~15_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux50~15_combout ),
	.datac(\RegFile|Mux50~13_combout ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~16 .lut_mask = 16'hFA44;
defparam \RegFile|Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N11
dffeas \RegFile|regs[7][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][13] .is_wysiwyg = "true";
defparam \RegFile|regs[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y37_N29
dffeas \RegFile|regs[6][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][13] .is_wysiwyg = "true";
defparam \RegFile|regs[6][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N25
dffeas \RegFile|regs[5][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][13] .is_wysiwyg = "true";
defparam \RegFile|regs[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y37_N11
dffeas \RegFile|regs[4][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][13] .is_wysiwyg = "true";
defparam \RegFile|regs[4][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N24
cycloneive_lcell_comb \RegFile|Mux50~10 (
// Equation(s):
// \RegFile|Mux50~10_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[5][13]~q )) # (!readReg2[0] & ((\RegFile|regs[4][13]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][13]~q ),
	.datad(\RegFile|regs[4][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~10 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N28
cycloneive_lcell_comb \RegFile|Mux50~11 (
// Equation(s):
// \RegFile|Mux50~11_combout  = (readReg2[1] & ((\RegFile|Mux50~10_combout  & (\RegFile|regs[7][13]~q )) # (!\RegFile|Mux50~10_combout  & ((\RegFile|regs[6][13]~q ))))) # (!readReg2[1] & (((\RegFile|Mux50~10_combout ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[7][13]~q ),
	.datac(\RegFile|regs[6][13]~q ),
	.datad(\RegFile|Mux50~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~11 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N24
cycloneive_lcell_comb \RegFile|Mux50~19 (
// Equation(s):
// \RegFile|Mux50~19_combout  = (readReg2[2] & ((\RegFile|Mux50~16_combout  & (\RegFile|Mux50~18_combout )) # (!\RegFile|Mux50~16_combout  & ((\RegFile|Mux50~11_combout ))))) # (!readReg2[2] & (((\RegFile|Mux50~16_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux50~18_combout ),
	.datac(\RegFile|Mux50~16_combout ),
	.datad(\RegFile|Mux50~11_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux50~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~19 .lut_mask = 16'hDAD0;
defparam \RegFile|Mux50~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N26
cycloneive_lcell_comb \ALU_in1[13]~12 (
// Equation(s):
// \ALU_in1[13]~12_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & (\RegFile|Mux50~9_combout )) # (!readReg2[4] & ((\RegFile|Mux50~19_combout )))))

	.dataa(readReg2[4]),
	.datab(\ALU_in1_con~1_combout ),
	.datac(\RegFile|Mux50~9_combout ),
	.datad(\RegFile|Mux50~19_combout ),
	.cin(gnd),
	.combout(\ALU_in1[13]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[13]~12 .lut_mask = 16'hC480;
defparam \ALU_in1[13]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N18
cycloneive_lcell_comb \RiscALU|out~132 (
// Equation(s):
// \RiscALU|out~132_combout  = (\RegFile|Mux18~20_combout  & ((opcode[5] & ((\ALU_in1[13]~12_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\ALU_in1[13]~12_combout ),
	.datac(opcode[5]),
	.datad(\RegFile|Mux18~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~132_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~132 .lut_mask = 16'hCA00;
defparam \RiscALU|out~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N12
cycloneive_lcell_comb \RiscALU|ShiftRight0~58 (
// Equation(s):
// \RiscALU|ShiftRight0~58_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~38_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight0~39_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight0~39_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~58_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~58 .lut_mask = 16'hFC0C;
defparam \RiscALU|ShiftRight0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N30
cycloneive_lcell_comb \RiscALU|ShiftRight0~74 (
// Equation(s):
// \RiscALU|ShiftRight0~74_combout  = (!\ALU_in1[3]~34_combout  & (\RiscALU|ShiftRight0~42_combout  & !\ALU_in1[2]~32_combout ))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftRight0~42_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~74_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~74 .lut_mask = 16'h0404;
defparam \RiscALU|ShiftRight0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N18
cycloneive_lcell_comb \RiscALU|ShiftRight0~60 (
// Equation(s):
// \RiscALU|ShiftRight0~60_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~40_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight0~35_combout ))

	.dataa(\RiscALU|ShiftRight0~35_combout ),
	.datab(gnd),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftRight0~40_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~60_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~60 .lut_mask = 16'hFA0A;
defparam \RiscALU|ShiftRight0~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N26
cycloneive_lcell_comb \RiscALU|out[13]~129 (
// Equation(s):
// \RiscALU|out[13]~129_combout  = (\ALU_in1[4]~4_combout  & ((\RiscALU|out[13]~100_combout ) # ((\RiscALU|ShiftRight0~74_combout )))) # (!\ALU_in1[4]~4_combout  & (!\RiscALU|out[13]~100_combout  & ((\RiscALU|ShiftRight0~60_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|out[13]~100_combout ),
	.datac(\RiscALU|ShiftRight0~74_combout ),
	.datad(\RiscALU|ShiftRight0~60_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[13]~129_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[13]~129 .lut_mask = 16'hB9A8;
defparam \RiscALU|out[13]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N2
cycloneive_lcell_comb \RiscALU|ShiftRight1~53 (
// Equation(s):
// \RiscALU|ShiftRight1~53_combout  = (\ALU_in1[1]~3_combout  & (((\RegFile|Mux0~20_combout )))) # (!\ALU_in1[1]~3_combout  & ((\RiscALU|ShiftRight0~45_combout  & (\RiscALU|ShiftRight1~11_combout )) # (!\RiscALU|ShiftRight0~45_combout  & 
// ((\RegFile|Mux0~20_combout )))))

	.dataa(\ALU_in1[1]~3_combout ),
	.datab(\RiscALU|ShiftRight1~11_combout ),
	.datac(\RiscALU|ShiftRight0~45_combout ),
	.datad(\RegFile|Mux0~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~53_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~53 .lut_mask = 16'hEF40;
defparam \RiscALU|ShiftRight1~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N28
cycloneive_lcell_comb \RiscALU|out[13]~130 (
// Equation(s):
// \RiscALU|out[13]~130_combout  = (\RiscALU|out[13]~100_combout  & ((\RiscALU|out[13]~129_combout  & ((\RiscALU|ShiftRight1~53_combout ))) # (!\RiscALU|out[13]~129_combout  & (\RiscALU|ShiftRight0~58_combout )))) # (!\RiscALU|out[13]~100_combout  & 
// (((\RiscALU|out[13]~129_combout ))))

	.dataa(\RiscALU|ShiftRight0~58_combout ),
	.datab(\RiscALU|out[13]~100_combout ),
	.datac(\RiscALU|out[13]~129_combout ),
	.datad(\RiscALU|ShiftRight1~53_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[13]~130_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[13]~130 .lut_mask = 16'hF838;
defparam \RiscALU|out[13]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N8
cycloneive_lcell_comb \RiscALU|a~17 (
// Equation(s):
// \RiscALU|a~17_combout  = (opcode[5] & ((\ALU_in1[13]~12_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\ALU_in1[13]~12_combout ),
	.datac(opcode[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|a~17_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~17 .lut_mask = 16'hCACA;
defparam \RiscALU|a~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N0
cycloneive_lcell_comb \RiscALU|out[13]~131 (
// Equation(s):
// \RiscALU|out[13]~131_combout  = (funct3[0] & (((funct3[1])))) # (!funct3[0] & ((\RegFile|Mux18~20_combout  & ((funct3[1]) # (!\RiscALU|a~17_combout ))) # (!\RegFile|Mux18~20_combout  & ((\RiscALU|a~17_combout )))))

	.dataa(\RegFile|Mux18~20_combout ),
	.datab(funct3[0]),
	.datac(funct3[1]),
	.datad(\RiscALU|a~17_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[13]~131_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[13]~131 .lut_mask = 16'hF1E2;
defparam \RiscALU|out[13]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N4
cycloneive_lcell_comb \RiscALU|out[13]~133 (
// Equation(s):
// \RiscALU|out[13]~133_combout  = (funct3[0] & ((\RiscALU|out[13]~131_combout  & (\RiscALU|out~132_combout )) # (!\RiscALU|out[13]~131_combout  & ((\RiscALU|out[13]~130_combout ))))) # (!funct3[0] & (((\RiscALU|out[13]~131_combout ))))

	.dataa(funct3[0]),
	.datab(\RiscALU|out~132_combout ),
	.datac(\RiscALU|out[13]~130_combout ),
	.datad(\RiscALU|out[13]~131_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[13]~133_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[13]~133 .lut_mask = 16'hDDA0;
defparam \RiscALU|out[13]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N20
cycloneive_lcell_comb \RiscALU|Mux15~0 (
// Equation(s):
// \RiscALU|Mux15~0_combout  = (!\Decoder2~1_combout  & (!funct3[1] & !funct3[2]))

	.dataa(gnd),
	.datab(\Decoder2~1_combout ),
	.datac(funct3[1]),
	.datad(funct3[2]),
	.cin(gnd),
	.combout(\RiscALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux15~0 .lut_mask = 16'h0003;
defparam \RiscALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N12
cycloneive_lcell_comb \RiscALU|Add0~41 (
// Equation(s):
// \RiscALU|Add0~41_combout  = (opcode[5] & (\ALU_in1[13]~12_combout  $ (((\upperBit~q ))))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(opcode[5]),
	.datab(\ALU_in1[13]~12_combout ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~41_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~41 .lut_mask = 16'h72D8;
defparam \RiscALU|Add0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N8
cycloneive_lcell_comb \ALU_in1[12]~11 (
// Equation(s):
// \ALU_in1[12]~11_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & ((\RegFile|Mux51~9_combout ))) # (!readReg2[4] & (\RegFile|Mux51~19_combout ))))

	.dataa(\RegFile|Mux51~19_combout ),
	.datab(\RegFile|Mux51~9_combout ),
	.datac(readReg2[4]),
	.datad(\ALU_in1_con~1_combout ),
	.cin(gnd),
	.combout(\ALU_in1[12]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[12]~11 .lut_mask = 16'hCA00;
defparam \ALU_in1[12]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N16
cycloneive_lcell_comb \RiscALU|Add0~38 (
// Equation(s):
// \RiscALU|Add0~38_combout  = (opcode[5] & ((\ALU_in1[12]~11_combout  $ (\upperBit~q )))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\ALU_in1[12]~11_combout ),
	.datac(opcode[5]),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~38_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~38 .lut_mask = 16'h3ACA;
defparam \RiscALU|Add0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N14
cycloneive_lcell_comb \RiscALU|Add0~35 (
// Equation(s):
// \RiscALU|Add0~35_combout  = \ALU_in1[11]~10_combout  $ (((opcode[5] & \upperBit~q )))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(gnd),
	.datac(opcode[5]),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~35_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~35 .lut_mask = 16'h5AAA;
defparam \RiscALU|Add0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N4
cycloneive_lcell_comb \RiscALU|Add0~32 (
// Equation(s):
// \RiscALU|Add0~32_combout  = (\ALU_in1_con~1_combout  & (\RegFile|Mux53~20_combout  $ (((opcode[5] & \upperBit~q ))))) # (!\ALU_in1_con~1_combout  & (!opcode[5] & ((\upperBit~q ))))

	.dataa(opcode[5]),
	.datab(\RegFile|Mux53~20_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~32_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~32 .lut_mask = 16'h65C0;
defparam \RiscALU|Add0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N6
cycloneive_lcell_comb \RiscALU|Add0~33 (
// Equation(s):
// \RiscALU|Add0~33_combout  = (\RegFile|Mux21~20_combout  & ((\RiscALU|Add0~32_combout  & (\RiscALU|Add0~31  & VCC)) # (!\RiscALU|Add0~32_combout  & (!\RiscALU|Add0~31 )))) # (!\RegFile|Mux21~20_combout  & ((\RiscALU|Add0~32_combout  & (!\RiscALU|Add0~31 )) 
// # (!\RiscALU|Add0~32_combout  & ((\RiscALU|Add0~31 ) # (GND)))))
// \RiscALU|Add0~34  = CARRY((\RegFile|Mux21~20_combout  & (!\RiscALU|Add0~32_combout  & !\RiscALU|Add0~31 )) # (!\RegFile|Mux21~20_combout  & ((!\RiscALU|Add0~31 ) # (!\RiscALU|Add0~32_combout ))))

	.dataa(\RegFile|Mux21~20_combout ),
	.datab(\RiscALU|Add0~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~31 ),
	.combout(\RiscALU|Add0~33_combout ),
	.cout(\RiscALU|Add0~34 ));
// synopsys translate_off
defparam \RiscALU|Add0~33 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N8
cycloneive_lcell_comb \RiscALU|Add0~36 (
// Equation(s):
// \RiscALU|Add0~36_combout  = ((\RiscALU|Add0~35_combout  $ (\RegFile|Mux20~20_combout  $ (!\RiscALU|Add0~34 )))) # (GND)
// \RiscALU|Add0~37  = CARRY((\RiscALU|Add0~35_combout  & ((\RegFile|Mux20~20_combout ) # (!\RiscALU|Add0~34 ))) # (!\RiscALU|Add0~35_combout  & (\RegFile|Mux20~20_combout  & !\RiscALU|Add0~34 )))

	.dataa(\RiscALU|Add0~35_combout ),
	.datab(\RegFile|Mux20~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~34 ),
	.combout(\RiscALU|Add0~36_combout ),
	.cout(\RiscALU|Add0~37 ));
// synopsys translate_off
defparam \RiscALU|Add0~36 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N10
cycloneive_lcell_comb \RiscALU|Add0~39 (
// Equation(s):
// \RiscALU|Add0~39_combout  = (\RegFile|Mux19~20_combout  & ((\RiscALU|Add0~38_combout  & (\RiscALU|Add0~37  & VCC)) # (!\RiscALU|Add0~38_combout  & (!\RiscALU|Add0~37 )))) # (!\RegFile|Mux19~20_combout  & ((\RiscALU|Add0~38_combout  & (!\RiscALU|Add0~37 )) 
// # (!\RiscALU|Add0~38_combout  & ((\RiscALU|Add0~37 ) # (GND)))))
// \RiscALU|Add0~40  = CARRY((\RegFile|Mux19~20_combout  & (!\RiscALU|Add0~38_combout  & !\RiscALU|Add0~37 )) # (!\RegFile|Mux19~20_combout  & ((!\RiscALU|Add0~37 ) # (!\RiscALU|Add0~38_combout ))))

	.dataa(\RegFile|Mux19~20_combout ),
	.datab(\RiscALU|Add0~38_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~37 ),
	.combout(\RiscALU|Add0~39_combout ),
	.cout(\RiscALU|Add0~40 ));
// synopsys translate_off
defparam \RiscALU|Add0~39 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N12
cycloneive_lcell_comb \RiscALU|Add0~42 (
// Equation(s):
// \RiscALU|Add0~42_combout  = ((\RiscALU|Add0~41_combout  $ (\RegFile|Mux18~20_combout  $ (!\RiscALU|Add0~40 )))) # (GND)
// \RiscALU|Add0~43  = CARRY((\RiscALU|Add0~41_combout  & ((\RegFile|Mux18~20_combout ) # (!\RiscALU|Add0~40 ))) # (!\RiscALU|Add0~41_combout  & (\RegFile|Mux18~20_combout  & !\RiscALU|Add0~40 )))

	.dataa(\RiscALU|Add0~41_combout ),
	.datab(\RegFile|Mux18~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~40 ),
	.combout(\RiscALU|Add0~42_combout ),
	.cout(\RiscALU|Add0~43 ));
// synopsys translate_off
defparam \RiscALU|Add0~42 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N30
cycloneive_lcell_comb \RiscALU|out[13]~263 (
// Equation(s):
// \RiscALU|out[13]~263_combout  = (funct3[0] & (!\ALU_in1[4]~4_combout  & ((\RiscALU|ShiftLeft0~49_combout )))) # (!funct3[0] & (((\RiscALU|Add0~42_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(funct3[0]),
	.datac(\RiscALU|Add0~42_combout ),
	.datad(\RiscALU|ShiftLeft0~49_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[13]~263_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[13]~263 .lut_mask = 16'h7430;
defparam \RiscALU|out[13]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N12
cycloneive_lcell_comb \RiscALU|out[13]~134 (
// Equation(s):
// \RiscALU|out[13]~134_combout  = (\RiscALU|out[13]~133_combout  & ((\RiscALU|Mux30~3_combout ) # ((\RiscALU|Mux15~0_combout  & \RiscALU|out[13]~263_combout )))) # (!\RiscALU|out[13]~133_combout  & (\RiscALU|Mux15~0_combout  & (\RiscALU|out[13]~263_combout 
// )))

	.dataa(\RiscALU|out[13]~133_combout ),
	.datab(\RiscALU|Mux15~0_combout ),
	.datac(\RiscALU|out[13]~263_combout ),
	.datad(\RiscALU|Mux30~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[13]~134_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[13]~134 .lut_mask = 16'hEAC0;
defparam \RiscALU|out[13]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N14
cycloneive_lcell_comb \update~30 (
// Equation(s):
// \update~30_combout  = (\PCcon~3_combout  & ((\Decoder4~4_combout  & (\RiscALU|out[13]~134_combout )) # (!\Decoder4~4_combout  & ((funct3[1])))))

	.dataa(\RiscALU|out[13]~134_combout ),
	.datab(\Decoder4~4_combout ),
	.datac(\PCcon~3_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\update~30_combout ),
	.cout());
// synopsys translate_off
defparam \update~30 .lut_mask = 16'hB080;
defparam \update~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N8
cycloneive_lcell_comb \update~31 (
// Equation(s):
// \update~31_combout  = (\update~30_combout ) # ((\ins[31]~reg0_q  & (!\PCcon~3_combout  & !\update~7_combout )))

	.dataa(\ins[31]~reg0_q ),
	.datab(\update~30_combout ),
	.datac(\PCcon~3_combout ),
	.datad(\update~7_combout ),
	.cin(gnd),
	.combout(\update~31_combout ),
	.cout());
// synopsys translate_off
defparam \update~31 .lut_mask = 16'hCCCE;
defparam \update~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N10
cycloneive_lcell_comb \update~28 (
// Equation(s):
// \update~28_combout  = (\PCcon~3_combout  & ((\Decoder4~4_combout  & ((\RiscALU|out[12]~128_combout ))) # (!\Decoder4~4_combout  & (funct3[0]))))

	.dataa(funct3[0]),
	.datab(\RiscALU|out[12]~128_combout ),
	.datac(\PCcon~3_combout ),
	.datad(\Decoder4~4_combout ),
	.cin(gnd),
	.combout(\update~28_combout ),
	.cout());
// synopsys translate_off
defparam \update~28 .lut_mask = 16'hC0A0;
defparam \update~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N28
cycloneive_lcell_comb \update~29 (
// Equation(s):
// \update~29_combout  = (\update~28_combout ) # ((!\PCcon~3_combout  & (\ins[31]~reg0_q  & !\update~7_combout )))

	.dataa(\update~28_combout ),
	.datab(\PCcon~3_combout ),
	.datac(\ins[31]~reg0_q ),
	.datad(\update~7_combout ),
	.cin(gnd),
	.combout(\update~29_combout ),
	.cout());
// synopsys translate_off
defparam \update~29 .lut_mask = 16'hAABA;
defparam \update~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N6
cycloneive_lcell_comb \update~26 (
// Equation(s):
// \update~26_combout  = (\PCcon~3_combout  & ((\Decoder4~4_combout  & ((\RiscALU|out[11]~121_combout ))) # (!\Decoder4~4_combout  & (readReg2[0]))))

	.dataa(readReg2[0]),
	.datab(\RiscALU|out[11]~121_combout ),
	.datac(\PCcon~3_combout ),
	.datad(\Decoder4~4_combout ),
	.cin(gnd),
	.combout(\update~26_combout ),
	.cout());
// synopsys translate_off
defparam \update~26 .lut_mask = 16'hC0A0;
defparam \update~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N0
cycloneive_lcell_comb \update~27 (
// Equation(s):
// \update~27_combout  = (\update~26_combout ) # ((!\update~7_combout  & (!\PCcon~3_combout  & writeReg[0])))

	.dataa(\update~26_combout ),
	.datab(\update~7_combout ),
	.datac(\PCcon~3_combout ),
	.datad(writeReg[0]),
	.cin(gnd),
	.combout(\update~27_combout ),
	.cout());
// synopsys translate_off
defparam \update~27 .lut_mask = 16'hABAA;
defparam \update~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N14
cycloneive_lcell_comb \update~25 (
// Equation(s):
// \update~25_combout  = (\update~18_combout  & (((\upperBit~q )))) # (!\update~18_combout  & (\RiscALU|out[10]~115_combout  & (\update~22_combout )))

	.dataa(\RiscALU|out[10]~115_combout ),
	.datab(\update~22_combout ),
	.datac(\upperBit~q ),
	.datad(\update~18_combout ),
	.cin(gnd),
	.combout(\update~25_combout ),
	.cout());
// synopsys translate_off
defparam \update~25 .lut_mask = 16'hF088;
defparam \update~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N20
cycloneive_lcell_comb \PC[10]~52 (
// Equation(s):
// \PC[10]~52_combout  = ((\update~25_combout  $ (\PC[10]~reg0_q  $ (!\PC[9]~51 )))) # (GND)
// \PC[10]~53  = CARRY((\update~25_combout  & ((\PC[10]~reg0_q ) # (!\PC[9]~51 ))) # (!\update~25_combout  & (\PC[10]~reg0_q  & !\PC[9]~51 )))

	.dataa(\update~25_combout ),
	.datab(\PC[10]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[9]~51 ),
	.combout(\PC[10]~52_combout ),
	.cout(\PC[10]~53 ));
// synopsys translate_off
defparam \PC[10]~52 .lut_mask = 16'h698E;
defparam \PC[10]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N21
dffeas \PC[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[10]~52_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[10]~reg0 .is_wysiwyg = "true";
defparam \PC[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N22
cycloneive_lcell_comb \PC[11]~54 (
// Equation(s):
// \PC[11]~54_combout  = (\update~27_combout  & ((\PC[11]~reg0_q  & (\PC[10]~53  & VCC)) # (!\PC[11]~reg0_q  & (!\PC[10]~53 )))) # (!\update~27_combout  & ((\PC[11]~reg0_q  & (!\PC[10]~53 )) # (!\PC[11]~reg0_q  & ((\PC[10]~53 ) # (GND)))))
// \PC[11]~55  = CARRY((\update~27_combout  & (!\PC[11]~reg0_q  & !\PC[10]~53 )) # (!\update~27_combout  & ((!\PC[10]~53 ) # (!\PC[11]~reg0_q ))))

	.dataa(\update~27_combout ),
	.datab(\PC[11]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[10]~53 ),
	.combout(\PC[11]~54_combout ),
	.cout(\PC[11]~55 ));
// synopsys translate_off
defparam \PC[11]~54 .lut_mask = 16'h9617;
defparam \PC[11]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N23
dffeas \PC[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[11]~54_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[11]~reg0 .is_wysiwyg = "true";
defparam \PC[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N24
cycloneive_lcell_comb \PC[12]~56 (
// Equation(s):
// \PC[12]~56_combout  = ((\update~29_combout  $ (\PC[12]~reg0_q  $ (!\PC[11]~55 )))) # (GND)
// \PC[12]~57  = CARRY((\update~29_combout  & ((\PC[12]~reg0_q ) # (!\PC[11]~55 ))) # (!\update~29_combout  & (\PC[12]~reg0_q  & !\PC[11]~55 )))

	.dataa(\update~29_combout ),
	.datab(\PC[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[11]~55 ),
	.combout(\PC[12]~56_combout ),
	.cout(\PC[12]~57 ));
// synopsys translate_off
defparam \PC[12]~56 .lut_mask = 16'h698E;
defparam \PC[12]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N25
dffeas \PC[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[12]~56_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[12]~reg0 .is_wysiwyg = "true";
defparam \PC[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N26
cycloneive_lcell_comb \PC[13]~58 (
// Equation(s):
// \PC[13]~58_combout  = (\PC[13]~reg0_q  & ((\update~31_combout  & (\PC[12]~57  & VCC)) # (!\update~31_combout  & (!\PC[12]~57 )))) # (!\PC[13]~reg0_q  & ((\update~31_combout  & (!\PC[12]~57 )) # (!\update~31_combout  & ((\PC[12]~57 ) # (GND)))))
// \PC[13]~59  = CARRY((\PC[13]~reg0_q  & (!\update~31_combout  & !\PC[12]~57 )) # (!\PC[13]~reg0_q  & ((!\PC[12]~57 ) # (!\update~31_combout ))))

	.dataa(\PC[13]~reg0_q ),
	.datab(\update~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[12]~57 ),
	.combout(\PC[13]~58_combout ),
	.cout(\PC[13]~59 ));
// synopsys translate_off
defparam \PC[13]~58 .lut_mask = 16'h9617;
defparam \PC[13]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N27
dffeas \PC[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[13]~58_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[13]~reg0 .is_wysiwyg = "true";
defparam \PC[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N20
cycloneive_lcell_comb \Add3~20 (
// Equation(s):
// \Add3~20_combout  = (\PC[10]~reg0_q  & (\Add3~19  $ (GND))) # (!\PC[10]~reg0_q  & (!\Add3~19  & VCC))
// \Add3~21  = CARRY((\PC[10]~reg0_q  & !\Add3~19 ))

	.dataa(\PC[10]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~19 ),
	.combout(\Add3~20_combout ),
	.cout(\Add3~21 ));
// synopsys translate_off
defparam \Add3~20 .lut_mask = 16'hA50A;
defparam \Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N22
cycloneive_lcell_comb \Add3~22 (
// Equation(s):
// \Add3~22_combout  = (\PC[11]~reg0_q  & (!\Add3~21 )) # (!\PC[11]~reg0_q  & ((\Add3~21 ) # (GND)))
// \Add3~23  = CARRY((!\Add3~21 ) # (!\PC[11]~reg0_q ))

	.dataa(gnd),
	.datab(\PC[11]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~21 ),
	.combout(\Add3~22_combout ),
	.cout(\Add3~23 ));
// synopsys translate_off
defparam \Add3~22 .lut_mask = 16'h3C3F;
defparam \Add3~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N24
cycloneive_lcell_comb \Add3~24 (
// Equation(s):
// \Add3~24_combout  = (\PC[12]~reg0_q  & (\Add3~23  $ (GND))) # (!\PC[12]~reg0_q  & (!\Add3~23  & VCC))
// \Add3~25  = CARRY((\PC[12]~reg0_q  & !\Add3~23 ))

	.dataa(gnd),
	.datab(\PC[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~23 ),
	.combout(\Add3~24_combout ),
	.cout(\Add3~25 ));
// synopsys translate_off
defparam \Add3~24 .lut_mask = 16'hC30C;
defparam \Add3~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N26
cycloneive_lcell_comb \Add3~26 (
// Equation(s):
// \Add3~26_combout  = (\PC[13]~reg0_q  & (!\Add3~25 )) # (!\PC[13]~reg0_q  & ((\Add3~25 ) # (GND)))
// \Add3~27  = CARRY((!\Add3~25 ) # (!\PC[13]~reg0_q ))

	.dataa(\PC[13]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~25 ),
	.combout(\Add3~26_combout ),
	.cout(\Add3~27 ));
// synopsys translate_off
defparam \Add3~26 .lut_mask = 16'h5A5F;
defparam \Add3~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N0
cycloneive_lcell_comb \writeData~56 (
// Equation(s):
// \writeData~56_combout  = (\WideOr21~3_combout ) # (((\Decoder4~1_combout ) # (!\ins~0_combout )) # (!\WideOr24~0_combout ))

	.dataa(\WideOr21~3_combout ),
	.datab(\WideOr24~0_combout ),
	.datac(\ins~0_combout ),
	.datad(\Decoder4~1_combout ),
	.cin(gnd),
	.combout(\writeData~56_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~56 .lut_mask = 16'hFFBF;
defparam \writeData~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y42_N14
cycloneive_lcell_comb \writeData~55 (
// Equation(s):
// \writeData~55_combout  = (\WideOr21~3_combout ) # ((\writeData~54_combout  & \writeData~34_combout ))

	.dataa(\WideOr21~3_combout ),
	.datab(\writeData~54_combout ),
	.datac(\writeData~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writeData~55_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~55 .lut_mask = 16'hEAEA;
defparam \writeData~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N8
cycloneive_lcell_comb \writeData~57 (
// Equation(s):
// \writeData~57_combout  = (!\writeData~56_combout  & ((\writeData~55_combout ) # ((!funct3[2] & !funct3[0]))))

	.dataa(funct3[2]),
	.datab(\writeData~56_combout ),
	.datac(funct3[0]),
	.datad(\writeData~55_combout ),
	.cin(gnd),
	.combout(\writeData~57_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~57 .lut_mask = 16'h3301;
defparam \writeData~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N12
cycloneive_lcell_comb \Add4~0 (
// Equation(s):
// \Add4~0_combout  = (funct3[0] & (\PC[12]~reg0_q  $ (VCC))) # (!funct3[0] & (\PC[12]~reg0_q  & VCC))
// \Add4~1  = CARRY((funct3[0] & \PC[12]~reg0_q ))

	.dataa(funct3[0]),
	.datab(\PC[12]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add4~0_combout ),
	.cout(\Add4~1 ));
// synopsys translate_off
defparam \Add4~0 .lut_mask = 16'h6688;
defparam \Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N14
cycloneive_lcell_comb \Add4~2 (
// Equation(s):
// \Add4~2_combout  = (\PC[13]~reg0_q  & ((funct3[1] & (\Add4~1  & VCC)) # (!funct3[1] & (!\Add4~1 )))) # (!\PC[13]~reg0_q  & ((funct3[1] & (!\Add4~1 )) # (!funct3[1] & ((\Add4~1 ) # (GND)))))
// \Add4~3  = CARRY((\PC[13]~reg0_q  & (!funct3[1] & !\Add4~1 )) # (!\PC[13]~reg0_q  & ((!\Add4~1 ) # (!funct3[1]))))

	.dataa(\PC[13]~reg0_q ),
	.datab(funct3[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~1 ),
	.combout(\Add4~2_combout ),
	.cout(\Add4~3 ));
// synopsys translate_off
defparam \Add4~2 .lut_mask = 16'h9617;
defparam \Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N4
cycloneive_lcell_comb \writeData~62 (
// Equation(s):
// \writeData~62_combout  = (\writeData~56_combout  & ((\writeData~55_combout  & ((\Add4~2_combout ))) # (!\writeData~55_combout  & (funct3[1])))) # (!\writeData~56_combout  & (((\writeData~55_combout ))))

	.dataa(funct3[1]),
	.datab(\writeData~56_combout ),
	.datac(\Add4~2_combout ),
	.datad(\writeData~55_combout ),
	.cin(gnd),
	.combout(\writeData~62_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~62 .lut_mask = 16'hF388;
defparam \writeData~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N16
cycloneive_lcell_comb \writeData~63 (
// Equation(s):
// \writeData~63_combout  = (\writeData~57_combout  & ((\writeData~62_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [13])) # (!\writeData~62_combout  & ((\RiscRam|altsyncram_component|auto_generated|q_a [7]))))) # (!\writeData~57_combout  & 
// (\writeData~62_combout ))

	.dataa(\writeData~57_combout ),
	.datab(\writeData~62_combout ),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [13]),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\writeData~63_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~63 .lut_mask = 16'hE6C4;
defparam \writeData~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N10
cycloneive_lcell_comb \writeData~64 (
// Equation(s):
// \writeData~64_combout  = (\WideOr22~3_combout  & ((\writeData~136_combout  & ((\writeData~63_combout ))) # (!\writeData~136_combout  & (\Add3~26_combout ))))

	.dataa(\Add3~26_combout ),
	.datab(\writeData~63_combout ),
	.datac(\writeData~136_combout ),
	.datad(\WideOr22~3_combout ),
	.cin(gnd),
	.combout(\writeData~64_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~64 .lut_mask = 16'hCA00;
defparam \writeData~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N20
cycloneive_lcell_comb \writeData~65 (
// Equation(s):
// \writeData~65_combout  = (\writeData~64_combout ) # ((\RiscALU|out[13]~134_combout  & !\WideOr22~3_combout ))

	.dataa(\RiscALU|out[13]~134_combout ),
	.datab(\WideOr22~3_combout ),
	.datac(gnd),
	.datad(\writeData~64_combout ),
	.cin(gnd),
	.combout(\writeData~65_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~65 .lut_mask = 16'hFF22;
defparam \writeData~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y33_N23
dffeas \RegFile|regs[31][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][13] .is_wysiwyg = "true";
defparam \RegFile|regs[31][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N29
dffeas \RegFile|regs[23][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][13] .is_wysiwyg = "true";
defparam \RegFile|regs[23][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N31
dffeas \RegFile|regs[19][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][13] .is_wysiwyg = "true";
defparam \RegFile|regs[19][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y33_N21
dffeas \RegFile|regs[27][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][13] .is_wysiwyg = "true";
defparam \RegFile|regs[27][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N20
cycloneive_lcell_comb \RegFile|Mux50~7 (
// Equation(s):
// \RegFile|Mux50~7_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[27][13]~q ))) # (!readReg2[3] & (\RegFile|regs[19][13]~q ))))

	.dataa(\RegFile|regs[19][13]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[27][13]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~7 .lut_mask = 16'hFC22;
defparam \RegFile|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N28
cycloneive_lcell_comb \RegFile|Mux50~8 (
// Equation(s):
// \RegFile|Mux50~8_combout  = (readReg2[2] & ((\RegFile|Mux50~7_combout  & (\RegFile|regs[31][13]~q )) # (!\RegFile|Mux50~7_combout  & ((\RegFile|regs[23][13]~q ))))) # (!readReg2[2] & (((\RegFile|Mux50~7_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[31][13]~q ),
	.datac(\RegFile|regs[23][13]~q ),
	.datad(\RegFile|Mux50~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~8 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y36_N23
dffeas \RegFile|regs[17][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][13] .is_wysiwyg = "true";
defparam \RegFile|regs[17][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y36_N21
dffeas \RegFile|regs[25][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][13] .is_wysiwyg = "true";
defparam \RegFile|regs[25][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N20
cycloneive_lcell_comb \RegFile|Mux50~0 (
// Equation(s):
// \RegFile|Mux50~0_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[25][13]~q ))) # (!readReg2[3] & (\RegFile|regs[17][13]~q ))))

	.dataa(\RegFile|regs[17][13]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[25][13]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~0 .lut_mask = 16'hFC22;
defparam \RegFile|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N29
dffeas \RegFile|regs[21][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][13] .is_wysiwyg = "true";
defparam \RegFile|regs[21][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y36_N21
dffeas \RegFile|regs[29][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][13] .is_wysiwyg = "true";
defparam \RegFile|regs[29][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N28
cycloneive_lcell_comb \RegFile|Mux50~1 (
// Equation(s):
// \RegFile|Mux50~1_combout  = (\RegFile|Mux50~0_combout  & (((\RegFile|regs[29][13]~q )) # (!readReg2[2]))) # (!\RegFile|Mux50~0_combout  & (readReg2[2] & (\RegFile|regs[21][13]~q )))

	.dataa(\RegFile|Mux50~0_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][13]~q ),
	.datad(\RegFile|regs[29][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~1 .lut_mask = 16'hEA62;
defparam \RegFile|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y34_N9
dffeas \RegFile|regs[16][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][13] .is_wysiwyg = "true";
defparam \RegFile|regs[16][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y34_N7
dffeas \RegFile|regs[20][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][13] .is_wysiwyg = "true";
defparam \RegFile|regs[20][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N6
cycloneive_lcell_comb \RegFile|Mux50~4 (
// Equation(s):
// \RegFile|Mux50~4_combout  = (readReg2[2] & (((\RegFile|regs[20][13]~q ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|regs[16][13]~q  & ((!readReg2[3]))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[16][13]~q ),
	.datac(\RegFile|regs[20][13]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~4 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y33_N9
dffeas \RegFile|regs[24][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][13] .is_wysiwyg = "true";
defparam \RegFile|regs[24][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y33_N29
dffeas \RegFile|regs[28][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][13] .is_wysiwyg = "true";
defparam \RegFile|regs[28][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N8
cycloneive_lcell_comb \RegFile|Mux50~5 (
// Equation(s):
// \RegFile|Mux50~5_combout  = (readReg2[3] & ((\RegFile|Mux50~4_combout  & ((\RegFile|regs[28][13]~q ))) # (!\RegFile|Mux50~4_combout  & (\RegFile|regs[24][13]~q )))) # (!readReg2[3] & (\RegFile|Mux50~4_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux50~4_combout ),
	.datac(\RegFile|regs[24][13]~q ),
	.datad(\RegFile|regs[28][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~5 .lut_mask = 16'hEC64;
defparam \RegFile|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N13
dffeas \RegFile|regs[30][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][13] .is_wysiwyg = "true";
defparam \RegFile|regs[30][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N27
dffeas \RegFile|regs[26][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][13] .is_wysiwyg = "true";
defparam \RegFile|regs[26][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N7
dffeas \RegFile|regs[22][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][13] .is_wysiwyg = "true";
defparam \RegFile|regs[22][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y37_N17
dffeas \RegFile|regs[18][13] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~65_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][13] .is_wysiwyg = "true";
defparam \RegFile|regs[18][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N6
cycloneive_lcell_comb \RegFile|Mux50~2 (
// Equation(s):
// \RegFile|Mux50~2_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[22][13]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[18][13]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[22][13]~q ),
	.datad(\RegFile|regs[18][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N26
cycloneive_lcell_comb \RegFile|Mux50~3 (
// Equation(s):
// \RegFile|Mux50~3_combout  = (readReg2[3] & ((\RegFile|Mux50~2_combout  & (\RegFile|regs[30][13]~q )) # (!\RegFile|Mux50~2_combout  & ((\RegFile|regs[26][13]~q ))))) # (!readReg2[3] & (((\RegFile|Mux50~2_combout ))))

	.dataa(\RegFile|regs[30][13]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[26][13]~q ),
	.datad(\RegFile|Mux50~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~3 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N14
cycloneive_lcell_comb \RegFile|Mux50~6 (
// Equation(s):
// \RegFile|Mux50~6_combout  = (readReg2[1] & (((readReg2[0]) # (\RegFile|Mux50~3_combout )))) # (!readReg2[1] & (\RegFile|Mux50~5_combout  & (!readReg2[0])))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux50~5_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux50~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~6 .lut_mask = 16'hAEA4;
defparam \RegFile|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N2
cycloneive_lcell_comb \RegFile|Mux50~9 (
// Equation(s):
// \RegFile|Mux50~9_combout  = (readReg2[0] & ((\RegFile|Mux50~6_combout  & (\RegFile|Mux50~8_combout )) # (!\RegFile|Mux50~6_combout  & ((\RegFile|Mux50~1_combout ))))) # (!readReg2[0] & (((\RegFile|Mux50~6_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux50~8_combout ),
	.datac(\RegFile|Mux50~1_combout ),
	.datad(\RegFile|Mux50~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~9 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N10
cycloneive_lcell_comb \RegFile|Mux50~20 (
// Equation(s):
// \RegFile|Mux50~20_combout  = (readReg2[4] & (\RegFile|Mux50~9_combout )) # (!readReg2[4] & ((\RegFile|Mux50~19_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux50~9_combout ),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux50~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux50~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux50~20 .lut_mask = 16'hCFC0;
defparam \RegFile|Mux50~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N30
cycloneive_lcell_comb \wrData[13]~13 (
// Equation(s):
// \wrData[13]~13_combout  = (\RegFile|Mux50~20_combout  & (!funct3[2] & (funct3[1] $ (funct3[0]))))

	.dataa(\RegFile|Mux50~20_combout ),
	.datab(funct3[2]),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[13]~13 .lut_mask = 16'h0220;
defparam \wrData[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M9K_X64_Y44_N0
cycloneive_ram_block \RiscRam|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\Decoder1~2_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~inputclkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,\wrData[13]~13_combout ,\wrData[12]~12_combout ,\wrData[11]~11_combout ,\wrData[10]~10_combout ,\wrData[9]~9_combout ,\wrData[8]~8_combout ,\wrData[7]~7_combout ,\wrData[6]~6_combout ,\wrData[5]~5_combout ,\wrData[4]~4_combout ,\wrData[3]~3_combout ,
\wrData[2]~2_combout ,\wrData[1]~1_combout ,\wrData[0]~0_combout }),
	.portaaddr({\Add1~28_combout ,\Add1~25_combout ,\Add1~22_combout ,\Add1~19_combout ,\Add1~15_combout ,\Add1~11_combout ,\Add1~7_combout ,\Add1~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(8'b00000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\RiscRam|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .init_file = "NewRisc.mif";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "RAM:RiscRam|altsyncram:altsyncram_component|altsyncram_olh1:auto_generated|ALTSYNCRAM";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 8;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 18;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 255;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 256;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 8;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 18;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M9K";
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = 512'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
defparam \RiscRam|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000003C4C0F130C58C2EE303E4C0F930858C106303C4C11630018C0F130058C106303C4C11630018C0F130058C039300C4C0293;
// synopsys translate_on

// Location: FF_X66_Y42_N7
dffeas \ins[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [6]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ins[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ins[6]~reg0 .is_wysiwyg = "true";
defparam \ins[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N4
cycloneive_lcell_comb \writeData~28 (
// Equation(s):
// \writeData~28_combout  = (\writeData~7_combout  & (\writeData~8_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [6]))) # (!\writeData~7_combout  & (((\ins[6]~reg0_q )) # (!\writeData~8_combout )))

	.dataa(\writeData~7_combout ),
	.datab(\writeData~8_combout ),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [6]),
	.datad(\ins[6]~reg0_q ),
	.cin(gnd),
	.combout(\writeData~28_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~28 .lut_mask = 16'hD591;
defparam \writeData~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y43_N8
cycloneive_lcell_comb \writeData~29 (
// Equation(s):
// \writeData~29_combout  = (\WideOr21~3_combout  & ((\writeData~28_combout  & (\Add3~12_combout )) # (!\writeData~28_combout  & ((\PC[6]~reg0_q ))))) # (!\WideOr21~3_combout  & (((\writeData~28_combout ))))

	.dataa(\Add3~12_combout ),
	.datab(\WideOr21~3_combout ),
	.datac(\PC[6]~reg0_q ),
	.datad(\writeData~28_combout ),
	.cin(gnd),
	.combout(\writeData~29_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~29 .lut_mask = 16'hBBC0;
defparam \writeData~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N18
cycloneive_lcell_comb \writeData~30 (
// Equation(s):
// \writeData~30_combout  = (\writeData~21_combout  & ((\RiscALU|out[6]~92_combout ) # ((\writeData~29_combout  & \WideOr22~3_combout )))) # (!\writeData~21_combout  & (((\writeData~29_combout  & \WideOr22~3_combout ))))

	.dataa(\writeData~21_combout ),
	.datab(\RiscALU|out[6]~92_combout ),
	.datac(\writeData~29_combout ),
	.datad(\WideOr22~3_combout ),
	.cin(gnd),
	.combout(\writeData~30_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~30 .lut_mask = 16'hF888;
defparam \writeData~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N5
dffeas \RegFile|regs[9][6] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~30_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][6] .is_wysiwyg = "true";
defparam \RegFile|regs[9][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N22
cycloneive_lcell_comb \RegFile|Mux25~10 (
// Equation(s):
// \RegFile|Mux25~10_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|regs[10][6]~q )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|regs[8][6]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[8][6]~q ),
	.datad(\RegFile|regs[10][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~10 .lut_mask = 16'hBA98;
defparam \RegFile|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N30
cycloneive_lcell_comb \RegFile|Mux25~11 (
// Equation(s):
// \RegFile|Mux25~11_combout  = (readReg1[0] & ((\RegFile|Mux25~10_combout  & ((\RegFile|regs[11][6]~q ))) # (!\RegFile|Mux25~10_combout  & (\RegFile|regs[9][6]~q )))) # (!readReg1[0] & (((\RegFile|Mux25~10_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[9][6]~q ),
	.datac(\RegFile|regs[11][6]~q ),
	.datad(\RegFile|Mux25~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~11 .lut_mask = 16'hF588;
defparam \RegFile|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N8
cycloneive_lcell_comb \RegFile|Mux25~17 (
// Equation(s):
// \RegFile|Mux25~17_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[13][6]~q )) # (!readReg1[0] & ((\RegFile|regs[12][6]~q )))))

	.dataa(\RegFile|regs[13][6]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][6]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~17 .lut_mask = 16'hEE30;
defparam \RegFile|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N6
cycloneive_lcell_comb \RegFile|Mux25~18 (
// Equation(s):
// \RegFile|Mux25~18_combout  = (readReg1[1] & ((\RegFile|Mux25~17_combout  & ((\RegFile|regs[15][6]~q ))) # (!\RegFile|Mux25~17_combout  & (\RegFile|regs[14][6]~q )))) # (!readReg1[1] & (\RegFile|Mux25~17_combout ))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux25~17_combout ),
	.datac(\RegFile|regs[14][6]~q ),
	.datad(\RegFile|regs[15][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~18 .lut_mask = 16'hEC64;
defparam \RegFile|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N26
cycloneive_lcell_comb \RegFile|Mux25~12 (
// Equation(s):
// \RegFile|Mux25~12_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[5][6]~q ))) # (!readReg1[0] & (\RegFile|regs[4][6]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[4][6]~q ),
	.datad(\RegFile|regs[5][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~12 .lut_mask = 16'hDC98;
defparam \RegFile|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N24
cycloneive_lcell_comb \RegFile|Mux25~13 (
// Equation(s):
// \RegFile|Mux25~13_combout  = (readReg1[1] & ((\RegFile|Mux25~12_combout  & ((\RegFile|regs[7][6]~q ))) # (!\RegFile|Mux25~12_combout  & (\RegFile|regs[6][6]~q )))) # (!readReg1[1] & (((\RegFile|Mux25~12_combout ))))

	.dataa(\RegFile|regs[6][6]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][6]~q ),
	.datad(\RegFile|Mux25~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~13 .lut_mask = 16'hF388;
defparam \RegFile|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N0
cycloneive_lcell_comb \RegFile|Mux25~14 (
// Equation(s):
// \RegFile|Mux25~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][6]~q ))) # (!readReg1[1] & (\RegFile|regs[1][6]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[1][6]~q ),
	.datad(\RegFile|regs[3][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~14 .lut_mask = 16'hC840;
defparam \RegFile|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N26
cycloneive_lcell_comb \RegFile|Mux25~15 (
// Equation(s):
// \RegFile|Mux25~15_combout  = (\RegFile|Mux25~14_combout ) # ((!readReg1[0] & (readReg1[1] & \RegFile|regs[2][6]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[2][6]~q ),
	.datad(\RegFile|Mux25~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~15 .lut_mask = 16'hFF40;
defparam \RegFile|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N22
cycloneive_lcell_comb \RegFile|Mux25~16 (
// Equation(s):
// \RegFile|Mux25~16_combout  = (readReg1[2] & ((\RegFile|Mux25~13_combout ) # ((readReg1[3])))) # (!readReg1[2] & (((!readReg1[3] & \RegFile|Mux25~15_combout ))))

	.dataa(\RegFile|Mux25~13_combout ),
	.datab(readReg1[2]),
	.datac(readReg1[3]),
	.datad(\RegFile|Mux25~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~16 .lut_mask = 16'hCBC8;
defparam \RegFile|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N6
cycloneive_lcell_comb \RegFile|Mux25~19 (
// Equation(s):
// \RegFile|Mux25~19_combout  = (\RegFile|Mux25~16_combout  & (((\RegFile|Mux25~18_combout ) # (!readReg1[3])))) # (!\RegFile|Mux25~16_combout  & (\RegFile|Mux25~11_combout  & ((readReg1[3]))))

	.dataa(\RegFile|Mux25~11_combout ),
	.datab(\RegFile|Mux25~18_combout ),
	.datac(\RegFile|Mux25~16_combout ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~19 .lut_mask = 16'hCAF0;
defparam \RegFile|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N22
cycloneive_lcell_comb \RegFile|Mux25~2 (
// Equation(s):
// \RegFile|Mux25~2_combout  = (readReg1[3] & ((\RegFile|regs[26][6]~q ) # ((readReg1[2])))) # (!readReg1[3] & (((\RegFile|regs[18][6]~q  & !readReg1[2]))))

	.dataa(\RegFile|regs[26][6]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[18][6]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~2 .lut_mask = 16'hCCB8;
defparam \RegFile|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N30
cycloneive_lcell_comb \RegFile|Mux25~3 (
// Equation(s):
// \RegFile|Mux25~3_combout  = (\RegFile|Mux25~2_combout  & (((\RegFile|regs[30][6]~q ) # (!readReg1[2])))) # (!\RegFile|Mux25~2_combout  & (\RegFile|regs[22][6]~q  & ((readReg1[2]))))

	.dataa(\RegFile|Mux25~2_combout ),
	.datab(\RegFile|regs[22][6]~q ),
	.datac(\RegFile|regs[30][6]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~3 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N26
cycloneive_lcell_comb \RegFile|Mux25~4 (
// Equation(s):
// \RegFile|Mux25~4_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[24][6]~q ))) # (!readReg1[3] & (\RegFile|regs[16][6]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][6]~q ),
	.datad(\RegFile|regs[24][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~4 .lut_mask = 16'hDC98;
defparam \RegFile|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N10
cycloneive_lcell_comb \RegFile|Mux25~5 (
// Equation(s):
// \RegFile|Mux25~5_combout  = (readReg1[2] & ((\RegFile|Mux25~4_combout  & ((\RegFile|regs[28][6]~q ))) # (!\RegFile|Mux25~4_combout  & (\RegFile|regs[20][6]~q )))) # (!readReg1[2] & (((\RegFile|Mux25~4_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[20][6]~q ),
	.datac(\RegFile|regs[28][6]~q ),
	.datad(\RegFile|Mux25~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~5 .lut_mask = 16'hF588;
defparam \RegFile|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N2
cycloneive_lcell_comb \RegFile|Mux25~6 (
// Equation(s):
// \RegFile|Mux25~6_combout  = (readReg1[1] & ((\RegFile|Mux25~3_combout ) # ((readReg1[0])))) # (!readReg1[1] & (((!readReg1[0] & \RegFile|Mux25~5_combout ))))

	.dataa(\RegFile|Mux25~3_combout ),
	.datab(readReg1[1]),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux25~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~6 .lut_mask = 16'hCBC8;
defparam \RegFile|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N30
cycloneive_lcell_comb \RegFile|Mux25~7 (
// Equation(s):
// \RegFile|Mux25~7_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[23][6]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[19][6]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][6]~q ),
	.datad(\RegFile|regs[23][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N28
cycloneive_lcell_comb \RegFile|Mux25~8 (
// Equation(s):
// \RegFile|Mux25~8_combout  = (\RegFile|Mux25~7_combout  & (((\RegFile|regs[31][6]~q )) # (!readReg1[3]))) # (!\RegFile|Mux25~7_combout  & (readReg1[3] & ((\RegFile|regs[27][6]~q ))))

	.dataa(\RegFile|Mux25~7_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[31][6]~q ),
	.datad(\RegFile|regs[27][6]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~8 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N0
cycloneive_lcell_comb \RegFile|Mux25~0 (
// Equation(s):
// \RegFile|Mux25~0_combout  = (readReg1[2] & ((\RegFile|regs[21][6]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[17][6]~q  & !readReg1[3]))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[21][6]~q ),
	.datac(\RegFile|regs[17][6]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~0 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N0
cycloneive_lcell_comb \RegFile|Mux25~1 (
// Equation(s):
// \RegFile|Mux25~1_combout  = (readReg1[3] & ((\RegFile|Mux25~0_combout  & ((\RegFile|regs[29][6]~q ))) # (!\RegFile|Mux25~0_combout  & (\RegFile|regs[25][6]~q )))) # (!readReg1[3] & (((\RegFile|Mux25~0_combout ))))

	.dataa(\RegFile|regs[25][6]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[29][6]~q ),
	.datad(\RegFile|Mux25~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~1 .lut_mask = 16'hF388;
defparam \RegFile|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N12
cycloneive_lcell_comb \RegFile|Mux25~9 (
// Equation(s):
// \RegFile|Mux25~9_combout  = (\RegFile|Mux25~6_combout  & ((\RegFile|Mux25~8_combout ) # ((!readReg1[0])))) # (!\RegFile|Mux25~6_combout  & (((\RegFile|Mux25~1_combout  & readReg1[0]))))

	.dataa(\RegFile|Mux25~6_combout ),
	.datab(\RegFile|Mux25~8_combout ),
	.datac(\RegFile|Mux25~1_combout ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~9 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N24
cycloneive_lcell_comb \RegFile|Mux25~20 (
// Equation(s):
// \RegFile|Mux25~20_combout  = (readReg1[4] & ((\RegFile|Mux25~9_combout ))) # (!readReg1[4] & (\RegFile|Mux25~19_combout ))

	.dataa(\RegFile|Mux25~19_combout ),
	.datab(\RegFile|Mux25~9_combout ),
	.datac(gnd),
	.datad(readReg1[4]),
	.cin(gnd),
	.combout(\RegFile|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux25~20 .lut_mask = 16'hCCAA;
defparam \RegFile|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N14
cycloneive_lcell_comb \RiscALU|ShiftLeft0~26 (
// Equation(s):
// \RiscALU|ShiftLeft0~26_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux25~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux23~20_combout ))

	.dataa(\RegFile|Mux23~20_combout ),
	.datab(\RegFile|Mux25~20_combout ),
	.datac(gnd),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~26_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~26 .lut_mask = 16'hCCAA;
defparam \RiscALU|ShiftLeft0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N26
cycloneive_lcell_comb \RiscALU|ShiftLeft0~27 (
// Equation(s):
// \RiscALU|ShiftLeft0~27_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~23_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~26_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RiscALU|ShiftLeft0~26_combout ),
	.datad(\RiscALU|ShiftLeft0~23_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~27_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~27 .lut_mask = 16'hFC30;
defparam \RiscALU|ShiftLeft0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N26
cycloneive_lcell_comb \RiscALU|ShiftLeft0~11 (
// Equation(s):
// \RiscALU|ShiftLeft0~11_combout  = (\ALU_in1[0]~1_combout  & ((\ALU_in1[1]~3_combout  & ((\RegFile|Mux30~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux28~20_combout ))))

	.dataa(\RegFile|Mux28~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RegFile|Mux30~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~11_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~11 .lut_mask = 16'hC808;
defparam \RiscALU|ShiftLeft0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N6
cycloneive_lcell_comb \RiscALU|ShiftLeft0~13 (
// Equation(s):
// \RiscALU|ShiftLeft0~13_combout  = (\RiscALU|ShiftLeft0~11_combout ) # ((!\ALU_in1[0]~1_combout  & \RiscALU|ShiftLeft0~12_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RiscALU|ShiftLeft0~11_combout ),
	.datad(\RiscALU|ShiftLeft0~12_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~13_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~13 .lut_mask = 16'hF3F0;
defparam \RiscALU|ShiftLeft0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N4
cycloneive_lcell_comb \RiscALU|Mux15~1 (
// Equation(s):
// \RiscALU|Mux15~1_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~13_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~27_combout ))

	.dataa(\RiscALU|ShiftLeft0~27_combout ),
	.datab(\RiscALU|ShiftLeft0~13_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux15~1 .lut_mask = 16'hCACA;
defparam \RiscALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N14
cycloneive_lcell_comb \RiscALU|ShiftLeft0~28 (
// Equation(s):
// \RiscALU|ShiftLeft0~28_combout  = (\ALU_in1[3]~34_combout  & (\RegFile|Mux31~20_combout  & ((!\RiscALU|ShiftLeft0~19_combout )))) # (!\ALU_in1[3]~34_combout  & (((\RiscALU|Mux15~1_combout ))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RegFile|Mux31~20_combout ),
	.datac(\RiscALU|Mux15~1_combout ),
	.datad(\RiscALU|ShiftLeft0~19_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~28_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~28 .lut_mask = 16'h50D8;
defparam \RiscALU|ShiftLeft0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N12
cycloneive_lcell_comb \RiscALU|out[8]~258 (
// Equation(s):
// \RiscALU|out[8]~258_combout  = (funct3[0] & (\RiscALU|ShiftLeft0~28_combout  & (!\ALU_in1[4]~4_combout ))) # (!funct3[0] & (((\RiscALU|Add0~27_combout ))))

	.dataa(\RiscALU|ShiftLeft0~28_combout ),
	.datab(funct3[0]),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\RiscALU|Add0~27_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[8]~258_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[8]~258 .lut_mask = 16'h3B08;
defparam \RiscALU|out[8]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N6
cycloneive_lcell_comb \RiscALU|Equal0~24 (
// Equation(s):
// \RiscALU|Equal0~24_combout  = \RegFile|Mux23~20_combout  $ (((\ALU_in1_con~1_combout  & (\RegFile|Mux55~20_combout )) # (!\ALU_in1_con~1_combout  & ((\ins[28]~reg0_q )))))

	.dataa(\RegFile|Mux55~20_combout ),
	.datab(\RegFile|Mux23~20_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\ins[28]~reg0_q ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~24_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~24 .lut_mask = 16'h636C;
defparam \RiscALU|Equal0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N6
cycloneive_lcell_comb \RiscALU|ShiftRight0~20 (
// Equation(s):
// \RiscALU|ShiftRight0~20_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux5~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux7~20_combout )))

	.dataa(\RegFile|Mux5~20_combout ),
	.datab(gnd),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RegFile|Mux7~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~20_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~20 .lut_mask = 16'hAFA0;
defparam \RiscALU|ShiftRight0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N0
cycloneive_lcell_comb \RiscALU|ShiftRight0~21 (
// Equation(s):
// \RiscALU|ShiftRight0~21_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight0~19_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight0~20_combout ))

	.dataa(\RiscALU|ShiftRight0~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftRight0~19_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~21_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~21 .lut_mask = 16'hEE22;
defparam \RiscALU|ShiftRight0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N24
cycloneive_lcell_comb \RiscALU|ShiftRight0~17 (
// Equation(s):
// \RiscALU|ShiftRight0~17_combout  = (!\ALU_in1[1]~3_combout  & ((\ALU_in1[0]~1_combout  & (\RegFile|Mux2~20_combout )) # (!\ALU_in1[0]~1_combout  & ((\RegFile|Mux3~20_combout )))))

	.dataa(\RegFile|Mux2~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RegFile|Mux3~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~17_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~17 .lut_mask = 16'h2320;
defparam \RiscALU|ShiftRight0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N10
cycloneive_lcell_comb \RiscALU|ShiftRight1~6 (
// Equation(s):
// \RiscALU|ShiftRight1~6_combout  = (\ALU_in1[0]~1_combout  & (\RegFile|Mux0~20_combout )) # (!\ALU_in1[0]~1_combout  & ((\RegFile|Mux1~20_combout )))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(gnd),
	.datac(\RegFile|Mux1~20_combout ),
	.datad(\ALU_in1[0]~1_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~6_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~6 .lut_mask = 16'hAAF0;
defparam \RiscALU|ShiftRight1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N12
cycloneive_lcell_comb \RiscALU|ShiftRight0~18 (
// Equation(s):
// \RiscALU|ShiftRight0~18_combout  = (\RiscALU|ShiftRight0~17_combout ) # ((\ALU_in1[1]~3_combout  & \RiscALU|ShiftRight1~6_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight0~17_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RiscALU|ShiftRight1~6_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~18_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~18 .lut_mask = 16'hFCCC;
defparam \RiscALU|ShiftRight0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N22
cycloneive_lcell_comb \RiscALU|ShiftRight0~68 (
// Equation(s):
// \RiscALU|ShiftRight0~68_combout  = (!\ALU_in1[3]~34_combout  & ((\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~18_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight0~21_combout ))))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(\RiscALU|ShiftRight0~21_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\RiscALU|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~68_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~68 .lut_mask = 16'h0E04;
defparam \RiscALU|ShiftRight0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N26
cycloneive_lcell_comb \RiscALU|ShiftRight1~50 (
// Equation(s):
// \RiscALU|ShiftRight1~50_combout  = (\RiscALU|ShiftRight0~68_combout ) # ((\RegFile|Mux0~20_combout  & \ALU_in1[3]~34_combout ))

	.dataa(\RiscALU|ShiftRight0~68_combout ),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~50_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~50 .lut_mask = 16'hEAEA;
defparam \RiscALU|ShiftRight1~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N18
cycloneive_lcell_comb \RiscALU|ShiftRight0~14 (
// Equation(s):
// \RiscALU|ShiftRight0~14_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight0~12_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight0~13_combout )))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RiscALU|ShiftRight0~12_combout ),
	.datad(\RiscALU|ShiftRight0~13_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~14_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~14 .lut_mask = 16'hF3C0;
defparam \RiscALU|ShiftRight0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N4
cycloneive_lcell_comb \RiscALU|ShiftRight0~11 (
// Equation(s):
// \RiscALU|ShiftRight0~11_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight0~9_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight0~10_combout ))

	.dataa(\RiscALU|ShiftRight0~10_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftRight0~9_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~11_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~11 .lut_mask = 16'hEE22;
defparam \RiscALU|ShiftRight0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N0
cycloneive_lcell_comb \RiscALU|ShiftRight0~15 (
// Equation(s):
// \RiscALU|ShiftRight0~15_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~11_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight0~14_combout ))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(gnd),
	.datac(\RiscALU|ShiftRight0~14_combout ),
	.datad(\RiscALU|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~15_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~15 .lut_mask = 16'hFA50;
defparam \RiscALU|ShiftRight0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N8
cycloneive_lcell_comb \RiscALU|out[8]~101 (
// Equation(s):
// \RiscALU|out[8]~101_combout  = (\ALU_in1[4]~4_combout  & ((\RiscALU|out[13]~100_combout ) # ((\RiscALU|ShiftRight0~68_combout )))) # (!\ALU_in1[4]~4_combout  & (!\RiscALU|out[13]~100_combout  & ((\RiscALU|ShiftRight0~15_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|out[13]~100_combout ),
	.datac(\RiscALU|ShiftRight0~68_combout ),
	.datad(\RiscALU|ShiftRight0~15_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[8]~101_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[8]~101 .lut_mask = 16'hB9A8;
defparam \RiscALU|out[8]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N20
cycloneive_lcell_comb \RiscALU|ShiftRight0~25 (
// Equation(s):
// \RiscALU|ShiftRight0~25_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight0~23_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight0~24_combout )))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight0~23_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftRight0~24_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~25_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~25 .lut_mask = 16'hCFC0;
defparam \RiscALU|ShiftRight0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N4
cycloneive_lcell_comb \RiscALU|ShiftRight0~28 (
// Equation(s):
// \RiscALU|ShiftRight0~28_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight0~26_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight0~27_combout )))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight0~26_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftRight0~27_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~28_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~28 .lut_mask = 16'hCFC0;
defparam \RiscALU|ShiftRight0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N20
cycloneive_lcell_comb \RiscALU|ShiftRight0~29 (
// Equation(s):
// \RiscALU|ShiftRight0~29_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight0~25_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~28_combout )))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(gnd),
	.datac(\RiscALU|ShiftRight0~25_combout ),
	.datad(\RiscALU|ShiftRight0~28_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~29_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~29 .lut_mask = 16'hF5A0;
defparam \RiscALU|ShiftRight0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N12
cycloneive_lcell_comb \RiscALU|out[8]~102 (
// Equation(s):
// \RiscALU|out[8]~102_combout  = (\RiscALU|out[8]~101_combout  & ((\RiscALU|ShiftRight1~50_combout ) # ((!\RiscALU|out[13]~100_combout )))) # (!\RiscALU|out[8]~101_combout  & (((\RiscALU|out[13]~100_combout  & \RiscALU|ShiftRight0~29_combout ))))

	.dataa(\RiscALU|ShiftRight1~50_combout ),
	.datab(\RiscALU|out[8]~101_combout ),
	.datac(\RiscALU|out[13]~100_combout ),
	.datad(\RiscALU|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[8]~102_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[8]~102 .lut_mask = 16'hBC8C;
defparam \RiscALU|out[8]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N8
cycloneive_lcell_comb \RiscALU|out[8]~103 (
// Equation(s):
// \RiscALU|out[8]~103_combout  = (funct3[0] & (((\RiscALU|out[8]~102_combout ) # (funct3[1])))) # (!funct3[0] & (\RiscALU|Equal0~24_combout  & ((!funct3[1]))))

	.dataa(\RiscALU|Equal0~24_combout ),
	.datab(funct3[0]),
	.datac(\RiscALU|out[8]~102_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|out[8]~103_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[8]~103 .lut_mask = 16'hCCE2;
defparam \RiscALU|out[8]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N18
cycloneive_lcell_comb \RiscALU|out[8]~104 (
// Equation(s):
// \RiscALU|out[8]~104_combout  = (funct3[1] & ((\RegFile|Mux23~20_combout  & ((\ALU_in1[8]~8_combout ) # (!\RiscALU|out[8]~103_combout ))) # (!\RegFile|Mux23~20_combout  & (!\RiscALU|out[8]~103_combout  & \ALU_in1[8]~8_combout )))) # (!funct3[1] & 
// (((\RiscALU|out[8]~103_combout ))))

	.dataa(funct3[1]),
	.datab(\RegFile|Mux23~20_combout ),
	.datac(\RiscALU|out[8]~103_combout ),
	.datad(\ALU_in1[8]~8_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[8]~104_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[8]~104 .lut_mask = 16'hDA58;
defparam \RiscALU|out[8]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N30
cycloneive_lcell_comb \RiscALU|out[8]~105 (
// Equation(s):
// \RiscALU|out[8]~105_combout  = (funct3[2] & (((\RiscALU|out[8]~104_combout )))) # (!funct3[2] & (\RiscALU|out[8]~258_combout  & ((!funct3[1]))))

	.dataa(\RiscALU|out[8]~258_combout ),
	.datab(\RiscALU|out[8]~104_combout ),
	.datac(funct3[2]),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|out[8]~105_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[8]~105 .lut_mask = 16'hC0CA;
defparam \RiscALU|out[8]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N8
cycloneive_lcell_comb \writeData~37 (
// Equation(s):
// \writeData~37_combout  = (\writeData~135_combout  & ((\writeData~35_combout  & (\PC[8]~reg0_q )) # (!\writeData~35_combout  & ((writeReg[1]))))) # (!\writeData~135_combout  & (((\writeData~35_combout ))))

	.dataa(\writeData~135_combout ),
	.datab(\PC[8]~reg0_q ),
	.datac(writeReg[1]),
	.datad(\writeData~35_combout ),
	.cin(gnd),
	.combout(\writeData~37_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~37 .lut_mask = 16'hDDA0;
defparam \writeData~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N10
cycloneive_lcell_comb \writeData~38 (
// Equation(s):
// \writeData~38_combout  = (\writeData~36_combout  & ((\writeData~37_combout  & ((\RiscRam|altsyncram_component|auto_generated|q_a [8]))) # (!\writeData~37_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [7])))) # (!\writeData~36_combout  & 
// (((\writeData~37_combout ))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.datab(\writeData~36_combout ),
	.datac(\writeData~37_combout ),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\writeData~38_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~38 .lut_mask = 16'hF838;
defparam \writeData~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N4
cycloneive_lcell_comb \writeData~40 (
// Equation(s):
// \writeData~40_combout  = (\writeData~38_combout  & ((\writeData~39_combout ) # ((\Add3~16_combout  & !\writeData~136_combout )))) # (!\writeData~38_combout  & (((\Add3~16_combout  & !\writeData~136_combout ))))

	.dataa(\writeData~38_combout ),
	.datab(\writeData~39_combout ),
	.datac(\Add3~16_combout ),
	.datad(\writeData~136_combout ),
	.cin(gnd),
	.combout(\writeData~40_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~40 .lut_mask = 16'h88F8;
defparam \writeData~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N8
cycloneive_lcell_comb \writeData~41 (
// Equation(s):
// \writeData~41_combout  = (\WideOr22~3_combout  & (((\writeData~40_combout )))) # (!\WideOr22~3_combout  & (\RiscALU|out[8]~105_combout  & (!\Decoder2~1_combout )))

	.dataa(\RiscALU|out[8]~105_combout ),
	.datab(\Decoder2~1_combout ),
	.datac(\writeData~40_combout ),
	.datad(\WideOr22~3_combout ),
	.cin(gnd),
	.combout(\writeData~41_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~41 .lut_mask = 16'hF022;
defparam \writeData~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N21
dffeas \RegFile|regs[9][8] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~41_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][8] .is_wysiwyg = "true";
defparam \RegFile|regs[9][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N14
cycloneive_lcell_comb \RegFile|Mux23~10 (
// Equation(s):
// \RegFile|Mux23~10_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|regs[10][8]~q ))) # (!readReg1[1] & (\RegFile|regs[8][8]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[8][8]~q ),
	.datad(\RegFile|regs[10][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~10 .lut_mask = 16'hDC98;
defparam \RegFile|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N30
cycloneive_lcell_comb \RegFile|Mux23~11 (
// Equation(s):
// \RegFile|Mux23~11_combout  = (readReg1[0] & ((\RegFile|Mux23~10_combout  & ((\RegFile|regs[11][8]~q ))) # (!\RegFile|Mux23~10_combout  & (\RegFile|regs[9][8]~q )))) # (!readReg1[0] & (((\RegFile|Mux23~10_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[9][8]~q ),
	.datac(\RegFile|regs[11][8]~q ),
	.datad(\RegFile|Mux23~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~11 .lut_mask = 16'hF588;
defparam \RegFile|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N10
cycloneive_lcell_comb \RegFile|Mux23~17 (
// Equation(s):
// \RegFile|Mux23~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][8]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][8]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][8]~q ),
	.datad(\RegFile|regs[13][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N24
cycloneive_lcell_comb \RegFile|Mux23~18 (
// Equation(s):
// \RegFile|Mux23~18_combout  = (readReg1[1] & ((\RegFile|Mux23~17_combout  & ((\RegFile|regs[15][8]~q ))) # (!\RegFile|Mux23~17_combout  & (\RegFile|regs[14][8]~q )))) # (!readReg1[1] & (\RegFile|Mux23~17_combout ))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux23~17_combout ),
	.datac(\RegFile|regs[14][8]~q ),
	.datad(\RegFile|regs[15][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~18 .lut_mask = 16'hEC64;
defparam \RegFile|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N30
cycloneive_lcell_comb \RegFile|Mux23~12 (
// Equation(s):
// \RegFile|Mux23~12_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[5][8]~q ))) # (!readReg1[0] & (\RegFile|regs[4][8]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[4][8]~q ),
	.datad(\RegFile|regs[5][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~12 .lut_mask = 16'hDC98;
defparam \RegFile|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N10
cycloneive_lcell_comb \RegFile|Mux23~13 (
// Equation(s):
// \RegFile|Mux23~13_combout  = (\RegFile|Mux23~12_combout  & (((\RegFile|regs[7][8]~q ) # (!readReg1[1])))) # (!\RegFile|Mux23~12_combout  & (\RegFile|regs[6][8]~q  & ((readReg1[1]))))

	.dataa(\RegFile|Mux23~12_combout ),
	.datab(\RegFile|regs[6][8]~q ),
	.datac(\RegFile|regs[7][8]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~13 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N10
cycloneive_lcell_comb \RegFile|Mux23~14 (
// Equation(s):
// \RegFile|Mux23~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][8]~q ))) # (!readReg1[1] & (\RegFile|regs[1][8]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[1][8]~q ),
	.datad(\RegFile|regs[3][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~14 .lut_mask = 16'hA820;
defparam \RegFile|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N18
cycloneive_lcell_comb \RegFile|Mux23~15 (
// Equation(s):
// \RegFile|Mux23~15_combout  = (\RegFile|Mux23~14_combout ) # ((readReg1[1] & (\RegFile|regs[2][8]~q  & !readReg1[0])))

	.dataa(\RegFile|Mux23~14_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[2][8]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~15 .lut_mask = 16'hAAEA;
defparam \RegFile|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N24
cycloneive_lcell_comb \RegFile|Mux23~16 (
// Equation(s):
// \RegFile|Mux23~16_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & (\RegFile|Mux23~13_combout )) # (!readReg1[2] & ((\RegFile|Mux23~15_combout )))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux23~13_combout ),
	.datad(\RegFile|Mux23~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~16 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N20
cycloneive_lcell_comb \RegFile|Mux23~19 (
// Equation(s):
// \RegFile|Mux23~19_combout  = (readReg1[3] & ((\RegFile|Mux23~16_combout  & ((\RegFile|Mux23~18_combout ))) # (!\RegFile|Mux23~16_combout  & (\RegFile|Mux23~11_combout )))) # (!readReg1[3] & (((\RegFile|Mux23~16_combout ))))

	.dataa(\RegFile|Mux23~11_combout ),
	.datab(\RegFile|Mux23~18_combout ),
	.datac(readReg1[3]),
	.datad(\RegFile|Mux23~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~19 .lut_mask = 16'hCFA0;
defparam \RegFile|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N24
cycloneive_lcell_comb \RegFile|Mux23~0 (
// Equation(s):
// \RegFile|Mux23~0_combout  = (readReg1[2] & ((\RegFile|regs[21][8]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[17][8]~q  & !readReg1[3]))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[21][8]~q ),
	.datac(\RegFile|regs[17][8]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~0 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N26
cycloneive_lcell_comb \RegFile|Mux23~1 (
// Equation(s):
// \RegFile|Mux23~1_combout  = (\RegFile|Mux23~0_combout  & (((\RegFile|regs[29][8]~q )) # (!readReg1[3]))) # (!\RegFile|Mux23~0_combout  & (readReg1[3] & ((\RegFile|regs[25][8]~q ))))

	.dataa(\RegFile|Mux23~0_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[29][8]~q ),
	.datad(\RegFile|regs[25][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~1 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N18
cycloneive_lcell_comb \RegFile|Mux23~4 (
// Equation(s):
// \RegFile|Mux23~4_combout  = (readReg1[3] & ((\RegFile|regs[24][8]~q ) # ((readReg1[2])))) # (!readReg1[3] & (((\RegFile|regs[16][8]~q  & !readReg1[2]))))

	.dataa(\RegFile|regs[24][8]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][8]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~4 .lut_mask = 16'hCCB8;
defparam \RegFile|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N14
cycloneive_lcell_comb \RegFile|Mux23~5 (
// Equation(s):
// \RegFile|Mux23~5_combout  = (readReg1[2] & ((\RegFile|Mux23~4_combout  & ((\RegFile|regs[28][8]~q ))) # (!\RegFile|Mux23~4_combout  & (\RegFile|regs[20][8]~q )))) # (!readReg1[2] & (((\RegFile|Mux23~4_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[20][8]~q ),
	.datac(\RegFile|regs[28][8]~q ),
	.datad(\RegFile|Mux23~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~5 .lut_mask = 16'hF588;
defparam \RegFile|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N12
cycloneive_lcell_comb \RegFile|Mux23~2 (
// Equation(s):
// \RegFile|Mux23~2_combout  = (readReg1[3] & ((\RegFile|regs[26][8]~q ) # ((readReg1[2])))) # (!readReg1[3] & (((\RegFile|regs[18][8]~q  & !readReg1[2]))))

	.dataa(\RegFile|regs[26][8]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[18][8]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~2 .lut_mask = 16'hCCB8;
defparam \RegFile|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N10
cycloneive_lcell_comb \RegFile|Mux23~3 (
// Equation(s):
// \RegFile|Mux23~3_combout  = (\RegFile|Mux23~2_combout  & (((\RegFile|regs[30][8]~q )) # (!readReg1[2]))) # (!\RegFile|Mux23~2_combout  & (readReg1[2] & ((\RegFile|regs[22][8]~q ))))

	.dataa(\RegFile|Mux23~2_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[30][8]~q ),
	.datad(\RegFile|regs[22][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~3 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N26
cycloneive_lcell_comb \RegFile|Mux23~6 (
// Equation(s):
// \RegFile|Mux23~6_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|Mux23~3_combout ))) # (!readReg1[1] & (\RegFile|Mux23~5_combout ))))

	.dataa(\RegFile|Mux23~5_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|Mux23~3_combout ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~6 .lut_mask = 16'hFC22;
defparam \RegFile|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N14
cycloneive_lcell_comb \RegFile|Mux23~7 (
// Equation(s):
// \RegFile|Mux23~7_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[23][8]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[19][8]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][8]~q ),
	.datad(\RegFile|regs[23][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N18
cycloneive_lcell_comb \RegFile|Mux23~8 (
// Equation(s):
// \RegFile|Mux23~8_combout  = (\RegFile|Mux23~7_combout  & (((\RegFile|regs[31][8]~q )) # (!readReg1[3]))) # (!\RegFile|Mux23~7_combout  & (readReg1[3] & ((\RegFile|regs[27][8]~q ))))

	.dataa(\RegFile|Mux23~7_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[31][8]~q ),
	.datad(\RegFile|regs[27][8]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~8 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N24
cycloneive_lcell_comb \RegFile|Mux23~9 (
// Equation(s):
// \RegFile|Mux23~9_combout  = (readReg1[0] & ((\RegFile|Mux23~6_combout  & ((\RegFile|Mux23~8_combout ))) # (!\RegFile|Mux23~6_combout  & (\RegFile|Mux23~1_combout )))) # (!readReg1[0] & (((\RegFile|Mux23~6_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux23~1_combout ),
	.datac(\RegFile|Mux23~6_combout ),
	.datad(\RegFile|Mux23~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~9 .lut_mask = 16'hF858;
defparam \RegFile|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N20
cycloneive_lcell_comb \RegFile|Mux23~20 (
// Equation(s):
// \RegFile|Mux23~20_combout  = (readReg1[4] & ((\RegFile|Mux23~9_combout ))) # (!readReg1[4] & (\RegFile|Mux23~19_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux23~19_combout ),
	.datac(readReg1[4]),
	.datad(\RegFile|Mux23~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux23~20 .lut_mask = 16'hFC0C;
defparam \RegFile|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N4
cycloneive_lcell_comb \RiscALU|ShiftLeft0~34 (
// Equation(s):
// \RiscALU|ShiftLeft0~34_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux23~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux21~20_combout )))

	.dataa(\ALU_in1[1]~3_combout ),
	.datab(gnd),
	.datac(\RegFile|Mux23~20_combout ),
	.datad(\RegFile|Mux21~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~34_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~34 .lut_mask = 16'hF5A0;
defparam \RiscALU|ShiftLeft0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N22
cycloneive_lcell_comb \RiscALU|ShiftLeft0~35 (
// Equation(s):
// \RiscALU|ShiftLeft0~35_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~30_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~34_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RiscALU|ShiftLeft0~34_combout ),
	.datad(\RiscALU|ShiftLeft0~30_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~35_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~35 .lut_mask = 16'hFC30;
defparam \RiscALU|ShiftLeft0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N24
cycloneive_lcell_comb \RiscALU|ShiftLeft0~36 (
// Equation(s):
// \RiscALU|ShiftLeft0~36_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~21_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~35_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftLeft0~35_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~36_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~36 .lut_mask = 16'hFC0C;
defparam \RiscALU|ShiftLeft0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N18
cycloneive_lcell_comb \RiscALU|ShiftLeft0~37 (
// Equation(s):
// \RiscALU|ShiftLeft0~37_combout  = (\ALU_in1[3]~34_combout  & (\RiscALU|ShiftLeft0~7_combout  & (!\ALU_in1[2]~32_combout ))) # (!\ALU_in1[3]~34_combout  & (((\RiscALU|ShiftLeft0~36_combout ))))

	.dataa(\RiscALU|ShiftLeft0~7_combout ),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~37_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~37 .lut_mask = 16'h3B08;
defparam \RiscALU|ShiftLeft0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N14
cycloneive_lcell_comb \RiscALU|out[10]~260 (
// Equation(s):
// \RiscALU|out[10]~260_combout  = (funct3[0] & (\RiscALU|ShiftLeft0~37_combout  & (!\ALU_in1[4]~4_combout ))) # (!funct3[0] & (((\RiscALU|Add0~33_combout ))))

	.dataa(funct3[0]),
	.datab(\RiscALU|ShiftLeft0~37_combout ),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\RiscALU|Add0~33_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[10]~260_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[10]~260 .lut_mask = 16'h5D08;
defparam \RiscALU|out[10]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N22
cycloneive_lcell_comb \RiscALU|out[10]~115 (
// Equation(s):
// \RiscALU|out[10]~115_combout  = (funct3[2] & (\RiscALU|out[10]~114_combout )) # (!funct3[2] & (((\RiscALU|out[10]~260_combout  & !funct3[1]))))

	.dataa(\RiscALU|out[10]~114_combout ),
	.datab(\RiscALU|out[10]~260_combout ),
	.datac(funct3[2]),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|out[10]~115_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[10]~115 .lut_mask = 16'hA0AC;
defparam \RiscALU|out[10]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N28
cycloneive_lcell_comb \writeData~46 (
// Equation(s):
// \writeData~46_combout  = (\writeData~135_combout  & ((\writeData~35_combout  & ((\PC[10]~reg0_q ))) # (!\writeData~35_combout  & (writeReg[3])))) # (!\writeData~135_combout  & (((\writeData~35_combout ))))

	.dataa(writeReg[3]),
	.datab(\PC[10]~reg0_q ),
	.datac(\writeData~135_combout ),
	.datad(\writeData~35_combout ),
	.cin(gnd),
	.combout(\writeData~46_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~46 .lut_mask = 16'hCFA0;
defparam \writeData~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N6
cycloneive_lcell_comb \writeData~47 (
// Equation(s):
// \writeData~47_combout  = (\writeData~46_combout  & (((\RiscRam|altsyncram_component|auto_generated|q_a [10]) # (!\writeData~36_combout )))) # (!\writeData~46_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [7] & ((\writeData~36_combout ))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.datab(\writeData~46_combout ),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [10]),
	.datad(\writeData~36_combout ),
	.cin(gnd),
	.combout(\writeData~47_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~47 .lut_mask = 16'hE2CC;
defparam \writeData~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N16
cycloneive_lcell_comb \writeData~48 (
// Equation(s):
// \writeData~48_combout  = (\writeData~47_combout  & ((\writeData~39_combout ) # ((\Add3~20_combout  & !\writeData~136_combout )))) # (!\writeData~47_combout  & (\Add3~20_combout  & ((!\writeData~136_combout ))))

	.dataa(\writeData~47_combout ),
	.datab(\Add3~20_combout ),
	.datac(\writeData~39_combout ),
	.datad(\writeData~136_combout ),
	.cin(gnd),
	.combout(\writeData~48_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~48 .lut_mask = 16'hA0EC;
defparam \writeData~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N28
cycloneive_lcell_comb \writeData~49 (
// Equation(s):
// \writeData~49_combout  = (\WideOr22~3_combout  & (((\writeData~48_combout )))) # (!\WideOr22~3_combout  & (\RiscALU|out[10]~115_combout  & (!\Decoder2~1_combout )))

	.dataa(\RiscALU|out[10]~115_combout ),
	.datab(\Decoder2~1_combout ),
	.datac(\writeData~48_combout ),
	.datad(\WideOr22~3_combout ),
	.cin(gnd),
	.combout(\writeData~49_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~49 .lut_mask = 16'hF022;
defparam \writeData~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N9
dffeas \RegFile|regs[10][10] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~49_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][10] .is_wysiwyg = "true";
defparam \RegFile|regs[10][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N2
cycloneive_lcell_comb \RegFile|Mux21~10 (
// Equation(s):
// \RegFile|Mux21~10_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & (\RegFile|regs[10][10]~q )) # (!readReg1[1] & ((\RegFile|regs[8][10]~q )))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[10][10]~q ),
	.datac(\RegFile|regs[8][10]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~10 .lut_mask = 16'hEE50;
defparam \RegFile|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N10
cycloneive_lcell_comb \RegFile|Mux21~11 (
// Equation(s):
// \RegFile|Mux21~11_combout  = (\RegFile|Mux21~10_combout  & (((\RegFile|regs[11][10]~q )) # (!readReg1[0]))) # (!\RegFile|Mux21~10_combout  & (readReg1[0] & ((\RegFile|regs[9][10]~q ))))

	.dataa(\RegFile|Mux21~10_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][10]~q ),
	.datad(\RegFile|regs[9][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~11 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N12
cycloneive_lcell_comb \RegFile|Mux21~17 (
// Equation(s):
// \RegFile|Mux21~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][10]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][10]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][10]~q ),
	.datad(\RegFile|regs[13][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N0
cycloneive_lcell_comb \RegFile|Mux21~18 (
// Equation(s):
// \RegFile|Mux21~18_combout  = (readReg1[1] & ((\RegFile|Mux21~17_combout  & ((\RegFile|regs[15][10]~q ))) # (!\RegFile|Mux21~17_combout  & (\RegFile|regs[14][10]~q )))) # (!readReg1[1] & (\RegFile|Mux21~17_combout ))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux21~17_combout ),
	.datac(\RegFile|regs[14][10]~q ),
	.datad(\RegFile|regs[15][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~18 .lut_mask = 16'hEC64;
defparam \RegFile|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N2
cycloneive_lcell_comb \RegFile|Mux21~12 (
// Equation(s):
// \RegFile|Mux21~12_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[5][10]~q )) # (!readReg1[0] & ((\RegFile|regs[4][10]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[5][10]~q ),
	.datac(\RegFile|regs[4][10]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~12 .lut_mask = 16'hEE50;
defparam \RegFile|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N14
cycloneive_lcell_comb \RegFile|Mux21~13 (
// Equation(s):
// \RegFile|Mux21~13_combout  = (\RegFile|Mux21~12_combout  & (((\RegFile|regs[7][10]~q )) # (!readReg1[1]))) # (!\RegFile|Mux21~12_combout  & (readReg1[1] & ((\RegFile|regs[6][10]~q ))))

	.dataa(\RegFile|Mux21~12_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][10]~q ),
	.datad(\RegFile|regs[6][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~13 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N4
cycloneive_lcell_comb \RegFile|Mux21~14 (
// Equation(s):
// \RegFile|Mux21~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][10]~q ))) # (!readReg1[1] & (\RegFile|regs[1][10]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[1][10]~q ),
	.datad(\RegFile|regs[3][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~14 .lut_mask = 16'hA820;
defparam \RegFile|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N20
cycloneive_lcell_comb \RegFile|Mux21~15 (
// Equation(s):
// \RegFile|Mux21~15_combout  = (\RegFile|Mux21~14_combout ) # ((!readReg1[0] & (\RegFile|regs[2][10]~q  & readReg1[1])))

	.dataa(\RegFile|Mux21~14_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][10]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~15 .lut_mask = 16'hBAAA;
defparam \RegFile|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N6
cycloneive_lcell_comb \RegFile|Mux21~16 (
// Equation(s):
// \RegFile|Mux21~16_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & (\RegFile|Mux21~13_combout )) # (!readReg1[2] & ((\RegFile|Mux21~15_combout )))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux21~13_combout ),
	.datad(\RegFile|Mux21~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~16 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N6
cycloneive_lcell_comb \RegFile|Mux21~19 (
// Equation(s):
// \RegFile|Mux21~19_combout  = (readReg1[3] & ((\RegFile|Mux21~16_combout  & ((\RegFile|Mux21~18_combout ))) # (!\RegFile|Mux21~16_combout  & (\RegFile|Mux21~11_combout )))) # (!readReg1[3] & (((\RegFile|Mux21~16_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux21~11_combout ),
	.datac(\RegFile|Mux21~18_combout ),
	.datad(\RegFile|Mux21~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~19 .lut_mask = 16'hF588;
defparam \RegFile|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N30
cycloneive_lcell_comb \RegFile|Mux21~2 (
// Equation(s):
// \RegFile|Mux21~2_combout  = (readReg1[3] & ((\RegFile|regs[26][10]~q ) # ((readReg1[2])))) # (!readReg1[3] & (((\RegFile|regs[18][10]~q  & !readReg1[2]))))

	.dataa(\RegFile|regs[26][10]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[18][10]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~2 .lut_mask = 16'hCCB8;
defparam \RegFile|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N20
cycloneive_lcell_comb \RegFile|Mux21~3 (
// Equation(s):
// \RegFile|Mux21~3_combout  = (\RegFile|Mux21~2_combout  & (((\RegFile|regs[30][10]~q )) # (!readReg1[2]))) # (!\RegFile|Mux21~2_combout  & (readReg1[2] & ((\RegFile|regs[22][10]~q ))))

	.dataa(\RegFile|Mux21~2_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[30][10]~q ),
	.datad(\RegFile|regs[22][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~3 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N26
cycloneive_lcell_comb \RegFile|Mux21~4 (
// Equation(s):
// \RegFile|Mux21~4_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[24][10]~q ))) # (!readReg1[3] & (\RegFile|regs[16][10]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][10]~q ),
	.datad(\RegFile|regs[24][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~4 .lut_mask = 16'hDC98;
defparam \RegFile|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N2
cycloneive_lcell_comb \RegFile|Mux21~5 (
// Equation(s):
// \RegFile|Mux21~5_combout  = (readReg1[2] & ((\RegFile|Mux21~4_combout  & (\RegFile|regs[28][10]~q )) # (!\RegFile|Mux21~4_combout  & ((\RegFile|regs[20][10]~q ))))) # (!readReg1[2] & (\RegFile|Mux21~4_combout ))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux21~4_combout ),
	.datac(\RegFile|regs[28][10]~q ),
	.datad(\RegFile|regs[20][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~5 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N30
cycloneive_lcell_comb \RegFile|Mux21~6 (
// Equation(s):
// \RegFile|Mux21~6_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & (\RegFile|Mux21~3_combout )) # (!readReg1[1] & ((\RegFile|Mux21~5_combout )))))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux21~3_combout ),
	.datac(readReg1[1]),
	.datad(\RegFile|Mux21~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~6 .lut_mask = 16'hE5E0;
defparam \RegFile|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N8
cycloneive_lcell_comb \RegFile|Mux21~0 (
// Equation(s):
// \RegFile|Mux21~0_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[21][10]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[17][10]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[17][10]~q ),
	.datad(\RegFile|regs[21][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~0 .lut_mask = 16'hBA98;
defparam \RegFile|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N24
cycloneive_lcell_comb \RegFile|Mux21~1 (
// Equation(s):
// \RegFile|Mux21~1_combout  = (readReg1[3] & ((\RegFile|Mux21~0_combout  & ((\RegFile|regs[29][10]~q ))) # (!\RegFile|Mux21~0_combout  & (\RegFile|regs[25][10]~q )))) # (!readReg1[3] & (((\RegFile|Mux21~0_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[25][10]~q ),
	.datac(\RegFile|regs[29][10]~q ),
	.datad(\RegFile|Mux21~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~1 .lut_mask = 16'hF588;
defparam \RegFile|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N26
cycloneive_lcell_comb \RegFile|Mux21~7 (
// Equation(s):
// \RegFile|Mux21~7_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[23][10]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[19][10]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][10]~q ),
	.datad(\RegFile|regs[23][10]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N16
cycloneive_lcell_comb \RegFile|Mux21~8 (
// Equation(s):
// \RegFile|Mux21~8_combout  = (readReg1[3] & ((\RegFile|Mux21~7_combout  & ((\RegFile|regs[31][10]~q ))) # (!\RegFile|Mux21~7_combout  & (\RegFile|regs[27][10]~q )))) # (!readReg1[3] & (((\RegFile|Mux21~7_combout ))))

	.dataa(\RegFile|regs[27][10]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[31][10]~q ),
	.datad(\RegFile|Mux21~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~8 .lut_mask = 16'hF388;
defparam \RegFile|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N28
cycloneive_lcell_comb \RegFile|Mux21~9 (
// Equation(s):
// \RegFile|Mux21~9_combout  = (readReg1[0] & ((\RegFile|Mux21~6_combout  & ((\RegFile|Mux21~8_combout ))) # (!\RegFile|Mux21~6_combout  & (\RegFile|Mux21~1_combout )))) # (!readReg1[0] & (\RegFile|Mux21~6_combout ))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux21~6_combout ),
	.datac(\RegFile|Mux21~1_combout ),
	.datad(\RegFile|Mux21~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~9 .lut_mask = 16'hEC64;
defparam \RegFile|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N20
cycloneive_lcell_comb \RegFile|Mux21~20 (
// Equation(s):
// \RegFile|Mux21~20_combout  = (readReg1[4] & ((\RegFile|Mux21~9_combout ))) # (!readReg1[4] & (\RegFile|Mux21~19_combout ))

	.dataa(readReg1[4]),
	.datab(gnd),
	.datac(\RegFile|Mux21~19_combout ),
	.datad(\RegFile|Mux21~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux21~20 .lut_mask = 16'hFA50;
defparam \RegFile|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N30
cycloneive_lcell_comb \RiscALU|ShiftLeft0~43 (
// Equation(s):
// \RiscALU|ShiftLeft0~43_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux21~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux19~20_combout ))

	.dataa(\RegFile|Mux19~20_combout ),
	.datab(gnd),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RegFile|Mux21~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~43_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~43 .lut_mask = 16'hFA0A;
defparam \RiscALU|ShiftLeft0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N18
cycloneive_lcell_comb \RiscALU|ShiftLeft0~46 (
// Equation(s):
// \RiscALU|ShiftLeft0~46_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux20~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux18~20_combout )))

	.dataa(\RegFile|Mux20~20_combout ),
	.datab(gnd),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RegFile|Mux18~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~46_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~46 .lut_mask = 16'hAFA0;
defparam \RiscALU|ShiftLeft0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N28
cycloneive_lcell_comb \RiscALU|ShiftLeft0~47 (
// Equation(s):
// \RiscALU|ShiftLeft0~47_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~43_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~46_combout )))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RiscALU|ShiftLeft0~43_combout ),
	.datad(\RiscALU|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~47_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~47 .lut_mask = 16'hF3C0;
defparam \RiscALU|ShiftLeft0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N16
cycloneive_lcell_comb \RiscALU|ShiftLeft0~48 (
// Equation(s):
// \RiscALU|ShiftLeft0~48_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~31_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~47_combout ))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(\RiscALU|ShiftLeft0~47_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftLeft0~31_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~48_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~48 .lut_mask = 16'hEE44;
defparam \RiscALU|ShiftLeft0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N10
cycloneive_lcell_comb \RiscALU|ShiftLeft0~49 (
// Equation(s):
// \RiscALU|ShiftLeft0~49_combout  = (\ALU_in1[3]~34_combout  & (\RiscALU|ShiftLeft0~17_combout )) # (!\ALU_in1[3]~34_combout  & ((\RiscALU|ShiftLeft0~48_combout )))

	.dataa(gnd),
	.datab(\RiscALU|ShiftLeft0~17_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\RiscALU|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~49_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~49 .lut_mask = 16'hCFC0;
defparam \RiscALU|ShiftLeft0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N30
cycloneive_lcell_comb \RiscALU|ShiftLeft0~73 (
// Equation(s):
// \RiscALU|ShiftLeft0~73_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux13~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux11~20_combout ))

	.dataa(\ALU_in1[1]~3_combout ),
	.datab(gnd),
	.datac(\RegFile|Mux11~20_combout ),
	.datad(\RegFile|Mux13~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~73_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~73 .lut_mask = 16'hFA50;
defparam \RiscALU|ShiftLeft0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N20
cycloneive_lcell_comb \RiscALU|ShiftLeft0~76 (
// Equation(s):
// \RiscALU|ShiftLeft0~76_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux12~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux10~20_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux12~20_combout ),
	.datac(\RegFile|Mux10~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~76_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~76 .lut_mask = 16'hCCF0;
defparam \RiscALU|ShiftLeft0~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N26
cycloneive_lcell_comb \RiscALU|ShiftLeft0~77 (
// Equation(s):
// \RiscALU|ShiftLeft0~77_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~73_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~76_combout )))

	.dataa(\RiscALU|ShiftLeft0~73_combout ),
	.datab(gnd),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~77_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~77 .lut_mask = 16'hAFA0;
defparam \RiscALU|ShiftLeft0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N10
cycloneive_lcell_comb \RiscALU|ShiftLeft0~63 (
// Equation(s):
// \RiscALU|ShiftLeft0~63_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux16~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux14~20_combout ))

	.dataa(\RegFile|Mux14~20_combout ),
	.datab(\RegFile|Mux16~20_combout ),
	.datac(gnd),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~63_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~63 .lut_mask = 16'hCCAA;
defparam \RiscALU|ShiftLeft0~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N20
cycloneive_lcell_comb \RiscALU|ShiftLeft0~64 (
// Equation(s):
// \RiscALU|ShiftLeft0~64_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~60_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~63_combout ))

	.dataa(\RiscALU|ShiftLeft0~63_combout ),
	.datab(gnd),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftLeft0~60_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~64_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~64 .lut_mask = 16'hFA0A;
defparam \RiscALU|ShiftLeft0~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N4
cycloneive_lcell_comb \RiscALU|ShiftLeft0~78 (
// Equation(s):
// \RiscALU|ShiftLeft0~78_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~64_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~77_combout ))

	.dataa(\RiscALU|ShiftLeft0~77_combout ),
	.datab(\RiscALU|ShiftLeft0~64_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~78_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~78 .lut_mask = 16'hCACA;
defparam \RiscALU|ShiftLeft0~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N6
cycloneive_lcell_comb \RiscALU|ShiftLeft0~96 (
// Equation(s):
// \RiscALU|ShiftLeft0~96_combout  = (\ALU_in1[0]~1_combout  & ((\RegFile|Mux3~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux2~20_combout ))

	.dataa(\RegFile|Mux2~20_combout ),
	.datab(gnd),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RegFile|Mux3~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~96_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~96 .lut_mask = 16'hFA0A;
defparam \RiscALU|ShiftLeft0~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N26
cycloneive_lcell_comb \RiscALU|ShiftLeft0~87 (
// Equation(s):
// \RiscALU|ShiftLeft0~87_combout  = (!\ALU_in1[0]~1_combout  & ((\ALU_in1[1]~3_combout  & ((\RegFile|Mux8~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux6~20_combout ))))

	.dataa(\ALU_in1[0]~1_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\RegFile|Mux6~20_combout ),
	.datad(\RegFile|Mux8~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~87_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~87 .lut_mask = 16'h5410;
defparam \RiscALU|ShiftLeft0~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N12
cycloneive_lcell_comb \RiscALU|ShiftLeft0~88 (
// Equation(s):
// \RiscALU|ShiftLeft0~88_combout  = (\RiscALU|ShiftLeft0~87_combout ) # ((\RiscALU|ShiftLeft0~85_combout  & \ALU_in1[0]~1_combout ))

	.dataa(\RiscALU|ShiftLeft0~87_combout ),
	.datab(\RiscALU|ShiftLeft0~85_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~88_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~88 .lut_mask = 16'hEAEA;
defparam \RiscALU|ShiftLeft0~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N12
cycloneive_lcell_comb \RiscALU|out[3]~44 (
// Equation(s):
// \RiscALU|out[3]~44_combout  = (\ALU_in1[3]~34_combout ) # ((!\ALU_in1[2]~32_combout  & \ALU_in1[1]~3_combout ))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(gnd),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~44 .lut_mask = 16'hBBAA;
defparam \RiscALU|out[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N16
cycloneive_lcell_comb \RiscALU|out[29]~244 (
// Equation(s):
// \RiscALU|out[29]~244_combout  = (\RiscALU|ShiftRight0~45_combout  & (\RiscALU|ShiftLeft0~96_combout  & ((!\RiscALU|out[3]~44_combout )))) # (!\RiscALU|ShiftRight0~45_combout  & (((\RiscALU|ShiftLeft0~88_combout ) # (\RiscALU|out[3]~44_combout ))))

	.dataa(\RiscALU|ShiftLeft0~96_combout ),
	.datab(\RiscALU|ShiftLeft0~88_combout ),
	.datac(\RiscALU|ShiftRight0~45_combout ),
	.datad(\RiscALU|out[3]~44_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[29]~244_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[29]~244 .lut_mask = 16'h0FAC;
defparam \RiscALU|out[29]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N26
cycloneive_lcell_comb \RiscALU|ShiftLeft0~93 (
// Equation(s):
// \RiscALU|ShiftLeft0~93_combout  = (\ALU_in1[0]~1_combout  & (\RegFile|Mux5~20_combout )) # (!\ALU_in1[0]~1_combout  & ((\RegFile|Mux4~20_combout )))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RegFile|Mux5~20_combout ),
	.datad(\RegFile|Mux4~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~93_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~93 .lut_mask = 16'hF3C0;
defparam \RiscALU|ShiftLeft0~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N18
cycloneive_lcell_comb \RiscALU|out[29]~245 (
// Equation(s):
// \RiscALU|out[29]~245_combout  = (\RiscALU|out[29]~244_combout  & ((\RiscALU|ShiftLeft0~78_combout ) # ((!\RiscALU|out[3]~44_combout )))) # (!\RiscALU|out[29]~244_combout  & (((\RiscALU|out[3]~44_combout  & \RiscALU|ShiftLeft0~93_combout ))))

	.dataa(\RiscALU|ShiftLeft0~78_combout ),
	.datab(\RiscALU|out[29]~244_combout ),
	.datac(\RiscALU|out[3]~44_combout ),
	.datad(\RiscALU|ShiftLeft0~93_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[29]~245_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[29]~245 .lut_mask = 16'hBC8C;
defparam \RiscALU|out[29]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N18
cycloneive_lcell_comb \RiscALU|out[29]~246 (
// Equation(s):
// \RiscALU|out[29]~246_combout  = (\RiscALU|out[3]~55_combout  & ((\ALU_in1[4]~4_combout  & (\RiscALU|ShiftLeft0~49_combout )) # (!\ALU_in1[4]~4_combout  & ((\RiscALU|out[29]~245_combout )))))

	.dataa(\RiscALU|ShiftLeft0~49_combout ),
	.datab(\RiscALU|out[29]~245_combout ),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\RiscALU|out[3]~55_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[29]~246_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[29]~246 .lut_mask = 16'hAC00;
defparam \RiscALU|out[29]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N12
cycloneive_lcell_comb \RegFile|Mux34~12 (
// Equation(s):
// \RegFile|Mux34~12_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|regs[10][29]~q ))) # (!readReg2[1] & (\RegFile|regs[8][29]~q ))))

	.dataa(\RegFile|regs[8][29]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][29]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~12 .lut_mask = 16'hFC22;
defparam \RegFile|Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N4
cycloneive_lcell_comb \RegFile|Mux34~13 (
// Equation(s):
// \RegFile|Mux34~13_combout  = (\RegFile|Mux34~12_combout  & ((\RegFile|regs[11][29]~q ) # ((!readReg2[0])))) # (!\RegFile|Mux34~12_combout  & (((\RegFile|regs[9][29]~q  & readReg2[0]))))

	.dataa(\RegFile|Mux34~12_combout ),
	.datab(\RegFile|regs[11][29]~q ),
	.datac(\RegFile|regs[9][29]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~13 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N28
cycloneive_lcell_comb \RegFile|Mux34~14 (
// Equation(s):
// \RegFile|Mux34~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][29]~q )) # (!readReg2[1] & ((\RegFile|regs[1][29]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][29]~q ),
	.datad(\RegFile|regs[1][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~14 .lut_mask = 16'hC480;
defparam \RegFile|Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N14
cycloneive_lcell_comb \RegFile|Mux34~15 (
// Equation(s):
// \RegFile|Mux34~15_combout  = (\RegFile|Mux34~14_combout ) # ((\RegFile|regs[2][29]~q  & (!readReg2[0] & readReg2[1])))

	.dataa(\RegFile|regs[2][29]~q ),
	.datab(readReg2[0]),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux34~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N26
cycloneive_lcell_comb \RegFile|Mux34~16 (
// Equation(s):
// \RegFile|Mux34~16_combout  = (readReg2[3] & ((\RegFile|Mux34~13_combout ) # ((readReg2[2])))) # (!readReg2[3] & (((!readReg2[2] & \RegFile|Mux34~15_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux34~13_combout ),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux34~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~16 .lut_mask = 16'hADA8;
defparam \RegFile|Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N10
cycloneive_lcell_comb \RegFile|Mux34~10 (
// Equation(s):
// \RegFile|Mux34~10_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[5][29]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[4][29]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[5][29]~q ),
	.datad(\RegFile|regs[4][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~10 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N20
cycloneive_lcell_comb \RegFile|Mux34~11 (
// Equation(s):
// \RegFile|Mux34~11_combout  = (\RegFile|Mux34~10_combout  & ((\RegFile|regs[7][29]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux34~10_combout  & (((\RegFile|regs[6][29]~q  & readReg2[1]))))

	.dataa(\RegFile|regs[7][29]~q ),
	.datab(\RegFile|Mux34~10_combout ),
	.datac(\RegFile|regs[6][29]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~11 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N16
cycloneive_lcell_comb \RegFile|Mux34~17 (
// Equation(s):
// \RegFile|Mux34~17_combout  = (readReg2[0] & (((\RegFile|regs[13][29]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[12][29]~q  & ((!readReg2[1]))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[12][29]~q ),
	.datac(\RegFile|regs[13][29]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~17 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N12
cycloneive_lcell_comb \RegFile|Mux34~18 (
// Equation(s):
// \RegFile|Mux34~18_combout  = (readReg2[1] & ((\RegFile|Mux34~17_combout  & ((\RegFile|regs[15][29]~q ))) # (!\RegFile|Mux34~17_combout  & (\RegFile|regs[14][29]~q )))) # (!readReg2[1] & (((\RegFile|Mux34~17_combout ))))

	.dataa(\RegFile|regs[14][29]~q ),
	.datab(\RegFile|regs[15][29]~q ),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux34~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux34~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~18 .lut_mask = 16'hCFA0;
defparam \RegFile|Mux34~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N22
cycloneive_lcell_comb \RegFile|Mux34~19 (
// Equation(s):
// \RegFile|Mux34~19_combout  = (\RegFile|Mux34~16_combout  & (((\RegFile|Mux34~18_combout ) # (!readReg2[2])))) # (!\RegFile|Mux34~16_combout  & (\RegFile|Mux34~11_combout  & (readReg2[2])))

	.dataa(\RegFile|Mux34~16_combout ),
	.datab(\RegFile|Mux34~11_combout ),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux34~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux34~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~19 .lut_mask = 16'hEA4A;
defparam \RegFile|Mux34~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N8
cycloneive_lcell_comb \ALU_in1[29]~28 (
// Equation(s):
// \ALU_in1[29]~28_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & (\RegFile|Mux34~9_combout )) # (!readReg2[4] & ((\RegFile|Mux34~19_combout )))))

	.dataa(\ALU_in1_con~1_combout ),
	.datab(\RegFile|Mux34~9_combout ),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux34~19_combout ),
	.cin(gnd),
	.combout(\ALU_in1[29]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[29]~28 .lut_mask = 16'h8A80;
defparam \ALU_in1[29]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N26
cycloneive_lcell_comb \RiscALU|Add0~89 (
// Equation(s):
// \RiscALU|Add0~89_combout  = (opcode[5] & (\upperBit~q  $ (((\ALU_in1[29]~28_combout ))))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(opcode[5]),
	.datab(\upperBit~q ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[29]~28_combout ),
	.cin(gnd),
	.combout(\RiscALU|Add0~89_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~89 .lut_mask = 16'h72D8;
defparam \RiscALU|Add0~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N18
cycloneive_lcell_comb \ALU_in1[28]~27 (
// Equation(s):
// \ALU_in1[28]~27_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & (\RegFile|Mux35~9_combout )) # (!readReg2[4] & ((\RegFile|Mux35~19_combout )))))

	.dataa(\RegFile|Mux35~9_combout ),
	.datab(\ALU_in1_con~1_combout ),
	.datac(\RegFile|Mux35~19_combout ),
	.datad(readReg2[4]),
	.cin(gnd),
	.combout(\ALU_in1[28]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[28]~27 .lut_mask = 16'h88C0;
defparam \ALU_in1[28]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N28
cycloneive_lcell_comb \RiscALU|Add0~86 (
// Equation(s):
// \RiscALU|Add0~86_combout  = (opcode[5] & ((\ALU_in1[28]~27_combout  $ (\upperBit~q )))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(opcode[5]),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(\ALU_in1[28]~27_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~86_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~86 .lut_mask = 16'h4EE4;
defparam \RiscALU|Add0~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N8
cycloneive_lcell_comb \RegFile|Mux36~17 (
// Equation(s):
// \RegFile|Mux36~17_combout  = (readReg2[0] & (((\RegFile|regs[13][27]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[12][27]~q  & ((!readReg2[1]))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[12][27]~q ),
	.datac(\RegFile|regs[13][27]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~17 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N26
cycloneive_lcell_comb \RegFile|Mux36~18 (
// Equation(s):
// \RegFile|Mux36~18_combout  = (\RegFile|Mux36~17_combout  & (((\RegFile|regs[15][27]~q ) # (!readReg2[1])))) # (!\RegFile|Mux36~17_combout  & (\RegFile|regs[14][27]~q  & ((readReg2[1]))))

	.dataa(\RegFile|Mux36~17_combout ),
	.datab(\RegFile|regs[14][27]~q ),
	.datac(\RegFile|regs[15][27]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux36~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~18 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux36~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N20
cycloneive_lcell_comb \RegFile|Mux36~10 (
// Equation(s):
// \RegFile|Mux36~10_combout  = (readReg2[1] & (((readReg2[0])))) # (!readReg2[1] & ((readReg2[0] & ((\RegFile|regs[5][27]~q ))) # (!readReg2[0] & (\RegFile|regs[4][27]~q ))))

	.dataa(\RegFile|regs[4][27]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[5][27]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~10 .lut_mask = 16'hFC22;
defparam \RegFile|Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N12
cycloneive_lcell_comb \RegFile|Mux36~11 (
// Equation(s):
// \RegFile|Mux36~11_combout  = (readReg2[1] & ((\RegFile|Mux36~10_combout  & (\RegFile|regs[7][27]~q )) # (!\RegFile|Mux36~10_combout  & ((\RegFile|regs[6][27]~q ))))) # (!readReg2[1] & (((\RegFile|Mux36~10_combout ))))

	.dataa(\RegFile|regs[7][27]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[6][27]~q ),
	.datad(\RegFile|Mux36~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N20
cycloneive_lcell_comb \RegFile|Mux36~12 (
// Equation(s):
// \RegFile|Mux36~12_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|regs[10][27]~q ))) # (!readReg2[1] & (\RegFile|regs[8][27]~q ))))

	.dataa(\RegFile|regs[8][27]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][27]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~12 .lut_mask = 16'hFC22;
defparam \RegFile|Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N28
cycloneive_lcell_comb \RegFile|Mux36~13 (
// Equation(s):
// \RegFile|Mux36~13_combout  = (readReg2[0] & ((\RegFile|Mux36~12_combout  & (\RegFile|regs[11][27]~q )) # (!\RegFile|Mux36~12_combout  & ((\RegFile|regs[9][27]~q ))))) # (!readReg2[0] & (((\RegFile|Mux36~12_combout ))))

	.dataa(\RegFile|regs[11][27]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][27]~q ),
	.datad(\RegFile|Mux36~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~13 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N22
cycloneive_lcell_comb \RegFile|Mux36~14 (
// Equation(s):
// \RegFile|Mux36~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][27]~q )) # (!readReg2[1] & ((\RegFile|regs[1][27]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][27]~q ),
	.datad(\RegFile|regs[1][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~14 .lut_mask = 16'hC480;
defparam \RegFile|Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N16
cycloneive_lcell_comb \RegFile|Mux36~15 (
// Equation(s):
// \RegFile|Mux36~15_combout  = (\RegFile|Mux36~14_combout ) # ((!readReg2[0] & (\RegFile|regs[2][27]~q  & readReg2[1])))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[2][27]~q ),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux36~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~15 .lut_mask = 16'hFF40;
defparam \RegFile|Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N18
cycloneive_lcell_comb \RegFile|Mux36~16 (
// Equation(s):
// \RegFile|Mux36~16_combout  = (readReg2[3] & ((\RegFile|Mux36~13_combout ) # ((readReg2[2])))) # (!readReg2[3] & (((!readReg2[2] & \RegFile|Mux36~15_combout ))))

	.dataa(\RegFile|Mux36~13_combout ),
	.datab(readReg2[3]),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux36~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~16 .lut_mask = 16'hCBC8;
defparam \RegFile|Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N28
cycloneive_lcell_comb \RegFile|Mux36~19 (
// Equation(s):
// \RegFile|Mux36~19_combout  = (readReg2[2] & ((\RegFile|Mux36~16_combout  & (\RegFile|Mux36~18_combout )) # (!\RegFile|Mux36~16_combout  & ((\RegFile|Mux36~11_combout ))))) # (!readReg2[2] & (((\RegFile|Mux36~16_combout ))))

	.dataa(\RegFile|Mux36~18_combout ),
	.datab(\RegFile|Mux36~11_combout ),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux36~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux36~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~19 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux36~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N0
cycloneive_lcell_comb \ALU_in1[27]~26 (
// Equation(s):
// \ALU_in1[27]~26_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & (\RegFile|Mux36~9_combout )) # (!readReg2[4] & ((\RegFile|Mux36~19_combout )))))

	.dataa(\RegFile|Mux36~9_combout ),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux36~19_combout ),
	.datad(\ALU_in1_con~1_combout ),
	.cin(gnd),
	.combout(\ALU_in1[27]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[27]~26 .lut_mask = 16'hB800;
defparam \ALU_in1[27]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N6
cycloneive_lcell_comb \RiscALU|Add0~83 (
// Equation(s):
// \RiscALU|Add0~83_combout  = (opcode[5] & (\upperBit~q  $ (((\ALU_in1[27]~26_combout ))))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(opcode[5]),
	.datab(\upperBit~q ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[27]~26_combout ),
	.cin(gnd),
	.combout(\RiscALU|Add0~83_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~83 .lut_mask = 16'h72D8;
defparam \RiscALU|Add0~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N8
cycloneive_lcell_comb \RegFile|Mux37~12 (
// Equation(s):
// \RegFile|Mux37~12_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[5][26]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[4][26]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[5][26]~q ),
	.datad(\RegFile|regs[4][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~12 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N0
cycloneive_lcell_comb \RegFile|Mux37~13 (
// Equation(s):
// \RegFile|Mux37~13_combout  = (\RegFile|Mux37~12_combout  & ((\RegFile|regs[7][26]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux37~12_combout  & (((\RegFile|regs[6][26]~q  & readReg2[1]))))

	.dataa(\RegFile|regs[7][26]~q ),
	.datab(\RegFile|Mux37~12_combout ),
	.datac(\RegFile|regs[6][26]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~13 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N30
cycloneive_lcell_comb \RegFile|Mux37~14 (
// Equation(s):
// \RegFile|Mux37~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][26]~q )) # (!readReg2[1] & ((\RegFile|regs[1][26]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][26]~q ),
	.datad(\RegFile|regs[1][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~14 .lut_mask = 16'hC480;
defparam \RegFile|Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N0
cycloneive_lcell_comb \RegFile|Mux37~15 (
// Equation(s):
// \RegFile|Mux37~15_combout  = (\RegFile|Mux37~14_combout ) # ((\RegFile|regs[2][26]~q  & (!readReg2[0] & readReg2[1])))

	.dataa(\RegFile|regs[2][26]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|Mux37~14_combout ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~15 .lut_mask = 16'hF2F0;
defparam \RegFile|Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N10
cycloneive_lcell_comb \RegFile|Mux37~16 (
// Equation(s):
// \RegFile|Mux37~16_combout  = (readReg2[3] & (((readReg2[2])))) # (!readReg2[3] & ((readReg2[2] & (\RegFile|Mux37~13_combout )) # (!readReg2[2] & ((\RegFile|Mux37~15_combout )))))

	.dataa(\RegFile|Mux37~13_combout ),
	.datab(readReg2[3]),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux37~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~16 .lut_mask = 16'hE3E0;
defparam \RegFile|Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N24
cycloneive_lcell_comb \RegFile|Mux37~10 (
// Equation(s):
// \RegFile|Mux37~10_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & (\RegFile|regs[10][26]~q )) # (!readReg2[1] & ((\RegFile|regs[8][26]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][26]~q ),
	.datad(\RegFile|regs[8][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~10 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N18
cycloneive_lcell_comb \RegFile|Mux37~11 (
// Equation(s):
// \RegFile|Mux37~11_combout  = (\RegFile|Mux37~10_combout  & (((\RegFile|regs[11][26]~q )) # (!readReg2[0]))) # (!\RegFile|Mux37~10_combout  & (readReg2[0] & (\RegFile|regs[9][26]~q )))

	.dataa(\RegFile|Mux37~10_combout ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][26]~q ),
	.datad(\RegFile|regs[11][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~11 .lut_mask = 16'hEA62;
defparam \RegFile|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N12
cycloneive_lcell_comb \RegFile|Mux37~17 (
// Equation(s):
// \RegFile|Mux37~17_combout  = (readReg2[0] & (((\RegFile|regs[13][26]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[12][26]~q  & ((!readReg2[1]))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[12][26]~q ),
	.datac(\RegFile|regs[13][26]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~17 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N22
cycloneive_lcell_comb \RegFile|Mux37~18 (
// Equation(s):
// \RegFile|Mux37~18_combout  = (readReg2[1] & ((\RegFile|Mux37~17_combout  & (\RegFile|regs[15][26]~q )) # (!\RegFile|Mux37~17_combout  & ((\RegFile|regs[14][26]~q ))))) # (!readReg2[1] & (((\RegFile|Mux37~17_combout ))))

	.dataa(\RegFile|regs[15][26]~q ),
	.datab(\RegFile|regs[14][26]~q ),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux37~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux37~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~18 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux37~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N0
cycloneive_lcell_comb \RegFile|Mux37~19 (
// Equation(s):
// \RegFile|Mux37~19_combout  = (readReg2[3] & ((\RegFile|Mux37~16_combout  & ((\RegFile|Mux37~18_combout ))) # (!\RegFile|Mux37~16_combout  & (\RegFile|Mux37~11_combout )))) # (!readReg2[3] & (\RegFile|Mux37~16_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux37~16_combout ),
	.datac(\RegFile|Mux37~11_combout ),
	.datad(\RegFile|Mux37~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux37~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~19 .lut_mask = 16'hEC64;
defparam \RegFile|Mux37~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N4
cycloneive_lcell_comb \ALU_in1[26]~25 (
// Equation(s):
// \ALU_in1[26]~25_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & (\RegFile|Mux37~9_combout )) # (!readReg2[4] & ((\RegFile|Mux37~19_combout )))))

	.dataa(\RegFile|Mux37~9_combout ),
	.datab(readReg2[4]),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\RegFile|Mux37~19_combout ),
	.cin(gnd),
	.combout(\ALU_in1[26]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[26]~25 .lut_mask = 16'hB080;
defparam \ALU_in1[26]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N16
cycloneive_lcell_comb \RiscALU|Add0~80 (
// Equation(s):
// \RiscALU|Add0~80_combout  = (opcode[5] & ((\ALU_in1[26]~25_combout  $ (\upperBit~q )))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(opcode[5]),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(\ALU_in1[26]~25_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~80_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~80 .lut_mask = 16'h4EE4;
defparam \RiscALU|Add0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N22
cycloneive_lcell_comb \ALU_in1[25]~24 (
// Equation(s):
// \ALU_in1[25]~24_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & ((\RegFile|Mux38~9_combout ))) # (!readReg2[4] & (\RegFile|Mux38~19_combout ))))

	.dataa(\RegFile|Mux38~19_combout ),
	.datab(\RegFile|Mux38~9_combout ),
	.datac(readReg2[4]),
	.datad(\ALU_in1_con~1_combout ),
	.cin(gnd),
	.combout(\ALU_in1[25]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[25]~24 .lut_mask = 16'hCA00;
defparam \ALU_in1[25]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N10
cycloneive_lcell_comb \RiscALU|Add0~77 (
// Equation(s):
// \RiscALU|Add0~77_combout  = (opcode[5] & (\upperBit~q  $ (((\ALU_in1[25]~24_combout ))))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(\upperBit~q ),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(opcode[5]),
	.datad(\ALU_in1[25]~24_combout ),
	.cin(gnd),
	.combout(\RiscALU|Add0~77_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~77 .lut_mask = 16'h5CAC;
defparam \RiscALU|Add0~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N10
cycloneive_lcell_comb \ALU_in1[24]~23 (
// Equation(s):
// \ALU_in1[24]~23_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & ((\RegFile|Mux39~9_combout ))) # (!readReg2[4] & (\RegFile|Mux39~19_combout ))))

	.dataa(\RegFile|Mux39~19_combout ),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux39~9_combout ),
	.datad(\ALU_in1_con~1_combout ),
	.cin(gnd),
	.combout(\ALU_in1[24]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[24]~23 .lut_mask = 16'hE200;
defparam \ALU_in1[24]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N10
cycloneive_lcell_comb \RiscALU|Add0~74 (
// Equation(s):
// \RiscALU|Add0~74_combout  = (opcode[5] & (\ALU_in1[24]~23_combout  $ (((\upperBit~q ))))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(\ALU_in1[24]~23_combout ),
	.datab(opcode[5]),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~74_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~74 .lut_mask = 16'h74B8;
defparam \RiscALU|Add0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N10
cycloneive_lcell_comb \RegFile|Mux40~17 (
// Equation(s):
// \RegFile|Mux40~17_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[13][23]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[12][23]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][23]~q ),
	.datad(\RegFile|regs[12][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~17 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N12
cycloneive_lcell_comb \RegFile|Mux40~18 (
// Equation(s):
// \RegFile|Mux40~18_combout  = (\RegFile|Mux40~17_combout  & (((\RegFile|regs[15][23]~q )) # (!readReg2[1]))) # (!\RegFile|Mux40~17_combout  & (readReg2[1] & ((\RegFile|regs[14][23]~q ))))

	.dataa(\RegFile|Mux40~17_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[15][23]~q ),
	.datad(\RegFile|regs[14][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux40~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~18 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux40~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N8
cycloneive_lcell_comb \RegFile|Mux40~10 (
// Equation(s):
// \RegFile|Mux40~10_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[5][23]~q )) # (!readReg2[0] & ((\RegFile|regs[4][23]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][23]~q ),
	.datad(\RegFile|regs[4][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~10 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N20
cycloneive_lcell_comb \RegFile|Mux40~11 (
// Equation(s):
// \RegFile|Mux40~11_combout  = (\RegFile|Mux40~10_combout  & ((\RegFile|regs[7][23]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux40~10_combout  & (((\RegFile|regs[6][23]~q  & readReg2[1]))))

	.dataa(\RegFile|regs[7][23]~q ),
	.datab(\RegFile|Mux40~10_combout ),
	.datac(\RegFile|regs[6][23]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~11 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N12
cycloneive_lcell_comb \RegFile|Mux40~14 (
// Equation(s):
// \RegFile|Mux40~14_combout  = (readReg2[0] & ((readReg2[1] & ((\RegFile|regs[3][23]~q ))) # (!readReg2[1] & (\RegFile|regs[1][23]~q ))))

	.dataa(\RegFile|regs[1][23]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][23]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~14 .lut_mask = 16'hC088;
defparam \RegFile|Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N10
cycloneive_lcell_comb \RegFile|Mux40~15 (
// Equation(s):
// \RegFile|Mux40~15_combout  = (\RegFile|Mux40~14_combout ) # ((readReg2[1] & (\RegFile|regs[2][23]~q  & !readReg2[0])))

	.dataa(\RegFile|Mux40~14_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[2][23]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~15 .lut_mask = 16'hAAEA;
defparam \RegFile|Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N20
cycloneive_lcell_comb \RegFile|Mux40~12 (
// Equation(s):
// \RegFile|Mux40~12_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|regs[10][23]~q ))) # (!readReg2[1] & (\RegFile|regs[8][23]~q ))))

	.dataa(\RegFile|regs[8][23]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][23]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~12 .lut_mask = 16'hFC22;
defparam \RegFile|Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N16
cycloneive_lcell_comb \RegFile|Mux40~13 (
// Equation(s):
// \RegFile|Mux40~13_combout  = (readReg2[0] & ((\RegFile|Mux40~12_combout  & ((\RegFile|regs[11][23]~q ))) # (!\RegFile|Mux40~12_combout  & (\RegFile|regs[9][23]~q )))) # (!readReg2[0] & (\RegFile|Mux40~12_combout ))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux40~12_combout ),
	.datac(\RegFile|regs[9][23]~q ),
	.datad(\RegFile|regs[11][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~13 .lut_mask = 16'hEC64;
defparam \RegFile|Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N20
cycloneive_lcell_comb \RegFile|Mux40~16 (
// Equation(s):
// \RegFile|Mux40~16_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|Mux40~13_combout )))) # (!readReg2[3] & (!readReg2[2] & (\RegFile|Mux40~15_combout )))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|Mux40~15_combout ),
	.datad(\RegFile|Mux40~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~16 .lut_mask = 16'hBA98;
defparam \RegFile|Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N6
cycloneive_lcell_comb \RegFile|Mux40~19 (
// Equation(s):
// \RegFile|Mux40~19_combout  = (readReg2[2] & ((\RegFile|Mux40~16_combout  & (\RegFile|Mux40~18_combout )) # (!\RegFile|Mux40~16_combout  & ((\RegFile|Mux40~11_combout ))))) # (!readReg2[2] & (((\RegFile|Mux40~16_combout ))))

	.dataa(\RegFile|Mux40~18_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|Mux40~11_combout ),
	.datad(\RegFile|Mux40~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux40~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~19 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux40~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N24
cycloneive_lcell_comb \ALU_in1[23]~22 (
// Equation(s):
// \ALU_in1[23]~22_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & ((\RegFile|Mux40~9_combout ))) # (!readReg2[4] & (\RegFile|Mux40~19_combout ))))

	.dataa(\RegFile|Mux40~19_combout ),
	.datab(\ALU_in1_con~1_combout ),
	.datac(\RegFile|Mux40~9_combout ),
	.datad(readReg2[4]),
	.cin(gnd),
	.combout(\ALU_in1[23]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[23]~22 .lut_mask = 16'hC088;
defparam \ALU_in1[23]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N8
cycloneive_lcell_comb \RiscALU|Add0~71 (
// Equation(s):
// \RiscALU|Add0~71_combout  = (opcode[5] & (\upperBit~q  $ ((\ALU_in1[23]~22_combout )))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(\upperBit~q ),
	.datab(opcode[5]),
	.datac(\ALU_in1[23]~22_combout ),
	.datad(\ALU_in1[11]~10_combout ),
	.cin(gnd),
	.combout(\RiscALU|Add0~71_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~71 .lut_mask = 16'h7B48;
defparam \RiscALU|Add0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N0
cycloneive_lcell_comb \RegFile|Mux42~4 (
// Equation(s):
// \RegFile|Mux42~4_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[20][21]~q )) # (!readReg2[2] & ((\RegFile|regs[16][21]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][21]~q ),
	.datad(\RegFile|regs[16][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~4 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N2
cycloneive_lcell_comb \RegFile|Mux42~5 (
// Equation(s):
// \RegFile|Mux42~5_combout  = (\RegFile|Mux42~4_combout  & (((\RegFile|regs[28][21]~q )) # (!readReg2[3]))) # (!\RegFile|Mux42~4_combout  & (readReg2[3] & (\RegFile|regs[24][21]~q )))

	.dataa(\RegFile|Mux42~4_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[24][21]~q ),
	.datad(\RegFile|regs[28][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~5 .lut_mask = 16'hEA62;
defparam \RegFile|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N18
cycloneive_lcell_comb \RegFile|Mux42~2 (
// Equation(s):
// \RegFile|Mux42~2_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[22][21]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[18][21]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[22][21]~q ),
	.datad(\RegFile|regs[18][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N2
cycloneive_lcell_comb \RegFile|Mux42~3 (
// Equation(s):
// \RegFile|Mux42~3_combout  = (\RegFile|Mux42~2_combout  & (((\RegFile|regs[30][21]~q )) # (!readReg2[3]))) # (!\RegFile|Mux42~2_combout  & (readReg2[3] & (\RegFile|regs[26][21]~q )))

	.dataa(\RegFile|Mux42~2_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[26][21]~q ),
	.datad(\RegFile|regs[30][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~3 .lut_mask = 16'hEA62;
defparam \RegFile|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N12
cycloneive_lcell_comb \RegFile|Mux42~6 (
// Equation(s):
// \RegFile|Mux42~6_combout  = (readReg2[1] & (((\RegFile|Mux42~3_combout ) # (readReg2[0])))) # (!readReg2[1] & (\RegFile|Mux42~5_combout  & ((!readReg2[0]))))

	.dataa(\RegFile|Mux42~5_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|Mux42~3_combout ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~6 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N8
cycloneive_lcell_comb \RegFile|Mux42~7 (
// Equation(s):
// \RegFile|Mux42~7_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[27][21]~q ))) # (!readReg2[3] & (\RegFile|regs[19][21]~q ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[19][21]~q ),
	.datac(\RegFile|regs[27][21]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~7 .lut_mask = 16'hFA44;
defparam \RegFile|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N4
cycloneive_lcell_comb \RegFile|Mux42~8 (
// Equation(s):
// \RegFile|Mux42~8_combout  = (readReg2[2] & ((\RegFile|Mux42~7_combout  & ((\RegFile|regs[31][21]~q ))) # (!\RegFile|Mux42~7_combout  & (\RegFile|regs[23][21]~q )))) # (!readReg2[2] & (\RegFile|Mux42~7_combout ))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux42~7_combout ),
	.datac(\RegFile|regs[23][21]~q ),
	.datad(\RegFile|regs[31][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~8 .lut_mask = 16'hEC64;
defparam \RegFile|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N12
cycloneive_lcell_comb \RegFile|Mux42~0 (
// Equation(s):
// \RegFile|Mux42~0_combout  = (readReg2[3] & (((\RegFile|regs[25][21]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[17][21]~q  & ((!readReg2[2]))))

	.dataa(\RegFile|regs[17][21]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[25][21]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~0 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N10
cycloneive_lcell_comb \RegFile|Mux42~1 (
// Equation(s):
// \RegFile|Mux42~1_combout  = (\RegFile|Mux42~0_combout  & (((\RegFile|regs[29][21]~q )) # (!readReg2[2]))) # (!\RegFile|Mux42~0_combout  & (readReg2[2] & (\RegFile|regs[21][21]~q )))

	.dataa(\RegFile|Mux42~0_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][21]~q ),
	.datad(\RegFile|regs[29][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~1 .lut_mask = 16'hEA62;
defparam \RegFile|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N14
cycloneive_lcell_comb \RegFile|Mux42~9 (
// Equation(s):
// \RegFile|Mux42~9_combout  = (\RegFile|Mux42~6_combout  & ((\RegFile|Mux42~8_combout ) # ((!readReg2[0])))) # (!\RegFile|Mux42~6_combout  & (((\RegFile|Mux42~1_combout  & readReg2[0]))))

	.dataa(\RegFile|Mux42~6_combout ),
	.datab(\RegFile|Mux42~8_combout ),
	.datac(\RegFile|Mux42~1_combout ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~9 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N4
cycloneive_lcell_comb \ALU_in1[21]~20 (
// Equation(s):
// \ALU_in1[21]~20_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & ((\RegFile|Mux42~9_combout ))) # (!readReg2[4] & (\RegFile|Mux42~19_combout ))))

	.dataa(\RegFile|Mux42~19_combout ),
	.datab(\RegFile|Mux42~9_combout ),
	.datac(readReg2[4]),
	.datad(\ALU_in1_con~1_combout ),
	.cin(gnd),
	.combout(\ALU_in1[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[21]~20 .lut_mask = 16'hCA00;
defparam \ALU_in1[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N12
cycloneive_lcell_comb \RiscALU|Add0~65 (
// Equation(s):
// \RiscALU|Add0~65_combout  = (opcode[5] & (\upperBit~q  $ ((\ALU_in1[21]~20_combout )))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(opcode[5]),
	.datab(\upperBit~q ),
	.datac(\ALU_in1[21]~20_combout ),
	.datad(\ALU_in1[11]~10_combout ),
	.cin(gnd),
	.combout(\RiscALU|Add0~65_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~65 .lut_mask = 16'h7D28;
defparam \RiscALU|Add0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N16
cycloneive_lcell_comb \RegFile|Mux43~14 (
// Equation(s):
// \RegFile|Mux43~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][20]~q )) # (!readReg2[1] & ((\RegFile|regs[1][20]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[3][20]~q ),
	.datad(\RegFile|regs[1][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~14 .lut_mask = 16'hA280;
defparam \RegFile|Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N26
cycloneive_lcell_comb \RegFile|Mux43~15 (
// Equation(s):
// \RegFile|Mux43~15_combout  = (\RegFile|Mux43~14_combout ) # ((!readReg2[0] & (\RegFile|regs[2][20]~q  & readReg2[1])))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[2][20]~q ),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux43~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~15 .lut_mask = 16'hFF40;
defparam \RegFile|Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N24
cycloneive_lcell_comb \RegFile|Mux43~12 (
// Equation(s):
// \RegFile|Mux43~12_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[5][20]~q )) # (!readReg2[0] & ((\RegFile|regs[4][20]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][20]~q ),
	.datad(\RegFile|regs[4][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~12 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N16
cycloneive_lcell_comb \RegFile|Mux43~13 (
// Equation(s):
// \RegFile|Mux43~13_combout  = (\RegFile|Mux43~12_combout  & ((\RegFile|regs[7][20]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux43~12_combout  & (((\RegFile|regs[6][20]~q  & readReg2[1]))))

	.dataa(\RegFile|regs[7][20]~q ),
	.datab(\RegFile|Mux43~12_combout ),
	.datac(\RegFile|regs[6][20]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~13 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N4
cycloneive_lcell_comb \RegFile|Mux43~16 (
// Equation(s):
// \RegFile|Mux43~16_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & ((\RegFile|Mux43~13_combout ))) # (!readReg2[2] & (\RegFile|Mux43~15_combout ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|Mux43~15_combout ),
	.datad(\RegFile|Mux43~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~16 .lut_mask = 16'hDC98;
defparam \RegFile|Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N0
cycloneive_lcell_comb \RegFile|Mux43~10 (
// Equation(s):
// \RegFile|Mux43~10_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & (\RegFile|regs[10][20]~q )) # (!readReg2[1] & ((\RegFile|regs[8][20]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][20]~q ),
	.datad(\RegFile|regs[8][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~10 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N4
cycloneive_lcell_comb \RegFile|Mux43~11 (
// Equation(s):
// \RegFile|Mux43~11_combout  = (readReg2[0] & ((\RegFile|Mux43~10_combout  & (\RegFile|regs[11][20]~q )) # (!\RegFile|Mux43~10_combout  & ((\RegFile|regs[9][20]~q ))))) # (!readReg2[0] & (((\RegFile|Mux43~10_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[11][20]~q ),
	.datac(\RegFile|regs[9][20]~q ),
	.datad(\RegFile|Mux43~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~11 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N4
cycloneive_lcell_comb \RegFile|Mux43~17 (
// Equation(s):
// \RegFile|Mux43~17_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[13][20]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[12][20]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][20]~q ),
	.datad(\RegFile|regs[12][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~17 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N30
cycloneive_lcell_comb \RegFile|Mux43~18 (
// Equation(s):
// \RegFile|Mux43~18_combout  = (readReg2[1] & ((\RegFile|Mux43~17_combout  & (\RegFile|regs[15][20]~q )) # (!\RegFile|Mux43~17_combout  & ((\RegFile|regs[14][20]~q ))))) # (!readReg2[1] & (((\RegFile|Mux43~17_combout ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[15][20]~q ),
	.datac(\RegFile|regs[14][20]~q ),
	.datad(\RegFile|Mux43~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux43~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~18 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux43~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N0
cycloneive_lcell_comb \RegFile|Mux43~19 (
// Equation(s):
// \RegFile|Mux43~19_combout  = (\RegFile|Mux43~16_combout  & (((\RegFile|Mux43~18_combout ) # (!readReg2[3])))) # (!\RegFile|Mux43~16_combout  & (\RegFile|Mux43~11_combout  & ((readReg2[3]))))

	.dataa(\RegFile|Mux43~16_combout ),
	.datab(\RegFile|Mux43~11_combout ),
	.datac(\RegFile|Mux43~18_combout ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux43~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~19 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux43~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N26
cycloneive_lcell_comb \ALU_in1[20]~19 (
// Equation(s):
// \ALU_in1[20]~19_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & ((\RegFile|Mux43~9_combout ))) # (!readReg2[4] & (\RegFile|Mux43~19_combout ))))

	.dataa(\RegFile|Mux43~19_combout ),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux43~9_combout ),
	.datad(\ALU_in1_con~1_combout ),
	.cin(gnd),
	.combout(\ALU_in1[20]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[20]~19 .lut_mask = 16'hE200;
defparam \ALU_in1[20]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N4
cycloneive_lcell_comb \RiscALU|Add0~62 (
// Equation(s):
// \RiscALU|Add0~62_combout  = (opcode[5] & ((\upperBit~q  $ (\ALU_in1[20]~19_combout )))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\upperBit~q ),
	.datac(opcode[5]),
	.datad(\ALU_in1[20]~19_combout ),
	.cin(gnd),
	.combout(\RiscALU|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~62 .lut_mask = 16'h3ACA;
defparam \RiscALU|Add0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N27
dffeas \RegFile|regs[11][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][19] .is_wysiwyg = "true";
defparam \RegFile|regs[11][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N17
dffeas \RegFile|regs[9][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][19] .is_wysiwyg = "true";
defparam \RegFile|regs[9][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N7
dffeas \RegFile|regs[8][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][19] .is_wysiwyg = "true";
defparam \RegFile|regs[8][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N21
dffeas \RegFile|regs[10][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][19] .is_wysiwyg = "true";
defparam \RegFile|regs[10][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N20
cycloneive_lcell_comb \RegFile|Mux44~12 (
// Equation(s):
// \RegFile|Mux44~12_combout  = (readReg2[1] & (((\RegFile|regs[10][19]~q ) # (readReg2[0])))) # (!readReg2[1] & (\RegFile|regs[8][19]~q  & ((!readReg2[0]))))

	.dataa(\RegFile|regs[8][19]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][19]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~12 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N16
cycloneive_lcell_comb \RegFile|Mux44~13 (
// Equation(s):
// \RegFile|Mux44~13_combout  = (readReg2[0] & ((\RegFile|Mux44~12_combout  & (\RegFile|regs[11][19]~q )) # (!\RegFile|Mux44~12_combout  & ((\RegFile|regs[9][19]~q ))))) # (!readReg2[0] & (((\RegFile|Mux44~12_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[11][19]~q ),
	.datac(\RegFile|regs[9][19]~q ),
	.datad(\RegFile|Mux44~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~13 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N5
dffeas \RegFile|regs[2][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][19] .is_wysiwyg = "true";
defparam \RegFile|regs[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N15
dffeas \RegFile|regs[1][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][19] .is_wysiwyg = "true";
defparam \RegFile|regs[1][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y39_N29
dffeas \RegFile|regs[3][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][19] .is_wysiwyg = "true";
defparam \RegFile|regs[3][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N28
cycloneive_lcell_comb \RegFile|Mux44~14 (
// Equation(s):
// \RegFile|Mux44~14_combout  = (readReg2[0] & ((readReg2[1] & ((\RegFile|regs[3][19]~q ))) # (!readReg2[1] & (\RegFile|regs[1][19]~q ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[1][19]~q ),
	.datac(\RegFile|regs[3][19]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~14 .lut_mask = 16'hA088;
defparam \RegFile|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N18
cycloneive_lcell_comb \RegFile|Mux44~15 (
// Equation(s):
// \RegFile|Mux44~15_combout  = (\RegFile|Mux44~14_combout ) # ((\RegFile|regs[2][19]~q  & (readReg2[1] & !readReg2[0])))

	.dataa(\RegFile|regs[2][19]~q ),
	.datab(\RegFile|Mux44~14_combout ),
	.datac(readReg2[1]),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~15 .lut_mask = 16'hCCEC;
defparam \RegFile|Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N28
cycloneive_lcell_comb \RegFile|Mux44~16 (
// Equation(s):
// \RegFile|Mux44~16_combout  = (readReg2[3] & ((\RegFile|Mux44~13_combout ) # ((readReg2[2])))) # (!readReg2[3] & (((!readReg2[2] & \RegFile|Mux44~15_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux44~13_combout ),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux44~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~16 .lut_mask = 16'hADA8;
defparam \RegFile|Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N31
dffeas \RegFile|regs[15][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeData~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][19] .is_wysiwyg = "true";
defparam \RegFile|regs[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N9
dffeas \RegFile|regs[13][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][19] .is_wysiwyg = "true";
defparam \RegFile|regs[13][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N3
dffeas \RegFile|regs[12][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][19] .is_wysiwyg = "true";
defparam \RegFile|regs[12][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N8
cycloneive_lcell_comb \RegFile|Mux44~17 (
// Equation(s):
// \RegFile|Mux44~17_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[13][19]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[12][19]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][19]~q ),
	.datad(\RegFile|regs[12][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~17 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y41_N29
dffeas \RegFile|regs[14][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][19] .is_wysiwyg = "true";
defparam \RegFile|regs[14][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N28
cycloneive_lcell_comb \RegFile|Mux44~18 (
// Equation(s):
// \RegFile|Mux44~18_combout  = (\RegFile|Mux44~17_combout  & ((\RegFile|regs[15][19]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux44~17_combout  & (((\RegFile|regs[14][19]~q  & readReg2[1]))))

	.dataa(\RegFile|regs[15][19]~q ),
	.datab(\RegFile|Mux44~17_combout ),
	.datac(\RegFile|regs[14][19]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux44~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~18 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux44~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y35_N23
dffeas \RegFile|regs[7][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][19] .is_wysiwyg = "true";
defparam \RegFile|regs[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N29
dffeas \RegFile|regs[6][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][19] .is_wysiwyg = "true";
defparam \RegFile|regs[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N13
dffeas \RegFile|regs[5][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][19] .is_wysiwyg = "true";
defparam \RegFile|regs[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N23
dffeas \RegFile|regs[4][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][19] .is_wysiwyg = "true";
defparam \RegFile|regs[4][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N12
cycloneive_lcell_comb \RegFile|Mux44~10 (
// Equation(s):
// \RegFile|Mux44~10_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[5][19]~q )) # (!readReg2[0] & ((\RegFile|regs[4][19]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][19]~q ),
	.datad(\RegFile|regs[4][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~10 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N28
cycloneive_lcell_comb \RegFile|Mux44~11 (
// Equation(s):
// \RegFile|Mux44~11_combout  = (readReg2[1] & ((\RegFile|Mux44~10_combout  & (\RegFile|regs[7][19]~q )) # (!\RegFile|Mux44~10_combout  & ((\RegFile|regs[6][19]~q ))))) # (!readReg2[1] & (((\RegFile|Mux44~10_combout ))))

	.dataa(\RegFile|regs[7][19]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[6][19]~q ),
	.datad(\RegFile|Mux44~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N22
cycloneive_lcell_comb \RegFile|Mux44~19 (
// Equation(s):
// \RegFile|Mux44~19_combout  = (\RegFile|Mux44~16_combout  & ((\RegFile|Mux44~18_combout ) # ((!readReg2[2])))) # (!\RegFile|Mux44~16_combout  & (((\RegFile|Mux44~11_combout  & readReg2[2]))))

	.dataa(\RegFile|Mux44~16_combout ),
	.datab(\RegFile|Mux44~18_combout ),
	.datac(\RegFile|Mux44~11_combout ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux44~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~19 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux44~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N8
cycloneive_lcell_comb \ALU_in1[19]~18 (
// Equation(s):
// \ALU_in1[19]~18_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & (\RegFile|Mux44~9_combout )) # (!readReg2[4] & ((\RegFile|Mux44~19_combout )))))

	.dataa(\RegFile|Mux44~9_combout ),
	.datab(\ALU_in1_con~1_combout ),
	.datac(\RegFile|Mux44~19_combout ),
	.datad(readReg2[4]),
	.cin(gnd),
	.combout(\ALU_in1[19]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[19]~18 .lut_mask = 16'h88C0;
defparam \ALU_in1[19]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N10
cycloneive_lcell_comb \RiscALU|Add0~59 (
// Equation(s):
// \RiscALU|Add0~59_combout  = (opcode[5] & (\ALU_in1[19]~18_combout  $ (((\upperBit~q ))))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(opcode[5]),
	.datab(\ALU_in1[19]~18_combout ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~59_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~59 .lut_mask = 16'h72D8;
defparam \RiscALU|Add0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N11
dffeas \RegFile|regs[31][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][18] .is_wysiwyg = "true";
defparam \RegFile|regs[31][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N1
dffeas \RegFile|regs[27][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][18] .is_wysiwyg = "true";
defparam \RegFile|regs[27][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N11
dffeas \RegFile|regs[23][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][18] .is_wysiwyg = "true";
defparam \RegFile|regs[23][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N13
dffeas \RegFile|regs[19][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][18] .is_wysiwyg = "true";
defparam \RegFile|regs[19][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N10
cycloneive_lcell_comb \RegFile|Mux45~7 (
// Equation(s):
// \RegFile|Mux45~7_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[23][18]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[19][18]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[23][18]~q ),
	.datad(\RegFile|regs[19][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~7 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N0
cycloneive_lcell_comb \RegFile|Mux45~8 (
// Equation(s):
// \RegFile|Mux45~8_combout  = (readReg2[3] & ((\RegFile|Mux45~7_combout  & (\RegFile|regs[31][18]~q )) # (!\RegFile|Mux45~7_combout  & ((\RegFile|regs[27][18]~q ))))) # (!readReg2[3] & (((\RegFile|Mux45~7_combout ))))

	.dataa(\RegFile|regs[31][18]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][18]~q ),
	.datad(\RegFile|Mux45~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~8 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N3
dffeas \RegFile|regs[24][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][18] .is_wysiwyg = "true";
defparam \RegFile|regs[24][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y33_N21
dffeas \RegFile|regs[16][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][18] .is_wysiwyg = "true";
defparam \RegFile|regs[16][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N2
cycloneive_lcell_comb \RegFile|Mux45~4 (
// Equation(s):
// \RegFile|Mux45~4_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[24][18]~q )) # (!readReg2[3] & ((\RegFile|regs[16][18]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[24][18]~q ),
	.datad(\RegFile|regs[16][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~4 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N9
dffeas \RegFile|regs[28][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][18] .is_wysiwyg = "true";
defparam \RegFile|regs[28][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y33_N31
dffeas \RegFile|regs[20][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][18] .is_wysiwyg = "true";
defparam \RegFile|regs[20][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N30
cycloneive_lcell_comb \RegFile|Mux45~5 (
// Equation(s):
// \RegFile|Mux45~5_combout  = (\RegFile|Mux45~4_combout  & ((\RegFile|regs[28][18]~q ) # ((!readReg2[2])))) # (!\RegFile|Mux45~4_combout  & (((\RegFile|regs[20][18]~q  & readReg2[2]))))

	.dataa(\RegFile|Mux45~4_combout ),
	.datab(\RegFile|regs[28][18]~q ),
	.datac(\RegFile|regs[20][18]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~5 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y36_N31
dffeas \RegFile|regs[30][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][18] .is_wysiwyg = "true";
defparam \RegFile|regs[30][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X54_Y36_N29
dffeas \RegFile|regs[22][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][18] .is_wysiwyg = "true";
defparam \RegFile|regs[22][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N1
dffeas \RegFile|regs[26][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][18] .is_wysiwyg = "true";
defparam \RegFile|regs[26][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y35_N19
dffeas \RegFile|regs[18][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][18] .is_wysiwyg = "true";
defparam \RegFile|regs[18][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N0
cycloneive_lcell_comb \RegFile|Mux45~2 (
// Equation(s):
// \RegFile|Mux45~2_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[26][18]~q )) # (!readReg2[3] & ((\RegFile|regs[18][18]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[26][18]~q ),
	.datad(\RegFile|regs[18][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~2 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N28
cycloneive_lcell_comb \RegFile|Mux45~3 (
// Equation(s):
// \RegFile|Mux45~3_combout  = (readReg2[2] & ((\RegFile|Mux45~2_combout  & (\RegFile|regs[30][18]~q )) # (!\RegFile|Mux45~2_combout  & ((\RegFile|regs[22][18]~q ))))) # (!readReg2[2] & (((\RegFile|Mux45~2_combout ))))

	.dataa(\RegFile|regs[30][18]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[22][18]~q ),
	.datad(\RegFile|Mux45~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~3 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N4
cycloneive_lcell_comb \RegFile|Mux45~6 (
// Equation(s):
// \RegFile|Mux45~6_combout  = (readReg2[1] & ((readReg2[0]) # ((\RegFile|Mux45~3_combout )))) # (!readReg2[1] & (!readReg2[0] & (\RegFile|Mux45~5_combout )))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|Mux45~5_combout ),
	.datad(\RegFile|Mux45~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~6 .lut_mask = 16'hBA98;
defparam \RegFile|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N27
dffeas \RegFile|regs[21][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][18] .is_wysiwyg = "true";
defparam \RegFile|regs[21][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y35_N25
dffeas \RegFile|regs[17][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][18] .is_wysiwyg = "true";
defparam \RegFile|regs[17][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N26
cycloneive_lcell_comb \RegFile|Mux45~0 (
// Equation(s):
// \RegFile|Mux45~0_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[21][18]~q )) # (!readReg2[2] & ((\RegFile|regs[17][18]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][18]~q ),
	.datad(\RegFile|regs[17][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~0 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y35_N1
dffeas \RegFile|regs[25][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][18] .is_wysiwyg = "true";
defparam \RegFile|regs[25][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y35_N11
dffeas \RegFile|regs[29][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][18] .is_wysiwyg = "true";
defparam \RegFile|regs[29][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y35_N0
cycloneive_lcell_comb \RegFile|Mux45~1 (
// Equation(s):
// \RegFile|Mux45~1_combout  = (readReg2[3] & ((\RegFile|Mux45~0_combout  & ((\RegFile|regs[29][18]~q ))) # (!\RegFile|Mux45~0_combout  & (\RegFile|regs[25][18]~q )))) # (!readReg2[3] & (\RegFile|Mux45~0_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux45~0_combout ),
	.datac(\RegFile|regs[25][18]~q ),
	.datad(\RegFile|regs[29][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~1 .lut_mask = 16'hEC64;
defparam \RegFile|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N14
cycloneive_lcell_comb \RegFile|Mux45~9 (
// Equation(s):
// \RegFile|Mux45~9_combout  = (readReg2[0] & ((\RegFile|Mux45~6_combout  & (\RegFile|Mux45~8_combout )) # (!\RegFile|Mux45~6_combout  & ((\RegFile|Mux45~1_combout ))))) # (!readReg2[0] & (((\RegFile|Mux45~6_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux45~8_combout ),
	.datac(\RegFile|Mux45~6_combout ),
	.datad(\RegFile|Mux45~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~9 .lut_mask = 16'hDAD0;
defparam \RegFile|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N0
cycloneive_lcell_comb \ALU_in1[18]~17 (
// Equation(s):
// \ALU_in1[18]~17_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & (\RegFile|Mux45~9_combout )) # (!readReg2[4] & ((\RegFile|Mux45~19_combout )))))

	.dataa(readReg2[4]),
	.datab(\RegFile|Mux45~9_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\RegFile|Mux45~19_combout ),
	.cin(gnd),
	.combout(\ALU_in1[18]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[18]~17 .lut_mask = 16'hD080;
defparam \ALU_in1[18]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N14
cycloneive_lcell_comb \RiscALU|Add0~56 (
// Equation(s):
// \RiscALU|Add0~56_combout  = (opcode[5] & (\ALU_in1[18]~17_combout  $ (((\upperBit~q ))))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(\ALU_in1[18]~17_combout ),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(opcode[5]),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~56_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~56 .lut_mask = 16'h5CAC;
defparam \RiscALU|Add0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N0
cycloneive_lcell_comb \RiscALU|Add0~53 (
// Equation(s):
// \RiscALU|Add0~53_combout  = (opcode[5] & (\ALU_in1[17]~16_combout  $ (((\upperBit~q ))))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(opcode[5]),
	.datab(\ALU_in1[17]~16_combout ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~53_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~53 .lut_mask = 16'h72D8;
defparam \RiscALU|Add0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N6
cycloneive_lcell_comb \RegFile|Mux47~4 (
// Equation(s):
// \RegFile|Mux47~4_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[24][16]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[16][16]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[24][16]~q ),
	.datad(\RegFile|regs[16][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~4 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N16
cycloneive_lcell_comb \RegFile|Mux47~5 (
// Equation(s):
// \RegFile|Mux47~5_combout  = (\RegFile|Mux47~4_combout  & (((\RegFile|regs[28][16]~q )) # (!readReg2[2]))) # (!\RegFile|Mux47~4_combout  & (readReg2[2] & (\RegFile|regs[20][16]~q )))

	.dataa(\RegFile|Mux47~4_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][16]~q ),
	.datad(\RegFile|regs[28][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~5 .lut_mask = 16'hEA62;
defparam \RegFile|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N12
cycloneive_lcell_comb \RegFile|Mux47~2 (
// Equation(s):
// \RegFile|Mux47~2_combout  = (readReg2[3] & (((\RegFile|regs[26][16]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[18][16]~q  & ((!readReg2[2]))))

	.dataa(\RegFile|regs[18][16]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[26][16]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~2 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N16
cycloneive_lcell_comb \RegFile|Mux47~3 (
// Equation(s):
// \RegFile|Mux47~3_combout  = (\RegFile|Mux47~2_combout  & (((\RegFile|regs[30][16]~q )) # (!readReg2[2]))) # (!\RegFile|Mux47~2_combout  & (readReg2[2] & (\RegFile|regs[22][16]~q )))

	.dataa(\RegFile|Mux47~2_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[22][16]~q ),
	.datad(\RegFile|regs[30][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~3 .lut_mask = 16'hEA62;
defparam \RegFile|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N16
cycloneive_lcell_comb \RegFile|Mux47~6 (
// Equation(s):
// \RegFile|Mux47~6_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|Mux47~3_combout ))) # (!readReg2[1] & (\RegFile|Mux47~5_combout ))))

	.dataa(\RegFile|Mux47~5_combout ),
	.datab(readReg2[0]),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux47~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~6 .lut_mask = 16'hF2C2;
defparam \RegFile|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N22
cycloneive_lcell_comb \RegFile|Mux47~0 (
// Equation(s):
// \RegFile|Mux47~0_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[21][16]~q )) # (!readReg2[2] & ((\RegFile|regs[17][16]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][16]~q ),
	.datad(\RegFile|regs[17][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~0 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N20
cycloneive_lcell_comb \RegFile|Mux47~1 (
// Equation(s):
// \RegFile|Mux47~1_combout  = (\RegFile|Mux47~0_combout  & (((\RegFile|regs[29][16]~q )) # (!readReg2[3]))) # (!\RegFile|Mux47~0_combout  & (readReg2[3] & (\RegFile|regs[25][16]~q )))

	.dataa(\RegFile|Mux47~0_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[25][16]~q ),
	.datad(\RegFile|regs[29][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~1 .lut_mask = 16'hEA62;
defparam \RegFile|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N20
cycloneive_lcell_comb \RegFile|Mux47~7 (
// Equation(s):
// \RegFile|Mux47~7_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[23][16]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[19][16]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[23][16]~q ),
	.datad(\RegFile|regs[19][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~7 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N10
cycloneive_lcell_comb \RegFile|Mux47~8 (
// Equation(s):
// \RegFile|Mux47~8_combout  = (\RegFile|Mux47~7_combout  & (((\RegFile|regs[31][16]~q )) # (!readReg2[3]))) # (!\RegFile|Mux47~7_combout  & (readReg2[3] & (\RegFile|regs[27][16]~q )))

	.dataa(\RegFile|Mux47~7_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][16]~q ),
	.datad(\RegFile|regs[31][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~8 .lut_mask = 16'hEA62;
defparam \RegFile|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N14
cycloneive_lcell_comb \RegFile|Mux47~9 (
// Equation(s):
// \RegFile|Mux47~9_combout  = (\RegFile|Mux47~6_combout  & (((\RegFile|Mux47~8_combout ) # (!readReg2[0])))) # (!\RegFile|Mux47~6_combout  & (\RegFile|Mux47~1_combout  & (readReg2[0])))

	.dataa(\RegFile|Mux47~6_combout ),
	.datab(\RegFile|Mux47~1_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux47~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~9 .lut_mask = 16'hEA4A;
defparam \RegFile|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N8
cycloneive_lcell_comb \ALU_in1[16]~15 (
// Equation(s):
// \ALU_in1[16]~15_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & ((\RegFile|Mux47~9_combout ))) # (!readReg2[4] & (\RegFile|Mux47~19_combout ))))

	.dataa(\RegFile|Mux47~19_combout ),
	.datab(\ALU_in1_con~1_combout ),
	.datac(\RegFile|Mux47~9_combout ),
	.datad(readReg2[4]),
	.cin(gnd),
	.combout(\ALU_in1[16]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[16]~15 .lut_mask = 16'hC088;
defparam \ALU_in1[16]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N22
cycloneive_lcell_comb \RiscALU|Add0~50 (
// Equation(s):
// \RiscALU|Add0~50_combout  = (opcode[5] & (\ALU_in1[16]~15_combout  $ (((\upperBit~q ))))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(opcode[5]),
	.datab(\ALU_in1[16]~15_combout ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~50_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~50 .lut_mask = 16'h72D8;
defparam \RiscALU|Add0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N18
cycloneive_lcell_comb \RiscALU|Add0~47 (
// Equation(s):
// \RiscALU|Add0~47_combout  = (opcode[5] & (\upperBit~q  $ (((\ALU_in1[15]~14_combout ))))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(\upperBit~q ),
	.datab(opcode[5]),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[15]~14_combout ),
	.cin(gnd),
	.combout(\RiscALU|Add0~47_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~47 .lut_mask = 16'h74B8;
defparam \RiscALU|Add0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N18
cycloneive_lcell_comb \RegFile|Mux49~4 (
// Equation(s):
// \RegFile|Mux49~4_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[24][14]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[16][14]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[24][14]~q ),
	.datad(\RegFile|regs[16][14]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~4 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N30
cycloneive_lcell_comb \RegFile|Mux49~5 (
// Equation(s):
// \RegFile|Mux49~5_combout  = (readReg2[2] & ((\RegFile|Mux49~4_combout  & (\RegFile|regs[28][14]~q )) # (!\RegFile|Mux49~4_combout  & ((\RegFile|regs[20][14]~q ))))) # (!readReg2[2] & (((\RegFile|Mux49~4_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[28][14]~q ),
	.datac(\RegFile|regs[20][14]~q ),
	.datad(\RegFile|Mux49~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~5 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N24
cycloneive_lcell_comb \RegFile|Mux49~2 (
// Equation(s):
// \RegFile|Mux49~2_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[26][14]~q )) # (!readReg2[3] & ((\RegFile|regs[18][14]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[26][14]~q ),
	.datad(\RegFile|regs[18][14]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~2 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N12
cycloneive_lcell_comb \RegFile|Mux49~3 (
// Equation(s):
// \RegFile|Mux49~3_combout  = (readReg2[2] & ((\RegFile|Mux49~2_combout  & ((\RegFile|regs[30][14]~q ))) # (!\RegFile|Mux49~2_combout  & (\RegFile|regs[22][14]~q )))) # (!readReg2[2] & (\RegFile|Mux49~2_combout ))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux49~2_combout ),
	.datac(\RegFile|regs[22][14]~q ),
	.datad(\RegFile|regs[30][14]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~3 .lut_mask = 16'hEC64;
defparam \RegFile|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N26
cycloneive_lcell_comb \RegFile|Mux49~6 (
// Equation(s):
// \RegFile|Mux49~6_combout  = (readReg2[1] & (((readReg2[0]) # (\RegFile|Mux49~3_combout )))) # (!readReg2[1] & (\RegFile|Mux49~5_combout  & (!readReg2[0])))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux49~5_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux49~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~6 .lut_mask = 16'hAEA4;
defparam \RegFile|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N8
cycloneive_lcell_comb \RegFile|Mux49~7 (
// Equation(s):
// \RegFile|Mux49~7_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[23][14]~q )) # (!readReg2[2] & ((\RegFile|regs[19][14]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][14]~q ),
	.datad(\RegFile|regs[19][14]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~7 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N16
cycloneive_lcell_comb \RegFile|Mux49~8 (
// Equation(s):
// \RegFile|Mux49~8_combout  = (readReg2[3] & ((\RegFile|Mux49~7_combout  & ((\RegFile|regs[31][14]~q ))) # (!\RegFile|Mux49~7_combout  & (\RegFile|regs[27][14]~q )))) # (!readReg2[3] & (\RegFile|Mux49~7_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux49~7_combout ),
	.datac(\RegFile|regs[27][14]~q ),
	.datad(\RegFile|regs[31][14]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~8 .lut_mask = 16'hEC64;
defparam \RegFile|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N18
cycloneive_lcell_comb \RegFile|Mux49~0 (
// Equation(s):
// \RegFile|Mux49~0_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[21][14]~q )) # (!readReg2[2] & ((\RegFile|regs[17][14]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][14]~q ),
	.datad(\RegFile|regs[17][14]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~0 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N22
cycloneive_lcell_comb \RegFile|Mux49~1 (
// Equation(s):
// \RegFile|Mux49~1_combout  = (readReg2[3] & ((\RegFile|Mux49~0_combout  & (\RegFile|regs[29][14]~q )) # (!\RegFile|Mux49~0_combout  & ((\RegFile|regs[25][14]~q ))))) # (!readReg2[3] & (((\RegFile|Mux49~0_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[29][14]~q ),
	.datac(\RegFile|regs[25][14]~q ),
	.datad(\RegFile|Mux49~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~1 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N20
cycloneive_lcell_comb \RegFile|Mux49~9 (
// Equation(s):
// \RegFile|Mux49~9_combout  = (\RegFile|Mux49~6_combout  & ((\RegFile|Mux49~8_combout ) # ((!readReg2[0])))) # (!\RegFile|Mux49~6_combout  & (((\RegFile|Mux49~1_combout  & readReg2[0]))))

	.dataa(\RegFile|Mux49~6_combout ),
	.datab(\RegFile|Mux49~8_combout ),
	.datac(\RegFile|Mux49~1_combout ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~9 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N18
cycloneive_lcell_comb \ALU_in1[14]~13 (
// Equation(s):
// \ALU_in1[14]~13_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & (\RegFile|Mux49~9_combout )) # (!readReg2[4] & ((\RegFile|Mux49~19_combout )))))

	.dataa(\RegFile|Mux49~9_combout ),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux49~19_combout ),
	.datad(\ALU_in1_con~1_combout ),
	.cin(gnd),
	.combout(\ALU_in1[14]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[14]~13 .lut_mask = 16'hB800;
defparam \ALU_in1[14]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N2
cycloneive_lcell_comb \RiscALU|Add0~44 (
// Equation(s):
// \RiscALU|Add0~44_combout  = (opcode[5] & (\upperBit~q  $ ((\ALU_in1[14]~13_combout )))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(\upperBit~q ),
	.datab(\ALU_in1[14]~13_combout ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(opcode[5]),
	.cin(gnd),
	.combout(\RiscALU|Add0~44_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~44 .lut_mask = 16'h66F0;
defparam \RiscALU|Add0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N14
cycloneive_lcell_comb \RiscALU|Add0~45 (
// Equation(s):
// \RiscALU|Add0~45_combout  = (\RiscALU|Add0~44_combout  & ((\RegFile|Mux17~20_combout  & (\RiscALU|Add0~43  & VCC)) # (!\RegFile|Mux17~20_combout  & (!\RiscALU|Add0~43 )))) # (!\RiscALU|Add0~44_combout  & ((\RegFile|Mux17~20_combout  & (!\RiscALU|Add0~43 
// )) # (!\RegFile|Mux17~20_combout  & ((\RiscALU|Add0~43 ) # (GND)))))
// \RiscALU|Add0~46  = CARRY((\RiscALU|Add0~44_combout  & (!\RegFile|Mux17~20_combout  & !\RiscALU|Add0~43 )) # (!\RiscALU|Add0~44_combout  & ((!\RiscALU|Add0~43 ) # (!\RegFile|Mux17~20_combout ))))

	.dataa(\RiscALU|Add0~44_combout ),
	.datab(\RegFile|Mux17~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~43 ),
	.combout(\RiscALU|Add0~45_combout ),
	.cout(\RiscALU|Add0~46 ));
// synopsys translate_off
defparam \RiscALU|Add0~45 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N16
cycloneive_lcell_comb \RiscALU|Add0~48 (
// Equation(s):
// \RiscALU|Add0~48_combout  = ((\RiscALU|Add0~47_combout  $ (\RegFile|Mux16~20_combout  $ (!\RiscALU|Add0~46 )))) # (GND)
// \RiscALU|Add0~49  = CARRY((\RiscALU|Add0~47_combout  & ((\RegFile|Mux16~20_combout ) # (!\RiscALU|Add0~46 ))) # (!\RiscALU|Add0~47_combout  & (\RegFile|Mux16~20_combout  & !\RiscALU|Add0~46 )))

	.dataa(\RiscALU|Add0~47_combout ),
	.datab(\RegFile|Mux16~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~46 ),
	.combout(\RiscALU|Add0~48_combout ),
	.cout(\RiscALU|Add0~49 ));
// synopsys translate_off
defparam \RiscALU|Add0~48 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N18
cycloneive_lcell_comb \RiscALU|Add0~51 (
// Equation(s):
// \RiscALU|Add0~51_combout  = (\RegFile|Mux15~20_combout  & ((\RiscALU|Add0~50_combout  & (\RiscALU|Add0~49  & VCC)) # (!\RiscALU|Add0~50_combout  & (!\RiscALU|Add0~49 )))) # (!\RegFile|Mux15~20_combout  & ((\RiscALU|Add0~50_combout  & (!\RiscALU|Add0~49 )) 
// # (!\RiscALU|Add0~50_combout  & ((\RiscALU|Add0~49 ) # (GND)))))
// \RiscALU|Add0~52  = CARRY((\RegFile|Mux15~20_combout  & (!\RiscALU|Add0~50_combout  & !\RiscALU|Add0~49 )) # (!\RegFile|Mux15~20_combout  & ((!\RiscALU|Add0~49 ) # (!\RiscALU|Add0~50_combout ))))

	.dataa(\RegFile|Mux15~20_combout ),
	.datab(\RiscALU|Add0~50_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~49 ),
	.combout(\RiscALU|Add0~51_combout ),
	.cout(\RiscALU|Add0~52 ));
// synopsys translate_off
defparam \RiscALU|Add0~51 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N20
cycloneive_lcell_comb \RiscALU|Add0~54 (
// Equation(s):
// \RiscALU|Add0~54_combout  = ((\RegFile|Mux14~20_combout  $ (\RiscALU|Add0~53_combout  $ (!\RiscALU|Add0~52 )))) # (GND)
// \RiscALU|Add0~55  = CARRY((\RegFile|Mux14~20_combout  & ((\RiscALU|Add0~53_combout ) # (!\RiscALU|Add0~52 ))) # (!\RegFile|Mux14~20_combout  & (\RiscALU|Add0~53_combout  & !\RiscALU|Add0~52 )))

	.dataa(\RegFile|Mux14~20_combout ),
	.datab(\RiscALU|Add0~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~52 ),
	.combout(\RiscALU|Add0~54_combout ),
	.cout(\RiscALU|Add0~55 ));
// synopsys translate_off
defparam \RiscALU|Add0~54 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N22
cycloneive_lcell_comb \RiscALU|Add0~57 (
// Equation(s):
// \RiscALU|Add0~57_combout  = (\RegFile|Mux13~20_combout  & ((\RiscALU|Add0~56_combout  & (\RiscALU|Add0~55  & VCC)) # (!\RiscALU|Add0~56_combout  & (!\RiscALU|Add0~55 )))) # (!\RegFile|Mux13~20_combout  & ((\RiscALU|Add0~56_combout  & (!\RiscALU|Add0~55 )) 
// # (!\RiscALU|Add0~56_combout  & ((\RiscALU|Add0~55 ) # (GND)))))
// \RiscALU|Add0~58  = CARRY((\RegFile|Mux13~20_combout  & (!\RiscALU|Add0~56_combout  & !\RiscALU|Add0~55 )) # (!\RegFile|Mux13~20_combout  & ((!\RiscALU|Add0~55 ) # (!\RiscALU|Add0~56_combout ))))

	.dataa(\RegFile|Mux13~20_combout ),
	.datab(\RiscALU|Add0~56_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~55 ),
	.combout(\RiscALU|Add0~57_combout ),
	.cout(\RiscALU|Add0~58 ));
// synopsys translate_off
defparam \RiscALU|Add0~57 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N24
cycloneive_lcell_comb \RiscALU|Add0~60 (
// Equation(s):
// \RiscALU|Add0~60_combout  = ((\RegFile|Mux12~20_combout  $ (\RiscALU|Add0~59_combout  $ (!\RiscALU|Add0~58 )))) # (GND)
// \RiscALU|Add0~61  = CARRY((\RegFile|Mux12~20_combout  & ((\RiscALU|Add0~59_combout ) # (!\RiscALU|Add0~58 ))) # (!\RegFile|Mux12~20_combout  & (\RiscALU|Add0~59_combout  & !\RiscALU|Add0~58 )))

	.dataa(\RegFile|Mux12~20_combout ),
	.datab(\RiscALU|Add0~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~58 ),
	.combout(\RiscALU|Add0~60_combout ),
	.cout(\RiscALU|Add0~61 ));
// synopsys translate_off
defparam \RiscALU|Add0~60 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N26
cycloneive_lcell_comb \RiscALU|Add0~63 (
// Equation(s):
// \RiscALU|Add0~63_combout  = (\RiscALU|Add0~62_combout  & ((\RegFile|Mux11~20_combout  & (\RiscALU|Add0~61  & VCC)) # (!\RegFile|Mux11~20_combout  & (!\RiscALU|Add0~61 )))) # (!\RiscALU|Add0~62_combout  & ((\RegFile|Mux11~20_combout  & (!\RiscALU|Add0~61 
// )) # (!\RegFile|Mux11~20_combout  & ((\RiscALU|Add0~61 ) # (GND)))))
// \RiscALU|Add0~64  = CARRY((\RiscALU|Add0~62_combout  & (!\RegFile|Mux11~20_combout  & !\RiscALU|Add0~61 )) # (!\RiscALU|Add0~62_combout  & ((!\RiscALU|Add0~61 ) # (!\RegFile|Mux11~20_combout ))))

	.dataa(\RiscALU|Add0~62_combout ),
	.datab(\RegFile|Mux11~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~61 ),
	.combout(\RiscALU|Add0~63_combout ),
	.cout(\RiscALU|Add0~64 ));
// synopsys translate_off
defparam \RiscALU|Add0~63 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N28
cycloneive_lcell_comb \RiscALU|Add0~66 (
// Equation(s):
// \RiscALU|Add0~66_combout  = ((\RiscALU|Add0~65_combout  $ (\RegFile|Mux10~20_combout  $ (!\RiscALU|Add0~64 )))) # (GND)
// \RiscALU|Add0~67  = CARRY((\RiscALU|Add0~65_combout  & ((\RegFile|Mux10~20_combout ) # (!\RiscALU|Add0~64 ))) # (!\RiscALU|Add0~65_combout  & (\RegFile|Mux10~20_combout  & !\RiscALU|Add0~64 )))

	.dataa(\RiscALU|Add0~65_combout ),
	.datab(\RegFile|Mux10~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~64 ),
	.combout(\RiscALU|Add0~66_combout ),
	.cout(\RiscALU|Add0~67 ));
// synopsys translate_off
defparam \RiscALU|Add0~66 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y45_N30
cycloneive_lcell_comb \RiscALU|Add0~69 (
// Equation(s):
// \RiscALU|Add0~69_combout  = (\RegFile|Mux9~20_combout  & ((\RiscALU|Add0~68_combout  & (\RiscALU|Add0~67  & VCC)) # (!\RiscALU|Add0~68_combout  & (!\RiscALU|Add0~67 )))) # (!\RegFile|Mux9~20_combout  & ((\RiscALU|Add0~68_combout  & (!\RiscALU|Add0~67 )) # 
// (!\RiscALU|Add0~68_combout  & ((\RiscALU|Add0~67 ) # (GND)))))
// \RiscALU|Add0~70  = CARRY((\RegFile|Mux9~20_combout  & (!\RiscALU|Add0~68_combout  & !\RiscALU|Add0~67 )) # (!\RegFile|Mux9~20_combout  & ((!\RiscALU|Add0~67 ) # (!\RiscALU|Add0~68_combout ))))

	.dataa(\RegFile|Mux9~20_combout ),
	.datab(\RiscALU|Add0~68_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~67 ),
	.combout(\RiscALU|Add0~69_combout ),
	.cout(\RiscALU|Add0~70 ));
// synopsys translate_off
defparam \RiscALU|Add0~69 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N0
cycloneive_lcell_comb \RiscALU|Add0~72 (
// Equation(s):
// \RiscALU|Add0~72_combout  = ((\RiscALU|Add0~71_combout  $ (\RegFile|Mux8~20_combout  $ (!\RiscALU|Add0~70 )))) # (GND)
// \RiscALU|Add0~73  = CARRY((\RiscALU|Add0~71_combout  & ((\RegFile|Mux8~20_combout ) # (!\RiscALU|Add0~70 ))) # (!\RiscALU|Add0~71_combout  & (\RegFile|Mux8~20_combout  & !\RiscALU|Add0~70 )))

	.dataa(\RiscALU|Add0~71_combout ),
	.datab(\RegFile|Mux8~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~70 ),
	.combout(\RiscALU|Add0~72_combout ),
	.cout(\RiscALU|Add0~73 ));
// synopsys translate_off
defparam \RiscALU|Add0~72 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N2
cycloneive_lcell_comb \RiscALU|Add0~75 (
// Equation(s):
// \RiscALU|Add0~75_combout  = (\RiscALU|Add0~74_combout  & ((\RegFile|Mux7~20_combout  & (\RiscALU|Add0~73  & VCC)) # (!\RegFile|Mux7~20_combout  & (!\RiscALU|Add0~73 )))) # (!\RiscALU|Add0~74_combout  & ((\RegFile|Mux7~20_combout  & (!\RiscALU|Add0~73 )) # 
// (!\RegFile|Mux7~20_combout  & ((\RiscALU|Add0~73 ) # (GND)))))
// \RiscALU|Add0~76  = CARRY((\RiscALU|Add0~74_combout  & (!\RegFile|Mux7~20_combout  & !\RiscALU|Add0~73 )) # (!\RiscALU|Add0~74_combout  & ((!\RiscALU|Add0~73 ) # (!\RegFile|Mux7~20_combout ))))

	.dataa(\RiscALU|Add0~74_combout ),
	.datab(\RegFile|Mux7~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~73 ),
	.combout(\RiscALU|Add0~75_combout ),
	.cout(\RiscALU|Add0~76 ));
// synopsys translate_off
defparam \RiscALU|Add0~75 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N4
cycloneive_lcell_comb \RiscALU|Add0~78 (
// Equation(s):
// \RiscALU|Add0~78_combout  = ((\RiscALU|Add0~77_combout  $ (\RegFile|Mux6~20_combout  $ (!\RiscALU|Add0~76 )))) # (GND)
// \RiscALU|Add0~79  = CARRY((\RiscALU|Add0~77_combout  & ((\RegFile|Mux6~20_combout ) # (!\RiscALU|Add0~76 ))) # (!\RiscALU|Add0~77_combout  & (\RegFile|Mux6~20_combout  & !\RiscALU|Add0~76 )))

	.dataa(\RiscALU|Add0~77_combout ),
	.datab(\RegFile|Mux6~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~76 ),
	.combout(\RiscALU|Add0~78_combout ),
	.cout(\RiscALU|Add0~79 ));
// synopsys translate_off
defparam \RiscALU|Add0~78 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N6
cycloneive_lcell_comb \RiscALU|Add0~81 (
// Equation(s):
// \RiscALU|Add0~81_combout  = (\RegFile|Mux5~20_combout  & ((\RiscALU|Add0~80_combout  & (\RiscALU|Add0~79  & VCC)) # (!\RiscALU|Add0~80_combout  & (!\RiscALU|Add0~79 )))) # (!\RegFile|Mux5~20_combout  & ((\RiscALU|Add0~80_combout  & (!\RiscALU|Add0~79 )) # 
// (!\RiscALU|Add0~80_combout  & ((\RiscALU|Add0~79 ) # (GND)))))
// \RiscALU|Add0~82  = CARRY((\RegFile|Mux5~20_combout  & (!\RiscALU|Add0~80_combout  & !\RiscALU|Add0~79 )) # (!\RegFile|Mux5~20_combout  & ((!\RiscALU|Add0~79 ) # (!\RiscALU|Add0~80_combout ))))

	.dataa(\RegFile|Mux5~20_combout ),
	.datab(\RiscALU|Add0~80_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~79 ),
	.combout(\RiscALU|Add0~81_combout ),
	.cout(\RiscALU|Add0~82 ));
// synopsys translate_off
defparam \RiscALU|Add0~81 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N8
cycloneive_lcell_comb \RiscALU|Add0~84 (
// Equation(s):
// \RiscALU|Add0~84_combout  = ((\RiscALU|Add0~83_combout  $ (\RegFile|Mux4~20_combout  $ (!\RiscALU|Add0~82 )))) # (GND)
// \RiscALU|Add0~85  = CARRY((\RiscALU|Add0~83_combout  & ((\RegFile|Mux4~20_combout ) # (!\RiscALU|Add0~82 ))) # (!\RiscALU|Add0~83_combout  & (\RegFile|Mux4~20_combout  & !\RiscALU|Add0~82 )))

	.dataa(\RiscALU|Add0~83_combout ),
	.datab(\RegFile|Mux4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~82 ),
	.combout(\RiscALU|Add0~84_combout ),
	.cout(\RiscALU|Add0~85 ));
// synopsys translate_off
defparam \RiscALU|Add0~84 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N10
cycloneive_lcell_comb \RiscALU|Add0~87 (
// Equation(s):
// \RiscALU|Add0~87_combout  = (\RegFile|Mux3~20_combout  & ((\RiscALU|Add0~86_combout  & (\RiscALU|Add0~85  & VCC)) # (!\RiscALU|Add0~86_combout  & (!\RiscALU|Add0~85 )))) # (!\RegFile|Mux3~20_combout  & ((\RiscALU|Add0~86_combout  & (!\RiscALU|Add0~85 )) # 
// (!\RiscALU|Add0~86_combout  & ((\RiscALU|Add0~85 ) # (GND)))))
// \RiscALU|Add0~88  = CARRY((\RegFile|Mux3~20_combout  & (!\RiscALU|Add0~86_combout  & !\RiscALU|Add0~85 )) # (!\RegFile|Mux3~20_combout  & ((!\RiscALU|Add0~85 ) # (!\RiscALU|Add0~86_combout ))))

	.dataa(\RegFile|Mux3~20_combout ),
	.datab(\RiscALU|Add0~86_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~85 ),
	.combout(\RiscALU|Add0~87_combout ),
	.cout(\RiscALU|Add0~88 ));
// synopsys translate_off
defparam \RiscALU|Add0~87 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N12
cycloneive_lcell_comb \RiscALU|Add0~90 (
// Equation(s):
// \RiscALU|Add0~90_combout  = ((\RiscALU|Add0~89_combout  $ (\RegFile|Mux2~20_combout  $ (!\RiscALU|Add0~88 )))) # (GND)
// \RiscALU|Add0~91  = CARRY((\RiscALU|Add0~89_combout  & ((\RegFile|Mux2~20_combout ) # (!\RiscALU|Add0~88 ))) # (!\RiscALU|Add0~89_combout  & (\RegFile|Mux2~20_combout  & !\RiscALU|Add0~88 )))

	.dataa(\RiscALU|Add0~89_combout ),
	.datab(\RegFile|Mux2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~88 ),
	.combout(\RiscALU|Add0~90_combout ),
	.cout(\RiscALU|Add0~91 ));
// synopsys translate_off
defparam \RiscALU|Add0~90 .lut_mask = 16'h698E;
defparam \RiscALU|Add0~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N20
cycloneive_lcell_comb \RiscALU|out~247 (
// Equation(s):
// \RiscALU|out~247_combout  = \RegFile|Mux2~20_combout  $ (((opcode[5] & ((\ALU_in1[29]~28_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(opcode[5]),
	.datab(\RegFile|Mux2~20_combout ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[29]~28_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~247_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~247 .lut_mask = 16'h369C;
defparam \RiscALU|out~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N26
cycloneive_lcell_comb \RiscALU|out[22]~154 (
// Equation(s):
// \RiscALU|out[22]~154_combout  = ((!\upperBit~q  & !\ALU_in1[4]~4_combout )) # (!funct3[0])

	.dataa(\upperBit~q ),
	.datab(gnd),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|out[22]~154_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[22]~154 .lut_mask = 16'h05FF;
defparam \RiscALU|out[22]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N8
cycloneive_lcell_comb \RiscALU|out[22]~155 (
// Equation(s):
// \RiscALU|out[22]~155_combout  = (funct3[0] & ((\ALU_in1[4]~4_combout ) # (!\upperBit~q )))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(gnd),
	.datac(funct3[0]),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|out[22]~155_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[22]~155 .lut_mask = 16'hA0F0;
defparam \RiscALU|out[22]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N12
cycloneive_lcell_comb \RiscALU|out[29]~248 (
// Equation(s):
// \RiscALU|out[29]~248_combout  = (\RiscALU|out[22]~154_combout  & ((\RiscALU|out[22]~155_combout  & ((\RiscALU|ShiftRight0~74_combout ))) # (!\RiscALU|out[22]~155_combout  & (\RiscALU|out~247_combout )))) # (!\RiscALU|out[22]~154_combout  & 
// (((!\RiscALU|out[22]~155_combout ))))

	.dataa(\RiscALU|out~247_combout ),
	.datab(\RiscALU|ShiftRight0~74_combout ),
	.datac(\RiscALU|out[22]~154_combout ),
	.datad(\RiscALU|out[22]~155_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[29]~248_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[29]~248 .lut_mask = 16'hC0AF;
defparam \RiscALU|out[29]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N30
cycloneive_lcell_comb \RiscALU|out[22]~152 (
// Equation(s):
// \RiscALU|out[22]~152_combout  = (funct3[0] & \upperBit~q )

	.dataa(gnd),
	.datab(gnd),
	.datac(funct3[0]),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|out[22]~152_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[22]~152 .lut_mask = 16'hF000;
defparam \RiscALU|out[22]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N30
cycloneive_lcell_comb \RiscALU|out[29]~249 (
// Equation(s):
// \RiscALU|out[29]~249_combout  = (\RiscALU|out[29]~248_combout  & ((\RiscALU|ShiftRight1~53_combout ) # ((!\RiscALU|out[22]~152_combout )))) # (!\RiscALU|out[29]~248_combout  & (((\RegFile|Mux0~20_combout  & \RiscALU|out[22]~152_combout ))))

	.dataa(\RiscALU|out[29]~248_combout ),
	.datab(\RiscALU|ShiftRight1~53_combout ),
	.datac(\RegFile|Mux0~20_combout ),
	.datad(\RiscALU|out[22]~152_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[29]~249_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[29]~249 .lut_mask = 16'hD8AA;
defparam \RiscALU|out[29]~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N22
cycloneive_lcell_comb \RiscALU|out[29]~250 (
// Equation(s):
// \RiscALU|out[29]~250_combout  = (\RiscALU|out[3]~51_combout  & (((\RiscALU|out[29]~249_combout ) # (funct3[1])))) # (!\RiscALU|out[3]~51_combout  & (\RiscALU|Add0~90_combout  & ((!funct3[1]))))

	.dataa(\RiscALU|Add0~90_combout ),
	.datab(\RiscALU|out[29]~249_combout ),
	.datac(\RiscALU|out[3]~51_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|out[29]~250_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[29]~250 .lut_mask = 16'hF0CA;
defparam \RiscALU|out[29]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N16
cycloneive_lcell_comb \RiscALU|a~1 (
// Equation(s):
// \RiscALU|a~1_combout  = (opcode[5] & ((\ALU_in1[29]~28_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(opcode[5]),
	.datab(gnd),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[29]~28_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~1_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~1 .lut_mask = 16'hFA50;
defparam \RiscALU|a~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N22
cycloneive_lcell_comb \RiscALU|out[29]~251 (
// Equation(s):
// \RiscALU|out[29]~251_combout  = (\RiscALU|out[29]~250_combout  & (((\RegFile|Mux2~20_combout  & \RiscALU|a~1_combout )) # (!\RiscALU|out[3]~53_combout ))) # (!\RiscALU|out[29]~250_combout  & (\RiscALU|out[3]~53_combout  & ((\RegFile|Mux2~20_combout ) # 
// (\RiscALU|a~1_combout ))))

	.dataa(\RiscALU|out[29]~250_combout ),
	.datab(\RegFile|Mux2~20_combout ),
	.datac(\RiscALU|out[3]~53_combout ),
	.datad(\RiscALU|a~1_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[29]~251_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[29]~251 .lut_mask = 16'hDA4A;
defparam \RiscALU|out[29]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N4
cycloneive_lcell_comb \RiscALU|out[29]~274 (
// Equation(s):
// \RiscALU|out[29]~274_combout  = (\RiscALU|out[29]~251_combout  & ((funct3[1]) # ((funct3[2]) # (!funct3[0]))))

	.dataa(\RiscALU|out[29]~251_combout ),
	.datab(funct3[1]),
	.datac(funct3[2]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|out[29]~274_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[29]~274 .lut_mask = 16'hA8AA;
defparam \RiscALU|out[29]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N14
cycloneive_lcell_comb \update~59 (
// Equation(s):
// \update~59_combout  = (\update~44_combout ) # ((\update~45_combout  & ((\RiscALU|out[29]~246_combout ) # (\RiscALU|out[29]~274_combout ))))

	.dataa(\update~44_combout ),
	.datab(\RiscALU|out[29]~246_combout ),
	.datac(\RiscALU|out[29]~274_combout ),
	.datad(\update~45_combout ),
	.cin(gnd),
	.combout(\update~59_combout ),
	.cout());
// synopsys translate_off
defparam \update~59 .lut_mask = 16'hFEAA;
defparam \update~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N14
cycloneive_lcell_comb \RiscALU|out~238 (
// Equation(s):
// \RiscALU|out~238_combout  = \RegFile|Mux3~20_combout  $ (((opcode[5] & (\ALU_in1[28]~27_combout )) # (!opcode[5] & ((\ALU_in1[11]~10_combout )))))

	.dataa(\ALU_in1[28]~27_combout ),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(opcode[5]),
	.datad(\RegFile|Mux3~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~238_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~238 .lut_mask = 16'h53AC;
defparam \RiscALU|out~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N4
cycloneive_lcell_comb \RiscALU|ShiftRight0~73 (
// Equation(s):
// \RiscALU|ShiftRight0~73_combout  = (\RiscALU|ShiftRight0~45_combout  & ((\RiscALU|ShiftRight0~17_combout ) # ((\RiscALU|ShiftRight1~6_combout  & \ALU_in1[1]~3_combout ))))

	.dataa(\RiscALU|ShiftRight1~6_combout ),
	.datab(\RiscALU|ShiftRight0~45_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RiscALU|ShiftRight0~17_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~73_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~73 .lut_mask = 16'hCC80;
defparam \RiscALU|ShiftRight0~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N2
cycloneive_lcell_comb \RiscALU|out[28]~239 (
// Equation(s):
// \RiscALU|out[28]~239_combout  = (\RiscALU|out[22]~155_combout  & (((\RiscALU|out[22]~154_combout  & \RiscALU|ShiftRight0~73_combout )))) # (!\RiscALU|out[22]~155_combout  & ((\RiscALU|out~238_combout ) # ((!\RiscALU|out[22]~154_combout ))))

	.dataa(\RiscALU|out~238_combout ),
	.datab(\RiscALU|out[22]~155_combout ),
	.datac(\RiscALU|out[22]~154_combout ),
	.datad(\RiscALU|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[28]~239_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[28]~239 .lut_mask = 16'hE323;
defparam \RiscALU|out[28]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N28
cycloneive_lcell_comb \RiscALU|out[28]~240 (
// Equation(s):
// \RiscALU|out[28]~240_combout  = (\RiscALU|out[22]~152_combout  & ((\RiscALU|out[28]~239_combout  & (\RiscALU|ShiftRight1~56_combout )) # (!\RiscALU|out[28]~239_combout  & ((\RegFile|Mux0~20_combout ))))) # (!\RiscALU|out[22]~152_combout  & 
// (((\RiscALU|out[28]~239_combout ))))

	.dataa(\RiscALU|ShiftRight1~56_combout ),
	.datab(\RiscALU|out[22]~152_combout ),
	.datac(\RegFile|Mux0~20_combout ),
	.datad(\RiscALU|out[28]~239_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[28]~240_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[28]~240 .lut_mask = 16'hBBC0;
defparam \RiscALU|out[28]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N28
cycloneive_lcell_comb \RiscALU|out[28]~241 (
// Equation(s):
// \RiscALU|out[28]~241_combout  = (\RiscALU|out[3]~51_combout  & (((\RiscALU|out[28]~240_combout ) # (funct3[1])))) # (!\RiscALU|out[3]~51_combout  & (\RiscALU|Add0~87_combout  & ((!funct3[1]))))

	.dataa(\RiscALU|Add0~87_combout ),
	.datab(\RiscALU|out[28]~240_combout ),
	.datac(\RiscALU|out[3]~51_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|out[28]~241_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[28]~241 .lut_mask = 16'hF0CA;
defparam \RiscALU|out[28]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N2
cycloneive_lcell_comb \RiscALU|a~2 (
// Equation(s):
// \RiscALU|a~2_combout  = (opcode[5] & ((\ALU_in1[28]~27_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(opcode[5]),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(\ALU_in1[28]~27_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|a~2_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~2 .lut_mask = 16'hE4E4;
defparam \RiscALU|a~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N8
cycloneive_lcell_comb \RiscALU|out[28]~242 (
// Equation(s):
// \RiscALU|out[28]~242_combout  = (\RiscALU|out[28]~241_combout  & (((\RiscALU|a~2_combout  & \RegFile|Mux3~20_combout )) # (!\RiscALU|out[3]~53_combout ))) # (!\RiscALU|out[28]~241_combout  & (\RiscALU|out[3]~53_combout  & ((\RiscALU|a~2_combout ) # 
// (\RegFile|Mux3~20_combout ))))

	.dataa(\RiscALU|out[28]~241_combout ),
	.datab(\RiscALU|a~2_combout ),
	.datac(\RiscALU|out[3]~53_combout ),
	.datad(\RegFile|Mux3~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[28]~242_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[28]~242 .lut_mask = 16'hDA4A;
defparam \RiscALU|out[28]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N18
cycloneive_lcell_comb \RiscALU|out[28]~273 (
// Equation(s):
// \RiscALU|out[28]~273_combout  = (\RiscALU|out[28]~242_combout  & ((funct3[2]) # ((funct3[1]) # (!funct3[0]))))

	.dataa(funct3[2]),
	.datab(funct3[0]),
	.datac(funct3[1]),
	.datad(\RiscALU|out[28]~242_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[28]~273_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[28]~273 .lut_mask = 16'hFB00;
defparam \RiscALU|out[28]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N30
cycloneive_lcell_comb \RiscALU|out[28]~235 (
// Equation(s):
// \RiscALU|out[28]~235_combout  = (\RiscALU|out[3]~44_combout  & (((\RiscALU|ShiftLeft0~90_combout )) # (!\RiscALU|ShiftRight0~45_combout ))) # (!\RiscALU|out[3]~44_combout  & (\RiscALU|ShiftRight0~45_combout  & ((\RiscALU|ShiftLeft0~95_combout ))))

	.dataa(\RiscALU|out[3]~44_combout ),
	.datab(\RiscALU|ShiftRight0~45_combout ),
	.datac(\RiscALU|ShiftLeft0~90_combout ),
	.datad(\RiscALU|ShiftLeft0~95_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[28]~235_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[28]~235 .lut_mask = 16'hE6A2;
defparam \RiscALU|out[28]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N18
cycloneive_lcell_comb \RiscALU|ShiftLeft0~69 (
// Equation(s):
// \RiscALU|ShiftLeft0~69_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux14~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux12~20_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux12~20_combout ),
	.datac(\RegFile|Mux14~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~69_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~69 .lut_mask = 16'hF0CC;
defparam \RiscALU|ShiftLeft0~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N8
cycloneive_lcell_comb \RiscALU|ShiftLeft0~74 (
// Equation(s):
// \RiscALU|ShiftLeft0~74_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~69_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~73_combout ))

	.dataa(\RiscALU|ShiftLeft0~73_combout ),
	.datab(\RiscALU|ShiftLeft0~69_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~74_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~74 .lut_mask = 16'hCACA;
defparam \RiscALU|ShiftLeft0~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N12
cycloneive_lcell_comb \RiscALU|ShiftLeft0~75 (
// Equation(s):
// \RiscALU|ShiftLeft0~75_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~61_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~74_combout )))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(gnd),
	.datac(\RiscALU|ShiftLeft0~61_combout ),
	.datad(\RiscALU|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~75_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~75 .lut_mask = 16'hF5A0;
defparam \RiscALU|ShiftLeft0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N28
cycloneive_lcell_comb \RiscALU|out[28]~236 (
// Equation(s):
// \RiscALU|out[28]~236_combout  = (\RiscALU|out[28]~235_combout  & ((\RiscALU|ShiftRight0~45_combout ) # ((\RiscALU|ShiftLeft0~75_combout )))) # (!\RiscALU|out[28]~235_combout  & (!\RiscALU|ShiftRight0~45_combout  & (\RiscALU|ShiftLeft0~86_combout )))

	.dataa(\RiscALU|out[28]~235_combout ),
	.datab(\RiscALU|ShiftRight0~45_combout ),
	.datac(\RiscALU|ShiftLeft0~86_combout ),
	.datad(\RiscALU|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[28]~236_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[28]~236 .lut_mask = 16'hBA98;
defparam \RiscALU|out[28]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N8
cycloneive_lcell_comb \RiscALU|ShiftLeft0~42 (
// Equation(s):
// \RiscALU|ShiftLeft0~42_combout  = (\RiscALU|ShiftLeft0~10_combout ) # ((\RiscALU|ShiftLeft0~13_combout  & !\ALU_in1[2]~32_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftLeft0~13_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~10_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~42_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~42 .lut_mask = 16'hFF0C;
defparam \RiscALU|ShiftLeft0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N30
cycloneive_lcell_comb \RiscALU|ShiftLeft0~38 (
// Equation(s):
// \RiscALU|ShiftLeft0~38_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux22~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux20~20_combout )))

	.dataa(\RegFile|Mux22~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux20~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~38_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~38 .lut_mask = 16'hBB88;
defparam \RiscALU|ShiftLeft0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y46_N16
cycloneive_lcell_comb \RiscALU|ShiftLeft0~44 (
// Equation(s):
// \RiscALU|ShiftLeft0~44_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~38_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~43_combout )))

	.dataa(\RiscALU|ShiftLeft0~38_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RiscALU|ShiftLeft0~43_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~44_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~44 .lut_mask = 16'hB8B8;
defparam \RiscALU|ShiftLeft0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N2
cycloneive_lcell_comb \RiscALU|ShiftLeft0~45 (
// Equation(s):
// \RiscALU|ShiftLeft0~45_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~27_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~44_combout )))

	.dataa(\RiscALU|ShiftLeft0~27_combout ),
	.datab(gnd),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~45_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~45 .lut_mask = 16'hAFA0;
defparam \RiscALU|ShiftLeft0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N20
cycloneive_lcell_comb \RiscALU|out[28]~122 (
// Equation(s):
// \RiscALU|out[28]~122_combout  = (\ALU_in1[3]~34_combout  & (\RiscALU|ShiftLeft0~42_combout )) # (!\ALU_in1[3]~34_combout  & ((\RiscALU|ShiftLeft0~45_combout )))

	.dataa(gnd),
	.datab(\RiscALU|ShiftLeft0~42_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\RiscALU|ShiftLeft0~45_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[28]~122_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[28]~122 .lut_mask = 16'hCFC0;
defparam \RiscALU|out[28]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N8
cycloneive_lcell_comb \RiscALU|out[28]~237 (
// Equation(s):
// \RiscALU|out[28]~237_combout  = (\RiscALU|out[3]~55_combout  & ((\ALU_in1[4]~4_combout  & ((\RiscALU|out[28]~122_combout ))) # (!\ALU_in1[4]~4_combout  & (\RiscALU|out[28]~236_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|out[28]~236_combout ),
	.datac(\RiscALU|out[28]~122_combout ),
	.datad(\RiscALU|out[3]~55_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[28]~237_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[28]~237 .lut_mask = 16'hE400;
defparam \RiscALU|out[28]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N20
cycloneive_lcell_comb \update~58 (
// Equation(s):
// \update~58_combout  = (\update~44_combout ) # ((\update~45_combout  & ((\RiscALU|out[28]~273_combout ) # (\RiscALU|out[28]~237_combout ))))

	.dataa(\update~44_combout ),
	.datab(\update~45_combout ),
	.datac(\RiscALU|out[28]~273_combout ),
	.datad(\RiscALU|out[28]~237_combout ),
	.cin(gnd),
	.combout(\update~58_combout ),
	.cout());
// synopsys translate_off
defparam \update~58 .lut_mask = 16'hEEEA;
defparam \update~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y46_N22
cycloneive_lcell_comb \RiscALU|ShiftLeft0~80 (
// Equation(s):
// \RiscALU|ShiftLeft0~80_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~76_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~79_combout ))

	.dataa(\RiscALU|ShiftLeft0~79_combout ),
	.datab(gnd),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftLeft0~76_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~80_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~80 .lut_mask = 16'hFA0A;
defparam \RiscALU|ShiftLeft0~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N16
cycloneive_lcell_comb \RiscALU|ShiftLeft0~52 (
// Equation(s):
// \RiscALU|ShiftLeft0~52_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~46_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~51_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RiscALU|ShiftLeft0~51_combout ),
	.datad(\RiscALU|ShiftLeft0~46_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~52_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~52 .lut_mask = 16'hFC30;
defparam \RiscALU|ShiftLeft0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N6
cycloneive_lcell_comb \RiscALU|ShiftLeft0~66 (
// Equation(s):
// \RiscALU|ShiftLeft0~66_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux15~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux13~20_combout )))

	.dataa(\ALU_in1[1]~3_combout ),
	.datab(gnd),
	.datac(\RegFile|Mux15~20_combout ),
	.datad(\RegFile|Mux13~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~66_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~66 .lut_mask = 16'hF5A0;
defparam \RiscALU|ShiftLeft0~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N0
cycloneive_lcell_comb \RiscALU|ShiftLeft0~67 (
// Equation(s):
// \RiscALU|ShiftLeft0~67_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~63_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~66_combout ))

	.dataa(\RiscALU|ShiftLeft0~66_combout ),
	.datab(gnd),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftLeft0~63_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~67_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~67 .lut_mask = 16'hFA0A;
defparam \RiscALU|ShiftLeft0~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N26
cycloneive_lcell_comb \RiscALU|ShiftLeft0~68 (
// Equation(s):
// \RiscALU|ShiftLeft0~68_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~52_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~67_combout )))

	.dataa(\RiscALU|ShiftLeft0~52_combout ),
	.datab(gnd),
	.datac(\RiscALU|ShiftLeft0~67_combout ),
	.datad(\ALU_in1[2]~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~68_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~68 .lut_mask = 16'hAAF0;
defparam \RiscALU|ShiftLeft0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N4
cycloneive_lcell_comb \RiscALU|out[26]~219 (
// Equation(s):
// \RiscALU|out[26]~219_combout  = (\RiscALU|out[25]~202_combout  & (((\RiscALU|out[7]~67_combout )))) # (!\RiscALU|out[25]~202_combout  & ((\RiscALU|out[7]~67_combout  & ((\RiscALU|ShiftLeft0~68_combout ))) # (!\RiscALU|out[7]~67_combout  & 
// (\RiscALU|ShiftLeft0~91_combout ))))

	.dataa(\RiscALU|ShiftLeft0~91_combout ),
	.datab(\RiscALU|out[25]~202_combout ),
	.datac(\RiscALU|ShiftLeft0~68_combout ),
	.datad(\RiscALU|out[7]~67_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[26]~219_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[26]~219 .lut_mask = 16'hFC22;
defparam \RiscALU|out[26]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N14
cycloneive_lcell_comb \RiscALU|out[26]~220 (
// Equation(s):
// \RiscALU|out[26]~220_combout  = (\RiscALU|out[25]~202_combout  & ((\RiscALU|out[26]~219_combout  & ((\RiscALU|ShiftLeft0~37_combout ))) # (!\RiscALU|out[26]~219_combout  & (\RiscALU|ShiftLeft0~80_combout )))) # (!\RiscALU|out[25]~202_combout  & 
// (((\RiscALU|out[26]~219_combout ))))

	.dataa(\RiscALU|ShiftLeft0~80_combout ),
	.datab(\RiscALU|out[25]~202_combout ),
	.datac(\RiscALU|out[26]~219_combout ),
	.datad(\RiscALU|ShiftLeft0~37_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[26]~220_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[26]~220 .lut_mask = 16'hF838;
defparam \RiscALU|out[26]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N24
cycloneive_lcell_comb \RiscALU|a~4 (
// Equation(s):
// \RiscALU|a~4_combout  = (opcode[5] & ((\ALU_in1[26]~25_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(\ALU_in1[26]~25_combout ),
	.datad(opcode[5]),
	.cin(gnd),
	.combout(\RiscALU|a~4_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~4 .lut_mask = 16'hF0CC;
defparam \RiscALU|a~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N18
cycloneive_lcell_comb \RiscALU|out~221 (
// Equation(s):
// \RiscALU|out~221_combout  = \RegFile|Mux5~20_combout  $ (((opcode[5] & ((\ALU_in1[26]~25_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(opcode[5]),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(\ALU_in1[26]~25_combout ),
	.datad(\RegFile|Mux5~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~221_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~221 .lut_mask = 16'h1BE4;
defparam \RiscALU|out~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N28
cycloneive_lcell_comb \RiscALU|out[26]~222 (
// Equation(s):
// \RiscALU|out[26]~222_combout  = (\RiscALU|out[22]~154_combout  & ((\RiscALU|out[22]~155_combout  & (\RiscALU|ShiftRight0~70_combout )) # (!\RiscALU|out[22]~155_combout  & ((\RiscALU|out~221_combout ))))) # (!\RiscALU|out[22]~154_combout  & 
// (((!\RiscALU|out[22]~155_combout ))))

	.dataa(\RiscALU|out[22]~154_combout ),
	.datab(\RiscALU|ShiftRight0~70_combout ),
	.datac(\RiscALU|out[22]~155_combout ),
	.datad(\RiscALU|out~221_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[26]~222_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[26]~222 .lut_mask = 16'h8F85;
defparam \RiscALU|out[26]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N14
cycloneive_lcell_comb \RiscALU|out[26]~223 (
// Equation(s):
// \RiscALU|out[26]~223_combout  = (\RiscALU|out[26]~222_combout  & (((\RiscALU|ShiftRight1~52_combout )) # (!\RiscALU|out[22]~152_combout ))) # (!\RiscALU|out[26]~222_combout  & (\RiscALU|out[22]~152_combout  & (\RegFile|Mux0~20_combout )))

	.dataa(\RiscALU|out[26]~222_combout ),
	.datab(\RiscALU|out[22]~152_combout ),
	.datac(\RegFile|Mux0~20_combout ),
	.datad(\RiscALU|ShiftRight1~52_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[26]~223_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[26]~223 .lut_mask = 16'hEA62;
defparam \RiscALU|out[26]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N30
cycloneive_lcell_comb \RiscALU|out[26]~224 (
// Equation(s):
// \RiscALU|out[26]~224_combout  = (funct3[1] & (((\RiscALU|out[3]~51_combout )))) # (!funct3[1] & ((\RiscALU|out[3]~51_combout  & (\RiscALU|out[26]~223_combout )) # (!\RiscALU|out[3]~51_combout  & ((\RiscALU|Add0~81_combout )))))

	.dataa(funct3[1]),
	.datab(\RiscALU|out[26]~223_combout ),
	.datac(\RiscALU|out[3]~51_combout ),
	.datad(\RiscALU|Add0~81_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[26]~224_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[26]~224 .lut_mask = 16'hE5E0;
defparam \RiscALU|out[26]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N24
cycloneive_lcell_comb \RiscALU|out[26]~225 (
// Equation(s):
// \RiscALU|out[26]~225_combout  = (\RiscALU|out[3]~53_combout  & ((\RiscALU|a~4_combout  & ((\RegFile|Mux5~20_combout ) # (!\RiscALU|out[26]~224_combout ))) # (!\RiscALU|a~4_combout  & (!\RiscALU|out[26]~224_combout  & \RegFile|Mux5~20_combout )))) # 
// (!\RiscALU|out[3]~53_combout  & (((\RiscALU|out[26]~224_combout ))))

	.dataa(\RiscALU|out[3]~53_combout ),
	.datab(\RiscALU|a~4_combout ),
	.datac(\RiscALU|out[26]~224_combout ),
	.datad(\RegFile|Mux5~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[26]~225_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[26]~225 .lut_mask = 16'hDA58;
defparam \RiscALU|out[26]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N4
cycloneive_lcell_comb \update~54 (
// Equation(s):
// \update~54_combout  = (\RiscALU|out[3]~55_combout  & (\RiscALU|out[26]~220_combout )) # (!\RiscALU|out[3]~55_combout  & ((\RiscALU|out[26]~225_combout )))

	.dataa(gnd),
	.datab(\RiscALU|out[26]~220_combout ),
	.datac(\RiscALU|out[26]~225_combout ),
	.datad(\RiscALU|out[3]~55_combout ),
	.cin(gnd),
	.combout(\update~54_combout ),
	.cout());
// synopsys translate_off
defparam \update~54 .lut_mask = 16'hCCF0;
defparam \update~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N22
cycloneive_lcell_comb \update~55 (
// Equation(s):
// \update~55_combout  = (\update~44_combout ) # ((\update~45_combout  & \update~54_combout ))

	.dataa(gnd),
	.datab(\update~45_combout ),
	.datac(\update~54_combout ),
	.datad(\update~44_combout ),
	.cin(gnd),
	.combout(\update~55_combout ),
	.cout());
// synopsys translate_off
defparam \update~55 .lut_mask = 16'hFFC0;
defparam \update~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N4
cycloneive_lcell_comb \RiscALU|ShiftLeft0~65 (
// Equation(s):
// \RiscALU|ShiftLeft0~65_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~47_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~64_combout )))

	.dataa(gnd),
	.datab(\RiscALU|ShiftLeft0~47_combout ),
	.datac(\RiscALU|ShiftLeft0~64_combout ),
	.datad(\ALU_in1[2]~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~65_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~65 .lut_mask = 16'hCCF0;
defparam \RiscALU|ShiftLeft0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N24
cycloneive_lcell_comb \RiscALU|out[25]~211 (
// Equation(s):
// \RiscALU|out[25]~211_combout  = (\RiscALU|out[25]~202_combout  & (((\RiscALU|out[7]~67_combout )))) # (!\RiscALU|out[25]~202_combout  & ((\RiscALU|out[7]~67_combout  & (\RiscALU|ShiftLeft0~65_combout )) # (!\RiscALU|out[7]~67_combout  & 
// ((\RiscALU|ShiftLeft0~88_combout )))))

	.dataa(\RiscALU|out[25]~202_combout ),
	.datab(\RiscALU|ShiftLeft0~65_combout ),
	.datac(\RiscALU|ShiftLeft0~88_combout ),
	.datad(\RiscALU|out[7]~67_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[25]~211_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[25]~211 .lut_mask = 16'hEE50;
defparam \RiscALU|out[25]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N2
cycloneive_lcell_comb \RiscALU|out[25]~212 (
// Equation(s):
// \RiscALU|out[25]~212_combout  = (\RiscALU|out[25]~202_combout  & ((\RiscALU|out[25]~211_combout  & (\RiscALU|ShiftLeft0~33_combout )) # (!\RiscALU|out[25]~211_combout  & ((\RiscALU|ShiftLeft0~77_combout ))))) # (!\RiscALU|out[25]~202_combout  & 
// (((\RiscALU|out[25]~211_combout ))))

	.dataa(\RiscALU|out[25]~202_combout ),
	.datab(\RiscALU|ShiftLeft0~33_combout ),
	.datac(\RiscALU|ShiftLeft0~77_combout ),
	.datad(\RiscALU|out[25]~211_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[25]~212_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[25]~212 .lut_mask = 16'hDDA0;
defparam \RiscALU|out[25]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N28
cycloneive_lcell_comb \RiscALU|a~5 (
// Equation(s):
// \RiscALU|a~5_combout  = (opcode[5] & ((\ALU_in1[25]~24_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(gnd),
	.datab(opcode[5]),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[25]~24_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~5_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~5 .lut_mask = 16'hFC30;
defparam \RiscALU|a~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N6
cycloneive_lcell_comb \RiscALU|out~213 (
// Equation(s):
// \RiscALU|out~213_combout  = \RegFile|Mux6~20_combout  $ (((opcode[5] & ((\ALU_in1[25]~24_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(\RegFile|Mux6~20_combout ),
	.datab(opcode[5]),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[25]~24_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~213_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~213 .lut_mask = 16'h569A;
defparam \RiscALU|out~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N12
cycloneive_lcell_comb \RiscALU|out[25]~214 (
// Equation(s):
// \RiscALU|out[25]~214_combout  = (\RiscALU|out[22]~154_combout  & ((\RiscALU|out[22]~155_combout  & (\RiscALU|ShiftRight0~69_combout )) # (!\RiscALU|out[22]~155_combout  & ((\RiscALU|out~213_combout ))))) # (!\RiscALU|out[22]~154_combout  & 
// (((!\RiscALU|out[22]~155_combout ))))

	.dataa(\RiscALU|out[22]~154_combout ),
	.datab(\RiscALU|ShiftRight0~69_combout ),
	.datac(\RiscALU|out[22]~155_combout ),
	.datad(\RiscALU|out~213_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[25]~214_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[25]~214 .lut_mask = 16'h8F85;
defparam \RiscALU|out[25]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N22
cycloneive_lcell_comb \RiscALU|out[25]~215 (
// Equation(s):
// \RiscALU|out[25]~215_combout  = (\RiscALU|out[25]~214_combout  & ((\RiscALU|ShiftRight1~51_combout ) # ((!\RiscALU|out[22]~152_combout )))) # (!\RiscALU|out[25]~214_combout  & (((\RegFile|Mux0~20_combout  & \RiscALU|out[22]~152_combout ))))

	.dataa(\RiscALU|out[25]~214_combout ),
	.datab(\RiscALU|ShiftRight1~51_combout ),
	.datac(\RegFile|Mux0~20_combout ),
	.datad(\RiscALU|out[22]~152_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[25]~215_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[25]~215 .lut_mask = 16'hD8AA;
defparam \RiscALU|out[25]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N18
cycloneive_lcell_comb \RiscALU|out[25]~216 (
// Equation(s):
// \RiscALU|out[25]~216_combout  = (funct3[1] & (((\RiscALU|out[3]~51_combout )))) # (!funct3[1] & ((\RiscALU|out[3]~51_combout  & ((\RiscALU|out[25]~215_combout ))) # (!\RiscALU|out[3]~51_combout  & (\RiscALU|Add0~78_combout ))))

	.dataa(funct3[1]),
	.datab(\RiscALU|Add0~78_combout ),
	.datac(\RiscALU|out[3]~51_combout ),
	.datad(\RiscALU|out[25]~215_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[25]~216_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[25]~216 .lut_mask = 16'hF4A4;
defparam \RiscALU|out[25]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N20
cycloneive_lcell_comb \RiscALU|out[25]~217 (
// Equation(s):
// \RiscALU|out[25]~217_combout  = (\RiscALU|out[3]~53_combout  & ((\RiscALU|a~5_combout  & ((\RegFile|Mux6~20_combout ) # (!\RiscALU|out[25]~216_combout ))) # (!\RiscALU|a~5_combout  & (\RegFile|Mux6~20_combout  & !\RiscALU|out[25]~216_combout )))) # 
// (!\RiscALU|out[3]~53_combout  & (((\RiscALU|out[25]~216_combout ))))

	.dataa(\RiscALU|a~5_combout ),
	.datab(\RegFile|Mux6~20_combout ),
	.datac(\RiscALU|out[3]~53_combout ),
	.datad(\RiscALU|out[25]~216_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[25]~217_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[25]~217 .lut_mask = 16'h8FE0;
defparam \RiscALU|out[25]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N10
cycloneive_lcell_comb \update~52 (
// Equation(s):
// \update~52_combout  = (\RiscALU|out[3]~55_combout  & (\RiscALU|out[25]~212_combout )) # (!\RiscALU|out[3]~55_combout  & ((\RiscALU|out[25]~217_combout )))

	.dataa(\RiscALU|out[25]~212_combout ),
	.datab(\RiscALU|out[3]~55_combout ),
	.datac(\RiscALU|out[25]~217_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\update~52_combout ),
	.cout());
// synopsys translate_off
defparam \update~52 .lut_mask = 16'hB8B8;
defparam \update~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N12
cycloneive_lcell_comb \update~53 (
// Equation(s):
// \update~53_combout  = (\update~44_combout ) # ((\update~52_combout  & \update~45_combout ))

	.dataa(\update~52_combout ),
	.datab(\update~45_combout ),
	.datac(gnd),
	.datad(\update~44_combout ),
	.cin(gnd),
	.combout(\update~53_combout ),
	.cout());
// synopsys translate_off
defparam \update~53 .lut_mask = 16'hFF88;
defparam \update~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N8
cycloneive_lcell_comb \RiscALU|a~9 (
// Equation(s):
// \RiscALU|a~9_combout  = (opcode[5] & (\ALU_in1[21]~20_combout )) # (!opcode[5] & ((\ALU_in1[11]~10_combout )))

	.dataa(opcode[5]),
	.datab(gnd),
	.datac(\ALU_in1[21]~20_combout ),
	.datad(\ALU_in1[11]~10_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~9_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~9 .lut_mask = 16'hF5A0;
defparam \RiscALU|a~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N6
cycloneive_lcell_comb \RiscALU|ShiftLeft0~18 (
// Equation(s):
// \RiscALU|ShiftLeft0~18_combout  = (!\ALU_in1[3]~34_combout  & \RiscALU|ShiftLeft0~17_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\RiscALU|ShiftLeft0~17_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~18_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~18 .lut_mask = 16'h0F00;
defparam \RiscALU|ShiftLeft0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N0
cycloneive_lcell_comb \RiscALU|Mux30~5 (
// Equation(s):
// \RiscALU|Mux30~5_combout  = (!\ALU_in1[4]~4_combout  & funct3[0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux30~5 .lut_mask = 16'h0F00;
defparam \RiscALU|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N20
cycloneive_lcell_comb \RiscALU|out[21]~181 (
// Equation(s):
// \RiscALU|out[21]~181_combout  = (\RiscALU|Mux30~5_combout  & (\RiscALU|ShiftLeft0~78_combout  & ((!\RiscALU|out[22]~149_combout )))) # (!\RiscALU|Mux30~5_combout  & (((\RiscALU|Add0~66_combout ) # (\RiscALU|out[22]~149_combout ))))

	.dataa(\RiscALU|ShiftLeft0~78_combout ),
	.datab(\RiscALU|Mux30~5_combout ),
	.datac(\RiscALU|Add0~66_combout ),
	.datad(\RiscALU|out[22]~149_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[21]~181_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[21]~181 .lut_mask = 16'h33B8;
defparam \RiscALU|out[21]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N18
cycloneive_lcell_comb \RiscALU|out[21]~182 (
// Equation(s):
// \RiscALU|out[21]~182_combout  = (\RiscALU|out[21]~181_combout  & ((\RiscALU|ShiftLeft0~18_combout ) # ((!\RiscALU|out[22]~149_combout )))) # (!\RiscALU|out[21]~181_combout  & (((\RiscALU|out[22]~149_combout  & \RiscALU|ShiftLeft0~48_combout ))))

	.dataa(\RiscALU|ShiftLeft0~18_combout ),
	.datab(\RiscALU|out[21]~181_combout ),
	.datac(\RiscALU|out[22]~149_combout ),
	.datad(\RiscALU|ShiftLeft0~48_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[21]~182_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[21]~182 .lut_mask = 16'hBC8C;
defparam \RiscALU|out[21]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N2
cycloneive_lcell_comb \RiscALU|ShiftRight1~45 (
// Equation(s):
// \RiscALU|ShiftRight1~45_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux0~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\ALU_in1[2]~32_combout  & (\RegFile|Mux0~20_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight1~11_combout )))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\RiscALU|ShiftRight1~11_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\ALU_in1[2]~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~45_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~45 .lut_mask = 16'hAAAC;
defparam \RiscALU|ShiftRight1~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N14
cycloneive_lcell_comb \RiscALU|ShiftRight1~46 (
// Equation(s):
// \RiscALU|ShiftRight1~46_combout  = (\ALU_in1[3]~34_combout  & (\RiscALU|ShiftRight1~45_combout )) # (!\ALU_in1[3]~34_combout  & ((\RiscALU|ShiftRight0~58_combout )))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(gnd),
	.datac(\RiscALU|ShiftRight1~45_combout ),
	.datad(\RiscALU|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~46_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~46 .lut_mask = 16'hF5A0;
defparam \RiscALU|ShiftRight1~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N6
cycloneive_lcell_comb \RiscALU|out~183 (
// Equation(s):
// \RiscALU|out~183_combout  = \RegFile|Mux10~20_combout  $ (((opcode[5] & (\ALU_in1[21]~20_combout )) # (!opcode[5] & ((\ALU_in1[11]~10_combout )))))

	.dataa(opcode[5]),
	.datab(\ALU_in1[21]~20_combout ),
	.datac(\RegFile|Mux10~20_combout ),
	.datad(\ALU_in1[11]~10_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~183_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~183 .lut_mask = 16'h2D78;
defparam \RiscALU|out~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N22
cycloneive_lcell_comb \RiscALU|ShiftRight0~59 (
// Equation(s):
// \RiscALU|ShiftRight0~59_combout  = (\ALU_in1[3]~34_combout  & (\RiscALU|ShiftRight0~42_combout  & (!\ALU_in1[2]~32_combout ))) # (!\ALU_in1[3]~34_combout  & (((\RiscALU|ShiftRight0~58_combout ))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftRight0~42_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftRight0~58_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~59_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~59 .lut_mask = 16'h5D08;
defparam \RiscALU|ShiftRight0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N16
cycloneive_lcell_comb \RiscALU|out[21]~184 (
// Equation(s):
// \RiscALU|out[21]~184_combout  = (\RiscALU|out[22]~155_combout  & (((\RiscALU|ShiftRight0~59_combout  & \RiscALU|out[22]~154_combout )))) # (!\RiscALU|out[22]~155_combout  & ((\RiscALU|out~183_combout ) # ((!\RiscALU|out[22]~154_combout ))))

	.dataa(\RiscALU|out~183_combout ),
	.datab(\RiscALU|ShiftRight0~59_combout ),
	.datac(\RiscALU|out[22]~155_combout ),
	.datad(\RiscALU|out[22]~154_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[21]~184_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[21]~184 .lut_mask = 16'hCA0F;
defparam \RiscALU|out[21]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N18
cycloneive_lcell_comb \RiscALU|out[21]~185 (
// Equation(s):
// \RiscALU|out[21]~185_combout  = (\RiscALU|out[22]~152_combout  & ((\RiscALU|out[21]~184_combout  & (\RiscALU|ShiftRight1~46_combout )) # (!\RiscALU|out[21]~184_combout  & ((\RegFile|Mux0~20_combout ))))) # (!\RiscALU|out[22]~152_combout  & 
// (((\RiscALU|out[21]~184_combout ))))

	.dataa(\RiscALU|ShiftRight1~46_combout ),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(\RiscALU|out[22]~152_combout ),
	.datad(\RiscALU|out[21]~184_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[21]~185_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[21]~185 .lut_mask = 16'hAFC0;
defparam \RiscALU|out[21]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N20
cycloneive_lcell_comb \RiscALU|out[21]~186 (
// Equation(s):
// \RiscALU|out[21]~186_combout  = (funct3[1] & (((\RiscALU|out[3]~51_combout )))) # (!funct3[1] & ((\RiscALU|out[3]~51_combout  & ((\RiscALU|out[21]~185_combout ))) # (!\RiscALU|out[3]~51_combout  & (\RiscALU|out[21]~182_combout ))))

	.dataa(\RiscALU|out[21]~182_combout ),
	.datab(\RiscALU|out[21]~185_combout ),
	.datac(funct3[1]),
	.datad(\RiscALU|out[3]~51_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[21]~186_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[21]~186 .lut_mask = 16'hFC0A;
defparam \RiscALU|out[21]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N14
cycloneive_lcell_comb \RiscALU|out[21]~187 (
// Equation(s):
// \RiscALU|out[21]~187_combout  = (\RiscALU|out[3]~53_combout  & ((\RiscALU|a~9_combout  & ((\RegFile|Mux10~20_combout ) # (!\RiscALU|out[21]~186_combout ))) # (!\RiscALU|a~9_combout  & (\RegFile|Mux10~20_combout  & !\RiscALU|out[21]~186_combout )))) # 
// (!\RiscALU|out[3]~53_combout  & (((\RiscALU|out[21]~186_combout ))))

	.dataa(\RiscALU|a~9_combout ),
	.datab(\RiscALU|out[3]~53_combout ),
	.datac(\RegFile|Mux10~20_combout ),
	.datad(\RiscALU|out[21]~186_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[21]~187_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[21]~187 .lut_mask = 16'hB3C8;
defparam \RiscALU|out[21]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N0
cycloneive_lcell_comb \update~47 (
// Equation(s):
// \update~47_combout  = (\update~44_combout ) # ((\RiscALU|out[21]~187_combout  & \update~45_combout ))

	.dataa(\RiscALU|out[21]~187_combout ),
	.datab(\update~45_combout ),
	.datac(gnd),
	.datad(\update~44_combout ),
	.cin(gnd),
	.combout(\update~47_combout ),
	.cout());
// synopsys translate_off
defparam \update~47 .lut_mask = 16'hFF88;
defparam \update~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N18
cycloneive_lcell_comb \update~32 (
// Equation(s):
// \update~32_combout  = (\PCcon~3_combout  & ((\Decoder4~4_combout  & (\RiscALU|out[14]~140_combout )) # (!\Decoder4~4_combout  & ((funct3[2])))))

	.dataa(\RiscALU|out[14]~140_combout ),
	.datab(funct3[2]),
	.datac(\PCcon~3_combout ),
	.datad(\Decoder4~4_combout ),
	.cin(gnd),
	.combout(\update~32_combout ),
	.cout());
// synopsys translate_off
defparam \update~32 .lut_mask = 16'hA0C0;
defparam \update~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N20
cycloneive_lcell_comb \update~33 (
// Equation(s):
// \update~33_combout  = (\update~32_combout ) # ((\ins[31]~reg0_q  & (!\PCcon~3_combout  & !\update~7_combout )))

	.dataa(\ins[31]~reg0_q ),
	.datab(\update~32_combout ),
	.datac(\PCcon~3_combout ),
	.datad(\update~7_combout ),
	.cin(gnd),
	.combout(\update~33_combout ),
	.cout());
// synopsys translate_off
defparam \update~33 .lut_mask = 16'hCCCE;
defparam \update~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N28
cycloneive_lcell_comb \PC[14]~60 (
// Equation(s):
// \PC[14]~60_combout  = ((\update~33_combout  $ (\PC[14]~reg0_q  $ (!\PC[13]~59 )))) # (GND)
// \PC[14]~61  = CARRY((\update~33_combout  & ((\PC[14]~reg0_q ) # (!\PC[13]~59 ))) # (!\update~33_combout  & (\PC[14]~reg0_q  & !\PC[13]~59 )))

	.dataa(\update~33_combout ),
	.datab(\PC[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[13]~59 ),
	.combout(\PC[14]~60_combout ),
	.cout(\PC[14]~61 ));
// synopsys translate_off
defparam \PC[14]~60 .lut_mask = 16'h698E;
defparam \PC[14]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y46_N29
dffeas \PC[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[14]~60_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[14]~reg0 .is_wysiwyg = "true";
defparam \PC[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y46_N30
cycloneive_lcell_comb \PC[15]~62 (
// Equation(s):
// \PC[15]~62_combout  = (\PC[15]~reg0_q  & ((\update~35_combout  & (\PC[14]~61  & VCC)) # (!\update~35_combout  & (!\PC[14]~61 )))) # (!\PC[15]~reg0_q  & ((\update~35_combout  & (!\PC[14]~61 )) # (!\update~35_combout  & ((\PC[14]~61 ) # (GND)))))
// \PC[15]~63  = CARRY((\PC[15]~reg0_q  & (!\update~35_combout  & !\PC[14]~61 )) # (!\PC[15]~reg0_q  & ((!\PC[14]~61 ) # (!\update~35_combout ))))

	.dataa(\PC[15]~reg0_q ),
	.datab(\update~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[14]~61 ),
	.combout(\PC[15]~62_combout ),
	.cout(\PC[15]~63 ));
// synopsys translate_off
defparam \PC[15]~62 .lut_mask = 16'h9617;
defparam \PC[15]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N0
cycloneive_lcell_comb \PC[16]~64 (
// Equation(s):
// \PC[16]~64_combout  = ((\PC[16]~reg0_q  $ (\update~37_combout  $ (!\PC[15]~63 )))) # (GND)
// \PC[16]~65  = CARRY((\PC[16]~reg0_q  & ((\update~37_combout ) # (!\PC[15]~63 ))) # (!\PC[16]~reg0_q  & (\update~37_combout  & !\PC[15]~63 )))

	.dataa(\PC[16]~reg0_q ),
	.datab(\update~37_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[15]~63 ),
	.combout(\PC[16]~64_combout ),
	.cout(\PC[16]~65 ));
// synopsys translate_off
defparam \PC[16]~64 .lut_mask = 16'h698E;
defparam \PC[16]~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N2
cycloneive_lcell_comb \PC[17]~66 (
// Equation(s):
// \PC[17]~66_combout  = (\update~39_combout  & ((\PC[17]~reg0_q  & (\PC[16]~65  & VCC)) # (!\PC[17]~reg0_q  & (!\PC[16]~65 )))) # (!\update~39_combout  & ((\PC[17]~reg0_q  & (!\PC[16]~65 )) # (!\PC[17]~reg0_q  & ((\PC[16]~65 ) # (GND)))))
// \PC[17]~67  = CARRY((\update~39_combout  & (!\PC[17]~reg0_q  & !\PC[16]~65 )) # (!\update~39_combout  & ((!\PC[16]~65 ) # (!\PC[17]~reg0_q ))))

	.dataa(\update~39_combout ),
	.datab(\PC[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[16]~65 ),
	.combout(\PC[17]~66_combout ),
	.cout(\PC[17]~67 ));
// synopsys translate_off
defparam \PC[17]~66 .lut_mask = 16'h9617;
defparam \PC[17]~66 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N4
cycloneive_lcell_comb \PC[18]~68 (
// Equation(s):
// \PC[18]~68_combout  = ((\PC[18]~reg0_q  $ (\update~41_combout  $ (!\PC[17]~67 )))) # (GND)
// \PC[18]~69  = CARRY((\PC[18]~reg0_q  & ((\update~41_combout ) # (!\PC[17]~67 ))) # (!\PC[18]~reg0_q  & (\update~41_combout  & !\PC[17]~67 )))

	.dataa(\PC[18]~reg0_q ),
	.datab(\update~41_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[17]~67 ),
	.combout(\PC[18]~68_combout ),
	.cout(\PC[18]~69 ));
// synopsys translate_off
defparam \PC[18]~68 .lut_mask = 16'h698E;
defparam \PC[18]~68 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N6
cycloneive_lcell_comb \PC[19]~70 (
// Equation(s):
// \PC[19]~70_combout  = (\update~43_combout  & ((\PC[19]~reg0_q  & (\PC[18]~69  & VCC)) # (!\PC[19]~reg0_q  & (!\PC[18]~69 )))) # (!\update~43_combout  & ((\PC[19]~reg0_q  & (!\PC[18]~69 )) # (!\PC[19]~reg0_q  & ((\PC[18]~69 ) # (GND)))))
// \PC[19]~71  = CARRY((\update~43_combout  & (!\PC[19]~reg0_q  & !\PC[18]~69 )) # (!\update~43_combout  & ((!\PC[18]~69 ) # (!\PC[19]~reg0_q ))))

	.dataa(\update~43_combout ),
	.datab(\PC[19]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[18]~69 ),
	.combout(\PC[19]~70_combout ),
	.cout(\PC[19]~71 ));
// synopsys translate_off
defparam \PC[19]~70 .lut_mask = 16'h9617;
defparam \PC[19]~70 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N8
cycloneive_lcell_comb \PC[20]~72 (
// Equation(s):
// \PC[20]~72_combout  = ((\update~46_combout  $ (\PC[20]~reg0_q  $ (!\PC[19]~71 )))) # (GND)
// \PC[20]~73  = CARRY((\update~46_combout  & ((\PC[20]~reg0_q ) # (!\PC[19]~71 ))) # (!\update~46_combout  & (\PC[20]~reg0_q  & !\PC[19]~71 )))

	.dataa(\update~46_combout ),
	.datab(\PC[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[19]~71 ),
	.combout(\PC[20]~72_combout ),
	.cout(\PC[20]~73 ));
// synopsys translate_off
defparam \PC[20]~72 .lut_mask = 16'h698E;
defparam \PC[20]~72 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N10
cycloneive_lcell_comb \PC[21]~74 (
// Equation(s):
// \PC[21]~74_combout  = (\PC[21]~reg0_q  & ((\update~47_combout  & (\PC[20]~73  & VCC)) # (!\update~47_combout  & (!\PC[20]~73 )))) # (!\PC[21]~reg0_q  & ((\update~47_combout  & (!\PC[20]~73 )) # (!\update~47_combout  & ((\PC[20]~73 ) # (GND)))))
// \PC[21]~75  = CARRY((\PC[21]~reg0_q  & (!\update~47_combout  & !\PC[20]~73 )) # (!\PC[21]~reg0_q  & ((!\PC[20]~73 ) # (!\update~47_combout ))))

	.dataa(\PC[21]~reg0_q ),
	.datab(\update~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[20]~73 ),
	.combout(\PC[21]~74_combout ),
	.cout(\PC[21]~75 ));
// synopsys translate_off
defparam \PC[21]~74 .lut_mask = 16'h9617;
defparam \PC[21]~74 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y45_N11
dffeas \PC[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[21]~74_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[21]~reg0 .is_wysiwyg = "true";
defparam \PC[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N12
cycloneive_lcell_comb \PC[22]~76 (
// Equation(s):
// \PC[22]~76_combout  = ((\PC[22]~reg0_q  $ (\update~48_combout  $ (!\PC[21]~75 )))) # (GND)
// \PC[22]~77  = CARRY((\PC[22]~reg0_q  & ((\update~48_combout ) # (!\PC[21]~75 ))) # (!\PC[22]~reg0_q  & (\update~48_combout  & !\PC[21]~75 )))

	.dataa(\PC[22]~reg0_q ),
	.datab(\update~48_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[21]~75 ),
	.combout(\PC[22]~76_combout ),
	.cout(\PC[22]~77 ));
// synopsys translate_off
defparam \PC[22]~76 .lut_mask = 16'h698E;
defparam \PC[22]~76 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N14
cycloneive_lcell_comb \PC[23]~78 (
// Equation(s):
// \PC[23]~78_combout  = (\update~49_combout  & ((\PC[23]~reg0_q  & (\PC[22]~77  & VCC)) # (!\PC[23]~reg0_q  & (!\PC[22]~77 )))) # (!\update~49_combout  & ((\PC[23]~reg0_q  & (!\PC[22]~77 )) # (!\PC[23]~reg0_q  & ((\PC[22]~77 ) # (GND)))))
// \PC[23]~79  = CARRY((\update~49_combout  & (!\PC[23]~reg0_q  & !\PC[22]~77 )) # (!\update~49_combout  & ((!\PC[22]~77 ) # (!\PC[23]~reg0_q ))))

	.dataa(\update~49_combout ),
	.datab(\PC[23]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[22]~77 ),
	.combout(\PC[23]~78_combout ),
	.cout(\PC[23]~79 ));
// synopsys translate_off
defparam \PC[23]~78 .lut_mask = 16'h9617;
defparam \PC[23]~78 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N16
cycloneive_lcell_comb \PC[24]~80 (
// Equation(s):
// \PC[24]~80_combout  = ((\update~51_combout  $ (\PC[24]~reg0_q  $ (!\PC[23]~79 )))) # (GND)
// \PC[24]~81  = CARRY((\update~51_combout  & ((\PC[24]~reg0_q ) # (!\PC[23]~79 ))) # (!\update~51_combout  & (\PC[24]~reg0_q  & !\PC[23]~79 )))

	.dataa(\update~51_combout ),
	.datab(\PC[24]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[23]~79 ),
	.combout(\PC[24]~80_combout ),
	.cout(\PC[24]~81 ));
// synopsys translate_off
defparam \PC[24]~80 .lut_mask = 16'h698E;
defparam \PC[24]~80 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N18
cycloneive_lcell_comb \PC[25]~82 (
// Equation(s):
// \PC[25]~82_combout  = (\PC[25]~reg0_q  & ((\update~53_combout  & (\PC[24]~81  & VCC)) # (!\update~53_combout  & (!\PC[24]~81 )))) # (!\PC[25]~reg0_q  & ((\update~53_combout  & (!\PC[24]~81 )) # (!\update~53_combout  & ((\PC[24]~81 ) # (GND)))))
// \PC[25]~83  = CARRY((\PC[25]~reg0_q  & (!\update~53_combout  & !\PC[24]~81 )) # (!\PC[25]~reg0_q  & ((!\PC[24]~81 ) # (!\update~53_combout ))))

	.dataa(\PC[25]~reg0_q ),
	.datab(\update~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[24]~81 ),
	.combout(\PC[25]~82_combout ),
	.cout(\PC[25]~83 ));
// synopsys translate_off
defparam \PC[25]~82 .lut_mask = 16'h9617;
defparam \PC[25]~82 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y45_N19
dffeas \PC[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[25]~82_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[25]~reg0 .is_wysiwyg = "true";
defparam \PC[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N20
cycloneive_lcell_comb \PC[26]~84 (
// Equation(s):
// \PC[26]~84_combout  = ((\update~55_combout  $ (\PC[26]~reg0_q  $ (!\PC[25]~83 )))) # (GND)
// \PC[26]~85  = CARRY((\update~55_combout  & ((\PC[26]~reg0_q ) # (!\PC[25]~83 ))) # (!\update~55_combout  & (\PC[26]~reg0_q  & !\PC[25]~83 )))

	.dataa(\update~55_combout ),
	.datab(\PC[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[25]~83 ),
	.combout(\PC[26]~84_combout ),
	.cout(\PC[26]~85 ));
// synopsys translate_off
defparam \PC[26]~84 .lut_mask = 16'h698E;
defparam \PC[26]~84 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y45_N21
dffeas \PC[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[26]~84_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[26]~reg0 .is_wysiwyg = "true";
defparam \PC[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N22
cycloneive_lcell_comb \PC[27]~86 (
// Equation(s):
// \PC[27]~86_combout  = (\PC[27]~reg0_q  & ((\update~57_combout  & (\PC[26]~85  & VCC)) # (!\update~57_combout  & (!\PC[26]~85 )))) # (!\PC[27]~reg0_q  & ((\update~57_combout  & (!\PC[26]~85 )) # (!\update~57_combout  & ((\PC[26]~85 ) # (GND)))))
// \PC[27]~87  = CARRY((\PC[27]~reg0_q  & (!\update~57_combout  & !\PC[26]~85 )) # (!\PC[27]~reg0_q  & ((!\PC[26]~85 ) # (!\update~57_combout ))))

	.dataa(\PC[27]~reg0_q ),
	.datab(\update~57_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[26]~85 ),
	.combout(\PC[27]~86_combout ),
	.cout(\PC[27]~87 ));
// synopsys translate_off
defparam \PC[27]~86 .lut_mask = 16'h9617;
defparam \PC[27]~86 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N24
cycloneive_lcell_comb \PC[28]~88 (
// Equation(s):
// \PC[28]~88_combout  = ((\update~58_combout  $ (\PC[28]~reg0_q  $ (!\PC[27]~87 )))) # (GND)
// \PC[28]~89  = CARRY((\update~58_combout  & ((\PC[28]~reg0_q ) # (!\PC[27]~87 ))) # (!\update~58_combout  & (\PC[28]~reg0_q  & !\PC[27]~87 )))

	.dataa(\update~58_combout ),
	.datab(\PC[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[27]~87 ),
	.combout(\PC[28]~88_combout ),
	.cout(\PC[28]~89 ));
// synopsys translate_off
defparam \PC[28]~88 .lut_mask = 16'h698E;
defparam \PC[28]~88 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y45_N25
dffeas \PC[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[28]~88_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[28]~reg0 .is_wysiwyg = "true";
defparam \PC[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N26
cycloneive_lcell_comb \PC[29]~90 (
// Equation(s):
// \PC[29]~90_combout  = (\PC[29]~reg0_q  & ((\update~59_combout  & (\PC[28]~89  & VCC)) # (!\update~59_combout  & (!\PC[28]~89 )))) # (!\PC[29]~reg0_q  & ((\update~59_combout  & (!\PC[28]~89 )) # (!\update~59_combout  & ((\PC[28]~89 ) # (GND)))))
// \PC[29]~91  = CARRY((\PC[29]~reg0_q  & (!\update~59_combout  & !\PC[28]~89 )) # (!\PC[29]~reg0_q  & ((!\PC[28]~89 ) # (!\update~59_combout ))))

	.dataa(\PC[29]~reg0_q ),
	.datab(\update~59_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[28]~89 ),
	.combout(\PC[29]~90_combout ),
	.cout(\PC[29]~91 ));
// synopsys translate_off
defparam \PC[29]~90 .lut_mask = 16'h9617;
defparam \PC[29]~90 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y45_N27
dffeas \PC[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[29]~90_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[29]~reg0 .is_wysiwyg = "true";
defparam \PC[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N16
cycloneive_lcell_comb \Add4~4 (
// Equation(s):
// \Add4~4_combout  = ((funct3[2] $ (\PC[14]~reg0_q  $ (!\Add4~3 )))) # (GND)
// \Add4~5  = CARRY((funct3[2] & ((\PC[14]~reg0_q ) # (!\Add4~3 ))) # (!funct3[2] & (\PC[14]~reg0_q  & !\Add4~3 )))

	.dataa(funct3[2]),
	.datab(\PC[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~3 ),
	.combout(\Add4~4_combout ),
	.cout(\Add4~5 ));
// synopsys translate_off
defparam \Add4~4 .lut_mask = 16'h698E;
defparam \Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N18
cycloneive_lcell_comb \Add4~6 (
// Equation(s):
// \Add4~6_combout  = (readReg1[0] & ((\PC[15]~reg0_q  & (\Add4~5  & VCC)) # (!\PC[15]~reg0_q  & (!\Add4~5 )))) # (!readReg1[0] & ((\PC[15]~reg0_q  & (!\Add4~5 )) # (!\PC[15]~reg0_q  & ((\Add4~5 ) # (GND)))))
// \Add4~7  = CARRY((readReg1[0] & (!\PC[15]~reg0_q  & !\Add4~5 )) # (!readReg1[0] & ((!\Add4~5 ) # (!\PC[15]~reg0_q ))))

	.dataa(readReg1[0]),
	.datab(\PC[15]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~5 ),
	.combout(\Add4~6_combout ),
	.cout(\Add4~7 ));
// synopsys translate_off
defparam \Add4~6 .lut_mask = 16'h9617;
defparam \Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N20
cycloneive_lcell_comb \Add4~8 (
// Equation(s):
// \Add4~8_combout  = ((\PC[16]~reg0_q  $ (readReg1[1] $ (!\Add4~7 )))) # (GND)
// \Add4~9  = CARRY((\PC[16]~reg0_q  & ((readReg1[1]) # (!\Add4~7 ))) # (!\PC[16]~reg0_q  & (readReg1[1] & !\Add4~7 )))

	.dataa(\PC[16]~reg0_q ),
	.datab(readReg1[1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~7 ),
	.combout(\Add4~8_combout ),
	.cout(\Add4~9 ));
// synopsys translate_off
defparam \Add4~8 .lut_mask = 16'h698E;
defparam \Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N22
cycloneive_lcell_comb \Add4~10 (
// Equation(s):
// \Add4~10_combout  = (readReg1[2] & ((\PC[17]~reg0_q  & (\Add4~9  & VCC)) # (!\PC[17]~reg0_q  & (!\Add4~9 )))) # (!readReg1[2] & ((\PC[17]~reg0_q  & (!\Add4~9 )) # (!\PC[17]~reg0_q  & ((\Add4~9 ) # (GND)))))
// \Add4~11  = CARRY((readReg1[2] & (!\PC[17]~reg0_q  & !\Add4~9 )) # (!readReg1[2] & ((!\Add4~9 ) # (!\PC[17]~reg0_q ))))

	.dataa(readReg1[2]),
	.datab(\PC[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~9 ),
	.combout(\Add4~10_combout ),
	.cout(\Add4~11 ));
// synopsys translate_off
defparam \Add4~10 .lut_mask = 16'h9617;
defparam \Add4~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N24
cycloneive_lcell_comb \Add4~12 (
// Equation(s):
// \Add4~12_combout  = ((\PC[18]~reg0_q  $ (readReg1[3] $ (!\Add4~11 )))) # (GND)
// \Add4~13  = CARRY((\PC[18]~reg0_q  & ((readReg1[3]) # (!\Add4~11 ))) # (!\PC[18]~reg0_q  & (readReg1[3] & !\Add4~11 )))

	.dataa(\PC[18]~reg0_q ),
	.datab(readReg1[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~11 ),
	.combout(\Add4~12_combout ),
	.cout(\Add4~13 ));
// synopsys translate_off
defparam \Add4~12 .lut_mask = 16'h698E;
defparam \Add4~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N26
cycloneive_lcell_comb \Add4~14 (
// Equation(s):
// \Add4~14_combout  = (\PC[19]~reg0_q  & ((readReg1[4] & (\Add4~13  & VCC)) # (!readReg1[4] & (!\Add4~13 )))) # (!\PC[19]~reg0_q  & ((readReg1[4] & (!\Add4~13 )) # (!readReg1[4] & ((\Add4~13 ) # (GND)))))
// \Add4~15  = CARRY((\PC[19]~reg0_q  & (!readReg1[4] & !\Add4~13 )) # (!\PC[19]~reg0_q  & ((!\Add4~13 ) # (!readReg1[4]))))

	.dataa(\PC[19]~reg0_q ),
	.datab(readReg1[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~13 ),
	.combout(\Add4~14_combout ),
	.cout(\Add4~15 ));
// synopsys translate_off
defparam \Add4~14 .lut_mask = 16'h9617;
defparam \Add4~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N28
cycloneive_lcell_comb \Add4~16 (
// Equation(s):
// \Add4~16_combout  = ((readReg2[0] $ (\PC[20]~reg0_q  $ (!\Add4~15 )))) # (GND)
// \Add4~17  = CARRY((readReg2[0] & ((\PC[20]~reg0_q ) # (!\Add4~15 ))) # (!readReg2[0] & (\PC[20]~reg0_q  & !\Add4~15 )))

	.dataa(readReg2[0]),
	.datab(\PC[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~15 ),
	.combout(\Add4~16_combout ),
	.cout(\Add4~17 ));
// synopsys translate_off
defparam \Add4~16 .lut_mask = 16'h698E;
defparam \Add4~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N30
cycloneive_lcell_comb \Add4~18 (
// Equation(s):
// \Add4~18_combout  = (readReg2[1] & ((\PC[21]~reg0_q  & (\Add4~17  & VCC)) # (!\PC[21]~reg0_q  & (!\Add4~17 )))) # (!readReg2[1] & ((\PC[21]~reg0_q  & (!\Add4~17 )) # (!\PC[21]~reg0_q  & ((\Add4~17 ) # (GND)))))
// \Add4~19  = CARRY((readReg2[1] & (!\PC[21]~reg0_q  & !\Add4~17 )) # (!readReg2[1] & ((!\Add4~17 ) # (!\PC[21]~reg0_q ))))

	.dataa(readReg2[1]),
	.datab(\PC[21]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~17 ),
	.combout(\Add4~18_combout ),
	.cout(\Add4~19 ));
// synopsys translate_off
defparam \Add4~18 .lut_mask = 16'h9617;
defparam \Add4~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N0
cycloneive_lcell_comb \Add4~20 (
// Equation(s):
// \Add4~20_combout  = ((\PC[22]~reg0_q  $ (readReg2[2] $ (!\Add4~19 )))) # (GND)
// \Add4~21  = CARRY((\PC[22]~reg0_q  & ((readReg2[2]) # (!\Add4~19 ))) # (!\PC[22]~reg0_q  & (readReg2[2] & !\Add4~19 )))

	.dataa(\PC[22]~reg0_q ),
	.datab(readReg2[2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~19 ),
	.combout(\Add4~20_combout ),
	.cout(\Add4~21 ));
// synopsys translate_off
defparam \Add4~20 .lut_mask = 16'h698E;
defparam \Add4~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N2
cycloneive_lcell_comb \Add4~22 (
// Equation(s):
// \Add4~22_combout  = (\PC[23]~reg0_q  & ((readReg2[3] & (\Add4~21  & VCC)) # (!readReg2[3] & (!\Add4~21 )))) # (!\PC[23]~reg0_q  & ((readReg2[3] & (!\Add4~21 )) # (!readReg2[3] & ((\Add4~21 ) # (GND)))))
// \Add4~23  = CARRY((\PC[23]~reg0_q  & (!readReg2[3] & !\Add4~21 )) # (!\PC[23]~reg0_q  & ((!\Add4~21 ) # (!readReg2[3]))))

	.dataa(\PC[23]~reg0_q ),
	.datab(readReg2[3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~21 ),
	.combout(\Add4~22_combout ),
	.cout(\Add4~23 ));
// synopsys translate_off
defparam \Add4~22 .lut_mask = 16'h9617;
defparam \Add4~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N4
cycloneive_lcell_comb \Add4~24 (
// Equation(s):
// \Add4~24_combout  = ((\PC[24]~reg0_q  $ (readReg2[4] $ (!\Add4~23 )))) # (GND)
// \Add4~25  = CARRY((\PC[24]~reg0_q  & ((readReg2[4]) # (!\Add4~23 ))) # (!\PC[24]~reg0_q  & (readReg2[4] & !\Add4~23 )))

	.dataa(\PC[24]~reg0_q ),
	.datab(readReg2[4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~23 ),
	.combout(\Add4~24_combout ),
	.cout(\Add4~25 ));
// synopsys translate_off
defparam \Add4~24 .lut_mask = 16'h698E;
defparam \Add4~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N6
cycloneive_lcell_comb \Add4~26 (
// Equation(s):
// \Add4~26_combout  = (\ins[25]~reg0_q  & ((\PC[25]~reg0_q  & (\Add4~25  & VCC)) # (!\PC[25]~reg0_q  & (!\Add4~25 )))) # (!\ins[25]~reg0_q  & ((\PC[25]~reg0_q  & (!\Add4~25 )) # (!\PC[25]~reg0_q  & ((\Add4~25 ) # (GND)))))
// \Add4~27  = CARRY((\ins[25]~reg0_q  & (!\PC[25]~reg0_q  & !\Add4~25 )) # (!\ins[25]~reg0_q  & ((!\Add4~25 ) # (!\PC[25]~reg0_q ))))

	.dataa(\ins[25]~reg0_q ),
	.datab(\PC[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~25 ),
	.combout(\Add4~26_combout ),
	.cout(\Add4~27 ));
// synopsys translate_off
defparam \Add4~26 .lut_mask = 16'h9617;
defparam \Add4~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N8
cycloneive_lcell_comb \Add4~28 (
// Equation(s):
// \Add4~28_combout  = ((\ins[26]~reg0_q  $ (\PC[26]~reg0_q  $ (!\Add4~27 )))) # (GND)
// \Add4~29  = CARRY((\ins[26]~reg0_q  & ((\PC[26]~reg0_q ) # (!\Add4~27 ))) # (!\ins[26]~reg0_q  & (\PC[26]~reg0_q  & !\Add4~27 )))

	.dataa(\ins[26]~reg0_q ),
	.datab(\PC[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~27 ),
	.combout(\Add4~28_combout ),
	.cout(\Add4~29 ));
// synopsys translate_off
defparam \Add4~28 .lut_mask = 16'h698E;
defparam \Add4~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N10
cycloneive_lcell_comb \Add4~30 (
// Equation(s):
// \Add4~30_combout  = (\PC[27]~reg0_q  & ((\ins[27]~reg0_q  & (\Add4~29  & VCC)) # (!\ins[27]~reg0_q  & (!\Add4~29 )))) # (!\PC[27]~reg0_q  & ((\ins[27]~reg0_q  & (!\Add4~29 )) # (!\ins[27]~reg0_q  & ((\Add4~29 ) # (GND)))))
// \Add4~31  = CARRY((\PC[27]~reg0_q  & (!\ins[27]~reg0_q  & !\Add4~29 )) # (!\PC[27]~reg0_q  & ((!\Add4~29 ) # (!\ins[27]~reg0_q ))))

	.dataa(\PC[27]~reg0_q ),
	.datab(\ins[27]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~29 ),
	.combout(\Add4~30_combout ),
	.cout(\Add4~31 ));
// synopsys translate_off
defparam \Add4~30 .lut_mask = 16'h9617;
defparam \Add4~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N12
cycloneive_lcell_comb \Add4~32 (
// Equation(s):
// \Add4~32_combout  = ((\ins[28]~reg0_q  $ (\PC[28]~reg0_q  $ (!\Add4~31 )))) # (GND)
// \Add4~33  = CARRY((\ins[28]~reg0_q  & ((\PC[28]~reg0_q ) # (!\Add4~31 ))) # (!\ins[28]~reg0_q  & (\PC[28]~reg0_q  & !\Add4~31 )))

	.dataa(\ins[28]~reg0_q ),
	.datab(\PC[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~31 ),
	.combout(\Add4~32_combout ),
	.cout(\Add4~33 ));
// synopsys translate_off
defparam \Add4~32 .lut_mask = 16'h698E;
defparam \Add4~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N14
cycloneive_lcell_comb \Add4~34 (
// Equation(s):
// \Add4~34_combout  = (\ins[29]~reg0_q  & ((\PC[29]~reg0_q  & (\Add4~33  & VCC)) # (!\PC[29]~reg0_q  & (!\Add4~33 )))) # (!\ins[29]~reg0_q  & ((\PC[29]~reg0_q  & (!\Add4~33 )) # (!\PC[29]~reg0_q  & ((\Add4~33 ) # (GND)))))
// \Add4~35  = CARRY((\ins[29]~reg0_q  & (!\PC[29]~reg0_q  & !\Add4~33 )) # (!\ins[29]~reg0_q  & ((!\Add4~33 ) # (!\PC[29]~reg0_q ))))

	.dataa(\ins[29]~reg0_q ),
	.datab(\PC[29]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~33 ),
	.combout(\Add4~34_combout ),
	.cout(\Add4~35 ));
// synopsys translate_off
defparam \Add4~34 .lut_mask = 16'h9617;
defparam \Add4~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N28
cycloneive_lcell_comb \Add3~28 (
// Equation(s):
// \Add3~28_combout  = (\PC[14]~reg0_q  & (\Add3~27  $ (GND))) # (!\PC[14]~reg0_q  & (!\Add3~27  & VCC))
// \Add3~29  = CARRY((\PC[14]~reg0_q  & !\Add3~27 ))

	.dataa(gnd),
	.datab(\PC[14]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~27 ),
	.combout(\Add3~28_combout ),
	.cout(\Add3~29 ));
// synopsys translate_off
defparam \Add3~28 .lut_mask = 16'hC30C;
defparam \Add3~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y42_N30
cycloneive_lcell_comb \Add3~30 (
// Equation(s):
// \Add3~30_combout  = (\PC[15]~reg0_q  & (!\Add3~29 )) # (!\PC[15]~reg0_q  & ((\Add3~29 ) # (GND)))
// \Add3~31  = CARRY((!\Add3~29 ) # (!\PC[15]~reg0_q ))

	.dataa(gnd),
	.datab(\PC[15]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~29 ),
	.combout(\Add3~30_combout ),
	.cout(\Add3~31 ));
// synopsys translate_off
defparam \Add3~30 .lut_mask = 16'h3C3F;
defparam \Add3~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N0
cycloneive_lcell_comb \Add3~32 (
// Equation(s):
// \Add3~32_combout  = (\PC[16]~reg0_q  & (\Add3~31  $ (GND))) # (!\PC[16]~reg0_q  & (!\Add3~31  & VCC))
// \Add3~33  = CARRY((\PC[16]~reg0_q  & !\Add3~31 ))

	.dataa(\PC[16]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~31 ),
	.combout(\Add3~32_combout ),
	.cout(\Add3~33 ));
// synopsys translate_off
defparam \Add3~32 .lut_mask = 16'hA50A;
defparam \Add3~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N2
cycloneive_lcell_comb \Add3~34 (
// Equation(s):
// \Add3~34_combout  = (\PC[17]~reg0_q  & (!\Add3~33 )) # (!\PC[17]~reg0_q  & ((\Add3~33 ) # (GND)))
// \Add3~35  = CARRY((!\Add3~33 ) # (!\PC[17]~reg0_q ))

	.dataa(gnd),
	.datab(\PC[17]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~33 ),
	.combout(\Add3~34_combout ),
	.cout(\Add3~35 ));
// synopsys translate_off
defparam \Add3~34 .lut_mask = 16'h3C3F;
defparam \Add3~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N4
cycloneive_lcell_comb \Add3~36 (
// Equation(s):
// \Add3~36_combout  = (\PC[18]~reg0_q  & (\Add3~35  $ (GND))) # (!\PC[18]~reg0_q  & (!\Add3~35  & VCC))
// \Add3~37  = CARRY((\PC[18]~reg0_q  & !\Add3~35 ))

	.dataa(gnd),
	.datab(\PC[18]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~35 ),
	.combout(\Add3~36_combout ),
	.cout(\Add3~37 ));
// synopsys translate_off
defparam \Add3~36 .lut_mask = 16'hC30C;
defparam \Add3~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N6
cycloneive_lcell_comb \Add3~38 (
// Equation(s):
// \Add3~38_combout  = (\PC[19]~reg0_q  & (!\Add3~37 )) # (!\PC[19]~reg0_q  & ((\Add3~37 ) # (GND)))
// \Add3~39  = CARRY((!\Add3~37 ) # (!\PC[19]~reg0_q ))

	.dataa(\PC[19]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~37 ),
	.combout(\Add3~38_combout ),
	.cout(\Add3~39 ));
// synopsys translate_off
defparam \Add3~38 .lut_mask = 16'h5A5F;
defparam \Add3~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N8
cycloneive_lcell_comb \Add3~40 (
// Equation(s):
// \Add3~40_combout  = (\PC[20]~reg0_q  & (\Add3~39  $ (GND))) # (!\PC[20]~reg0_q  & (!\Add3~39  & VCC))
// \Add3~41  = CARRY((\PC[20]~reg0_q  & !\Add3~39 ))

	.dataa(gnd),
	.datab(\PC[20]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~39 ),
	.combout(\Add3~40_combout ),
	.cout(\Add3~41 ));
// synopsys translate_off
defparam \Add3~40 .lut_mask = 16'hC30C;
defparam \Add3~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N10
cycloneive_lcell_comb \Add3~42 (
// Equation(s):
// \Add3~42_combout  = (\PC[21]~reg0_q  & (!\Add3~41 )) # (!\PC[21]~reg0_q  & ((\Add3~41 ) # (GND)))
// \Add3~43  = CARRY((!\Add3~41 ) # (!\PC[21]~reg0_q ))

	.dataa(gnd),
	.datab(\PC[21]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~41 ),
	.combout(\Add3~42_combout ),
	.cout(\Add3~43 ));
// synopsys translate_off
defparam \Add3~42 .lut_mask = 16'h3C3F;
defparam \Add3~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N12
cycloneive_lcell_comb \Add3~44 (
// Equation(s):
// \Add3~44_combout  = (\PC[22]~reg0_q  & (\Add3~43  $ (GND))) # (!\PC[22]~reg0_q  & (!\Add3~43  & VCC))
// \Add3~45  = CARRY((\PC[22]~reg0_q  & !\Add3~43 ))

	.dataa(\PC[22]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~43 ),
	.combout(\Add3~44_combout ),
	.cout(\Add3~45 ));
// synopsys translate_off
defparam \Add3~44 .lut_mask = 16'hA50A;
defparam \Add3~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N14
cycloneive_lcell_comb \Add3~46 (
// Equation(s):
// \Add3~46_combout  = (\PC[23]~reg0_q  & (!\Add3~45 )) # (!\PC[23]~reg0_q  & ((\Add3~45 ) # (GND)))
// \Add3~47  = CARRY((!\Add3~45 ) # (!\PC[23]~reg0_q ))

	.dataa(\PC[23]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~45 ),
	.combout(\Add3~46_combout ),
	.cout(\Add3~47 ));
// synopsys translate_off
defparam \Add3~46 .lut_mask = 16'h5A5F;
defparam \Add3~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N16
cycloneive_lcell_comb \Add3~48 (
// Equation(s):
// \Add3~48_combout  = (\PC[24]~reg0_q  & (\Add3~47  $ (GND))) # (!\PC[24]~reg0_q  & (!\Add3~47  & VCC))
// \Add3~49  = CARRY((\PC[24]~reg0_q  & !\Add3~47 ))

	.dataa(\PC[24]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~47 ),
	.combout(\Add3~48_combout ),
	.cout(\Add3~49 ));
// synopsys translate_off
defparam \Add3~48 .lut_mask = 16'hA50A;
defparam \Add3~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N18
cycloneive_lcell_comb \Add3~50 (
// Equation(s):
// \Add3~50_combout  = (\PC[25]~reg0_q  & (!\Add3~49 )) # (!\PC[25]~reg0_q  & ((\Add3~49 ) # (GND)))
// \Add3~51  = CARRY((!\Add3~49 ) # (!\PC[25]~reg0_q ))

	.dataa(gnd),
	.datab(\PC[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~49 ),
	.combout(\Add3~50_combout ),
	.cout(\Add3~51 ));
// synopsys translate_off
defparam \Add3~50 .lut_mask = 16'h3C3F;
defparam \Add3~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N20
cycloneive_lcell_comb \Add3~52 (
// Equation(s):
// \Add3~52_combout  = (\PC[26]~reg0_q  & (\Add3~51  $ (GND))) # (!\PC[26]~reg0_q  & (!\Add3~51  & VCC))
// \Add3~53  = CARRY((\PC[26]~reg0_q  & !\Add3~51 ))

	.dataa(gnd),
	.datab(\PC[26]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~51 ),
	.combout(\Add3~52_combout ),
	.cout(\Add3~53 ));
// synopsys translate_off
defparam \Add3~52 .lut_mask = 16'hC30C;
defparam \Add3~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N22
cycloneive_lcell_comb \Add3~54 (
// Equation(s):
// \Add3~54_combout  = (\PC[27]~reg0_q  & (!\Add3~53 )) # (!\PC[27]~reg0_q  & ((\Add3~53 ) # (GND)))
// \Add3~55  = CARRY((!\Add3~53 ) # (!\PC[27]~reg0_q ))

	.dataa(\PC[27]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~53 ),
	.combout(\Add3~54_combout ),
	.cout(\Add3~55 ));
// synopsys translate_off
defparam \Add3~54 .lut_mask = 16'h5A5F;
defparam \Add3~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N24
cycloneive_lcell_comb \Add3~56 (
// Equation(s):
// \Add3~56_combout  = (\PC[28]~reg0_q  & (\Add3~55  $ (GND))) # (!\PC[28]~reg0_q  & (!\Add3~55  & VCC))
// \Add3~57  = CARRY((\PC[28]~reg0_q  & !\Add3~55 ))

	.dataa(gnd),
	.datab(\PC[28]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~55 ),
	.combout(\Add3~56_combout ),
	.cout(\Add3~57 ));
// synopsys translate_off
defparam \Add3~56 .lut_mask = 16'hC30C;
defparam \Add3~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N26
cycloneive_lcell_comb \Add3~58 (
// Equation(s):
// \Add3~58_combout  = (\PC[29]~reg0_q  & (!\Add3~57 )) # (!\PC[29]~reg0_q  & ((\Add3~57 ) # (GND)))
// \Add3~59  = CARRY((!\Add3~57 ) # (!\PC[29]~reg0_q ))

	.dataa(gnd),
	.datab(\PC[29]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~57 ),
	.combout(\Add3~58_combout ),
	.cout(\Add3~59 ));
// synopsys translate_off
defparam \Add3~58 .lut_mask = 16'h3C3F;
defparam \Add3~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N22
cycloneive_lcell_comb \writeData~125 (
// Equation(s):
// \writeData~125_combout  = (\writeData~70_combout  & ((\writeData~82_combout  & ((\ins[29]~reg0_q ))) # (!\writeData~82_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [29])))) # (!\writeData~70_combout  & (((\writeData~82_combout ))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [29]),
	.datab(\ins[29]~reg0_q ),
	.datac(\writeData~70_combout ),
	.datad(\writeData~82_combout ),
	.cin(gnd),
	.combout(\writeData~125_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~125 .lut_mask = 16'hCFA0;
defparam \writeData~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N16
cycloneive_lcell_comb \RiscALU|out[29]~252 (
// Equation(s):
// \RiscALU|out[29]~252_combout  = (!\Decoder2~1_combout  & ((\RiscALU|out[29]~246_combout ) # ((\RiscALU|out[29]~251_combout  & !\RiscALU|out[3]~55_combout ))))

	.dataa(\RiscALU|out[29]~251_combout ),
	.datab(\RiscALU|out[3]~55_combout ),
	.datac(\Decoder2~1_combout ),
	.datad(\RiscALU|out[29]~246_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[29]~252_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[29]~252 .lut_mask = 16'h0F02;
defparam \RiscALU|out[29]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N26
cycloneive_lcell_comb \writeData~126 (
// Equation(s):
// \writeData~126_combout  = (\writeData~74_combout  & (((\RiscALU|out[29]~252_combout ) # (!\writeData~75_combout )))) # (!\writeData~74_combout  & (\writeData~125_combout  & (\writeData~75_combout )))

	.dataa(\writeData~125_combout ),
	.datab(\writeData~74_combout ),
	.datac(\writeData~75_combout ),
	.datad(\RiscALU|out[29]~252_combout ),
	.cin(gnd),
	.combout(\writeData~126_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~126 .lut_mask = 16'hEC2C;
defparam \writeData~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N14
cycloneive_lcell_comb \writeData~127 (
// Equation(s):
// \writeData~127_combout  = (\writeData~137_combout  & (((\writeData~126_combout )))) # (!\writeData~137_combout  & ((\writeData~126_combout  & ((\Add3~58_combout ))) # (!\writeData~126_combout  & (\Add4~34_combout ))))

	.dataa(\Add4~34_combout ),
	.datab(\Add3~58_combout ),
	.datac(\writeData~137_combout ),
	.datad(\writeData~126_combout ),
	.cin(gnd),
	.combout(\writeData~127_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~127 .lut_mask = 16'hFC0A;
defparam \writeData~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y36_N27
dffeas \RegFile|regs[29][29] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~127_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][29] .is_wysiwyg = "true";
defparam \RegFile|regs[29][29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N8
cycloneive_lcell_comb \RegFile|Mux34~0 (
// Equation(s):
// \RegFile|Mux34~0_combout  = (readReg2[3] & (((\RegFile|regs[25][29]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[17][29]~q  & ((!readReg2[2]))))

	.dataa(\RegFile|regs[17][29]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[25][29]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~0 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N12
cycloneive_lcell_comb \RegFile|Mux34~1 (
// Equation(s):
// \RegFile|Mux34~1_combout  = (readReg2[2] & ((\RegFile|Mux34~0_combout  & (\RegFile|regs[29][29]~q )) # (!\RegFile|Mux34~0_combout  & ((\RegFile|regs[21][29]~q ))))) # (!readReg2[2] & (((\RegFile|Mux34~0_combout ))))

	.dataa(\RegFile|regs[29][29]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][29]~q ),
	.datad(\RegFile|Mux34~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~1 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N18
cycloneive_lcell_comb \RegFile|Mux34~7 (
// Equation(s):
// \RegFile|Mux34~7_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[27][29]~q ))) # (!readReg2[3] & (\RegFile|regs[19][29]~q ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[19][29]~q ),
	.datac(\RegFile|regs[27][29]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~7 .lut_mask = 16'hFA44;
defparam \RegFile|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N12
cycloneive_lcell_comb \RegFile|Mux34~8 (
// Equation(s):
// \RegFile|Mux34~8_combout  = (readReg2[2] & ((\RegFile|Mux34~7_combout  & (\RegFile|regs[31][29]~q )) # (!\RegFile|Mux34~7_combout  & ((\RegFile|regs[23][29]~q ))))) # (!readReg2[2] & (((\RegFile|Mux34~7_combout ))))

	.dataa(\RegFile|regs[31][29]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][29]~q ),
	.datad(\RegFile|Mux34~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~8 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N30
cycloneive_lcell_comb \RegFile|Mux34~2 (
// Equation(s):
// \RegFile|Mux34~2_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[22][29]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[18][29]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[22][29]~q ),
	.datad(\RegFile|regs[18][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N8
cycloneive_lcell_comb \RegFile|Mux34~3 (
// Equation(s):
// \RegFile|Mux34~3_combout  = (\RegFile|Mux34~2_combout  & (((\RegFile|regs[30][29]~q )) # (!readReg2[3]))) # (!\RegFile|Mux34~2_combout  & (readReg2[3] & (\RegFile|regs[26][29]~q )))

	.dataa(\RegFile|Mux34~2_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[26][29]~q ),
	.datad(\RegFile|regs[30][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~3 .lut_mask = 16'hEA62;
defparam \RegFile|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N18
cycloneive_lcell_comb \RegFile|Mux34~4 (
// Equation(s):
// \RegFile|Mux34~4_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[20][29]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[16][29]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[20][29]~q ),
	.datad(\RegFile|regs[16][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~4 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N4
cycloneive_lcell_comb \RegFile|Mux34~5 (
// Equation(s):
// \RegFile|Mux34~5_combout  = (readReg2[3] & ((\RegFile|Mux34~4_combout  & ((\RegFile|regs[28][29]~q ))) # (!\RegFile|Mux34~4_combout  & (\RegFile|regs[24][29]~q )))) # (!readReg2[3] & (\RegFile|Mux34~4_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux34~4_combout ),
	.datac(\RegFile|regs[24][29]~q ),
	.datad(\RegFile|regs[28][29]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~5 .lut_mask = 16'hEC64;
defparam \RegFile|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N18
cycloneive_lcell_comb \RegFile|Mux34~6 (
// Equation(s):
// \RegFile|Mux34~6_combout  = (readReg2[1] & ((readReg2[0]) # ((\RegFile|Mux34~3_combout )))) # (!readReg2[1] & (!readReg2[0] & ((\RegFile|Mux34~5_combout ))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|Mux34~3_combout ),
	.datad(\RegFile|Mux34~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~6 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N0
cycloneive_lcell_comb \RegFile|Mux34~9 (
// Equation(s):
// \RegFile|Mux34~9_combout  = (readReg2[0] & ((\RegFile|Mux34~6_combout  & ((\RegFile|Mux34~8_combout ))) # (!\RegFile|Mux34~6_combout  & (\RegFile|Mux34~1_combout )))) # (!readReg2[0] & (((\RegFile|Mux34~6_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux34~1_combout ),
	.datac(\RegFile|Mux34~8_combout ),
	.datad(\RegFile|Mux34~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~9 .lut_mask = 16'hF588;
defparam \RegFile|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N18
cycloneive_lcell_comb \RegFile|Mux34~20 (
// Equation(s):
// \RegFile|Mux34~20_combout  = (readReg2[4] & (\RegFile|Mux34~9_combout )) # (!readReg2[4] & ((\RegFile|Mux34~19_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux34~9_combout ),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux34~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux34~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux34~20 .lut_mask = 16'hCFC0;
defparam \RegFile|Mux34~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N22
cycloneive_lcell_comb \wrData[29]~29 (
// Equation(s):
// \wrData[29]~29_combout  = (!funct3[2] & (\RegFile|Mux34~20_combout  & (funct3[1] & !funct3[0])))

	.dataa(funct3[2]),
	.datab(\RegFile|Mux34~20_combout ),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[29]~29 .lut_mask = 16'h0040;
defparam \wrData[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N27
dffeas \ins[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [28]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ins[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ins[28]~reg0 .is_wysiwyg = "true";
defparam \ins[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N12
cycloneive_lcell_comb \RiscALU|out[28]~243 (
// Equation(s):
// \RiscALU|out[28]~243_combout  = (!\Decoder2~1_combout  & ((\RiscALU|out[28]~237_combout ) # ((\RiscALU|out[28]~242_combout  & !\RiscALU|out[3]~55_combout ))))

	.dataa(\RiscALU|out[28]~242_combout ),
	.datab(\RiscALU|out[3]~55_combout ),
	.datac(\Decoder2~1_combout ),
	.datad(\RiscALU|out[28]~237_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[28]~243_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[28]~243 .lut_mask = 16'h0F02;
defparam \RiscALU|out[28]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N28
cycloneive_lcell_comb \writeData~121 (
// Equation(s):
// \writeData~121_combout  = (\writeData~71_combout  & (((\writeData~70_combout )))) # (!\writeData~71_combout  & ((\writeData~70_combout  & ((\RiscRam|altsyncram_component|auto_generated|q_a [28]))) # (!\writeData~70_combout  & 
// (\RiscRam|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\writeData~71_combout ),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.datac(\writeData~70_combout ),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [28]),
	.cin(gnd),
	.combout(\writeData~121_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~121 .lut_mask = 16'hF4A4;
defparam \writeData~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N14
cycloneive_lcell_comb \writeData~122 (
// Equation(s):
// \writeData~122_combout  = (\writeData~121_combout  & ((\ins[28]~reg0_q ) # ((!\writeData~71_combout )))) # (!\writeData~121_combout  & (((\Mux0~0_combout  & \writeData~71_combout ))))

	.dataa(\ins[28]~reg0_q ),
	.datab(\writeData~121_combout ),
	.datac(\Mux0~0_combout ),
	.datad(\writeData~71_combout ),
	.cin(gnd),
	.combout(\writeData~122_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~122 .lut_mask = 16'hB8CC;
defparam \writeData~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N30
cycloneive_lcell_comb \writeData~123 (
// Equation(s):
// \writeData~123_combout  = (\writeData~74_combout  & ((\RiscALU|out[28]~243_combout ) # ((!\writeData~75_combout )))) # (!\writeData~74_combout  & (((\writeData~75_combout  & \writeData~122_combout ))))

	.dataa(\RiscALU|out[28]~243_combout ),
	.datab(\writeData~74_combout ),
	.datac(\writeData~75_combout ),
	.datad(\writeData~122_combout ),
	.cin(gnd),
	.combout(\writeData~123_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~123 .lut_mask = 16'hBC8C;
defparam \writeData~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N24
cycloneive_lcell_comb \writeData~124 (
// Equation(s):
// \writeData~124_combout  = (\writeData~123_combout  & (((\Add3~56_combout ) # (\writeData~137_combout )))) # (!\writeData~123_combout  & (\Add4~32_combout  & ((!\writeData~137_combout ))))

	.dataa(\Add4~32_combout ),
	.datab(\writeData~123_combout ),
	.datac(\Add3~56_combout ),
	.datad(\writeData~137_combout ),
	.cin(gnd),
	.combout(\writeData~124_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~124 .lut_mask = 16'hCCE2;
defparam \writeData~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y41_N25
dffeas \RegFile|regs[15][28] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeData~124_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][28] .is_wysiwyg = "true";
defparam \RegFile|regs[15][28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N30
cycloneive_lcell_comb \RegFile|Mux3~17 (
// Equation(s):
// \RegFile|Mux3~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][28]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][28]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][28]~q ),
	.datad(\RegFile|regs[13][28]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N26
cycloneive_lcell_comb \RegFile|Mux3~18 (
// Equation(s):
// \RegFile|Mux3~18_combout  = (readReg1[1] & ((\RegFile|Mux3~17_combout  & (\RegFile|regs[15][28]~q )) # (!\RegFile|Mux3~17_combout  & ((\RegFile|regs[14][28]~q ))))) # (!readReg1[1] & (((\RegFile|Mux3~17_combout ))))

	.dataa(\RegFile|regs[15][28]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[14][28]~q ),
	.datad(\RegFile|Mux3~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~18 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N24
cycloneive_lcell_comb \RegFile|Mux3~14 (
// Equation(s):
// \RegFile|Mux3~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][28]~q )) # (!readReg1[1] & ((\RegFile|regs[1][28]~q )))))

	.dataa(\RegFile|regs[3][28]~q ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[1][28]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~14 .lut_mask = 16'h88C0;
defparam \RegFile|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N26
cycloneive_lcell_comb \RegFile|Mux3~15 (
// Equation(s):
// \RegFile|Mux3~15_combout  = (\RegFile|Mux3~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][28]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][28]~q ),
	.datad(\RegFile|Mux3~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N14
cycloneive_lcell_comb \RegFile|Mux3~12 (
// Equation(s):
// \RegFile|Mux3~12_combout  = (readReg1[0] & ((\RegFile|regs[5][28]~q ) # ((readReg1[1])))) # (!readReg1[0] & (((\RegFile|regs[4][28]~q  & !readReg1[1]))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[5][28]~q ),
	.datac(\RegFile|regs[4][28]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~12 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N26
cycloneive_lcell_comb \RegFile|Mux3~13 (
// Equation(s):
// \RegFile|Mux3~13_combout  = (\RegFile|Mux3~12_combout  & (((\RegFile|regs[7][28]~q )) # (!readReg1[1]))) # (!\RegFile|Mux3~12_combout  & (readReg1[1] & ((\RegFile|regs[6][28]~q ))))

	.dataa(\RegFile|Mux3~12_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][28]~q ),
	.datad(\RegFile|regs[6][28]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~13 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N4
cycloneive_lcell_comb \RegFile|Mux3~16 (
// Equation(s):
// \RegFile|Mux3~16_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|Mux3~13_combout ))) # (!readReg1[2] & (\RegFile|Mux3~15_combout ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux3~15_combout ),
	.datad(\RegFile|Mux3~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~16 .lut_mask = 16'hDC98;
defparam \RegFile|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N26
cycloneive_lcell_comb \RegFile|Mux3~10 (
// Equation(s):
// \RegFile|Mux3~10_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|regs[10][28]~q )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|regs[8][28]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[8][28]~q ),
	.datad(\RegFile|regs[10][28]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~10 .lut_mask = 16'hBA98;
defparam \RegFile|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N26
cycloneive_lcell_comb \RegFile|Mux3~11 (
// Equation(s):
// \RegFile|Mux3~11_combout  = (readReg1[0] & ((\RegFile|Mux3~10_combout  & ((\RegFile|regs[11][28]~q ))) # (!\RegFile|Mux3~10_combout  & (\RegFile|regs[9][28]~q )))) # (!readReg1[0] & (((\RegFile|Mux3~10_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[9][28]~q ),
	.datac(\RegFile|regs[11][28]~q ),
	.datad(\RegFile|Mux3~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~11 .lut_mask = 16'hF588;
defparam \RegFile|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N6
cycloneive_lcell_comb \RegFile|Mux3~19 (
// Equation(s):
// \RegFile|Mux3~19_combout  = (readReg1[3] & ((\RegFile|Mux3~16_combout  & (\RegFile|Mux3~18_combout )) # (!\RegFile|Mux3~16_combout  & ((\RegFile|Mux3~11_combout ))))) # (!readReg1[3] & (((\RegFile|Mux3~16_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux3~18_combout ),
	.datac(\RegFile|Mux3~16_combout ),
	.datad(\RegFile|Mux3~11_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~19 .lut_mask = 16'hDAD0;
defparam \RegFile|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N26
cycloneive_lcell_comb \RegFile|Mux3~7 (
// Equation(s):
// \RegFile|Mux3~7_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[23][28]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[19][28]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][28]~q ),
	.datad(\RegFile|regs[23][28]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N10
cycloneive_lcell_comb \RegFile|Mux3~8 (
// Equation(s):
// \RegFile|Mux3~8_combout  = (readReg1[3] & ((\RegFile|Mux3~7_combout  & ((\RegFile|regs[31][28]~q ))) # (!\RegFile|Mux3~7_combout  & (\RegFile|regs[27][28]~q )))) # (!readReg1[3] & (((\RegFile|Mux3~7_combout ))))

	.dataa(\RegFile|regs[27][28]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[31][28]~q ),
	.datad(\RegFile|Mux3~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~8 .lut_mask = 16'hF388;
defparam \RegFile|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N10
cycloneive_lcell_comb \RegFile|Mux3~0 (
// Equation(s):
// \RegFile|Mux3~0_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[21][28]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[17][28]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[17][28]~q ),
	.datad(\RegFile|regs[21][28]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~0 .lut_mask = 16'hBA98;
defparam \RegFile|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N28
cycloneive_lcell_comb \RegFile|Mux3~1 (
// Equation(s):
// \RegFile|Mux3~1_combout  = (readReg1[3] & ((\RegFile|Mux3~0_combout  & (\RegFile|regs[29][28]~q )) # (!\RegFile|Mux3~0_combout  & ((\RegFile|regs[25][28]~q ))))) # (!readReg1[3] & (\RegFile|Mux3~0_combout ))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux3~0_combout ),
	.datac(\RegFile|regs[29][28]~q ),
	.datad(\RegFile|regs[25][28]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~1 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N8
cycloneive_lcell_comb \RegFile|Mux3~2 (
// Equation(s):
// \RegFile|Mux3~2_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[26][28]~q )) # (!readReg1[3] & ((\RegFile|regs[18][28]~q )))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[26][28]~q ),
	.datac(\RegFile|regs[18][28]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~2 .lut_mask = 16'hEE50;
defparam \RegFile|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N22
cycloneive_lcell_comb \RegFile|Mux3~3 (
// Equation(s):
// \RegFile|Mux3~3_combout  = (\RegFile|Mux3~2_combout  & (((\RegFile|regs[30][28]~q )) # (!readReg1[2]))) # (!\RegFile|Mux3~2_combout  & (readReg1[2] & ((\RegFile|regs[22][28]~q ))))

	.dataa(\RegFile|Mux3~2_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[30][28]~q ),
	.datad(\RegFile|regs[22][28]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~3 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N26
cycloneive_lcell_comb \RegFile|Mux3~4 (
// Equation(s):
// \RegFile|Mux3~4_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[24][28]~q ))) # (!readReg1[3] & (\RegFile|regs[16][28]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][28]~q ),
	.datad(\RegFile|regs[24][28]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~4 .lut_mask = 16'hDC98;
defparam \RegFile|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N26
cycloneive_lcell_comb \RegFile|Mux3~5 (
// Equation(s):
// \RegFile|Mux3~5_combout  = (\RegFile|Mux3~4_combout  & (((\RegFile|regs[28][28]~q )) # (!readReg1[2]))) # (!\RegFile|Mux3~4_combout  & (readReg1[2] & ((\RegFile|regs[20][28]~q ))))

	.dataa(\RegFile|Mux3~4_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[28][28]~q ),
	.datad(\RegFile|regs[20][28]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~5 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N16
cycloneive_lcell_comb \RegFile|Mux3~6 (
// Equation(s):
// \RegFile|Mux3~6_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & (\RegFile|Mux3~3_combout )) # (!readReg1[1] & ((\RegFile|Mux3~5_combout )))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|Mux3~3_combout ),
	.datad(\RegFile|Mux3~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~6 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N10
cycloneive_lcell_comb \RegFile|Mux3~9 (
// Equation(s):
// \RegFile|Mux3~9_combout  = (readReg1[0] & ((\RegFile|Mux3~6_combout  & (\RegFile|Mux3~8_combout )) # (!\RegFile|Mux3~6_combout  & ((\RegFile|Mux3~1_combout ))))) # (!readReg1[0] & (((\RegFile|Mux3~6_combout ))))

	.dataa(\RegFile|Mux3~8_combout ),
	.datab(\RegFile|Mux3~1_combout ),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux3~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~9 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N30
cycloneive_lcell_comb \RegFile|Mux3~20 (
// Equation(s):
// \RegFile|Mux3~20_combout  = (readReg1[4] & ((\RegFile|Mux3~9_combout ))) # (!readReg1[4] & (\RegFile|Mux3~19_combout ))

	.dataa(readReg1[4]),
	.datab(gnd),
	.datac(\RegFile|Mux3~19_combout ),
	.datad(\RegFile|Mux3~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux3~20 .lut_mask = 16'hFA50;
defparam \RegFile|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N6
cycloneive_lcell_comb \RiscALU|ShiftLeft0~95 (
// Equation(s):
// \RiscALU|ShiftLeft0~95_combout  = (\ALU_in1[0]~1_combout  & ((\RegFile|Mux4~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux3~20_combout ))

	.dataa(\RegFile|Mux3~20_combout ),
	.datab(gnd),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RegFile|Mux4~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~95_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~95 .lut_mask = 16'hFA0A;
defparam \RiscALU|ShiftLeft0~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N16
cycloneive_lcell_comb \RiscALU|Mux1~1 (
// Equation(s):
// \RiscALU|Mux1~1_combout  = (!\ALU_in1[1]~3_combout  & ((\ALU_in1[0]~1_combout  & ((\RegFile|Mux2~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux1~20_combout ))))

	.dataa(\RegFile|Mux1~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RegFile|Mux2~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux1~1 .lut_mask = 16'h3202;
defparam \RiscALU|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N18
cycloneive_lcell_comb \RiscALU|Mux1~2 (
// Equation(s):
// \RiscALU|Mux1~2_combout  = (!\ALU_in1[2]~32_combout  & ((\RiscALU|Mux1~1_combout ) # ((\RiscALU|ShiftLeft0~95_combout  & \ALU_in1[1]~3_combout ))))

	.dataa(\RiscALU|ShiftLeft0~95_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RiscALU|Mux1~1_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux1~2 .lut_mask = 16'h3320;
defparam \RiscALU|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N10
cycloneive_lcell_comb \RiscALU|Mux1~3 (
// Equation(s):
// \RiscALU|Mux1~3_combout  = (!\ALU_in1[3]~34_combout  & ((\RiscALU|Mux1~2_combout ) # ((\RiscALU|ShiftLeft0~91_combout  & \ALU_in1[2]~32_combout ))))

	.dataa(\RiscALU|ShiftLeft0~91_combout ),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|Mux1~2_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux1~3 .lut_mask = 16'h3320;
defparam \RiscALU|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N0
cycloneive_lcell_comb \RiscALU|ShiftLeft0~81 (
// Equation(s):
// \RiscALU|ShiftLeft0~81_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~67_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~80_combout )))

	.dataa(\RiscALU|ShiftLeft0~67_combout ),
	.datab(gnd),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~80_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~81_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~81 .lut_mask = 16'hAFA0;
defparam \RiscALU|ShiftLeft0~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N20
cycloneive_lcell_comb \RiscALU|Mux1~4 (
// Equation(s):
// \RiscALU|Mux1~4_combout  = (!\ALU_in1[4]~4_combout  & ((\RiscALU|Mux1~3_combout ) # ((\RiscALU|ShiftLeft0~81_combout  & \ALU_in1[3]~34_combout ))))

	.dataa(\RiscALU|Mux1~3_combout ),
	.datab(\RiscALU|ShiftLeft0~81_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\ALU_in1[4]~4_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux1~4 .lut_mask = 16'h00EA;
defparam \RiscALU|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N12
cycloneive_lcell_comb \RiscALU|ShiftLeft0~50 (
// Equation(s):
// \RiscALU|ShiftLeft0~50_combout  = (\ALU_in1[3]~34_combout  & ((\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~7_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~21_combout )))))

	.dataa(\RiscALU|ShiftLeft0~7_combout ),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~21_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~50_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~50 .lut_mask = 16'h8C80;
defparam \RiscALU|ShiftLeft0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N30
cycloneive_lcell_comb \RiscALU|ShiftLeft0~53 (
// Equation(s):
// \RiscALU|ShiftLeft0~53_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~35_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~52_combout ))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(gnd),
	.datac(\RiscALU|ShiftLeft0~52_combout ),
	.datad(\RiscALU|ShiftLeft0~35_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~53_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~53 .lut_mask = 16'hFA50;
defparam \RiscALU|ShiftLeft0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N8
cycloneive_lcell_comb \RiscALU|Mux1~0 (
// Equation(s):
// \RiscALU|Mux1~0_combout  = (\ALU_in1[4]~4_combout  & ((\RiscALU|ShiftLeft0~50_combout ) # ((\RiscALU|ShiftLeft0~53_combout  & !\ALU_in1[3]~34_combout ))))

	.dataa(\RiscALU|ShiftLeft0~50_combout ),
	.datab(\ALU_in1[4]~4_combout ),
	.datac(\RiscALU|ShiftLeft0~53_combout ),
	.datad(\ALU_in1[3]~34_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux1~0 .lut_mask = 16'h88C8;
defparam \RiscALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N14
cycloneive_lcell_comb \RiscALU|Add0~93 (
// Equation(s):
// \RiscALU|Add0~93_combout  = (\RiscALU|Add0~92_combout  & ((\RegFile|Mux1~20_combout  & (\RiscALU|Add0~91  & VCC)) # (!\RegFile|Mux1~20_combout  & (!\RiscALU|Add0~91 )))) # (!\RiscALU|Add0~92_combout  & ((\RegFile|Mux1~20_combout  & (!\RiscALU|Add0~91 )) # 
// (!\RegFile|Mux1~20_combout  & ((\RiscALU|Add0~91 ) # (GND)))))
// \RiscALU|Add0~94  = CARRY((\RiscALU|Add0~92_combout  & (!\RegFile|Mux1~20_combout  & !\RiscALU|Add0~91 )) # (!\RiscALU|Add0~92_combout  & ((!\RiscALU|Add0~91 ) # (!\RegFile|Mux1~20_combout ))))

	.dataa(\RiscALU|Add0~92_combout ),
	.datab(\RegFile|Mux1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|Add0~91 ),
	.combout(\RiscALU|Add0~93_combout ),
	.cout(\RiscALU|Add0~94 ));
// synopsys translate_off
defparam \RiscALU|Add0~93 .lut_mask = 16'h9617;
defparam \RiscALU|Add0~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N14
cycloneive_lcell_comb \RiscALU|Mux1~5 (
// Equation(s):
// \RiscALU|Mux1~5_combout  = (funct3[0] & ((\RiscALU|Mux1~4_combout ) # ((\RiscALU|Mux1~0_combout )))) # (!funct3[0] & (((\RiscALU|Add0~93_combout ))))

	.dataa(\RiscALU|Mux1~4_combout ),
	.datab(\RiscALU|Mux1~0_combout ),
	.datac(\RiscALU|Add0~93_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux1~5 .lut_mask = 16'hEEF0;
defparam \RiscALU|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N26
cycloneive_lcell_comb \RiscALU|a~0 (
// Equation(s):
// \RiscALU|a~0_combout  = (opcode[5] & ((\ALU_in1[30]~29_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(opcode[5]),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(gnd),
	.datad(\ALU_in1[30]~29_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~0_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~0 .lut_mask = 16'hEE44;
defparam \RiscALU|a~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N4
cycloneive_lcell_comb \RiscALU|out~255 (
// Equation(s):
// \RiscALU|out~255_combout  = \RegFile|Mux1~20_combout  $ (((opcode[5] & ((\ALU_in1[30]~29_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(opcode[5]),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(\ALU_in1[30]~29_combout ),
	.datad(\RegFile|Mux1~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~255_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~255 .lut_mask = 16'h1BE4;
defparam \RiscALU|out~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N14
cycloneive_lcell_comb \RiscALU|ShiftRight0~32 (
// Equation(s):
// \RiscALU|ShiftRight0~32_combout  = (!\ALU_in1[3]~34_combout  & (!\ALU_in1[2]~32_combout  & (!\ALU_in1[0]~1_combout  & !\ALU_in1[1]~3_combout )))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~32_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~32 .lut_mask = 16'h0001;
defparam \RiscALU|ShiftRight0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N12
cycloneive_lcell_comb \RiscALU|ShiftRight1~54 (
// Equation(s):
// \RiscALU|ShiftRight1~54_combout  = (\RiscALU|ShiftRight0~32_combout  & ((\RegFile|Mux1~20_combout ))) # (!\RiscALU|ShiftRight0~32_combout  & (\RegFile|Mux0~20_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(\RiscALU|ShiftRight0~32_combout ),
	.datad(\RegFile|Mux1~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~54_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~54 .lut_mask = 16'hFC0C;
defparam \RiscALU|ShiftRight1~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N14
cycloneive_lcell_comb \RiscALU|ShiftRight0~75 (
// Equation(s):
// \RiscALU|ShiftRight0~75_combout  = (!\ALU_in1[3]~34_combout  & (!\ALU_in1[2]~32_combout  & (!\ALU_in1[1]~3_combout  & \RiscALU|ShiftRight1~6_combout )))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RiscALU|ShiftRight1~6_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~75_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~75 .lut_mask = 16'h0100;
defparam \RiscALU|ShiftRight0~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N0
cycloneive_lcell_comb \RiscALU|out~253 (
// Equation(s):
// \RiscALU|out~253_combout  = (\upperBit~q  & (\ALU_in1[4]~4_combout  & (\RegFile|Mux0~20_combout ))) # (!\upperBit~q  & (!\ALU_in1[4]~4_combout  & ((\RiscALU|ShiftRight0~75_combout ))))

	.dataa(\upperBit~q ),
	.datab(\ALU_in1[4]~4_combout ),
	.datac(\RegFile|Mux0~20_combout ),
	.datad(\RiscALU|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~253_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~253 .lut_mask = 16'h9180;
defparam \RiscALU|out~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N10
cycloneive_lcell_comb \RiscALU|out~254 (
// Equation(s):
// \RiscALU|out~254_combout  = (\RiscALU|out~253_combout ) # ((\upperBit~q  & (!\ALU_in1[4]~4_combout  & \RiscALU|ShiftRight1~54_combout )))

	.dataa(\upperBit~q ),
	.datab(\ALU_in1[4]~4_combout ),
	.datac(\RiscALU|ShiftRight1~54_combout ),
	.datad(\RiscALU|out~253_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~254_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~254 .lut_mask = 16'hFF20;
defparam \RiscALU|out~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N22
cycloneive_lcell_comb \RiscALU|Mux1~6 (
// Equation(s):
// \RiscALU|Mux1~6_combout  = (funct3[0] & ((funct3[1]) # ((\RiscALU|out~254_combout )))) # (!funct3[0] & (!funct3[1] & (\RiscALU|out~255_combout )))

	.dataa(funct3[0]),
	.datab(funct3[1]),
	.datac(\RiscALU|out~255_combout ),
	.datad(\RiscALU|out~254_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux1~6 .lut_mask = 16'hBA98;
defparam \RiscALU|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N8
cycloneive_lcell_comb \RiscALU|Mux1~7 (
// Equation(s):
// \RiscALU|Mux1~7_combout  = (\RiscALU|Mux1~6_combout  & (((\RiscALU|a~0_combout  & \RegFile|Mux1~20_combout )) # (!funct3[1]))) # (!\RiscALU|Mux1~6_combout  & (funct3[1] & ((\RiscALU|a~0_combout ) # (\RegFile|Mux1~20_combout ))))

	.dataa(\RiscALU|a~0_combout ),
	.datab(\RegFile|Mux1~20_combout ),
	.datac(\RiscALU|Mux1~6_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux1~7 .lut_mask = 16'h8EF0;
defparam \RiscALU|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N20
cycloneive_lcell_comb \RiscALU|Mux1~8 (
// Equation(s):
// \RiscALU|Mux1~8_combout  = (\RiscALU|Mux1~5_combout  & ((\RiscALU|Mux15~0_combout ) # ((\RiscALU|Mux1~7_combout  & \RiscALU|Mux30~3_combout )))) # (!\RiscALU|Mux1~5_combout  & (\RiscALU|Mux1~7_combout  & (\RiscALU|Mux30~3_combout )))

	.dataa(\RiscALU|Mux1~5_combout ),
	.datab(\RiscALU|Mux1~7_combout ),
	.datac(\RiscALU|Mux30~3_combout ),
	.datad(\RiscALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux1~8 .lut_mask = 16'hEAC0;
defparam \RiscALU|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N16
cycloneive_lcell_comb \writeData~128 (
// Equation(s):
// \writeData~128_combout  = (\writeData~70_combout  & ((\RiscRam|altsyncram_component|auto_generated|q_a [30]) # ((\writeData~71_combout )))) # (!\writeData~70_combout  & (((\RiscRam|altsyncram_component|auto_generated|q_a [7] & !\writeData~71_combout ))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [30]),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.datac(\writeData~70_combout ),
	.datad(\writeData~71_combout ),
	.cin(gnd),
	.combout(\writeData~128_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~128 .lut_mask = 16'hF0AC;
defparam \writeData~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N2
cycloneive_lcell_comb \writeData~129 (
// Equation(s):
// \writeData~129_combout  = (\writeData~71_combout  & ((\writeData~128_combout  & ((\upperBit~q ))) # (!\writeData~128_combout  & (\Mux0~0_combout )))) # (!\writeData~71_combout  & (((\writeData~128_combout ))))

	.dataa(\Mux0~0_combout ),
	.datab(\writeData~71_combout ),
	.datac(\upperBit~q ),
	.datad(\writeData~128_combout ),
	.cin(gnd),
	.combout(\writeData~129_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~129 .lut_mask = 16'hF388;
defparam \writeData~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N28
cycloneive_lcell_comb \writeData~130 (
// Equation(s):
// \writeData~130_combout  = (\writeData~75_combout  & ((\writeData~74_combout  & (\RiscALU|Mux1~8_combout )) # (!\writeData~74_combout  & ((\writeData~129_combout ))))) # (!\writeData~75_combout  & (((\writeData~74_combout ))))

	.dataa(\RiscALU|Mux1~8_combout ),
	.datab(\writeData~75_combout ),
	.datac(\writeData~74_combout ),
	.datad(\writeData~129_combout ),
	.cin(gnd),
	.combout(\writeData~130_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~130 .lut_mask = 16'hBCB0;
defparam \writeData~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N2
cycloneive_lcell_comb \update~60 (
// Equation(s):
// \update~60_combout  = (\PCcon~3_combout  & (\Decoder4~4_combout )) # (!\PCcon~3_combout  & ((\update~7_combout )))

	.dataa(\Decoder4~4_combout ),
	.datab(\PCcon~3_combout ),
	.datac(gnd),
	.datad(\update~7_combout ),
	.cin(gnd),
	.combout(\update~60_combout ),
	.cout());
// synopsys translate_off
defparam \update~60 .lut_mask = 16'hBB88;
defparam \update~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N28
cycloneive_lcell_comb \update~61 (
// Equation(s):
// \update~61_combout  = (\update~44_combout ) # ((\update~60_combout  & (\PCcon~3_combout  & \RiscALU|Mux1~8_combout )))

	.dataa(\update~44_combout ),
	.datab(\update~60_combout ),
	.datac(\PCcon~3_combout ),
	.datad(\RiscALU|Mux1~8_combout ),
	.cin(gnd),
	.combout(\update~61_combout ),
	.cout());
// synopsys translate_off
defparam \update~61 .lut_mask = 16'hEAAA;
defparam \update~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N28
cycloneive_lcell_comb \PC[30]~92 (
// Equation(s):
// \PC[30]~92_combout  = ((\PC[30]~reg0_q  $ (\update~61_combout  $ (!\PC[29]~91 )))) # (GND)
// \PC[30]~93  = CARRY((\PC[30]~reg0_q  & ((\update~61_combout ) # (!\PC[29]~91 ))) # (!\PC[30]~reg0_q  & (\update~61_combout  & !\PC[29]~91 )))

	.dataa(\PC[30]~reg0_q ),
	.datab(\update~61_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\PC[29]~91 ),
	.combout(\PC[30]~92_combout ),
	.cout(\PC[30]~93 ));
// synopsys translate_off
defparam \PC[30]~92 .lut_mask = 16'h698E;
defparam \PC[30]~92 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y45_N29
dffeas \PC[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[30]~92_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[30]~reg0 .is_wysiwyg = "true";
defparam \PC[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N16
cycloneive_lcell_comb \Add4~36 (
// Equation(s):
// \Add4~36_combout  = ((\upperBit~q  $ (\PC[30]~reg0_q  $ (!\Add4~35 )))) # (GND)
// \Add4~37  = CARRY((\upperBit~q  & ((\PC[30]~reg0_q ) # (!\Add4~35 ))) # (!\upperBit~q  & (\PC[30]~reg0_q  & !\Add4~35 )))

	.dataa(\upperBit~q ),
	.datab(\PC[30]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add4~35 ),
	.combout(\Add4~36_combout ),
	.cout(\Add4~37 ));
// synopsys translate_off
defparam \Add4~36 .lut_mask = 16'h698E;
defparam \Add4~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N28
cycloneive_lcell_comb \Add3~60 (
// Equation(s):
// \Add3~60_combout  = (\PC[30]~reg0_q  & (\Add3~59  $ (GND))) # (!\PC[30]~reg0_q  & (!\Add3~59  & VCC))
// \Add3~61  = CARRY((\PC[30]~reg0_q  & !\Add3~59 ))

	.dataa(\PC[30]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add3~59 ),
	.combout(\Add3~60_combout ),
	.cout(\Add3~61 ));
// synopsys translate_off
defparam \Add3~60 .lut_mask = 16'hA50A;
defparam \Add3~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N28
cycloneive_lcell_comb \writeData~131 (
// Equation(s):
// \writeData~131_combout  = (\writeData~130_combout  & (((\writeData~137_combout ) # (\Add3~60_combout )))) # (!\writeData~130_combout  & (\Add4~36_combout  & (!\writeData~137_combout )))

	.dataa(\writeData~130_combout ),
	.datab(\Add4~36_combout ),
	.datac(\writeData~137_combout ),
	.datad(\Add3~60_combout ),
	.cin(gnd),
	.combout(\writeData~131_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~131 .lut_mask = 16'hAEA4;
defparam \writeData~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y36_N17
dffeas \RegFile|regs[21][30] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~131_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][30] .is_wysiwyg = "true";
defparam \RegFile|regs[21][30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N16
cycloneive_lcell_comb \RegFile|Mux33~0 (
// Equation(s):
// \RegFile|Mux33~0_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[21][30]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[17][30]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[21][30]~q ),
	.datad(\RegFile|regs[17][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~0 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N14
cycloneive_lcell_comb \RegFile|Mux33~1 (
// Equation(s):
// \RegFile|Mux33~1_combout  = (readReg2[3] & ((\RegFile|Mux33~0_combout  & ((\RegFile|regs[29][30]~q ))) # (!\RegFile|Mux33~0_combout  & (\RegFile|regs[25][30]~q )))) # (!readReg2[3] & (\RegFile|Mux33~0_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux33~0_combout ),
	.datac(\RegFile|regs[25][30]~q ),
	.datad(\RegFile|regs[29][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~1 .lut_mask = 16'hEC64;
defparam \RegFile|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N16
cycloneive_lcell_comb \RegFile|Mux33~2 (
// Equation(s):
// \RegFile|Mux33~2_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[26][30]~q )) # (!readReg2[3] & ((\RegFile|regs[18][30]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[26][30]~q ),
	.datad(\RegFile|regs[18][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~2 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N26
cycloneive_lcell_comb \RegFile|Mux33~3 (
// Equation(s):
// \RegFile|Mux33~3_combout  = (readReg2[2] & ((\RegFile|Mux33~2_combout  & (\RegFile|regs[30][30]~q )) # (!\RegFile|Mux33~2_combout  & ((\RegFile|regs[22][30]~q ))))) # (!readReg2[2] & (((\RegFile|Mux33~2_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[30][30]~q ),
	.datac(\RegFile|regs[22][30]~q ),
	.datad(\RegFile|Mux33~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~3 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N12
cycloneive_lcell_comb \RegFile|Mux33~4 (
// Equation(s):
// \RegFile|Mux33~4_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[24][30]~q ))) # (!readReg2[3] & (\RegFile|regs[16][30]~q ))))

	.dataa(\RegFile|regs[16][30]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[24][30]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~4 .lut_mask = 16'hFC22;
defparam \RegFile|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N26
cycloneive_lcell_comb \RegFile|Mux33~5 (
// Equation(s):
// \RegFile|Mux33~5_combout  = (\RegFile|Mux33~4_combout  & ((\RegFile|regs[28][30]~q ) # ((!readReg2[2])))) # (!\RegFile|Mux33~4_combout  & (((\RegFile|regs[20][30]~q  & readReg2[2]))))

	.dataa(\RegFile|Mux33~4_combout ),
	.datab(\RegFile|regs[28][30]~q ),
	.datac(\RegFile|regs[20][30]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~5 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N4
cycloneive_lcell_comb \RegFile|Mux33~6 (
// Equation(s):
// \RegFile|Mux33~6_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & (\RegFile|Mux33~3_combout )) # (!readReg2[1] & ((\RegFile|Mux33~5_combout )))))

	.dataa(\RegFile|Mux33~3_combout ),
	.datab(readReg2[0]),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux33~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~6 .lut_mask = 16'hE3E0;
defparam \RegFile|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N16
cycloneive_lcell_comb \RegFile|Mux33~7 (
// Equation(s):
// \RegFile|Mux33~7_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[23][30]~q )) # (!readReg2[2] & ((\RegFile|regs[19][30]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][30]~q ),
	.datad(\RegFile|regs[19][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~7 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N6
cycloneive_lcell_comb \RegFile|Mux33~8 (
// Equation(s):
// \RegFile|Mux33~8_combout  = (\RegFile|Mux33~7_combout  & (((\RegFile|regs[31][30]~q )) # (!readReg2[3]))) # (!\RegFile|Mux33~7_combout  & (readReg2[3] & (\RegFile|regs[27][30]~q )))

	.dataa(\RegFile|Mux33~7_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][30]~q ),
	.datad(\RegFile|regs[31][30]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~8 .lut_mask = 16'hEA62;
defparam \RegFile|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N14
cycloneive_lcell_comb \RegFile|Mux33~9 (
// Equation(s):
// \RegFile|Mux33~9_combout  = (readReg2[0] & ((\RegFile|Mux33~6_combout  & ((\RegFile|Mux33~8_combout ))) # (!\RegFile|Mux33~6_combout  & (\RegFile|Mux33~1_combout )))) # (!readReg2[0] & (((\RegFile|Mux33~6_combout ))))

	.dataa(\RegFile|Mux33~1_combout ),
	.datab(readReg2[0]),
	.datac(\RegFile|Mux33~6_combout ),
	.datad(\RegFile|Mux33~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux33~9 .lut_mask = 16'hF838;
defparam \RegFile|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N6
cycloneive_lcell_comb \ALU_in1[30]~29 (
// Equation(s):
// \ALU_in1[30]~29_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & (\RegFile|Mux33~9_combout )) # (!readReg2[4] & ((\RegFile|Mux33~19_combout )))))

	.dataa(readReg2[4]),
	.datab(\RegFile|Mux33~9_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\RegFile|Mux33~19_combout ),
	.cin(gnd),
	.combout(\ALU_in1[30]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[30]~29 .lut_mask = 16'hD080;
defparam \ALU_in1[30]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N6
cycloneive_lcell_comb \RiscALU|Add0~92 (
// Equation(s):
// \RiscALU|Add0~92_combout  = (opcode[5] & ((\ALU_in1[30]~29_combout  $ (\upperBit~q )))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(opcode[5]),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(\ALU_in1[30]~29_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|Add0~92_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~92 .lut_mask = 16'h4EE4;
defparam \RiscALU|Add0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N16
cycloneive_lcell_comb \RiscALU|Add0~96 (
// Equation(s):
// \RiscALU|Add0~96_combout  = \RegFile|Mux0~20_combout  $ (\RiscALU|Add0~94  $ (!\RiscALU|Add0~95_combout ))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RiscALU|Add0~95_combout ),
	.cin(\RiscALU|Add0~94 ),
	.combout(\RiscALU|Add0~96_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~96 .lut_mask = 16'h5AA5;
defparam \RiscALU|Add0~96 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N28
cycloneive_lcell_comb \RiscALU|Mux0~8 (
// Equation(s):
// \RiscALU|Mux0~8_combout  = (!funct3[0] & (!funct3[2] & (\RiscALU|Add0~96_combout  & !funct3[1])))

	.dataa(funct3[0]),
	.datab(funct3[2]),
	.datac(\RiscALU|Add0~96_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux0~8 .lut_mask = 16'h0010;
defparam \RiscALU|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N6
cycloneive_lcell_comb \RiscALU|ShiftLeft0~8 (
// Equation(s):
// \RiscALU|ShiftLeft0~8_combout  = (!\ALU_in1[1]~3_combout  & ((\ALU_in1[0]~1_combout  & (\RegFile|Mux29~20_combout )) # (!\ALU_in1[0]~1_combout  & ((\RegFile|Mux28~20_combout )))))

	.dataa(\RegFile|Mux29~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RegFile|Mux28~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~8 .lut_mask = 16'h2320;
defparam \RiscALU|ShiftLeft0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N0
cycloneive_lcell_comb \RiscALU|ShiftLeft0~9 (
// Equation(s):
// \RiscALU|ShiftLeft0~9_combout  = (\RiscALU|ShiftLeft0~8_combout ) # ((\RiscALU|ShiftLeft0~5_combout  & \ALU_in1[1]~3_combout ))

	.dataa(\RiscALU|ShiftLeft0~8_combout ),
	.datab(gnd),
	.datac(\RiscALU|ShiftLeft0~5_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~9_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~9 .lut_mask = 16'hFAAA;
defparam \RiscALU|ShiftLeft0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N26
cycloneive_lcell_comb \RiscALU|ShiftLeft0~55 (
// Equation(s):
// \RiscALU|ShiftLeft0~55_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~9_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~24_combout ))

	.dataa(\RiscALU|ShiftLeft0~24_combout ),
	.datab(gnd),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~55_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~55 .lut_mask = 16'hFA0A;
defparam \RiscALU|ShiftLeft0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N20
cycloneive_lcell_comb \RiscALU|ShiftLeft0~39 (
// Equation(s):
// \RiscALU|ShiftLeft0~39_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~34_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~38_combout ))

	.dataa(\ALU_in1[0]~1_combout ),
	.datab(gnd),
	.datac(\RiscALU|ShiftLeft0~38_combout ),
	.datad(\RiscALU|ShiftLeft0~34_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~39_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~39 .lut_mask = 16'hFA50;
defparam \RiscALU|ShiftLeft0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N12
cycloneive_lcell_comb \RiscALU|ShiftLeft0~58 (
// Equation(s):
// \RiscALU|ShiftLeft0~58_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~39_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~57_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftLeft0~57_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~58_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~58 .lut_mask = 16'hFC0C;
defparam \RiscALU|ShiftLeft0~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N22
cycloneive_lcell_comb \RiscALU|ShiftLeft0~59 (
// Equation(s):
// \RiscALU|ShiftLeft0~59_combout  = (\ALU_in1[3]~34_combout  & (\RiscALU|ShiftLeft0~55_combout )) # (!\ALU_in1[3]~34_combout  & ((\RiscALU|ShiftLeft0~58_combout )))

	.dataa(gnd),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(\RiscALU|ShiftLeft0~55_combout ),
	.datad(\RiscALU|ShiftLeft0~58_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~59_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~59 .lut_mask = 16'hF3C0;
defparam \RiscALU|ShiftLeft0~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N18
cycloneive_lcell_comb \RiscALU|ShiftLeft0~70 (
// Equation(s):
// \RiscALU|ShiftLeft0~70_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~66_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~69_combout )))

	.dataa(\RiscALU|ShiftLeft0~66_combout ),
	.datab(\RiscALU|ShiftLeft0~69_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~70_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~70 .lut_mask = 16'hACAC;
defparam \RiscALU|ShiftLeft0~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N14
cycloneive_lcell_comb \RiscALU|ShiftLeft0~84 (
// Equation(s):
// \RiscALU|ShiftLeft0~84_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~70_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~83_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftLeft0~83_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~84_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~84 .lut_mask = 16'hFC0C;
defparam \RiscALU|ShiftLeft0~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N24
cycloneive_lcell_comb \RiscALU|ShiftLeft0~92 (
// Equation(s):
// \RiscALU|ShiftLeft0~92_combout  = (\ALU_in1[1]~3_combout  & ((\ALU_in1[0]~1_combout  & ((\RegFile|Mux7~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux6~20_combout ))))

	.dataa(\RegFile|Mux6~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RegFile|Mux7~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~92_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~92 .lut_mask = 16'hE020;
defparam \RiscALU|ShiftLeft0~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N28
cycloneive_lcell_comb \RiscALU|ShiftLeft0~94 (
// Equation(s):
// \RiscALU|ShiftLeft0~94_combout  = (\RiscALU|ShiftLeft0~92_combout ) # ((\RiscALU|ShiftLeft0~93_combout  & !\ALU_in1[1]~3_combout ))

	.dataa(\RiscALU|ShiftLeft0~93_combout ),
	.datab(\RiscALU|ShiftLeft0~92_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~94_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~94 .lut_mask = 16'hCECE;
defparam \RiscALU|ShiftLeft0~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N28
cycloneive_lcell_comb \RiscALU|Mux0~0 (
// Equation(s):
// \RiscALU|Mux0~0_combout  = (!\ALU_in1[1]~3_combout  & ((\ALU_in1[0]~1_combout  & ((\RegFile|Mux1~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux0~20_combout ))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\RegFile|Mux1~20_combout ),
	.datad(\ALU_in1[0]~1_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux0~0 .lut_mask = 16'h3022;
defparam \RiscALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N4
cycloneive_lcell_comb \RiscALU|Mux0~1 (
// Equation(s):
// \RiscALU|Mux0~1_combout  = (!\ALU_in1[2]~32_combout  & ((\RiscALU|Mux0~0_combout ) # ((\RiscALU|ShiftLeft0~96_combout  & \ALU_in1[1]~3_combout ))))

	.dataa(\RiscALU|ShiftLeft0~96_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux0~1 .lut_mask = 16'h0F08;
defparam \RiscALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N30
cycloneive_lcell_comb \RiscALU|Mux0~2 (
// Equation(s):
// \RiscALU|Mux0~2_combout  = (!\ALU_in1[3]~34_combout  & ((\RiscALU|Mux0~1_combout ) # ((\ALU_in1[2]~32_combout  & \RiscALU|ShiftLeft0~94_combout ))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(\RiscALU|ShiftLeft0~94_combout ),
	.datad(\RiscALU|Mux0~1_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux0~2 .lut_mask = 16'h5540;
defparam \RiscALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N14
cycloneive_lcell_comb \RiscALU|Mux0~3 (
// Equation(s):
// \RiscALU|Mux0~3_combout  = (!\ALU_in1[4]~4_combout  & ((\RiscALU|Mux0~2_combout ) # ((\RiscALU|ShiftLeft0~84_combout  & \ALU_in1[3]~34_combout ))))

	.dataa(\RiscALU|ShiftLeft0~84_combout ),
	.datab(\RiscALU|Mux0~2_combout ),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\ALU_in1[3]~34_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux0~3 .lut_mask = 16'h0E0C;
defparam \RiscALU|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N16
cycloneive_lcell_comb \RiscALU|Mux0~4 (
// Equation(s):
// \RiscALU|Mux0~4_combout  = (\RiscALU|out[3]~55_combout  & ((\RiscALU|Mux0~3_combout ) # ((\ALU_in1[4]~4_combout  & \RiscALU|ShiftLeft0~59_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|ShiftLeft0~59_combout ),
	.datac(\RiscALU|Mux0~3_combout ),
	.datad(\RiscALU|out[3]~55_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux0~4 .lut_mask = 16'hF800;
defparam \RiscALU|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N20
cycloneive_lcell_comb \RiscALU|a~19 (
// Equation(s):
// \RiscALU|a~19_combout  = (opcode[5] & ((\ALU_in1[31]~30_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(gnd),
	.datac(opcode[5]),
	.datad(\ALU_in1[31]~30_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~19_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~19 .lut_mask = 16'hFA0A;
defparam \RiscALU|a~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N20
cycloneive_lcell_comb \RiscALU|Mux0~5 (
// Equation(s):
// \RiscALU|Mux0~5_combout  = (funct3[0] & (((funct3[1])))) # (!funct3[0] & ((\RegFile|Mux0~20_combout  & ((funct3[1]) # (!\RiscALU|a~19_combout ))) # (!\RegFile|Mux0~20_combout  & (\RiscALU|a~19_combout ))))

	.dataa(funct3[0]),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(\RiscALU|a~19_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux0~5 .lut_mask = 16'hFE14;
defparam \RiscALU|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N14
cycloneive_lcell_comb \RiscALU|always0~0 (
// Equation(s):
// \RiscALU|always0~0_combout  = (\RegFile|Mux0~20_combout  & ((opcode[5] & ((\ALU_in1[31]~30_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(opcode[5]),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[31]~30_combout ),
	.cin(gnd),
	.combout(\RiscALU|always0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|always0~0 .lut_mask = 16'hC840;
defparam \RiscALU|always0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N18
cycloneive_lcell_comb \RiscALU|out~256 (
// Equation(s):
// \RiscALU|out~256_combout  = (\RegFile|Mux0~20_combout  & ((\upperBit~q ) # ((\RiscALU|ShiftRight0~32_combout  & !\ALU_in1[4]~4_combout ))))

	.dataa(\upperBit~q ),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(\RiscALU|ShiftRight0~32_combout ),
	.datad(\ALU_in1[4]~4_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~256_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~256 .lut_mask = 16'h88C8;
defparam \RiscALU|out~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N16
cycloneive_lcell_comb \RiscALU|Mux0~6 (
// Equation(s):
// \RiscALU|Mux0~6_combout  = (funct3[0] & ((\RiscALU|Mux0~5_combout  & (\RiscALU|always0~0_combout )) # (!\RiscALU|Mux0~5_combout  & ((\RiscALU|out~256_combout ))))) # (!funct3[0] & (\RiscALU|Mux0~5_combout ))

	.dataa(funct3[0]),
	.datab(\RiscALU|Mux0~5_combout ),
	.datac(\RiscALU|always0~0_combout ),
	.datad(\RiscALU|out~256_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux0~6 .lut_mask = 16'hE6C4;
defparam \RiscALU|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N2
cycloneive_lcell_comb \RiscALU|Mux0~7 (
// Equation(s):
// \RiscALU|Mux0~7_combout  = (funct3[2] & \RiscALU|Mux0~6_combout )

	.dataa(gnd),
	.datab(funct3[2]),
	.datac(gnd),
	.datad(\RiscALU|Mux0~6_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux0~7 .lut_mask = 16'hCC00;
defparam \RiscALU|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N30
cycloneive_lcell_comb \RiscALU|Mux0~9 (
// Equation(s):
// \RiscALU|Mux0~9_combout  = (!\Decoder2~1_combout  & ((\RiscALU|Mux0~8_combout ) # ((\RiscALU|Mux0~4_combout ) # (\RiscALU|Mux0~7_combout ))))

	.dataa(\Decoder2~1_combout ),
	.datab(\RiscALU|Mux0~8_combout ),
	.datac(\RiscALU|Mux0~4_combout ),
	.datad(\RiscALU|Mux0~7_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux0~9 .lut_mask = 16'h5554;
defparam \RiscALU|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N8
cycloneive_lcell_comb \writeData~133 (
// Equation(s):
// \writeData~133_combout  = (\writeData~75_combout  & ((\writeData~74_combout  & ((\RiscALU|Mux0~9_combout ))) # (!\writeData~74_combout  & (\writeData~132_combout )))) # (!\writeData~75_combout  & (\writeData~74_combout ))

	.dataa(\writeData~75_combout ),
	.datab(\writeData~74_combout ),
	.datac(\writeData~132_combout ),
	.datad(\RiscALU|Mux0~9_combout ),
	.cin(gnd),
	.combout(\writeData~133_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~133 .lut_mask = 16'hEC64;
defparam \writeData~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N6
cycloneive_lcell_comb \update~62 (
// Equation(s):
// \update~62_combout  = (\update~44_combout ) # ((\update~60_combout  & (\PCcon~3_combout  & \RiscALU|Mux0~9_combout )))

	.dataa(\update~44_combout ),
	.datab(\update~60_combout ),
	.datac(\PCcon~3_combout ),
	.datad(\RiscALU|Mux0~9_combout ),
	.cin(gnd),
	.combout(\update~62_combout ),
	.cout());
// synopsys translate_off
defparam \update~62 .lut_mask = 16'hEAAA;
defparam \update~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y45_N30
cycloneive_lcell_comb \PC[31]~94 (
// Equation(s):
// \PC[31]~94_combout  = \PC[31]~reg0_q  $ (\PC[30]~93  $ (\update~62_combout ))

	.dataa(\PC[31]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\update~62_combout ),
	.cin(\PC[30]~93 ),
	.combout(\PC[31]~94_combout ),
	.cout());
// synopsys translate_off
defparam \PC[31]~94 .lut_mask = 16'hA55A;
defparam \PC[31]~94 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X63_Y45_N31
dffeas \PC[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[31]~94_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[31]~reg0 .is_wysiwyg = "true";
defparam \PC[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y41_N30
cycloneive_lcell_comb \Add3~62 (
// Equation(s):
// \Add3~62_combout  = \Add3~61  $ (\PC[31]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\PC[31]~reg0_q ),
	.cin(\Add3~61 ),
	.combout(\Add3~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add3~62 .lut_mask = 16'h0FF0;
defparam \Add3~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N18
cycloneive_lcell_comb \Add4~38 (
// Equation(s):
// \Add4~38_combout  = \PC[31]~reg0_q  $ (\ins[31]~reg0_q  $ (\Add4~37 ))

	.dataa(\PC[31]~reg0_q ),
	.datab(\ins[31]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add4~37 ),
	.combout(\Add4~38_combout ),
	.cout());
// synopsys translate_off
defparam \Add4~38 .lut_mask = 16'h9696;
defparam \Add4~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N30
cycloneive_lcell_comb \writeData~134 (
// Equation(s):
// \writeData~134_combout  = (\writeData~133_combout  & ((\Add3~62_combout ) # ((\writeData~137_combout )))) # (!\writeData~133_combout  & (((!\writeData~137_combout  & \Add4~38_combout ))))

	.dataa(\writeData~133_combout ),
	.datab(\Add3~62_combout ),
	.datac(\writeData~137_combout ),
	.datad(\Add4~38_combout ),
	.cin(gnd),
	.combout(\writeData~134_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~134 .lut_mask = 16'hADA8;
defparam \writeData~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y40_N27
dffeas \RegFile|regs[12][31] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~134_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][31] .is_wysiwyg = "true";
defparam \RegFile|regs[12][31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N26
cycloneive_lcell_comb \RegFile|Mux0~17 (
// Equation(s):
// \RegFile|Mux0~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][31]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][31]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][31]~q ),
	.datad(\RegFile|regs[13][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N22
cycloneive_lcell_comb \RegFile|Mux0~18 (
// Equation(s):
// \RegFile|Mux0~18_combout  = (\RegFile|Mux0~17_combout  & ((\RegFile|regs[15][31]~q ) # ((!readReg1[1])))) # (!\RegFile|Mux0~17_combout  & (((\RegFile|regs[14][31]~q  & readReg1[1]))))

	.dataa(\RegFile|Mux0~17_combout ),
	.datab(\RegFile|regs[15][31]~q ),
	.datac(\RegFile|regs[14][31]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~18 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N28
cycloneive_lcell_comb \RegFile|Mux0~10 (
// Equation(s):
// \RegFile|Mux0~10_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[5][31]~q )) # (!readReg1[0] & ((\RegFile|regs[4][31]~q )))))

	.dataa(\RegFile|regs[5][31]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[4][31]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~10 .lut_mask = 16'hEE30;
defparam \RegFile|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N18
cycloneive_lcell_comb \RegFile|Mux0~11 (
// Equation(s):
// \RegFile|Mux0~11_combout  = (readReg1[1] & ((\RegFile|Mux0~10_combout  & ((\RegFile|regs[7][31]~q ))) # (!\RegFile|Mux0~10_combout  & (\RegFile|regs[6][31]~q )))) # (!readReg1[1] & (((\RegFile|Mux0~10_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[6][31]~q ),
	.datac(\RegFile|regs[7][31]~q ),
	.datad(\RegFile|Mux0~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~11 .lut_mask = 16'hF588;
defparam \RegFile|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N30
cycloneive_lcell_comb \RegFile|Mux0~12 (
// Equation(s):
// \RegFile|Mux0~12_combout  = (readReg1[1] & ((\RegFile|regs[10][31]~q ) # ((readReg1[0])))) # (!readReg1[1] & (((\RegFile|regs[8][31]~q  & !readReg1[0]))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[10][31]~q ),
	.datac(\RegFile|regs[8][31]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~12 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N22
cycloneive_lcell_comb \RegFile|Mux0~13 (
// Equation(s):
// \RegFile|Mux0~13_combout  = (readReg1[0] & ((\RegFile|Mux0~12_combout  & (\RegFile|regs[11][31]~q )) # (!\RegFile|Mux0~12_combout  & ((\RegFile|regs[9][31]~q ))))) # (!readReg1[0] & (\RegFile|Mux0~12_combout ))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux0~12_combout ),
	.datac(\RegFile|regs[11][31]~q ),
	.datad(\RegFile|regs[9][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~13 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N20
cycloneive_lcell_comb \RegFile|Mux0~14 (
// Equation(s):
// \RegFile|Mux0~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][31]~q ))) # (!readReg1[1] & (\RegFile|regs[1][31]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[1][31]~q ),
	.datad(\RegFile|regs[3][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~14 .lut_mask = 16'hC840;
defparam \RegFile|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y37_N30
cycloneive_lcell_comb \RegFile|Mux0~15 (
// Equation(s):
// \RegFile|Mux0~15_combout  = (\RegFile|Mux0~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][31]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][31]~q ),
	.datad(\RegFile|Mux0~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N12
cycloneive_lcell_comb \RegFile|Mux0~16 (
// Equation(s):
// \RegFile|Mux0~16_combout  = (readReg1[3] & ((\RegFile|Mux0~13_combout ) # ((readReg1[2])))) # (!readReg1[3] & (((!readReg1[2] & \RegFile|Mux0~15_combout ))))

	.dataa(\RegFile|Mux0~13_combout ),
	.datab(readReg1[3]),
	.datac(readReg1[2]),
	.datad(\RegFile|Mux0~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~16 .lut_mask = 16'hCBC8;
defparam \RegFile|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y38_N22
cycloneive_lcell_comb \RegFile|Mux0~19 (
// Equation(s):
// \RegFile|Mux0~19_combout  = (readReg1[2] & ((\RegFile|Mux0~16_combout  & (\RegFile|Mux0~18_combout )) # (!\RegFile|Mux0~16_combout  & ((\RegFile|Mux0~11_combout ))))) # (!readReg1[2] & (((\RegFile|Mux0~16_combout ))))

	.dataa(\RegFile|Mux0~18_combout ),
	.datab(\RegFile|Mux0~11_combout ),
	.datac(readReg1[2]),
	.datad(\RegFile|Mux0~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~19 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N30
cycloneive_lcell_comb \RegFile|Mux0~2 (
// Equation(s):
// \RegFile|Mux0~2_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[22][31]~q ))) # (!readReg1[2] & (\RegFile|regs[18][31]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][31]~q ),
	.datad(\RegFile|regs[22][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N8
cycloneive_lcell_comb \RegFile|Mux0~3 (
// Equation(s):
// \RegFile|Mux0~3_combout  = (\RegFile|Mux0~2_combout  & (((\RegFile|regs[30][31]~q ) # (!readReg1[3])))) # (!\RegFile|Mux0~2_combout  & (\RegFile|regs[26][31]~q  & ((readReg1[3]))))

	.dataa(\RegFile|Mux0~2_combout ),
	.datab(\RegFile|regs[26][31]~q ),
	.datac(\RegFile|regs[30][31]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~3 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N24
cycloneive_lcell_comb \RegFile|Mux0~4 (
// Equation(s):
// \RegFile|Mux0~4_combout  = (readReg1[3] & (((readReg1[2])))) # (!readReg1[3] & ((readReg1[2] & (\RegFile|regs[20][31]~q )) # (!readReg1[2] & ((\RegFile|regs[16][31]~q )))))

	.dataa(\RegFile|regs[20][31]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][31]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~4 .lut_mask = 16'hEE30;
defparam \RegFile|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y32_N10
cycloneive_lcell_comb \RegFile|Mux0~5 (
// Equation(s):
// \RegFile|Mux0~5_combout  = (readReg1[3] & ((\RegFile|Mux0~4_combout  & ((\RegFile|regs[28][31]~q ))) # (!\RegFile|Mux0~4_combout  & (\RegFile|regs[24][31]~q )))) # (!readReg1[3] & (((\RegFile|Mux0~4_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[24][31]~q ),
	.datac(\RegFile|regs[28][31]~q ),
	.datad(\RegFile|Mux0~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~5 .lut_mask = 16'hF588;
defparam \RegFile|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N26
cycloneive_lcell_comb \RegFile|Mux0~6 (
// Equation(s):
// \RegFile|Mux0~6_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|Mux0~3_combout )))) # (!readReg1[1] & (!readReg1[0] & ((\RegFile|Mux0~5_combout ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|Mux0~3_combout ),
	.datad(\RegFile|Mux0~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~6 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N20
cycloneive_lcell_comb \RegFile|Mux0~7 (
// Equation(s):
// \RegFile|Mux0~7_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[27][31]~q ))) # (!readReg1[3] & (\RegFile|regs[19][31]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][31]~q ),
	.datad(\RegFile|regs[27][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~7 .lut_mask = 16'hDC98;
defparam \RegFile|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N28
cycloneive_lcell_comb \RegFile|Mux0~8 (
// Equation(s):
// \RegFile|Mux0~8_combout  = (\RegFile|Mux0~7_combout  & (((\RegFile|regs[31][31]~q ) # (!readReg1[2])))) # (!\RegFile|Mux0~7_combout  & (\RegFile|regs[23][31]~q  & ((readReg1[2]))))

	.dataa(\RegFile|Mux0~7_combout ),
	.datab(\RegFile|regs[23][31]~q ),
	.datac(\RegFile|regs[31][31]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~8 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N14
cycloneive_lcell_comb \RegFile|Mux0~0 (
// Equation(s):
// \RegFile|Mux0~0_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[25][31]~q ))) # (!readReg1[3] & (\RegFile|regs[17][31]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[17][31]~q ),
	.datad(\RegFile|regs[25][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~0 .lut_mask = 16'hDC98;
defparam \RegFile|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N22
cycloneive_lcell_comb \RegFile|Mux0~1 (
// Equation(s):
// \RegFile|Mux0~1_combout  = (readReg1[2] & ((\RegFile|Mux0~0_combout  & (\RegFile|regs[29][31]~q )) # (!\RegFile|Mux0~0_combout  & ((\RegFile|regs[21][31]~q ))))) # (!readReg1[2] & (\RegFile|Mux0~0_combout ))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux0~0_combout ),
	.datac(\RegFile|regs[29][31]~q ),
	.datad(\RegFile|regs[21][31]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~1 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y40_N12
cycloneive_lcell_comb \RegFile|Mux0~9 (
// Equation(s):
// \RegFile|Mux0~9_combout  = (readReg1[0] & ((\RegFile|Mux0~6_combout  & (\RegFile|Mux0~8_combout )) # (!\RegFile|Mux0~6_combout  & ((\RegFile|Mux0~1_combout ))))) # (!readReg1[0] & (\RegFile|Mux0~6_combout ))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux0~6_combout ),
	.datac(\RegFile|Mux0~8_combout ),
	.datad(\RegFile|Mux0~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~9 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N26
cycloneive_lcell_comb \RegFile|Mux0~20 (
// Equation(s):
// \RegFile|Mux0~20_combout  = (readReg1[4] & ((\RegFile|Mux0~9_combout ))) # (!readReg1[4] & (\RegFile|Mux0~19_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux0~19_combout ),
	.datac(readReg1[4]),
	.datad(\RegFile|Mux0~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux0~20 .lut_mask = 16'hFC0C;
defparam \RegFile|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N6
cycloneive_lcell_comb \RiscALU|ShiftRight1~56 (
// Equation(s):
// \RiscALU|ShiftRight1~56_combout  = (\RiscALU|ShiftRight0~73_combout ) # ((\RegFile|Mux0~20_combout  & ((\ALU_in1[2]~32_combout ) # (\ALU_in1[3]~34_combout ))))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\RiscALU|ShiftRight0~73_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~56_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~56 .lut_mask = 16'hFFC8;
defparam \RiscALU|ShiftRight1~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N24
cycloneive_lcell_comb \RiscALU|ShiftRight0~55 (
// Equation(s):
// \RiscALU|ShiftRight0~55_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~21_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight0~25_combout ))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(gnd),
	.datac(\RiscALU|ShiftRight0~25_combout ),
	.datad(\RiscALU|ShiftRight0~21_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~55_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~55 .lut_mask = 16'hFA50;
defparam \RiscALU|ShiftRight0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N4
cycloneive_lcell_comb \RiscALU|ShiftRight0~57 (
// Equation(s):
// \RiscALU|ShiftRight0~57_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight0~28_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~11_combout )))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(\RiscALU|ShiftRight0~28_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftRight0~11_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~57_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~57 .lut_mask = 16'hDD88;
defparam \RiscALU|ShiftRight0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N24
cycloneive_lcell_comb \RiscALU|out[12]~123 (
// Equation(s):
// \RiscALU|out[12]~123_combout  = (\ALU_in1[4]~4_combout  & (((\RiscALU|ShiftRight0~73_combout ) # (\RiscALU|out[13]~100_combout )))) # (!\ALU_in1[4]~4_combout  & (\RiscALU|ShiftRight0~57_combout  & ((!\RiscALU|out[13]~100_combout ))))

	.dataa(\RiscALU|ShiftRight0~57_combout ),
	.datab(\ALU_in1[4]~4_combout ),
	.datac(\RiscALU|ShiftRight0~73_combout ),
	.datad(\RiscALU|out[13]~100_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[12]~123_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[12]~123 .lut_mask = 16'hCCE2;
defparam \RiscALU|out[12]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N14
cycloneive_lcell_comb \RiscALU|out[12]~124 (
// Equation(s):
// \RiscALU|out[12]~124_combout  = (\RiscALU|out[13]~100_combout  & ((\RiscALU|out[12]~123_combout  & (\RiscALU|ShiftRight1~56_combout )) # (!\RiscALU|out[12]~123_combout  & ((\RiscALU|ShiftRight0~55_combout ))))) # (!\RiscALU|out[13]~100_combout  & 
// (((\RiscALU|out[12]~123_combout ))))

	.dataa(\RiscALU|ShiftRight1~56_combout ),
	.datab(\RiscALU|ShiftRight0~55_combout ),
	.datac(\RiscALU|out[13]~100_combout ),
	.datad(\RiscALU|out[12]~123_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[12]~124_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[12]~124 .lut_mask = 16'hAFC0;
defparam \RiscALU|out[12]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N10
cycloneive_lcell_comb \RiscALU|out~125 (
// Equation(s):
// \RiscALU|out~125_combout  = \RegFile|Mux19~20_combout  $ (((opcode[5] & ((\ALU_in1[12]~11_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\ALU_in1[12]~11_combout ),
	.datac(opcode[5]),
	.datad(\RegFile|Mux19~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~125_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~125 .lut_mask = 16'h35CA;
defparam \RiscALU|out~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N12
cycloneive_lcell_comb \RiscALU|out[12]~126 (
// Equation(s):
// \RiscALU|out[12]~126_combout  = (funct3[0] & ((\RiscALU|out[12]~124_combout ) # ((funct3[1])))) # (!funct3[0] & (((!funct3[1] & \RiscALU|out~125_combout ))))

	.dataa(\RiscALU|out[12]~124_combout ),
	.datab(funct3[0]),
	.datac(funct3[1]),
	.datad(\RiscALU|out~125_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[12]~126_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[12]~126 .lut_mask = 16'hCBC8;
defparam \RiscALU|out[12]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N2
cycloneive_lcell_comb \RiscALU|a~18 (
// Equation(s):
// \RiscALU|a~18_combout  = (opcode[5] & ((\ALU_in1[12]~11_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(gnd),
	.datac(opcode[5]),
	.datad(\ALU_in1[12]~11_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~18_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~18 .lut_mask = 16'hFA0A;
defparam \RiscALU|a~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N30
cycloneive_lcell_comb \RiscALU|out[12]~127 (
// Equation(s):
// \RiscALU|out[12]~127_combout  = (\RiscALU|out[12]~126_combout  & (((\RegFile|Mux19~20_combout  & \RiscALU|a~18_combout )) # (!funct3[1]))) # (!\RiscALU|out[12]~126_combout  & (funct3[1] & ((\RegFile|Mux19~20_combout ) # (\RiscALU|a~18_combout ))))

	.dataa(\RiscALU|out[12]~126_combout ),
	.datab(\RegFile|Mux19~20_combout ),
	.datac(funct3[1]),
	.datad(\RiscALU|a~18_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[12]~127_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[12]~127 .lut_mask = 16'hDA4A;
defparam \RiscALU|out[12]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N24
cycloneive_lcell_comb \RiscALU|out[12]~262 (
// Equation(s):
// \RiscALU|out[12]~262_combout  = (funct3[0] & (\RiscALU|out[28]~122_combout  & ((!\ALU_in1[4]~4_combout )))) # (!funct3[0] & (((\RiscALU|Add0~39_combout ))))

	.dataa(\RiscALU|out[28]~122_combout ),
	.datab(\RiscALU|Add0~39_combout ),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|out[12]~262_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[12]~262 .lut_mask = 16'h0ACC;
defparam \RiscALU|out[12]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N28
cycloneive_lcell_comb \RiscALU|out[12]~128 (
// Equation(s):
// \RiscALU|out[12]~128_combout  = (\RiscALU|out[12]~127_combout  & ((\RiscALU|Mux30~3_combout ) # ((\RiscALU|Mux15~0_combout  & \RiscALU|out[12]~262_combout )))) # (!\RiscALU|out[12]~127_combout  & (\RiscALU|Mux15~0_combout  & ((\RiscALU|out[12]~262_combout 
// ))))

	.dataa(\RiscALU|out[12]~127_combout ),
	.datab(\RiscALU|Mux15~0_combout ),
	.datac(\RiscALU|Mux30~3_combout ),
	.datad(\RiscALU|out[12]~262_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[12]~128_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[12]~128 .lut_mask = 16'hECA0;
defparam \RiscALU|out[12]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N10
cycloneive_lcell_comb \writeData~58 (
// Equation(s):
// \writeData~58_combout  = (\writeData~56_combout  & ((\writeData~55_combout  & (\Add4~0_combout )) # (!\writeData~55_combout  & ((funct3[0]))))) # (!\writeData~56_combout  & (((\writeData~55_combout ))))

	.dataa(\Add4~0_combout ),
	.datab(\writeData~56_combout ),
	.datac(funct3[0]),
	.datad(\writeData~55_combout ),
	.cin(gnd),
	.combout(\writeData~58_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~58 .lut_mask = 16'hBBC0;
defparam \writeData~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N18
cycloneive_lcell_comb \writeData~59 (
// Equation(s):
// \writeData~59_combout  = (\writeData~58_combout  & ((\RiscRam|altsyncram_component|auto_generated|q_a [12]) # ((!\writeData~57_combout )))) # (!\writeData~58_combout  & (((\writeData~57_combout  & \RiscRam|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\writeData~58_combout ),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [12]),
	.datac(\writeData~57_combout ),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\writeData~59_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~59 .lut_mask = 16'hDA8A;
defparam \writeData~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N12
cycloneive_lcell_comb \writeData~60 (
// Equation(s):
// \writeData~60_combout  = (\WideOr22~3_combout  & ((\writeData~136_combout  & (\writeData~59_combout )) # (!\writeData~136_combout  & ((\Add3~24_combout )))))

	.dataa(\WideOr22~3_combout ),
	.datab(\writeData~59_combout ),
	.datac(\writeData~136_combout ),
	.datad(\Add3~24_combout ),
	.cin(gnd),
	.combout(\writeData~60_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~60 .lut_mask = 16'h8A80;
defparam \writeData~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N14
cycloneive_lcell_comb \writeData~61 (
// Equation(s):
// \writeData~61_combout  = (\writeData~60_combout ) # ((\RiscALU|out[12]~128_combout  & !\WideOr22~3_combout ))

	.dataa(gnd),
	.datab(\RiscALU|out[12]~128_combout ),
	.datac(\WideOr22~3_combout ),
	.datad(\writeData~60_combout ),
	.cin(gnd),
	.combout(\writeData~61_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~61 .lut_mask = 16'hFF0C;
defparam \writeData~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y39_N7
dffeas \RegFile|regs[8][12] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~61_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][12] .is_wysiwyg = "true";
defparam \RegFile|regs[8][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N6
cycloneive_lcell_comb \RegFile|Mux19~10 (
// Equation(s):
// \RegFile|Mux19~10_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|regs[10][12]~q ))) # (!readReg1[1] & (\RegFile|regs[8][12]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[8][12]~q ),
	.datad(\RegFile|regs[10][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~10 .lut_mask = 16'hDC98;
defparam \RegFile|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N6
cycloneive_lcell_comb \RegFile|Mux19~11 (
// Equation(s):
// \RegFile|Mux19~11_combout  = (\RegFile|Mux19~10_combout  & (((\RegFile|regs[11][12]~q )) # (!readReg1[0]))) # (!\RegFile|Mux19~10_combout  & (readReg1[0] & ((\RegFile|regs[9][12]~q ))))

	.dataa(\RegFile|Mux19~10_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][12]~q ),
	.datad(\RegFile|regs[9][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~11 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N24
cycloneive_lcell_comb \RegFile|Mux19~17 (
// Equation(s):
// \RegFile|Mux19~17_combout  = (readReg1[0] & ((\RegFile|regs[13][12]~q ) # ((readReg1[1])))) # (!readReg1[0] & (((\RegFile|regs[12][12]~q  & !readReg1[1]))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[13][12]~q ),
	.datac(\RegFile|regs[12][12]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~17 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N24
cycloneive_lcell_comb \RegFile|Mux19~18 (
// Equation(s):
// \RegFile|Mux19~18_combout  = (\RegFile|Mux19~17_combout  & ((\RegFile|regs[15][12]~q ) # ((!readReg1[1])))) # (!\RegFile|Mux19~17_combout  & (((\RegFile|regs[14][12]~q  & readReg1[1]))))

	.dataa(\RegFile|regs[15][12]~q ),
	.datab(\RegFile|Mux19~17_combout ),
	.datac(\RegFile|regs[14][12]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~18 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N18
cycloneive_lcell_comb \RegFile|Mux19~14 (
// Equation(s):
// \RegFile|Mux19~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][12]~q ))) # (!readReg1[1] & (\RegFile|regs[1][12]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[1][12]~q ),
	.datad(\RegFile|regs[3][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~14 .lut_mask = 16'hA820;
defparam \RegFile|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N12
cycloneive_lcell_comb \RegFile|Mux19~15 (
// Equation(s):
// \RegFile|Mux19~15_combout  = (\RegFile|Mux19~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][12]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][12]~q ),
	.datad(\RegFile|Mux19~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N14
cycloneive_lcell_comb \RegFile|Mux19~12 (
// Equation(s):
// \RegFile|Mux19~12_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[5][12]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[4][12]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[4][12]~q ),
	.datad(\RegFile|regs[5][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~12 .lut_mask = 16'hBA98;
defparam \RegFile|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N2
cycloneive_lcell_comb \RegFile|Mux19~13 (
// Equation(s):
// \RegFile|Mux19~13_combout  = (\RegFile|Mux19~12_combout  & (((\RegFile|regs[7][12]~q )) # (!readReg1[1]))) # (!\RegFile|Mux19~12_combout  & (readReg1[1] & ((\RegFile|regs[6][12]~q ))))

	.dataa(\RegFile|Mux19~12_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][12]~q ),
	.datad(\RegFile|regs[6][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~13 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N24
cycloneive_lcell_comb \RegFile|Mux19~16 (
// Equation(s):
// \RegFile|Mux19~16_combout  = (readReg1[2] & (((\RegFile|Mux19~13_combout ) # (readReg1[3])))) # (!readReg1[2] & (\RegFile|Mux19~15_combout  & ((!readReg1[3]))))

	.dataa(\RegFile|Mux19~15_combout ),
	.datab(\RegFile|Mux19~13_combout ),
	.datac(readReg1[2]),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~16 .lut_mask = 16'hF0CA;
defparam \RegFile|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N10
cycloneive_lcell_comb \RegFile|Mux19~19 (
// Equation(s):
// \RegFile|Mux19~19_combout  = (readReg1[3] & ((\RegFile|Mux19~16_combout  & ((\RegFile|Mux19~18_combout ))) # (!\RegFile|Mux19~16_combout  & (\RegFile|Mux19~11_combout )))) # (!readReg1[3] & (((\RegFile|Mux19~16_combout ))))

	.dataa(\RegFile|Mux19~11_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|Mux19~18_combout ),
	.datad(\RegFile|Mux19~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~19 .lut_mask = 16'hF388;
defparam \RegFile|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N10
cycloneive_lcell_comb \RegFile|Mux19~0 (
// Equation(s):
// \RegFile|Mux19~0_combout  = (readReg1[2] & ((\RegFile|regs[21][12]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[17][12]~q  & !readReg1[3]))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[21][12]~q ),
	.datac(\RegFile|regs[17][12]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~0 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N12
cycloneive_lcell_comb \RegFile|Mux19~1 (
// Equation(s):
// \RegFile|Mux19~1_combout  = (readReg1[3] & ((\RegFile|Mux19~0_combout  & ((\RegFile|regs[29][12]~q ))) # (!\RegFile|Mux19~0_combout  & (\RegFile|regs[25][12]~q )))) # (!readReg1[3] & (((\RegFile|Mux19~0_combout ))))

	.dataa(\RegFile|regs[25][12]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[29][12]~q ),
	.datad(\RegFile|Mux19~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~1 .lut_mask = 16'hF388;
defparam \RegFile|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N10
cycloneive_lcell_comb \RegFile|Mux19~2 (
// Equation(s):
// \RegFile|Mux19~2_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[26][12]~q ))) # (!readReg1[3] & (\RegFile|regs[18][12]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[18][12]~q ),
	.datad(\RegFile|regs[26][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N26
cycloneive_lcell_comb \RegFile|Mux19~3 (
// Equation(s):
// \RegFile|Mux19~3_combout  = (readReg1[2] & ((\RegFile|Mux19~2_combout  & ((\RegFile|regs[30][12]~q ))) # (!\RegFile|Mux19~2_combout  & (\RegFile|regs[22][12]~q )))) # (!readReg1[2] & (((\RegFile|Mux19~2_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[22][12]~q ),
	.datac(\RegFile|regs[30][12]~q ),
	.datad(\RegFile|Mux19~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~3 .lut_mask = 16'hF588;
defparam \RegFile|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N6
cycloneive_lcell_comb \RegFile|Mux19~4 (
// Equation(s):
// \RegFile|Mux19~4_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[24][12]~q ))) # (!readReg1[3] & (\RegFile|regs[16][12]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][12]~q ),
	.datad(\RegFile|regs[24][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~4 .lut_mask = 16'hDC98;
defparam \RegFile|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N0
cycloneive_lcell_comb \RegFile|Mux19~5 (
// Equation(s):
// \RegFile|Mux19~5_combout  = (\RegFile|Mux19~4_combout  & (((\RegFile|regs[28][12]~q )) # (!readReg1[2]))) # (!\RegFile|Mux19~4_combout  & (readReg1[2] & ((\RegFile|regs[20][12]~q ))))

	.dataa(\RegFile|Mux19~4_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[28][12]~q ),
	.datad(\RegFile|regs[20][12]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~5 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N28
cycloneive_lcell_comb \RegFile|Mux19~6 (
// Equation(s):
// \RegFile|Mux19~6_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & (\RegFile|Mux19~3_combout )) # (!readReg1[1] & ((\RegFile|Mux19~5_combout )))))

	.dataa(\RegFile|Mux19~3_combout ),
	.datab(readReg1[0]),
	.datac(readReg1[1]),
	.datad(\RegFile|Mux19~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~6 .lut_mask = 16'hE3E0;
defparam \RegFile|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N22
cycloneive_lcell_comb \RegFile|Mux19~7 (
// Equation(s):
// \RegFile|Mux19~7_combout  = (readReg1[2] & ((\RegFile|regs[23][12]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[19][12]~q  & !readReg1[3]))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[23][12]~q ),
	.datac(\RegFile|regs[19][12]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~7 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N2
cycloneive_lcell_comb \RegFile|Mux19~8 (
// Equation(s):
// \RegFile|Mux19~8_combout  = (readReg1[3] & ((\RegFile|Mux19~7_combout  & ((\RegFile|regs[31][12]~q ))) # (!\RegFile|Mux19~7_combout  & (\RegFile|regs[27][12]~q )))) # (!readReg1[3] & (((\RegFile|Mux19~7_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[27][12]~q ),
	.datac(\RegFile|regs[31][12]~q ),
	.datad(\RegFile|Mux19~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~8 .lut_mask = 16'hF588;
defparam \RegFile|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N30
cycloneive_lcell_comb \RegFile|Mux19~9 (
// Equation(s):
// \RegFile|Mux19~9_combout  = (\RegFile|Mux19~6_combout  & (((\RegFile|Mux19~8_combout ) # (!readReg1[0])))) # (!\RegFile|Mux19~6_combout  & (\RegFile|Mux19~1_combout  & ((readReg1[0]))))

	.dataa(\RegFile|Mux19~1_combout ),
	.datab(\RegFile|Mux19~6_combout ),
	.datac(\RegFile|Mux19~8_combout ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~9 .lut_mask = 16'hE2CC;
defparam \RegFile|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N26
cycloneive_lcell_comb \RegFile|Mux19~20 (
// Equation(s):
// \RegFile|Mux19~20_combout  = (readReg1[4] & ((\RegFile|Mux19~9_combout ))) # (!readReg1[4] & (\RegFile|Mux19~19_combout ))

	.dataa(readReg1[4]),
	.datab(gnd),
	.datac(\RegFile|Mux19~19_combout ),
	.datad(\RegFile|Mux19~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux19~20 .lut_mask = 16'hFA50;
defparam \RegFile|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N22
cycloneive_lcell_comb \RiscALU|ShiftLeft0~51 (
// Equation(s):
// \RiscALU|ShiftLeft0~51_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux19~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux17~20_combout )))

	.dataa(\RegFile|Mux19~20_combout ),
	.datab(\RegFile|Mux17~20_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~51_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~51 .lut_mask = 16'hACAC;
defparam \RiscALU|ShiftLeft0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N12
cycloneive_lcell_comb \RiscALU|ShiftLeft0~57 (
// Equation(s):
// \RiscALU|ShiftLeft0~57_combout  = (\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~51_combout )) # (!\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~56_combout )))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RiscALU|ShiftLeft0~51_combout ),
	.datad(\RiscALU|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~57_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~57 .lut_mask = 16'hF3C0;
defparam \RiscALU|ShiftLeft0~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N28
cycloneive_lcell_comb \RiscALU|ShiftLeft0~71 (
// Equation(s):
// \RiscALU|ShiftLeft0~71_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~57_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~70_combout )))

	.dataa(gnd),
	.datab(\RiscALU|ShiftLeft0~57_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~70_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~71_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~71 .lut_mask = 16'hCFC0;
defparam \RiscALU|ShiftLeft0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N12
cycloneive_lcell_comb \RiscALU|out[27]~227 (
// Equation(s):
// \RiscALU|out[27]~227_combout  = (\RiscALU|out[25]~202_combout  & (((\RiscALU|out[7]~67_combout )))) # (!\RiscALU|out[25]~202_combout  & ((\RiscALU|out[7]~67_combout  & (\RiscALU|ShiftLeft0~71_combout )) # (!\RiscALU|out[7]~67_combout  & 
// ((\RiscALU|ShiftLeft0~94_combout )))))

	.dataa(\RiscALU|out[25]~202_combout ),
	.datab(\RiscALU|ShiftLeft0~71_combout ),
	.datac(\RiscALU|ShiftLeft0~94_combout ),
	.datad(\RiscALU|out[7]~67_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[27]~227_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[27]~227 .lut_mask = 16'hEE50;
defparam \RiscALU|out[27]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y45_N22
cycloneive_lcell_comb \RiscALU|out[27]~228 (
// Equation(s):
// \RiscALU|out[27]~228_combout  = (\RiscALU|out[25]~202_combout  & ((\RiscALU|out[27]~227_combout  & ((\RiscALU|ShiftLeft0~41_combout ))) # (!\RiscALU|out[27]~227_combout  & (\RiscALU|ShiftLeft0~83_combout )))) # (!\RiscALU|out[25]~202_combout  & 
// (((\RiscALU|out[27]~227_combout ))))

	.dataa(\RiscALU|out[25]~202_combout ),
	.datab(\RiscALU|ShiftLeft0~83_combout ),
	.datac(\RiscALU|ShiftLeft0~41_combout ),
	.datad(\RiscALU|out[27]~227_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[27]~228_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[27]~228 .lut_mask = 16'hF588;
defparam \RiscALU|out[27]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N30
cycloneive_lcell_comb \RiscALU|ShiftRight1~34 (
// Equation(s):
// \RiscALU|ShiftRight1~34_combout  = (!\ALU_in1[1]~3_combout  & ((\ALU_in1[0]~1_combout  & (\RegFile|Mux3~20_combout )) # (!\ALU_in1[0]~1_combout  & ((\RegFile|Mux4~20_combout )))))

	.dataa(\RegFile|Mux3~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RegFile|Mux4~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~34_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~34 .lut_mask = 16'h2320;
defparam \RiscALU|ShiftRight1~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N8
cycloneive_lcell_comb \RiscALU|ShiftRight1~35 (
// Equation(s):
// \RiscALU|ShiftRight1~35_combout  = (\RiscALU|ShiftRight1~34_combout ) # ((\ALU_in1[1]~3_combout  & \RiscALU|ShiftRight1~11_combout ))

	.dataa(\RiscALU|ShiftRight1~34_combout ),
	.datab(gnd),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RiscALU|ShiftRight1~11_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~35_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~35 .lut_mask = 16'hFAAA;
defparam \RiscALU|ShiftRight1~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N22
cycloneive_lcell_comb \RiscALU|ShiftRight1~55 (
// Equation(s):
// \RiscALU|ShiftRight1~55_combout  = (\ALU_in1[3]~34_combout  & (\RegFile|Mux0~20_combout )) # (!\ALU_in1[3]~34_combout  & ((\ALU_in1[2]~32_combout  & (\RegFile|Mux0~20_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight1~35_combout )))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(\RiscALU|ShiftRight1~35_combout ),
	.datad(\ALU_in1[2]~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~55_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~55 .lut_mask = 16'hCCD8;
defparam \RiscALU|ShiftRight1~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N24
cycloneive_lcell_comb \RiscALU|out~229 (
// Equation(s):
// \RiscALU|out~229_combout  = \RegFile|Mux4~20_combout  $ (((opcode[5] & (\ALU_in1[27]~26_combout )) # (!opcode[5] & ((\ALU_in1[11]~10_combout )))))

	.dataa(opcode[5]),
	.datab(\ALU_in1[27]~26_combout ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\RegFile|Mux4~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~229_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~229 .lut_mask = 16'h27D8;
defparam \RiscALU|out~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N22
cycloneive_lcell_comb \RiscALU|ShiftRight0~71 (
// Equation(s):
// \RiscALU|ShiftRight0~71_combout  = (!\ALU_in1[3]~34_combout  & (\ALU_in1[2]~32_combout  & (!\ALU_in1[0]~1_combout  & !\ALU_in1[1]~3_combout )))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~71_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~71 .lut_mask = 16'h0004;
defparam \RiscALU|ShiftRight0~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N0
cycloneive_lcell_comb \RiscALU|ShiftRight0~72 (
// Equation(s):
// \RiscALU|ShiftRight0~72_combout  = (\RiscALU|ShiftRight0~71_combout  & ((\RegFile|Mux0~20_combout ) # ((\RiscALU|ShiftRight0~45_combout  & \RiscALU|ShiftRight1~35_combout )))) # (!\RiscALU|ShiftRight0~71_combout  & (((\RiscALU|ShiftRight0~45_combout  & 
// \RiscALU|ShiftRight1~35_combout ))))

	.dataa(\RiscALU|ShiftRight0~71_combout ),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(\RiscALU|ShiftRight0~45_combout ),
	.datad(\RiscALU|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~72_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~72 .lut_mask = 16'hF888;
defparam \RiscALU|ShiftRight0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N10
cycloneive_lcell_comb \RiscALU|out[27]~230 (
// Equation(s):
// \RiscALU|out[27]~230_combout  = (\RiscALU|out[22]~154_combout  & ((\RiscALU|out[22]~155_combout  & ((\RiscALU|ShiftRight0~72_combout ))) # (!\RiscALU|out[22]~155_combout  & (\RiscALU|out~229_combout )))) # (!\RiscALU|out[22]~154_combout  & 
// (((!\RiscALU|out[22]~155_combout ))))

	.dataa(\RiscALU|out~229_combout ),
	.datab(\RiscALU|out[22]~154_combout ),
	.datac(\RiscALU|out[22]~155_combout ),
	.datad(\RiscALU|ShiftRight0~72_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[27]~230_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[27]~230 .lut_mask = 16'hCB0B;
defparam \RiscALU|out[27]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N20
cycloneive_lcell_comb \RiscALU|out[27]~231 (
// Equation(s):
// \RiscALU|out[27]~231_combout  = (\RiscALU|out[22]~152_combout  & ((\RiscALU|out[27]~230_combout  & (\RiscALU|ShiftRight1~55_combout )) # (!\RiscALU|out[27]~230_combout  & ((\RegFile|Mux0~20_combout ))))) # (!\RiscALU|out[22]~152_combout  & 
// (((\RiscALU|out[27]~230_combout ))))

	.dataa(\RiscALU|ShiftRight1~55_combout ),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(\RiscALU|out[22]~152_combout ),
	.datad(\RiscALU|out[27]~230_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[27]~231_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[27]~231 .lut_mask = 16'hAFC0;
defparam \RiscALU|out[27]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y44_N26
cycloneive_lcell_comb \RiscALU|out[27]~232 (
// Equation(s):
// \RiscALU|out[27]~232_combout  = (funct3[1] & (((\RiscALU|out[3]~51_combout )))) # (!funct3[1] & ((\RiscALU|out[3]~51_combout  & ((\RiscALU|out[27]~231_combout ))) # (!\RiscALU|out[3]~51_combout  & (\RiscALU|Add0~84_combout ))))

	.dataa(funct3[1]),
	.datab(\RiscALU|Add0~84_combout ),
	.datac(\RiscALU|out[3]~51_combout ),
	.datad(\RiscALU|out[27]~231_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[27]~232_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[27]~232 .lut_mask = 16'hF4A4;
defparam \RiscALU|out[27]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N12
cycloneive_lcell_comb \RiscALU|a~3 (
// Equation(s):
// \RiscALU|a~3_combout  = (opcode[5] & ((\ALU_in1[27]~26_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(opcode[5]),
	.datab(gnd),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[27]~26_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~3_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~3 .lut_mask = 16'hFA50;
defparam \RiscALU|a~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N10
cycloneive_lcell_comb \RiscALU|out[27]~233 (
// Equation(s):
// \RiscALU|out[27]~233_combout  = (\RiscALU|out[27]~232_combout  & (((\RiscALU|a~3_combout  & \RegFile|Mux4~20_combout )) # (!\RiscALU|out[3]~53_combout ))) # (!\RiscALU|out[27]~232_combout  & (\RiscALU|out[3]~53_combout  & ((\RiscALU|a~3_combout ) # 
// (\RegFile|Mux4~20_combout ))))

	.dataa(\RiscALU|out[27]~232_combout ),
	.datab(\RiscALU|a~3_combout ),
	.datac(\RiscALU|out[3]~53_combout ),
	.datad(\RegFile|Mux4~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[27]~233_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[27]~233 .lut_mask = 16'hDA4A;
defparam \RiscALU|out[27]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N24
cycloneive_lcell_comb \update~56 (
// Equation(s):
// \update~56_combout  = (\RiscALU|out[3]~55_combout  & (\RiscALU|out[27]~228_combout )) # (!\RiscALU|out[3]~55_combout  & ((\RiscALU|out[27]~233_combout )))

	.dataa(\RiscALU|out[27]~228_combout ),
	.datab(gnd),
	.datac(\RiscALU|out[3]~55_combout ),
	.datad(\RiscALU|out[27]~233_combout ),
	.cin(gnd),
	.combout(\update~56_combout ),
	.cout());
// synopsys translate_off
defparam \update~56 .lut_mask = 16'hAFA0;
defparam \update~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N26
cycloneive_lcell_comb \update~57 (
// Equation(s):
// \update~57_combout  = (\update~44_combout ) # ((\update~45_combout  & \update~56_combout ))

	.dataa(\update~44_combout ),
	.datab(\update~45_combout ),
	.datac(gnd),
	.datad(\update~56_combout ),
	.cin(gnd),
	.combout(\update~57_combout ),
	.cout());
// synopsys translate_off
defparam \update~57 .lut_mask = 16'hEEAA;
defparam \update~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N23
dffeas \PC[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[27]~86_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[27]~reg0 .is_wysiwyg = "true";
defparam \PC[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N10
cycloneive_lcell_comb \writeData~118 (
// Equation(s):
// \writeData~118_combout  = (\writeData~70_combout  & ((\writeData~82_combout  & ((\ins[27]~reg0_q ))) # (!\writeData~82_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [27])))) # (!\writeData~70_combout  & (((\writeData~82_combout ))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [27]),
	.datab(\writeData~70_combout ),
	.datac(\writeData~82_combout ),
	.datad(\ins[27]~reg0_q ),
	.cin(gnd),
	.combout(\writeData~118_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~118 .lut_mask = 16'hF838;
defparam \writeData~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N4
cycloneive_lcell_comb \RiscALU|out[27]~234 (
// Equation(s):
// \RiscALU|out[27]~234_combout  = (!\Decoder2~1_combout  & ((\RiscALU|out[3]~55_combout  & ((\RiscALU|out[27]~228_combout ))) # (!\RiscALU|out[3]~55_combout  & (\RiscALU|out[27]~233_combout ))))

	.dataa(\Decoder2~1_combout ),
	.datab(\RiscALU|out[27]~233_combout ),
	.datac(\RiscALU|out[3]~55_combout ),
	.datad(\RiscALU|out[27]~228_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[27]~234_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[27]~234 .lut_mask = 16'h5404;
defparam \RiscALU|out[27]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N4
cycloneive_lcell_comb \writeData~119 (
// Equation(s):
// \writeData~119_combout  = (\writeData~74_combout  & (((\RiscALU|out[27]~234_combout ) # (!\writeData~75_combout )))) # (!\writeData~74_combout  & (\writeData~118_combout  & ((\writeData~75_combout ))))

	.dataa(\writeData~118_combout ),
	.datab(\writeData~74_combout ),
	.datac(\RiscALU|out[27]~234_combout ),
	.datad(\writeData~75_combout ),
	.cin(gnd),
	.combout(\writeData~119_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~119 .lut_mask = 16'hE2CC;
defparam \writeData~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N4
cycloneive_lcell_comb \writeData~120 (
// Equation(s):
// \writeData~120_combout  = (\writeData~137_combout  & (((\writeData~119_combout )))) # (!\writeData~137_combout  & ((\writeData~119_combout  & ((\Add3~54_combout ))) # (!\writeData~119_combout  & (\Add4~30_combout ))))

	.dataa(\Add4~30_combout ),
	.datab(\writeData~137_combout ),
	.datac(\writeData~119_combout ),
	.datad(\Add3~54_combout ),
	.cin(gnd),
	.combout(\writeData~120_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~120 .lut_mask = 16'hF2C2;
defparam \writeData~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N3
dffeas \RegFile|regs[22][27] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~120_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][27] .is_wysiwyg = "true";
defparam \RegFile|regs[22][27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N2
cycloneive_lcell_comb \RegFile|Mux36~2 (
// Equation(s):
// \RegFile|Mux36~2_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[22][27]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[18][27]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[22][27]~q ),
	.datad(\RegFile|regs[18][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N12
cycloneive_lcell_comb \RegFile|Mux36~3 (
// Equation(s):
// \RegFile|Mux36~3_combout  = (\RegFile|Mux36~2_combout  & (((\RegFile|regs[30][27]~q )) # (!readReg2[3]))) # (!\RegFile|Mux36~2_combout  & (readReg2[3] & (\RegFile|regs[26][27]~q )))

	.dataa(\RegFile|Mux36~2_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[26][27]~q ),
	.datad(\RegFile|regs[30][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~3 .lut_mask = 16'hEA62;
defparam \RegFile|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N30
cycloneive_lcell_comb \RegFile|Mux36~4 (
// Equation(s):
// \RegFile|Mux36~4_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[20][27]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[16][27]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[20][27]~q ),
	.datad(\RegFile|regs[16][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~4 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N10
cycloneive_lcell_comb \RegFile|Mux36~5 (
// Equation(s):
// \RegFile|Mux36~5_combout  = (\RegFile|Mux36~4_combout  & (((\RegFile|regs[28][27]~q )) # (!readReg2[3]))) # (!\RegFile|Mux36~4_combout  & (readReg2[3] & (\RegFile|regs[24][27]~q )))

	.dataa(\RegFile|Mux36~4_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[24][27]~q ),
	.datad(\RegFile|regs[28][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~5 .lut_mask = 16'hEA62;
defparam \RegFile|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N16
cycloneive_lcell_comb \RegFile|Mux36~6 (
// Equation(s):
// \RegFile|Mux36~6_combout  = (readReg2[1] & ((\RegFile|Mux36~3_combout ) # ((readReg2[0])))) # (!readReg2[1] & (((\RegFile|Mux36~5_combout  & !readReg2[0]))))

	.dataa(\RegFile|Mux36~3_combout ),
	.datab(\RegFile|Mux36~5_combout ),
	.datac(readReg2[1]),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~6 .lut_mask = 16'hF0AC;
defparam \RegFile|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N28
cycloneive_lcell_comb \RegFile|Mux36~0 (
// Equation(s):
// \RegFile|Mux36~0_combout  = (readReg2[3] & (((\RegFile|regs[25][27]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[17][27]~q  & ((!readReg2[2]))))

	.dataa(\RegFile|regs[17][27]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[25][27]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~0 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N22
cycloneive_lcell_comb \RegFile|Mux36~1 (
// Equation(s):
// \RegFile|Mux36~1_combout  = (readReg2[2] & ((\RegFile|Mux36~0_combout  & (\RegFile|regs[29][27]~q )) # (!\RegFile|Mux36~0_combout  & ((\RegFile|regs[21][27]~q ))))) # (!readReg2[2] & (((\RegFile|Mux36~0_combout ))))

	.dataa(\RegFile|regs[29][27]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][27]~q ),
	.datad(\RegFile|Mux36~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~1 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y32_N24
cycloneive_lcell_comb \RegFile|Mux36~7 (
// Equation(s):
// \RegFile|Mux36~7_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[27][27]~q ))) # (!readReg2[3] & (\RegFile|regs[19][27]~q ))))

	.dataa(\RegFile|regs[19][27]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[27][27]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~7 .lut_mask = 16'hFC22;
defparam \RegFile|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y30_N24
cycloneive_lcell_comb \RegFile|Mux36~8 (
// Equation(s):
// \RegFile|Mux36~8_combout  = (readReg2[2] & ((\RegFile|Mux36~7_combout  & ((\RegFile|regs[31][27]~q ))) # (!\RegFile|Mux36~7_combout  & (\RegFile|regs[23][27]~q )))) # (!readReg2[2] & (\RegFile|Mux36~7_combout ))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux36~7_combout ),
	.datac(\RegFile|regs[23][27]~q ),
	.datad(\RegFile|regs[31][27]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~8 .lut_mask = 16'hEC64;
defparam \RegFile|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N26
cycloneive_lcell_comb \RegFile|Mux36~9 (
// Equation(s):
// \RegFile|Mux36~9_combout  = (readReg2[0] & ((\RegFile|Mux36~6_combout  & ((\RegFile|Mux36~8_combout ))) # (!\RegFile|Mux36~6_combout  & (\RegFile|Mux36~1_combout )))) # (!readReg2[0] & (\RegFile|Mux36~6_combout ))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux36~6_combout ),
	.datac(\RegFile|Mux36~1_combout ),
	.datad(\RegFile|Mux36~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~9 .lut_mask = 16'hEC64;
defparam \RegFile|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N6
cycloneive_lcell_comb \RegFile|Mux36~20 (
// Equation(s):
// \RegFile|Mux36~20_combout  = (readReg2[4] & (\RegFile|Mux36~9_combout )) # (!readReg2[4] & ((\RegFile|Mux36~19_combout )))

	.dataa(\RegFile|Mux36~9_combout ),
	.datab(\RegFile|Mux36~19_combout ),
	.datac(gnd),
	.datad(readReg2[4]),
	.cin(gnd),
	.combout(\RegFile|Mux36~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux36~20 .lut_mask = 16'hAACC;
defparam \RegFile|Mux36~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N20
cycloneive_lcell_comb \wrData[27]~27 (
// Equation(s):
// \wrData[27]~27_combout  = (!funct3[2] & (funct3[1] & (!funct3[0] & \RegFile|Mux36~20_combout )))

	.dataa(funct3[2]),
	.datab(funct3[1]),
	.datac(funct3[0]),
	.datad(\RegFile|Mux36~20_combout ),
	.cin(gnd),
	.combout(\wrData[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[27]~27 .lut_mask = 16'h0400;
defparam \wrData[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N27
dffeas \ins[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [26]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ins[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ins[26]~reg0 .is_wysiwyg = "true";
defparam \ins[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N20
cycloneive_lcell_comb \writeData~114 (
// Equation(s):
// \writeData~114_combout  = (\writeData~70_combout  & ((\RiscRam|altsyncram_component|auto_generated|q_a [26]) # ((\writeData~71_combout )))) # (!\writeData~70_combout  & (((\RiscRam|altsyncram_component|auto_generated|q_a [7] & !\writeData~71_combout ))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [26]),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.datac(\writeData~70_combout ),
	.datad(\writeData~71_combout ),
	.cin(gnd),
	.combout(\writeData~114_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~114 .lut_mask = 16'hF0AC;
defparam \writeData~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N6
cycloneive_lcell_comb \writeData~115 (
// Equation(s):
// \writeData~115_combout  = (\writeData~71_combout  & ((\writeData~114_combout  & ((\ins[26]~reg0_q ))) # (!\writeData~114_combout  & (\Mux0~0_combout )))) # (!\writeData~71_combout  & (((\writeData~114_combout ))))

	.dataa(\Mux0~0_combout ),
	.datab(\writeData~71_combout ),
	.datac(\ins[26]~reg0_q ),
	.datad(\writeData~114_combout ),
	.cin(gnd),
	.combout(\writeData~115_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~115 .lut_mask = 16'hF388;
defparam \writeData~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N24
cycloneive_lcell_comb \RiscALU|out[26]~226 (
// Equation(s):
// \RiscALU|out[26]~226_combout  = (!\Decoder2~1_combout  & ((\RiscALU|out[3]~55_combout  & ((\RiscALU|out[26]~220_combout ))) # (!\RiscALU|out[3]~55_combout  & (\RiscALU|out[26]~225_combout ))))

	.dataa(\RiscALU|out[26]~225_combout ),
	.datab(\RiscALU|out[26]~220_combout ),
	.datac(\Decoder2~1_combout ),
	.datad(\RiscALU|out[3]~55_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[26]~226_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[26]~226 .lut_mask = 16'h0C0A;
defparam \RiscALU|out[26]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N18
cycloneive_lcell_comb \writeData~116 (
// Equation(s):
// \writeData~116_combout  = (\writeData~75_combout  & ((\writeData~74_combout  & ((\RiscALU|out[26]~226_combout ))) # (!\writeData~74_combout  & (\writeData~115_combout )))) # (!\writeData~75_combout  & (((\writeData~74_combout ))))

	.dataa(\writeData~115_combout ),
	.datab(\RiscALU|out[26]~226_combout ),
	.datac(\writeData~75_combout ),
	.datad(\writeData~74_combout ),
	.cin(gnd),
	.combout(\writeData~116_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~116 .lut_mask = 16'hCFA0;
defparam \writeData~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N30
cycloneive_lcell_comb \writeData~117 (
// Equation(s):
// \writeData~117_combout  = (\writeData~116_combout  & (((\Add3~52_combout ) # (\writeData~137_combout )))) # (!\writeData~116_combout  & (\Add4~28_combout  & ((!\writeData~137_combout ))))

	.dataa(\writeData~116_combout ),
	.datab(\Add4~28_combout ),
	.datac(\Add3~52_combout ),
	.datad(\writeData~137_combout ),
	.cin(gnd),
	.combout(\writeData~117_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~117 .lut_mask = 16'hAAE4;
defparam \writeData~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X53_Y36_N21
dffeas \RegFile|regs[26][26] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~117_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][26] .is_wysiwyg = "true";
defparam \RegFile|regs[26][26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N20
cycloneive_lcell_comb \RegFile|Mux37~2 (
// Equation(s):
// \RegFile|Mux37~2_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[26][26]~q )) # (!readReg2[3] & ((\RegFile|regs[18][26]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[26][26]~q ),
	.datad(\RegFile|regs[18][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~2 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N24
cycloneive_lcell_comb \RegFile|Mux37~3 (
// Equation(s):
// \RegFile|Mux37~3_combout  = (\RegFile|Mux37~2_combout  & (((\RegFile|regs[30][26]~q )) # (!readReg2[2]))) # (!\RegFile|Mux37~2_combout  & (readReg2[2] & (\RegFile|regs[22][26]~q )))

	.dataa(\RegFile|Mux37~2_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[22][26]~q ),
	.datad(\RegFile|regs[30][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~3 .lut_mask = 16'hEA62;
defparam \RegFile|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N30
cycloneive_lcell_comb \RegFile|Mux37~4 (
// Equation(s):
// \RegFile|Mux37~4_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[24][26]~q )) # (!readReg2[3] & ((\RegFile|regs[16][26]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[24][26]~q ),
	.datad(\RegFile|regs[16][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~4 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N20
cycloneive_lcell_comb \RegFile|Mux37~5 (
// Equation(s):
// \RegFile|Mux37~5_combout  = (readReg2[2] & ((\RegFile|Mux37~4_combout  & (\RegFile|regs[28][26]~q )) # (!\RegFile|Mux37~4_combout  & ((\RegFile|regs[20][26]~q ))))) # (!readReg2[2] & (((\RegFile|Mux37~4_combout ))))

	.dataa(\RegFile|regs[28][26]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][26]~q ),
	.datad(\RegFile|Mux37~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~5 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y36_N8
cycloneive_lcell_comb \RegFile|Mux37~6 (
// Equation(s):
// \RegFile|Mux37~6_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & (\RegFile|Mux37~3_combout )) # (!readReg2[1] & ((\RegFile|Mux37~5_combout )))))

	.dataa(\RegFile|Mux37~3_combout ),
	.datab(readReg2[0]),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux37~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~6 .lut_mask = 16'hE3E0;
defparam \RegFile|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N4
cycloneive_lcell_comb \RegFile|Mux37~0 (
// Equation(s):
// \RegFile|Mux37~0_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[21][26]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[17][26]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[21][26]~q ),
	.datad(\RegFile|regs[17][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~0 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y33_N30
cycloneive_lcell_comb \RegFile|Mux37~1 (
// Equation(s):
// \RegFile|Mux37~1_combout  = (readReg2[3] & ((\RegFile|Mux37~0_combout  & ((\RegFile|regs[29][26]~q ))) # (!\RegFile|Mux37~0_combout  & (\RegFile|regs[25][26]~q )))) # (!readReg2[3] & (\RegFile|Mux37~0_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux37~0_combout ),
	.datac(\RegFile|regs[25][26]~q ),
	.datad(\RegFile|regs[29][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~1 .lut_mask = 16'hEC64;
defparam \RegFile|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N28
cycloneive_lcell_comb \RegFile|Mux37~7 (
// Equation(s):
// \RegFile|Mux37~7_combout  = (readReg2[2] & (((\RegFile|regs[23][26]~q ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|regs[19][26]~q  & ((!readReg2[3]))))

	.dataa(\RegFile|regs[19][26]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][26]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~7 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N2
cycloneive_lcell_comb \RegFile|Mux37~8 (
// Equation(s):
// \RegFile|Mux37~8_combout  = (\RegFile|Mux37~7_combout  & (((\RegFile|regs[31][26]~q )) # (!readReg2[3]))) # (!\RegFile|Mux37~7_combout  & (readReg2[3] & (\RegFile|regs[27][26]~q )))

	.dataa(\RegFile|Mux37~7_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][26]~q ),
	.datad(\RegFile|regs[31][26]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~8 .lut_mask = 16'hEA62;
defparam \RegFile|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N30
cycloneive_lcell_comb \RegFile|Mux37~9 (
// Equation(s):
// \RegFile|Mux37~9_combout  = (\RegFile|Mux37~6_combout  & (((\RegFile|Mux37~8_combout ) # (!readReg2[0])))) # (!\RegFile|Mux37~6_combout  & (\RegFile|Mux37~1_combout  & (readReg2[0])))

	.dataa(\RegFile|Mux37~6_combout ),
	.datab(\RegFile|Mux37~1_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux37~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~9 .lut_mask = 16'hEA4A;
defparam \RegFile|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N28
cycloneive_lcell_comb \RegFile|Mux37~20 (
// Equation(s):
// \RegFile|Mux37~20_combout  = (readReg2[4] & (\RegFile|Mux37~9_combout )) # (!readReg2[4] & ((\RegFile|Mux37~19_combout )))

	.dataa(gnd),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux37~9_combout ),
	.datad(\RegFile|Mux37~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux37~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux37~20 .lut_mask = 16'hF3C0;
defparam \RegFile|Mux37~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N10
cycloneive_lcell_comb \wrData[26]~26 (
// Equation(s):
// \wrData[26]~26_combout  = (!funct3[2] & (funct3[1] & (!funct3[0] & \RegFile|Mux37~20_combout )))

	.dataa(funct3[2]),
	.datab(funct3[1]),
	.datac(funct3[0]),
	.datad(\RegFile|Mux37~20_combout ),
	.cin(gnd),
	.combout(\wrData[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[26]~26 .lut_mask = 16'h0400;
defparam \wrData[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N24
cycloneive_lcell_comb \ins[25]~reg0feeder (
// Equation(s):
// \ins[25]~reg0feeder_combout  = \RiscRam|altsyncram_component|auto_generated|q_a [25]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\ins[25]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ins[25]~reg0feeder .lut_mask = 16'hFF00;
defparam \ins[25]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N25
dffeas \ins[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\ins[25]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ins[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ins[25]~reg0 .is_wysiwyg = "true";
defparam \ins[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N2
cycloneive_lcell_comb \RiscALU|out[25]~218 (
// Equation(s):
// \RiscALU|out[25]~218_combout  = (!\Decoder2~1_combout  & ((\RiscALU|out[3]~55_combout  & ((\RiscALU|out[25]~212_combout ))) # (!\RiscALU|out[3]~55_combout  & (\RiscALU|out[25]~217_combout ))))

	.dataa(\Decoder2~1_combout ),
	.datab(\RiscALU|out[25]~217_combout ),
	.datac(\RiscALU|out[3]~55_combout ),
	.datad(\RiscALU|out[25]~212_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[25]~218_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[25]~218 .lut_mask = 16'h5404;
defparam \RiscALU|out[25]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N16
cycloneive_lcell_comb \writeData~111 (
// Equation(s):
// \writeData~111_combout  = (\writeData~70_combout  & ((\writeData~82_combout  & ((\ins[25]~reg0_q ))) # (!\writeData~82_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [25])))) # (!\writeData~70_combout  & (((\writeData~82_combout ))))

	.dataa(\writeData~70_combout ),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [25]),
	.datac(\writeData~82_combout ),
	.datad(\ins[25]~reg0_q ),
	.cin(gnd),
	.combout(\writeData~111_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~111 .lut_mask = 16'hF858;
defparam \writeData~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N2
cycloneive_lcell_comb \writeData~112 (
// Equation(s):
// \writeData~112_combout  = (\writeData~75_combout  & ((\writeData~74_combout  & (\RiscALU|out[25]~218_combout )) # (!\writeData~74_combout  & ((\writeData~111_combout ))))) # (!\writeData~75_combout  & (((\writeData~74_combout ))))

	.dataa(\RiscALU|out[25]~218_combout ),
	.datab(\writeData~75_combout ),
	.datac(\writeData~74_combout ),
	.datad(\writeData~111_combout ),
	.cin(gnd),
	.combout(\writeData~112_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~112 .lut_mask = 16'hBCB0;
defparam \writeData~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N12
cycloneive_lcell_comb \writeData~113 (
// Equation(s):
// \writeData~113_combout  = (\writeData~112_combout  & (((\Add3~50_combout ) # (\writeData~137_combout )))) # (!\writeData~112_combout  & (\Add4~26_combout  & ((!\writeData~137_combout ))))

	.dataa(\Add4~26_combout ),
	.datab(\writeData~112_combout ),
	.datac(\Add3~50_combout ),
	.datad(\writeData~137_combout ),
	.cin(gnd),
	.combout(\writeData~113_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~113 .lut_mask = 16'hCCE2;
defparam \writeData~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y37_N23
dffeas \RegFile|regs[22][25] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~113_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][25] .is_wysiwyg = "true";
defparam \RegFile|regs[22][25] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y37_N16
cycloneive_lcell_comb \RegFile|Mux6~2 (
// Equation(s):
// \RegFile|Mux6~2_combout  = (readReg1[3] & (((readReg1[2])))) # (!readReg1[3] & ((readReg1[2] & (\RegFile|regs[22][25]~q )) # (!readReg1[2] & ((\RegFile|regs[18][25]~q )))))

	.dataa(\RegFile|regs[22][25]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[18][25]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~2 .lut_mask = 16'hEE30;
defparam \RegFile|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N24
cycloneive_lcell_comb \RegFile|Mux6~3 (
// Equation(s):
// \RegFile|Mux6~3_combout  = (\RegFile|Mux6~2_combout  & (((\RegFile|regs[30][25]~q ) # (!readReg1[3])))) # (!\RegFile|Mux6~2_combout  & (\RegFile|regs[26][25]~q  & ((readReg1[3]))))

	.dataa(\RegFile|Mux6~2_combout ),
	.datab(\RegFile|regs[26][25]~q ),
	.datac(\RegFile|regs[30][25]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~3 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N6
cycloneive_lcell_comb \RegFile|Mux6~4 (
// Equation(s):
// \RegFile|Mux6~4_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[20][25]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[16][25]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][25]~q ),
	.datad(\RegFile|regs[20][25]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N2
cycloneive_lcell_comb \RegFile|Mux6~5 (
// Equation(s):
// \RegFile|Mux6~5_combout  = (\RegFile|Mux6~4_combout  & (((\RegFile|regs[28][25]~q ) # (!readReg1[3])))) # (!\RegFile|Mux6~4_combout  & (\RegFile|regs[24][25]~q  & ((readReg1[3]))))

	.dataa(\RegFile|Mux6~4_combout ),
	.datab(\RegFile|regs[24][25]~q ),
	.datac(\RegFile|regs[28][25]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~5 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N10
cycloneive_lcell_comb \RegFile|Mux6~6 (
// Equation(s):
// \RegFile|Mux6~6_combout  = (readReg1[1] & ((\RegFile|Mux6~3_combout ) # ((readReg1[0])))) # (!readReg1[1] & (((!readReg1[0] & \RegFile|Mux6~5_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux6~3_combout ),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux6~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~6 .lut_mask = 16'hADA8;
defparam \RegFile|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N20
cycloneive_lcell_comb \RegFile|Mux6~7 (
// Equation(s):
// \RegFile|Mux6~7_combout  = (readReg1[3] & ((\RegFile|regs[27][25]~q ) # ((readReg1[2])))) # (!readReg1[3] & (((\RegFile|regs[19][25]~q  & !readReg1[2]))))

	.dataa(\RegFile|regs[27][25]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][25]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~7 .lut_mask = 16'hCCB8;
defparam \RegFile|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N26
cycloneive_lcell_comb \RegFile|Mux6~8 (
// Equation(s):
// \RegFile|Mux6~8_combout  = (readReg1[2] & ((\RegFile|Mux6~7_combout  & ((\RegFile|regs[31][25]~q ))) # (!\RegFile|Mux6~7_combout  & (\RegFile|regs[23][25]~q )))) # (!readReg1[2] & (((\RegFile|Mux6~7_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[23][25]~q ),
	.datac(\RegFile|regs[31][25]~q ),
	.datad(\RegFile|Mux6~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~8 .lut_mask = 16'hF588;
defparam \RegFile|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N10
cycloneive_lcell_comb \RegFile|Mux6~0 (
// Equation(s):
// \RegFile|Mux6~0_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[25][25]~q )) # (!readReg1[3] & ((\RegFile|regs[17][25]~q )))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[25][25]~q ),
	.datac(\RegFile|regs[17][25]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~0 .lut_mask = 16'hEE50;
defparam \RegFile|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N28
cycloneive_lcell_comb \RegFile|Mux6~1 (
// Equation(s):
// \RegFile|Mux6~1_combout  = (readReg1[2] & ((\RegFile|Mux6~0_combout  & (\RegFile|regs[29][25]~q )) # (!\RegFile|Mux6~0_combout  & ((\RegFile|regs[21][25]~q ))))) # (!readReg1[2] & (\RegFile|Mux6~0_combout ))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux6~0_combout ),
	.datac(\RegFile|regs[29][25]~q ),
	.datad(\RegFile|regs[21][25]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~1 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N28
cycloneive_lcell_comb \RegFile|Mux6~9 (
// Equation(s):
// \RegFile|Mux6~9_combout  = (\RegFile|Mux6~6_combout  & ((\RegFile|Mux6~8_combout ) # ((!readReg1[0])))) # (!\RegFile|Mux6~6_combout  & (((readReg1[0] & \RegFile|Mux6~1_combout ))))

	.dataa(\RegFile|Mux6~6_combout ),
	.datab(\RegFile|Mux6~8_combout ),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux6~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~9 .lut_mask = 16'hDA8A;
defparam \RegFile|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N14
cycloneive_lcell_comb \RegFile|Mux6~17 (
// Equation(s):
// \RegFile|Mux6~17_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[13][25]~q )) # (!readReg1[0] & ((\RegFile|regs[12][25]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[13][25]~q ),
	.datac(\RegFile|regs[12][25]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~17 .lut_mask = 16'hEE50;
defparam \RegFile|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N16
cycloneive_lcell_comb \RegFile|Mux6~18 (
// Equation(s):
// \RegFile|Mux6~18_combout  = (\RegFile|Mux6~17_combout  & ((\RegFile|regs[15][25]~q ) # ((!readReg1[1])))) # (!\RegFile|Mux6~17_combout  & (((\RegFile|regs[14][25]~q  & readReg1[1]))))

	.dataa(\RegFile|Mux6~17_combout ),
	.datab(\RegFile|regs[15][25]~q ),
	.datac(\RegFile|regs[14][25]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~18 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N22
cycloneive_lcell_comb \RegFile|Mux6~12 (
// Equation(s):
// \RegFile|Mux6~12_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|regs[10][25]~q )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|regs[8][25]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[8][25]~q ),
	.datad(\RegFile|regs[10][25]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~12 .lut_mask = 16'hBA98;
defparam \RegFile|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y37_N18
cycloneive_lcell_comb \RegFile|Mux6~13 (
// Equation(s):
// \RegFile|Mux6~13_combout  = (readReg1[0] & ((\RegFile|Mux6~12_combout  & (\RegFile|regs[11][25]~q )) # (!\RegFile|Mux6~12_combout  & ((\RegFile|regs[9][25]~q ))))) # (!readReg1[0] & (\RegFile|Mux6~12_combout ))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux6~12_combout ),
	.datac(\RegFile|regs[11][25]~q ),
	.datad(\RegFile|regs[9][25]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~13 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N30
cycloneive_lcell_comb \RegFile|Mux6~14 (
// Equation(s):
// \RegFile|Mux6~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][25]~q )) # (!readReg1[1] & ((\RegFile|regs[1][25]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[3][25]~q ),
	.datac(\RegFile|regs[1][25]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~14 .lut_mask = 16'hD800;
defparam \RegFile|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N4
cycloneive_lcell_comb \RegFile|Mux6~15 (
// Equation(s):
// \RegFile|Mux6~15_combout  = (\RegFile|Mux6~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][25]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][25]~q ),
	.datad(\RegFile|Mux6~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N30
cycloneive_lcell_comb \RegFile|Mux6~16 (
// Equation(s):
// \RegFile|Mux6~16_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|Mux6~13_combout )) # (!readReg1[3] & ((\RegFile|Mux6~15_combout )))))

	.dataa(\RegFile|Mux6~13_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux6~15_combout ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~16 .lut_mask = 16'hEE30;
defparam \RegFile|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N26
cycloneive_lcell_comb \RegFile|Mux6~10 (
// Equation(s):
// \RegFile|Mux6~10_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[5][25]~q ))) # (!readReg1[0] & (\RegFile|regs[4][25]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[4][25]~q ),
	.datad(\RegFile|regs[5][25]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~10 .lut_mask = 16'hDC98;
defparam \RegFile|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N6
cycloneive_lcell_comb \RegFile|Mux6~11 (
// Equation(s):
// \RegFile|Mux6~11_combout  = (readReg1[1] & ((\RegFile|Mux6~10_combout  & ((\RegFile|regs[7][25]~q ))) # (!\RegFile|Mux6~10_combout  & (\RegFile|regs[6][25]~q )))) # (!readReg1[1] & (((\RegFile|Mux6~10_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[6][25]~q ),
	.datac(\RegFile|regs[7][25]~q ),
	.datad(\RegFile|Mux6~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~11 .lut_mask = 16'hF588;
defparam \RegFile|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y38_N14
cycloneive_lcell_comb \RegFile|Mux6~19 (
// Equation(s):
// \RegFile|Mux6~19_combout  = (\RegFile|Mux6~16_combout  & ((\RegFile|Mux6~18_combout ) # ((!readReg1[2])))) # (!\RegFile|Mux6~16_combout  & (((\RegFile|Mux6~11_combout  & readReg1[2]))))

	.dataa(\RegFile|Mux6~18_combout ),
	.datab(\RegFile|Mux6~16_combout ),
	.datac(\RegFile|Mux6~11_combout ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~19 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N10
cycloneive_lcell_comb \RegFile|Mux6~20 (
// Equation(s):
// \RegFile|Mux6~20_combout  = (readReg1[4] & (\RegFile|Mux6~9_combout )) # (!readReg1[4] & ((\RegFile|Mux6~19_combout )))

	.dataa(readReg1[4]),
	.datab(gnd),
	.datac(\RegFile|Mux6~9_combout ),
	.datad(\RegFile|Mux6~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux6~20 .lut_mask = 16'hF5A0;
defparam \RegFile|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N2
cycloneive_lcell_comb \RiscALU|ShiftRight1~27 (
// Equation(s):
// \RiscALU|ShiftRight1~27_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux6~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux8~20_combout )))

	.dataa(gnd),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\RegFile|Mux6~20_combout ),
	.datad(\RegFile|Mux8~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~27_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~27 .lut_mask = 16'hF3C0;
defparam \RiscALU|ShiftRight1~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N22
cycloneive_lcell_comb \RiscALU|ShiftRight1~36 (
// Equation(s):
// \RiscALU|ShiftRight1~36_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight0~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight1~27_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight1~27_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftRight0~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~36_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~36 .lut_mask = 16'hFC0C;
defparam \RiscALU|ShiftRight1~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N22
cycloneive_lcell_comb \RiscALU|ShiftRight0~65 (
// Equation(s):
// \RiscALU|ShiftRight0~65_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight1~35_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight1~36_combout ))

	.dataa(\RiscALU|ShiftRight1~36_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~65_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~65 .lut_mask = 16'hEE22;
defparam \RiscALU|ShiftRight0~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N18
cycloneive_lcell_comb \RiscALU|out[15]~141 (
// Equation(s):
// \RiscALU|out[15]~141_combout  = (\ALU_in1[4]~4_combout  & (\RegFile|Mux0~20_combout  & ((\RiscALU|out[13]~100_combout ) # (\RiscALU|ShiftRight0~32_combout )))) # (!\ALU_in1[4]~4_combout  & (((\RiscALU|out[13]~100_combout ))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\RiscALU|out[13]~100_combout ),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\RiscALU|ShiftRight0~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[15]~141_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[15]~141 .lut_mask = 16'hAC8C;
defparam \RiscALU|out[15]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N28
cycloneive_lcell_comb \RiscALU|out[15]~142 (
// Equation(s):
// \RiscALU|out[15]~142_combout  = (\RiscALU|out[15]~141_combout  & ((\RiscALU|ShiftRight0~65_combout ) # ((\ALU_in1[4]~4_combout )))) # (!\RiscALU|out[15]~141_combout  & (((!\ALU_in1[4]~4_combout  & \RiscALU|ShiftRight0~67_combout ))))

	.dataa(\RiscALU|ShiftRight0~65_combout ),
	.datab(\RiscALU|out[15]~141_combout ),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\RiscALU|ShiftRight0~67_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[15]~142_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[15]~142 .lut_mask = 16'hCBC8;
defparam \RiscALU|out[15]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N16
cycloneive_lcell_comb \RiscALU|out[15]~145 (
// Equation(s):
// \RiscALU|out[15]~145_combout  = (funct3[0] & ((\RiscALU|out[15]~143_combout  & (\RiscALU|out~144_combout )) # (!\RiscALU|out[15]~143_combout  & ((\RiscALU|out[15]~142_combout ))))) # (!funct3[0] & (\RiscALU|out[15]~143_combout ))

	.dataa(funct3[0]),
	.datab(\RiscALU|out[15]~143_combout ),
	.datac(\RiscALU|out~144_combout ),
	.datad(\RiscALU|out[15]~142_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[15]~145_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[15]~145 .lut_mask = 16'hE6C4;
defparam \RiscALU|out[15]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N8
cycloneive_lcell_comb \RiscALU|out[15]~265 (
// Equation(s):
// \RiscALU|out[15]~265_combout  = (funct3[0] & (!\ALU_in1[4]~4_combout  & (\RiscALU|ShiftLeft0~59_combout ))) # (!funct3[0] & (((\RiscALU|Add0~48_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|ShiftLeft0~59_combout ),
	.datac(funct3[0]),
	.datad(\RiscALU|Add0~48_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[15]~265_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[15]~265 .lut_mask = 16'h4F40;
defparam \RiscALU|out[15]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N24
cycloneive_lcell_comb \RiscALU|out[15]~146 (
// Equation(s):
// \RiscALU|out[15]~146_combout  = (\RiscALU|Mux30~3_combout  & ((\RiscALU|out[15]~145_combout ) # ((\RiscALU|out[15]~265_combout  & \RiscALU|Mux15~0_combout )))) # (!\RiscALU|Mux30~3_combout  & (((\RiscALU|out[15]~265_combout  & \RiscALU|Mux15~0_combout 
// ))))

	.dataa(\RiscALU|Mux30~3_combout ),
	.datab(\RiscALU|out[15]~145_combout ),
	.datac(\RiscALU|out[15]~265_combout ),
	.datad(\RiscALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[15]~146_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[15]~146 .lut_mask = 16'hF888;
defparam \RiscALU|out[15]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N22
cycloneive_lcell_comb \update~34 (
// Equation(s):
// \update~34_combout  = (\PCcon~3_combout  & ((\Decoder4~4_combout  & ((\RiscALU|out[15]~146_combout ))) # (!\Decoder4~4_combout  & (readReg1[0]))))

	.dataa(readReg1[0]),
	.datab(\RiscALU|out[15]~146_combout ),
	.datac(\PCcon~3_combout ),
	.datad(\Decoder4~4_combout ),
	.cin(gnd),
	.combout(\update~34_combout ),
	.cout());
// synopsys translate_off
defparam \update~34 .lut_mask = 16'hC0A0;
defparam \update~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N0
cycloneive_lcell_comb \update~35 (
// Equation(s):
// \update~35_combout  = (\update~34_combout ) # ((!\PCcon~3_combout  & (\ins[31]~reg0_q  & !\update~7_combout )))

	.dataa(\update~34_combout ),
	.datab(\PCcon~3_combout ),
	.datac(\ins[31]~reg0_q ),
	.datad(\update~7_combout ),
	.cin(gnd),
	.combout(\update~35_combout ),
	.cout());
// synopsys translate_off
defparam \update~35 .lut_mask = 16'hAABA;
defparam \update~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N31
dffeas \PC[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[15]~62_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[15]~reg0 .is_wysiwyg = "true";
defparam \PC[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N12
cycloneive_lcell_comb \Mux23~0 (
// Equation(s):
// \Mux23~0_combout  = (!funct3[1] & \RiscRam|altsyncram_component|auto_generated|q_a [15])

	.dataa(gnd),
	.datab(funct3[1]),
	.datac(gnd),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux23~0 .lut_mask = 16'h3300;
defparam \Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N6
cycloneive_lcell_comb \writeData~72 (
// Equation(s):
// \writeData~72_combout  = (\writeData~70_combout  & (((\writeData~71_combout )))) # (!\writeData~70_combout  & ((\writeData~71_combout  & (\Mux23~0_combout )) # (!\writeData~71_combout  & ((\RiscRam|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\Mux23~0_combout ),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.datac(\writeData~70_combout ),
	.datad(\writeData~71_combout ),
	.cin(gnd),
	.combout(\writeData~72_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~72 .lut_mask = 16'hFA0C;
defparam \writeData~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N8
cycloneive_lcell_comb \writeData~73 (
// Equation(s):
// \writeData~73_combout  = (\writeData~72_combout  & ((readReg1[0]) # ((!\writeData~70_combout )))) # (!\writeData~72_combout  & (((\writeData~70_combout  & \RiscRam|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\writeData~72_combout ),
	.datab(readReg1[0]),
	.datac(\writeData~70_combout ),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\writeData~73_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~73 .lut_mask = 16'hDA8A;
defparam \writeData~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N8
cycloneive_lcell_comb \writeData~76 (
// Equation(s):
// \writeData~76_combout  = (\writeData~75_combout  & ((\writeData~74_combout  & ((\RiscALU|out[15]~146_combout ))) # (!\writeData~74_combout  & (\writeData~73_combout )))) # (!\writeData~75_combout  & (((\writeData~74_combout ))))

	.dataa(\writeData~73_combout ),
	.datab(\writeData~75_combout ),
	.datac(\writeData~74_combout ),
	.datad(\RiscALU|out[15]~146_combout ),
	.cin(gnd),
	.combout(\writeData~76_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~76 .lut_mask = 16'hF838;
defparam \writeData~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N4
cycloneive_lcell_comb \writeData~77 (
// Equation(s):
// \writeData~77_combout  = (\writeData~137_combout  & (((\writeData~76_combout )))) # (!\writeData~137_combout  & ((\writeData~76_combout  & ((\Add3~30_combout ))) # (!\writeData~76_combout  & (\Add4~6_combout ))))

	.dataa(\writeData~137_combout ),
	.datab(\Add4~6_combout ),
	.datac(\Add3~30_combout ),
	.datad(\writeData~76_combout ),
	.cin(gnd),
	.combout(\writeData~77_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~77 .lut_mask = 16'hFA44;
defparam \writeData~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N5
dffeas \RegFile|regs[15][15] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\writeData~77_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][15] .is_wysiwyg = "true";
defparam \RegFile|regs[15][15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N2
cycloneive_lcell_comb \RegFile|Mux16~17 (
// Equation(s):
// \RegFile|Mux16~17_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[13][15]~q ))) # (!readReg1[0] & (\RegFile|regs[12][15]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[12][15]~q ),
	.datad(\RegFile|regs[13][15]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~17 .lut_mask = 16'hDC98;
defparam \RegFile|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N28
cycloneive_lcell_comb \RegFile|Mux16~18 (
// Equation(s):
// \RegFile|Mux16~18_combout  = (readReg1[1] & ((\RegFile|Mux16~17_combout  & (\RegFile|regs[15][15]~q )) # (!\RegFile|Mux16~17_combout  & ((\RegFile|regs[14][15]~q ))))) # (!readReg1[1] & (((\RegFile|Mux16~17_combout ))))

	.dataa(\RegFile|regs[15][15]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[14][15]~q ),
	.datad(\RegFile|Mux16~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~18 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N26
cycloneive_lcell_comb \RegFile|Mux16~14 (
// Equation(s):
// \RegFile|Mux16~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][15]~q ))) # (!readReg1[1] & (\RegFile|regs[1][15]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[1][15]~q ),
	.datad(\RegFile|regs[3][15]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~14 .lut_mask = 16'hA820;
defparam \RegFile|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N22
cycloneive_lcell_comb \RegFile|Mux16~15 (
// Equation(s):
// \RegFile|Mux16~15_combout  = (\RegFile|Mux16~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][15]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][15]~q ),
	.datad(\RegFile|Mux16~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N22
cycloneive_lcell_comb \RegFile|Mux16~12 (
// Equation(s):
// \RegFile|Mux16~12_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & (\RegFile|regs[10][15]~q )) # (!readReg1[1] & ((\RegFile|regs[8][15]~q )))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[10][15]~q ),
	.datac(\RegFile|regs[8][15]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~12 .lut_mask = 16'hEE50;
defparam \RegFile|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N26
cycloneive_lcell_comb \RegFile|Mux16~13 (
// Equation(s):
// \RegFile|Mux16~13_combout  = (\RegFile|Mux16~12_combout  & (((\RegFile|regs[11][15]~q )) # (!readReg1[0]))) # (!\RegFile|Mux16~12_combout  & (readReg1[0] & ((\RegFile|regs[9][15]~q ))))

	.dataa(\RegFile|Mux16~12_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][15]~q ),
	.datad(\RegFile|regs[9][15]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~13 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N16
cycloneive_lcell_comb \RegFile|Mux16~16 (
// Equation(s):
// \RegFile|Mux16~16_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|Mux16~13_combout ))) # (!readReg1[3] & (\RegFile|Mux16~15_combout ))))

	.dataa(\RegFile|Mux16~15_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux16~13_combout ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~16 .lut_mask = 16'hFC22;
defparam \RegFile|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N26
cycloneive_lcell_comb \RegFile|Mux16~10 (
// Equation(s):
// \RegFile|Mux16~10_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[5][15]~q )) # (!readReg1[0] & ((\RegFile|regs[4][15]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[5][15]~q ),
	.datac(\RegFile|regs[4][15]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~10 .lut_mask = 16'hEE50;
defparam \RegFile|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N18
cycloneive_lcell_comb \RegFile|Mux16~11 (
// Equation(s):
// \RegFile|Mux16~11_combout  = (\RegFile|Mux16~10_combout  & (((\RegFile|regs[7][15]~q )) # (!readReg1[1]))) # (!\RegFile|Mux16~10_combout  & (readReg1[1] & ((\RegFile|regs[6][15]~q ))))

	.dataa(\RegFile|Mux16~10_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][15]~q ),
	.datad(\RegFile|regs[6][15]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~11 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N14
cycloneive_lcell_comb \RegFile|Mux16~19 (
// Equation(s):
// \RegFile|Mux16~19_combout  = (readReg1[2] & ((\RegFile|Mux16~16_combout  & (\RegFile|Mux16~18_combout )) # (!\RegFile|Mux16~16_combout  & ((\RegFile|Mux16~11_combout ))))) # (!readReg1[2] & (((\RegFile|Mux16~16_combout ))))

	.dataa(\RegFile|Mux16~18_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux16~16_combout ),
	.datad(\RegFile|Mux16~11_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~19 .lut_mask = 16'hBCB0;
defparam \RegFile|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N2
cycloneive_lcell_comb \RegFile|Mux16~7 (
// Equation(s):
// \RegFile|Mux16~7_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[27][15]~q ))) # (!readReg1[3] & (\RegFile|regs[19][15]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][15]~q ),
	.datad(\RegFile|regs[27][15]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~7 .lut_mask = 16'hDC98;
defparam \RegFile|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N14
cycloneive_lcell_comb \RegFile|Mux16~8 (
// Equation(s):
// \RegFile|Mux16~8_combout  = (readReg1[2] & ((\RegFile|Mux16~7_combout  & (\RegFile|regs[31][15]~q )) # (!\RegFile|Mux16~7_combout  & ((\RegFile|regs[23][15]~q ))))) # (!readReg1[2] & (\RegFile|Mux16~7_combout ))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux16~7_combout ),
	.datac(\RegFile|regs[31][15]~q ),
	.datad(\RegFile|regs[23][15]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~8 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N4
cycloneive_lcell_comb \RegFile|Mux16~0 (
// Equation(s):
// \RegFile|Mux16~0_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[25][15]~q )) # (!readReg1[3] & ((\RegFile|regs[17][15]~q )))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[25][15]~q ),
	.datac(\RegFile|regs[17][15]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~0 .lut_mask = 16'hEE50;
defparam \RegFile|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N24
cycloneive_lcell_comb \RegFile|Mux16~1 (
// Equation(s):
// \RegFile|Mux16~1_combout  = (readReg1[2] & ((\RegFile|Mux16~0_combout  & (\RegFile|regs[29][15]~q )) # (!\RegFile|Mux16~0_combout  & ((\RegFile|regs[21][15]~q ))))) # (!readReg1[2] & (\RegFile|Mux16~0_combout ))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux16~0_combout ),
	.datac(\RegFile|regs[29][15]~q ),
	.datad(\RegFile|regs[21][15]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~1 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N14
cycloneive_lcell_comb \RegFile|Mux16~2 (
// Equation(s):
// \RegFile|Mux16~2_combout  = (readReg1[3] & (((readReg1[2])))) # (!readReg1[3] & ((readReg1[2] & (\RegFile|regs[22][15]~q )) # (!readReg1[2] & ((\RegFile|regs[18][15]~q )))))

	.dataa(\RegFile|regs[22][15]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[18][15]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~2 .lut_mask = 16'hEE30;
defparam \RegFile|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N16
cycloneive_lcell_comb \RegFile|Mux16~3 (
// Equation(s):
// \RegFile|Mux16~3_combout  = (readReg1[3] & ((\RegFile|Mux16~2_combout  & ((\RegFile|regs[30][15]~q ))) # (!\RegFile|Mux16~2_combout  & (\RegFile|regs[26][15]~q )))) # (!readReg1[3] & (((\RegFile|Mux16~2_combout ))))

	.dataa(\RegFile|regs[26][15]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[30][15]~q ),
	.datad(\RegFile|Mux16~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~3 .lut_mask = 16'hF388;
defparam \RegFile|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N30
cycloneive_lcell_comb \RegFile|Mux16~4 (
// Equation(s):
// \RegFile|Mux16~4_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[20][15]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[16][15]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][15]~q ),
	.datad(\RegFile|regs[20][15]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N22
cycloneive_lcell_comb \RegFile|Mux16~5 (
// Equation(s):
// \RegFile|Mux16~5_combout  = (readReg1[3] & ((\RegFile|Mux16~4_combout  & ((\RegFile|regs[28][15]~q ))) # (!\RegFile|Mux16~4_combout  & (\RegFile|regs[24][15]~q )))) # (!readReg1[3] & (((\RegFile|Mux16~4_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[24][15]~q ),
	.datac(\RegFile|regs[28][15]~q ),
	.datad(\RegFile|Mux16~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~5 .lut_mask = 16'hF588;
defparam \RegFile|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N2
cycloneive_lcell_comb \RegFile|Mux16~6 (
// Equation(s):
// \RegFile|Mux16~6_combout  = (readReg1[1] & ((\RegFile|Mux16~3_combout ) # ((readReg1[0])))) # (!readReg1[1] & (((!readReg1[0] & \RegFile|Mux16~5_combout ))))

	.dataa(\RegFile|Mux16~3_combout ),
	.datab(readReg1[1]),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux16~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~6 .lut_mask = 16'hCBC8;
defparam \RegFile|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N28
cycloneive_lcell_comb \RegFile|Mux16~9 (
// Equation(s):
// \RegFile|Mux16~9_combout  = (readReg1[0] & ((\RegFile|Mux16~6_combout  & (\RegFile|Mux16~8_combout )) # (!\RegFile|Mux16~6_combout  & ((\RegFile|Mux16~1_combout ))))) # (!readReg1[0] & (((\RegFile|Mux16~6_combout ))))

	.dataa(\RegFile|Mux16~8_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|Mux16~1_combout ),
	.datad(\RegFile|Mux16~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~9 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N14
cycloneive_lcell_comb \RegFile|Mux16~20 (
// Equation(s):
// \RegFile|Mux16~20_combout  = (readReg1[4] & ((\RegFile|Mux16~9_combout ))) # (!readReg1[4] & (\RegFile|Mux16~19_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux16~19_combout ),
	.datac(\RegFile|Mux16~9_combout ),
	.datad(readReg1[4]),
	.cin(gnd),
	.combout(\RegFile|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux16~20 .lut_mask = 16'hF0CC;
defparam \RegFile|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y47_N2
cycloneive_lcell_comb \RiscALU|ShiftLeft0~56 (
// Equation(s):
// \RiscALU|ShiftLeft0~56_combout  = (\ALU_in1[1]~3_combout  & ((\RegFile|Mux18~20_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux16~20_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\RegFile|Mux16~20_combout ),
	.datad(\RegFile|Mux18~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~56_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~56 .lut_mask = 16'hFC30;
defparam \RiscALU|ShiftLeft0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N30
cycloneive_lcell_comb \RiscALU|ShiftLeft0~61 (
// Equation(s):
// \RiscALU|ShiftLeft0~61_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~56_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~60_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RiscALU|ShiftLeft0~60_combout ),
	.datad(\RiscALU|ShiftLeft0~56_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~61_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~61 .lut_mask = 16'hFC30;
defparam \RiscALU|ShiftLeft0~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N16
cycloneive_lcell_comb \RiscALU|ShiftLeft0~62 (
// Equation(s):
// \RiscALU|ShiftLeft0~62_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~44_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~61_combout ))

	.dataa(\RiscALU|ShiftLeft0~61_combout ),
	.datab(gnd),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~44_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~62_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~62 .lut_mask = 16'hFA0A;
defparam \RiscALU|ShiftLeft0~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N0
cycloneive_lcell_comb \RiscALU|out[24]~203 (
// Equation(s):
// \RiscALU|out[24]~203_combout  = (\RiscALU|out[7]~67_combout  & (((\RiscALU|out[25]~202_combout ) # (\RiscALU|ShiftLeft0~62_combout )))) # (!\RiscALU|out[7]~67_combout  & (\RiscALU|ShiftLeft0~86_combout  & (!\RiscALU|out[25]~202_combout )))

	.dataa(\RiscALU|out[7]~67_combout ),
	.datab(\RiscALU|ShiftLeft0~86_combout ),
	.datac(\RiscALU|out[25]~202_combout ),
	.datad(\RiscALU|ShiftLeft0~62_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[24]~203_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[24]~203 .lut_mask = 16'hAEA4;
defparam \RiscALU|out[24]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N10
cycloneive_lcell_comb \RiscALU|out[24]~204 (
// Equation(s):
// \RiscALU|out[24]~204_combout  = (\RiscALU|out[25]~202_combout  & ((\RiscALU|out[24]~203_combout  & (\RiscALU|ShiftLeft0~28_combout )) # (!\RiscALU|out[24]~203_combout  & ((\RiscALU|ShiftLeft0~74_combout ))))) # (!\RiscALU|out[25]~202_combout  & 
// (\RiscALU|out[24]~203_combout ))

	.dataa(\RiscALU|out[25]~202_combout ),
	.datab(\RiscALU|out[24]~203_combout ),
	.datac(\RiscALU|ShiftLeft0~28_combout ),
	.datad(\RiscALU|ShiftLeft0~74_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[24]~204_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[24]~204 .lut_mask = 16'hE6C4;
defparam \RiscALU|out[24]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N0
cycloneive_lcell_comb \RiscALU|a~6 (
// Equation(s):
// \RiscALU|a~6_combout  = (opcode[5] & ((\ALU_in1[24]~23_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(gnd),
	.datac(opcode[5]),
	.datad(\ALU_in1[24]~23_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~6_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~6 .lut_mask = 16'hFA0A;
defparam \RiscALU|a~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N20
cycloneive_lcell_comb \RiscALU|out~205 (
// Equation(s):
// \RiscALU|out~205_combout  = \RegFile|Mux7~20_combout  $ (((opcode[5] & ((\ALU_in1[24]~23_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(\RegFile|Mux7~20_combout ),
	.datab(opcode[5]),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[24]~23_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~205_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~205 .lut_mask = 16'h569A;
defparam \RiscALU|out~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N16
cycloneive_lcell_comb \RiscALU|out[24]~206 (
// Equation(s):
// \RiscALU|out[24]~206_combout  = (\RiscALU|out[22]~154_combout  & ((\RiscALU|out[22]~155_combout  & (\RiscALU|ShiftRight0~68_combout )) # (!\RiscALU|out[22]~155_combout  & ((\RiscALU|out~205_combout ))))) # (!\RiscALU|out[22]~154_combout  & 
// (((!\RiscALU|out[22]~155_combout ))))

	.dataa(\RiscALU|ShiftRight0~68_combout ),
	.datab(\RiscALU|out[22]~154_combout ),
	.datac(\RiscALU|out[22]~155_combout ),
	.datad(\RiscALU|out~205_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[24]~206_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[24]~206 .lut_mask = 16'h8F83;
defparam \RiscALU|out[24]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N8
cycloneive_lcell_comb \RiscALU|out[24]~207 (
// Equation(s):
// \RiscALU|out[24]~207_combout  = (\RiscALU|out[22]~152_combout  & ((\RiscALU|out[24]~206_combout  & ((\RiscALU|ShiftRight1~50_combout ))) # (!\RiscALU|out[24]~206_combout  & (\RegFile|Mux0~20_combout )))) # (!\RiscALU|out[22]~152_combout  & 
// (((\RiscALU|out[24]~206_combout ))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\RiscALU|out[22]~152_combout ),
	.datac(\RiscALU|ShiftRight1~50_combout ),
	.datad(\RiscALU|out[24]~206_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[24]~207_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[24]~207 .lut_mask = 16'hF388;
defparam \RiscALU|out[24]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N18
cycloneive_lcell_comb \RiscALU|out[24]~208 (
// Equation(s):
// \RiscALU|out[24]~208_combout  = (funct3[1] & (((\RiscALU|out[3]~51_combout )))) # (!funct3[1] & ((\RiscALU|out[3]~51_combout  & ((\RiscALU|out[24]~207_combout ))) # (!\RiscALU|out[3]~51_combout  & (\RiscALU|Add0~75_combout ))))

	.dataa(\RiscALU|Add0~75_combout ),
	.datab(funct3[1]),
	.datac(\RiscALU|out[24]~207_combout ),
	.datad(\RiscALU|out[3]~51_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[24]~208_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[24]~208 .lut_mask = 16'hFC22;
defparam \RiscALU|out[24]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N20
cycloneive_lcell_comb \RiscALU|out[24]~209 (
// Equation(s):
// \RiscALU|out[24]~209_combout  = (\RiscALU|out[3]~53_combout  & ((\RegFile|Mux7~20_combout  & ((\RiscALU|a~6_combout ) # (!\RiscALU|out[24]~208_combout ))) # (!\RegFile|Mux7~20_combout  & (\RiscALU|a~6_combout  & !\RiscALU|out[24]~208_combout )))) # 
// (!\RiscALU|out[3]~53_combout  & (((\RiscALU|out[24]~208_combout ))))

	.dataa(\RegFile|Mux7~20_combout ),
	.datab(\RiscALU|out[3]~53_combout ),
	.datac(\RiscALU|a~6_combout ),
	.datad(\RiscALU|out[24]~208_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[24]~209_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[24]~209 .lut_mask = 16'hB3C8;
defparam \RiscALU|out[24]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N6
cycloneive_lcell_comb \update~50 (
// Equation(s):
// \update~50_combout  = (\RiscALU|out[3]~55_combout  & (\RiscALU|out[24]~204_combout )) # (!\RiscALU|out[3]~55_combout  & ((\RiscALU|out[24]~209_combout )))

	.dataa(\RiscALU|out[24]~204_combout ),
	.datab(\RiscALU|out[3]~55_combout ),
	.datac(\RiscALU|out[24]~209_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\update~50_combout ),
	.cout());
// synopsys translate_off
defparam \update~50 .lut_mask = 16'hB8B8;
defparam \update~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N16
cycloneive_lcell_comb \update~51 (
// Equation(s):
// \update~51_combout  = (\update~44_combout ) # ((\update~50_combout  & \update~45_combout ))

	.dataa(\update~50_combout ),
	.datab(\update~45_combout ),
	.datac(gnd),
	.datad(\update~44_combout ),
	.cin(gnd),
	.combout(\update~51_combout ),
	.cout());
// synopsys translate_off
defparam \update~51 .lut_mask = 16'hFF88;
defparam \update~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N17
dffeas \PC[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[24]~80_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[24]~reg0 .is_wysiwyg = "true";
defparam \PC[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N24
cycloneive_lcell_comb \writeData~107 (
// Equation(s):
// \writeData~107_combout  = (\writeData~71_combout  & (((\writeData~70_combout )))) # (!\writeData~71_combout  & ((\writeData~70_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [24])) # (!\writeData~70_combout  & 
// ((\RiscRam|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\writeData~71_combout ),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [24]),
	.datac(\writeData~70_combout ),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\writeData~107_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~107 .lut_mask = 16'hE5E0;
defparam \writeData~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N10
cycloneive_lcell_comb \writeData~108 (
// Equation(s):
// \writeData~108_combout  = (\writeData~107_combout  & (((readReg2[4]) # (!\writeData~71_combout )))) # (!\writeData~107_combout  & (\Mux0~0_combout  & ((\writeData~71_combout ))))

	.dataa(\Mux0~0_combout ),
	.datab(readReg2[4]),
	.datac(\writeData~107_combout ),
	.datad(\writeData~71_combout ),
	.cin(gnd),
	.combout(\writeData~108_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~108 .lut_mask = 16'hCAF0;
defparam \writeData~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N8
cycloneive_lcell_comb \RiscALU|out[24]~210 (
// Equation(s):
// \RiscALU|out[24]~210_combout  = (!\Decoder2~1_combout  & ((\RiscALU|out[3]~55_combout  & ((\RiscALU|out[24]~204_combout ))) # (!\RiscALU|out[3]~55_combout  & (\RiscALU|out[24]~209_combout ))))

	.dataa(\Decoder2~1_combout ),
	.datab(\RiscALU|out[24]~209_combout ),
	.datac(\RiscALU|out[3]~55_combout ),
	.datad(\RiscALU|out[24]~204_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[24]~210_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[24]~210 .lut_mask = 16'h5404;
defparam \RiscALU|out[24]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N22
cycloneive_lcell_comb \writeData~109 (
// Equation(s):
// \writeData~109_combout  = (\writeData~75_combout  & ((\writeData~74_combout  & ((\RiscALU|out[24]~210_combout ))) # (!\writeData~74_combout  & (\writeData~108_combout )))) # (!\writeData~75_combout  & (((\writeData~74_combout ))))

	.dataa(\writeData~108_combout ),
	.datab(\writeData~75_combout ),
	.datac(\writeData~74_combout ),
	.datad(\RiscALU|out[24]~210_combout ),
	.cin(gnd),
	.combout(\writeData~109_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~109 .lut_mask = 16'hF838;
defparam \writeData~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N0
cycloneive_lcell_comb \writeData~110 (
// Equation(s):
// \writeData~110_combout  = (\writeData~109_combout  & (((\Add3~48_combout ) # (\writeData~137_combout )))) # (!\writeData~109_combout  & (\Add4~24_combout  & ((!\writeData~137_combout ))))

	.dataa(\Add4~24_combout ),
	.datab(\writeData~109_combout ),
	.datac(\Add3~48_combout ),
	.datad(\writeData~137_combout ),
	.cin(gnd),
	.combout(\writeData~110_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~110 .lut_mask = 16'hCCE2;
defparam \writeData~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N19
dffeas \RegFile|regs[16][24] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~110_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][24] .is_wysiwyg = "true";
defparam \RegFile|regs[16][24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N18
cycloneive_lcell_comb \RegFile|Mux7~4 (
// Equation(s):
// \RegFile|Mux7~4_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[24][24]~q ))) # (!readReg1[3] & (\RegFile|regs[16][24]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][24]~q ),
	.datad(\RegFile|regs[24][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~4 .lut_mask = 16'hDC98;
defparam \RegFile|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N0
cycloneive_lcell_comb \RegFile|Mux7~5 (
// Equation(s):
// \RegFile|Mux7~5_combout  = (\RegFile|Mux7~4_combout  & (((\RegFile|regs[28][24]~q )) # (!readReg1[2]))) # (!\RegFile|Mux7~4_combout  & (readReg1[2] & ((\RegFile|regs[20][24]~q ))))

	.dataa(\RegFile|Mux7~4_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[28][24]~q ),
	.datad(\RegFile|regs[20][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~5 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y36_N10
cycloneive_lcell_comb \RegFile|Mux7~2 (
// Equation(s):
// \RegFile|Mux7~2_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[26][24]~q ))) # (!readReg1[3] & (\RegFile|regs[18][24]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[18][24]~q ),
	.datad(\RegFile|regs[26][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N2
cycloneive_lcell_comb \RegFile|Mux7~3 (
// Equation(s):
// \RegFile|Mux7~3_combout  = (readReg1[2] & ((\RegFile|Mux7~2_combout  & ((\RegFile|regs[30][24]~q ))) # (!\RegFile|Mux7~2_combout  & (\RegFile|regs[22][24]~q )))) # (!readReg1[2] & (((\RegFile|Mux7~2_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[22][24]~q ),
	.datac(\RegFile|regs[30][24]~q ),
	.datad(\RegFile|Mux7~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~3 .lut_mask = 16'hF588;
defparam \RegFile|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N30
cycloneive_lcell_comb \RegFile|Mux7~6 (
// Equation(s):
// \RegFile|Mux7~6_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|Mux7~3_combout ))) # (!readReg1[1] & (\RegFile|Mux7~5_combout ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|Mux7~5_combout ),
	.datad(\RegFile|Mux7~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~6 .lut_mask = 16'hDC98;
defparam \RegFile|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N22
cycloneive_lcell_comb \RegFile|Mux7~0 (
// Equation(s):
// \RegFile|Mux7~0_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[21][24]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[17][24]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[17][24]~q ),
	.datad(\RegFile|regs[21][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~0 .lut_mask = 16'hBA98;
defparam \RegFile|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N18
cycloneive_lcell_comb \RegFile|Mux7~1 (
// Equation(s):
// \RegFile|Mux7~1_combout  = (readReg1[3] & ((\RegFile|Mux7~0_combout  & ((\RegFile|regs[29][24]~q ))) # (!\RegFile|Mux7~0_combout  & (\RegFile|regs[25][24]~q )))) # (!readReg1[3] & (((\RegFile|Mux7~0_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[25][24]~q ),
	.datac(\RegFile|regs[29][24]~q ),
	.datad(\RegFile|Mux7~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~1 .lut_mask = 16'hF588;
defparam \RegFile|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N10
cycloneive_lcell_comb \RegFile|Mux7~7 (
// Equation(s):
// \RegFile|Mux7~7_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[23][24]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[19][24]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][24]~q ),
	.datad(\RegFile|regs[23][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N12
cycloneive_lcell_comb \RegFile|Mux7~8 (
// Equation(s):
// \RegFile|Mux7~8_combout  = (readReg1[3] & ((\RegFile|Mux7~7_combout  & (\RegFile|regs[31][24]~q )) # (!\RegFile|Mux7~7_combout  & ((\RegFile|regs[27][24]~q ))))) # (!readReg1[3] & (\RegFile|Mux7~7_combout ))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux7~7_combout ),
	.datac(\RegFile|regs[31][24]~q ),
	.datad(\RegFile|regs[27][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~8 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N24
cycloneive_lcell_comb \RegFile|Mux7~9 (
// Equation(s):
// \RegFile|Mux7~9_combout  = (\RegFile|Mux7~6_combout  & (((\RegFile|Mux7~8_combout ) # (!readReg1[0])))) # (!\RegFile|Mux7~6_combout  & (\RegFile|Mux7~1_combout  & (readReg1[0])))

	.dataa(\RegFile|Mux7~6_combout ),
	.datab(\RegFile|Mux7~1_combout ),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux7~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~9 .lut_mask = 16'hEA4A;
defparam \RegFile|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N22
cycloneive_lcell_comb \RegFile|Mux7~17 (
// Equation(s):
// \RegFile|Mux7~17_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[13][24]~q )) # (!readReg1[0] & ((\RegFile|regs[12][24]~q )))))

	.dataa(\RegFile|regs[13][24]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][24]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~17 .lut_mask = 16'hEE30;
defparam \RegFile|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N28
cycloneive_lcell_comb \RegFile|Mux7~18 (
// Equation(s):
// \RegFile|Mux7~18_combout  = (readReg1[1] & ((\RegFile|Mux7~17_combout  & (\RegFile|regs[15][24]~q )) # (!\RegFile|Mux7~17_combout  & ((\RegFile|regs[14][24]~q ))))) # (!readReg1[1] & (((\RegFile|Mux7~17_combout ))))

	.dataa(\RegFile|regs[15][24]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[14][24]~q ),
	.datad(\RegFile|Mux7~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~18 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y37_N2
cycloneive_lcell_comb \RegFile|Mux7~10 (
// Equation(s):
// \RegFile|Mux7~10_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|regs[10][24]~q )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|regs[8][24]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[8][24]~q ),
	.datad(\RegFile|regs[10][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~10 .lut_mask = 16'hBA98;
defparam \RegFile|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N14
cycloneive_lcell_comb \RegFile|Mux7~11 (
// Equation(s):
// \RegFile|Mux7~11_combout  = (readReg1[0] & ((\RegFile|Mux7~10_combout  & (\RegFile|regs[11][24]~q )) # (!\RegFile|Mux7~10_combout  & ((\RegFile|regs[9][24]~q ))))) # (!readReg1[0] & (\RegFile|Mux7~10_combout ))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux7~10_combout ),
	.datac(\RegFile|regs[11][24]~q ),
	.datad(\RegFile|regs[9][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~11 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N14
cycloneive_lcell_comb \RegFile|Mux7~12 (
// Equation(s):
// \RegFile|Mux7~12_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[5][24]~q ))) # (!readReg1[0] & (\RegFile|regs[4][24]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[4][24]~q ),
	.datad(\RegFile|regs[5][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~12 .lut_mask = 16'hDC98;
defparam \RegFile|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N26
cycloneive_lcell_comb \RegFile|Mux7~13 (
// Equation(s):
// \RegFile|Mux7~13_combout  = (readReg1[1] & ((\RegFile|Mux7~12_combout  & (\RegFile|regs[7][24]~q )) # (!\RegFile|Mux7~12_combout  & ((\RegFile|regs[6][24]~q ))))) # (!readReg1[1] & (\RegFile|Mux7~12_combout ))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux7~12_combout ),
	.datac(\RegFile|regs[7][24]~q ),
	.datad(\RegFile|regs[6][24]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~13 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N2
cycloneive_lcell_comb \RegFile|Mux7~14 (
// Equation(s):
// \RegFile|Mux7~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][24]~q )) # (!readReg1[1] & ((\RegFile|regs[1][24]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[3][24]~q ),
	.datac(\RegFile|regs[1][24]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~14 .lut_mask = 16'hD800;
defparam \RegFile|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N18
cycloneive_lcell_comb \RegFile|Mux7~15 (
// Equation(s):
// \RegFile|Mux7~15_combout  = (\RegFile|Mux7~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][24]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][24]~q ),
	.datad(\RegFile|Mux7~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N12
cycloneive_lcell_comb \RegFile|Mux7~16 (
// Equation(s):
// \RegFile|Mux7~16_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & (\RegFile|Mux7~13_combout )) # (!readReg1[2] & ((\RegFile|Mux7~15_combout )))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux7~13_combout ),
	.datad(\RegFile|Mux7~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~16 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N6
cycloneive_lcell_comb \RegFile|Mux7~19 (
// Equation(s):
// \RegFile|Mux7~19_combout  = (readReg1[3] & ((\RegFile|Mux7~16_combout  & (\RegFile|Mux7~18_combout )) # (!\RegFile|Mux7~16_combout  & ((\RegFile|Mux7~11_combout ))))) # (!readReg1[3] & (((\RegFile|Mux7~16_combout ))))

	.dataa(\RegFile|Mux7~18_combout ),
	.datab(\RegFile|Mux7~11_combout ),
	.datac(readReg1[3]),
	.datad(\RegFile|Mux7~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~19 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N20
cycloneive_lcell_comb \RegFile|Mux7~20 (
// Equation(s):
// \RegFile|Mux7~20_combout  = (readReg1[4] & (\RegFile|Mux7~9_combout )) # (!readReg1[4] & ((\RegFile|Mux7~19_combout )))

	.dataa(\RegFile|Mux7~9_combout ),
	.datab(readReg1[4]),
	.datac(gnd),
	.datad(\RegFile|Mux7~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux7~20 .lut_mask = 16'hBB88;
defparam \RegFile|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N30
cycloneive_lcell_comb \RiscALU|ShiftRight1~15 (
// Equation(s):
// \RiscALU|ShiftRight1~15_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux7~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux9~20_combout )))

	.dataa(gnd),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\RegFile|Mux7~20_combout ),
	.datad(\RegFile|Mux9~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~15_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~15 .lut_mask = 16'hF3C0;
defparam \RiscALU|ShiftRight1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y46_N4
cycloneive_lcell_comb \RiscALU|ShiftRight1~28 (
// Equation(s):
// \RiscALU|ShiftRight1~28_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftRight1~27_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftRight1~15_combout ))

	.dataa(\RiscALU|ShiftRight1~15_combout ),
	.datab(gnd),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RiscALU|ShiftRight1~27_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~28_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~28 .lut_mask = 16'hFA0A;
defparam \RiscALU|ShiftRight1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N26
cycloneive_lcell_comb \RiscALU|ShiftRight0~48 (
// Equation(s):
// \RiscALU|ShiftRight0~48_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight1~28_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight1~30_combout )))

	.dataa(\RiscALU|ShiftRight1~28_combout ),
	.datab(\RiscALU|ShiftRight1~30_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~48_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~48 .lut_mask = 16'hACAC;
defparam \RiscALU|ShiftRight0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N10
cycloneive_lcell_comb \RiscALU|ShiftRight1~33 (
// Equation(s):
// \RiscALU|ShiftRight1~33_combout  = (\ALU_in1[3]~34_combout  & ((\RiscALU|ShiftRight1~32_combout ))) # (!\ALU_in1[3]~34_combout  & (\RiscALU|ShiftRight0~48_combout ))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftRight0~48_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftRight1~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~33_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~33 .lut_mask = 16'hEE44;
defparam \RiscALU|ShiftRight1~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N6
cycloneive_lcell_comb \RiscALU|out[3]~48 (
// Equation(s):
// \RiscALU|out[3]~48_combout  = (\ALU_in1[4]~4_combout  & funct3[0])

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(gnd),
	.datac(funct3[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|out[3]~48_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~48 .lut_mask = 16'hA0A0;
defparam \RiscALU|out[3]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N2
cycloneive_lcell_comb \RiscALU|out[3]~47 (
// Equation(s):
// \RiscALU|out[3]~47_combout  = (funct3[0] & ((\upperBit~q ) # (!\ALU_in1[4]~4_combout )))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\upperBit~q ),
	.datac(funct3[0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|out[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~47 .lut_mask = 16'hD0D0;
defparam \RiscALU|out[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N24
cycloneive_lcell_comb \RiscALU|Equal0~4 (
// Equation(s):
// \RiscALU|Equal0~4_combout  = \RegFile|Mux29~20_combout  $ (((\ALU_in1_con~1_combout  & ((\RegFile|Mux61~20_combout ))) # (!\ALU_in1_con~1_combout  & (readReg2[2]))))

	.dataa(readReg2[2]),
	.datab(\ALU_in1_con~1_combout ),
	.datac(\RegFile|Mux29~20_combout ),
	.datad(\RegFile|Mux61~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~4 .lut_mask = 16'h1ED2;
defparam \RiscALU|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y46_N20
cycloneive_lcell_comb \RiscALU|ShiftRight0~47 (
// Equation(s):
// \RiscALU|ShiftRight0~47_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight1~6_combout  & (!\ALU_in1[1]~3_combout ))) # (!\ALU_in1[2]~32_combout  & (((\RiscALU|ShiftRight1~26_combout ))))

	.dataa(\RiscALU|ShiftRight1~6_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\RiscALU|ShiftRight1~26_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~47_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~47 .lut_mask = 16'h3B08;
defparam \RiscALU|ShiftRight0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N12
cycloneive_lcell_comb \RiscALU|ShiftRight0~49 (
// Equation(s):
// \RiscALU|ShiftRight0~49_combout  = (\ALU_in1[3]~34_combout  & ((\RiscALU|ShiftRight0~47_combout ))) # (!\ALU_in1[3]~34_combout  & (\RiscALU|ShiftRight0~48_combout ))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftRight0~48_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftRight0~47_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~49_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~49 .lut_mask = 16'hEE44;
defparam \RiscALU|ShiftRight0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N16
cycloneive_lcell_comb \RiscALU|out[2]~49 (
// Equation(s):
// \RiscALU|out[2]~49_combout  = (\RiscALU|out[3]~48_combout  & ((\RiscALU|out[3]~47_combout ) # ((\RiscALU|ShiftRight0~49_combout )))) # (!\RiscALU|out[3]~48_combout  & (!\RiscALU|out[3]~47_combout  & (\RiscALU|Equal0~4_combout )))

	.dataa(\RiscALU|out[3]~48_combout ),
	.datab(\RiscALU|out[3]~47_combout ),
	.datac(\RiscALU|Equal0~4_combout ),
	.datad(\RiscALU|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[2]~49_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[2]~49 .lut_mask = 16'hBA98;
defparam \RiscALU|out[2]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N8
cycloneive_lcell_comb \RiscALU|ShiftRight1~4 (
// Equation(s):
// \RiscALU|ShiftRight1~4_combout  = (\ALU_in1[0]~1_combout  & ((\RegFile|Mux28~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux29~20_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux29~20_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RegFile|Mux28~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~4_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~4 .lut_mask = 16'hFC0C;
defparam \RiscALU|ShiftRight1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N2
cycloneive_lcell_comb \RiscALU|ShiftRight1~5 (
// Equation(s):
// \RiscALU|ShiftRight1~5_combout  = (\ALU_in1[0]~1_combout  & ((\RegFile|Mux26~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux27~20_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux27~20_combout ),
	.datac(\RegFile|Mux26~20_combout ),
	.datad(\ALU_in1[0]~1_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~5_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~5 .lut_mask = 16'hF0CC;
defparam \RiscALU|ShiftRight1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N30
cycloneive_lcell_comb \RiscALU|out[2]~45 (
// Equation(s):
// \RiscALU|out[2]~45_combout  = (\RiscALU|ShiftRight0~45_combout  & ((\RiscALU|out[3]~44_combout  & ((\RiscALU|ShiftRight1~5_combout ))) # (!\RiscALU|out[3]~44_combout  & (\RiscALU|ShiftRight1~4_combout )))) # (!\RiscALU|ShiftRight0~45_combout  & 
// (((\RiscALU|out[3]~44_combout ))))

	.dataa(\RiscALU|ShiftRight1~4_combout ),
	.datab(\RiscALU|ShiftRight1~5_combout ),
	.datac(\RiscALU|ShiftRight0~45_combout ),
	.datad(\RiscALU|out[3]~44_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[2]~45 .lut_mask = 16'hCFA0;
defparam \RiscALU|out[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N0
cycloneive_lcell_comb \RiscALU|out[2]~46 (
// Equation(s):
// \RiscALU|out[2]~46_combout  = (\RiscALU|out[2]~45_combout  & ((\RiscALU|ShiftRight0~46_combout ) # ((\RiscALU|ShiftRight0~45_combout )))) # (!\RiscALU|out[2]~45_combout  & (((!\RiscALU|ShiftRight0~45_combout  & \RiscALU|ShiftRight1~20_combout ))))

	.dataa(\RiscALU|out[2]~45_combout ),
	.datab(\RiscALU|ShiftRight0~46_combout ),
	.datac(\RiscALU|ShiftRight0~45_combout ),
	.datad(\RiscALU|ShiftRight1~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[2]~46_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[2]~46 .lut_mask = 16'hADA8;
defparam \RiscALU|out[2]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N12
cycloneive_lcell_comb \RiscALU|out[2]~50 (
// Equation(s):
// \RiscALU|out[2]~50_combout  = (\RiscALU|out[2]~49_combout  & ((\RiscALU|ShiftRight1~33_combout ) # ((!\RiscALU|out[3]~47_combout )))) # (!\RiscALU|out[2]~49_combout  & (((\RiscALU|out[2]~46_combout  & \RiscALU|out[3]~47_combout ))))

	.dataa(\RiscALU|ShiftRight1~33_combout ),
	.datab(\RiscALU|out[2]~49_combout ),
	.datac(\RiscALU|out[2]~46_combout ),
	.datad(\RiscALU|out[3]~47_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[2]~50_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[2]~50 .lut_mask = 16'hB8CC;
defparam \RiscALU|out[2]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N12
cycloneive_lcell_comb \RiscALU|out[2]~52 (
// Equation(s):
// \RiscALU|out[2]~52_combout  = (\RiscALU|out[3]~51_combout  & (((\RiscALU|out[2]~50_combout ) # (funct3[1])))) # (!\RiscALU|out[3]~51_combout  & (\RiscALU|Add0~9_combout  & ((!funct3[1]))))

	.dataa(\RiscALU|Add0~9_combout ),
	.datab(\RiscALU|out[3]~51_combout ),
	.datac(\RiscALU|out[2]~50_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|out[2]~52_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[2]~52 .lut_mask = 16'hCCE2;
defparam \RiscALU|out[2]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N14
cycloneive_lcell_comb \RiscALU|out[2]~54 (
// Equation(s):
// \RiscALU|out[2]~54_combout  = (\RiscALU|out[3]~53_combout  & ((\RegFile|Mux29~20_combout  & ((\ALU_in1[2]~32_combout ) # (!\RiscALU|out[2]~52_combout ))) # (!\RegFile|Mux29~20_combout  & (\ALU_in1[2]~32_combout  & !\RiscALU|out[2]~52_combout )))) # 
// (!\RiscALU|out[3]~53_combout  & (((\RiscALU|out[2]~52_combout ))))

	.dataa(\RegFile|Mux29~20_combout ),
	.datab(\RiscALU|out[3]~53_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|out[2]~52_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[2]~54_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[2]~54 .lut_mask = 16'hB3C8;
defparam \RiscALU|out[2]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N28
cycloneive_lcell_comb \RiscALU|out[2]~58 (
// Equation(s):
// \RiscALU|out[2]~58_combout  = (\RiscALU|out[2]~57_combout  & ((\RiscALU|out[2]~54_combout ) # ((\RiscALU|out[2]~56_combout  & \RiscALU|ShiftLeft0~7_combout )))) # (!\RiscALU|out[2]~57_combout  & (\RiscALU|out[2]~56_combout  & 
// ((\RiscALU|ShiftLeft0~7_combout ))))

	.dataa(\RiscALU|out[2]~57_combout ),
	.datab(\RiscALU|out[2]~56_combout ),
	.datac(\RiscALU|out[2]~54_combout ),
	.datad(\RiscALU|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[2]~58_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[2]~58 .lut_mask = 16'hECA0;
defparam \RiscALU|out[2]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N16
cycloneive_lcell_comb \writeData~15 (
// Equation(s):
// \writeData~15_combout  = (\writeData~7_combout  & (((\RiscRam|altsyncram_component|auto_generated|q_a [2] & \writeData~8_combout )))) # (!\writeData~7_combout  & ((\ins[2]~reg0_q ) # ((!\writeData~8_combout ))))

	.dataa(\writeData~7_combout ),
	.datab(\ins[2]~reg0_q ),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [2]),
	.datad(\writeData~8_combout ),
	.cin(gnd),
	.combout(\writeData~15_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~15 .lut_mask = 16'hE455;
defparam \writeData~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N2
cycloneive_lcell_comb \writeData~16 (
// Equation(s):
// \writeData~16_combout  = (\WideOr21~3_combout  & ((\writeData~15_combout  & (\Add3~4_combout )) # (!\writeData~15_combout  & ((\PC[2]~reg0_q ))))) # (!\WideOr21~3_combout  & (((\writeData~15_combout ))))

	.dataa(\Add3~4_combout ),
	.datab(\WideOr21~3_combout ),
	.datac(\PC[2]~reg0_q ),
	.datad(\writeData~15_combout ),
	.cin(gnd),
	.combout(\writeData~16_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~16 .lut_mask = 16'hBBC0;
defparam \writeData~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N18
cycloneive_lcell_comb \writeData~17 (
// Equation(s):
// \writeData~17_combout  = (\WideOr22~3_combout  & ((\writeData~16_combout ))) # (!\WideOr22~3_combout  & (\RiscALU|out[2]~58_combout ))

	.dataa(gnd),
	.datab(\WideOr22~3_combout ),
	.datac(\RiscALU|out[2]~58_combout ),
	.datad(\writeData~16_combout ),
	.cin(gnd),
	.combout(\writeData~17_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~17 .lut_mask = 16'hFC30;
defparam \writeData~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y40_N9
dffeas \RegFile|regs[13][2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~17_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][2] .is_wysiwyg = "true";
defparam \RegFile|regs[13][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N8
cycloneive_lcell_comb \RegFile|Mux61~17 (
// Equation(s):
// \RegFile|Mux61~17_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[13][2]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[12][2]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][2]~q ),
	.datad(\RegFile|regs[12][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~17 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N12
cycloneive_lcell_comb \RegFile|Mux61~18 (
// Equation(s):
// \RegFile|Mux61~18_combout  = (\RegFile|Mux61~17_combout  & (((\RegFile|regs[15][2]~q )) # (!readReg2[1]))) # (!\RegFile|Mux61~17_combout  & (readReg2[1] & ((\RegFile|regs[14][2]~q ))))

	.dataa(\RegFile|Mux61~17_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[15][2]~q ),
	.datad(\RegFile|regs[14][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux61~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~18 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux61~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N0
cycloneive_lcell_comb \RegFile|Mux61~10 (
// Equation(s):
// \RegFile|Mux61~10_combout  = (readReg2[1] & ((readReg2[0]) # ((\RegFile|regs[10][2]~q )))) # (!readReg2[1] & (!readReg2[0] & ((\RegFile|regs[8][2]~q ))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][2]~q ),
	.datad(\RegFile|regs[8][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~10 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N0
cycloneive_lcell_comb \RegFile|Mux61~11 (
// Equation(s):
// \RegFile|Mux61~11_combout  = (\RegFile|Mux61~10_combout  & ((\RegFile|regs[11][2]~q ) # ((!readReg2[0])))) # (!\RegFile|Mux61~10_combout  & (((\RegFile|regs[9][2]~q  & readReg2[0]))))

	.dataa(\RegFile|regs[11][2]~q ),
	.datab(\RegFile|Mux61~10_combout ),
	.datac(\RegFile|regs[9][2]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~11 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N18
cycloneive_lcell_comb \RegFile|Mux61~14 (
// Equation(s):
// \RegFile|Mux61~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][2]~q )) # (!readReg2[1] & ((\RegFile|regs[1][2]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][2]~q ),
	.datad(\RegFile|regs[1][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~14 .lut_mask = 16'hC480;
defparam \RegFile|Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N22
cycloneive_lcell_comb \RegFile|Mux61~15 (
// Equation(s):
// \RegFile|Mux61~15_combout  = (\RegFile|Mux61~14_combout ) # ((readReg2[1] & (!readReg2[0] & \RegFile|regs[2][2]~q )))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux61~14_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|regs[2][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~15 .lut_mask = 16'hCECC;
defparam \RegFile|Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N12
cycloneive_lcell_comb \RegFile|Mux61~12 (
// Equation(s):
// \RegFile|Mux61~12_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[5][2]~q )) # (!readReg2[0] & ((\RegFile|regs[4][2]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][2]~q ),
	.datad(\RegFile|regs[4][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~12 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N24
cycloneive_lcell_comb \RegFile|Mux61~13 (
// Equation(s):
// \RegFile|Mux61~13_combout  = (\RegFile|Mux61~12_combout  & (((\RegFile|regs[7][2]~q )) # (!readReg2[1]))) # (!\RegFile|Mux61~12_combout  & (readReg2[1] & (\RegFile|regs[6][2]~q )))

	.dataa(\RegFile|Mux61~12_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[6][2]~q ),
	.datad(\RegFile|regs[7][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~13 .lut_mask = 16'hEA62;
defparam \RegFile|Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N24
cycloneive_lcell_comb \RegFile|Mux61~16 (
// Equation(s):
// \RegFile|Mux61~16_combout  = (readReg2[2] & (((readReg2[3]) # (\RegFile|Mux61~13_combout )))) # (!readReg2[2] & (\RegFile|Mux61~15_combout  & (!readReg2[3])))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux61~15_combout ),
	.datac(readReg2[3]),
	.datad(\RegFile|Mux61~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~16 .lut_mask = 16'hAEA4;
defparam \RegFile|Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N30
cycloneive_lcell_comb \RegFile|Mux61~19 (
// Equation(s):
// \RegFile|Mux61~19_combout  = (readReg2[3] & ((\RegFile|Mux61~16_combout  & (\RegFile|Mux61~18_combout )) # (!\RegFile|Mux61~16_combout  & ((\RegFile|Mux61~11_combout ))))) # (!readReg2[3] & (((\RegFile|Mux61~16_combout ))))

	.dataa(\RegFile|Mux61~18_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux61~11_combout ),
	.datad(\RegFile|Mux61~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux61~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~19 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux61~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N28
cycloneive_lcell_comb \ALU_in1[2]~32 (
// Equation(s):
// \ALU_in1[2]~32_combout  = (\ALU_in1_con~1_combout  & ((\ALU_in1[2]~31_combout  & ((\RegFile|Mux61~19_combout ))) # (!\ALU_in1[2]~31_combout  & (\RegFile|Mux61~9_combout )))) # (!\ALU_in1_con~1_combout  & (((\ALU_in1[2]~31_combout ))))

	.dataa(\RegFile|Mux61~9_combout ),
	.datab(\ALU_in1_con~1_combout ),
	.datac(\ALU_in1[2]~31_combout ),
	.datad(\RegFile|Mux61~19_combout ),
	.cin(gnd),
	.combout(\ALU_in1[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[2]~32 .lut_mask = 16'hF838;
defparam \ALU_in1[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N10
cycloneive_lcell_comb \RiscALU|ShiftLeft0~25 (
// Equation(s):
// \RiscALU|ShiftLeft0~25_combout  = (!\ALU_in1[3]~34_combout  & ((\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~9_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~24_combout ))))

	.dataa(\RiscALU|ShiftLeft0~24_combout ),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~25_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~25 .lut_mask = 16'h3202;
defparam \RiscALU|ShiftLeft0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N28
cycloneive_lcell_comb \RiscALU|out[23]~195 (
// Equation(s):
// \RiscALU|out[23]~195_combout  = (\RiscALU|Mux30~5_combout  & (\RiscALU|ShiftLeft0~84_combout  & ((!\RiscALU|out[22]~149_combout )))) # (!\RiscALU|Mux30~5_combout  & (((\RiscALU|Add0~72_combout ) # (\RiscALU|out[22]~149_combout ))))

	.dataa(\RiscALU|Mux30~5_combout ),
	.datab(\RiscALU|ShiftLeft0~84_combout ),
	.datac(\RiscALU|Add0~72_combout ),
	.datad(\RiscALU|out[22]~149_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[23]~195_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[23]~195 .lut_mask = 16'h55D8;
defparam \RiscALU|out[23]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N14
cycloneive_lcell_comb \RiscALU|out[23]~196 (
// Equation(s):
// \RiscALU|out[23]~196_combout  = (\RiscALU|out[23]~195_combout  & ((\RiscALU|ShiftLeft0~25_combout ) # ((!\RiscALU|out[22]~149_combout )))) # (!\RiscALU|out[23]~195_combout  & (((\RiscALU|ShiftLeft0~58_combout  & \RiscALU|out[22]~149_combout ))))

	.dataa(\RiscALU|ShiftLeft0~25_combout ),
	.datab(\RiscALU|out[23]~195_combout ),
	.datac(\RiscALU|ShiftLeft0~58_combout ),
	.datad(\RiscALU|out[22]~149_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[23]~196_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[23]~196 .lut_mask = 16'hB8CC;
defparam \RiscALU|out[23]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N18
cycloneive_lcell_comb \RiscALU|out~197 (
// Equation(s):
// \RiscALU|out~197_combout  = \RegFile|Mux8~20_combout  $ (((opcode[5] & ((\ALU_in1[23]~22_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\RegFile|Mux8~20_combout ),
	.datac(opcode[5]),
	.datad(\ALU_in1[23]~22_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~197_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~197 .lut_mask = 16'h36C6;
defparam \RiscALU|out~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N20
cycloneive_lcell_comb \RiscALU|out[23]~198 (
// Equation(s):
// \RiscALU|out[23]~198_combout  = (\RiscALU|out[22]~155_combout  & (((\RiscALU|out[22]~154_combout  & \RiscALU|ShiftRight0~66_combout )))) # (!\RiscALU|out[22]~155_combout  & ((\RiscALU|out~197_combout ) # ((!\RiscALU|out[22]~154_combout ))))

	.dataa(\RiscALU|out[22]~155_combout ),
	.datab(\RiscALU|out~197_combout ),
	.datac(\RiscALU|out[22]~154_combout ),
	.datad(\RiscALU|ShiftRight0~66_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[23]~198_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[23]~198 .lut_mask = 16'hE545;
defparam \RiscALU|out[23]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N6
cycloneive_lcell_comb \RiscALU|out[23]~199 (
// Equation(s):
// \RiscALU|out[23]~199_combout  = (\RiscALU|out[23]~198_combout  & (((\RiscALU|ShiftRight1~49_combout ) # (!\RiscALU|out[22]~152_combout )))) # (!\RiscALU|out[23]~198_combout  & (\RegFile|Mux0~20_combout  & ((\RiscALU|out[22]~152_combout ))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\RiscALU|out[23]~198_combout ),
	.datac(\RiscALU|ShiftRight1~49_combout ),
	.datad(\RiscALU|out[22]~152_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[23]~199_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[23]~199 .lut_mask = 16'hE2CC;
defparam \RiscALU|out[23]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N16
cycloneive_lcell_comb \RiscALU|out[23]~200 (
// Equation(s):
// \RiscALU|out[23]~200_combout  = (funct3[1] & (\RiscALU|out[3]~51_combout )) # (!funct3[1] & ((\RiscALU|out[3]~51_combout  & ((\RiscALU|out[23]~199_combout ))) # (!\RiscALU|out[3]~51_combout  & (\RiscALU|out[23]~196_combout ))))

	.dataa(funct3[1]),
	.datab(\RiscALU|out[3]~51_combout ),
	.datac(\RiscALU|out[23]~196_combout ),
	.datad(\RiscALU|out[23]~199_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[23]~200_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[23]~200 .lut_mask = 16'hDC98;
defparam \RiscALU|out[23]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N0
cycloneive_lcell_comb \RiscALU|a~7 (
// Equation(s):
// \RiscALU|a~7_combout  = (opcode[5] & ((\ALU_in1[23]~22_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(opcode[5]),
	.datad(\ALU_in1[23]~22_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~7_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~7 .lut_mask = 16'hFC0C;
defparam \RiscALU|a~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N26
cycloneive_lcell_comb \RiscALU|out[23]~201 (
// Equation(s):
// \RiscALU|out[23]~201_combout  = (\RiscALU|out[23]~200_combout  & (((\RiscALU|a~7_combout  & \RegFile|Mux8~20_combout )) # (!\RiscALU|out[3]~53_combout ))) # (!\RiscALU|out[23]~200_combout  & (\RiscALU|out[3]~53_combout  & ((\RiscALU|a~7_combout ) # 
// (\RegFile|Mux8~20_combout ))))

	.dataa(\RiscALU|out[23]~200_combout ),
	.datab(\RiscALU|a~7_combout ),
	.datac(\RiscALU|out[3]~53_combout ),
	.datad(\RegFile|Mux8~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[23]~201_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[23]~201 .lut_mask = 16'hDA4A;
defparam \RiscALU|out[23]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N28
cycloneive_lcell_comb \update~49 (
// Equation(s):
// \update~49_combout  = (\update~44_combout ) # ((\update~45_combout  & \RiscALU|out[23]~201_combout ))

	.dataa(gnd),
	.datab(\update~45_combout ),
	.datac(\RiscALU|out[23]~201_combout ),
	.datad(\update~44_combout ),
	.cin(gnd),
	.combout(\update~49_combout ),
	.cout());
// synopsys translate_off
defparam \update~49 .lut_mask = 16'hFFC0;
defparam \update~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N15
dffeas \PC[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[23]~78_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[23]~reg0 .is_wysiwyg = "true";
defparam \PC[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N28
cycloneive_lcell_comb \writeData~104 (
// Equation(s):
// \writeData~104_combout  = (\writeData~70_combout  & ((\writeData~82_combout  & ((readReg2[3]))) # (!\writeData~82_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [23])))) # (!\writeData~70_combout  & (((\writeData~82_combout ))))

	.dataa(\writeData~70_combout ),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [23]),
	.datac(readReg2[3]),
	.datad(\writeData~82_combout ),
	.cin(gnd),
	.combout(\writeData~104_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~104 .lut_mask = 16'hF588;
defparam \writeData~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N14
cycloneive_lcell_comb \RiscALU|out[23]~272 (
// Equation(s):
// \RiscALU|out[23]~272_combout  = (\RiscALU|out[23]~201_combout  & (((\S[5]~reg0_q ) # (!\Decoder2~0_combout )) # (!\S[4]~reg0_q )))

	.dataa(\S[4]~reg0_q ),
	.datab(\RiscALU|out[23]~201_combout ),
	.datac(\S[5]~reg0_q ),
	.datad(\Decoder2~0_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[23]~272_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[23]~272 .lut_mask = 16'hC4CC;
defparam \RiscALU|out[23]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N20
cycloneive_lcell_comb \writeData~105 (
// Equation(s):
// \writeData~105_combout  = (\writeData~75_combout  & ((\writeData~74_combout  & ((\RiscALU|out[23]~272_combout ))) # (!\writeData~74_combout  & (\writeData~104_combout )))) # (!\writeData~75_combout  & (((\writeData~74_combout ))))

	.dataa(\writeData~104_combout ),
	.datab(\writeData~75_combout ),
	.datac(\writeData~74_combout ),
	.datad(\RiscALU|out[23]~272_combout ),
	.cin(gnd),
	.combout(\writeData~105_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~105 .lut_mask = 16'hF838;
defparam \writeData~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N14
cycloneive_lcell_comb \writeData~106 (
// Equation(s):
// \writeData~106_combout  = (\writeData~105_combout  & ((\Add3~46_combout ) # ((\writeData~137_combout )))) # (!\writeData~105_combout  & (((\Add4~22_combout  & !\writeData~137_combout ))))

	.dataa(\Add3~46_combout ),
	.datab(\writeData~105_combout ),
	.datac(\Add4~22_combout ),
	.datad(\writeData~137_combout ),
	.cin(gnd),
	.combout(\writeData~106_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~106 .lut_mask = 16'hCCB8;
defparam \writeData~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N23
dffeas \RegFile|regs[28][23] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~106_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][23] .is_wysiwyg = "true";
defparam \RegFile|regs[28][23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N26
cycloneive_lcell_comb \RegFile|Mux40~4 (
// Equation(s):
// \RegFile|Mux40~4_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[20][23]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[16][23]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[20][23]~q ),
	.datad(\RegFile|regs[16][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~4 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N12
cycloneive_lcell_comb \RegFile|Mux40~5 (
// Equation(s):
// \RegFile|Mux40~5_combout  = (readReg2[3] & ((\RegFile|Mux40~4_combout  & (\RegFile|regs[28][23]~q )) # (!\RegFile|Mux40~4_combout  & ((\RegFile|regs[24][23]~q ))))) # (!readReg2[3] & (((\RegFile|Mux40~4_combout ))))

	.dataa(\RegFile|regs[28][23]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[24][23]~q ),
	.datad(\RegFile|Mux40~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~5 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N12
cycloneive_lcell_comb \RegFile|Mux40~2 (
// Equation(s):
// \RegFile|Mux40~2_combout  = (readReg2[2] & (((\RegFile|regs[22][23]~q ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|regs[18][23]~q  & ((!readReg2[3]))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[18][23]~q ),
	.datac(\RegFile|regs[22][23]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~2 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N4
cycloneive_lcell_comb \RegFile|Mux40~3 (
// Equation(s):
// \RegFile|Mux40~3_combout  = (\RegFile|Mux40~2_combout  & ((\RegFile|regs[30][23]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux40~2_combout  & (((\RegFile|regs[26][23]~q  & readReg2[3]))))

	.dataa(\RegFile|regs[30][23]~q ),
	.datab(\RegFile|Mux40~2_combout ),
	.datac(\RegFile|regs[26][23]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~3 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N12
cycloneive_lcell_comb \RegFile|Mux40~6 (
// Equation(s):
// \RegFile|Mux40~6_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|Mux40~3_combout ))) # (!readReg2[1] & (\RegFile|Mux40~5_combout ))))

	.dataa(\RegFile|Mux40~5_combout ),
	.datab(readReg2[0]),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux40~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~6 .lut_mask = 16'hF2C2;
defparam \RegFile|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N26
cycloneive_lcell_comb \RegFile|Mux40~0 (
// Equation(s):
// \RegFile|Mux40~0_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[25][23]~q )) # (!readReg2[3] & ((\RegFile|regs[17][23]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[25][23]~q ),
	.datad(\RegFile|regs[17][23]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~0 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N24
cycloneive_lcell_comb \RegFile|Mux40~1 (
// Equation(s):
// \RegFile|Mux40~1_combout  = (\RegFile|Mux40~0_combout  & ((\RegFile|regs[29][23]~q ) # ((!readReg2[2])))) # (!\RegFile|Mux40~0_combout  & (((\RegFile|regs[21][23]~q  & readReg2[2]))))

	.dataa(\RegFile|Mux40~0_combout ),
	.datab(\RegFile|regs[29][23]~q ),
	.datac(\RegFile|regs[21][23]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~1 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N28
cycloneive_lcell_comb \RegFile|Mux40~7 (
// Equation(s):
// \RegFile|Mux40~7_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[27][23]~q ))) # (!readReg2[3] & (\RegFile|regs[19][23]~q ))))

	.dataa(\RegFile|regs[19][23]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[27][23]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~7 .lut_mask = 16'hFC22;
defparam \RegFile|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N26
cycloneive_lcell_comb \RegFile|Mux40~8 (
// Equation(s):
// \RegFile|Mux40~8_combout  = (readReg2[2] & ((\RegFile|Mux40~7_combout  & (\RegFile|regs[31][23]~q )) # (!\RegFile|Mux40~7_combout  & ((\RegFile|regs[23][23]~q ))))) # (!readReg2[2] & (((\RegFile|Mux40~7_combout ))))

	.dataa(\RegFile|regs[31][23]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][23]~q ),
	.datad(\RegFile|Mux40~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~8 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N30
cycloneive_lcell_comb \RegFile|Mux40~9 (
// Equation(s):
// \RegFile|Mux40~9_combout  = (\RegFile|Mux40~6_combout  & (((\RegFile|Mux40~8_combout )) # (!readReg2[0]))) # (!\RegFile|Mux40~6_combout  & (readReg2[0] & (\RegFile|Mux40~1_combout )))

	.dataa(\RegFile|Mux40~6_combout ),
	.datab(readReg2[0]),
	.datac(\RegFile|Mux40~1_combout ),
	.datad(\RegFile|Mux40~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~9 .lut_mask = 16'hEA62;
defparam \RegFile|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N8
cycloneive_lcell_comb \RegFile|Mux40~20 (
// Equation(s):
// \RegFile|Mux40~20_combout  = (readReg2[4] & (\RegFile|Mux40~9_combout )) # (!readReg2[4] & ((\RegFile|Mux40~19_combout )))

	.dataa(gnd),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux40~9_combout ),
	.datad(\RegFile|Mux40~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux40~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux40~20 .lut_mask = 16'hF3C0;
defparam \RegFile|Mux40~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N16
cycloneive_lcell_comb \wrData[23]~23 (
// Equation(s):
// \wrData[23]~23_combout  = (!funct3[2] & (funct3[1] & (\RegFile|Mux40~20_combout  & !funct3[0])))

	.dataa(funct3[2]),
	.datab(funct3[1]),
	.datac(\RegFile|Mux40~20_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[23]~23 .lut_mask = 16'h0040;
defparam \wrData[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y44_N15
dffeas upperBit(
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [30]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\upperBit~q ),
	.prn(vcc));
// synopsys translate_off
defparam upperBit.is_wysiwyg = "true";
defparam upperBit.power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N14
cycloneive_lcell_comb \RiscALU|Add0~68 (
// Equation(s):
// \RiscALU|Add0~68_combout  = (opcode[5] & (\upperBit~q  $ (((\ALU_in1[22]~21_combout ))))) # (!opcode[5] & (((\ALU_in1[11]~10_combout ))))

	.dataa(\upperBit~q ),
	.datab(opcode[5]),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[22]~21_combout ),
	.cin(gnd),
	.combout(\RiscALU|Add0~68_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Add0~68 .lut_mask = 16'h74B8;
defparam \RiscALU|Add0~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N2
cycloneive_lcell_comb \RiscALU|out[22]~188 (
// Equation(s):
// \RiscALU|out[22]~188_combout  = (\RiscALU|Mux30~5_combout  & ((\RiscALU|out[22]~149_combout  & (\RiscALU|ShiftLeft0~53_combout )) # (!\RiscALU|out[22]~149_combout  & ((\RiscALU|ShiftLeft0~81_combout ))))) # (!\RiscALU|Mux30~5_combout  & 
// (((\RiscALU|out[22]~149_combout ))))

	.dataa(\RiscALU|ShiftLeft0~53_combout ),
	.datab(\RiscALU|Mux30~5_combout ),
	.datac(\RiscALU|out[22]~149_combout ),
	.datad(\RiscALU|ShiftLeft0~81_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[22]~188_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[22]~188 .lut_mask = 16'hBCB0;
defparam \RiscALU|out[22]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N28
cycloneive_lcell_comb \RiscALU|out[22]~189 (
// Equation(s):
// \RiscALU|out[22]~189_combout  = (\RiscALU|Mux30~5_combout  & (((\RiscALU|out[22]~188_combout )))) # (!\RiscALU|Mux30~5_combout  & ((\RiscALU|out[22]~188_combout  & ((\RiscALU|ShiftLeft0~22_combout ))) # (!\RiscALU|out[22]~188_combout  & 
// (\RiscALU|Add0~69_combout ))))

	.dataa(\RiscALU|Add0~69_combout ),
	.datab(\RiscALU|Mux30~5_combout ),
	.datac(\RiscALU|ShiftLeft0~22_combout ),
	.datad(\RiscALU|out[22]~188_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[22]~189_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[22]~189 .lut_mask = 16'hFC22;
defparam \RiscALU|out[22]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N24
cycloneive_lcell_comb \RiscALU|out~190 (
// Equation(s):
// \RiscALU|out~190_combout  = \RegFile|Mux9~20_combout  $ (((opcode[5] & ((\ALU_in1[22]~21_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(\RegFile|Mux9~20_combout ),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(opcode[5]),
	.datad(\ALU_in1[22]~21_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~190_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~190 .lut_mask = 16'h56A6;
defparam \RiscALU|out~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N2
cycloneive_lcell_comb \RiscALU|out[22]~191 (
// Equation(s):
// \RiscALU|out[22]~191_combout  = (\RiscALU|out[22]~154_combout  & ((\RiscALU|out[22]~155_combout  & (\RiscALU|ShiftRight0~63_combout )) # (!\RiscALU|out[22]~155_combout  & ((\RiscALU|out~190_combout ))))) # (!\RiscALU|out[22]~154_combout  & 
// (((!\RiscALU|out[22]~155_combout ))))

	.dataa(\RiscALU|ShiftRight0~63_combout ),
	.datab(\RiscALU|out~190_combout ),
	.datac(\RiscALU|out[22]~154_combout ),
	.datad(\RiscALU|out[22]~155_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[22]~191_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[22]~191 .lut_mask = 16'hA0CF;
defparam \RiscALU|out[22]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N28
cycloneive_lcell_comb \RiscALU|out[22]~192 (
// Equation(s):
// \RiscALU|out[22]~192_combout  = (\RiscALU|out[22]~152_combout  & ((\RiscALU|out[22]~191_combout  & ((\RiscALU|ShiftRight1~48_combout ))) # (!\RiscALU|out[22]~191_combout  & (\RegFile|Mux0~20_combout )))) # (!\RiscALU|out[22]~152_combout  & 
// (((\RiscALU|out[22]~191_combout ))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\RiscALU|out[22]~152_combout ),
	.datac(\RiscALU|ShiftRight1~48_combout ),
	.datad(\RiscALU|out[22]~191_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[22]~192_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[22]~192 .lut_mask = 16'hF388;
defparam \RiscALU|out[22]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N30
cycloneive_lcell_comb \RiscALU|out[22]~193 (
// Equation(s):
// \RiscALU|out[22]~193_combout  = (\RiscALU|out[3]~51_combout  & ((funct3[1]) # ((\RiscALU|out[22]~192_combout )))) # (!\RiscALU|out[3]~51_combout  & (!funct3[1] & (\RiscALU|out[22]~189_combout )))

	.dataa(\RiscALU|out[3]~51_combout ),
	.datab(funct3[1]),
	.datac(\RiscALU|out[22]~189_combout ),
	.datad(\RiscALU|out[22]~192_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[22]~193_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[22]~193 .lut_mask = 16'hBA98;
defparam \RiscALU|out[22]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N22
cycloneive_lcell_comb \RiscALU|out[22]~194 (
// Equation(s):
// \RiscALU|out[22]~194_combout  = (\RiscALU|out[22]~193_combout  & (((\RiscALU|a~8_combout  & \RegFile|Mux9~20_combout )) # (!\RiscALU|out[3]~53_combout ))) # (!\RiscALU|out[22]~193_combout  & (\RiscALU|out[3]~53_combout  & ((\RiscALU|a~8_combout ) # 
// (\RegFile|Mux9~20_combout ))))

	.dataa(\RiscALU|a~8_combout ),
	.datab(\RiscALU|out[22]~193_combout ),
	.datac(\RiscALU|out[3]~53_combout ),
	.datad(\RegFile|Mux9~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[22]~194_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[22]~194 .lut_mask = 16'hBC2C;
defparam \RiscALU|out[22]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N18
cycloneive_lcell_comb \update~48 (
// Equation(s):
// \update~48_combout  = (\update~44_combout ) # ((\update~45_combout  & \RiscALU|out[22]~194_combout ))

	.dataa(gnd),
	.datab(\update~45_combout ),
	.datac(\RiscALU|out[22]~194_combout ),
	.datad(\update~44_combout ),
	.cin(gnd),
	.combout(\update~48_combout ),
	.cout());
// synopsys translate_off
defparam \update~48 .lut_mask = 16'hFFC0;
defparam \update~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N13
dffeas \PC[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[22]~76_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[22]~reg0 .is_wysiwyg = "true";
defparam \PC[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N14
cycloneive_lcell_comb \RiscALU|out[22]~271 (
// Equation(s):
// \RiscALU|out[22]~271_combout  = (\RiscALU|out[22]~194_combout  & (((\S[5]~reg0_q ) # (!\Decoder2~0_combout )) # (!\S[4]~reg0_q )))

	.dataa(\S[4]~reg0_q ),
	.datab(\S[5]~reg0_q ),
	.datac(\RiscALU|out[22]~194_combout ),
	.datad(\Decoder2~0_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[22]~271_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[22]~271 .lut_mask = 16'hD0F0;
defparam \RiscALU|out[22]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N12
cycloneive_lcell_comb \writeData~100 (
// Equation(s):
// \writeData~100_combout  = (\writeData~70_combout  & (((\RiscRam|altsyncram_component|auto_generated|q_a [22]) # (\writeData~71_combout )))) # (!\writeData~70_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [7] & ((!\writeData~71_combout ))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [22]),
	.datac(\writeData~70_combout ),
	.datad(\writeData~71_combout ),
	.cin(gnd),
	.combout(\writeData~100_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~100 .lut_mask = 16'hF0CA;
defparam \writeData~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N22
cycloneive_lcell_comb \writeData~101 (
// Equation(s):
// \writeData~101_combout  = (\writeData~100_combout  & (((readReg2[2]) # (!\writeData~71_combout )))) # (!\writeData~100_combout  & (\Mux0~0_combout  & ((\writeData~71_combout ))))

	.dataa(\writeData~100_combout ),
	.datab(\Mux0~0_combout ),
	.datac(readReg2[2]),
	.datad(\writeData~71_combout ),
	.cin(gnd),
	.combout(\writeData~101_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~101 .lut_mask = 16'hE4AA;
defparam \writeData~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N0
cycloneive_lcell_comb \writeData~102 (
// Equation(s):
// \writeData~102_combout  = (\writeData~74_combout  & ((\RiscALU|out[22]~271_combout ) # ((!\writeData~75_combout )))) # (!\writeData~74_combout  & (((\writeData~101_combout  & \writeData~75_combout ))))

	.dataa(\writeData~74_combout ),
	.datab(\RiscALU|out[22]~271_combout ),
	.datac(\writeData~101_combout ),
	.datad(\writeData~75_combout ),
	.cin(gnd),
	.combout(\writeData~102_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~102 .lut_mask = 16'hD8AA;
defparam \writeData~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N26
cycloneive_lcell_comb \writeData~103 (
// Equation(s):
// \writeData~103_combout  = (\writeData~137_combout  & (((\writeData~102_combout )))) # (!\writeData~137_combout  & ((\writeData~102_combout  & (\Add3~44_combout )) # (!\writeData~102_combout  & ((\Add4~20_combout )))))

	.dataa(\Add3~44_combout ),
	.datab(\writeData~137_combout ),
	.datac(\Add4~20_combout ),
	.datad(\writeData~102_combout ),
	.cin(gnd),
	.combout(\writeData~103_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~103 .lut_mask = 16'hEE30;
defparam \writeData~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y34_N19
dffeas \RegFile|regs[30][22] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~103_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][22] .is_wysiwyg = "true";
defparam \RegFile|regs[30][22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N26
cycloneive_lcell_comb \RegFile|Mux41~2 (
// Equation(s):
// \RegFile|Mux41~2_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[26][22]~q )) # (!readReg2[3] & ((\RegFile|regs[18][22]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[26][22]~q ),
	.datad(\RegFile|regs[18][22]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~2 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y34_N0
cycloneive_lcell_comb \RegFile|Mux41~3 (
// Equation(s):
// \RegFile|Mux41~3_combout  = (\RegFile|Mux41~2_combout  & ((\RegFile|regs[30][22]~q ) # ((!readReg2[2])))) # (!\RegFile|Mux41~2_combout  & (((\RegFile|regs[22][22]~q  & readReg2[2]))))

	.dataa(\RegFile|regs[30][22]~q ),
	.datab(\RegFile|Mux41~2_combout ),
	.datac(\RegFile|regs[22][22]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~3 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N12
cycloneive_lcell_comb \RegFile|Mux41~4 (
// Equation(s):
// \RegFile|Mux41~4_combout  = (readReg2[3] & (((\RegFile|regs[24][22]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[16][22]~q  & ((!readReg2[2]))))

	.dataa(\RegFile|regs[16][22]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[24][22]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~4 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N24
cycloneive_lcell_comb \RegFile|Mux41~5 (
// Equation(s):
// \RegFile|Mux41~5_combout  = (readReg2[2] & ((\RegFile|Mux41~4_combout  & (\RegFile|regs[28][22]~q )) # (!\RegFile|Mux41~4_combout  & ((\RegFile|regs[20][22]~q ))))) # (!readReg2[2] & (((\RegFile|Mux41~4_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[28][22]~q ),
	.datac(\RegFile|regs[20][22]~q ),
	.datad(\RegFile|Mux41~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~5 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N16
cycloneive_lcell_comb \RegFile|Mux41~6 (
// Equation(s):
// \RegFile|Mux41~6_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & (\RegFile|Mux41~3_combout )) # (!readReg2[1] & ((\RegFile|Mux41~5_combout )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|Mux41~3_combout ),
	.datad(\RegFile|Mux41~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~6 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N14
cycloneive_lcell_comb \RegFile|Mux41~0 (
// Equation(s):
// \RegFile|Mux41~0_combout  = (readReg2[2] & (((\RegFile|regs[21][22]~q ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|regs[17][22]~q  & ((!readReg2[3]))))

	.dataa(\RegFile|regs[17][22]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][22]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~0 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N4
cycloneive_lcell_comb \RegFile|Mux41~1 (
// Equation(s):
// \RegFile|Mux41~1_combout  = (\RegFile|Mux41~0_combout  & ((\RegFile|regs[29][22]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux41~0_combout  & (((\RegFile|regs[25][22]~q  & readReg2[3]))))

	.dataa(\RegFile|regs[29][22]~q ),
	.datab(\RegFile|Mux41~0_combout ),
	.datac(\RegFile|regs[25][22]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~1 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N4
cycloneive_lcell_comb \RegFile|Mux41~7 (
// Equation(s):
// \RegFile|Mux41~7_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[23][22]~q )) # (!readReg2[2] & ((\RegFile|regs[19][22]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][22]~q ),
	.datad(\RegFile|regs[19][22]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~7 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N30
cycloneive_lcell_comb \RegFile|Mux41~8 (
// Equation(s):
// \RegFile|Mux41~8_combout  = (readReg2[3] & ((\RegFile|Mux41~7_combout  & (\RegFile|regs[31][22]~q )) # (!\RegFile|Mux41~7_combout  & ((\RegFile|regs[27][22]~q ))))) # (!readReg2[3] & (((\RegFile|Mux41~7_combout ))))

	.dataa(\RegFile|regs[31][22]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][22]~q ),
	.datad(\RegFile|Mux41~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~8 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N26
cycloneive_lcell_comb \RegFile|Mux41~9 (
// Equation(s):
// \RegFile|Mux41~9_combout  = (readReg2[0] & ((\RegFile|Mux41~6_combout  & ((\RegFile|Mux41~8_combout ))) # (!\RegFile|Mux41~6_combout  & (\RegFile|Mux41~1_combout )))) # (!readReg2[0] & (\RegFile|Mux41~6_combout ))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux41~6_combout ),
	.datac(\RegFile|Mux41~1_combout ),
	.datad(\RegFile|Mux41~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~9 .lut_mask = 16'hEC64;
defparam \RegFile|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N6
cycloneive_lcell_comb \RegFile|Mux41~20 (
// Equation(s):
// \RegFile|Mux41~20_combout  = (readReg2[4] & (\RegFile|Mux41~9_combout )) # (!readReg2[4] & ((\RegFile|Mux41~19_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux41~9_combout ),
	.datac(\RegFile|Mux41~19_combout ),
	.datad(readReg2[4]),
	.cin(gnd),
	.combout(\RegFile|Mux41~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux41~20 .lut_mask = 16'hCCF0;
defparam \RegFile|Mux41~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N14
cycloneive_lcell_comb \wrData[22]~22 (
// Equation(s):
// \wrData[22]~22_combout  = (\RegFile|Mux41~20_combout  & (!funct3[2] & (funct3[1] & !funct3[0])))

	.dataa(\RegFile|Mux41~20_combout ),
	.datab(funct3[2]),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[22]~22 .lut_mask = 16'h0020;
defparam \wrData[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N28
cycloneive_lcell_comb \Mux0~0 (
// Equation(s):
// \Mux0~0_combout  = (!funct3[2] & (!funct3[1] & \RiscRam|altsyncram_component|auto_generated|q_a [15]))

	.dataa(funct3[2]),
	.datab(funct3[1]),
	.datac(gnd),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Mux0~0 .lut_mask = 16'h1100;
defparam \Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N16
cycloneive_lcell_comb \writeData~82 (
// Equation(s):
// \writeData~82_combout  = (\writeData~71_combout  & ((\Mux0~0_combout ) # ((\writeData~70_combout )))) # (!\writeData~71_combout  & (((\RiscRam|altsyncram_component|auto_generated|q_a [7] & !\writeData~70_combout ))))

	.dataa(\Mux0~0_combout ),
	.datab(\writeData~71_combout ),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.datad(\writeData~70_combout ),
	.cin(gnd),
	.combout(\writeData~82_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~82 .lut_mask = 16'hCCB8;
defparam \writeData~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N26
cycloneive_lcell_comb \writeData~97 (
// Equation(s):
// \writeData~97_combout  = (\writeData~70_combout  & ((\writeData~82_combout  & (readReg2[1])) # (!\writeData~82_combout  & ((\RiscRam|altsyncram_component|auto_generated|q_a [21]))))) # (!\writeData~70_combout  & (((\writeData~82_combout ))))

	.dataa(\writeData~70_combout ),
	.datab(readReg2[1]),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [21]),
	.datad(\writeData~82_combout ),
	.cin(gnd),
	.combout(\writeData~97_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~97 .lut_mask = 16'hDDA0;
defparam \writeData~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N4
cycloneive_lcell_comb \RiscALU|out[21]~270 (
// Equation(s):
// \RiscALU|out[21]~270_combout  = (\RiscALU|out[21]~187_combout  & (((\S[5]~reg0_q ) # (!\Decoder2~0_combout )) # (!\S[4]~reg0_q )))

	.dataa(\S[4]~reg0_q ),
	.datab(\RiscALU|out[21]~187_combout ),
	.datac(\S[5]~reg0_q ),
	.datad(\Decoder2~0_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[21]~270_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[21]~270 .lut_mask = 16'hC4CC;
defparam \RiscALU|out[21]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N10
cycloneive_lcell_comb \writeData~98 (
// Equation(s):
// \writeData~98_combout  = (\writeData~74_combout  & (((\RiscALU|out[21]~270_combout )) # (!\writeData~75_combout ))) # (!\writeData~74_combout  & (\writeData~75_combout  & (\writeData~97_combout )))

	.dataa(\writeData~74_combout ),
	.datab(\writeData~75_combout ),
	.datac(\writeData~97_combout ),
	.datad(\RiscALU|out[21]~270_combout ),
	.cin(gnd),
	.combout(\writeData~98_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~98 .lut_mask = 16'hEA62;
defparam \writeData~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y41_N20
cycloneive_lcell_comb \writeData~99 (
// Equation(s):
// \writeData~99_combout  = (\writeData~98_combout  & ((\writeData~137_combout ) # ((\Add3~42_combout )))) # (!\writeData~98_combout  & (!\writeData~137_combout  & (\Add4~18_combout )))

	.dataa(\writeData~98_combout ),
	.datab(\writeData~137_combout ),
	.datac(\Add4~18_combout ),
	.datad(\Add3~42_combout ),
	.cin(gnd),
	.combout(\writeData~99_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~99 .lut_mask = 16'hBA98;
defparam \writeData~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y37_N31
dffeas \RegFile|regs[4][21] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~99_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][21] .is_wysiwyg = "true";
defparam \RegFile|regs[4][21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N4
cycloneive_lcell_comb \RegFile|Mux42~10 (
// Equation(s):
// \RegFile|Mux42~10_combout  = (readReg2[0] & (((\RegFile|regs[5][21]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[4][21]~q  & ((!readReg2[1]))))

	.dataa(\RegFile|regs[4][21]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][21]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~10 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N12
cycloneive_lcell_comb \RegFile|Mux42~11 (
// Equation(s):
// \RegFile|Mux42~11_combout  = (readReg2[1] & ((\RegFile|Mux42~10_combout  & ((\RegFile|regs[7][21]~q ))) # (!\RegFile|Mux42~10_combout  & (\RegFile|regs[6][21]~q )))) # (!readReg2[1] & (\RegFile|Mux42~10_combout ))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux42~10_combout ),
	.datac(\RegFile|regs[6][21]~q ),
	.datad(\RegFile|regs[7][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~11 .lut_mask = 16'hEC64;
defparam \RegFile|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N20
cycloneive_lcell_comb \RegFile|Mux42~17 (
// Equation(s):
// \RegFile|Mux42~17_combout  = (readReg2[1] & (((readReg2[0])))) # (!readReg2[1] & ((readReg2[0] & ((\RegFile|regs[13][21]~q ))) # (!readReg2[0] & (\RegFile|regs[12][21]~q ))))

	.dataa(\RegFile|regs[12][21]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][21]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~17 .lut_mask = 16'hFC22;
defparam \RegFile|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N0
cycloneive_lcell_comb \RegFile|Mux42~18 (
// Equation(s):
// \RegFile|Mux42~18_combout  = (readReg2[1] & ((\RegFile|Mux42~17_combout  & (\RegFile|regs[15][21]~q )) # (!\RegFile|Mux42~17_combout  & ((\RegFile|regs[14][21]~q ))))) # (!readReg2[1] & (((\RegFile|Mux42~17_combout ))))

	.dataa(\RegFile|regs[15][21]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|Mux42~17_combout ),
	.datad(\RegFile|regs[14][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~18 .lut_mask = 16'hBCB0;
defparam \RegFile|Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N4
cycloneive_lcell_comb \RegFile|Mux42~14 (
// Equation(s):
// \RegFile|Mux42~14_combout  = (readReg2[0] & ((readReg2[1] & ((\RegFile|regs[3][21]~q ))) # (!readReg2[1] & (\RegFile|regs[1][21]~q ))))

	.dataa(\RegFile|regs[1][21]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[3][21]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~14 .lut_mask = 16'hE200;
defparam \RegFile|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N14
cycloneive_lcell_comb \RegFile|Mux42~15 (
// Equation(s):
// \RegFile|Mux42~15_combout  = (\RegFile|Mux42~14_combout ) # ((readReg2[1] & (\RegFile|regs[2][21]~q  & !readReg2[0])))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux42~14_combout ),
	.datac(\RegFile|regs[2][21]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~15 .lut_mask = 16'hCCEC;
defparam \RegFile|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N28
cycloneive_lcell_comb \RegFile|Mux42~12 (
// Equation(s):
// \RegFile|Mux42~12_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & (\RegFile|regs[10][21]~q )) # (!readReg2[1] & ((\RegFile|regs[8][21]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][21]~q ),
	.datad(\RegFile|regs[8][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~12 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N4
cycloneive_lcell_comb \RegFile|Mux42~13 (
// Equation(s):
// \RegFile|Mux42~13_combout  = (readReg2[0] & ((\RegFile|Mux42~12_combout  & ((\RegFile|regs[11][21]~q ))) # (!\RegFile|Mux42~12_combout  & (\RegFile|regs[9][21]~q )))) # (!readReg2[0] & (\RegFile|Mux42~12_combout ))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux42~12_combout ),
	.datac(\RegFile|regs[9][21]~q ),
	.datad(\RegFile|regs[11][21]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~13 .lut_mask = 16'hEC64;
defparam \RegFile|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N24
cycloneive_lcell_comb \RegFile|Mux42~16 (
// Equation(s):
// \RegFile|Mux42~16_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|Mux42~13_combout ))) # (!readReg2[3] & (\RegFile|Mux42~15_combout ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux42~15_combout ),
	.datad(\RegFile|Mux42~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~16 .lut_mask = 16'hDC98;
defparam \RegFile|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N26
cycloneive_lcell_comb \RegFile|Mux42~19 (
// Equation(s):
// \RegFile|Mux42~19_combout  = (readReg2[2] & ((\RegFile|Mux42~16_combout  & ((\RegFile|Mux42~18_combout ))) # (!\RegFile|Mux42~16_combout  & (\RegFile|Mux42~11_combout )))) # (!readReg2[2] & (((\RegFile|Mux42~16_combout ))))

	.dataa(\RegFile|Mux42~11_combout ),
	.datab(\RegFile|Mux42~18_combout ),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux42~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~19 .lut_mask = 16'hCFA0;
defparam \RegFile|Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N30
cycloneive_lcell_comb \RegFile|Mux42~20 (
// Equation(s):
// \RegFile|Mux42~20_combout  = (readReg2[4] & ((\RegFile|Mux42~9_combout ))) # (!readReg2[4] & (\RegFile|Mux42~19_combout ))

	.dataa(\RegFile|Mux42~19_combout ),
	.datab(\RegFile|Mux42~9_combout ),
	.datac(readReg2[4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|Mux42~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux42~20 .lut_mask = 16'hCACA;
defparam \RegFile|Mux42~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N20
cycloneive_lcell_comb \wrData[21]~21 (
// Equation(s):
// \wrData[21]~21_combout  = (!funct3[0] & (funct3[1] & (\RegFile|Mux42~20_combout  & !funct3[2])))

	.dataa(funct3[0]),
	.datab(funct3[1]),
	.datac(\RegFile|Mux42~20_combout ),
	.datad(funct3[2]),
	.cin(gnd),
	.combout(\wrData[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[21]~21 .lut_mask = 16'h0040;
defparam \wrData[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N2
cycloneive_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = (\S[5]~reg0_q ) # (\RiscRam|altsyncram_component|auto_generated|q_a [16])

	.dataa(gnd),
	.datab(\S[5]~reg0_q ),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [16]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector14~0 .lut_mask = 16'hFCFC;
defparam \Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N3
dffeas \readReg1[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\readReg1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readReg1[1]),
	.prn(vcc));
// synopsys translate_off
defparam \readReg1[1] .is_wysiwyg = "true";
defparam \readReg1[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N2
cycloneive_lcell_comb \RegFile|Mux24~2 (
// Equation(s):
// \RegFile|Mux24~2_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[22][7]~q ))) # (!readReg1[2] & (\RegFile|regs[18][7]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][7]~q ),
	.datad(\RegFile|regs[22][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N0
cycloneive_lcell_comb \RegFile|Mux24~3 (
// Equation(s):
// \RegFile|Mux24~3_combout  = (readReg1[3] & ((\RegFile|Mux24~2_combout  & (\RegFile|regs[30][7]~q )) # (!\RegFile|Mux24~2_combout  & ((\RegFile|regs[26][7]~q ))))) # (!readReg1[3] & (\RegFile|Mux24~2_combout ))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux24~2_combout ),
	.datac(\RegFile|regs[30][7]~q ),
	.datad(\RegFile|regs[26][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~3 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N6
cycloneive_lcell_comb \RegFile|Mux24~4 (
// Equation(s):
// \RegFile|Mux24~4_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[20][7]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[16][7]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][7]~q ),
	.datad(\RegFile|regs[20][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N6
cycloneive_lcell_comb \RegFile|Mux24~5 (
// Equation(s):
// \RegFile|Mux24~5_combout  = (\RegFile|Mux24~4_combout  & (((\RegFile|regs[28][7]~q ) # (!readReg1[3])))) # (!\RegFile|Mux24~4_combout  & (\RegFile|regs[24][7]~q  & ((readReg1[3]))))

	.dataa(\RegFile|Mux24~4_combout ),
	.datab(\RegFile|regs[24][7]~q ),
	.datac(\RegFile|regs[28][7]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~5 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N30
cycloneive_lcell_comb \RegFile|Mux24~6 (
// Equation(s):
// \RegFile|Mux24~6_combout  = (readReg1[1] & ((\RegFile|Mux24~3_combout ) # ((readReg1[0])))) # (!readReg1[1] & (((!readReg1[0] & \RegFile|Mux24~5_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux24~3_combout ),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux24~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~6 .lut_mask = 16'hADA8;
defparam \RegFile|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N14
cycloneive_lcell_comb \RegFile|Mux24~7 (
// Equation(s):
// \RegFile|Mux24~7_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[27][7]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[19][7]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[19][7]~q ),
	.datad(\RegFile|regs[27][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N0
cycloneive_lcell_comb \RegFile|Mux24~8 (
// Equation(s):
// \RegFile|Mux24~8_combout  = (\RegFile|Mux24~7_combout  & (((\RegFile|regs[31][7]~q )) # (!readReg1[2]))) # (!\RegFile|Mux24~7_combout  & (readReg1[2] & ((\RegFile|regs[23][7]~q ))))

	.dataa(\RegFile|Mux24~7_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[31][7]~q ),
	.datad(\RegFile|regs[23][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~8 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N20
cycloneive_lcell_comb \RegFile|Mux24~0 (
// Equation(s):
// \RegFile|Mux24~0_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[25][7]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[17][7]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[17][7]~q ),
	.datad(\RegFile|regs[25][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~0 .lut_mask = 16'hBA98;
defparam \RegFile|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N22
cycloneive_lcell_comb \RegFile|Mux24~1 (
// Equation(s):
// \RegFile|Mux24~1_combout  = (readReg1[2] & ((\RegFile|Mux24~0_combout  & ((\RegFile|regs[29][7]~q ))) # (!\RegFile|Mux24~0_combout  & (\RegFile|regs[21][7]~q )))) # (!readReg1[2] & (((\RegFile|Mux24~0_combout ))))

	.dataa(\RegFile|regs[21][7]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[29][7]~q ),
	.datad(\RegFile|Mux24~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~1 .lut_mask = 16'hF388;
defparam \RegFile|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N0
cycloneive_lcell_comb \RegFile|Mux24~9 (
// Equation(s):
// \RegFile|Mux24~9_combout  = (\RegFile|Mux24~6_combout  & ((\RegFile|Mux24~8_combout ) # ((!readReg1[0])))) # (!\RegFile|Mux24~6_combout  & (((readReg1[0] & \RegFile|Mux24~1_combout ))))

	.dataa(\RegFile|Mux24~6_combout ),
	.datab(\RegFile|Mux24~8_combout ),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux24~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~9 .lut_mask = 16'hDA8A;
defparam \RegFile|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N28
cycloneive_lcell_comb \RegFile|Mux24~17 (
// Equation(s):
// \RegFile|Mux24~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][7]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][7]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][7]~q ),
	.datad(\RegFile|regs[13][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N26
cycloneive_lcell_comb \RegFile|Mux24~18 (
// Equation(s):
// \RegFile|Mux24~18_combout  = (readReg1[1] & ((\RegFile|Mux24~17_combout  & (\RegFile|regs[15][7]~q )) # (!\RegFile|Mux24~17_combout  & ((\RegFile|regs[14][7]~q ))))) # (!readReg1[1] & (((\RegFile|Mux24~17_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[15][7]~q ),
	.datac(\RegFile|regs[14][7]~q ),
	.datad(\RegFile|Mux24~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~18 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N28
cycloneive_lcell_comb \RegFile|Mux24~10 (
// Equation(s):
// \RegFile|Mux24~10_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[5][7]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[4][7]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[4][7]~q ),
	.datad(\RegFile|regs[5][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~10 .lut_mask = 16'hBA98;
defparam \RegFile|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N20
cycloneive_lcell_comb \RegFile|Mux24~11 (
// Equation(s):
// \RegFile|Mux24~11_combout  = (\RegFile|Mux24~10_combout  & (((\RegFile|regs[7][7]~q ) # (!readReg1[1])))) # (!\RegFile|Mux24~10_combout  & (\RegFile|regs[6][7]~q  & ((readReg1[1]))))

	.dataa(\RegFile|regs[6][7]~q ),
	.datab(\RegFile|Mux24~10_combout ),
	.datac(\RegFile|regs[7][7]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~11 .lut_mask = 16'hE2CC;
defparam \RegFile|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N26
cycloneive_lcell_comb \RegFile|Mux24~12 (
// Equation(s):
// \RegFile|Mux24~12_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|regs[10][7]~q )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|regs[8][7]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[8][7]~q ),
	.datad(\RegFile|regs[10][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~12 .lut_mask = 16'hBA98;
defparam \RegFile|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N26
cycloneive_lcell_comb \RegFile|Mux24~13 (
// Equation(s):
// \RegFile|Mux24~13_combout  = (\RegFile|Mux24~12_combout  & (((\RegFile|regs[11][7]~q )) # (!readReg1[0]))) # (!\RegFile|Mux24~12_combout  & (readReg1[0] & ((\RegFile|regs[9][7]~q ))))

	.dataa(\RegFile|Mux24~12_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][7]~q ),
	.datad(\RegFile|regs[9][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~13 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N4
cycloneive_lcell_comb \RegFile|Mux24~14 (
// Equation(s):
// \RegFile|Mux24~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][7]~q ))) # (!readReg1[1] & (\RegFile|regs[1][7]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[1][7]~q ),
	.datad(\RegFile|regs[3][7]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~14 .lut_mask = 16'hC840;
defparam \RegFile|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y34_N16
cycloneive_lcell_comb \RegFile|Mux24~15 (
// Equation(s):
// \RegFile|Mux24~15_combout  = (\RegFile|Mux24~14_combout ) # ((!readReg1[0] & (\RegFile|regs[2][7]~q  & readReg1[1])))

	.dataa(\RegFile|Mux24~14_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][7]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~15 .lut_mask = 16'hBAAA;
defparam \RegFile|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N0
cycloneive_lcell_comb \RegFile|Mux24~16 (
// Equation(s):
// \RegFile|Mux24~16_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & (\RegFile|Mux24~13_combout )) # (!readReg1[3] & ((\RegFile|Mux24~15_combout )))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|Mux24~13_combout ),
	.datad(\RegFile|Mux24~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~16 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N10
cycloneive_lcell_comb \RegFile|Mux24~19 (
// Equation(s):
// \RegFile|Mux24~19_combout  = (readReg1[2] & ((\RegFile|Mux24~16_combout  & (\RegFile|Mux24~18_combout )) # (!\RegFile|Mux24~16_combout  & ((\RegFile|Mux24~11_combout ))))) # (!readReg1[2] & (((\RegFile|Mux24~16_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux24~18_combout ),
	.datac(\RegFile|Mux24~11_combout ),
	.datad(\RegFile|Mux24~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~19 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N20
cycloneive_lcell_comb \RegFile|Mux24~20 (
// Equation(s):
// \RegFile|Mux24~20_combout  = (readReg1[4] & (\RegFile|Mux24~9_combout )) # (!readReg1[4] & ((\RegFile|Mux24~19_combout )))

	.dataa(readReg1[4]),
	.datab(\RegFile|Mux24~9_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux24~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux24~20 .lut_mask = 16'hDD88;
defparam \RegFile|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N6
cycloneive_lcell_comb \RiscALU|ShiftLeft0~23 (
// Equation(s):
// \RiscALU|ShiftLeft0~23_combout  = (\ALU_in1[1]~3_combout  & (\RegFile|Mux26~20_combout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux24~20_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux26~20_combout ),
	.datac(\RegFile|Mux24~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~23_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~23 .lut_mask = 16'hCCF0;
defparam \RiscALU|ShiftLeft0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N20
cycloneive_lcell_comb \RiscALU|ShiftLeft0~24 (
// Equation(s):
// \RiscALU|ShiftLeft0~24_combout  = (\ALU_in1[0]~1_combout  & ((\RiscALU|ShiftLeft0~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RiscALU|ShiftLeft0~23_combout ))

	.dataa(\RiscALU|ShiftLeft0~23_combout ),
	.datab(gnd),
	.datac(\RiscALU|ShiftLeft0~20_combout ),
	.datad(\ALU_in1[0]~1_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~24_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~24 .lut_mask = 16'hF0AA;
defparam \RiscALU|ShiftLeft0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N30
cycloneive_lcell_comb \RiscALU|ShiftLeft0~40 (
// Equation(s):
// \RiscALU|ShiftLeft0~40_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftLeft0~24_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftLeft0~39_combout )))

	.dataa(\RiscALU|ShiftLeft0~24_combout ),
	.datab(gnd),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~39_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~40_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~40 .lut_mask = 16'hAFA0;
defparam \RiscALU|ShiftLeft0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N16
cycloneive_lcell_comb \RiscALU|ShiftLeft0~41 (
// Equation(s):
// \RiscALU|ShiftLeft0~41_combout  = (\ALU_in1[3]~34_combout  & (((!\ALU_in1[2]~32_combout  & \RiscALU|ShiftLeft0~9_combout )))) # (!\ALU_in1[3]~34_combout  & (\RiscALU|ShiftLeft0~40_combout ))

	.dataa(\RiscALU|ShiftLeft0~40_combout ),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~9_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~41_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~41 .lut_mask = 16'h2E22;
defparam \RiscALU|ShiftLeft0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N12
cycloneive_lcell_comb \RiscALU|out[11]~261 (
// Equation(s):
// \RiscALU|out[11]~261_combout  = (funct3[0] & (!\ALU_in1[4]~4_combout  & (\RiscALU|ShiftLeft0~41_combout ))) # (!funct3[0] & (((\RiscALU|Add0~36_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|ShiftLeft0~41_combout ),
	.datac(funct3[0]),
	.datad(\RiscALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[11]~261_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[11]~261 .lut_mask = 16'h4F40;
defparam \RiscALU|out[11]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N6
cycloneive_lcell_comb \RiscALU|ShiftRight0~54 (
// Equation(s):
// \RiscALU|ShiftRight0~54_combout  = (\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight1~39_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight1~40_combout ))

	.dataa(\RiscALU|ShiftRight1~40_combout ),
	.datab(gnd),
	.datac(\RiscALU|ShiftRight1~39_combout ),
	.datad(\ALU_in1[2]~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~54_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~54 .lut_mask = 16'hF0AA;
defparam \RiscALU|ShiftRight0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N26
cycloneive_lcell_comb \RiscALU|out[11]~116 (
// Equation(s):
// \RiscALU|out[11]~116_combout  = (\ALU_in1[4]~4_combout  & ((\RiscALU|ShiftRight0~72_combout ) # ((\RiscALU|out[13]~100_combout )))) # (!\ALU_in1[4]~4_combout  & (((!\RiscALU|out[13]~100_combout  & \RiscALU|ShiftRight0~54_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|ShiftRight0~72_combout ),
	.datac(\RiscALU|out[13]~100_combout ),
	.datad(\RiscALU|ShiftRight0~54_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[11]~116_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[11]~116 .lut_mask = 16'hADA8;
defparam \RiscALU|out[11]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N24
cycloneive_lcell_comb \RiscALU|ShiftRight0~52 (
// Equation(s):
// \RiscALU|ShiftRight0~52_combout  = (\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight1~36_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight1~37_combout )))

	.dataa(\RiscALU|ShiftRight1~36_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftRight1~37_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~52_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~52 .lut_mask = 16'hBB88;
defparam \RiscALU|ShiftRight0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N4
cycloneive_lcell_comb \RiscALU|out[11]~117 (
// Equation(s):
// \RiscALU|out[11]~117_combout  = (\RiscALU|out[11]~116_combout  & (((\RiscALU|ShiftRight1~55_combout )) # (!\RiscALU|out[13]~100_combout ))) # (!\RiscALU|out[11]~116_combout  & (\RiscALU|out[13]~100_combout  & ((\RiscALU|ShiftRight0~52_combout ))))

	.dataa(\RiscALU|out[11]~116_combout ),
	.datab(\RiscALU|out[13]~100_combout ),
	.datac(\RiscALU|ShiftRight1~55_combout ),
	.datad(\RiscALU|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[11]~117_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[11]~117 .lut_mask = 16'hE6A2;
defparam \RiscALU|out[11]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N26
cycloneive_lcell_comb \RiscALU|out~119 (
// Equation(s):
// \RiscALU|out~119_combout  = (\RegFile|Mux20~20_combout  & ((\ALU_in1_con~1_combout  & (\RegFile|Mux52~20_combout )) # (!\ALU_in1_con~1_combout  & ((\ins[31]~reg0_q )))))

	.dataa(\RegFile|Mux20~20_combout ),
	.datab(\RegFile|Mux52~20_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\ins[31]~reg0_q ),
	.cin(gnd),
	.combout(\RiscALU|out~119_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~119 .lut_mask = 16'h8A80;
defparam \RiscALU|out~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N2
cycloneive_lcell_comb \RiscALU|out[11]~118 (
// Equation(s):
// \RiscALU|out[11]~118_combout  = (funct3[0] & (((funct3[1])))) # (!funct3[0] & ((\ALU_in1[11]~10_combout  & ((funct3[1]) # (!\RegFile|Mux20~20_combout ))) # (!\ALU_in1[11]~10_combout  & (\RegFile|Mux20~20_combout ))))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\RegFile|Mux20~20_combout ),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|out[11]~118_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[11]~118 .lut_mask = 16'hF0E6;
defparam \RiscALU|out[11]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N0
cycloneive_lcell_comb \RiscALU|out[11]~120 (
// Equation(s):
// \RiscALU|out[11]~120_combout  = (funct3[0] & ((\RiscALU|out[11]~118_combout  & ((\RiscALU|out~119_combout ))) # (!\RiscALU|out[11]~118_combout  & (\RiscALU|out[11]~117_combout )))) # (!funct3[0] & (((\RiscALU|out[11]~118_combout ))))

	.dataa(\RiscALU|out[11]~117_combout ),
	.datab(funct3[0]),
	.datac(\RiscALU|out~119_combout ),
	.datad(\RiscALU|out[11]~118_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[11]~120_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[11]~120 .lut_mask = 16'hF388;
defparam \RiscALU|out[11]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N26
cycloneive_lcell_comb \RiscALU|out[11]~121 (
// Equation(s):
// \RiscALU|out[11]~121_combout  = (\RiscALU|out[11]~261_combout  & ((\RiscALU|Mux15~0_combout ) # ((\RiscALU|out[11]~120_combout  & \RiscALU|Mux30~3_combout )))) # (!\RiscALU|out[11]~261_combout  & (\RiscALU|out[11]~120_combout  & (\RiscALU|Mux30~3_combout 
// )))

	.dataa(\RiscALU|out[11]~261_combout ),
	.datab(\RiscALU|out[11]~120_combout ),
	.datac(\RiscALU|Mux30~3_combout ),
	.datad(\RiscALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[11]~121_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[11]~121 .lut_mask = 16'hEAC0;
defparam \RiscALU|out[11]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N18
cycloneive_lcell_comb \writeData~50 (
// Equation(s):
// \writeData~50_combout  = (\writeData~35_combout  & ((\PC[11]~reg0_q ) # ((!\writeData~135_combout )))) # (!\writeData~35_combout  & (((\writeData~135_combout  & writeReg[4]))))

	.dataa(\writeData~35_combout ),
	.datab(\PC[11]~reg0_q ),
	.datac(\writeData~135_combout ),
	.datad(writeReg[4]),
	.cin(gnd),
	.combout(\writeData~50_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~50 .lut_mask = 16'hDA8A;
defparam \writeData~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N20
cycloneive_lcell_comb \writeData~51 (
// Equation(s):
// \writeData~51_combout  = (\writeData~50_combout  & ((\RiscRam|altsyncram_component|auto_generated|q_a [11]) # ((!\writeData~36_combout )))) # (!\writeData~50_combout  & (((\RiscRam|altsyncram_component|auto_generated|q_a [7] & \writeData~36_combout ))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [11]),
	.datab(\writeData~50_combout ),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.datad(\writeData~36_combout ),
	.cin(gnd),
	.combout(\writeData~51_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~51 .lut_mask = 16'hB8CC;
defparam \writeData~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N22
cycloneive_lcell_comb \writeData~52 (
// Equation(s):
// \writeData~52_combout  = (\writeData~136_combout  & (\writeData~51_combout  & (\writeData~39_combout ))) # (!\writeData~136_combout  & ((\Add3~22_combout ) # ((\writeData~51_combout  & \writeData~39_combout ))))

	.dataa(\writeData~136_combout ),
	.datab(\writeData~51_combout ),
	.datac(\writeData~39_combout ),
	.datad(\Add3~22_combout ),
	.cin(gnd),
	.combout(\writeData~52_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~52 .lut_mask = 16'hD5C0;
defparam \writeData~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y40_N4
cycloneive_lcell_comb \writeData~53 (
// Equation(s):
// \writeData~53_combout  = (\WideOr22~3_combout  & ((\writeData~52_combout ))) # (!\WideOr22~3_combout  & (\RiscALU|out[11]~121_combout ))

	.dataa(\RiscALU|out[11]~121_combout ),
	.datab(\WideOr22~3_combout ),
	.datac(\writeData~52_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\writeData~53_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~53 .lut_mask = 16'hE2E2;
defparam \writeData~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N27
dffeas \RegFile|regs[27][11] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~53_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][11] .is_wysiwyg = "true";
defparam \RegFile|regs[27][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N26
cycloneive_lcell_comb \RegFile|Mux52~7 (
// Equation(s):
// \RegFile|Mux52~7_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[27][11]~q )) # (!readReg2[3] & ((\RegFile|regs[19][11]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][11]~q ),
	.datad(\RegFile|regs[19][11]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~7 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N8
cycloneive_lcell_comb \RegFile|Mux52~8 (
// Equation(s):
// \RegFile|Mux52~8_combout  = (\RegFile|Mux52~7_combout  & (((\RegFile|regs[31][11]~q )) # (!readReg2[2]))) # (!\RegFile|Mux52~7_combout  & (readReg2[2] & (\RegFile|regs[23][11]~q )))

	.dataa(\RegFile|Mux52~7_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][11]~q ),
	.datad(\RegFile|regs[31][11]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~8 .lut_mask = 16'hEA62;
defparam \RegFile|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N10
cycloneive_lcell_comb \RegFile|Mux52~2 (
// Equation(s):
// \RegFile|Mux52~2_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[22][11]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[18][11]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[22][11]~q ),
	.datad(\RegFile|regs[18][11]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N6
cycloneive_lcell_comb \RegFile|Mux52~3 (
// Equation(s):
// \RegFile|Mux52~3_combout  = (\RegFile|Mux52~2_combout  & ((\RegFile|regs[30][11]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux52~2_combout  & (((\RegFile|regs[26][11]~q  & readReg2[3]))))

	.dataa(\RegFile|Mux52~2_combout ),
	.datab(\RegFile|regs[30][11]~q ),
	.datac(\RegFile|regs[26][11]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~3 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N24
cycloneive_lcell_comb \RegFile|Mux52~4 (
// Equation(s):
// \RegFile|Mux52~4_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[20][11]~q )) # (!readReg2[2] & ((\RegFile|regs[16][11]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][11]~q ),
	.datad(\RegFile|regs[16][11]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~4 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N16
cycloneive_lcell_comb \RegFile|Mux52~5 (
// Equation(s):
// \RegFile|Mux52~5_combout  = (readReg2[3] & ((\RegFile|Mux52~4_combout  & (\RegFile|regs[28][11]~q )) # (!\RegFile|Mux52~4_combout  & ((\RegFile|regs[24][11]~q ))))) # (!readReg2[3] & (((\RegFile|Mux52~4_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[28][11]~q ),
	.datac(\RegFile|regs[24][11]~q ),
	.datad(\RegFile|Mux52~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~5 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N14
cycloneive_lcell_comb \RegFile|Mux52~6 (
// Equation(s):
// \RegFile|Mux52~6_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & (\RegFile|Mux52~3_combout )) # (!readReg2[1] & ((\RegFile|Mux52~5_combout )))))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux52~3_combout ),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux52~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~6 .lut_mask = 16'hE5E0;
defparam \RegFile|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N18
cycloneive_lcell_comb \RegFile|Mux52~0 (
// Equation(s):
// \RegFile|Mux52~0_combout  = (readReg2[3] & (((\RegFile|regs[25][11]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[17][11]~q  & ((!readReg2[2]))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[17][11]~q ),
	.datac(\RegFile|regs[25][11]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~0 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N28
cycloneive_lcell_comb \RegFile|Mux52~1 (
// Equation(s):
// \RegFile|Mux52~1_combout  = (readReg2[2] & ((\RegFile|Mux52~0_combout  & (\RegFile|regs[29][11]~q )) # (!\RegFile|Mux52~0_combout  & ((\RegFile|regs[21][11]~q ))))) # (!readReg2[2] & (((\RegFile|Mux52~0_combout ))))

	.dataa(\RegFile|regs[29][11]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][11]~q ),
	.datad(\RegFile|Mux52~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~1 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N10
cycloneive_lcell_comb \RegFile|Mux52~9 (
// Equation(s):
// \RegFile|Mux52~9_combout  = (readReg2[0] & ((\RegFile|Mux52~6_combout  & (\RegFile|Mux52~8_combout )) # (!\RegFile|Mux52~6_combout  & ((\RegFile|Mux52~1_combout ))))) # (!readReg2[0] & (((\RegFile|Mux52~6_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux52~8_combout ),
	.datac(\RegFile|Mux52~6_combout ),
	.datad(\RegFile|Mux52~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~9 .lut_mask = 16'hDAD0;
defparam \RegFile|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y40_N22
cycloneive_lcell_comb \RegFile|Mux52~17 (
// Equation(s):
// \RegFile|Mux52~17_combout  = (readReg2[0] & (((\RegFile|regs[13][11]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[12][11]~q  & ((!readReg2[1]))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[12][11]~q ),
	.datac(\RegFile|regs[13][11]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~17 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N30
cycloneive_lcell_comb \RegFile|Mux52~18 (
// Equation(s):
// \RegFile|Mux52~18_combout  = (readReg2[1] & ((\RegFile|Mux52~17_combout  & ((\RegFile|regs[15][11]~q ))) # (!\RegFile|Mux52~17_combout  & (\RegFile|regs[14][11]~q )))) # (!readReg2[1] & (((\RegFile|Mux52~17_combout ))))

	.dataa(\RegFile|regs[14][11]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[15][11]~q ),
	.datad(\RegFile|Mux52~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux52~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~18 .lut_mask = 16'hF388;
defparam \RegFile|Mux52~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N20
cycloneive_lcell_comb \RegFile|Mux52~10 (
// Equation(s):
// \RegFile|Mux52~10_combout  = (readReg2[0] & (((\RegFile|regs[5][11]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[4][11]~q  & ((!readReg2[1]))))

	.dataa(\RegFile|regs[4][11]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][11]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~10 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N4
cycloneive_lcell_comb \RegFile|Mux52~11 (
// Equation(s):
// \RegFile|Mux52~11_combout  = (readReg2[1] & ((\RegFile|Mux52~10_combout  & (\RegFile|regs[7][11]~q )) # (!\RegFile|Mux52~10_combout  & ((\RegFile|regs[6][11]~q ))))) # (!readReg2[1] & (((\RegFile|Mux52~10_combout ))))

	.dataa(\RegFile|regs[7][11]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[6][11]~q ),
	.datad(\RegFile|Mux52~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N4
cycloneive_lcell_comb \RegFile|Mux52~12 (
// Equation(s):
// \RegFile|Mux52~12_combout  = (readReg2[1] & (((\RegFile|regs[10][11]~q ) # (readReg2[0])))) # (!readReg2[1] & (\RegFile|regs[8][11]~q  & ((!readReg2[0]))))

	.dataa(\RegFile|regs[8][11]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][11]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~12 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N0
cycloneive_lcell_comb \RegFile|Mux52~13 (
// Equation(s):
// \RegFile|Mux52~13_combout  = (readReg2[0] & ((\RegFile|Mux52~12_combout  & ((\RegFile|regs[11][11]~q ))) # (!\RegFile|Mux52~12_combout  & (\RegFile|regs[9][11]~q )))) # (!readReg2[0] & (\RegFile|Mux52~12_combout ))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux52~12_combout ),
	.datac(\RegFile|regs[9][11]~q ),
	.datad(\RegFile|regs[11][11]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~13 .lut_mask = 16'hEC64;
defparam \RegFile|Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N26
cycloneive_lcell_comb \RegFile|Mux52~14 (
// Equation(s):
// \RegFile|Mux52~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][11]~q )) # (!readReg2[1] & ((\RegFile|regs[1][11]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[3][11]~q ),
	.datad(\RegFile|regs[1][11]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~14 .lut_mask = 16'hC480;
defparam \RegFile|Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N16
cycloneive_lcell_comb \RegFile|Mux52~15 (
// Equation(s):
// \RegFile|Mux52~15_combout  = (\RegFile|Mux52~14_combout ) # ((\RegFile|regs[2][11]~q  & (!readReg2[0] & readReg2[1])))

	.dataa(\RegFile|regs[2][11]~q ),
	.datab(readReg2[0]),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux52~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N10
cycloneive_lcell_comb \RegFile|Mux52~16 (
// Equation(s):
// \RegFile|Mux52~16_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & (\RegFile|Mux52~13_combout )) # (!readReg2[3] & ((\RegFile|Mux52~15_combout )))))

	.dataa(\RegFile|Mux52~13_combout ),
	.datab(readReg2[2]),
	.datac(readReg2[3]),
	.datad(\RegFile|Mux52~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~16 .lut_mask = 16'hE3E0;
defparam \RegFile|Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N0
cycloneive_lcell_comb \RegFile|Mux52~19 (
// Equation(s):
// \RegFile|Mux52~19_combout  = (readReg2[2] & ((\RegFile|Mux52~16_combout  & (\RegFile|Mux52~18_combout )) # (!\RegFile|Mux52~16_combout  & ((\RegFile|Mux52~11_combout ))))) # (!readReg2[2] & (((\RegFile|Mux52~16_combout ))))

	.dataa(\RegFile|Mux52~18_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|Mux52~11_combout ),
	.datad(\RegFile|Mux52~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux52~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~19 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux52~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N24
cycloneive_lcell_comb \RegFile|Mux52~20 (
// Equation(s):
// \RegFile|Mux52~20_combout  = (readReg2[4] & (\RegFile|Mux52~9_combout )) # (!readReg2[4] & ((\RegFile|Mux52~19_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux52~9_combout ),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux52~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux52~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux52~20 .lut_mask = 16'hCFC0;
defparam \RegFile|Mux52~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N12
cycloneive_lcell_comb \ALU_in1[11]~10 (
// Equation(s):
// \ALU_in1[11]~10_combout  = (\ALU_in1_con~1_combout  & (\RegFile|Mux52~20_combout )) # (!\ALU_in1_con~1_combout  & ((\ins[31]~reg0_q )))

	.dataa(gnd),
	.datab(\RegFile|Mux52~20_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\ins[31]~reg0_q ),
	.cin(gnd),
	.combout(\ALU_in1[11]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[11]~10 .lut_mask = 16'hCFC0;
defparam \ALU_in1[11]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N2
cycloneive_lcell_comb \RiscALU|a~10 (
// Equation(s):
// \RiscALU|a~10_combout  = (opcode[5] & ((\ALU_in1[20]~19_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(opcode[5]),
	.datad(\ALU_in1[20]~19_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~10_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~10 .lut_mask = 16'hFC0C;
defparam \RiscALU|a~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N18
cycloneive_lcell_comb \RiscALU|ShiftRight1~43 (
// Equation(s):
// \RiscALU|ShiftRight1~43_combout  = (\ALU_in1[3]~34_combout  & ((\ALU_in1[2]~32_combout  & ((\RegFile|Mux0~20_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight0~18_combout ))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftRight0~18_combout ),
	.datac(\RegFile|Mux0~20_combout ),
	.datad(\ALU_in1[2]~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~43_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~43 .lut_mask = 16'hA088;
defparam \RiscALU|ShiftRight1~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y47_N0
cycloneive_lcell_comb \RiscALU|ShiftRight1~44 (
// Equation(s):
// \RiscALU|ShiftRight1~44_combout  = (\RiscALU|ShiftRight1~43_combout ) # ((\RiscALU|ShiftRight0~55_combout  & !\ALU_in1[3]~34_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight0~55_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\RiscALU|ShiftRight1~43_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~44_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~44 .lut_mask = 16'hFF0C;
defparam \RiscALU|ShiftRight1~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N10
cycloneive_lcell_comb \RiscALU|out~176 (
// Equation(s):
// \RiscALU|out~176_combout  = \RegFile|Mux11~20_combout  $ (((opcode[5] & ((\ALU_in1[20]~19_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(\RegFile|Mux11~20_combout ),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(opcode[5]),
	.datad(\ALU_in1[20]~19_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~176_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~176 .lut_mask = 16'h56A6;
defparam \RiscALU|out~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N10
cycloneive_lcell_comb \RiscALU|ShiftRight0~56 (
// Equation(s):
// \RiscALU|ShiftRight0~56_combout  = (\ALU_in1[3]~34_combout  & (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~18_combout )))) # (!\ALU_in1[3]~34_combout  & (((\RiscALU|ShiftRight0~55_combout ))))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(\RiscALU|ShiftRight0~55_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\RiscALU|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~56_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~56 .lut_mask = 16'h5C0C;
defparam \RiscALU|ShiftRight0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N28
cycloneive_lcell_comb \RiscALU|out[20]~177 (
// Equation(s):
// \RiscALU|out[20]~177_combout  = (\RiscALU|out[22]~155_combout  & (((\RiscALU|ShiftRight0~56_combout  & \RiscALU|out[22]~154_combout )))) # (!\RiscALU|out[22]~155_combout  & ((\RiscALU|out~176_combout ) # ((!\RiscALU|out[22]~154_combout ))))

	.dataa(\RiscALU|out~176_combout ),
	.datab(\RiscALU|ShiftRight0~56_combout ),
	.datac(\RiscALU|out[22]~155_combout ),
	.datad(\RiscALU|out[22]~154_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[20]~177_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[20]~177 .lut_mask = 16'hCA0F;
defparam \RiscALU|out[20]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N22
cycloneive_lcell_comb \RiscALU|out[20]~178 (
// Equation(s):
// \RiscALU|out[20]~178_combout  = (\RiscALU|out[22]~152_combout  & ((\RiscALU|out[20]~177_combout  & (\RiscALU|ShiftRight1~44_combout )) # (!\RiscALU|out[20]~177_combout  & ((\RegFile|Mux0~20_combout ))))) # (!\RiscALU|out[22]~152_combout  & 
// (((\RiscALU|out[20]~177_combout ))))

	.dataa(\RiscALU|ShiftRight1~44_combout ),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(\RiscALU|out[22]~152_combout ),
	.datad(\RiscALU|out[20]~177_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[20]~178_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[20]~178 .lut_mask = 16'hAFC0;
defparam \RiscALU|out[20]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N30
cycloneive_lcell_comb \RiscALU|out[20]~174 (
// Equation(s):
// \RiscALU|out[20]~174_combout  = (\RiscALU|Mux30~5_combout  & ((\RiscALU|out[22]~149_combout  & (\RiscALU|ShiftLeft0~45_combout )) # (!\RiscALU|out[22]~149_combout  & ((\RiscALU|ShiftLeft0~75_combout ))))) # (!\RiscALU|Mux30~5_combout  & 
// (((\RiscALU|out[22]~149_combout ))))

	.dataa(\RiscALU|ShiftLeft0~45_combout ),
	.datab(\RiscALU|Mux30~5_combout ),
	.datac(\RiscALU|out[22]~149_combout ),
	.datad(\RiscALU|ShiftLeft0~75_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[20]~174_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[20]~174 .lut_mask = 16'hBCB0;
defparam \RiscALU|out[20]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N0
cycloneive_lcell_comb \RiscALU|out[20]~175 (
// Equation(s):
// \RiscALU|out[20]~175_combout  = (\RiscALU|Mux30~5_combout  & (((\RiscALU|out[20]~174_combout )))) # (!\RiscALU|Mux30~5_combout  & ((\RiscALU|out[20]~174_combout  & (\RiscALU|ShiftLeft0~14_combout )) # (!\RiscALU|out[20]~174_combout  & 
// ((\RiscALU|Add0~63_combout )))))

	.dataa(\RiscALU|ShiftLeft0~14_combout ),
	.datab(\RiscALU|Mux30~5_combout ),
	.datac(\RiscALU|out[20]~174_combout ),
	.datad(\RiscALU|Add0~63_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[20]~175_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[20]~175 .lut_mask = 16'hE3E0;
defparam \RiscALU|out[20]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N24
cycloneive_lcell_comb \RiscALU|out[20]~179 (
// Equation(s):
// \RiscALU|out[20]~179_combout  = (funct3[1] & (((\RiscALU|out[3]~51_combout )))) # (!funct3[1] & ((\RiscALU|out[3]~51_combout  & (\RiscALU|out[20]~178_combout )) # (!\RiscALU|out[3]~51_combout  & ((\RiscALU|out[20]~175_combout )))))

	.dataa(\RiscALU|out[20]~178_combout ),
	.datab(\RiscALU|out[20]~175_combout ),
	.datac(funct3[1]),
	.datad(\RiscALU|out[3]~51_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[20]~179_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[20]~179 .lut_mask = 16'hFA0C;
defparam \RiscALU|out[20]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y45_N26
cycloneive_lcell_comb \RiscALU|out[20]~180 (
// Equation(s):
// \RiscALU|out[20]~180_combout  = (\RiscALU|out[20]~179_combout  & (((\RiscALU|a~10_combout  & \RegFile|Mux11~20_combout )) # (!\RiscALU|out[3]~53_combout ))) # (!\RiscALU|out[20]~179_combout  & (\RiscALU|out[3]~53_combout  & ((\RiscALU|a~10_combout ) # 
// (\RegFile|Mux11~20_combout ))))

	.dataa(\RiscALU|a~10_combout ),
	.datab(\RegFile|Mux11~20_combout ),
	.datac(\RiscALU|out[20]~179_combout ),
	.datad(\RiscALU|out[3]~53_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[20]~180_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[20]~180 .lut_mask = 16'h8EF0;
defparam \RiscALU|out[20]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y45_N30
cycloneive_lcell_comb \update~46 (
// Equation(s):
// \update~46_combout  = (\update~44_combout ) # ((\update~45_combout  & \RiscALU|out[20]~180_combout ))

	.dataa(gnd),
	.datab(\update~45_combout ),
	.datac(\RiscALU|out[20]~180_combout ),
	.datad(\update~44_combout ),
	.cin(gnd),
	.combout(\update~46_combout ),
	.cout());
// synopsys translate_off
defparam \update~46 .lut_mask = 16'hFFC0;
defparam \update~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N9
dffeas \PC[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[20]~72_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[20]~reg0 .is_wysiwyg = "true";
defparam \PC[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N4
cycloneive_lcell_comb \RiscALU|out[20]~269 (
// Equation(s):
// \RiscALU|out[20]~269_combout  = (\RiscALU|out[20]~180_combout  & (((\S[5]~reg0_q ) # (!\Decoder2~0_combout )) # (!\S[4]~reg0_q )))

	.dataa(\S[4]~reg0_q ),
	.datab(\S[5]~reg0_q ),
	.datac(\RiscALU|out[20]~180_combout ),
	.datad(\Decoder2~0_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[20]~269_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[20]~269 .lut_mask = 16'hD0F0;
defparam \RiscALU|out[20]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N30
cycloneive_lcell_comb \writeData~93 (
// Equation(s):
// \writeData~93_combout  = (\writeData~71_combout  & (((\writeData~70_combout )))) # (!\writeData~71_combout  & ((\writeData~70_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [20])) # (!\writeData~70_combout  & 
// ((\RiscRam|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [20]),
	.datab(\writeData~71_combout ),
	.datac(\writeData~70_combout ),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\writeData~93_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~93 .lut_mask = 16'hE3E0;
defparam \writeData~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N8
cycloneive_lcell_comb \writeData~94 (
// Equation(s):
// \writeData~94_combout  = (\writeData~93_combout  & ((readReg2[0]) # ((!\writeData~71_combout )))) # (!\writeData~93_combout  & (((\Mux0~0_combout  & \writeData~71_combout ))))

	.dataa(readReg2[0]),
	.datab(\Mux0~0_combout ),
	.datac(\writeData~93_combout ),
	.datad(\writeData~71_combout ),
	.cin(gnd),
	.combout(\writeData~94_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~94 .lut_mask = 16'hACF0;
defparam \writeData~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y43_N18
cycloneive_lcell_comb \writeData~95 (
// Equation(s):
// \writeData~95_combout  = (\writeData~74_combout  & ((\RiscALU|out[20]~269_combout ) # ((!\writeData~75_combout )))) # (!\writeData~74_combout  & (((\writeData~94_combout  & \writeData~75_combout ))))

	.dataa(\writeData~74_combout ),
	.datab(\RiscALU|out[20]~269_combout ),
	.datac(\writeData~94_combout ),
	.datad(\writeData~75_combout ),
	.cin(gnd),
	.combout(\writeData~95_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~95 .lut_mask = 16'hD8AA;
defparam \writeData~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N18
cycloneive_lcell_comb \writeData~96 (
// Equation(s):
// \writeData~96_combout  = (\writeData~137_combout  & (((\writeData~95_combout )))) # (!\writeData~137_combout  & ((\writeData~95_combout  & ((\Add3~40_combout ))) # (!\writeData~95_combout  & (\Add4~16_combout ))))

	.dataa(\Add4~16_combout ),
	.datab(\Add3~40_combout ),
	.datac(\writeData~137_combout ),
	.datad(\writeData~95_combout ),
	.cin(gnd),
	.combout(\writeData~96_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~96 .lut_mask = 16'hFC0A;
defparam \writeData~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y33_N27
dffeas \RegFile|regs[19][20] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~96_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][20] .is_wysiwyg = "true";
defparam \RegFile|regs[19][20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N24
cycloneive_lcell_comb \RegFile|Mux43~7 (
// Equation(s):
// \RegFile|Mux43~7_combout  = (readReg2[3] & (((readReg2[2])))) # (!readReg2[3] & ((readReg2[2] & ((\RegFile|regs[23][20]~q ))) # (!readReg2[2] & (\RegFile|regs[19][20]~q ))))

	.dataa(\RegFile|regs[19][20]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[23][20]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~7 .lut_mask = 16'hFC22;
defparam \RegFile|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N12
cycloneive_lcell_comb \RegFile|Mux43~8 (
// Equation(s):
// \RegFile|Mux43~8_combout  = (\RegFile|Mux43~7_combout  & ((\RegFile|regs[31][20]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux43~7_combout  & (((\RegFile|regs[27][20]~q  & readReg2[3]))))

	.dataa(\RegFile|Mux43~7_combout ),
	.datab(\RegFile|regs[31][20]~q ),
	.datac(\RegFile|regs[27][20]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~8 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N16
cycloneive_lcell_comb \RegFile|Mux43~0 (
// Equation(s):
// \RegFile|Mux43~0_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[21][20]~q )) # (!readReg2[2] & ((\RegFile|regs[17][20]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][20]~q ),
	.datad(\RegFile|regs[17][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~0 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N26
cycloneive_lcell_comb \RegFile|Mux43~1 (
// Equation(s):
// \RegFile|Mux43~1_combout  = (readReg2[3] & ((\RegFile|Mux43~0_combout  & (\RegFile|regs[29][20]~q )) # (!\RegFile|Mux43~0_combout  & ((\RegFile|regs[25][20]~q ))))) # (!readReg2[3] & (((\RegFile|Mux43~0_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[29][20]~q ),
	.datac(\RegFile|regs[25][20]~q ),
	.datad(\RegFile|Mux43~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~1 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N22
cycloneive_lcell_comb \RegFile|Mux43~2 (
// Equation(s):
// \RegFile|Mux43~2_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[26][20]~q )) # (!readReg2[3] & ((\RegFile|regs[18][20]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[26][20]~q ),
	.datad(\RegFile|regs[18][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~2 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N6
cycloneive_lcell_comb \RegFile|Mux43~3 (
// Equation(s):
// \RegFile|Mux43~3_combout  = (readReg2[2] & ((\RegFile|Mux43~2_combout  & ((\RegFile|regs[30][20]~q ))) # (!\RegFile|Mux43~2_combout  & (\RegFile|regs[22][20]~q )))) # (!readReg2[2] & (\RegFile|Mux43~2_combout ))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux43~2_combout ),
	.datac(\RegFile|regs[22][20]~q ),
	.datad(\RegFile|regs[30][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~3 .lut_mask = 16'hEC64;
defparam \RegFile|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N12
cycloneive_lcell_comb \RegFile|Mux43~4 (
// Equation(s):
// \RegFile|Mux43~4_combout  = (readReg2[3] & (((\RegFile|regs[24][20]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[16][20]~q  & ((!readReg2[2]))))

	.dataa(\RegFile|regs[16][20]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[24][20]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~4 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N2
cycloneive_lcell_comb \RegFile|Mux43~5 (
// Equation(s):
// \RegFile|Mux43~5_combout  = (\RegFile|Mux43~4_combout  & (((\RegFile|regs[28][20]~q )) # (!readReg2[2]))) # (!\RegFile|Mux43~4_combout  & (readReg2[2] & (\RegFile|regs[20][20]~q )))

	.dataa(\RegFile|Mux43~4_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][20]~q ),
	.datad(\RegFile|regs[28][20]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~5 .lut_mask = 16'hEA62;
defparam \RegFile|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N6
cycloneive_lcell_comb \RegFile|Mux43~6 (
// Equation(s):
// \RegFile|Mux43~6_combout  = (readReg2[1] & ((\RegFile|Mux43~3_combout ) # ((readReg2[0])))) # (!readReg2[1] & (((!readReg2[0] & \RegFile|Mux43~5_combout ))))

	.dataa(\RegFile|Mux43~3_combout ),
	.datab(readReg2[1]),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux43~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~6 .lut_mask = 16'hCBC8;
defparam \RegFile|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y38_N16
cycloneive_lcell_comb \RegFile|Mux43~9 (
// Equation(s):
// \RegFile|Mux43~9_combout  = (readReg2[0] & ((\RegFile|Mux43~6_combout  & (\RegFile|Mux43~8_combout )) # (!\RegFile|Mux43~6_combout  & ((\RegFile|Mux43~1_combout ))))) # (!readReg2[0] & (((\RegFile|Mux43~6_combout ))))

	.dataa(\RegFile|Mux43~8_combout ),
	.datab(\RegFile|Mux43~1_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux43~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~9 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y41_N10
cycloneive_lcell_comb \RegFile|Mux43~20 (
// Equation(s):
// \RegFile|Mux43~20_combout  = (readReg2[4] & (\RegFile|Mux43~9_combout )) # (!readReg2[4] & ((\RegFile|Mux43~19_combout )))

	.dataa(gnd),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux43~9_combout ),
	.datad(\RegFile|Mux43~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux43~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux43~20 .lut_mask = 16'hF3C0;
defparam \RegFile|Mux43~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N20
cycloneive_lcell_comb \wrData[20]~20 (
// Equation(s):
// \wrData[20]~20_combout  = (funct3[1] & (!funct3[2] & (\RegFile|Mux43~20_combout  & !funct3[0])))

	.dataa(funct3[1]),
	.datab(funct3[2]),
	.datac(\RegFile|Mux43~20_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[20]~20 .lut_mask = 16'h0020;
defparam \wrData[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N8
cycloneive_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = (\RiscRam|altsyncram_component|auto_generated|q_a [21]) # (\S[5]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [21]),
	.datad(\S[5]~reg0_q ),
	.cin(gnd),
	.combout(\Selector9~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector9~0 .lut_mask = 16'hFFF0;
defparam \Selector9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N9
dffeas \readReg2[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\readReg1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readReg2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \readReg2[1] .is_wysiwyg = "true";
defparam \readReg2[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X68_Y42_N17
dffeas \ins[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [0]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ins[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ins[0]~reg0 .is_wysiwyg = "true";
defparam \ins[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N6
cycloneive_lcell_comb \writeData~9 (
// Equation(s):
// \writeData~9_combout  = (\writeData~7_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [0] & ((\writeData~8_combout )))) # (!\writeData~7_combout  & (((\ins[0]~reg0_q ) # (!\writeData~8_combout ))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [0]),
	.datab(\writeData~7_combout ),
	.datac(\ins[0]~reg0_q ),
	.datad(\writeData~8_combout ),
	.cin(gnd),
	.combout(\writeData~9_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~9 .lut_mask = 16'hB833;
defparam \writeData~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N24
cycloneive_lcell_comb \writeData~10 (
// Equation(s):
// \writeData~10_combout  = (\WideOr21~3_combout  & ((\writeData~9_combout  & (\Add3~0_combout )) # (!\writeData~9_combout  & ((\PC[0]~reg0_q ))))) # (!\WideOr21~3_combout  & (((\writeData~9_combout ))))

	.dataa(\WideOr21~3_combout ),
	.datab(\Add3~0_combout ),
	.datac(\PC[0]~reg0_q ),
	.datad(\writeData~9_combout ),
	.cin(gnd),
	.combout(\writeData~10_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~10 .lut_mask = 16'hDDA0;
defparam \writeData~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y41_N16
cycloneive_lcell_comb \writeData~11 (
// Equation(s):
// \writeData~11_combout  = (\WideOr22~3_combout  & (\writeData~10_combout )) # (!\WideOr22~3_combout  & ((\RiscALU|Mux31~9_combout )))

	.dataa(\writeData~10_combout ),
	.datab(gnd),
	.datac(\WideOr22~3_combout ),
	.datad(\RiscALU|Mux31~9_combout ),
	.cin(gnd),
	.combout(\writeData~11_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~11 .lut_mask = 16'hAFA0;
defparam \writeData~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y36_N17
dffeas \RegFile|regs[3][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][0] .is_wysiwyg = "true";
defparam \RegFile|regs[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y36_N11
dffeas \RegFile|regs[1][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][0] .is_wysiwyg = "true";
defparam \RegFile|regs[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N16
cycloneive_lcell_comb \RegFile|Mux63~14 (
// Equation(s):
// \RegFile|Mux63~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][0]~q )) # (!readReg2[1] & ((\RegFile|regs[1][0]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[3][0]~q ),
	.datad(\RegFile|regs[1][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~14 .lut_mask = 16'hA280;
defparam \RegFile|Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y37_N1
dffeas \RegFile|regs[2][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][0] .is_wysiwyg = "true";
defparam \RegFile|regs[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N12
cycloneive_lcell_comb \RegFile|Mux63~15 (
// Equation(s):
// \RegFile|Mux63~15_combout  = (\RegFile|Mux63~14_combout ) # ((!readReg2[0] & (readReg2[1] & \RegFile|regs[2][0]~q )))

	.dataa(\RegFile|Mux63~14_combout ),
	.datab(readReg2[0]),
	.datac(readReg2[1]),
	.datad(\RegFile|regs[2][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~15 .lut_mask = 16'hBAAA;
defparam \RegFile|Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y38_N27
dffeas \RegFile|regs[4][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][0] .is_wysiwyg = "true";
defparam \RegFile|regs[4][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y38_N25
dffeas \RegFile|regs[5][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][0] .is_wysiwyg = "true";
defparam \RegFile|regs[5][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N24
cycloneive_lcell_comb \RegFile|Mux63~12 (
// Equation(s):
// \RegFile|Mux63~12_combout  = (readReg2[1] & (((readReg2[0])))) # (!readReg2[1] & ((readReg2[0] & ((\RegFile|regs[5][0]~q ))) # (!readReg2[0] & (\RegFile|regs[4][0]~q ))))

	.dataa(\RegFile|regs[4][0]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[5][0]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~12 .lut_mask = 16'hFC22;
defparam \RegFile|Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N9
dffeas \RegFile|regs[6][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][0] .is_wysiwyg = "true";
defparam \RegFile|regs[6][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y38_N3
dffeas \RegFile|regs[7][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][0] .is_wysiwyg = "true";
defparam \RegFile|regs[7][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N8
cycloneive_lcell_comb \RegFile|Mux63~13 (
// Equation(s):
// \RegFile|Mux63~13_combout  = (\RegFile|Mux63~12_combout  & (((\RegFile|regs[7][0]~q )) # (!readReg2[1]))) # (!\RegFile|Mux63~12_combout  & (readReg2[1] & (\RegFile|regs[6][0]~q )))

	.dataa(\RegFile|Mux63~12_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[6][0]~q ),
	.datad(\RegFile|regs[7][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~13 .lut_mask = 16'hEA62;
defparam \RegFile|Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N6
cycloneive_lcell_comb \RegFile|Mux63~16 (
// Equation(s):
// \RegFile|Mux63~16_combout  = (readReg2[2] & (((\RegFile|Mux63~13_combout ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|Mux63~15_combout  & ((!readReg2[3]))))

	.dataa(\RegFile|Mux63~15_combout ),
	.datab(\RegFile|Mux63~13_combout ),
	.datac(readReg2[2]),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~16 .lut_mask = 16'hF0CA;
defparam \RegFile|Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N26
cycloneive_lcell_comb \RegFile|regs[15][0]~feeder (
// Equation(s):
// \RegFile|regs[15][0]~feeder_combout  = \writeData~11_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\writeData~11_combout ),
	.cin(gnd),
	.combout(\RegFile|regs[15][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|regs[15][0]~feeder .lut_mask = 16'hFF00;
defparam \RegFile|regs[15][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y40_N27
dffeas \RegFile|regs[15][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|regs[15][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][0] .is_wysiwyg = "true";
defparam \RegFile|regs[15][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y40_N25
dffeas \RegFile|regs[14][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][0] .is_wysiwyg = "true";
defparam \RegFile|regs[14][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N1
dffeas \RegFile|regs[13][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][0] .is_wysiwyg = "true";
defparam \RegFile|regs[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y40_N19
dffeas \RegFile|regs[12][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][0] .is_wysiwyg = "true";
defparam \RegFile|regs[12][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N0
cycloneive_lcell_comb \RegFile|Mux63~17 (
// Equation(s):
// \RegFile|Mux63~17_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[13][0]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[12][0]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][0]~q ),
	.datad(\RegFile|regs[12][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~17 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N28
cycloneive_lcell_comb \RegFile|Mux63~18 (
// Equation(s):
// \RegFile|Mux63~18_combout  = (readReg2[1] & ((\RegFile|Mux63~17_combout  & (\RegFile|regs[15][0]~q )) # (!\RegFile|Mux63~17_combout  & ((\RegFile|regs[14][0]~q ))))) # (!readReg2[1] & (((\RegFile|Mux63~17_combout ))))

	.dataa(\RegFile|regs[15][0]~q ),
	.datab(\RegFile|regs[14][0]~q ),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux63~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux63~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~18 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux63~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y37_N11
dffeas \RegFile|regs[11][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][0] .is_wysiwyg = "true";
defparam \RegFile|regs[11][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y37_N25
dffeas \RegFile|regs[9][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][0] .is_wysiwyg = "true";
defparam \RegFile|regs[9][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N25
dffeas \RegFile|regs[10][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][0] .is_wysiwyg = "true";
defparam \RegFile|regs[10][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y37_N19
dffeas \RegFile|regs[8][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][0] .is_wysiwyg = "true";
defparam \RegFile|regs[8][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N24
cycloneive_lcell_comb \RegFile|Mux63~10 (
// Equation(s):
// \RegFile|Mux63~10_combout  = (readReg2[1] & ((readReg2[0]) # ((\RegFile|regs[10][0]~q )))) # (!readReg2[1] & (!readReg2[0] & ((\RegFile|regs[8][0]~q ))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][0]~q ),
	.datad(\RegFile|regs[8][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~10 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N24
cycloneive_lcell_comb \RegFile|Mux63~11 (
// Equation(s):
// \RegFile|Mux63~11_combout  = (readReg2[0] & ((\RegFile|Mux63~10_combout  & (\RegFile|regs[11][0]~q )) # (!\RegFile|Mux63~10_combout  & ((\RegFile|regs[9][0]~q ))))) # (!readReg2[0] & (((\RegFile|Mux63~10_combout ))))

	.dataa(\RegFile|regs[11][0]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][0]~q ),
	.datad(\RegFile|Mux63~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N8
cycloneive_lcell_comb \RegFile|Mux63~19 (
// Equation(s):
// \RegFile|Mux63~19_combout  = (\RegFile|Mux63~16_combout  & ((\RegFile|Mux63~18_combout ) # ((!readReg2[3])))) # (!\RegFile|Mux63~16_combout  & (((\RegFile|Mux63~11_combout  & readReg2[3]))))

	.dataa(\RegFile|Mux63~16_combout ),
	.datab(\RegFile|Mux63~18_combout ),
	.datac(\RegFile|Mux63~11_combout ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux63~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~19 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux63~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N27
dffeas \RegFile|regs[16][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][0] .is_wysiwyg = "true";
defparam \RegFile|regs[16][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N9
dffeas \RegFile|regs[24][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][0] .is_wysiwyg = "true";
defparam \RegFile|regs[24][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N8
cycloneive_lcell_comb \RegFile|Mux63~4 (
// Equation(s):
// \RegFile|Mux63~4_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[24][0]~q ))) # (!readReg2[3] & (\RegFile|regs[16][0]~q ))))

	.dataa(\RegFile|regs[16][0]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[24][0]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~4 .lut_mask = 16'hFC22;
defparam \RegFile|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y35_N25
dffeas \RegFile|regs[20][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][0] .is_wysiwyg = "true";
defparam \RegFile|regs[20][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y35_N19
dffeas \RegFile|regs[28][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][0] .is_wysiwyg = "true";
defparam \RegFile|regs[28][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N24
cycloneive_lcell_comb \RegFile|Mux63~5 (
// Equation(s):
// \RegFile|Mux63~5_combout  = (readReg2[2] & ((\RegFile|Mux63~4_combout  & ((\RegFile|regs[28][0]~q ))) # (!\RegFile|Mux63~4_combout  & (\RegFile|regs[20][0]~q )))) # (!readReg2[2] & (\RegFile|Mux63~4_combout ))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux63~4_combout ),
	.datac(\RegFile|regs[20][0]~q ),
	.datad(\RegFile|regs[28][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~5 .lut_mask = 16'hEC64;
defparam \RegFile|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N27
dffeas \RegFile|regs[30][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][0] .is_wysiwyg = "true";
defparam \RegFile|regs[30][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N25
dffeas \RegFile|regs[26][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][0] .is_wysiwyg = "true";
defparam \RegFile|regs[26][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N19
dffeas \RegFile|regs[18][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][0] .is_wysiwyg = "true";
defparam \RegFile|regs[18][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N24
cycloneive_lcell_comb \RegFile|Mux63~2 (
// Equation(s):
// \RegFile|Mux63~2_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[26][0]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[18][0]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[26][0]~q ),
	.datad(\RegFile|regs[18][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N25
dffeas \RegFile|regs[22][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][0] .is_wysiwyg = "true";
defparam \RegFile|regs[22][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N24
cycloneive_lcell_comb \RegFile|Mux63~3 (
// Equation(s):
// \RegFile|Mux63~3_combout  = (\RegFile|Mux63~2_combout  & ((\RegFile|regs[30][0]~q ) # ((!readReg2[2])))) # (!\RegFile|Mux63~2_combout  & (((\RegFile|regs[22][0]~q  & readReg2[2]))))

	.dataa(\RegFile|regs[30][0]~q ),
	.datab(\RegFile|Mux63~2_combout ),
	.datac(\RegFile|regs[22][0]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~3 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N20
cycloneive_lcell_comb \RegFile|Mux63~6 (
// Equation(s):
// \RegFile|Mux63~6_combout  = (readReg2[1] & (((readReg2[0]) # (\RegFile|Mux63~3_combout )))) # (!readReg2[1] & (\RegFile|Mux63~5_combout  & (!readReg2[0])))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux63~5_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux63~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~6 .lut_mask = 16'hAEA4;
defparam \RegFile|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N27
dffeas \RegFile|regs[29][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][0] .is_wysiwyg = "true";
defparam \RegFile|regs[29][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N25
dffeas \RegFile|regs[25][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][0] .is_wysiwyg = "true";
defparam \RegFile|regs[25][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y39_N11
dffeas \RegFile|regs[21][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][0] .is_wysiwyg = "true";
defparam \RegFile|regs[21][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N9
dffeas \RegFile|regs[17][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][0] .is_wysiwyg = "true";
defparam \RegFile|regs[17][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N10
cycloneive_lcell_comb \RegFile|Mux63~0 (
// Equation(s):
// \RegFile|Mux63~0_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[21][0]~q )) # (!readReg2[2] & ((\RegFile|regs[17][0]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][0]~q ),
	.datad(\RegFile|regs[17][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~0 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N24
cycloneive_lcell_comb \RegFile|Mux63~1 (
// Equation(s):
// \RegFile|Mux63~1_combout  = (readReg2[3] & ((\RegFile|Mux63~0_combout  & (\RegFile|regs[29][0]~q )) # (!\RegFile|Mux63~0_combout  & ((\RegFile|regs[25][0]~q ))))) # (!readReg2[3] & (((\RegFile|Mux63~0_combout ))))

	.dataa(\RegFile|regs[29][0]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[25][0]~q ),
	.datad(\RegFile|Mux63~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~1 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y38_N25
dffeas \RegFile|regs[23][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][0] .is_wysiwyg = "true";
defparam \RegFile|regs[23][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y38_N19
dffeas \RegFile|regs[19][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][0] .is_wysiwyg = "true";
defparam \RegFile|regs[19][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N24
cycloneive_lcell_comb \RegFile|Mux63~7 (
// Equation(s):
// \RegFile|Mux63~7_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[23][0]~q )) # (!readReg2[2] & ((\RegFile|regs[19][0]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][0]~q ),
	.datad(\RegFile|regs[19][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~7 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y38_N9
dffeas \RegFile|regs[27][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][0] .is_wysiwyg = "true";
defparam \RegFile|regs[27][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y38_N19
dffeas \RegFile|regs[31][0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~11_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][0] .is_wysiwyg = "true";
defparam \RegFile|regs[31][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N8
cycloneive_lcell_comb \RegFile|Mux63~8 (
// Equation(s):
// \RegFile|Mux63~8_combout  = (\RegFile|Mux63~7_combout  & (((\RegFile|regs[31][0]~q )) # (!readReg2[3]))) # (!\RegFile|Mux63~7_combout  & (readReg2[3] & (\RegFile|regs[27][0]~q )))

	.dataa(\RegFile|Mux63~7_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][0]~q ),
	.datad(\RegFile|regs[31][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~8 .lut_mask = 16'hEA62;
defparam \RegFile|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N28
cycloneive_lcell_comb \RegFile|Mux63~9 (
// Equation(s):
// \RegFile|Mux63~9_combout  = (\RegFile|Mux63~6_combout  & (((\RegFile|Mux63~8_combout )) # (!readReg2[0]))) # (!\RegFile|Mux63~6_combout  & (readReg2[0] & (\RegFile|Mux63~1_combout )))

	.dataa(\RegFile|Mux63~6_combout ),
	.datab(readReg2[0]),
	.datac(\RegFile|Mux63~1_combout ),
	.datad(\RegFile|Mux63~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~9 .lut_mask = 16'hEA62;
defparam \RegFile|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N28
cycloneive_lcell_comb \ALU_in1[0]~1 (
// Equation(s):
// \ALU_in1[0]~1_combout  = (\ALU_in1_con~1_combout  & ((\ALU_in1[0]~0_combout  & ((\RegFile|Mux63~9_combout ))) # (!\ALU_in1[0]~0_combout  & (\RegFile|Mux63~19_combout )))) # (!\ALU_in1_con~1_combout  & (\ALU_in1[0]~0_combout ))

	.dataa(\ALU_in1_con~1_combout ),
	.datab(\ALU_in1[0]~0_combout ),
	.datac(\RegFile|Mux63~19_combout ),
	.datad(\RegFile|Mux63~9_combout ),
	.cin(gnd),
	.combout(\ALU_in1[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[0]~1 .lut_mask = 16'hEC64;
defparam \ALU_in1[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N24
cycloneive_lcell_comb \RiscALU|ShiftLeft0~10 (
// Equation(s):
// \RiscALU|ShiftLeft0~10_combout  = (\RegFile|Mux31~20_combout  & (!\ALU_in1[0]~1_combout  & (!\ALU_in1[1]~3_combout  & \ALU_in1[2]~32_combout )))

	.dataa(\RegFile|Mux31~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\ALU_in1[2]~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~10_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~10 .lut_mask = 16'h0200;
defparam \RiscALU|ShiftLeft0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N8
cycloneive_lcell_comb \RiscALU|ShiftLeft0~14 (
// Equation(s):
// \RiscALU|ShiftLeft0~14_combout  = (!\ALU_in1[3]~34_combout  & ((\RiscALU|ShiftLeft0~10_combout ) # ((!\ALU_in1[2]~32_combout  & \RiscALU|ShiftLeft0~13_combout ))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftLeft0~10_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~13_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~14_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~14 .lut_mask = 16'h4544;
defparam \RiscALU|ShiftLeft0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N8
cycloneive_lcell_comb \RiscALU|out[4]~76 (
// Equation(s):
// \RiscALU|out[4]~76_combout  = (\RiscALU|out[7]~74_combout  & ((\RiscALU|out[7]~75_combout  & (\RiscALU|ShiftLeft0~14_combout )) # (!\RiscALU|out[7]~75_combout  & ((\RiscALU|Add0~15_combout ))))) # (!\RiscALU|out[7]~74_combout  & 
// (((!\RiscALU|out[7]~75_combout ))))

	.dataa(\RiscALU|ShiftLeft0~14_combout ),
	.datab(\RiscALU|Add0~15_combout ),
	.datac(\RiscALU|out[7]~74_combout ),
	.datad(\RiscALU|out[7]~75_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[4]~76_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[4]~76 .lut_mask = 16'hA0CF;
defparam \RiscALU|out[4]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N22
cycloneive_lcell_comb \RiscALU|out~257 (
// Equation(s):
// \RiscALU|out~257_combout  = (\ALU_in1[4]~4_combout  & ((readReg1[4] & (\RegFile|Mux27~9_combout )) # (!readReg1[4] & ((\RegFile|Mux27~19_combout )))))

	.dataa(\RegFile|Mux27~9_combout ),
	.datab(\ALU_in1[4]~4_combout ),
	.datac(readReg1[4]),
	.datad(\RegFile|Mux27~19_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~257_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~257 .lut_mask = 16'h8C80;
defparam \RiscALU|out~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N24
cycloneive_lcell_comb \RiscALU|ShiftRight0~6 (
// Equation(s):
// \RiscALU|ShiftRight0~6_combout  = (\ALU_in1[1]~3_combout  & ((\ALU_in1[0]~1_combout  & ((\RegFile|Mux24~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux25~20_combout ))))

	.dataa(\ALU_in1[1]~3_combout ),
	.datab(\RegFile|Mux25~20_combout ),
	.datac(\RegFile|Mux24~20_combout ),
	.datad(\ALU_in1[0]~1_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~6 .lut_mask = 16'hA088;
defparam \RiscALU|ShiftRight0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y43_N4
cycloneive_lcell_comb \RiscALU|ShiftRight0~7 (
// Equation(s):
// \RiscALU|ShiftRight0~7_combout  = (\RiscALU|ShiftRight0~6_combout ) # ((!\ALU_in1[1]~3_combout  & \RiscALU|ShiftRight1~5_combout ))

	.dataa(\ALU_in1[1]~3_combout ),
	.datab(\RiscALU|ShiftRight0~6_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftRight1~5_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~7 .lut_mask = 16'hDDCC;
defparam \RiscALU|ShiftRight0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N6
cycloneive_lcell_comb \RiscALU|out[4]~68 (
// Equation(s):
// \RiscALU|out[4]~68_combout  = (\RiscALU|out[7]~66_combout  & (((\RiscALU|out[7]~67_combout )))) # (!\RiscALU|out[7]~66_combout  & ((\RiscALU|out[7]~67_combout  & ((\RiscALU|ShiftRight0~56_combout ))) # (!\RiscALU|out[7]~67_combout  & 
// (\RiscALU|ShiftRight0~7_combout ))))

	.dataa(\RiscALU|ShiftRight0~7_combout ),
	.datab(\RiscALU|ShiftRight0~56_combout ),
	.datac(\RiscALU|out[7]~66_combout ),
	.datad(\RiscALU|out[7]~67_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[4]~68_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[4]~68 .lut_mask = 16'hFC0A;
defparam \RiscALU|out[4]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N16
cycloneive_lcell_comb \RiscALU|out[4]~69 (
// Equation(s):
// \RiscALU|out[4]~69_combout  = (\RiscALU|out[4]~68_combout  & ((\RiscALU|ShiftRight0~57_combout ) # ((!\RiscALU|out[7]~66_combout )))) # (!\RiscALU|out[4]~68_combout  & (((\RiscALU|out[7]~66_combout  & \RiscALU|ShiftRight0~14_combout ))))

	.dataa(\RiscALU|out[4]~68_combout ),
	.datab(\RiscALU|ShiftRight0~57_combout ),
	.datac(\RiscALU|out[7]~66_combout ),
	.datad(\RiscALU|ShiftRight0~14_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[4]~69_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[4]~69 .lut_mask = 16'hDA8A;
defparam \RiscALU|out[4]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N16
cycloneive_lcell_comb \RiscALU|out[4]~72 (
// Equation(s):
// \RiscALU|out[4]~72_combout  = (\RiscALU|out[3]~70_combout  & (\RiscALU|out[7]~71_combout )) # (!\RiscALU|out[3]~70_combout  & ((\RegFile|Mux27~20_combout  & ((\RiscALU|out[7]~71_combout ) # (!\ALU_in1[4]~4_combout ))) # (!\RegFile|Mux27~20_combout  & 
// ((\ALU_in1[4]~4_combout )))))

	.dataa(\RiscALU|out[3]~70_combout ),
	.datab(\RiscALU|out[7]~71_combout ),
	.datac(\RegFile|Mux27~20_combout ),
	.datad(\ALU_in1[4]~4_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[4]~72_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[4]~72 .lut_mask = 16'hCDD8;
defparam \RiscALU|out[4]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N18
cycloneive_lcell_comb \RiscALU|out[4]~73 (
// Equation(s):
// \RiscALU|out[4]~73_combout  = (\RiscALU|out[4]~72_combout  & (((\RiscALU|ShiftRight1~44_combout ) # (!\RiscALU|out[3]~70_combout )))) # (!\RiscALU|out[4]~72_combout  & (\RiscALU|out[4]~69_combout  & ((\RiscALU|out[3]~70_combout ))))

	.dataa(\RiscALU|out[4]~69_combout ),
	.datab(\RiscALU|out[4]~72_combout ),
	.datac(\RiscALU|ShiftRight1~44_combout ),
	.datad(\RiscALU|out[3]~70_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[4]~73_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[4]~73 .lut_mask = 16'hE2CC;
defparam \RiscALU|out[4]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N10
cycloneive_lcell_comb \RiscALU|out[4]~77 (
// Equation(s):
// \RiscALU|out[4]~77_combout  = (funct3[2] & ((\RiscALU|out[4]~76_combout  & ((\RiscALU|out[4]~73_combout ))) # (!\RiscALU|out[4]~76_combout  & (\RiscALU|out~257_combout )))) # (!funct3[2] & (\RiscALU|out[4]~76_combout ))

	.dataa(funct3[2]),
	.datab(\RiscALU|out[4]~76_combout ),
	.datac(\RiscALU|out~257_combout ),
	.datad(\RiscALU|out[4]~73_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[4]~77_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[4]~77 .lut_mask = 16'hEC64;
defparam \RiscALU|out[4]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N2
cycloneive_lcell_comb \writeData~24 (
// Equation(s):
// \writeData~24_combout  = (\writeData~23_combout  & ((\WideOr22~3_combout ) # ((\RiscALU|out[4]~77_combout  & \writeData~21_combout )))) # (!\writeData~23_combout  & (\RiscALU|out[4]~77_combout  & (\writeData~21_combout )))

	.dataa(\writeData~23_combout ),
	.datab(\RiscALU|out[4]~77_combout ),
	.datac(\writeData~21_combout ),
	.datad(\WideOr22~3_combout ),
	.cin(gnd),
	.combout(\writeData~24_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~24 .lut_mask = 16'hEAC0;
defparam \writeData~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y39_N5
dffeas \RegFile|regs[29][4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~24_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][4] .is_wysiwyg = "true";
defparam \RegFile|regs[29][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N2
cycloneive_lcell_comb \RegFile|Mux59~0 (
// Equation(s):
// \RegFile|Mux59~0_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[21][4]~q )) # (!readReg2[2] & ((\RegFile|regs[17][4]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][4]~q ),
	.datad(\RegFile|regs[17][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~0 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N0
cycloneive_lcell_comb \RegFile|Mux59~1 (
// Equation(s):
// \RegFile|Mux59~1_combout  = (readReg2[3] & ((\RegFile|Mux59~0_combout  & (\RegFile|regs[29][4]~q )) # (!\RegFile|Mux59~0_combout  & ((\RegFile|regs[25][4]~q ))))) # (!readReg2[3] & (((\RegFile|Mux59~0_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[29][4]~q ),
	.datac(\RegFile|regs[25][4]~q ),
	.datad(\RegFile|Mux59~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~1 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N0
cycloneive_lcell_comb \RegFile|Mux59~7 (
// Equation(s):
// \RegFile|Mux59~7_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[23][4]~q )) # (!readReg2[2] & ((\RegFile|regs[19][4]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][4]~q ),
	.datad(\RegFile|regs[19][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~7 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N16
cycloneive_lcell_comb \RegFile|Mux59~8 (
// Equation(s):
// \RegFile|Mux59~8_combout  = (\RegFile|Mux59~7_combout  & ((\RegFile|regs[31][4]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux59~7_combout  & (((\RegFile|regs[27][4]~q  & readReg2[3]))))

	.dataa(\RegFile|Mux59~7_combout ),
	.datab(\RegFile|regs[31][4]~q ),
	.datac(\RegFile|regs[27][4]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~8 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N16
cycloneive_lcell_comb \RegFile|Mux59~2 (
// Equation(s):
// \RegFile|Mux59~2_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[26][4]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[18][4]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[26][4]~q ),
	.datad(\RegFile|regs[18][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N0
cycloneive_lcell_comb \RegFile|Mux59~3 (
// Equation(s):
// \RegFile|Mux59~3_combout  = (readReg2[2] & ((\RegFile|Mux59~2_combout  & (\RegFile|regs[30][4]~q )) # (!\RegFile|Mux59~2_combout  & ((\RegFile|regs[22][4]~q ))))) # (!readReg2[2] & (((\RegFile|Mux59~2_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[30][4]~q ),
	.datac(\RegFile|regs[22][4]~q ),
	.datad(\RegFile|Mux59~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~3 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N30
cycloneive_lcell_comb \RegFile|Mux59~4 (
// Equation(s):
// \RegFile|Mux59~4_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[24][4]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[16][4]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[24][4]~q ),
	.datad(\RegFile|regs[16][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~4 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N20
cycloneive_lcell_comb \RegFile|Mux59~5 (
// Equation(s):
// \RegFile|Mux59~5_combout  = (readReg2[2] & ((\RegFile|Mux59~4_combout  & (\RegFile|regs[28][4]~q )) # (!\RegFile|Mux59~4_combout  & ((\RegFile|regs[20][4]~q ))))) # (!readReg2[2] & (((\RegFile|Mux59~4_combout ))))

	.dataa(\RegFile|regs[28][4]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][4]~q ),
	.datad(\RegFile|Mux59~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~5 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N24
cycloneive_lcell_comb \RegFile|Mux59~6 (
// Equation(s):
// \RegFile|Mux59~6_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & (\RegFile|Mux59~3_combout )) # (!readReg2[1] & ((\RegFile|Mux59~5_combout )))))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux59~3_combout ),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux59~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~6 .lut_mask = 16'hE5E0;
defparam \RegFile|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N2
cycloneive_lcell_comb \RegFile|Mux59~9 (
// Equation(s):
// \RegFile|Mux59~9_combout  = (readReg2[0] & ((\RegFile|Mux59~6_combout  & ((\RegFile|Mux59~8_combout ))) # (!\RegFile|Mux59~6_combout  & (\RegFile|Mux59~1_combout )))) # (!readReg2[0] & (((\RegFile|Mux59~6_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux59~1_combout ),
	.datac(\RegFile|Mux59~8_combout ),
	.datad(\RegFile|Mux59~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~9 .lut_mask = 16'hF588;
defparam \RegFile|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N28
cycloneive_lcell_comb \RegFile|Mux59~14 (
// Equation(s):
// \RegFile|Mux59~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][4]~q )) # (!readReg2[1] & ((\RegFile|regs[1][4]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[3][4]~q ),
	.datad(\RegFile|regs[1][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~14 .lut_mask = 16'hA280;
defparam \RegFile|Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N30
cycloneive_lcell_comb \RegFile|Mux59~15 (
// Equation(s):
// \RegFile|Mux59~15_combout  = (\RegFile|Mux59~14_combout ) # ((!readReg2[0] & (readReg2[1] & \RegFile|regs[2][4]~q )))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[2][4]~q ),
	.datad(\RegFile|Mux59~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~15 .lut_mask = 16'hFF40;
defparam \RegFile|Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N12
cycloneive_lcell_comb \RegFile|Mux59~12 (
// Equation(s):
// \RegFile|Mux59~12_combout  = (readReg2[1] & (((readReg2[0])))) # (!readReg2[1] & ((readReg2[0] & ((\RegFile|regs[5][4]~q ))) # (!readReg2[0] & (\RegFile|regs[4][4]~q ))))

	.dataa(\RegFile|regs[4][4]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[5][4]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~12 .lut_mask = 16'hFC22;
defparam \RegFile|Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y37_N24
cycloneive_lcell_comb \RegFile|Mux59~13 (
// Equation(s):
// \RegFile|Mux59~13_combout  = (readReg2[1] & ((\RegFile|Mux59~12_combout  & ((\RegFile|regs[7][4]~q ))) # (!\RegFile|Mux59~12_combout  & (\RegFile|regs[6][4]~q )))) # (!readReg2[1] & (\RegFile|Mux59~12_combout ))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux59~12_combout ),
	.datac(\RegFile|regs[6][4]~q ),
	.datad(\RegFile|regs[7][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~13 .lut_mask = 16'hEC64;
defparam \RegFile|Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N16
cycloneive_lcell_comb \RegFile|Mux59~16 (
// Equation(s):
// \RegFile|Mux59~16_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & ((\RegFile|Mux59~13_combout ))) # (!readReg2[2] & (\RegFile|Mux59~15_combout ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|Mux59~15_combout ),
	.datad(\RegFile|Mux59~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~16 .lut_mask = 16'hDC98;
defparam \RegFile|Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N8
cycloneive_lcell_comb \RegFile|Mux59~10 (
// Equation(s):
// \RegFile|Mux59~10_combout  = (readReg2[1] & ((readReg2[0]) # ((\RegFile|regs[10][4]~q )))) # (!readReg2[1] & (!readReg2[0] & ((\RegFile|regs[8][4]~q ))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][4]~q ),
	.datad(\RegFile|regs[8][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~10 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N8
cycloneive_lcell_comb \RegFile|Mux59~11 (
// Equation(s):
// \RegFile|Mux59~11_combout  = (\RegFile|Mux59~10_combout  & (((\RegFile|regs[11][4]~q )) # (!readReg2[0]))) # (!\RegFile|Mux59~10_combout  & (readReg2[0] & (\RegFile|regs[9][4]~q )))

	.dataa(\RegFile|Mux59~10_combout ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][4]~q ),
	.datad(\RegFile|regs[11][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~11 .lut_mask = 16'hEA62;
defparam \RegFile|Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N24
cycloneive_lcell_comb \RegFile|Mux59~17 (
// Equation(s):
// \RegFile|Mux59~17_combout  = (readReg2[1] & (((readReg2[0])))) # (!readReg2[1] & ((readReg2[0] & ((\RegFile|regs[13][4]~q ))) # (!readReg2[0] & (\RegFile|regs[12][4]~q ))))

	.dataa(\RegFile|regs[12][4]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][4]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~17 .lut_mask = 16'hFC22;
defparam \RegFile|Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N24
cycloneive_lcell_comb \RegFile|Mux59~18 (
// Equation(s):
// \RegFile|Mux59~18_combout  = (\RegFile|Mux59~17_combout  & (((\RegFile|regs[15][4]~q )) # (!readReg2[1]))) # (!\RegFile|Mux59~17_combout  & (readReg2[1] & (\RegFile|regs[14][4]~q )))

	.dataa(\RegFile|Mux59~17_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[14][4]~q ),
	.datad(\RegFile|regs[15][4]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux59~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~18 .lut_mask = 16'hEA62;
defparam \RegFile|Mux59~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N4
cycloneive_lcell_comb \RegFile|Mux59~19 (
// Equation(s):
// \RegFile|Mux59~19_combout  = (\RegFile|Mux59~16_combout  & (((\RegFile|Mux59~18_combout )) # (!readReg2[3]))) # (!\RegFile|Mux59~16_combout  & (readReg2[3] & (\RegFile|Mux59~11_combout )))

	.dataa(\RegFile|Mux59~16_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux59~11_combout ),
	.datad(\RegFile|Mux59~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux59~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~19 .lut_mask = 16'hEA62;
defparam \RegFile|Mux59~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N18
cycloneive_lcell_comb \RegFile|Mux59~20 (
// Equation(s):
// \RegFile|Mux59~20_combout  = (readReg2[4] & (\RegFile|Mux59~9_combout )) # (!readReg2[4] & ((\RegFile|Mux59~19_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux59~9_combout ),
	.datac(\RegFile|Mux59~19_combout ),
	.datad(readReg2[4]),
	.cin(gnd),
	.combout(\RegFile|Mux59~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux59~20 .lut_mask = 16'hCCF0;
defparam \RegFile|Mux59~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N30
cycloneive_lcell_comb \wrData[4]~4 (
// Equation(s):
// \wrData[4]~4_combout  = (!funct3[2] & (\RegFile|Mux59~20_combout  & ((!funct3[0]) # (!funct3[1]))))

	.dataa(funct3[2]),
	.datab(funct3[1]),
	.datac(funct3[0]),
	.datad(\RegFile|Mux59~20_combout ),
	.cin(gnd),
	.combout(\wrData[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[4]~4 .lut_mask = 16'h1500;
defparam \wrData[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N17
dffeas \writeReg[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [8]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeReg[1]),
	.prn(vcc));
// synopsys translate_off
defparam \writeReg[1] .is_wysiwyg = "true";
defparam \writeReg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N2
cycloneive_lcell_comb \RegFile|Decoder0~8 (
// Equation(s):
// \RegFile|Decoder0~8_combout  = (writeReg[1] & (writeReg[3] & (writeReg[4] & \WideOr18~3_combout )))

	.dataa(writeReg[1]),
	.datab(writeReg[3]),
	.datac(writeReg[4]),
	.datad(\WideOr18~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~8 .lut_mask = 16'h8000;
defparam \RegFile|Decoder0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N16
cycloneive_lcell_comb \RegFile|Decoder0~16 (
// Equation(s):
// \RegFile|Decoder0~16_combout  = (\RegFile|Decoder0~8_combout  & (writeReg[0] & !writeReg[2]))

	.dataa(\RegFile|Decoder0~8_combout ),
	.datab(writeReg[0]),
	.datac(gnd),
	.datad(writeReg[2]),
	.cin(gnd),
	.combout(\RegFile|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~16 .lut_mask = 16'h0088;
defparam \RegFile|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N5
dffeas \RegFile|regs[27][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][19] .is_wysiwyg = "true";
defparam \RegFile|regs[27][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y34_N3
dffeas \RegFile|regs[19][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][19] .is_wysiwyg = "true";
defparam \RegFile|regs[19][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N2
cycloneive_lcell_comb \RegFile|Mux12~7 (
// Equation(s):
// \RegFile|Mux12~7_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[27][19]~q )) # (!readReg1[3] & ((\RegFile|regs[19][19]~q )))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[27][19]~q ),
	.datac(\RegFile|regs[19][19]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~7 .lut_mask = 16'hEE50;
defparam \RegFile|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y34_N15
dffeas \RegFile|regs[31][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][19] .is_wysiwyg = "true";
defparam \RegFile|regs[31][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y33_N23
dffeas \RegFile|regs[23][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][19] .is_wysiwyg = "true";
defparam \RegFile|regs[23][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N14
cycloneive_lcell_comb \RegFile|Mux12~8 (
// Equation(s):
// \RegFile|Mux12~8_combout  = (\RegFile|Mux12~7_combout  & (((\RegFile|regs[31][19]~q )) # (!readReg1[2]))) # (!\RegFile|Mux12~7_combout  & (readReg1[2] & ((\RegFile|regs[23][19]~q ))))

	.dataa(\RegFile|Mux12~7_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[31][19]~q ),
	.datad(\RegFile|regs[23][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~8 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y35_N19
dffeas \RegFile|regs[17][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][19] .is_wysiwyg = "true";
defparam \RegFile|regs[17][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N18
cycloneive_lcell_comb \RegFile|Mux12~0 (
// Equation(s):
// \RegFile|Mux12~0_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[25][19]~q )) # (!readReg1[3] & ((\RegFile|regs[17][19]~q )))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[25][19]~q ),
	.datac(\RegFile|regs[17][19]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~0 .lut_mask = 16'hEE50;
defparam \RegFile|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y35_N29
dffeas \RegFile|regs[29][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][19] .is_wysiwyg = "true";
defparam \RegFile|regs[29][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y35_N29
dffeas \RegFile|regs[21][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][19] .is_wysiwyg = "true";
defparam \RegFile|regs[21][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N28
cycloneive_lcell_comb \RegFile|Mux12~1 (
// Equation(s):
// \RegFile|Mux12~1_combout  = (\RegFile|Mux12~0_combout  & (((\RegFile|regs[29][19]~q )) # (!readReg1[2]))) # (!\RegFile|Mux12~0_combout  & (readReg1[2] & ((\RegFile|regs[21][19]~q ))))

	.dataa(\RegFile|Mux12~0_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[29][19]~q ),
	.datad(\RegFile|regs[21][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~1 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y33_N23
dffeas \RegFile|regs[24][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][19] .is_wysiwyg = "true";
defparam \RegFile|regs[24][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N23
dffeas \RegFile|regs[16][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][19] .is_wysiwyg = "true";
defparam \RegFile|regs[16][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y32_N13
dffeas \RegFile|regs[20][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][19] .is_wysiwyg = "true";
defparam \RegFile|regs[20][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N22
cycloneive_lcell_comb \RegFile|Mux12~4 (
// Equation(s):
// \RegFile|Mux12~4_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[20][19]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[16][19]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][19]~q ),
	.datad(\RegFile|regs[20][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y33_N11
dffeas \RegFile|regs[28][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][19] .is_wysiwyg = "true";
defparam \RegFile|regs[28][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N10
cycloneive_lcell_comb \RegFile|Mux12~5 (
// Equation(s):
// \RegFile|Mux12~5_combout  = (\RegFile|Mux12~4_combout  & (((\RegFile|regs[28][19]~q ) # (!readReg1[3])))) # (!\RegFile|Mux12~4_combout  & (\RegFile|regs[24][19]~q  & ((readReg1[3]))))

	.dataa(\RegFile|regs[24][19]~q ),
	.datab(\RegFile|Mux12~4_combout ),
	.datac(\RegFile|regs[28][19]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~5 .lut_mask = 16'hE2CC;
defparam \RegFile|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y37_N31
dffeas \RegFile|regs[26][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][19] .is_wysiwyg = "true";
defparam \RegFile|regs[26][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y37_N9
dffeas \RegFile|regs[30][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][19] .is_wysiwyg = "true";
defparam \RegFile|regs[30][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y37_N21
dffeas \RegFile|regs[18][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][19] .is_wysiwyg = "true";
defparam \RegFile|regs[18][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y36_N21
dffeas \RegFile|regs[22][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][19] .is_wysiwyg = "true";
defparam \RegFile|regs[22][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y37_N20
cycloneive_lcell_comb \RegFile|Mux12~2 (
// Equation(s):
// \RegFile|Mux12~2_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[22][19]~q ))) # (!readReg1[2] & (\RegFile|regs[18][19]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][19]~q ),
	.datad(\RegFile|regs[22][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N8
cycloneive_lcell_comb \RegFile|Mux12~3 (
// Equation(s):
// \RegFile|Mux12~3_combout  = (readReg1[3] & ((\RegFile|Mux12~2_combout  & ((\RegFile|regs[30][19]~q ))) # (!\RegFile|Mux12~2_combout  & (\RegFile|regs[26][19]~q )))) # (!readReg1[3] & (((\RegFile|Mux12~2_combout ))))

	.dataa(\RegFile|regs[26][19]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[30][19]~q ),
	.datad(\RegFile|Mux12~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~3 .lut_mask = 16'hF388;
defparam \RegFile|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N6
cycloneive_lcell_comb \RegFile|Mux12~6 (
// Equation(s):
// \RegFile|Mux12~6_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|Mux12~3_combout ))) # (!readReg1[1] & (\RegFile|Mux12~5_combout ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|Mux12~5_combout ),
	.datad(\RegFile|Mux12~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~6 .lut_mask = 16'hDC98;
defparam \RegFile|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N8
cycloneive_lcell_comb \RegFile|Mux12~9 (
// Equation(s):
// \RegFile|Mux12~9_combout  = (readReg1[0] & ((\RegFile|Mux12~6_combout  & (\RegFile|Mux12~8_combout )) # (!\RegFile|Mux12~6_combout  & ((\RegFile|Mux12~1_combout ))))) # (!readReg1[0] & (((\RegFile|Mux12~6_combout ))))

	.dataa(\RegFile|Mux12~8_combout ),
	.datab(\RegFile|Mux12~1_combout ),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux12~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~9 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N2
cycloneive_lcell_comb \RegFile|Mux12~17 (
// Equation(s):
// \RegFile|Mux12~17_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[13][19]~q )) # (!readReg1[0] & ((\RegFile|regs[12][19]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[13][19]~q ),
	.datac(\RegFile|regs[12][19]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~17 .lut_mask = 16'hEE50;
defparam \RegFile|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N28
cycloneive_lcell_comb \RegFile|Mux12~18 (
// Equation(s):
// \RegFile|Mux12~18_combout  = (readReg1[1] & ((\RegFile|Mux12~17_combout  & ((\RegFile|regs[15][19]~q ))) # (!\RegFile|Mux12~17_combout  & (\RegFile|regs[14][19]~q )))) # (!readReg1[1] & (\RegFile|Mux12~17_combout ))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux12~17_combout ),
	.datac(\RegFile|regs[14][19]~q ),
	.datad(\RegFile|regs[15][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~18 .lut_mask = 16'hEC64;
defparam \RegFile|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N22
cycloneive_lcell_comb \RegFile|Mux12~10 (
// Equation(s):
// \RegFile|Mux12~10_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[5][19]~q ))) # (!readReg1[0] & (\RegFile|regs[4][19]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[4][19]~q ),
	.datad(\RegFile|regs[5][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~10 .lut_mask = 16'hDC98;
defparam \RegFile|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N22
cycloneive_lcell_comb \RegFile|Mux12~11 (
// Equation(s):
// \RegFile|Mux12~11_combout  = (readReg1[1] & ((\RegFile|Mux12~10_combout  & ((\RegFile|regs[7][19]~q ))) # (!\RegFile|Mux12~10_combout  & (\RegFile|regs[6][19]~q )))) # (!readReg1[1] & (((\RegFile|Mux12~10_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[6][19]~q ),
	.datac(\RegFile|regs[7][19]~q ),
	.datad(\RegFile|Mux12~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~11 .lut_mask = 16'hF588;
defparam \RegFile|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N6
cycloneive_lcell_comb \RegFile|Mux12~12 (
// Equation(s):
// \RegFile|Mux12~12_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|regs[10][19]~q ))) # (!readReg1[1] & (\RegFile|regs[8][19]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[8][19]~q ),
	.datad(\RegFile|regs[10][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~12 .lut_mask = 16'hDC98;
defparam \RegFile|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N26
cycloneive_lcell_comb \RegFile|Mux12~13 (
// Equation(s):
// \RegFile|Mux12~13_combout  = (readReg1[0] & ((\RegFile|Mux12~12_combout  & ((\RegFile|regs[11][19]~q ))) # (!\RegFile|Mux12~12_combout  & (\RegFile|regs[9][19]~q )))) # (!readReg1[0] & (((\RegFile|Mux12~12_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[9][19]~q ),
	.datac(\RegFile|regs[11][19]~q ),
	.datad(\RegFile|Mux12~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~13 .lut_mask = 16'hF588;
defparam \RegFile|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N14
cycloneive_lcell_comb \RegFile|Mux12~14 (
// Equation(s):
// \RegFile|Mux12~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][19]~q )) # (!readReg1[1] & ((\RegFile|regs[1][19]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[3][19]~q ),
	.datac(\RegFile|regs[1][19]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~14 .lut_mask = 16'hD800;
defparam \RegFile|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N4
cycloneive_lcell_comb \RegFile|Mux12~15 (
// Equation(s):
// \RegFile|Mux12~15_combout  = (\RegFile|Mux12~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][19]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][19]~q ),
	.datad(\RegFile|Mux12~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N14
cycloneive_lcell_comb \RegFile|Mux12~16 (
// Equation(s):
// \RegFile|Mux12~16_combout  = (readReg1[3] & ((\RegFile|Mux12~13_combout ) # ((readReg1[2])))) # (!readReg1[3] & (((\RegFile|Mux12~15_combout  & !readReg1[2]))))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux12~13_combout ),
	.datac(\RegFile|Mux12~15_combout ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~16 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N16
cycloneive_lcell_comb \RegFile|Mux12~19 (
// Equation(s):
// \RegFile|Mux12~19_combout  = (\RegFile|Mux12~16_combout  & ((\RegFile|Mux12~18_combout ) # ((!readReg1[2])))) # (!\RegFile|Mux12~16_combout  & (((\RegFile|Mux12~11_combout  & readReg1[2]))))

	.dataa(\RegFile|Mux12~18_combout ),
	.datab(\RegFile|Mux12~11_combout ),
	.datac(\RegFile|Mux12~16_combout ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~19 .lut_mask = 16'hACF0;
defparam \RegFile|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N24
cycloneive_lcell_comb \RegFile|Mux12~20 (
// Equation(s):
// \RegFile|Mux12~20_combout  = (readReg1[4] & (\RegFile|Mux12~9_combout )) # (!readReg1[4] & ((\RegFile|Mux12~19_combout )))

	.dataa(gnd),
	.datab(readReg1[4]),
	.datac(\RegFile|Mux12~9_combout ),
	.datad(\RegFile|Mux12~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux12~20 .lut_mask = 16'hF3C0;
defparam \RegFile|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N4
cycloneive_lcell_comb \RiscALU|out[19]~167 (
// Equation(s):
// \RiscALU|out[19]~167_combout  = (\RiscALU|out[22]~149_combout  & (((!\RiscALU|Mux30~5_combout )))) # (!\RiscALU|out[22]~149_combout  & ((\RiscALU|Mux30~5_combout  & ((\RiscALU|ShiftLeft0~71_combout ))) # (!\RiscALU|Mux30~5_combout  & 
// (\RiscALU|Add0~60_combout ))))

	.dataa(\RiscALU|out[22]~149_combout ),
	.datab(\RiscALU|Add0~60_combout ),
	.datac(\RiscALU|ShiftLeft0~71_combout ),
	.datad(\RiscALU|Mux30~5_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[19]~167_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[19]~167 .lut_mask = 16'h50EE;
defparam \RiscALU|out[19]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N24
cycloneive_lcell_comb \RiscALU|ShiftLeft0~72 (
// Equation(s):
// \RiscALU|ShiftLeft0~72_combout  = (\RiscALU|ShiftRight0~45_combout  & ((\RiscALU|ShiftLeft0~8_combout ) # ((\RiscALU|ShiftLeft0~5_combout  & \ALU_in1[1]~3_combout ))))

	.dataa(\RiscALU|ShiftLeft0~8_combout ),
	.datab(\RiscALU|ShiftRight0~45_combout ),
	.datac(\RiscALU|ShiftLeft0~5_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~72_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~72 .lut_mask = 16'hC888;
defparam \RiscALU|ShiftLeft0~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N2
cycloneive_lcell_comb \RiscALU|out[19]~168 (
// Equation(s):
// \RiscALU|out[19]~168_combout  = (\RiscALU|out[19]~167_combout  & ((\RiscALU|ShiftLeft0~72_combout ) # ((!\RiscALU|out[22]~149_combout )))) # (!\RiscALU|out[19]~167_combout  & (((\RiscALU|ShiftLeft0~40_combout  & \RiscALU|out[22]~149_combout ))))

	.dataa(\RiscALU|out[19]~167_combout ),
	.datab(\RiscALU|ShiftLeft0~72_combout ),
	.datac(\RiscALU|ShiftLeft0~40_combout ),
	.datad(\RiscALU|out[22]~149_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[19]~168_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[19]~168 .lut_mask = 16'hD8AA;
defparam \RiscALU|out[19]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N4
cycloneive_lcell_comb \RiscALU|out~169 (
// Equation(s):
// \RiscALU|out~169_combout  = \RegFile|Mux12~20_combout  $ (((opcode[5] & ((\ALU_in1[19]~18_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(opcode[5]),
	.datab(\RegFile|Mux12~20_combout ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[19]~18_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~169_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~169 .lut_mask = 16'h369C;
defparam \RiscALU|out~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N0
cycloneive_lcell_comb \RiscALU|ShiftRight0~50 (
// Equation(s):
// \RiscALU|ShiftRight0~50_combout  = (\ALU_in1[2]~32_combout  & (!\ALU_in1[1]~3_combout  & (\RegFile|Mux0~20_combout  & !\ALU_in1[0]~1_combout )))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\RegFile|Mux0~20_combout ),
	.datad(\ALU_in1[0]~1_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~50_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~50 .lut_mask = 16'h0020;
defparam \RiscALU|ShiftRight0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N2
cycloneive_lcell_comb \RiscALU|ShiftRight0~51 (
// Equation(s):
// \RiscALU|ShiftRight0~51_combout  = (\ALU_in1[3]~34_combout  & ((\RiscALU|ShiftRight0~50_combout ) # ((!\ALU_in1[2]~32_combout  & \RiscALU|ShiftRight1~35_combout ))))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(\RiscALU|ShiftRight0~50_combout ),
	.datac(\RiscALU|ShiftRight1~35_combout ),
	.datad(\ALU_in1[3]~34_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~51_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~51 .lut_mask = 16'hDC00;
defparam \RiscALU|ShiftRight0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N28
cycloneive_lcell_comb \RiscALU|ShiftRight0~53 (
// Equation(s):
// \RiscALU|ShiftRight0~53_combout  = (\RiscALU|ShiftRight0~51_combout ) # ((!\ALU_in1[3]~34_combout  & \RiscALU|ShiftRight0~52_combout ))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftRight0~51_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftRight0~52_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~53_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~53 .lut_mask = 16'hDDCC;
defparam \RiscALU|ShiftRight0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N14
cycloneive_lcell_comb \RiscALU|out[19]~170 (
// Equation(s):
// \RiscALU|out[19]~170_combout  = (\RiscALU|out[22]~154_combout  & ((\RiscALU|out[22]~155_combout  & ((\RiscALU|ShiftRight0~53_combout ))) # (!\RiscALU|out[22]~155_combout  & (\RiscALU|out~169_combout )))) # (!\RiscALU|out[22]~154_combout  & 
// (((!\RiscALU|out[22]~155_combout ))))

	.dataa(\RiscALU|out~169_combout ),
	.datab(\RiscALU|out[22]~154_combout ),
	.datac(\RiscALU|out[22]~155_combout ),
	.datad(\RiscALU|ShiftRight0~53_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[19]~170_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[19]~170 .lut_mask = 16'hCB0B;
defparam \RiscALU|out[19]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y47_N2
cycloneive_lcell_comb \RiscALU|ShiftRight1~41 (
// Equation(s):
// \RiscALU|ShiftRight1~41_combout  = (\ALU_in1[3]~34_combout  & ((\ALU_in1[2]~32_combout  & (\RegFile|Mux0~20_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight1~35_combout )))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\RiscALU|ShiftRight1~35_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~41_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~41 .lut_mask = 16'hB080;
defparam \RiscALU|ShiftRight1~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y47_N24
cycloneive_lcell_comb \RiscALU|ShiftRight1~42 (
// Equation(s):
// \RiscALU|ShiftRight1~42_combout  = (\RiscALU|ShiftRight1~41_combout ) # ((!\ALU_in1[3]~34_combout  & \RiscALU|ShiftRight0~52_combout ))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftRight0~52_combout ),
	.datac(gnd),
	.datad(\RiscALU|ShiftRight1~41_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~42_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~42 .lut_mask = 16'hFF44;
defparam \RiscALU|ShiftRight1~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N26
cycloneive_lcell_comb \RiscALU|out[19]~171 (
// Equation(s):
// \RiscALU|out[19]~171_combout  = (\RiscALU|out[19]~170_combout  & (((\RiscALU|ShiftRight1~42_combout )) # (!\RiscALU|out[22]~152_combout ))) # (!\RiscALU|out[19]~170_combout  & (\RiscALU|out[22]~152_combout  & (\RegFile|Mux0~20_combout )))

	.dataa(\RiscALU|out[19]~170_combout ),
	.datab(\RiscALU|out[22]~152_combout ),
	.datac(\RegFile|Mux0~20_combout ),
	.datad(\RiscALU|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[19]~171_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[19]~171 .lut_mask = 16'hEA62;
defparam \RiscALU|out[19]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N28
cycloneive_lcell_comb \RiscALU|out[19]~172 (
// Equation(s):
// \RiscALU|out[19]~172_combout  = (funct3[1] & (((\RiscALU|out[3]~51_combout )))) # (!funct3[1] & ((\RiscALU|out[3]~51_combout  & ((\RiscALU|out[19]~171_combout ))) # (!\RiscALU|out[3]~51_combout  & (\RiscALU|out[19]~168_combout ))))

	.dataa(\RiscALU|out[19]~168_combout ),
	.datab(funct3[1]),
	.datac(\RiscALU|out[19]~171_combout ),
	.datad(\RiscALU|out[3]~51_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[19]~172_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[19]~172 .lut_mask = 16'hFC22;
defparam \RiscALU|out[19]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N26
cycloneive_lcell_comb \RiscALU|a~11 (
// Equation(s):
// \RiscALU|a~11_combout  = (opcode[5] & (\ALU_in1[19]~18_combout )) # (!opcode[5] & ((\ALU_in1[11]~10_combout )))

	.dataa(opcode[5]),
	.datab(\ALU_in1[19]~18_combout ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|a~11_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~11 .lut_mask = 16'hD8D8;
defparam \RiscALU|a~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N30
cycloneive_lcell_comb \RiscALU|out[19]~173 (
// Equation(s):
// \RiscALU|out[19]~173_combout  = (\RiscALU|out[19]~172_combout  & (((\RegFile|Mux12~20_combout  & \RiscALU|a~11_combout )) # (!\RiscALU|out[3]~53_combout ))) # (!\RiscALU|out[19]~172_combout  & (\RiscALU|out[3]~53_combout  & ((\RegFile|Mux12~20_combout ) # 
// (\RiscALU|a~11_combout ))))

	.dataa(\RiscALU|out[19]~172_combout ),
	.datab(\RegFile|Mux12~20_combout ),
	.datac(\RiscALU|a~11_combout ),
	.datad(\RiscALU|out[3]~53_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[19]~173_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[19]~173 .lut_mask = 16'hD4AA;
defparam \RiscALU|out[19]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N26
cycloneive_lcell_comb \RiscALU|out[19]~268 (
// Equation(s):
// \RiscALU|out[19]~268_combout  = (\RiscALU|out[19]~173_combout  & (((\S[5]~reg0_q ) # (!\Decoder2~0_combout )) # (!\S[4]~reg0_q )))

	.dataa(\S[4]~reg0_q ),
	.datab(\RiscALU|out[19]~173_combout ),
	.datac(\S[5]~reg0_q ),
	.datad(\Decoder2~0_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[19]~268_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[19]~268 .lut_mask = 16'hC4CC;
defparam \RiscALU|out[19]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N26
cycloneive_lcell_comb \update~42 (
// Equation(s):
// \update~42_combout  = (\PCcon~3_combout  & ((\Decoder4~4_combout  & ((\RiscALU|out[19]~268_combout ))) # (!\Decoder4~4_combout  & (readReg1[4]))))

	.dataa(readReg1[4]),
	.datab(\RiscALU|out[19]~268_combout ),
	.datac(\PCcon~3_combout ),
	.datad(\Decoder4~4_combout ),
	.cin(gnd),
	.combout(\update~42_combout ),
	.cout());
// synopsys translate_off
defparam \update~42 .lut_mask = 16'hC0A0;
defparam \update~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N12
cycloneive_lcell_comb \update~43 (
// Equation(s):
// \update~43_combout  = (\update~42_combout ) # ((\ins[31]~reg0_q  & (!\update~7_combout  & !\PCcon~3_combout )))

	.dataa(\ins[31]~reg0_q ),
	.datab(\update~7_combout ),
	.datac(\PCcon~3_combout ),
	.datad(\update~42_combout ),
	.cin(gnd),
	.combout(\update~43_combout ),
	.cout());
// synopsys translate_off
defparam \update~43 .lut_mask = 16'hFF02;
defparam \update~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N7
dffeas \PC[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[19]~70_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[19]~reg0 .is_wysiwyg = "true";
defparam \PC[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N0
cycloneive_lcell_comb \writeData~90 (
// Equation(s):
// \writeData~90_combout  = (\writeData~82_combout  & (((readReg1[4]) # (!\writeData~70_combout )))) # (!\writeData~82_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [19] & ((\writeData~70_combout ))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [19]),
	.datab(\writeData~82_combout ),
	.datac(readReg1[4]),
	.datad(\writeData~70_combout ),
	.cin(gnd),
	.combout(\writeData~90_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~90 .lut_mask = 16'hE2CC;
defparam \writeData~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N2
cycloneive_lcell_comb \writeData~91 (
// Equation(s):
// \writeData~91_combout  = (\writeData~75_combout  & ((\writeData~74_combout  & (\RiscALU|out[19]~268_combout )) # (!\writeData~74_combout  & ((\writeData~90_combout ))))) # (!\writeData~75_combout  & (\writeData~74_combout ))

	.dataa(\writeData~75_combout ),
	.datab(\writeData~74_combout ),
	.datac(\RiscALU|out[19]~268_combout ),
	.datad(\writeData~90_combout ),
	.cin(gnd),
	.combout(\writeData~91_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~91 .lut_mask = 16'hE6C4;
defparam \writeData~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N30
cycloneive_lcell_comb \writeData~92 (
// Equation(s):
// \writeData~92_combout  = (\writeData~91_combout  & (((\writeData~137_combout ) # (\Add3~38_combout )))) # (!\writeData~91_combout  & (\Add4~14_combout  & (!\writeData~137_combout )))

	.dataa(\Add4~14_combout ),
	.datab(\writeData~91_combout ),
	.datac(\writeData~137_combout ),
	.datad(\Add3~38_combout ),
	.cin(gnd),
	.combout(\writeData~92_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~92 .lut_mask = 16'hCEC2;
defparam \writeData~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y35_N31
dffeas \RegFile|regs[25][19] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~92_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][19] .is_wysiwyg = "true";
defparam \RegFile|regs[25][19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N30
cycloneive_lcell_comb \RegFile|Mux44~0 (
// Equation(s):
// \RegFile|Mux44~0_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[25][19]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[17][19]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[25][19]~q ),
	.datad(\RegFile|regs[17][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~0 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N28
cycloneive_lcell_comb \RegFile|Mux44~1 (
// Equation(s):
// \RegFile|Mux44~1_combout  = (\RegFile|Mux44~0_combout  & (((\RegFile|regs[29][19]~q )) # (!readReg2[2]))) # (!\RegFile|Mux44~0_combout  & (readReg2[2] & (\RegFile|regs[21][19]~q )))

	.dataa(\RegFile|Mux44~0_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][19]~q ),
	.datad(\RegFile|regs[29][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~1 .lut_mask = 16'hEA62;
defparam \RegFile|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N20
cycloneive_lcell_comb \RegFile|Mux44~2 (
// Equation(s):
// \RegFile|Mux44~2_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[22][19]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[18][19]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[22][19]~q ),
	.datad(\RegFile|regs[18][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N30
cycloneive_lcell_comb \RegFile|Mux44~3 (
// Equation(s):
// \RegFile|Mux44~3_combout  = (\RegFile|Mux44~2_combout  & ((\RegFile|regs[30][19]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux44~2_combout  & (((\RegFile|regs[26][19]~q  & readReg2[3]))))

	.dataa(\RegFile|Mux44~2_combout ),
	.datab(\RegFile|regs[30][19]~q ),
	.datac(\RegFile|regs[26][19]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~3 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N12
cycloneive_lcell_comb \RegFile|Mux44~4 (
// Equation(s):
// \RegFile|Mux44~4_combout  = (readReg2[2] & (((\RegFile|regs[20][19]~q ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|regs[16][19]~q  & ((!readReg2[3]))))

	.dataa(\RegFile|regs[16][19]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][19]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~4 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N22
cycloneive_lcell_comb \RegFile|Mux44~5 (
// Equation(s):
// \RegFile|Mux44~5_combout  = (\RegFile|Mux44~4_combout  & (((\RegFile|regs[28][19]~q )) # (!readReg2[3]))) # (!\RegFile|Mux44~4_combout  & (readReg2[3] & (\RegFile|regs[24][19]~q )))

	.dataa(\RegFile|Mux44~4_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[24][19]~q ),
	.datad(\RegFile|regs[28][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~5 .lut_mask = 16'hEA62;
defparam \RegFile|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N24
cycloneive_lcell_comb \RegFile|Mux44~6 (
// Equation(s):
// \RegFile|Mux44~6_combout  = (readReg2[1] & ((\RegFile|Mux44~3_combout ) # ((readReg2[0])))) # (!readReg2[1] & (((\RegFile|Mux44~5_combout  & !readReg2[0]))))

	.dataa(\RegFile|Mux44~3_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|Mux44~5_combout ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~6 .lut_mask = 16'hCCB8;
defparam \RegFile|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N4
cycloneive_lcell_comb \RegFile|Mux44~7 (
// Equation(s):
// \RegFile|Mux44~7_combout  = (readReg2[2] & (readReg2[3])) # (!readReg2[2] & ((readReg2[3] & (\RegFile|regs[27][19]~q )) # (!readReg2[3] & ((\RegFile|regs[19][19]~q )))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][19]~q ),
	.datad(\RegFile|regs[19][19]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~7 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N22
cycloneive_lcell_comb \RegFile|Mux44~8 (
// Equation(s):
// \RegFile|Mux44~8_combout  = (\RegFile|Mux44~7_combout  & ((\RegFile|regs[31][19]~q ) # ((!readReg2[2])))) # (!\RegFile|Mux44~7_combout  & (((\RegFile|regs[23][19]~q  & readReg2[2]))))

	.dataa(\RegFile|regs[31][19]~q ),
	.datab(\RegFile|Mux44~7_combout ),
	.datac(\RegFile|regs[23][19]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~8 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y37_N26
cycloneive_lcell_comb \RegFile|Mux44~9 (
// Equation(s):
// \RegFile|Mux44~9_combout  = (\RegFile|Mux44~6_combout  & (((\RegFile|Mux44~8_combout ) # (!readReg2[0])))) # (!\RegFile|Mux44~6_combout  & (\RegFile|Mux44~1_combout  & ((readReg2[0]))))

	.dataa(\RegFile|Mux44~1_combout ),
	.datab(\RegFile|Mux44~6_combout ),
	.datac(\RegFile|Mux44~8_combout ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~9 .lut_mask = 16'hE2CC;
defparam \RegFile|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N18
cycloneive_lcell_comb \RegFile|Mux44~20 (
// Equation(s):
// \RegFile|Mux44~20_combout  = (readReg2[4] & (\RegFile|Mux44~9_combout )) # (!readReg2[4] & ((\RegFile|Mux44~19_combout )))

	.dataa(gnd),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux44~9_combout ),
	.datad(\RegFile|Mux44~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux44~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux44~20 .lut_mask = 16'hF3C0;
defparam \RegFile|Mux44~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N2
cycloneive_lcell_comb \wrData[19]~19 (
// Equation(s):
// \wrData[19]~19_combout  = (!funct3[2] & (!funct3[0] & (\RegFile|Mux44~20_combout  & funct3[1])))

	.dataa(funct3[2]),
	.datab(funct3[0]),
	.datac(\RegFile|Mux44~20_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\wrData[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[19]~19 .lut_mask = 16'h1000;
defparam \wrData[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N6
cycloneive_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (\S[5]~reg0_q ) # (\RiscRam|altsyncram_component|auto_generated|q_a [19])

	.dataa(\S[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [19]),
	.cin(gnd),
	.combout(\Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector11~0 .lut_mask = 16'hFFAA;
defparam \Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N7
dffeas \readReg1[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\readReg1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readReg1[4]),
	.prn(vcc));
// synopsys translate_off
defparam \readReg1[4] .is_wysiwyg = "true";
defparam \readReg1[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N9
dffeas \RegFile|regs[6][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[6][18] .is_wysiwyg = "true";
defparam \RegFile|regs[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y35_N3
dffeas \RegFile|regs[7][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][18] .is_wysiwyg = "true";
defparam \RegFile|regs[7][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N11
dffeas \RegFile|regs[4][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[4][18] .is_wysiwyg = "true";
defparam \RegFile|regs[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y35_N1
dffeas \RegFile|regs[5][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~28_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[5][18] .is_wysiwyg = "true";
defparam \RegFile|regs[5][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N10
cycloneive_lcell_comb \RegFile|Mux13~12 (
// Equation(s):
// \RegFile|Mux13~12_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[5][18]~q ))) # (!readReg1[0] & (\RegFile|regs[4][18]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[4][18]~q ),
	.datad(\RegFile|regs[5][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~12 .lut_mask = 16'hDC98;
defparam \RegFile|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N2
cycloneive_lcell_comb \RegFile|Mux13~13 (
// Equation(s):
// \RegFile|Mux13~13_combout  = (readReg1[1] & ((\RegFile|Mux13~12_combout  & ((\RegFile|regs[7][18]~q ))) # (!\RegFile|Mux13~12_combout  & (\RegFile|regs[6][18]~q )))) # (!readReg1[1] & (((\RegFile|Mux13~12_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[6][18]~q ),
	.datac(\RegFile|regs[7][18]~q ),
	.datad(\RegFile|Mux13~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~13 .lut_mask = 16'hF588;
defparam \RegFile|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N25
dffeas \RegFile|regs[3][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[3][18] .is_wysiwyg = "true";
defparam \RegFile|regs[3][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N26
cycloneive_lcell_comb \RegFile|Mux13~14 (
// Equation(s):
// \RegFile|Mux13~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][18]~q )) # (!readReg1[1] & ((\RegFile|regs[1][18]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[3][18]~q ),
	.datac(\RegFile|regs[1][18]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~14 .lut_mask = 16'hD800;
defparam \RegFile|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y39_N11
dffeas \RegFile|regs[2][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[2][18] .is_wysiwyg = "true";
defparam \RegFile|regs[2][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N10
cycloneive_lcell_comb \RegFile|Mux13~15 (
// Equation(s):
// \RegFile|Mux13~15_combout  = (\RegFile|Mux13~14_combout ) # ((!readReg1[0] & (\RegFile|regs[2][18]~q  & readReg1[1])))

	.dataa(\RegFile|Mux13~14_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][18]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~15 .lut_mask = 16'hBAAA;
defparam \RegFile|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y39_N26
cycloneive_lcell_comb \RegFile|Mux13~16 (
// Equation(s):
// \RegFile|Mux13~16_combout  = (readReg1[2] & ((\RegFile|Mux13~13_combout ) # ((readReg1[3])))) # (!readReg1[2] & (((!readReg1[3] & \RegFile|Mux13~15_combout ))))

	.dataa(\RegFile|Mux13~13_combout ),
	.datab(readReg1[2]),
	.datac(readReg1[3]),
	.datad(\RegFile|Mux13~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~16 .lut_mask = 16'hCBC8;
defparam \RegFile|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y39_N27
dffeas \RegFile|regs[8][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[8][18] .is_wysiwyg = "true";
defparam \RegFile|regs[8][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y39_N17
dffeas \RegFile|regs[10][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~23_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[10][18] .is_wysiwyg = "true";
defparam \RegFile|regs[10][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N26
cycloneive_lcell_comb \RegFile|Mux13~10 (
// Equation(s):
// \RegFile|Mux13~10_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|regs[10][18]~q ))) # (!readReg1[1] & (\RegFile|regs[8][18]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[8][18]~q ),
	.datad(\RegFile|regs[10][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~10 .lut_mask = 16'hDC98;
defparam \RegFile|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y39_N23
dffeas \RegFile|regs[11][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][18] .is_wysiwyg = "true";
defparam \RegFile|regs[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y39_N29
dffeas \RegFile|regs[9][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[9][18] .is_wysiwyg = "true";
defparam \RegFile|regs[9][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N22
cycloneive_lcell_comb \RegFile|Mux13~11 (
// Equation(s):
// \RegFile|Mux13~11_combout  = (readReg1[0] & ((\RegFile|Mux13~10_combout  & (\RegFile|regs[11][18]~q )) # (!\RegFile|Mux13~10_combout  & ((\RegFile|regs[9][18]~q ))))) # (!readReg1[0] & (\RegFile|Mux13~10_combout ))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux13~10_combout ),
	.datac(\RegFile|regs[11][18]~q ),
	.datad(\RegFile|regs[9][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~11 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X60_Y40_N17
dffeas \RegFile|regs[15][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][18] .is_wysiwyg = "true";
defparam \RegFile|regs[15][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y40_N7
dffeas \RegFile|regs[14][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][18] .is_wysiwyg = "true";
defparam \RegFile|regs[14][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N13
dffeas \RegFile|regs[13][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~35_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[13][18] .is_wysiwyg = "true";
defparam \RegFile|regs[13][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y39_N7
dffeas \RegFile|regs[12][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[12][18] .is_wysiwyg = "true";
defparam \RegFile|regs[12][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N6
cycloneive_lcell_comb \RegFile|Mux13~17 (
// Equation(s):
// \RegFile|Mux13~17_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[13][18]~q )) # (!readReg1[0] & ((\RegFile|regs[12][18]~q )))))

	.dataa(\RegFile|regs[13][18]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][18]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~17 .lut_mask = 16'hEE30;
defparam \RegFile|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N6
cycloneive_lcell_comb \RegFile|Mux13~18 (
// Equation(s):
// \RegFile|Mux13~18_combout  = (readReg1[1] & ((\RegFile|Mux13~17_combout  & (\RegFile|regs[15][18]~q )) # (!\RegFile|Mux13~17_combout  & ((\RegFile|regs[14][18]~q ))))) # (!readReg1[1] & (((\RegFile|Mux13~17_combout ))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[15][18]~q ),
	.datac(\RegFile|regs[14][18]~q ),
	.datad(\RegFile|Mux13~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~18 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N18
cycloneive_lcell_comb \RegFile|Mux13~19 (
// Equation(s):
// \RegFile|Mux13~19_combout  = (\RegFile|Mux13~16_combout  & (((\RegFile|Mux13~18_combout )) # (!readReg1[3]))) # (!\RegFile|Mux13~16_combout  & (readReg1[3] & (\RegFile|Mux13~11_combout )))

	.dataa(\RegFile|Mux13~16_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|Mux13~11_combout ),
	.datad(\RegFile|Mux13~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~19 .lut_mask = 16'hEA62;
defparam \RegFile|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N12
cycloneive_lcell_comb \RegFile|Mux13~7 (
// Equation(s):
// \RegFile|Mux13~7_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[23][18]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[19][18]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][18]~q ),
	.datad(\RegFile|regs[23][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N10
cycloneive_lcell_comb \RegFile|Mux13~8 (
// Equation(s):
// \RegFile|Mux13~8_combout  = (readReg1[3] & ((\RegFile|Mux13~7_combout  & (\RegFile|regs[31][18]~q )) # (!\RegFile|Mux13~7_combout  & ((\RegFile|regs[27][18]~q ))))) # (!readReg1[3] & (\RegFile|Mux13~7_combout ))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux13~7_combout ),
	.datac(\RegFile|regs[31][18]~q ),
	.datad(\RegFile|regs[27][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~8 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y33_N20
cycloneive_lcell_comb \RegFile|Mux13~4 (
// Equation(s):
// \RegFile|Mux13~4_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[24][18]~q ))) # (!readReg1[3] & (\RegFile|regs[16][18]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][18]~q ),
	.datad(\RegFile|regs[24][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~4 .lut_mask = 16'hDC98;
defparam \RegFile|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y33_N8
cycloneive_lcell_comb \RegFile|Mux13~5 (
// Equation(s):
// \RegFile|Mux13~5_combout  = (readReg1[2] & ((\RegFile|Mux13~4_combout  & ((\RegFile|regs[28][18]~q ))) # (!\RegFile|Mux13~4_combout  & (\RegFile|regs[20][18]~q )))) # (!readReg1[2] & (((\RegFile|Mux13~4_combout ))))

	.dataa(\RegFile|regs[20][18]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[28][18]~q ),
	.datad(\RegFile|Mux13~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~5 .lut_mask = 16'hF388;
defparam \RegFile|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N18
cycloneive_lcell_comb \RegFile|Mux13~2 (
// Equation(s):
// \RegFile|Mux13~2_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|regs[26][18]~q )) # (!readReg1[3] & ((\RegFile|regs[18][18]~q )))))

	.dataa(\RegFile|regs[26][18]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][18]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~2 .lut_mask = 16'hEE30;
defparam \RegFile|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N30
cycloneive_lcell_comb \RegFile|Mux13~3 (
// Equation(s):
// \RegFile|Mux13~3_combout  = (\RegFile|Mux13~2_combout  & (((\RegFile|regs[30][18]~q )) # (!readReg1[2]))) # (!\RegFile|Mux13~2_combout  & (readReg1[2] & ((\RegFile|regs[22][18]~q ))))

	.dataa(\RegFile|Mux13~2_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[30][18]~q ),
	.datad(\RegFile|regs[22][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~3 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N24
cycloneive_lcell_comb \RegFile|Mux13~6 (
// Equation(s):
// \RegFile|Mux13~6_combout  = (readReg1[1] & (((\RegFile|Mux13~3_combout ) # (readReg1[0])))) # (!readReg1[1] & (\RegFile|Mux13~5_combout  & ((!readReg1[0]))))

	.dataa(\RegFile|Mux13~5_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|Mux13~3_combout ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~6 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y35_N24
cycloneive_lcell_comb \RegFile|Mux13~0 (
// Equation(s):
// \RegFile|Mux13~0_combout  = (readReg1[2] & ((\RegFile|regs[21][18]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[17][18]~q  & !readReg1[3]))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[21][18]~q ),
	.datac(\RegFile|regs[17][18]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~0 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y35_N10
cycloneive_lcell_comb \RegFile|Mux13~1 (
// Equation(s):
// \RegFile|Mux13~1_combout  = (readReg1[3] & ((\RegFile|Mux13~0_combout  & ((\RegFile|regs[29][18]~q ))) # (!\RegFile|Mux13~0_combout  & (\RegFile|regs[25][18]~q )))) # (!readReg1[3] & (((\RegFile|Mux13~0_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[25][18]~q ),
	.datac(\RegFile|regs[29][18]~q ),
	.datad(\RegFile|Mux13~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~1 .lut_mask = 16'hF588;
defparam \RegFile|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y35_N2
cycloneive_lcell_comb \RegFile|Mux13~9 (
// Equation(s):
// \RegFile|Mux13~9_combout  = (\RegFile|Mux13~6_combout  & ((\RegFile|Mux13~8_combout ) # ((!readReg1[0])))) # (!\RegFile|Mux13~6_combout  & (((\RegFile|Mux13~1_combout  & readReg1[0]))))

	.dataa(\RegFile|Mux13~8_combout ),
	.datab(\RegFile|Mux13~6_combout ),
	.datac(\RegFile|Mux13~1_combout ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~9 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N2
cycloneive_lcell_comb \RegFile|Mux13~20 (
// Equation(s):
// \RegFile|Mux13~20_combout  = (readReg1[4] & ((\RegFile|Mux13~9_combout ))) # (!readReg1[4] & (\RegFile|Mux13~19_combout ))

	.dataa(readReg1[4]),
	.datab(\RegFile|Mux13~19_combout ),
	.datac(\RegFile|Mux13~9_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RegFile|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux13~20 .lut_mask = 16'hE4E4;
defparam \RegFile|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N6
cycloneive_lcell_comb \RiscALU|a~12 (
// Equation(s):
// \RiscALU|a~12_combout  = (opcode[5] & ((\ALU_in1[18]~17_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\ALU_in1[18]~17_combout ),
	.datac(opcode[5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|a~12_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~12 .lut_mask = 16'hCACA;
defparam \RiscALU|a~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N22
cycloneive_lcell_comb \RiscALU|ShiftLeft0~98 (
// Equation(s):
// \RiscALU|ShiftLeft0~98_combout  = (!\ALU_in1[3]~34_combout  & (!\ALU_in1[2]~32_combout  & \RiscALU|ShiftLeft0~7_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftLeft0~7_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~98_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~98 .lut_mask = 16'h0300;
defparam \RiscALU|ShiftLeft0~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N28
cycloneive_lcell_comb \RiscALU|out[18]~160 (
// Equation(s):
// \RiscALU|out[18]~160_combout  = (\RiscALU|Mux30~5_combout  & ((\RiscALU|out[22]~149_combout  & ((\RiscALU|ShiftLeft0~36_combout ))) # (!\RiscALU|out[22]~149_combout  & (\RiscALU|ShiftLeft0~68_combout )))) # (!\RiscALU|Mux30~5_combout  & 
// (((\RiscALU|out[22]~149_combout ))))

	.dataa(\RiscALU|ShiftLeft0~68_combout ),
	.datab(\RiscALU|Mux30~5_combout ),
	.datac(\RiscALU|out[22]~149_combout ),
	.datad(\RiscALU|ShiftLeft0~36_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[18]~160_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[18]~160 .lut_mask = 16'hF838;
defparam \RiscALU|out[18]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N6
cycloneive_lcell_comb \RiscALU|out[18]~161 (
// Equation(s):
// \RiscALU|out[18]~161_combout  = (\RiscALU|Mux30~5_combout  & (((\RiscALU|out[18]~160_combout )))) # (!\RiscALU|Mux30~5_combout  & ((\RiscALU|out[18]~160_combout  & (\RiscALU|ShiftLeft0~98_combout )) # (!\RiscALU|out[18]~160_combout  & 
// ((\RiscALU|Add0~57_combout )))))

	.dataa(\RiscALU|ShiftLeft0~98_combout ),
	.datab(\RiscALU|Mux30~5_combout ),
	.datac(\RiscALU|Add0~57_combout ),
	.datad(\RiscALU|out[18]~160_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[18]~161_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[18]~161 .lut_mask = 16'hEE30;
defparam \RiscALU|out[18]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N16
cycloneive_lcell_comb \RiscALU|out~162 (
// Equation(s):
// \RiscALU|out~162_combout  = \RegFile|Mux13~20_combout  $ (((opcode[5] & ((\ALU_in1[18]~17_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))))

	.dataa(opcode[5]),
	.datab(\RegFile|Mux13~20_combout ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[18]~17_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~162_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~162 .lut_mask = 16'h369C;
defparam \RiscALU|out~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N26
cycloneive_lcell_comb \RiscALU|out[18]~163 (
// Equation(s):
// \RiscALU|out[18]~163_combout  = (\RiscALU|out[22]~154_combout  & ((\RiscALU|out[22]~155_combout  & ((\RiscALU|ShiftRight0~49_combout ))) # (!\RiscALU|out[22]~155_combout  & (\RiscALU|out~162_combout )))) # (!\RiscALU|out[22]~154_combout  & 
// (((!\RiscALU|out[22]~155_combout ))))

	.dataa(\RiscALU|out~162_combout ),
	.datab(\RiscALU|out[22]~154_combout ),
	.datac(\RiscALU|out[22]~155_combout ),
	.datad(\RiscALU|ShiftRight0~49_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[18]~163_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[18]~163 .lut_mask = 16'hCB0B;
defparam \RiscALU|out[18]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N22
cycloneive_lcell_comb \RiscALU|out[18]~164 (
// Equation(s):
// \RiscALU|out[18]~164_combout  = (\RiscALU|out[22]~152_combout  & ((\RiscALU|out[18]~163_combout  & ((\RiscALU|ShiftRight1~33_combout ))) # (!\RiscALU|out[18]~163_combout  & (\RegFile|Mux0~20_combout )))) # (!\RiscALU|out[22]~152_combout  & 
// (((\RiscALU|out[18]~163_combout ))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\RiscALU|out[22]~152_combout ),
	.datac(\RiscALU|out[18]~163_combout ),
	.datad(\RiscALU|ShiftRight1~33_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[18]~164_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[18]~164 .lut_mask = 16'hF838;
defparam \RiscALU|out[18]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N24
cycloneive_lcell_comb \RiscALU|out[18]~165 (
// Equation(s):
// \RiscALU|out[18]~165_combout  = (funct3[1] & (((\RiscALU|out[3]~51_combout )))) # (!funct3[1] & ((\RiscALU|out[3]~51_combout  & ((\RiscALU|out[18]~164_combout ))) # (!\RiscALU|out[3]~51_combout  & (\RiscALU|out[18]~161_combout ))))

	.dataa(\RiscALU|out[18]~161_combout ),
	.datab(funct3[1]),
	.datac(\RiscALU|out[18]~164_combout ),
	.datad(\RiscALU|out[3]~51_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[18]~165_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[18]~165 .lut_mask = 16'hFC22;
defparam \RiscALU|out[18]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N20
cycloneive_lcell_comb \RiscALU|out[18]~166 (
// Equation(s):
// \RiscALU|out[18]~166_combout  = (\RiscALU|out[3]~53_combout  & ((\RegFile|Mux13~20_combout  & ((\RiscALU|a~12_combout ) # (!\RiscALU|out[18]~165_combout ))) # (!\RegFile|Mux13~20_combout  & (\RiscALU|a~12_combout  & !\RiscALU|out[18]~165_combout )))) # 
// (!\RiscALU|out[3]~53_combout  & (((\RiscALU|out[18]~165_combout ))))

	.dataa(\RegFile|Mux13~20_combout ),
	.datab(\RiscALU|a~12_combout ),
	.datac(\RiscALU|out[3]~53_combout ),
	.datad(\RiscALU|out[18]~165_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[18]~166_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[18]~166 .lut_mask = 16'h8FE0;
defparam \RiscALU|out[18]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N2
cycloneive_lcell_comb \RiscALU|out[18]~267 (
// Equation(s):
// \RiscALU|out[18]~267_combout  = (\RiscALU|out[18]~166_combout  & (((\S[5]~reg0_q ) # (!\Decoder2~0_combout )) # (!\S[4]~reg0_q )))

	.dataa(\S[4]~reg0_q ),
	.datab(\Decoder2~0_combout ),
	.datac(\RiscALU|out[18]~166_combout ),
	.datad(\S[5]~reg0_q ),
	.cin(gnd),
	.combout(\RiscALU|out[18]~267_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[18]~267 .lut_mask = 16'hF070;
defparam \RiscALU|out[18]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N26
cycloneive_lcell_comb \update~40 (
// Equation(s):
// \update~40_combout  = (\PCcon~3_combout  & ((\Decoder4~4_combout  & ((\RiscALU|out[18]~267_combout ))) # (!\Decoder4~4_combout  & (readReg1[3]))))

	.dataa(readReg1[3]),
	.datab(\RiscALU|out[18]~267_combout ),
	.datac(\PCcon~3_combout ),
	.datad(\Decoder4~4_combout ),
	.cin(gnd),
	.combout(\update~40_combout ),
	.cout());
// synopsys translate_off
defparam \update~40 .lut_mask = 16'hC0A0;
defparam \update~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N12
cycloneive_lcell_comb \update~41 (
// Equation(s):
// \update~41_combout  = (\update~40_combout ) # ((\ins[31]~reg0_q  & (!\PCcon~3_combout  & !\update~7_combout )))

	.dataa(\update~40_combout ),
	.datab(\ins[31]~reg0_q ),
	.datac(\PCcon~3_combout ),
	.datad(\update~7_combout ),
	.cin(gnd),
	.combout(\update~41_combout ),
	.cout());
// synopsys translate_off
defparam \update~41 .lut_mask = 16'hAAAE;
defparam \update~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N5
dffeas \PC[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[18]~68_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[18]~reg0 .is_wysiwyg = "true";
defparam \PC[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N4
cycloneive_lcell_comb \writeData~86 (
// Equation(s):
// \writeData~86_combout  = (\writeData~71_combout  & (((\writeData~70_combout )))) # (!\writeData~71_combout  & ((\writeData~70_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [18])) # (!\writeData~70_combout  & 
// ((\RiscRam|altsyncram_component|auto_generated|q_a [7])))))

	.dataa(\writeData~71_combout ),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [18]),
	.datac(\writeData~70_combout ),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\writeData~86_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~86 .lut_mask = 16'hE5E0;
defparam \writeData~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N22
cycloneive_lcell_comb \writeData~87 (
// Equation(s):
// \writeData~87_combout  = (\writeData~86_combout  & (((readReg1[3]) # (!\writeData~71_combout )))) # (!\writeData~86_combout  & (\Mux0~0_combout  & ((\writeData~71_combout ))))

	.dataa(\Mux0~0_combout ),
	.datab(readReg1[3]),
	.datac(\writeData~86_combout ),
	.datad(\writeData~71_combout ),
	.cin(gnd),
	.combout(\writeData~87_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~87 .lut_mask = 16'hCAF0;
defparam \writeData~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N10
cycloneive_lcell_comb \writeData~88 (
// Equation(s):
// \writeData~88_combout  = (\writeData~75_combout  & ((\writeData~74_combout  & ((\RiscALU|out[18]~267_combout ))) # (!\writeData~74_combout  & (\writeData~87_combout )))) # (!\writeData~75_combout  & (((\writeData~74_combout ))))

	.dataa(\writeData~87_combout ),
	.datab(\writeData~75_combout ),
	.datac(\writeData~74_combout ),
	.datad(\RiscALU|out[18]~267_combout ),
	.cin(gnd),
	.combout(\writeData~88_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~88 .lut_mask = 16'hF838;
defparam \writeData~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N30
cycloneive_lcell_comb \writeData~89 (
// Equation(s):
// \writeData~89_combout  = (\writeData~137_combout  & (((\writeData~88_combout )))) # (!\writeData~137_combout  & ((\writeData~88_combout  & (\Add3~36_combout )) # (!\writeData~88_combout  & ((\Add4~12_combout )))))

	.dataa(\writeData~137_combout ),
	.datab(\Add3~36_combout ),
	.datac(\Add4~12_combout ),
	.datad(\writeData~88_combout ),
	.cin(gnd),
	.combout(\writeData~89_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~89 .lut_mask = 16'hEE50;
defparam \writeData~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X54_Y39_N27
dffeas \RegFile|regs[1][18] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~89_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[1][18] .is_wysiwyg = "true";
defparam \RegFile|regs[1][18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N24
cycloneive_lcell_comb \RegFile|Mux45~14 (
// Equation(s):
// \RegFile|Mux45~14_combout  = (readReg2[0] & ((readReg2[1] & ((\RegFile|regs[3][18]~q ))) # (!readReg2[1] & (\RegFile|regs[1][18]~q ))))

	.dataa(\RegFile|regs[1][18]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[3][18]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~14 .lut_mask = 16'hE200;
defparam \RegFile|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N8
cycloneive_lcell_comb \RegFile|Mux45~15 (
// Equation(s):
// \RegFile|Mux45~15_combout  = (\RegFile|Mux45~14_combout ) # ((!readReg2[0] & (readReg2[1] & \RegFile|regs[2][18]~q )))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux45~14_combout ),
	.datac(readReg2[1]),
	.datad(\RegFile|regs[2][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~15 .lut_mask = 16'hDCCC;
defparam \RegFile|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y35_N0
cycloneive_lcell_comb \RegFile|Mux45~12 (
// Equation(s):
// \RegFile|Mux45~12_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[5][18]~q )) # (!readReg2[0] & ((\RegFile|regs[4][18]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][18]~q ),
	.datad(\RegFile|regs[4][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~12 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y35_N8
cycloneive_lcell_comb \RegFile|Mux45~13 (
// Equation(s):
// \RegFile|Mux45~13_combout  = (\RegFile|Mux45~12_combout  & ((\RegFile|regs[7][18]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux45~12_combout  & (((\RegFile|regs[6][18]~q  & readReg2[1]))))

	.dataa(\RegFile|Mux45~12_combout ),
	.datab(\RegFile|regs[7][18]~q ),
	.datac(\RegFile|regs[6][18]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~13 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N10
cycloneive_lcell_comb \RegFile|Mux45~16 (
// Equation(s):
// \RegFile|Mux45~16_combout  = (readReg2[2] & (((readReg2[3]) # (\RegFile|Mux45~13_combout )))) # (!readReg2[2] & (\RegFile|Mux45~15_combout  & (!readReg2[3])))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux45~15_combout ),
	.datac(readReg2[3]),
	.datad(\RegFile|Mux45~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~16 .lut_mask = 16'hAEA4;
defparam \RegFile|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N12
cycloneive_lcell_comb \RegFile|Mux45~17 (
// Equation(s):
// \RegFile|Mux45~17_combout  = (readReg2[1] & (((readReg2[0])))) # (!readReg2[1] & ((readReg2[0] & ((\RegFile|regs[13][18]~q ))) # (!readReg2[0] & (\RegFile|regs[12][18]~q ))))

	.dataa(\RegFile|regs[12][18]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][18]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~17 .lut_mask = 16'hFC22;
defparam \RegFile|Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y40_N16
cycloneive_lcell_comb \RegFile|Mux45~18 (
// Equation(s):
// \RegFile|Mux45~18_combout  = (\RegFile|Mux45~17_combout  & (((\RegFile|regs[15][18]~q ) # (!readReg2[1])))) # (!\RegFile|Mux45~17_combout  & (\RegFile|regs[14][18]~q  & ((readReg2[1]))))

	.dataa(\RegFile|regs[14][18]~q ),
	.datab(\RegFile|Mux45~17_combout ),
	.datac(\RegFile|regs[15][18]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux45~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~18 .lut_mask = 16'hE2CC;
defparam \RegFile|Mux45~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N16
cycloneive_lcell_comb \RegFile|Mux45~10 (
// Equation(s):
// \RegFile|Mux45~10_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & (\RegFile|regs[10][18]~q )) # (!readReg2[1] & ((\RegFile|regs[8][18]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][18]~q ),
	.datad(\RegFile|regs[8][18]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~10 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N28
cycloneive_lcell_comb \RegFile|Mux45~11 (
// Equation(s):
// \RegFile|Mux45~11_combout  = (readReg2[0] & ((\RegFile|Mux45~10_combout  & (\RegFile|regs[11][18]~q )) # (!\RegFile|Mux45~10_combout  & ((\RegFile|regs[9][18]~q ))))) # (!readReg2[0] & (((\RegFile|Mux45~10_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[11][18]~q ),
	.datac(\RegFile|regs[9][18]~q ),
	.datad(\RegFile|Mux45~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~11 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y35_N28
cycloneive_lcell_comb \RegFile|Mux45~19 (
// Equation(s):
// \RegFile|Mux45~19_combout  = (\RegFile|Mux45~16_combout  & ((\RegFile|Mux45~18_combout ) # ((!readReg2[3])))) # (!\RegFile|Mux45~16_combout  & (((\RegFile|Mux45~11_combout  & readReg2[3]))))

	.dataa(\RegFile|Mux45~16_combout ),
	.datab(\RegFile|Mux45~18_combout ),
	.datac(\RegFile|Mux45~11_combout ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux45~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~19 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux45~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N24
cycloneive_lcell_comb \RegFile|Mux45~20 (
// Equation(s):
// \RegFile|Mux45~20_combout  = (readReg2[4] & ((\RegFile|Mux45~9_combout ))) # (!readReg2[4] & (\RegFile|Mux45~19_combout ))

	.dataa(gnd),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux45~19_combout ),
	.datad(\RegFile|Mux45~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux45~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux45~20 .lut_mask = 16'hFC30;
defparam \RegFile|Mux45~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y41_N0
cycloneive_lcell_comb \wrData[18]~18 (
// Equation(s):
// \wrData[18]~18_combout  = (!funct3[2] & (!funct3[0] & (funct3[1] & \RegFile|Mux45~20_combout )))

	.dataa(funct3[2]),
	.datab(funct3[0]),
	.datac(funct3[1]),
	.datad(\RegFile|Mux45~20_combout ),
	.cin(gnd),
	.combout(\wrData[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[18]~18 .lut_mask = 16'h1000;
defparam \wrData[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N0
cycloneive_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = (\S[5]~reg0_q ) # (\RiscRam|altsyncram_component|auto_generated|q_a [22])

	.dataa(gnd),
	.datab(\S[5]~reg0_q ),
	.datac(gnd),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\Selector8~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector8~0 .lut_mask = 16'hFFCC;
defparam \Selector8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N1
dffeas \readReg2[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\readReg1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readReg2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \readReg2[2] .is_wysiwyg = "true";
defparam \readReg2[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N12
cycloneive_lcell_comb \RegFile|Mux60~0 (
// Equation(s):
// \RegFile|Mux60~0_combout  = (readReg2[3] & (((\RegFile|regs[25][3]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[17][3]~q  & ((!readReg2[2]))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[17][3]~q ),
	.datac(\RegFile|regs[25][3]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~0 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y34_N30
cycloneive_lcell_comb \RegFile|Mux60~1 (
// Equation(s):
// \RegFile|Mux60~1_combout  = (readReg2[2] & ((\RegFile|Mux60~0_combout  & (\RegFile|regs[29][3]~q )) # (!\RegFile|Mux60~0_combout  & ((\RegFile|regs[21][3]~q ))))) # (!readReg2[2] & (((\RegFile|Mux60~0_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[29][3]~q ),
	.datac(\RegFile|regs[21][3]~q ),
	.datad(\RegFile|Mux60~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~1 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N0
cycloneive_lcell_comb \RegFile|Mux60~7 (
// Equation(s):
// \RegFile|Mux60~7_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[27][3]~q ))) # (!readReg2[3] & (\RegFile|regs[19][3]~q ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[19][3]~q ),
	.datac(\RegFile|regs[27][3]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~7 .lut_mask = 16'hFA44;
defparam \RegFile|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y35_N18
cycloneive_lcell_comb \RegFile|Mux60~8 (
// Equation(s):
// \RegFile|Mux60~8_combout  = (\RegFile|Mux60~7_combout  & (((\RegFile|regs[31][3]~q )) # (!readReg2[2]))) # (!\RegFile|Mux60~7_combout  & (readReg2[2] & (\RegFile|regs[23][3]~q )))

	.dataa(\RegFile|Mux60~7_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][3]~q ),
	.datad(\RegFile|regs[31][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~8 .lut_mask = 16'hEA62;
defparam \RegFile|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N16
cycloneive_lcell_comb \RegFile|Mux60~4 (
// Equation(s):
// \RegFile|Mux60~4_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[20][3]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[16][3]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[20][3]~q ),
	.datad(\RegFile|regs[16][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~4 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N0
cycloneive_lcell_comb \RegFile|Mux60~5 (
// Equation(s):
// \RegFile|Mux60~5_combout  = (readReg2[3] & ((\RegFile|Mux60~4_combout  & (\RegFile|regs[28][3]~q )) # (!\RegFile|Mux60~4_combout  & ((\RegFile|regs[24][3]~q ))))) # (!readReg2[3] & (((\RegFile|Mux60~4_combout ))))

	.dataa(\RegFile|regs[28][3]~q ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[24][3]~q ),
	.datad(\RegFile|Mux60~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~5 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y35_N30
cycloneive_lcell_comb \RegFile|Mux60~2 (
// Equation(s):
// \RegFile|Mux60~2_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[22][3]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[18][3]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[22][3]~q ),
	.datad(\RegFile|regs[18][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N10
cycloneive_lcell_comb \RegFile|Mux60~3 (
// Equation(s):
// \RegFile|Mux60~3_combout  = (\RegFile|Mux60~2_combout  & ((\RegFile|regs[30][3]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux60~2_combout  & (((\RegFile|regs[26][3]~q  & readReg2[3]))))

	.dataa(\RegFile|Mux60~2_combout ),
	.datab(\RegFile|regs[30][3]~q ),
	.datac(\RegFile|regs[26][3]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~3 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N14
cycloneive_lcell_comb \RegFile|Mux60~6 (
// Equation(s):
// \RegFile|Mux60~6_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|Mux60~3_combout ))) # (!readReg2[1] & (\RegFile|Mux60~5_combout ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|Mux60~5_combout ),
	.datad(\RegFile|Mux60~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~6 .lut_mask = 16'hDC98;
defparam \RegFile|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N28
cycloneive_lcell_comb \RegFile|Mux60~9 (
// Equation(s):
// \RegFile|Mux60~9_combout  = (readReg2[0] & ((\RegFile|Mux60~6_combout  & ((\RegFile|Mux60~8_combout ))) # (!\RegFile|Mux60~6_combout  & (\RegFile|Mux60~1_combout )))) # (!readReg2[0] & (((\RegFile|Mux60~6_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux60~1_combout ),
	.datac(\RegFile|Mux60~8_combout ),
	.datad(\RegFile|Mux60~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~9 .lut_mask = 16'hF588;
defparam \RegFile|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N2
cycloneive_lcell_comb \ALU_in1[3]~34 (
// Equation(s):
// \ALU_in1[3]~34_combout  = (\ALU_in1[3]~33_combout  & (((\RegFile|Mux60~9_combout ) # (!\ALU_in1_con~1_combout )))) # (!\ALU_in1[3]~33_combout  & (\RegFile|Mux60~19_combout  & (\ALU_in1_con~1_combout )))

	.dataa(\RegFile|Mux60~19_combout ),
	.datab(\ALU_in1[3]~33_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\RegFile|Mux60~9_combout ),
	.cin(gnd),
	.combout(\ALU_in1[3]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[3]~34 .lut_mask = 16'hEC2C;
defparam \ALU_in1[3]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N2
cycloneive_lcell_comb \RiscALU|ShiftRight0~45 (
// Equation(s):
// \RiscALU|ShiftRight0~45_combout  = (!\ALU_in1[3]~34_combout  & !\ALU_in1[2]~32_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\ALU_in1[2]~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~45_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~45 .lut_mask = 16'h000F;
defparam \RiscALU|ShiftRight0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N16
cycloneive_lcell_comb \RiscALU|out[2]~56 (
// Equation(s):
// \RiscALU|out[2]~56_combout  = (\RiscALU|ShiftRight0~45_combout  & (!\Decoder2~1_combout  & (!\ALU_in1[4]~4_combout  & \RiscALU|out[3]~55_combout )))

	.dataa(\RiscALU|ShiftRight0~45_combout ),
	.datab(\Decoder2~1_combout ),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\RiscALU|out[3]~55_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[2]~56_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[2]~56 .lut_mask = 16'h0200;
defparam \RiscALU|out[2]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N18
cycloneive_lcell_comb \RiscALU|ShiftRight1~8 (
// Equation(s):
// \RiscALU|ShiftRight1~8_combout  = (\ALU_in1[0]~1_combout  & ((\RegFile|Mux25~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux26~20_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux26~20_combout ),
	.datac(\RegFile|Mux25~20_combout ),
	.datad(\ALU_in1[0]~1_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~8_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~8 .lut_mask = 16'hF0CC;
defparam \RiscALU|ShiftRight1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y45_N0
cycloneive_lcell_comb \RiscALU|ShiftRight1~7 (
// Equation(s):
// \RiscALU|ShiftRight1~7_combout  = (\ALU_in1[0]~1_combout  & ((\RegFile|Mux27~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux28~20_combout ))

	.dataa(\RegFile|Mux28~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RegFile|Mux27~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~7_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~7 .lut_mask = 16'hE2E2;
defparam \RiscALU|ShiftRight1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y46_N2
cycloneive_lcell_comb \RiscALU|out[3]~59 (
// Equation(s):
// \RiscALU|out[3]~59_combout  = (\RiscALU|out[3]~44_combout  & (!\RiscALU|ShiftRight0~45_combout )) # (!\RiscALU|out[3]~44_combout  & ((\RiscALU|ShiftRight0~45_combout  & ((\RiscALU|ShiftRight1~7_combout ))) # (!\RiscALU|ShiftRight0~45_combout  & 
// (\RiscALU|ShiftRight1~38_combout ))))

	.dataa(\RiscALU|out[3]~44_combout ),
	.datab(\RiscALU|ShiftRight0~45_combout ),
	.datac(\RiscALU|ShiftRight1~38_combout ),
	.datad(\RiscALU|ShiftRight1~7_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[3]~59_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~59 .lut_mask = 16'h7632;
defparam \RiscALU|out[3]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N28
cycloneive_lcell_comb \RiscALU|out[3]~60 (
// Equation(s):
// \RiscALU|out[3]~60_combout  = (\RiscALU|out[3]~44_combout  & ((\RiscALU|out[3]~59_combout  & (\RiscALU|ShiftRight0~54_combout )) # (!\RiscALU|out[3]~59_combout  & ((\RiscALU|ShiftRight1~8_combout ))))) # (!\RiscALU|out[3]~44_combout  & 
// (((\RiscALU|out[3]~59_combout ))))

	.dataa(\RiscALU|ShiftRight0~54_combout ),
	.datab(\RiscALU|out[3]~44_combout ),
	.datac(\RiscALU|ShiftRight1~8_combout ),
	.datad(\RiscALU|out[3]~59_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~60 .lut_mask = 16'hBBC0;
defparam \RiscALU|out[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N18
cycloneive_lcell_comb \RiscALU|Equal0~5 (
// Equation(s):
// \RiscALU|Equal0~5_combout  = \RegFile|Mux28~20_combout  $ (((\ALU_in1_con~1_combout  & (\RegFile|Mux60~20_combout )) # (!\ALU_in1_con~1_combout  & ((readReg2[3])))))

	.dataa(\RegFile|Mux60~20_combout ),
	.datab(\ALU_in1_con~1_combout ),
	.datac(readReg2[3]),
	.datad(\RegFile|Mux28~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~5 .lut_mask = 16'h47B8;
defparam \RiscALU|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N22
cycloneive_lcell_comb \RiscALU|out[3]~61 (
// Equation(s):
// \RiscALU|out[3]~61_combout  = (\RiscALU|out[3]~48_combout  & (((\RiscALU|out[3]~47_combout )))) # (!\RiscALU|out[3]~48_combout  & ((\RiscALU|out[3]~47_combout  & (\RiscALU|out[3]~60_combout )) # (!\RiscALU|out[3]~47_combout  & ((\RiscALU|Equal0~5_combout 
// )))))

	.dataa(\RiscALU|out[3]~48_combout ),
	.datab(\RiscALU|out[3]~60_combout ),
	.datac(\RiscALU|Equal0~5_combout ),
	.datad(\RiscALU|out[3]~47_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~61 .lut_mask = 16'hEE50;
defparam \RiscALU|out[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N8
cycloneive_lcell_comb \RiscALU|out[3]~62 (
// Equation(s):
// \RiscALU|out[3]~62_combout  = (\RiscALU|out[3]~48_combout  & ((\RiscALU|out[3]~61_combout  & ((\RiscALU|ShiftRight1~42_combout ))) # (!\RiscALU|out[3]~61_combout  & (\RiscALU|ShiftRight0~53_combout )))) # (!\RiscALU|out[3]~48_combout  & 
// (((\RiscALU|out[3]~61_combout ))))

	.dataa(\RiscALU|out[3]~48_combout ),
	.datab(\RiscALU|ShiftRight0~53_combout ),
	.datac(\RiscALU|out[3]~61_combout ),
	.datad(\RiscALU|ShiftRight1~42_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[3]~62_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~62 .lut_mask = 16'hF858;
defparam \RiscALU|out[3]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N10
cycloneive_lcell_comb \RiscALU|out[3]~63 (
// Equation(s):
// \RiscALU|out[3]~63_combout  = (funct3[1] & (((\RiscALU|out[3]~51_combout )))) # (!funct3[1] & ((\RiscALU|out[3]~51_combout  & (\RiscALU|out[3]~62_combout )) # (!\RiscALU|out[3]~51_combout  & ((\RiscALU|Add0~12_combout )))))

	.dataa(\RiscALU|out[3]~62_combout ),
	.datab(\RiscALU|Add0~12_combout ),
	.datac(funct3[1]),
	.datad(\RiscALU|out[3]~51_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[3]~63_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~63 .lut_mask = 16'hFA0C;
defparam \RiscALU|out[3]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y43_N4
cycloneive_lcell_comb \RiscALU|out[3]~64 (
// Equation(s):
// \RiscALU|out[3]~64_combout  = (\RiscALU|out[3]~63_combout  & (((\ALU_in1[3]~34_combout  & \RegFile|Mux28~20_combout )) # (!\RiscALU|out[3]~53_combout ))) # (!\RiscALU|out[3]~63_combout  & (\RiscALU|out[3]~53_combout  & ((\ALU_in1[3]~34_combout ) # 
// (\RegFile|Mux28~20_combout ))))

	.dataa(\RiscALU|out[3]~63_combout ),
	.datab(\RiscALU|out[3]~53_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\RegFile|Mux28~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[3]~64_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~64 .lut_mask = 16'hE662;
defparam \RiscALU|out[3]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N28
cycloneive_lcell_comb \RiscALU|out[3]~65 (
// Equation(s):
// \RiscALU|out[3]~65_combout  = (\RiscALU|out[2]~56_combout  & ((\RiscALU|ShiftLeft0~9_combout ) # ((\RiscALU|out[2]~57_combout  & \RiscALU|out[3]~64_combout )))) # (!\RiscALU|out[2]~56_combout  & (((\RiscALU|out[2]~57_combout  & \RiscALU|out[3]~64_combout 
// ))))

	.dataa(\RiscALU|out[2]~56_combout ),
	.datab(\RiscALU|ShiftLeft0~9_combout ),
	.datac(\RiscALU|out[2]~57_combout ),
	.datad(\RiscALU|out[3]~64_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[3]~65_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[3]~65 .lut_mask = 16'hF888;
defparam \RiscALU|out[3]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N29
dffeas \ins[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [3]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ins[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ins[3]~reg0 .is_wysiwyg = "true";
defparam \ins[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N4
cycloneive_lcell_comb \writeData~18 (
// Equation(s):
// \writeData~18_combout  = (\writeData~8_combout  & ((\writeData~7_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [3])) # (!\writeData~7_combout  & ((\ins[3]~reg0_q ))))) # (!\writeData~8_combout  & (((!\writeData~7_combout ))))

	.dataa(\RiscRam|altsyncram_component|auto_generated|q_a [3]),
	.datab(\writeData~8_combout ),
	.datac(\writeData~7_combout ),
	.datad(\ins[3]~reg0_q ),
	.cin(gnd),
	.combout(\writeData~18_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~18 .lut_mask = 16'h8F83;
defparam \writeData~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N22
cycloneive_lcell_comb \writeData~19 (
// Equation(s):
// \writeData~19_combout  = (\writeData~18_combout  & (((\Add3~6_combout ) # (!\WideOr21~3_combout )))) # (!\writeData~18_combout  & (\PC[3]~reg0_q  & ((\WideOr21~3_combout ))))

	.dataa(\PC[3]~reg0_q ),
	.datab(\Add3~6_combout ),
	.datac(\writeData~18_combout ),
	.datad(\WideOr21~3_combout ),
	.cin(gnd),
	.combout(\writeData~19_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~19 .lut_mask = 16'hCAF0;
defparam \writeData~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N20
cycloneive_lcell_comb \writeData~20 (
// Equation(s):
// \writeData~20_combout  = (\WideOr22~3_combout  & ((\writeData~19_combout ))) # (!\WideOr22~3_combout  & (\RiscALU|out[3]~65_combout ))

	.dataa(gnd),
	.datab(\RiscALU|out[3]~65_combout ),
	.datac(\WideOr22~3_combout ),
	.datad(\writeData~19_combout ),
	.cin(gnd),
	.combout(\writeData~20_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~20 .lut_mask = 16'hFC0C;
defparam \writeData~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y38_N23
dffeas \RegFile|regs[7][3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[7][3] .is_wysiwyg = "true";
defparam \RegFile|regs[7][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y38_N24
cycloneive_lcell_comb \RegFile|Mux60~10 (
// Equation(s):
// \RegFile|Mux60~10_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[5][3]~q )) # (!readReg2[0] & ((\RegFile|regs[4][3]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][3]~q ),
	.datad(\RegFile|regs[4][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~10 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N12
cycloneive_lcell_comb \RegFile|Mux60~11 (
// Equation(s):
// \RegFile|Mux60~11_combout  = (readReg2[1] & ((\RegFile|Mux60~10_combout  & (\RegFile|regs[7][3]~q )) # (!\RegFile|Mux60~10_combout  & ((\RegFile|regs[6][3]~q ))))) # (!readReg2[1] & (((\RegFile|Mux60~10_combout ))))

	.dataa(\RegFile|regs[7][3]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[6][3]~q ),
	.datad(\RegFile|Mux60~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N20
cycloneive_lcell_comb \RegFile|Mux60~17 (
// Equation(s):
// \RegFile|Mux60~17_combout  = (readReg2[1] & (((readReg2[0])))) # (!readReg2[1] & ((readReg2[0] & ((\RegFile|regs[13][3]~q ))) # (!readReg2[0] & (\RegFile|regs[12][3]~q ))))

	.dataa(\RegFile|regs[12][3]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][3]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~17 .lut_mask = 16'hFC22;
defparam \RegFile|Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N20
cycloneive_lcell_comb \RegFile|Mux60~18 (
// Equation(s):
// \RegFile|Mux60~18_combout  = (\RegFile|Mux60~17_combout  & (((\RegFile|regs[15][3]~q )) # (!readReg2[1]))) # (!\RegFile|Mux60~17_combout  & (readReg2[1] & ((\RegFile|regs[14][3]~q ))))

	.dataa(\RegFile|Mux60~17_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[15][3]~q ),
	.datad(\RegFile|regs[14][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux60~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~18 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux60~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y37_N24
cycloneive_lcell_comb \RegFile|Mux60~14 (
// Equation(s):
// \RegFile|Mux60~14_combout  = (readReg2[0] & ((readReg2[1] & ((\RegFile|regs[3][3]~q ))) # (!readReg2[1] & (\RegFile|regs[1][3]~q ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[1][3]~q ),
	.datac(\RegFile|regs[3][3]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~14 .lut_mask = 16'hE400;
defparam \RegFile|Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N30
cycloneive_lcell_comb \RegFile|Mux60~15 (
// Equation(s):
// \RegFile|Mux60~15_combout  = (\RegFile|Mux60~14_combout ) # ((readReg2[1] & (!readReg2[0] & \RegFile|regs[2][3]~q )))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux60~14_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|regs[2][3]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~15 .lut_mask = 16'hCECC;
defparam \RegFile|Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N24
cycloneive_lcell_comb \RegFile|Mux60~12 (
// Equation(s):
// \RegFile|Mux60~12_combout  = (readReg2[1] & (((\RegFile|regs[10][3]~q ) # (readReg2[0])))) # (!readReg2[1] & (\RegFile|regs[8][3]~q  & ((!readReg2[0]))))

	.dataa(\RegFile|regs[8][3]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][3]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~12 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y39_N24
cycloneive_lcell_comb \RegFile|Mux60~13 (
// Equation(s):
// \RegFile|Mux60~13_combout  = (readReg2[0] & ((\RegFile|Mux60~12_combout  & (\RegFile|regs[11][3]~q )) # (!\RegFile|Mux60~12_combout  & ((\RegFile|regs[9][3]~q ))))) # (!readReg2[0] & (((\RegFile|Mux60~12_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[11][3]~q ),
	.datac(\RegFile|regs[9][3]~q ),
	.datad(\RegFile|Mux60~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~13 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N24
cycloneive_lcell_comb \RegFile|Mux60~16 (
// Equation(s):
// \RegFile|Mux60~16_combout  = (readReg2[3] & (((readReg2[2]) # (\RegFile|Mux60~13_combout )))) # (!readReg2[3] & (\RegFile|Mux60~15_combout  & (!readReg2[2])))

	.dataa(\RegFile|Mux60~15_combout ),
	.datab(readReg2[3]),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux60~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~16 .lut_mask = 16'hCEC2;
defparam \RegFile|Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N26
cycloneive_lcell_comb \RegFile|Mux60~19 (
// Equation(s):
// \RegFile|Mux60~19_combout  = (readReg2[2] & ((\RegFile|Mux60~16_combout  & ((\RegFile|Mux60~18_combout ))) # (!\RegFile|Mux60~16_combout  & (\RegFile|Mux60~11_combout )))) # (!readReg2[2] & (((\RegFile|Mux60~16_combout ))))

	.dataa(\RegFile|Mux60~11_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|Mux60~18_combout ),
	.datad(\RegFile|Mux60~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux60~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~19 .lut_mask = 16'hF388;
defparam \RegFile|Mux60~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N12
cycloneive_lcell_comb \RegFile|Mux60~20 (
// Equation(s):
// \RegFile|Mux60~20_combout  = (readReg2[4] & ((\RegFile|Mux60~9_combout ))) # (!readReg2[4] & (\RegFile|Mux60~19_combout ))

	.dataa(readReg2[4]),
	.datab(gnd),
	.datac(\RegFile|Mux60~19_combout ),
	.datad(\RegFile|Mux60~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux60~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux60~20 .lut_mask = 16'hFA50;
defparam \RegFile|Mux60~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N30
cycloneive_lcell_comb \wrData[3]~3 (
// Equation(s):
// \wrData[3]~3_combout  = (\RegFile|Mux60~20_combout  & (!funct3[2] & ((!funct3[1]) # (!funct3[0]))))

	.dataa(funct3[0]),
	.datab(\RegFile|Mux60~20_combout ),
	.datac(funct3[1]),
	.datad(funct3[2]),
	.cin(gnd),
	.combout(\wrData[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[3]~3 .lut_mask = 16'h004C;
defparam \wrData[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N29
dffeas \writeReg[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [11]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeReg[4]),
	.prn(vcc));
// synopsys translate_off
defparam \writeReg[4] .is_wysiwyg = "true";
defparam \writeReg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y38_N16
cycloneive_lcell_comb \RegFile|Decoder0~22 (
// Equation(s):
// \RegFile|Decoder0~22_combout  = (!writeReg[4] & (writeReg[3] & (writeReg[1] & \WideOr18~3_combout )))

	.dataa(writeReg[4]),
	.datab(writeReg[3]),
	.datac(writeReg[1]),
	.datad(\WideOr18~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~22 .lut_mask = 16'h4000;
defparam \RegFile|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N22
cycloneive_lcell_comb \RegFile|Decoder0~34 (
// Equation(s):
// \RegFile|Decoder0~34_combout  = (!writeReg[0] & (writeReg[2] & \RegFile|Decoder0~22_combout ))

	.dataa(writeReg[0]),
	.datab(writeReg[2]),
	.datac(gnd),
	.datad(\RegFile|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~34 .lut_mask = 16'h4400;
defparam \RegFile|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y38_N27
dffeas \RegFile|regs[14][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][17] .is_wysiwyg = "true";
defparam \RegFile|regs[14][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N0
cycloneive_lcell_comb \RegFile|Mux46~17 (
// Equation(s):
// \RegFile|Mux46~17_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[13][17]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[12][17]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][17]~q ),
	.datad(\RegFile|regs[12][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~17 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N24
cycloneive_lcell_comb \RegFile|Mux46~18 (
// Equation(s):
// \RegFile|Mux46~18_combout  = (\RegFile|Mux46~17_combout  & ((\RegFile|regs[15][17]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux46~17_combout  & (((\RegFile|regs[14][17]~q  & readReg2[1]))))

	.dataa(\RegFile|regs[15][17]~q ),
	.datab(\RegFile|regs[14][17]~q ),
	.datac(\RegFile|Mux46~17_combout ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux46~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~18 .lut_mask = 16'hACF0;
defparam \RegFile|Mux46~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N12
cycloneive_lcell_comb \RegFile|Mux46~12 (
// Equation(s):
// \RegFile|Mux46~12_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|regs[10][17]~q ))) # (!readReg2[1] & (\RegFile|regs[8][17]~q ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[8][17]~q ),
	.datac(\RegFile|regs[10][17]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~12 .lut_mask = 16'hFA44;
defparam \RegFile|Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N16
cycloneive_lcell_comb \RegFile|Mux46~13 (
// Equation(s):
// \RegFile|Mux46~13_combout  = (\RegFile|Mux46~12_combout  & (((\RegFile|regs[11][17]~q )) # (!readReg2[0]))) # (!\RegFile|Mux46~12_combout  & (readReg2[0] & (\RegFile|regs[9][17]~q )))

	.dataa(\RegFile|Mux46~12_combout ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][17]~q ),
	.datad(\RegFile|regs[11][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~13 .lut_mask = 16'hEA62;
defparam \RegFile|Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N12
cycloneive_lcell_comb \RegFile|Mux46~14 (
// Equation(s):
// \RegFile|Mux46~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][17]~q )) # (!readReg2[1] & ((\RegFile|regs[1][17]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[3][17]~q ),
	.datad(\RegFile|regs[1][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~14 .lut_mask = 16'hA280;
defparam \RegFile|Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y36_N2
cycloneive_lcell_comb \RegFile|Mux46~15 (
// Equation(s):
// \RegFile|Mux46~15_combout  = (\RegFile|Mux46~14_combout ) # ((\RegFile|regs[2][17]~q  & (readReg2[1] & !readReg2[0])))

	.dataa(\RegFile|regs[2][17]~q ),
	.datab(\RegFile|Mux46~14_combout ),
	.datac(readReg2[1]),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~15 .lut_mask = 16'hCCEC;
defparam \RegFile|Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N14
cycloneive_lcell_comb \RegFile|Mux46~16 (
// Equation(s):
// \RegFile|Mux46~16_combout  = (readReg2[3] & ((\RegFile|Mux46~13_combout ) # ((readReg2[2])))) # (!readReg2[3] & (((\RegFile|Mux46~15_combout  & !readReg2[2]))))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux46~13_combout ),
	.datac(\RegFile|Mux46~15_combout ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~16 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N0
cycloneive_lcell_comb \RegFile|Mux46~10 (
// Equation(s):
// \RegFile|Mux46~10_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[5][17]~q )) # (!readReg2[0] & ((\RegFile|regs[4][17]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][17]~q ),
	.datad(\RegFile|regs[4][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~10 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N0
cycloneive_lcell_comb \RegFile|Mux46~11 (
// Equation(s):
// \RegFile|Mux46~11_combout  = (readReg2[1] & ((\RegFile|Mux46~10_combout  & ((\RegFile|regs[7][17]~q ))) # (!\RegFile|Mux46~10_combout  & (\RegFile|regs[6][17]~q )))) # (!readReg2[1] & (\RegFile|Mux46~10_combout ))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux46~10_combout ),
	.datac(\RegFile|regs[6][17]~q ),
	.datad(\RegFile|regs[7][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~11 .lut_mask = 16'hEC64;
defparam \RegFile|Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N0
cycloneive_lcell_comb \RegFile|Mux46~19 (
// Equation(s):
// \RegFile|Mux46~19_combout  = (readReg2[2] & ((\RegFile|Mux46~16_combout  & (\RegFile|Mux46~18_combout )) # (!\RegFile|Mux46~16_combout  & ((\RegFile|Mux46~11_combout ))))) # (!readReg2[2] & (((\RegFile|Mux46~16_combout ))))

	.dataa(\RegFile|Mux46~18_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|Mux46~16_combout ),
	.datad(\RegFile|Mux46~11_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux46~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~19 .lut_mask = 16'hBCB0;
defparam \RegFile|Mux46~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N14
cycloneive_lcell_comb \ALU_in1[17]~16 (
// Equation(s):
// \ALU_in1[17]~16_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & ((\RegFile|Mux46~9_combout ))) # (!readReg2[4] & (\RegFile|Mux46~19_combout ))))

	.dataa(readReg2[4]),
	.datab(\RegFile|Mux46~19_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\RegFile|Mux46~9_combout ),
	.cin(gnd),
	.combout(\ALU_in1[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[17]~16 .lut_mask = 16'hE040;
defparam \ALU_in1[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y43_N4
cycloneive_lcell_comb \RiscALU|a~13 (
// Equation(s):
// \RiscALU|a~13_combout  = (opcode[5] & (\ALU_in1[17]~16_combout )) # (!opcode[5] & ((\ALU_in1[11]~10_combout )))

	.dataa(gnd),
	.datab(\ALU_in1[17]~16_combout ),
	.datac(opcode[5]),
	.datad(\ALU_in1[11]~10_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~13_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~13 .lut_mask = 16'hCFC0;
defparam \RiscALU|a~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N2
cycloneive_lcell_comb \RiscALU|ShiftRight0~43 (
// Equation(s):
// \RiscALU|ShiftRight0~43_combout  = (\ALU_in1[3]~34_combout  & ((\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight0~42_combout )) # (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~38_combout )))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftRight0~42_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftRight0~38_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~43_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~43 .lut_mask = 16'h8A80;
defparam \RiscALU|ShiftRight0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N4
cycloneive_lcell_comb \RiscALU|ShiftRight0~44 (
// Equation(s):
// \RiscALU|ShiftRight0~44_combout  = (\RiscALU|ShiftRight0~43_combout ) # ((\RiscALU|ShiftRight0~41_combout  & !\ALU_in1[3]~34_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight0~41_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\RiscALU|ShiftRight0~43_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~44_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~44 .lut_mask = 16'hFF0C;
defparam \RiscALU|ShiftRight0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N2
cycloneive_lcell_comb \RiscALU|out~153 (
// Equation(s):
// \RiscALU|out~153_combout  = \RegFile|Mux14~20_combout  $ (((opcode[5] & (\ALU_in1[17]~16_combout )) # (!opcode[5] & ((\ALU_in1[11]~10_combout )))))

	.dataa(opcode[5]),
	.datab(\ALU_in1[17]~16_combout ),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\RegFile|Mux14~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~153_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~153 .lut_mask = 16'h27D8;
defparam \RiscALU|out~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N20
cycloneive_lcell_comb \RiscALU|out[17]~156 (
// Equation(s):
// \RiscALU|out[17]~156_combout  = (\RiscALU|out[22]~154_combout  & ((\RiscALU|out[22]~155_combout  & (\RiscALU|ShiftRight0~44_combout )) # (!\RiscALU|out[22]~155_combout  & ((\RiscALU|out~153_combout ))))) # (!\RiscALU|out[22]~154_combout  & 
// (((!\RiscALU|out[22]~155_combout ))))

	.dataa(\RiscALU|out[22]~154_combout ),
	.datab(\RiscALU|ShiftRight0~44_combout ),
	.datac(\RiscALU|out[22]~155_combout ),
	.datad(\RiscALU|out~153_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[17]~156_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[17]~156 .lut_mask = 16'h8F85;
defparam \RiscALU|out[17]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N2
cycloneive_lcell_comb \RiscALU|ShiftRight1~17 (
// Equation(s):
// \RiscALU|ShiftRight1~17_combout  = (\ALU_in1[3]~34_combout  & (\RiscALU|ShiftRight1~14_combout )) # (!\ALU_in1[3]~34_combout  & ((\RiscALU|ShiftRight0~41_combout )))

	.dataa(\RiscALU|ShiftRight1~14_combout ),
	.datab(\RiscALU|ShiftRight0~41_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight1~17_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight1~17 .lut_mask = 16'hACAC;
defparam \RiscALU|ShiftRight1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N30
cycloneive_lcell_comb \RiscALU|out[17]~157 (
// Equation(s):
// \RiscALU|out[17]~157_combout  = (\RiscALU|out[22]~152_combout  & ((\RiscALU|out[17]~156_combout  & ((\RiscALU|ShiftRight1~17_combout ))) # (!\RiscALU|out[17]~156_combout  & (\RegFile|Mux0~20_combout )))) # (!\RiscALU|out[22]~152_combout  & 
// (\RiscALU|out[17]~156_combout ))

	.dataa(\RiscALU|out[22]~152_combout ),
	.datab(\RiscALU|out[17]~156_combout ),
	.datac(\RegFile|Mux0~20_combout ),
	.datad(\RiscALU|ShiftRight1~17_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[17]~157_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[17]~157 .lut_mask = 16'hEC64;
defparam \RiscALU|out[17]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N12
cycloneive_lcell_comb \RiscALU|ShiftLeft0~97 (
// Equation(s):
// \RiscALU|ShiftLeft0~97_combout  = (!\ALU_in1[3]~34_combout  & (\RiscALU|ShiftLeft0~5_combout  & (!\ALU_in1[1]~3_combout  & !\ALU_in1[2]~32_combout )))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftLeft0~5_combout ),
	.datac(\ALU_in1[1]~3_combout ),
	.datad(\ALU_in1[2]~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~97_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~97 .lut_mask = 16'h0004;
defparam \RiscALU|ShiftLeft0~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N14
cycloneive_lcell_comb \RiscALU|out[17]~150 (
// Equation(s):
// \RiscALU|out[17]~150_combout  = (\RiscALU|Mux30~5_combout  & (((!\RiscALU|out[22]~149_combout  & \RiscALU|ShiftLeft0~65_combout )))) # (!\RiscALU|Mux30~5_combout  & ((\RiscALU|Add0~54_combout ) # ((\RiscALU|out[22]~149_combout ))))

	.dataa(\RiscALU|Mux30~5_combout ),
	.datab(\RiscALU|Add0~54_combout ),
	.datac(\RiscALU|out[22]~149_combout ),
	.datad(\RiscALU|ShiftLeft0~65_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[17]~150_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[17]~150 .lut_mask = 16'h5E54;
defparam \RiscALU|out[17]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N24
cycloneive_lcell_comb \RiscALU|out[17]~151 (
// Equation(s):
// \RiscALU|out[17]~151_combout  = (\RiscALU|out[17]~150_combout  & ((\RiscALU|ShiftLeft0~97_combout ) # ((!\RiscALU|out[22]~149_combout )))) # (!\RiscALU|out[17]~150_combout  & (((\RiscALU|out[22]~149_combout  & \RiscALU|ShiftLeft0~32_combout ))))

	.dataa(\RiscALU|ShiftLeft0~97_combout ),
	.datab(\RiscALU|out[17]~150_combout ),
	.datac(\RiscALU|out[22]~149_combout ),
	.datad(\RiscALU|ShiftLeft0~32_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[17]~151_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[17]~151 .lut_mask = 16'hBC8C;
defparam \RiscALU|out[17]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N0
cycloneive_lcell_comb \RiscALU|out[17]~158 (
// Equation(s):
// \RiscALU|out[17]~158_combout  = (\RiscALU|out[3]~51_combout  & ((\RiscALU|out[17]~157_combout ) # ((funct3[1])))) # (!\RiscALU|out[3]~51_combout  & (((\RiscALU|out[17]~151_combout  & !funct3[1]))))

	.dataa(\RiscALU|out[17]~157_combout ),
	.datab(\RiscALU|out[3]~51_combout ),
	.datac(\RiscALU|out[17]~151_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|out[17]~158_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[17]~158 .lut_mask = 16'hCCB8;
defparam \RiscALU|out[17]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N20
cycloneive_lcell_comb \RiscALU|out[17]~159 (
// Equation(s):
// \RiscALU|out[17]~159_combout  = (\RiscALU|out[3]~53_combout  & ((\RiscALU|a~13_combout  & ((\RegFile|Mux14~20_combout ) # (!\RiscALU|out[17]~158_combout ))) # (!\RiscALU|a~13_combout  & (!\RiscALU|out[17]~158_combout  & \RegFile|Mux14~20_combout )))) # 
// (!\RiscALU|out[3]~53_combout  & (((\RiscALU|out[17]~158_combout ))))

	.dataa(\RiscALU|a~13_combout ),
	.datab(\RiscALU|out[3]~53_combout ),
	.datac(\RiscALU|out[17]~158_combout ),
	.datad(\RegFile|Mux14~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[17]~159_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[17]~159 .lut_mask = 16'hBC38;
defparam \RiscALU|out[17]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N24
cycloneive_lcell_comb \RiscALU|out[17]~266 (
// Equation(s):
// \RiscALU|out[17]~266_combout  = (\RiscALU|out[17]~159_combout  & (((\S[5]~reg0_q ) # (!\Decoder2~0_combout )) # (!\S[4]~reg0_q )))

	.dataa(\S[4]~reg0_q ),
	.datab(\Decoder2~0_combout ),
	.datac(\RiscALU|out[17]~159_combout ),
	.datad(\S[5]~reg0_q ),
	.cin(gnd),
	.combout(\RiscALU|out[17]~266_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[17]~266 .lut_mask = 16'hF070;
defparam \RiscALU|out[17]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N6
cycloneive_lcell_comb \update~38 (
// Equation(s):
// \update~38_combout  = (\PCcon~3_combout  & ((\Decoder4~4_combout  & (\RiscALU|out[17]~266_combout )) # (!\Decoder4~4_combout  & ((readReg1[2])))))

	.dataa(\RiscALU|out[17]~266_combout ),
	.datab(readReg1[2]),
	.datac(\PCcon~3_combout ),
	.datad(\Decoder4~4_combout ),
	.cin(gnd),
	.combout(\update~38_combout ),
	.cout());
// synopsys translate_off
defparam \update~38 .lut_mask = 16'hA0C0;
defparam \update~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N0
cycloneive_lcell_comb \update~39 (
// Equation(s):
// \update~39_combout  = (\update~38_combout ) # ((\ins[31]~reg0_q  & (!\PCcon~3_combout  & !\update~7_combout )))

	.dataa(\update~38_combout ),
	.datab(\ins[31]~reg0_q ),
	.datac(\PCcon~3_combout ),
	.datad(\update~7_combout ),
	.cin(gnd),
	.combout(\update~39_combout ),
	.cout());
// synopsys translate_off
defparam \update~39 .lut_mask = 16'hAAAE;
defparam \update~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N3
dffeas \PC[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[17]~66_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[17]~reg0 .is_wysiwyg = "true";
defparam \PC[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N12
cycloneive_lcell_comb \writeData~83 (
// Equation(s):
// \writeData~83_combout  = (\writeData~70_combout  & ((\writeData~82_combout  & (readReg1[2])) # (!\writeData~82_combout  & ((\RiscRam|altsyncram_component|auto_generated|q_a [17]))))) # (!\writeData~70_combout  & (((\writeData~82_combout ))))

	.dataa(\writeData~70_combout ),
	.datab(readReg1[2]),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [17]),
	.datad(\writeData~82_combout ),
	.cin(gnd),
	.combout(\writeData~83_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~83 .lut_mask = 16'hDDA0;
defparam \writeData~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N14
cycloneive_lcell_comb \writeData~84 (
// Equation(s):
// \writeData~84_combout  = (\writeData~74_combout  & ((\RiscALU|out[17]~266_combout ) # ((!\writeData~75_combout )))) # (!\writeData~74_combout  & (((\writeData~75_combout  & \writeData~83_combout ))))

	.dataa(\writeData~74_combout ),
	.datab(\RiscALU|out[17]~266_combout ),
	.datac(\writeData~75_combout ),
	.datad(\writeData~83_combout ),
	.cin(gnd),
	.combout(\writeData~84_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~84 .lut_mask = 16'hDA8A;
defparam \writeData~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N26
cycloneive_lcell_comb \writeData~85 (
// Equation(s):
// \writeData~85_combout  = (\writeData~84_combout  & ((\Add3~34_combout ) # ((\writeData~137_combout )))) # (!\writeData~84_combout  & (((!\writeData~137_combout  & \Add4~10_combout ))))

	.dataa(\Add3~34_combout ),
	.datab(\writeData~84_combout ),
	.datac(\writeData~137_combout ),
	.datad(\Add4~10_combout ),
	.cin(gnd),
	.combout(\writeData~85_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~85 .lut_mask = 16'hCBC8;
defparam \writeData~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X56_Y32_N11
dffeas \RegFile|regs[16][17] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~85_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][17] .is_wysiwyg = "true";
defparam \RegFile|regs[16][17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y32_N16
cycloneive_lcell_comb \RegFile|Mux46~4 (
// Equation(s):
// \RegFile|Mux46~4_combout  = (readReg2[2] & (((\RegFile|regs[20][17]~q ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|regs[16][17]~q  & ((!readReg2[3]))))

	.dataa(\RegFile|regs[16][17]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][17]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~4 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N10
cycloneive_lcell_comb \RegFile|Mux46~5 (
// Equation(s):
// \RegFile|Mux46~5_combout  = (readReg2[3] & ((\RegFile|Mux46~4_combout  & ((\RegFile|regs[28][17]~q ))) # (!\RegFile|Mux46~4_combout  & (\RegFile|regs[24][17]~q )))) # (!readReg2[3] & (\RegFile|Mux46~4_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux46~4_combout ),
	.datac(\RegFile|regs[24][17]~q ),
	.datad(\RegFile|regs[28][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~5 .lut_mask = 16'hEC64;
defparam \RegFile|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N10
cycloneive_lcell_comb \RegFile|Mux46~2 (
// Equation(s):
// \RegFile|Mux46~2_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[22][17]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[18][17]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[22][17]~q ),
	.datad(\RegFile|regs[18][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N18
cycloneive_lcell_comb \RegFile|Mux46~3 (
// Equation(s):
// \RegFile|Mux46~3_combout  = (\RegFile|Mux46~2_combout  & ((\RegFile|regs[30][17]~q ) # ((!readReg2[3])))) # (!\RegFile|Mux46~2_combout  & (((\RegFile|regs[26][17]~q  & readReg2[3]))))

	.dataa(\RegFile|Mux46~2_combout ),
	.datab(\RegFile|regs[30][17]~q ),
	.datac(\RegFile|regs[26][17]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~3 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N20
cycloneive_lcell_comb \RegFile|Mux46~6 (
// Equation(s):
// \RegFile|Mux46~6_combout  = (readReg2[1] & (((readReg2[0]) # (\RegFile|Mux46~3_combout )))) # (!readReg2[1] & (\RegFile|Mux46~5_combout  & (!readReg2[0])))

	.dataa(\RegFile|Mux46~5_combout ),
	.datab(readReg2[1]),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux46~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~6 .lut_mask = 16'hCEC2;
defparam \RegFile|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N16
cycloneive_lcell_comb \RegFile|Mux46~7 (
// Equation(s):
// \RegFile|Mux46~7_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[27][17]~q ))) # (!readReg2[3] & (\RegFile|regs[19][17]~q ))))

	.dataa(\RegFile|regs[19][17]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[27][17]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~7 .lut_mask = 16'hFC22;
defparam \RegFile|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N0
cycloneive_lcell_comb \RegFile|Mux46~8 (
// Equation(s):
// \RegFile|Mux46~8_combout  = (readReg2[2] & ((\RegFile|Mux46~7_combout  & (\RegFile|regs[31][17]~q )) # (!\RegFile|Mux46~7_combout  & ((\RegFile|regs[23][17]~q ))))) # (!readReg2[2] & (((\RegFile|Mux46~7_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[31][17]~q ),
	.datac(\RegFile|regs[23][17]~q ),
	.datad(\RegFile|Mux46~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~8 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y35_N8
cycloneive_lcell_comb \RegFile|Mux46~0 (
// Equation(s):
// \RegFile|Mux46~0_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[25][17]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[17][17]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[25][17]~q ),
	.datad(\RegFile|regs[17][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~0 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y36_N0
cycloneive_lcell_comb \RegFile|Mux46~1 (
// Equation(s):
// \RegFile|Mux46~1_combout  = (readReg2[2] & ((\RegFile|Mux46~0_combout  & ((\RegFile|regs[29][17]~q ))) # (!\RegFile|Mux46~0_combout  & (\RegFile|regs[21][17]~q )))) # (!readReg2[2] & (\RegFile|Mux46~0_combout ))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux46~0_combout ),
	.datac(\RegFile|regs[21][17]~q ),
	.datad(\RegFile|regs[29][17]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~1 .lut_mask = 16'hEC64;
defparam \RegFile|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y33_N14
cycloneive_lcell_comb \RegFile|Mux46~9 (
// Equation(s):
// \RegFile|Mux46~9_combout  = (readReg2[0] & ((\RegFile|Mux46~6_combout  & (\RegFile|Mux46~8_combout )) # (!\RegFile|Mux46~6_combout  & ((\RegFile|Mux46~1_combout ))))) # (!readReg2[0] & (\RegFile|Mux46~6_combout ))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux46~6_combout ),
	.datac(\RegFile|Mux46~8_combout ),
	.datad(\RegFile|Mux46~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~9 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N16
cycloneive_lcell_comb \RegFile|Mux46~20 (
// Equation(s):
// \RegFile|Mux46~20_combout  = (readReg2[4] & (\RegFile|Mux46~9_combout )) # (!readReg2[4] & ((\RegFile|Mux46~19_combout )))

	.dataa(\RegFile|Mux46~9_combout ),
	.datab(gnd),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux46~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux46~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux46~20 .lut_mask = 16'hAFA0;
defparam \RegFile|Mux46~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N20
cycloneive_lcell_comb \wrData[17]~17 (
// Equation(s):
// \wrData[17]~17_combout  = (!funct3[2] & (\RegFile|Mux46~20_combout  & (funct3[1] & !funct3[0])))

	.dataa(funct3[2]),
	.datab(\RegFile|Mux46~20_combout ),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[17]~17 .lut_mask = 16'h0040;
defparam \wrData[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N15
dffeas \ins[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [31]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ins[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ins[31]~reg0 .is_wysiwyg = "true";
defparam \ins[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N0
cycloneive_lcell_comb \RiscALU|a~14 (
// Equation(s):
// \RiscALU|a~14_combout  = (opcode[5] & (\ALU_in1[16]~15_combout )) # (!opcode[5] & ((\ALU_in1[11]~10_combout )))

	.dataa(gnd),
	.datab(\ALU_in1[16]~15_combout ),
	.datac(opcode[5]),
	.datad(\ALU_in1[11]~10_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~14_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~14 .lut_mask = 16'hCFC0;
defparam \RiscALU|a~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N10
cycloneive_lcell_comb \RiscALU|Mux15~5 (
// Equation(s):
// \RiscALU|Mux15~5_combout  = (funct3[0] & (((funct3[1])))) # (!funct3[0] & ((\RegFile|Mux15~20_combout  & ((funct3[1]) # (!\RiscALU|a~14_combout ))) # (!\RegFile|Mux15~20_combout  & (\RiscALU|a~14_combout ))))

	.dataa(\RegFile|Mux15~20_combout ),
	.datab(\RiscALU|a~14_combout ),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux15~5 .lut_mask = 16'hF0E6;
defparam \RiscALU|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N28
cycloneive_lcell_comb \RiscALU|out~148 (
// Equation(s):
// \RiscALU|out~148_combout  = (\RegFile|Mux15~20_combout  & ((opcode[5] & (\ALU_in1[16]~15_combout )) # (!opcode[5] & ((\ALU_in1[11]~10_combout )))))

	.dataa(\RegFile|Mux15~20_combout ),
	.datab(\ALU_in1[16]~15_combout ),
	.datac(opcode[5]),
	.datad(\ALU_in1[11]~10_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~148_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~148 .lut_mask = 16'h8A80;
defparam \RiscALU|out~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N18
cycloneive_lcell_comb \RiscALU|ShiftRight0~22 (
// Equation(s):
// \RiscALU|ShiftRight0~22_combout  = (\ALU_in1[3]~34_combout  & ((\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~18_combout ))) # (!\ALU_in1[2]~32_combout  & (\RiscALU|ShiftRight0~21_combout ))))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(\RiscALU|ShiftRight0~21_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\RiscALU|ShiftRight0~18_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~22_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~22 .lut_mask = 16'hE040;
defparam \RiscALU|ShiftRight0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y47_N30
cycloneive_lcell_comb \RiscALU|ShiftRight0~30 (
// Equation(s):
// \RiscALU|ShiftRight0~30_combout  = (\RiscALU|ShiftRight0~22_combout ) # ((!\ALU_in1[3]~34_combout  & \RiscALU|ShiftRight0~29_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight0~22_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\RiscALU|ShiftRight0~29_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~30_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~30 .lut_mask = 16'hCFCC;
defparam \RiscALU|ShiftRight0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N8
cycloneive_lcell_comb \RiscALU|out~147 (
// Equation(s):
// \RiscALU|out~147_combout  = (\ALU_in1[4]~4_combout  & (\RegFile|Mux0~20_combout  & ((\upperBit~q )))) # (!\ALU_in1[4]~4_combout  & (((\RiscALU|ShiftRight0~30_combout ))))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\RiscALU|ShiftRight0~30_combout ),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\upperBit~q ),
	.cin(gnd),
	.combout(\RiscALU|out~147_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~147 .lut_mask = 16'hAC0C;
defparam \RiscALU|out~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N6
cycloneive_lcell_comb \RiscALU|Mux15~6 (
// Equation(s):
// \RiscALU|Mux15~6_combout  = (\RiscALU|Mux15~5_combout  & ((\RiscALU|out~148_combout ) # ((!funct3[0])))) # (!\RiscALU|Mux15~5_combout  & (((\RiscALU|out~147_combout  & funct3[0]))))

	.dataa(\RiscALU|Mux15~5_combout ),
	.datab(\RiscALU|out~148_combout ),
	.datac(\RiscALU|out~147_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux15~6 .lut_mask = 16'hD8AA;
defparam \RiscALU|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N22
cycloneive_lcell_comb \RiscALU|Mux15~3 (
// Equation(s):
// \RiscALU|Mux15~3_combout  = (\ALU_in1[4]~4_combout  & (\RiscALU|ShiftRight0~32_combout  & \RegFile|Mux31~20_combout ))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|ShiftRight0~32_combout ),
	.datac(\RegFile|Mux31~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\RiscALU|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux15~3 .lut_mask = 16'h8080;
defparam \RiscALU|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y45_N18
cycloneive_lcell_comb \RiscALU|Mux15~2 (
// Equation(s):
// \RiscALU|Mux15~2_combout  = (!\ALU_in1[4]~4_combout  & ((\ALU_in1[3]~34_combout  & ((\RiscALU|Mux15~1_combout ))) # (!\ALU_in1[3]~34_combout  & (\RiscALU|ShiftLeft0~62_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|ShiftLeft0~62_combout ),
	.datac(\RiscALU|Mux15~1_combout ),
	.datad(\ALU_in1[3]~34_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux15~2 .lut_mask = 16'h5044;
defparam \RiscALU|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N2
cycloneive_lcell_comb \RiscALU|Mux15~4 (
// Equation(s):
// \RiscALU|Mux15~4_combout  = (funct3[0] & ((\RiscALU|Mux15~3_combout ) # ((\RiscALU|Mux15~2_combout )))) # (!funct3[0] & (((\RiscALU|Add0~51_combout ))))

	.dataa(\RiscALU|Mux15~3_combout ),
	.datab(\RiscALU|Add0~51_combout ),
	.datac(\RiscALU|Mux15~2_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux15~4 .lut_mask = 16'hFACC;
defparam \RiscALU|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N24
cycloneive_lcell_comb \RiscALU|Mux15~7 (
// Equation(s):
// \RiscALU|Mux15~7_combout  = (\RiscALU|Mux15~6_combout  & ((\RiscALU|Mux30~3_combout ) # ((\RiscALU|Mux15~0_combout  & \RiscALU|Mux15~4_combout )))) # (!\RiscALU|Mux15~6_combout  & (\RiscALU|Mux15~0_combout  & (\RiscALU|Mux15~4_combout )))

	.dataa(\RiscALU|Mux15~6_combout ),
	.datab(\RiscALU|Mux15~0_combout ),
	.datac(\RiscALU|Mux15~4_combout ),
	.datad(\RiscALU|Mux30~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux15~7 .lut_mask = 16'hEAC0;
defparam \RiscALU|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N22
cycloneive_lcell_comb \update~36 (
// Equation(s):
// \update~36_combout  = (\PCcon~3_combout  & ((\Decoder4~4_combout  & (\RiscALU|Mux15~7_combout )) # (!\Decoder4~4_combout  & ((readReg1[1])))))

	.dataa(\RiscALU|Mux15~7_combout ),
	.datab(\PCcon~3_combout ),
	.datac(readReg1[1]),
	.datad(\Decoder4~4_combout ),
	.cin(gnd),
	.combout(\update~36_combout ),
	.cout());
// synopsys translate_off
defparam \update~36 .lut_mask = 16'h88C0;
defparam \update~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N24
cycloneive_lcell_comb \update~37 (
// Equation(s):
// \update~37_combout  = (\update~36_combout ) # ((\ins[31]~reg0_q  & (!\PCcon~3_combout  & !\update~7_combout )))

	.dataa(\ins[31]~reg0_q ),
	.datab(\PCcon~3_combout ),
	.datac(\update~36_combout ),
	.datad(\update~7_combout ),
	.cin(gnd),
	.combout(\update~37_combout ),
	.cout());
// synopsys translate_off
defparam \update~37 .lut_mask = 16'hF0F2;
defparam \update~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y45_N1
dffeas \PC[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[16]~64_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[16]~reg0 .is_wysiwyg = "true";
defparam \PC[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N26
cycloneive_lcell_comb \writeData~78 (
// Equation(s):
// \writeData~78_combout  = (\writeData~71_combout  & (((\writeData~70_combout )))) # (!\writeData~71_combout  & ((\writeData~70_combout  & ((\RiscRam|altsyncram_component|auto_generated|q_a [16]))) # (!\writeData~70_combout  & 
// (\RiscRam|altsyncram_component|auto_generated|q_a [7]))))

	.dataa(\writeData~71_combout ),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.datac(\writeData~70_combout ),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\writeData~78_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~78 .lut_mask = 16'hF4A4;
defparam \writeData~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N28
cycloneive_lcell_comb \writeData~79 (
// Equation(s):
// \writeData~79_combout  = (\writeData~71_combout  & ((\writeData~78_combout  & ((readReg1[1]))) # (!\writeData~78_combout  & (\Mux0~0_combout )))) # (!\writeData~71_combout  & (((\writeData~78_combout ))))

	.dataa(\writeData~71_combout ),
	.datab(\Mux0~0_combout ),
	.datac(readReg1[1]),
	.datad(\writeData~78_combout ),
	.cin(gnd),
	.combout(\writeData~79_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~79 .lut_mask = 16'hF588;
defparam \writeData~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N0
cycloneive_lcell_comb \writeData~80 (
// Equation(s):
// \writeData~80_combout  = (\writeData~75_combout  & ((\writeData~74_combout  & (\RiscALU|Mux15~7_combout )) # (!\writeData~74_combout  & ((\writeData~79_combout ))))) # (!\writeData~75_combout  & (\writeData~74_combout ))

	.dataa(\writeData~75_combout ),
	.datab(\writeData~74_combout ),
	.datac(\RiscALU|Mux15~7_combout ),
	.datad(\writeData~79_combout ),
	.cin(gnd),
	.combout(\writeData~80_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~80 .lut_mask = 16'hE6C4;
defparam \writeData~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y41_N16
cycloneive_lcell_comb \writeData~81 (
// Equation(s):
// \writeData~81_combout  = (\writeData~137_combout  & (((\writeData~80_combout )))) # (!\writeData~137_combout  & ((\writeData~80_combout  & ((\Add3~32_combout ))) # (!\writeData~80_combout  & (\Add4~8_combout ))))

	.dataa(\Add4~8_combout ),
	.datab(\Add3~32_combout ),
	.datac(\writeData~137_combout ),
	.datad(\writeData~80_combout ),
	.cin(gnd),
	.combout(\writeData~81_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~81 .lut_mask = 16'hFC0A;
defparam \writeData~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y39_N23
dffeas \RegFile|regs[11][16] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~81_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~25_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[11][16] .is_wysiwyg = "true";
defparam \RegFile|regs[11][16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N8
cycloneive_lcell_comb \RegFile|Mux47~10 (
// Equation(s):
// \RegFile|Mux47~10_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & (\RegFile|regs[10][16]~q )) # (!readReg2[1] & ((\RegFile|regs[8][16]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][16]~q ),
	.datad(\RegFile|regs[8][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~10 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N28
cycloneive_lcell_comb \RegFile|Mux47~11 (
// Equation(s):
// \RegFile|Mux47~11_combout  = (readReg2[0] & ((\RegFile|Mux47~10_combout  & (\RegFile|regs[11][16]~q )) # (!\RegFile|Mux47~10_combout  & ((\RegFile|regs[9][16]~q ))))) # (!readReg2[0] & (((\RegFile|Mux47~10_combout ))))

	.dataa(\RegFile|regs[11][16]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][16]~q ),
	.datad(\RegFile|Mux47~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N28
cycloneive_lcell_comb \RegFile|Mux47~17 (
// Equation(s):
// \RegFile|Mux47~17_combout  = (readReg2[0] & (((\RegFile|regs[13][16]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[12][16]~q  & ((!readReg2[1]))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[12][16]~q ),
	.datac(\RegFile|regs[13][16]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~17 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N26
cycloneive_lcell_comb \RegFile|Mux47~18 (
// Equation(s):
// \RegFile|Mux47~18_combout  = (\RegFile|Mux47~17_combout  & (((\RegFile|regs[15][16]~q )) # (!readReg2[1]))) # (!\RegFile|Mux47~17_combout  & (readReg2[1] & (\RegFile|regs[14][16]~q )))

	.dataa(\RegFile|Mux47~17_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[14][16]~q ),
	.datad(\RegFile|regs[15][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~18 .lut_mask = 16'hEA62;
defparam \RegFile|Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N28
cycloneive_lcell_comb \RegFile|Mux47~12 (
// Equation(s):
// \RegFile|Mux47~12_combout  = (readReg2[0] & (((\RegFile|regs[5][16]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[4][16]~q  & ((!readReg2[1]))))

	.dataa(\RegFile|regs[4][16]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][16]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~12 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N12
cycloneive_lcell_comb \RegFile|Mux47~13 (
// Equation(s):
// \RegFile|Mux47~13_combout  = (\RegFile|Mux47~12_combout  & ((\RegFile|regs[7][16]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux47~12_combout  & (((\RegFile|regs[6][16]~q  & readReg2[1]))))

	.dataa(\RegFile|regs[7][16]~q ),
	.datab(\RegFile|Mux47~12_combout ),
	.datac(\RegFile|regs[6][16]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~13 .lut_mask = 16'hB8CC;
defparam \RegFile|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y39_N8
cycloneive_lcell_comb \RegFile|Mux47~14 (
// Equation(s):
// \RegFile|Mux47~14_combout  = (readReg2[0] & ((readReg2[1] & (\RegFile|regs[3][16]~q )) # (!readReg2[1] & ((\RegFile|regs[1][16]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[3][16]~q ),
	.datad(\RegFile|regs[1][16]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~14 .lut_mask = 16'hA280;
defparam \RegFile|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y38_N16
cycloneive_lcell_comb \RegFile|Mux47~15 (
// Equation(s):
// \RegFile|Mux47~15_combout  = (\RegFile|Mux47~14_combout ) # ((readReg2[1] & (\RegFile|regs[2][16]~q  & !readReg2[0])))

	.dataa(\RegFile|Mux47~14_combout ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[2][16]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~15 .lut_mask = 16'hAAEA;
defparam \RegFile|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N0
cycloneive_lcell_comb \RegFile|Mux47~16 (
// Equation(s):
// \RegFile|Mux47~16_combout  = (readReg2[3] & (((readReg2[2])))) # (!readReg2[3] & ((readReg2[2] & (\RegFile|Mux47~13_combout )) # (!readReg2[2] & ((\RegFile|Mux47~15_combout )))))

	.dataa(\RegFile|Mux47~13_combout ),
	.datab(readReg2[3]),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux47~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~16 .lut_mask = 16'hE3E0;
defparam \RegFile|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y38_N12
cycloneive_lcell_comb \RegFile|Mux47~19 (
// Equation(s):
// \RegFile|Mux47~19_combout  = (readReg2[3] & ((\RegFile|Mux47~16_combout  & ((\RegFile|Mux47~18_combout ))) # (!\RegFile|Mux47~16_combout  & (\RegFile|Mux47~11_combout )))) # (!readReg2[3] & (((\RegFile|Mux47~16_combout ))))

	.dataa(\RegFile|Mux47~11_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux47~18_combout ),
	.datad(\RegFile|Mux47~16_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~19 .lut_mask = 16'hF388;
defparam \RegFile|Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N6
cycloneive_lcell_comb \RegFile|Mux47~20 (
// Equation(s):
// \RegFile|Mux47~20_combout  = (readReg2[4] & ((\RegFile|Mux47~9_combout ))) # (!readReg2[4] & (\RegFile|Mux47~19_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux47~19_combout ),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux47~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux47~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux47~20 .lut_mask = 16'hFC0C;
defparam \RegFile|Mux47~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N2
cycloneive_lcell_comb \wrData[16]~16 (
// Equation(s):
// \wrData[16]~16_combout  = (\RegFile|Mux47~20_combout  & (!funct3[2] & (funct3[1] & !funct3[0])))

	.dataa(\RegFile|Mux47~20_combout ),
	.datab(funct3[2]),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[16]~16 .lut_mask = 16'h0020;
defparam \wrData[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N10
cycloneive_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = (\S[5]~reg0_q ) # (\RiscRam|altsyncram_component|auto_generated|q_a [23])

	.dataa(\S[5]~reg0_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\Selector7~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector7~0 .lut_mask = 16'hFFAA;
defparam \Selector7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N11
dffeas \readReg2[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\readReg1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readReg2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \readReg2[3] .is_wysiwyg = "true";
defparam \readReg2[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N20
cycloneive_lcell_comb \RegFile|Mux61~0 (
// Equation(s):
// \RegFile|Mux61~0_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[21][2]~q )) # (!readReg2[2] & ((\RegFile|regs[17][2]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][2]~q ),
	.datad(\RegFile|regs[17][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~0 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N2
cycloneive_lcell_comb \RegFile|Mux61~1 (
// Equation(s):
// \RegFile|Mux61~1_combout  = (readReg2[3] & ((\RegFile|Mux61~0_combout  & (\RegFile|regs[29][2]~q )) # (!\RegFile|Mux61~0_combout  & ((\RegFile|regs[25][2]~q ))))) # (!readReg2[3] & (((\RegFile|Mux61~0_combout ))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[29][2]~q ),
	.datac(\RegFile|regs[25][2]~q ),
	.datad(\RegFile|Mux61~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~1 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y33_N16
cycloneive_lcell_comb \RegFile|Mux61~7 (
// Equation(s):
// \RegFile|Mux61~7_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[23][2]~q )) # (!readReg2[2] & ((\RegFile|regs[19][2]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][2]~q ),
	.datad(\RegFile|regs[19][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~7 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y34_N30
cycloneive_lcell_comb \RegFile|Mux61~8 (
// Equation(s):
// \RegFile|Mux61~8_combout  = (\RegFile|Mux61~7_combout  & (((\RegFile|regs[31][2]~q )) # (!readReg2[3]))) # (!\RegFile|Mux61~7_combout  & (readReg2[3] & (\RegFile|regs[27][2]~q )))

	.dataa(\RegFile|Mux61~7_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[27][2]~q ),
	.datad(\RegFile|regs[31][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~8 .lut_mask = 16'hEA62;
defparam \RegFile|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N8
cycloneive_lcell_comb \RegFile|Mux61~2 (
// Equation(s):
// \RegFile|Mux61~2_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[26][2]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[18][2]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[26][2]~q ),
	.datad(\RegFile|regs[18][2]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N0
cycloneive_lcell_comb \RegFile|Mux61~3 (
// Equation(s):
// \RegFile|Mux61~3_combout  = (readReg2[2] & ((\RegFile|Mux61~2_combout  & (\RegFile|regs[30][2]~q )) # (!\RegFile|Mux61~2_combout  & ((\RegFile|regs[22][2]~q ))))) # (!readReg2[2] & (((\RegFile|Mux61~2_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[30][2]~q ),
	.datac(\RegFile|regs[22][2]~q ),
	.datad(\RegFile|Mux61~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~3 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N28
cycloneive_lcell_comb \RegFile|Mux61~4 (
// Equation(s):
// \RegFile|Mux61~4_combout  = (readReg2[3] & (((\RegFile|regs[24][2]~q ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|regs[16][2]~q  & ((!readReg2[2]))))

	.dataa(readReg2[3]),
	.datab(\RegFile|regs[16][2]~q ),
	.datac(\RegFile|regs[24][2]~q ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~4 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N12
cycloneive_lcell_comb \RegFile|Mux61~5 (
// Equation(s):
// \RegFile|Mux61~5_combout  = (readReg2[2] & ((\RegFile|Mux61~4_combout  & (\RegFile|regs[28][2]~q )) # (!\RegFile|Mux61~4_combout  & ((\RegFile|regs[20][2]~q ))))) # (!readReg2[2] & (((\RegFile|Mux61~4_combout ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[28][2]~q ),
	.datac(\RegFile|regs[20][2]~q ),
	.datad(\RegFile|Mux61~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~5 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N8
cycloneive_lcell_comb \RegFile|Mux61~6 (
// Equation(s):
// \RegFile|Mux61~6_combout  = (readReg2[0] & (((readReg2[1])))) # (!readReg2[0] & ((readReg2[1] & (\RegFile|Mux61~3_combout )) # (!readReg2[1] & ((\RegFile|Mux61~5_combout )))))

	.dataa(\RegFile|Mux61~3_combout ),
	.datab(readReg2[0]),
	.datac(readReg2[1]),
	.datad(\RegFile|Mux61~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~6 .lut_mask = 16'hE3E0;
defparam \RegFile|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N18
cycloneive_lcell_comb \RegFile|Mux61~9 (
// Equation(s):
// \RegFile|Mux61~9_combout  = (\RegFile|Mux61~6_combout  & (((\RegFile|Mux61~8_combout ) # (!readReg2[0])))) # (!\RegFile|Mux61~6_combout  & (\RegFile|Mux61~1_combout  & ((readReg2[0]))))

	.dataa(\RegFile|Mux61~1_combout ),
	.datab(\RegFile|Mux61~8_combout ),
	.datac(\RegFile|Mux61~6_combout ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~9 .lut_mask = 16'hCAF0;
defparam \RegFile|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y45_N26
cycloneive_lcell_comb \RegFile|Mux61~20 (
// Equation(s):
// \RegFile|Mux61~20_combout  = (readReg2[4] & (\RegFile|Mux61~9_combout )) # (!readReg2[4] & ((\RegFile|Mux61~19_combout )))

	.dataa(gnd),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux61~9_combout ),
	.datad(\RegFile|Mux61~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux61~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux61~20 .lut_mask = 16'hF3C0;
defparam \RegFile|Mux61~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N8
cycloneive_lcell_comb \wrData[2]~2 (
// Equation(s):
// \wrData[2]~2_combout  = (\RegFile|Mux61~20_combout  & (!funct3[2] & ((!funct3[1]) # (!funct3[0]))))

	.dataa(\RegFile|Mux61~20_combout ),
	.datab(funct3[2]),
	.datac(funct3[0]),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\wrData[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[2]~2 .lut_mask = 16'h0222;
defparam \wrData[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N17
dffeas \writeReg[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeReg[0]),
	.prn(vcc));
// synopsys translate_off
defparam \writeReg[0] .is_wysiwyg = "true";
defparam \writeReg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N18
cycloneive_lcell_comb \RegFile|Decoder0~37 (
// Equation(s):
// \RegFile|Decoder0~37_combout  = (writeReg[0] & (writeReg[2] & \RegFile|Decoder0~22_combout ))

	.dataa(gnd),
	.datab(writeReg[0]),
	.datac(writeReg[2]),
	.datad(\RegFile|Decoder0~22_combout ),
	.cin(gnd),
	.combout(\RegFile|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Decoder0~37 .lut_mask = 16'hC000;
defparam \RegFile|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y43_N9
dffeas \RegFile|regs[15][1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|regs[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\RegFile|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[15][1] .is_wysiwyg = "true";
defparam \RegFile|regs[15][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N12
cycloneive_lcell_comb \RegFile|Mux62~17 (
// Equation(s):
// \RegFile|Mux62~17_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[13][1]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[12][1]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[13][1]~q ),
	.datad(\RegFile|regs[12][1]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~17 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y40_N4
cycloneive_lcell_comb \RegFile|Mux62~18 (
// Equation(s):
// \RegFile|Mux62~18_combout  = (readReg2[1] & ((\RegFile|Mux62~17_combout  & (\RegFile|regs[15][1]~q )) # (!\RegFile|Mux62~17_combout  & ((\RegFile|regs[14][1]~q ))))) # (!readReg2[1] & (((\RegFile|Mux62~17_combout ))))

	.dataa(\RegFile|regs[15][1]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|Mux62~17_combout ),
	.datad(\RegFile|regs[14][1]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux62~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~18 .lut_mask = 16'hBCB0;
defparam \RegFile|Mux62~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N12
cycloneive_lcell_comb \RegFile|Mux62~14 (
// Equation(s):
// \RegFile|Mux62~14_combout  = (readReg2[0] & ((readReg2[1] & ((\RegFile|regs[3][1]~q ))) # (!readReg2[1] & (\RegFile|regs[1][1]~q ))))

	.dataa(\RegFile|regs[1][1]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[3][1]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~14 .lut_mask = 16'hE200;
defparam \RegFile|Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N30
cycloneive_lcell_comb \RegFile|Mux62~15 (
// Equation(s):
// \RegFile|Mux62~15_combout  = (\RegFile|Mux62~14_combout ) # ((!readReg2[0] & (readReg2[1] & \RegFile|regs[2][1]~q )))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux62~14_combout ),
	.datac(readReg2[1]),
	.datad(\RegFile|regs[2][1]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~15 .lut_mask = 16'hDCCC;
defparam \RegFile|Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N4
cycloneive_lcell_comb \RegFile|Mux62~12 (
// Equation(s):
// \RegFile|Mux62~12_combout  = (readReg2[1] & ((readReg2[0]) # ((\RegFile|regs[10][1]~q )))) # (!readReg2[1] & (!readReg2[0] & ((\RegFile|regs[8][1]~q ))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[10][1]~q ),
	.datad(\RegFile|regs[8][1]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~12 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N12
cycloneive_lcell_comb \RegFile|Mux62~13 (
// Equation(s):
// \RegFile|Mux62~13_combout  = (readReg2[0] & ((\RegFile|Mux62~12_combout  & (\RegFile|regs[11][1]~q )) # (!\RegFile|Mux62~12_combout  & ((\RegFile|regs[9][1]~q ))))) # (!readReg2[0] & (((\RegFile|Mux62~12_combout ))))

	.dataa(\RegFile|regs[11][1]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][1]~q ),
	.datad(\RegFile|Mux62~12_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~13 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N16
cycloneive_lcell_comb \RegFile|Mux62~16 (
// Equation(s):
// \RegFile|Mux62~16_combout  = (readReg2[3] & (((\RegFile|Mux62~13_combout ) # (readReg2[2])))) # (!readReg2[3] & (\RegFile|Mux62~15_combout  & ((!readReg2[2]))))

	.dataa(\RegFile|Mux62~15_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux62~13_combout ),
	.datad(readReg2[2]),
	.cin(gnd),
	.combout(\RegFile|Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~16 .lut_mask = 16'hCCE2;
defparam \RegFile|Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y37_N24
cycloneive_lcell_comb \RegFile|Mux62~10 (
// Equation(s):
// \RegFile|Mux62~10_combout  = (readReg2[0] & ((readReg2[1]) # ((\RegFile|regs[5][1]~q )))) # (!readReg2[0] & (!readReg2[1] & ((\RegFile|regs[4][1]~q ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[5][1]~q ),
	.datad(\RegFile|regs[4][1]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~10 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N28
cycloneive_lcell_comb \RegFile|Mux62~11 (
// Equation(s):
// \RegFile|Mux62~11_combout  = (readReg2[1] & ((\RegFile|Mux62~10_combout  & (\RegFile|regs[7][1]~q )) # (!\RegFile|Mux62~10_combout  & ((\RegFile|regs[6][1]~q ))))) # (!readReg2[1] & (((\RegFile|Mux62~10_combout ))))

	.dataa(\RegFile|regs[7][1]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[6][1]~q ),
	.datad(\RegFile|Mux62~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y38_N26
cycloneive_lcell_comb \RegFile|Mux62~19 (
// Equation(s):
// \RegFile|Mux62~19_combout  = (\RegFile|Mux62~16_combout  & ((\RegFile|Mux62~18_combout ) # ((!readReg2[2])))) # (!\RegFile|Mux62~16_combout  & (((readReg2[2] & \RegFile|Mux62~11_combout ))))

	.dataa(\RegFile|Mux62~18_combout ),
	.datab(\RegFile|Mux62~16_combout ),
	.datac(readReg2[2]),
	.datad(\RegFile|Mux62~11_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux62~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~19 .lut_mask = 16'hBC8C;
defparam \RegFile|Mux62~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y42_N2
cycloneive_lcell_comb \RegFile|Mux62~20 (
// Equation(s):
// \RegFile|Mux62~20_combout  = (readReg2[4] & ((\RegFile|Mux62~9_combout ))) # (!readReg2[4] & (\RegFile|Mux62~19_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux62~19_combout ),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux62~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux62~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux62~20 .lut_mask = 16'hFC0C;
defparam \RegFile|Mux62~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y44_N8
cycloneive_lcell_comb \wrData[1]~1 (
// Equation(s):
// \wrData[1]~1_combout  = (!funct3[2] & (\RegFile|Mux62~20_combout  & ((!funct3[0]) # (!funct3[1]))))

	.dataa(funct3[1]),
	.datab(funct3[2]),
	.datac(\RegFile|Mux62~20_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[1]~1 .lut_mask = 16'h1030;
defparam \wrData[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N19
dffeas \funct3[1] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [13]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(funct3[1]),
	.prn(vcc));
// synopsys translate_off
defparam \funct3[1] .is_wysiwyg = "true";
defparam \funct3[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N28
cycloneive_lcell_comb \RegFile|Mux48~20 (
// Equation(s):
// \RegFile|Mux48~20_combout  = (readReg2[4] & ((\RegFile|Mux48~9_combout ))) # (!readReg2[4] & (\RegFile|Mux48~19_combout ))

	.dataa(\RegFile|Mux48~19_combout ),
	.datab(gnd),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux48~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux48~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux48~20 .lut_mask = 16'hFA0A;
defparam \RegFile|Mux48~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y40_N2
cycloneive_lcell_comb \wrData[15]~15 (
// Equation(s):
// \wrData[15]~15_combout  = (!funct3[2] & (\RegFile|Mux48~20_combout  & (funct3[0] $ (funct3[1]))))

	.dataa(funct3[0]),
	.datab(funct3[2]),
	.datac(funct3[1]),
	.datad(\RegFile|Mux48~20_combout ),
	.cin(gnd),
	.combout(\wrData[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[15]~15 .lut_mask = 16'h1200;
defparam \wrData[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y44_N13
dffeas \ins[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [27]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ins[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ins[27]~reg0 .is_wysiwyg = "true";
defparam \ins[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N12
cycloneive_lcell_comb \Add1~16 (
// Equation(s):
// \Add1~16_combout  = (\ins~0_combout  & ((\WideOr26~0_combout  & ((readReg2[4]))) # (!\WideOr26~0_combout  & (writeReg[4])))) # (!\ins~0_combout  & (((writeReg[4]))))

	.dataa(\ins~0_combout ),
	.datab(\WideOr26~0_combout ),
	.datac(writeReg[4]),
	.datad(readReg2[4]),
	.cin(gnd),
	.combout(\Add1~16_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~16 .lut_mask = 16'hF870;
defparam \Add1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N24
cycloneive_lcell_comb \Add1~8 (
// Equation(s):
// \Add1~8_combout  = (\ins~0_combout  & ((\WideOr26~0_combout  & (readReg2[2])) # (!\WideOr26~0_combout  & ((writeReg[2]))))) # (!\ins~0_combout  & (((writeReg[2]))))

	.dataa(readReg2[2]),
	.datab(writeReg[2]),
	.datac(\ins~0_combout ),
	.datad(\WideOr26~0_combout ),
	.cin(gnd),
	.combout(\Add1~8_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~8 .lut_mask = 16'hACCC;
defparam \Add1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N30
cycloneive_lcell_comb \Add1~4 (
// Equation(s):
// \Add1~4_combout  = (\ins~0_combout  & ((\WideOr26~0_combout  & (readReg2[1])) # (!\WideOr26~0_combout  & ((writeReg[1]))))) # (!\ins~0_combout  & (((writeReg[1]))))

	.dataa(\ins~0_combout ),
	.datab(readReg2[1]),
	.datac(writeReg[1]),
	.datad(\WideOr26~0_combout ),
	.cin(gnd),
	.combout(\Add1~4_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~4 .lut_mask = 16'hD8F0;
defparam \Add1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N10
cycloneive_lcell_comb \Add1~0 (
// Equation(s):
// \Add1~0_combout  = (\ins~0_combout  & ((\WideOr26~0_combout  & (readReg2[0])) # (!\WideOr26~0_combout  & ((writeReg[0]))))) # (!\ins~0_combout  & (((writeReg[0]))))

	.dataa(\ins~0_combout ),
	.datab(\WideOr26~0_combout ),
	.datac(readReg2[0]),
	.datad(writeReg[0]),
	.cin(gnd),
	.combout(\Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~0 .lut_mask = 16'hF780;
defparam \Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N16
cycloneive_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_combout  = (\RegFile|Mux31~20_combout  & (\Add1~0_combout  $ (VCC))) # (!\RegFile|Mux31~20_combout  & (\Add1~0_combout  & VCC))
// \Add1~2  = CARRY((\RegFile|Mux31~20_combout  & \Add1~0_combout ))

	.dataa(\RegFile|Mux31~20_combout ),
	.datab(\Add1~0_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add1~1_combout ),
	.cout(\Add1~2 ));
// synopsys translate_off
defparam \Add1~1 .lut_mask = 16'h6688;
defparam \Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N18
cycloneive_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_combout  = (\Add1~4_combout  & ((\RegFile|Mux30~20_combout  & (\Add1~2  & VCC)) # (!\RegFile|Mux30~20_combout  & (!\Add1~2 )))) # (!\Add1~4_combout  & ((\RegFile|Mux30~20_combout  & (!\Add1~2 )) # (!\RegFile|Mux30~20_combout  & ((\Add1~2 ) # 
// (GND)))))
// \Add1~6  = CARRY((\Add1~4_combout  & (!\RegFile|Mux30~20_combout  & !\Add1~2 )) # (!\Add1~4_combout  & ((!\Add1~2 ) # (!\RegFile|Mux30~20_combout ))))

	.dataa(\Add1~4_combout ),
	.datab(\RegFile|Mux30~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~2 ),
	.combout(\Add1~5_combout ),
	.cout(\Add1~6 ));
// synopsys translate_off
defparam \Add1~5 .lut_mask = 16'h9617;
defparam \Add1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N20
cycloneive_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_combout  = ((\RegFile|Mux29~20_combout  $ (\Add1~8_combout  $ (!\Add1~6 )))) # (GND)
// \Add1~10  = CARRY((\RegFile|Mux29~20_combout  & ((\Add1~8_combout ) # (!\Add1~6 ))) # (!\RegFile|Mux29~20_combout  & (\Add1~8_combout  & !\Add1~6 )))

	.dataa(\RegFile|Mux29~20_combout ),
	.datab(\Add1~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~6 ),
	.combout(\Add1~9_combout ),
	.cout(\Add1~10 ));
// synopsys translate_off
defparam \Add1~9 .lut_mask = 16'h698E;
defparam \Add1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N22
cycloneive_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_combout  = (\Add1~12_combout  & ((\RegFile|Mux28~20_combout  & (\Add1~10  & VCC)) # (!\RegFile|Mux28~20_combout  & (!\Add1~10 )))) # (!\Add1~12_combout  & ((\RegFile|Mux28~20_combout  & (!\Add1~10 )) # (!\RegFile|Mux28~20_combout  & ((\Add1~10 ) 
// # (GND)))))
// \Add1~14  = CARRY((\Add1~12_combout  & (!\RegFile|Mux28~20_combout  & !\Add1~10 )) # (!\Add1~12_combout  & ((!\Add1~10 ) # (!\RegFile|Mux28~20_combout ))))

	.dataa(\Add1~12_combout ),
	.datab(\RegFile|Mux28~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~10 ),
	.combout(\Add1~13_combout ),
	.cout(\Add1~14 ));
// synopsys translate_off
defparam \Add1~13 .lut_mask = 16'h9617;
defparam \Add1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N24
cycloneive_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_combout  = ((\RegFile|Mux27~20_combout  $ (\Add1~16_combout  $ (!\Add1~14 )))) # (GND)
// \Add1~18  = CARRY((\RegFile|Mux27~20_combout  & ((\Add1~16_combout ) # (!\Add1~14 ))) # (!\RegFile|Mux27~20_combout  & (\Add1~16_combout  & !\Add1~14 )))

	.dataa(\RegFile|Mux27~20_combout ),
	.datab(\Add1~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~14 ),
	.combout(\Add1~17_combout ),
	.cout(\Add1~18 ));
// synopsys translate_off
defparam \Add1~17 .lut_mask = 16'h698E;
defparam \Add1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N26
cycloneive_lcell_comb \Add1~20 (
// Equation(s):
// \Add1~20_combout  = (\RegFile|Mux26~20_combout  & ((\ins[25]~reg0_q  & (\Add1~18  & VCC)) # (!\ins[25]~reg0_q  & (!\Add1~18 )))) # (!\RegFile|Mux26~20_combout  & ((\ins[25]~reg0_q  & (!\Add1~18 )) # (!\ins[25]~reg0_q  & ((\Add1~18 ) # (GND)))))
// \Add1~21  = CARRY((\RegFile|Mux26~20_combout  & (!\ins[25]~reg0_q  & !\Add1~18 )) # (!\RegFile|Mux26~20_combout  & ((!\Add1~18 ) # (!\ins[25]~reg0_q ))))

	.dataa(\RegFile|Mux26~20_combout ),
	.datab(\ins[25]~reg0_q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~18 ),
	.combout(\Add1~20_combout ),
	.cout(\Add1~21 ));
// synopsys translate_off
defparam \Add1~20 .lut_mask = 16'h9617;
defparam \Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N28
cycloneive_lcell_comb \Add1~23 (
// Equation(s):
// \Add1~23_combout  = ((\ins[26]~reg0_q  $ (\RegFile|Mux25~20_combout  $ (!\Add1~21 )))) # (GND)
// \Add1~24  = CARRY((\ins[26]~reg0_q  & ((\RegFile|Mux25~20_combout ) # (!\Add1~21 ))) # (!\ins[26]~reg0_q  & (\RegFile|Mux25~20_combout  & !\Add1~21 )))

	.dataa(\ins[26]~reg0_q ),
	.datab(\RegFile|Mux25~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add1~21 ),
	.combout(\Add1~23_combout ),
	.cout(\Add1~24 ));
// synopsys translate_off
defparam \Add1~23 .lut_mask = 16'h698E;
defparam \Add1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N30
cycloneive_lcell_comb \Add1~26 (
// Equation(s):
// \Add1~26_combout  = \ins[27]~reg0_q  $ (\RegFile|Mux24~20_combout  $ (\Add1~24 ))

	.dataa(\ins[27]~reg0_q ),
	.datab(\RegFile|Mux24~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\Add1~24 ),
	.combout(\Add1~26_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~26 .lut_mask = 16'h9696;
defparam \Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N6
cycloneive_lcell_comb \Add1~28 (
// Equation(s):
// \Add1~28_combout  = (\WideOr19~0_combout  & (\Add1~26_combout )) # (!\WideOr19~0_combout  & ((\PC[7]~reg0_q )))

	.dataa(\Add1~26_combout ),
	.datab(gnd),
	.datac(\PC[7]~reg0_q ),
	.datad(\WideOr19~0_combout ),
	.cin(gnd),
	.combout(\Add1~28_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~28 .lut_mask = 16'hAAF0;
defparam \Add1~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y44_N20
cycloneive_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = (\S[5]~reg0_q ) # (\RiscRam|altsyncram_component|auto_generated|q_a [17])

	.dataa(\S[5]~reg0_q ),
	.datab(gnd),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [17]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector13~0 .lut_mask = 16'hFAFA;
defparam \Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N21
dffeas \readReg1[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\readReg1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readReg1[2]),
	.prn(vcc));
// synopsys translate_off
defparam \readReg1[2] .is_wysiwyg = "true";
defparam \readReg1[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y33_N30
cycloneive_lcell_comb \RegFile|Mux18~7 (
// Equation(s):
// \RegFile|Mux18~7_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[27][13]~q ))) # (!readReg1[3] & (\RegFile|regs[19][13]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[19][13]~q ),
	.datad(\RegFile|regs[27][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~7 .lut_mask = 16'hDC98;
defparam \RegFile|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N22
cycloneive_lcell_comb \RegFile|Mux18~8 (
// Equation(s):
// \RegFile|Mux18~8_combout  = (readReg1[2] & ((\RegFile|Mux18~7_combout  & (\RegFile|regs[31][13]~q )) # (!\RegFile|Mux18~7_combout  & ((\RegFile|regs[23][13]~q ))))) # (!readReg1[2] & (\RegFile|Mux18~7_combout ))

	.dataa(readReg1[2]),
	.datab(\RegFile|Mux18~7_combout ),
	.datac(\RegFile|regs[31][13]~q ),
	.datad(\RegFile|regs[23][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~8 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y34_N8
cycloneive_lcell_comb \RegFile|Mux18~4 (
// Equation(s):
// \RegFile|Mux18~4_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[20][13]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[16][13]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][13]~q ),
	.datad(\RegFile|regs[20][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~4 .lut_mask = 16'hBA98;
defparam \RegFile|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y33_N28
cycloneive_lcell_comb \RegFile|Mux18~5 (
// Equation(s):
// \RegFile|Mux18~5_combout  = (readReg1[3] & ((\RegFile|Mux18~4_combout  & (\RegFile|regs[28][13]~q )) # (!\RegFile|Mux18~4_combout  & ((\RegFile|regs[24][13]~q ))))) # (!readReg1[3] & (\RegFile|Mux18~4_combout ))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux18~4_combout ),
	.datac(\RegFile|regs[28][13]~q ),
	.datad(\RegFile|regs[24][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~5 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N16
cycloneive_lcell_comb \RegFile|Mux18~2 (
// Equation(s):
// \RegFile|Mux18~2_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[22][13]~q ))) # (!readReg1[2] & (\RegFile|regs[18][13]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[18][13]~q ),
	.datad(\RegFile|regs[22][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y37_N12
cycloneive_lcell_comb \RegFile|Mux18~3 (
// Equation(s):
// \RegFile|Mux18~3_combout  = (readReg1[3] & ((\RegFile|Mux18~2_combout  & ((\RegFile|regs[30][13]~q ))) # (!\RegFile|Mux18~2_combout  & (\RegFile|regs[26][13]~q )))) # (!readReg1[3] & (((\RegFile|Mux18~2_combout ))))

	.dataa(\RegFile|regs[26][13]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[30][13]~q ),
	.datad(\RegFile|Mux18~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~3 .lut_mask = 16'hF388;
defparam \RegFile|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N8
cycloneive_lcell_comb \RegFile|Mux18~6 (
// Equation(s):
// \RegFile|Mux18~6_combout  = (readReg1[1] & (((\RegFile|Mux18~3_combout ) # (readReg1[0])))) # (!readReg1[1] & (\RegFile|Mux18~5_combout  & ((!readReg1[0]))))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux18~5_combout ),
	.datac(\RegFile|Mux18~3_combout ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~6 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y36_N22
cycloneive_lcell_comb \RegFile|Mux18~0 (
// Equation(s):
// \RegFile|Mux18~0_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[25][13]~q ))) # (!readReg1[3] & (\RegFile|regs[17][13]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[17][13]~q ),
	.datad(\RegFile|regs[25][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~0 .lut_mask = 16'hDC98;
defparam \RegFile|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N20
cycloneive_lcell_comb \RegFile|Mux18~1 (
// Equation(s):
// \RegFile|Mux18~1_combout  = (readReg1[2] & ((\RegFile|Mux18~0_combout  & ((\RegFile|regs[29][13]~q ))) # (!\RegFile|Mux18~0_combout  & (\RegFile|regs[21][13]~q )))) # (!readReg1[2] & (((\RegFile|Mux18~0_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[21][13]~q ),
	.datac(\RegFile|regs[29][13]~q ),
	.datad(\RegFile|Mux18~0_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~1 .lut_mask = 16'hF588;
defparam \RegFile|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y33_N18
cycloneive_lcell_comb \RegFile|Mux18~9 (
// Equation(s):
// \RegFile|Mux18~9_combout  = (readReg1[0] & ((\RegFile|Mux18~6_combout  & (\RegFile|Mux18~8_combout )) # (!\RegFile|Mux18~6_combout  & ((\RegFile|Mux18~1_combout ))))) # (!readReg1[0] & (((\RegFile|Mux18~6_combout ))))

	.dataa(\RegFile|Mux18~8_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|Mux18~6_combout ),
	.datad(\RegFile|Mux18~1_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~9 .lut_mask = 16'hBCB0;
defparam \RegFile|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N10
cycloneive_lcell_comb \RegFile|Mux18~10 (
// Equation(s):
// \RegFile|Mux18~10_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[5][13]~q )) # (!readReg1[0] & ((\RegFile|regs[4][13]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[5][13]~q ),
	.datac(\RegFile|regs[4][13]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~10 .lut_mask = 16'hEE50;
defparam \RegFile|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N10
cycloneive_lcell_comb \RegFile|Mux18~11 (
// Equation(s):
// \RegFile|Mux18~11_combout  = (\RegFile|Mux18~10_combout  & (((\RegFile|regs[7][13]~q )) # (!readReg1[1]))) # (!\RegFile|Mux18~10_combout  & (readReg1[1] & ((\RegFile|regs[6][13]~q ))))

	.dataa(\RegFile|Mux18~10_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][13]~q ),
	.datad(\RegFile|regs[6][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~11 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y39_N18
cycloneive_lcell_comb \RegFile|Mux18~12 (
// Equation(s):
// \RegFile|Mux18~12_combout  = (readReg1[0] & (readReg1[1])) # (!readReg1[0] & ((readReg1[1] & ((\RegFile|regs[10][13]~q ))) # (!readReg1[1] & (\RegFile|regs[8][13]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[8][13]~q ),
	.datad(\RegFile|regs[10][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~12 .lut_mask = 16'hDC98;
defparam \RegFile|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N2
cycloneive_lcell_comb \RegFile|Mux18~13 (
// Equation(s):
// \RegFile|Mux18~13_combout  = (\RegFile|Mux18~12_combout  & (((\RegFile|regs[11][13]~q ) # (!readReg1[0])))) # (!\RegFile|Mux18~12_combout  & (\RegFile|regs[9][13]~q  & ((readReg1[0]))))

	.dataa(\RegFile|Mux18~12_combout ),
	.datab(\RegFile|regs[9][13]~q ),
	.datac(\RegFile|regs[11][13]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~13 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y36_N22
cycloneive_lcell_comb \RegFile|Mux18~14 (
// Equation(s):
// \RegFile|Mux18~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][13]~q ))) # (!readReg1[1] & (\RegFile|regs[1][13]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[1][13]~q ),
	.datad(\RegFile|regs[3][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~14 .lut_mask = 16'hA820;
defparam \RegFile|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y36_N14
cycloneive_lcell_comb \RegFile|Mux18~15 (
// Equation(s):
// \RegFile|Mux18~15_combout  = (\RegFile|Mux18~14_combout ) # ((readReg1[1] & (!readReg1[0] & \RegFile|regs[2][13]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[2][13]~q ),
	.datad(\RegFile|Mux18~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~15 .lut_mask = 16'hFF20;
defparam \RegFile|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N16
cycloneive_lcell_comb \RegFile|Mux18~16 (
// Equation(s):
// \RegFile|Mux18~16_combout  = (readReg1[3] & ((\RegFile|Mux18~13_combout ) # ((readReg1[2])))) # (!readReg1[3] & (((!readReg1[2] & \RegFile|Mux18~15_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux18~13_combout ),
	.datac(readReg1[2]),
	.datad(\RegFile|Mux18~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~16 .lut_mask = 16'hADA8;
defparam \RegFile|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N26
cycloneive_lcell_comb \RegFile|Mux18~17 (
// Equation(s):
// \RegFile|Mux18~17_combout  = (readReg1[1] & (readReg1[0])) # (!readReg1[1] & ((readReg1[0] & ((\RegFile|regs[13][13]~q ))) # (!readReg1[0] & (\RegFile|regs[12][13]~q ))))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[12][13]~q ),
	.datad(\RegFile|regs[13][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~17 .lut_mask = 16'hDC98;
defparam \RegFile|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N20
cycloneive_lcell_comb \RegFile|Mux18~18 (
// Equation(s):
// \RegFile|Mux18~18_combout  = (\RegFile|Mux18~17_combout  & (((\RegFile|regs[15][13]~q )) # (!readReg1[1]))) # (!\RegFile|Mux18~17_combout  & (readReg1[1] & (\RegFile|regs[14][13]~q )))

	.dataa(\RegFile|Mux18~17_combout ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[14][13]~q ),
	.datad(\RegFile|regs[15][13]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~18 .lut_mask = 16'hEA62;
defparam \RegFile|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y38_N8
cycloneive_lcell_comb \RegFile|Mux18~19 (
// Equation(s):
// \RegFile|Mux18~19_combout  = (readReg1[2] & ((\RegFile|Mux18~16_combout  & ((\RegFile|Mux18~18_combout ))) # (!\RegFile|Mux18~16_combout  & (\RegFile|Mux18~11_combout )))) # (!readReg1[2] & (((\RegFile|Mux18~16_combout ))))

	.dataa(\RegFile|Mux18~11_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux18~16_combout ),
	.datad(\RegFile|Mux18~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~19 .lut_mask = 16'hF838;
defparam \RegFile|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y41_N20
cycloneive_lcell_comb \RegFile|Mux18~20 (
// Equation(s):
// \RegFile|Mux18~20_combout  = (readReg1[4] & (\RegFile|Mux18~9_combout )) # (!readReg1[4] & ((\RegFile|Mux18~19_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux18~9_combout ),
	.datac(\RegFile|Mux18~19_combout ),
	.datad(readReg1[4]),
	.cin(gnd),
	.combout(\RegFile|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux18~20 .lut_mask = 16'hCCF0;
defparam \RegFile|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N26
cycloneive_lcell_comb \RiscALU|Equal0~10 (
// Equation(s):
// \RiscALU|Equal0~10_combout  = (\RegFile|Mux18~20_combout  & (\ALU_in1[13]~12_combout  & (\ALU_in1[12]~11_combout  $ (!\RegFile|Mux19~20_combout )))) # (!\RegFile|Mux18~20_combout  & (!\ALU_in1[13]~12_combout  & (\ALU_in1[12]~11_combout  $ 
// (!\RegFile|Mux19~20_combout ))))

	.dataa(\RegFile|Mux18~20_combout ),
	.datab(\ALU_in1[12]~11_combout ),
	.datac(\ALU_in1[13]~12_combout ),
	.datad(\RegFile|Mux19~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~10 .lut_mask = 16'h8421;
defparam \RiscALU|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N0
cycloneive_lcell_comb \RiscALU|Equal0~7 (
// Equation(s):
// \RiscALU|Equal0~7_combout  = (\RegFile|Mux23~20_combout  & (\ALU_in1[8]~8_combout  & (\RegFile|Mux22~20_combout  $ (!\ALU_in1[9]~9_combout )))) # (!\RegFile|Mux23~20_combout  & (!\ALU_in1[8]~8_combout  & (\RegFile|Mux22~20_combout  $ 
// (!\ALU_in1[9]~9_combout ))))

	.dataa(\RegFile|Mux23~20_combout ),
	.datab(\RegFile|Mux22~20_combout ),
	.datac(\ALU_in1[9]~9_combout ),
	.datad(\ALU_in1[8]~8_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~7 .lut_mask = 16'h8241;
defparam \RiscALU|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N24
cycloneive_lcell_comb \RiscALU|Equal0~9 (
// Equation(s):
// \RiscALU|Equal0~9_combout  = (\RiscALU|Equal0~7_combout  & (!\RiscALU|Equal0~8_combout  & (\ALU_in1[11]~10_combout  $ (!\RegFile|Mux20~20_combout ))))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\RegFile|Mux20~20_combout ),
	.datac(\RiscALU|Equal0~7_combout ),
	.datad(\RiscALU|Equal0~8_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~9 .lut_mask = 16'h0090;
defparam \RiscALU|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N8
cycloneive_lcell_comb \RiscALU|Equal0~11 (
// Equation(s):
// \RiscALU|Equal0~11_combout  = (\RegFile|Mux16~20_combout  & (\ALU_in1[15]~14_combout  & (\ALU_in1[14]~13_combout  $ (!\RegFile|Mux17~20_combout )))) # (!\RegFile|Mux16~20_combout  & (!\ALU_in1[15]~14_combout  & (\ALU_in1[14]~13_combout  $ 
// (!\RegFile|Mux17~20_combout ))))

	.dataa(\RegFile|Mux16~20_combout ),
	.datab(\ALU_in1[14]~13_combout ),
	.datac(\RegFile|Mux17~20_combout ),
	.datad(\ALU_in1[15]~14_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~11 .lut_mask = 16'h8241;
defparam \RiscALU|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N24
cycloneive_lcell_comb \RiscALU|Equal0~1 (
// Equation(s):
// \RiscALU|Equal0~1_combout  = (\ALU_in1[4]~4_combout  & (\RegFile|Mux27~20_combout  & (\ALU_in1[5]~6_combout  $ (!\RegFile|Mux26~20_combout )))) # (!\ALU_in1[4]~4_combout  & (!\RegFile|Mux27~20_combout  & (\ALU_in1[5]~6_combout  $ 
// (!\RegFile|Mux26~20_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\ALU_in1[5]~6_combout ),
	.datac(\RegFile|Mux27~20_combout ),
	.datad(\RegFile|Mux26~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~1 .lut_mask = 16'h8421;
defparam \RiscALU|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N30
cycloneive_lcell_comb \RiscALU|Equal0~3 (
// Equation(s):
// \RiscALU|Equal0~3_combout  = (\RiscALU|Equal0~1_combout  & (!\RiscALU|Equal0~2_combout  & (\RegFile|Mux24~20_combout  $ (!\ALU_in1[7]~7_combout ))))

	.dataa(\RegFile|Mux24~20_combout ),
	.datab(\RiscALU|Equal0~1_combout ),
	.datac(\ALU_in1[7]~7_combout ),
	.datad(\RiscALU|Equal0~2_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~3 .lut_mask = 16'h0084;
defparam \RiscALU|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N0
cycloneive_lcell_comb \RiscALU|Equal0~0 (
// Equation(s):
// \RiscALU|Equal0~0_combout  = (\RegFile|Mux31~20_combout  & (\ALU_in1[0]~1_combout  & (\RegFile|Mux30~20_combout  $ (!\ALU_in1[1]~3_combout )))) # (!\RegFile|Mux31~20_combout  & (!\ALU_in1[0]~1_combout  & (\RegFile|Mux30~20_combout  $ 
// (!\ALU_in1[1]~3_combout ))))

	.dataa(\RegFile|Mux31~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RegFile|Mux30~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~0 .lut_mask = 16'h9009;
defparam \RiscALU|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y43_N4
cycloneive_lcell_comb \RiscALU|Equal0~6 (
// Equation(s):
// \RiscALU|Equal0~6_combout  = (!\RiscALU|Equal0~5_combout  & (\RiscALU|Equal0~3_combout  & (\RiscALU|Equal0~0_combout  & !\RiscALU|Equal0~4_combout )))

	.dataa(\RiscALU|Equal0~5_combout ),
	.datab(\RiscALU|Equal0~3_combout ),
	.datac(\RiscALU|Equal0~0_combout ),
	.datad(\RiscALU|Equal0~4_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~6 .lut_mask = 16'h0040;
defparam \RiscALU|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y43_N28
cycloneive_lcell_comb \RiscALU|Equal0~12 (
// Equation(s):
// \RiscALU|Equal0~12_combout  = (\RiscALU|Equal0~10_combout  & (\RiscALU|Equal0~9_combout  & (\RiscALU|Equal0~11_combout  & \RiscALU|Equal0~6_combout )))

	.dataa(\RiscALU|Equal0~10_combout ),
	.datab(\RiscALU|Equal0~9_combout ),
	.datac(\RiscALU|Equal0~11_combout ),
	.datad(\RiscALU|Equal0~6_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~12 .lut_mask = 16'h8000;
defparam \RiscALU|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N26
cycloneive_lcell_comb \RiscALU|Equal0~18 (
// Equation(s):
// \RiscALU|Equal0~18_combout  = (\ALU_in1[24]~23_combout  & (\RegFile|Mux7~20_combout  & (\RegFile|Mux6~20_combout  $ (!\ALU_in1[25]~24_combout )))) # (!\ALU_in1[24]~23_combout  & (!\RegFile|Mux7~20_combout  & (\RegFile|Mux6~20_combout  $ 
// (!\ALU_in1[25]~24_combout ))))

	.dataa(\ALU_in1[24]~23_combout ),
	.datab(\RegFile|Mux7~20_combout ),
	.datac(\RegFile|Mux6~20_combout ),
	.datad(\ALU_in1[25]~24_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~18 .lut_mask = 16'h9009;
defparam \RiscALU|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N18
cycloneive_lcell_comb \RiscALU|Equal0~19 (
// Equation(s):
// \RiscALU|Equal0~19_combout  = (\ALU_in1[26]~25_combout  & (\RegFile|Mux5~20_combout  & (\ALU_in1[27]~26_combout  $ (!\RegFile|Mux4~20_combout )))) # (!\ALU_in1[26]~25_combout  & (!\RegFile|Mux5~20_combout  & (\ALU_in1[27]~26_combout  $ 
// (!\RegFile|Mux4~20_combout ))))

	.dataa(\ALU_in1[26]~25_combout ),
	.datab(\ALU_in1[27]~26_combout ),
	.datac(\RegFile|Mux5~20_combout ),
	.datad(\RegFile|Mux4~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~19 .lut_mask = 16'h8421;
defparam \RiscALU|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N4
cycloneive_lcell_comb \RiscALU|Equal0~20 (
// Equation(s):
// \RiscALU|Equal0~20_combout  = (\ALU_in1[29]~28_combout  & (\RegFile|Mux2~20_combout  & (\ALU_in1[28]~27_combout  $ (!\RegFile|Mux3~20_combout )))) # (!\ALU_in1[29]~28_combout  & (!\RegFile|Mux2~20_combout  & (\ALU_in1[28]~27_combout  $ 
// (!\RegFile|Mux3~20_combout ))))

	.dataa(\ALU_in1[29]~28_combout ),
	.datab(\RegFile|Mux2~20_combout ),
	.datac(\ALU_in1[28]~27_combout ),
	.datad(\RegFile|Mux3~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~20 .lut_mask = 16'h9009;
defparam \RiscALU|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y44_N24
cycloneive_lcell_comb \RiscALU|Equal0~21 (
// Equation(s):
// \RiscALU|Equal0~21_combout  = (\ALU_in1[30]~29_combout  & (\RegFile|Mux1~20_combout  & (\RegFile|Mux0~20_combout  $ (!\ALU_in1[31]~30_combout )))) # (!\ALU_in1[30]~29_combout  & (!\RegFile|Mux1~20_combout  & (\RegFile|Mux0~20_combout  $ 
// (!\ALU_in1[31]~30_combout ))))

	.dataa(\ALU_in1[30]~29_combout ),
	.datab(\RegFile|Mux1~20_combout ),
	.datac(\RegFile|Mux0~20_combout ),
	.datad(\ALU_in1[31]~30_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~21_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~21 .lut_mask = 16'h9009;
defparam \RiscALU|Equal0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y44_N30
cycloneive_lcell_comb \RiscALU|Equal0~22 (
// Equation(s):
// \RiscALU|Equal0~22_combout  = (\RiscALU|Equal0~18_combout  & (\RiscALU|Equal0~19_combout  & (\RiscALU|Equal0~20_combout  & \RiscALU|Equal0~21_combout )))

	.dataa(\RiscALU|Equal0~18_combout ),
	.datab(\RiscALU|Equal0~19_combout ),
	.datac(\RiscALU|Equal0~20_combout ),
	.datad(\RiscALU|Equal0~21_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~22_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~22 .lut_mask = 16'h8000;
defparam \RiscALU|Equal0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N6
cycloneive_lcell_comb \RiscALU|Equal0~16 (
// Equation(s):
// \RiscALU|Equal0~16_combout  = (\ALU_in1[22]~21_combout  & (\RegFile|Mux9~20_combout  & (\RegFile|Mux8~20_combout  $ (!\ALU_in1[23]~22_combout )))) # (!\ALU_in1[22]~21_combout  & (!\RegFile|Mux9~20_combout  & (\RegFile|Mux8~20_combout  $ 
// (!\ALU_in1[23]~22_combout ))))

	.dataa(\ALU_in1[22]~21_combout ),
	.datab(\RegFile|Mux8~20_combout ),
	.datac(\RegFile|Mux9~20_combout ),
	.datad(\ALU_in1[23]~22_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~16 .lut_mask = 16'h8421;
defparam \RiscALU|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N24
cycloneive_lcell_comb \RiscALU|Equal0~13 (
// Equation(s):
// \RiscALU|Equal0~13_combout  = (\RegFile|Mux14~20_combout  & (\ALU_in1[17]~16_combout  & (\ALU_in1[16]~15_combout  $ (!\RegFile|Mux15~20_combout )))) # (!\RegFile|Mux14~20_combout  & (!\ALU_in1[17]~16_combout  & (\ALU_in1[16]~15_combout  $ 
// (!\RegFile|Mux15~20_combout ))))

	.dataa(\RegFile|Mux14~20_combout ),
	.datab(\ALU_in1[16]~15_combout ),
	.datac(\ALU_in1[17]~16_combout ),
	.datad(\RegFile|Mux15~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~13 .lut_mask = 16'h8421;
defparam \RiscALU|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N28
cycloneive_lcell_comb \RiscALU|Equal0~15 (
// Equation(s):
// \RiscALU|Equal0~15_combout  = (\ALU_in1[21]~20_combout  & (\RegFile|Mux10~20_combout  & (\ALU_in1[20]~19_combout  $ (!\RegFile|Mux11~20_combout )))) # (!\ALU_in1[21]~20_combout  & (!\RegFile|Mux10~20_combout  & (\ALU_in1[20]~19_combout  $ 
// (!\RegFile|Mux11~20_combout ))))

	.dataa(\ALU_in1[21]~20_combout ),
	.datab(\ALU_in1[20]~19_combout ),
	.datac(\RegFile|Mux10~20_combout ),
	.datad(\RegFile|Mux11~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~15 .lut_mask = 16'h8421;
defparam \RiscALU|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N18
cycloneive_lcell_comb \RiscALU|Equal0~14 (
// Equation(s):
// \RiscALU|Equal0~14_combout  = (\ALU_in1[18]~17_combout  & (\RegFile|Mux13~20_combout  & (\RegFile|Mux12~20_combout  $ (!\ALU_in1[19]~18_combout )))) # (!\ALU_in1[18]~17_combout  & (!\RegFile|Mux13~20_combout  & (\RegFile|Mux12~20_combout  $ 
// (!\ALU_in1[19]~18_combout ))))

	.dataa(\ALU_in1[18]~17_combout ),
	.datab(\RegFile|Mux12~20_combout ),
	.datac(\ALU_in1[19]~18_combout ),
	.datad(\RegFile|Mux13~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~14 .lut_mask = 16'h8241;
defparam \RiscALU|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y42_N8
cycloneive_lcell_comb \RiscALU|Equal0~17 (
// Equation(s):
// \RiscALU|Equal0~17_combout  = (\RiscALU|Equal0~16_combout  & (\RiscALU|Equal0~13_combout  & (\RiscALU|Equal0~15_combout  & \RiscALU|Equal0~14_combout )))

	.dataa(\RiscALU|Equal0~16_combout ),
	.datab(\RiscALU|Equal0~13_combout ),
	.datac(\RiscALU|Equal0~15_combout ),
	.datad(\RiscALU|Equal0~14_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~17 .lut_mask = 16'h8000;
defparam \RiscALU|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N30
cycloneive_lcell_comb \RiscALU|Mux31~0 (
// Equation(s):
// \RiscALU|Mux31~0_combout  = funct3[0] $ (((\RiscALU|Equal0~12_combout  & (\RiscALU|Equal0~22_combout  & \RiscALU|Equal0~17_combout ))))

	.dataa(\RiscALU|Equal0~12_combout ),
	.datab(\RiscALU|Equal0~22_combout ),
	.datac(funct3[0]),
	.datad(\RiscALU|Equal0~17_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux31~0 .lut_mask = 16'h78F0;
defparam \RiscALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N0
cycloneive_lcell_comb \RiscALU|Mux31~1 (
// Equation(s):
// \RiscALU|Mux31~1_combout  = (\RiscALU|Mux31~0_combout  & !funct3[1])

	.dataa(gnd),
	.datab(gnd),
	.datac(\RiscALU|Mux31~0_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux31~1 .lut_mask = 16'h00F0;
defparam \RiscALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N0
cycloneive_lcell_comb \RiscALU|LessThan4~1 (
// Equation(s):
// \RiscALU|LessThan4~1_cout  = CARRY((\ALU_in1[0]~1_combout  & !\RegFile|Mux31~20_combout ))

	.dataa(\ALU_in1[0]~1_combout ),
	.datab(\RegFile|Mux31~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\RiscALU|LessThan4~1_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~1 .lut_mask = 16'h0022;
defparam \RiscALU|LessThan4~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N2
cycloneive_lcell_comb \RiscALU|LessThan4~3 (
// Equation(s):
// \RiscALU|LessThan4~3_cout  = CARRY((\RegFile|Mux30~20_combout  & ((!\RiscALU|LessThan4~1_cout ) # (!\ALU_in1[1]~3_combout ))) # (!\RegFile|Mux30~20_combout  & (!\ALU_in1[1]~3_combout  & !\RiscALU|LessThan4~1_cout )))

	.dataa(\RegFile|Mux30~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~1_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~3_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~3 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N4
cycloneive_lcell_comb \RiscALU|LessThan4~5 (
// Equation(s):
// \RiscALU|LessThan4~5_cout  = CARRY((\ALU_in1[2]~32_combout  & ((!\RiscALU|LessThan4~3_cout ) # (!\RegFile|Mux29~20_combout ))) # (!\ALU_in1[2]~32_combout  & (!\RegFile|Mux29~20_combout  & !\RiscALU|LessThan4~3_cout )))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(\RegFile|Mux29~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~3_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~5_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~5 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N6
cycloneive_lcell_comb \RiscALU|LessThan4~7 (
// Equation(s):
// \RiscALU|LessThan4~7_cout  = CARRY((\ALU_in1[3]~34_combout  & (\RegFile|Mux28~20_combout  & !\RiscALU|LessThan4~5_cout )) # (!\ALU_in1[3]~34_combout  & ((\RegFile|Mux28~20_combout ) # (!\RiscALU|LessThan4~5_cout ))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RegFile|Mux28~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~5_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~7_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~7 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N8
cycloneive_lcell_comb \RiscALU|LessThan4~9 (
// Equation(s):
// \RiscALU|LessThan4~9_cout  = CARRY((\ALU_in1[4]~4_combout  & ((!\RiscALU|LessThan4~7_cout ) # (!\RegFile|Mux27~20_combout ))) # (!\ALU_in1[4]~4_combout  & (!\RegFile|Mux27~20_combout  & !\RiscALU|LessThan4~7_cout )))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RegFile|Mux27~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~7_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~9_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~9 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N10
cycloneive_lcell_comb \RiscALU|LessThan4~11 (
// Equation(s):
// \RiscALU|LessThan4~11_cout  = CARRY((\RegFile|Mux26~20_combout  & ((!\RiscALU|LessThan4~9_cout ) # (!\ALU_in1[5]~6_combout ))) # (!\RegFile|Mux26~20_combout  & (!\ALU_in1[5]~6_combout  & !\RiscALU|LessThan4~9_cout )))

	.dataa(\RegFile|Mux26~20_combout ),
	.datab(\ALU_in1[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~9_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~11_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~11 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N12
cycloneive_lcell_comb \RiscALU|LessThan4~13 (
// Equation(s):
// \RiscALU|LessThan4~13_cout  = CARRY((\ALU_in1[6]~36_combout  & ((!\RiscALU|LessThan4~11_cout ) # (!\RegFile|Mux25~20_combout ))) # (!\ALU_in1[6]~36_combout  & (!\RegFile|Mux25~20_combout  & !\RiscALU|LessThan4~11_cout )))

	.dataa(\ALU_in1[6]~36_combout ),
	.datab(\RegFile|Mux25~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~11_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~13_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~13 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N14
cycloneive_lcell_comb \RiscALU|LessThan4~15 (
// Equation(s):
// \RiscALU|LessThan4~15_cout  = CARRY((\RegFile|Mux24~20_combout  & ((!\RiscALU|LessThan4~13_cout ) # (!\ALU_in1[7]~7_combout ))) # (!\RegFile|Mux24~20_combout  & (!\ALU_in1[7]~7_combout  & !\RiscALU|LessThan4~13_cout )))

	.dataa(\RegFile|Mux24~20_combout ),
	.datab(\ALU_in1[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~13_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~15_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~15 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N16
cycloneive_lcell_comb \RiscALU|LessThan4~17 (
// Equation(s):
// \RiscALU|LessThan4~17_cout  = CARRY((\RegFile|Mux23~20_combout  & (\ALU_in1[8]~8_combout  & !\RiscALU|LessThan4~15_cout )) # (!\RegFile|Mux23~20_combout  & ((\ALU_in1[8]~8_combout ) # (!\RiscALU|LessThan4~15_cout ))))

	.dataa(\RegFile|Mux23~20_combout ),
	.datab(\ALU_in1[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~15_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~17_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~17 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N18
cycloneive_lcell_comb \RiscALU|LessThan4~19 (
// Equation(s):
// \RiscALU|LessThan4~19_cout  = CARRY((\ALU_in1[9]~9_combout  & (\RegFile|Mux22~20_combout  & !\RiscALU|LessThan4~17_cout )) # (!\ALU_in1[9]~9_combout  & ((\RegFile|Mux22~20_combout ) # (!\RiscALU|LessThan4~17_cout ))))

	.dataa(\ALU_in1[9]~9_combout ),
	.datab(\RegFile|Mux22~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~17_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~19_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~19 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N20
cycloneive_lcell_comb \RiscALU|LessThan4~21 (
// Equation(s):
// \RiscALU|LessThan4~21_cout  = CARRY((\RegFile|Mux21~20_combout  & (\ALU_in1[10]~35_combout  & !\RiscALU|LessThan4~19_cout )) # (!\RegFile|Mux21~20_combout  & ((\ALU_in1[10]~35_combout ) # (!\RiscALU|LessThan4~19_cout ))))

	.dataa(\RegFile|Mux21~20_combout ),
	.datab(\ALU_in1[10]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~19_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~21_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~21 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N22
cycloneive_lcell_comb \RiscALU|LessThan4~23 (
// Equation(s):
// \RiscALU|LessThan4~23_cout  = CARRY((\ALU_in1[11]~10_combout  & (\RegFile|Mux20~20_combout  & !\RiscALU|LessThan4~21_cout )) # (!\ALU_in1[11]~10_combout  & ((\RegFile|Mux20~20_combout ) # (!\RiscALU|LessThan4~21_cout ))))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\RegFile|Mux20~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~21_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~23_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~23 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N24
cycloneive_lcell_comb \RiscALU|LessThan4~25 (
// Equation(s):
// \RiscALU|LessThan4~25_cout  = CARRY((\RegFile|Mux19~20_combout  & (\ALU_in1[12]~11_combout  & !\RiscALU|LessThan4~23_cout )) # (!\RegFile|Mux19~20_combout  & ((\ALU_in1[12]~11_combout ) # (!\RiscALU|LessThan4~23_cout ))))

	.dataa(\RegFile|Mux19~20_combout ),
	.datab(\ALU_in1[12]~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~23_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~25_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~25 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N26
cycloneive_lcell_comb \RiscALU|LessThan4~27 (
// Equation(s):
// \RiscALU|LessThan4~27_cout  = CARRY((\ALU_in1[13]~12_combout  & (\RegFile|Mux18~20_combout  & !\RiscALU|LessThan4~25_cout )) # (!\ALU_in1[13]~12_combout  & ((\RegFile|Mux18~20_combout ) # (!\RiscALU|LessThan4~25_cout ))))

	.dataa(\ALU_in1[13]~12_combout ),
	.datab(\RegFile|Mux18~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~25_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~27_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~27 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N28
cycloneive_lcell_comb \RiscALU|LessThan4~29 (
// Equation(s):
// \RiscALU|LessThan4~29_cout  = CARRY((\ALU_in1[14]~13_combout  & ((!\RiscALU|LessThan4~27_cout ) # (!\RegFile|Mux17~20_combout ))) # (!\ALU_in1[14]~13_combout  & (!\RegFile|Mux17~20_combout  & !\RiscALU|LessThan4~27_cout )))

	.dataa(\ALU_in1[14]~13_combout ),
	.datab(\RegFile|Mux17~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~27_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~29_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~29 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y43_N30
cycloneive_lcell_comb \RiscALU|LessThan4~31 (
// Equation(s):
// \RiscALU|LessThan4~31_cout  = CARRY((\ALU_in1[15]~14_combout  & (\RegFile|Mux16~20_combout  & !\RiscALU|LessThan4~29_cout )) # (!\ALU_in1[15]~14_combout  & ((\RegFile|Mux16~20_combout ) # (!\RiscALU|LessThan4~29_cout ))))

	.dataa(\ALU_in1[15]~14_combout ),
	.datab(\RegFile|Mux16~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~29_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~31_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~31 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N0
cycloneive_lcell_comb \RiscALU|LessThan4~33 (
// Equation(s):
// \RiscALU|LessThan4~33_cout  = CARRY((\ALU_in1[16]~15_combout  & ((!\RiscALU|LessThan4~31_cout ) # (!\RegFile|Mux15~20_combout ))) # (!\ALU_in1[16]~15_combout  & (!\RegFile|Mux15~20_combout  & !\RiscALU|LessThan4~31_cout )))

	.dataa(\ALU_in1[16]~15_combout ),
	.datab(\RegFile|Mux15~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~31_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~33_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~33 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N2
cycloneive_lcell_comb \RiscALU|LessThan4~35 (
// Equation(s):
// \RiscALU|LessThan4~35_cout  = CARRY((\ALU_in1[17]~16_combout  & (\RegFile|Mux14~20_combout  & !\RiscALU|LessThan4~33_cout )) # (!\ALU_in1[17]~16_combout  & ((\RegFile|Mux14~20_combout ) # (!\RiscALU|LessThan4~33_cout ))))

	.dataa(\ALU_in1[17]~16_combout ),
	.datab(\RegFile|Mux14~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~33_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~35_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~35 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N4
cycloneive_lcell_comb \RiscALU|LessThan4~37 (
// Equation(s):
// \RiscALU|LessThan4~37_cout  = CARRY((\ALU_in1[18]~17_combout  & ((!\RiscALU|LessThan4~35_cout ) # (!\RegFile|Mux13~20_combout ))) # (!\ALU_in1[18]~17_combout  & (!\RegFile|Mux13~20_combout  & !\RiscALU|LessThan4~35_cout )))

	.dataa(\ALU_in1[18]~17_combout ),
	.datab(\RegFile|Mux13~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~35_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~37_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~37 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N6
cycloneive_lcell_comb \RiscALU|LessThan4~39 (
// Equation(s):
// \RiscALU|LessThan4~39_cout  = CARRY((\RegFile|Mux12~20_combout  & ((!\RiscALU|LessThan4~37_cout ) # (!\ALU_in1[19]~18_combout ))) # (!\RegFile|Mux12~20_combout  & (!\ALU_in1[19]~18_combout  & !\RiscALU|LessThan4~37_cout )))

	.dataa(\RegFile|Mux12~20_combout ),
	.datab(\ALU_in1[19]~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~37_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~39_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~39 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N8
cycloneive_lcell_comb \RiscALU|LessThan4~41 (
// Equation(s):
// \RiscALU|LessThan4~41_cout  = CARRY((\RegFile|Mux11~20_combout  & (\ALU_in1[20]~19_combout  & !\RiscALU|LessThan4~39_cout )) # (!\RegFile|Mux11~20_combout  & ((\ALU_in1[20]~19_combout ) # (!\RiscALU|LessThan4~39_cout ))))

	.dataa(\RegFile|Mux11~20_combout ),
	.datab(\ALU_in1[20]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~39_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~41_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~41 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N10
cycloneive_lcell_comb \RiscALU|LessThan4~43 (
// Equation(s):
// \RiscALU|LessThan4~43_cout  = CARRY((\RegFile|Mux10~20_combout  & ((!\RiscALU|LessThan4~41_cout ) # (!\ALU_in1[21]~20_combout ))) # (!\RegFile|Mux10~20_combout  & (!\ALU_in1[21]~20_combout  & !\RiscALU|LessThan4~41_cout )))

	.dataa(\RegFile|Mux10~20_combout ),
	.datab(\ALU_in1[21]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~41_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~43_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~43 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N12
cycloneive_lcell_comb \RiscALU|LessThan4~45 (
// Equation(s):
// \RiscALU|LessThan4~45_cout  = CARRY((\ALU_in1[22]~21_combout  & ((!\RiscALU|LessThan4~43_cout ) # (!\RegFile|Mux9~20_combout ))) # (!\ALU_in1[22]~21_combout  & (!\RegFile|Mux9~20_combout  & !\RiscALU|LessThan4~43_cout )))

	.dataa(\ALU_in1[22]~21_combout ),
	.datab(\RegFile|Mux9~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~43_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~45_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~45 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N14
cycloneive_lcell_comb \RiscALU|LessThan4~47 (
// Equation(s):
// \RiscALU|LessThan4~47_cout  = CARRY((\RegFile|Mux8~20_combout  & ((!\RiscALU|LessThan4~45_cout ) # (!\ALU_in1[23]~22_combout ))) # (!\RegFile|Mux8~20_combout  & (!\ALU_in1[23]~22_combout  & !\RiscALU|LessThan4~45_cout )))

	.dataa(\RegFile|Mux8~20_combout ),
	.datab(\ALU_in1[23]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~45_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~47_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~47 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N16
cycloneive_lcell_comb \RiscALU|LessThan4~49 (
// Equation(s):
// \RiscALU|LessThan4~49_cout  = CARRY((\RegFile|Mux7~20_combout  & (\ALU_in1[24]~23_combout  & !\RiscALU|LessThan4~47_cout )) # (!\RegFile|Mux7~20_combout  & ((\ALU_in1[24]~23_combout ) # (!\RiscALU|LessThan4~47_cout ))))

	.dataa(\RegFile|Mux7~20_combout ),
	.datab(\ALU_in1[24]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~47_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~49_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~49 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N18
cycloneive_lcell_comb \RiscALU|LessThan4~51 (
// Equation(s):
// \RiscALU|LessThan4~51_cout  = CARRY((\ALU_in1[25]~24_combout  & (\RegFile|Mux6~20_combout  & !\RiscALU|LessThan4~49_cout )) # (!\ALU_in1[25]~24_combout  & ((\RegFile|Mux6~20_combout ) # (!\RiscALU|LessThan4~49_cout ))))

	.dataa(\ALU_in1[25]~24_combout ),
	.datab(\RegFile|Mux6~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~49_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~51_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~51 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N20
cycloneive_lcell_comb \RiscALU|LessThan4~53 (
// Equation(s):
// \RiscALU|LessThan4~53_cout  = CARRY((\ALU_in1[26]~25_combout  & ((!\RiscALU|LessThan4~51_cout ) # (!\RegFile|Mux5~20_combout ))) # (!\ALU_in1[26]~25_combout  & (!\RegFile|Mux5~20_combout  & !\RiscALU|LessThan4~51_cout )))

	.dataa(\ALU_in1[26]~25_combout ),
	.datab(\RegFile|Mux5~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~51_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~53_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~53 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N22
cycloneive_lcell_comb \RiscALU|LessThan4~55 (
// Equation(s):
// \RiscALU|LessThan4~55_cout  = CARRY((\ALU_in1[27]~26_combout  & (\RegFile|Mux4~20_combout  & !\RiscALU|LessThan4~53_cout )) # (!\ALU_in1[27]~26_combout  & ((\RegFile|Mux4~20_combout ) # (!\RiscALU|LessThan4~53_cout ))))

	.dataa(\ALU_in1[27]~26_combout ),
	.datab(\RegFile|Mux4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~53_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~55_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~55 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N24
cycloneive_lcell_comb \RiscALU|LessThan4~57 (
// Equation(s):
// \RiscALU|LessThan4~57_cout  = CARRY((\RegFile|Mux3~20_combout  & (\ALU_in1[28]~27_combout  & !\RiscALU|LessThan4~55_cout )) # (!\RegFile|Mux3~20_combout  & ((\ALU_in1[28]~27_combout ) # (!\RiscALU|LessThan4~55_cout ))))

	.dataa(\RegFile|Mux3~20_combout ),
	.datab(\ALU_in1[28]~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~55_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~57_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~57 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan4~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N26
cycloneive_lcell_comb \RiscALU|LessThan4~59 (
// Equation(s):
// \RiscALU|LessThan4~59_cout  = CARRY((\RegFile|Mux2~20_combout  & ((!\RiscALU|LessThan4~57_cout ) # (!\ALU_in1[29]~28_combout ))) # (!\RegFile|Mux2~20_combout  & (!\ALU_in1[29]~28_combout  & !\RiscALU|LessThan4~57_cout )))

	.dataa(\RegFile|Mux2~20_combout ),
	.datab(\ALU_in1[29]~28_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~57_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~59_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~59 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N28
cycloneive_lcell_comb \RiscALU|LessThan4~61 (
// Equation(s):
// \RiscALU|LessThan4~61_cout  = CARRY((\ALU_in1[30]~29_combout  & ((!\RiscALU|LessThan4~59_cout ) # (!\RegFile|Mux1~20_combout ))) # (!\ALU_in1[30]~29_combout  & (!\RegFile|Mux1~20_combout  & !\RiscALU|LessThan4~59_cout )))

	.dataa(\ALU_in1[30]~29_combout ),
	.datab(\RegFile|Mux1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan4~59_cout ),
	.combout(),
	.cout(\RiscALU|LessThan4~61_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan4~61 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan4~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X53_Y42_N30
cycloneive_lcell_comb \RiscALU|LessThan4~62 (
// Equation(s):
// \RiscALU|LessThan4~62_combout  = (\RegFile|Mux0~20_combout  & (\RiscALU|LessThan4~61_cout  & \ALU_in1[31]~30_combout )) # (!\RegFile|Mux0~20_combout  & ((\RiscALU|LessThan4~61_cout ) # (\ALU_in1[31]~30_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux0~20_combout ),
	.datac(gnd),
	.datad(\ALU_in1[31]~30_combout ),
	.cin(\RiscALU|LessThan4~61_cout ),
	.combout(\RiscALU|LessThan4~62_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|LessThan4~62 .lut_mask = 16'hF330;
defparam \RiscALU|LessThan4~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N2
cycloneive_lcell_comb \RiscALU|LessThan2~1 (
// Equation(s):
// \RiscALU|LessThan2~1_cout  = CARRY((!\RegFile|Mux31~20_combout  & \ALU_in1[0]~1_combout ))

	.dataa(\RegFile|Mux31~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\RiscALU|LessThan2~1_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~1 .lut_mask = 16'h0044;
defparam \RiscALU|LessThan2~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N4
cycloneive_lcell_comb \RiscALU|LessThan2~3 (
// Equation(s):
// \RiscALU|LessThan2~3_cout  = CARRY((\ALU_in1[1]~3_combout  & (\RegFile|Mux30~20_combout  & !\RiscALU|LessThan2~1_cout )) # (!\ALU_in1[1]~3_combout  & ((\RegFile|Mux30~20_combout ) # (!\RiscALU|LessThan2~1_cout ))))

	.dataa(\ALU_in1[1]~3_combout ),
	.datab(\RegFile|Mux30~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~1_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~3_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~3 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan2~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N6
cycloneive_lcell_comb \RiscALU|LessThan2~5 (
// Equation(s):
// \RiscALU|LessThan2~5_cout  = CARRY((\ALU_in1[2]~32_combout  & ((!\RiscALU|LessThan2~3_cout ) # (!\RegFile|Mux29~20_combout ))) # (!\ALU_in1[2]~32_combout  & (!\RegFile|Mux29~20_combout  & !\RiscALU|LessThan2~3_cout )))

	.dataa(\ALU_in1[2]~32_combout ),
	.datab(\RegFile|Mux29~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~3_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~5_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~5 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N8
cycloneive_lcell_comb \RiscALU|LessThan2~7 (
// Equation(s):
// \RiscALU|LessThan2~7_cout  = CARRY((\RegFile|Mux28~20_combout  & ((!\RiscALU|LessThan2~5_cout ) # (!\ALU_in1[3]~34_combout ))) # (!\RegFile|Mux28~20_combout  & (!\ALU_in1[3]~34_combout  & !\RiscALU|LessThan2~5_cout )))

	.dataa(\RegFile|Mux28~20_combout ),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~5_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~7_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~7 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N10
cycloneive_lcell_comb \RiscALU|LessThan2~9 (
// Equation(s):
// \RiscALU|LessThan2~9_cout  = CARRY((\RegFile|Mux27~20_combout  & (\ALU_in1[4]~4_combout  & !\RiscALU|LessThan2~7_cout )) # (!\RegFile|Mux27~20_combout  & ((\ALU_in1[4]~4_combout ) # (!\RiscALU|LessThan2~7_cout ))))

	.dataa(\RegFile|Mux27~20_combout ),
	.datab(\ALU_in1[4]~4_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~7_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~9_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~9 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan2~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N12
cycloneive_lcell_comb \RiscALU|LessThan2~11 (
// Equation(s):
// \RiscALU|LessThan2~11_cout  = CARRY((\ALU_in1[5]~6_combout  & (\RegFile|Mux26~20_combout  & !\RiscALU|LessThan2~9_cout )) # (!\ALU_in1[5]~6_combout  & ((\RegFile|Mux26~20_combout ) # (!\RiscALU|LessThan2~9_cout ))))

	.dataa(\ALU_in1[5]~6_combout ),
	.datab(\RegFile|Mux26~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~9_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~11_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~11 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan2~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N14
cycloneive_lcell_comb \RiscALU|LessThan2~13 (
// Equation(s):
// \RiscALU|LessThan2~13_cout  = CARRY((\ALU_in1[6]~36_combout  & ((!\RiscALU|LessThan2~11_cout ) # (!\RegFile|Mux25~20_combout ))) # (!\ALU_in1[6]~36_combout  & (!\RegFile|Mux25~20_combout  & !\RiscALU|LessThan2~11_cout )))

	.dataa(\ALU_in1[6]~36_combout ),
	.datab(\RegFile|Mux25~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~11_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~13_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~13 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N16
cycloneive_lcell_comb \RiscALU|LessThan2~15 (
// Equation(s):
// \RiscALU|LessThan2~15_cout  = CARRY((\RegFile|Mux24~20_combout  & ((!\RiscALU|LessThan2~13_cout ) # (!\ALU_in1[7]~7_combout ))) # (!\RegFile|Mux24~20_combout  & (!\ALU_in1[7]~7_combout  & !\RiscALU|LessThan2~13_cout )))

	.dataa(\RegFile|Mux24~20_combout ),
	.datab(\ALU_in1[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~13_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~15_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~15 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N18
cycloneive_lcell_comb \RiscALU|LessThan2~17 (
// Equation(s):
// \RiscALU|LessThan2~17_cout  = CARRY((\ALU_in1[8]~8_combout  & ((!\RiscALU|LessThan2~15_cout ) # (!\RegFile|Mux23~20_combout ))) # (!\ALU_in1[8]~8_combout  & (!\RegFile|Mux23~20_combout  & !\RiscALU|LessThan2~15_cout )))

	.dataa(\ALU_in1[8]~8_combout ),
	.datab(\RegFile|Mux23~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~15_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~17_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~17 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N20
cycloneive_lcell_comb \RiscALU|LessThan2~19 (
// Equation(s):
// \RiscALU|LessThan2~19_cout  = CARRY((\RegFile|Mux22~20_combout  & ((!\RiscALU|LessThan2~17_cout ) # (!\ALU_in1[9]~9_combout ))) # (!\RegFile|Mux22~20_combout  & (!\ALU_in1[9]~9_combout  & !\RiscALU|LessThan2~17_cout )))

	.dataa(\RegFile|Mux22~20_combout ),
	.datab(\ALU_in1[9]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~17_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~19_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~19 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N22
cycloneive_lcell_comb \RiscALU|LessThan2~21 (
// Equation(s):
// \RiscALU|LessThan2~21_cout  = CARRY((\RegFile|Mux21~20_combout  & (\ALU_in1[10]~35_combout  & !\RiscALU|LessThan2~19_cout )) # (!\RegFile|Mux21~20_combout  & ((\ALU_in1[10]~35_combout ) # (!\RiscALU|LessThan2~19_cout ))))

	.dataa(\RegFile|Mux21~20_combout ),
	.datab(\ALU_in1[10]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~19_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~21_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~21 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan2~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N24
cycloneive_lcell_comb \RiscALU|LessThan2~23 (
// Equation(s):
// \RiscALU|LessThan2~23_cout  = CARRY((\ALU_in1[11]~10_combout  & (\RegFile|Mux20~20_combout  & !\RiscALU|LessThan2~21_cout )) # (!\ALU_in1[11]~10_combout  & ((\RegFile|Mux20~20_combout ) # (!\RiscALU|LessThan2~21_cout ))))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\RegFile|Mux20~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~21_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~23_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~23 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan2~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N26
cycloneive_lcell_comb \RiscALU|LessThan2~25 (
// Equation(s):
// \RiscALU|LessThan2~25_cout  = CARRY((\ALU_in1[12]~11_combout  & ((!\RiscALU|LessThan2~23_cout ) # (!\RegFile|Mux19~20_combout ))) # (!\ALU_in1[12]~11_combout  & (!\RegFile|Mux19~20_combout  & !\RiscALU|LessThan2~23_cout )))

	.dataa(\ALU_in1[12]~11_combout ),
	.datab(\RegFile|Mux19~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~23_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~25_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~25 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N28
cycloneive_lcell_comb \RiscALU|LessThan2~27 (
// Equation(s):
// \RiscALU|LessThan2~27_cout  = CARRY((\RegFile|Mux18~20_combout  & ((!\RiscALU|LessThan2~25_cout ) # (!\ALU_in1[13]~12_combout ))) # (!\RegFile|Mux18~20_combout  & (!\ALU_in1[13]~12_combout  & !\RiscALU|LessThan2~25_cout )))

	.dataa(\RegFile|Mux18~20_combout ),
	.datab(\ALU_in1[13]~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~25_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~27_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~27 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y43_N30
cycloneive_lcell_comb \RiscALU|LessThan2~29 (
// Equation(s):
// \RiscALU|LessThan2~29_cout  = CARRY((\RegFile|Mux17~20_combout  & (\ALU_in1[14]~13_combout  & !\RiscALU|LessThan2~27_cout )) # (!\RegFile|Mux17~20_combout  & ((\ALU_in1[14]~13_combout ) # (!\RiscALU|LessThan2~27_cout ))))

	.dataa(\RegFile|Mux17~20_combout ),
	.datab(\ALU_in1[14]~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~27_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~29_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~29 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan2~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N0
cycloneive_lcell_comb \RiscALU|LessThan2~31 (
// Equation(s):
// \RiscALU|LessThan2~31_cout  = CARRY((\RegFile|Mux16~20_combout  & ((!\RiscALU|LessThan2~29_cout ) # (!\ALU_in1[15]~14_combout ))) # (!\RegFile|Mux16~20_combout  & (!\ALU_in1[15]~14_combout  & !\RiscALU|LessThan2~29_cout )))

	.dataa(\RegFile|Mux16~20_combout ),
	.datab(\ALU_in1[15]~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~29_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~31_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~31 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N2
cycloneive_lcell_comb \RiscALU|LessThan2~33 (
// Equation(s):
// \RiscALU|LessThan2~33_cout  = CARRY((\RegFile|Mux15~20_combout  & (\ALU_in1[16]~15_combout  & !\RiscALU|LessThan2~31_cout )) # (!\RegFile|Mux15~20_combout  & ((\ALU_in1[16]~15_combout ) # (!\RiscALU|LessThan2~31_cout ))))

	.dataa(\RegFile|Mux15~20_combout ),
	.datab(\ALU_in1[16]~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~31_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~33_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~33 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan2~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N4
cycloneive_lcell_comb \RiscALU|LessThan2~35 (
// Equation(s):
// \RiscALU|LessThan2~35_cout  = CARRY((\RegFile|Mux14~20_combout  & ((!\RiscALU|LessThan2~33_cout ) # (!\ALU_in1[17]~16_combout ))) # (!\RegFile|Mux14~20_combout  & (!\ALU_in1[17]~16_combout  & !\RiscALU|LessThan2~33_cout )))

	.dataa(\RegFile|Mux14~20_combout ),
	.datab(\ALU_in1[17]~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~33_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~35_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~35 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N6
cycloneive_lcell_comb \RiscALU|LessThan2~37 (
// Equation(s):
// \RiscALU|LessThan2~37_cout  = CARRY((\ALU_in1[18]~17_combout  & ((!\RiscALU|LessThan2~35_cout ) # (!\RegFile|Mux13~20_combout ))) # (!\ALU_in1[18]~17_combout  & (!\RegFile|Mux13~20_combout  & !\RiscALU|LessThan2~35_cout )))

	.dataa(\ALU_in1[18]~17_combout ),
	.datab(\RegFile|Mux13~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~35_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~37_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~37 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N8
cycloneive_lcell_comb \RiscALU|LessThan2~39 (
// Equation(s):
// \RiscALU|LessThan2~39_cout  = CARRY((\ALU_in1[19]~18_combout  & (\RegFile|Mux12~20_combout  & !\RiscALU|LessThan2~37_cout )) # (!\ALU_in1[19]~18_combout  & ((\RegFile|Mux12~20_combout ) # (!\RiscALU|LessThan2~37_cout ))))

	.dataa(\ALU_in1[19]~18_combout ),
	.datab(\RegFile|Mux12~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~37_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~39_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~39 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan2~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N10
cycloneive_lcell_comb \RiscALU|LessThan2~41 (
// Equation(s):
// \RiscALU|LessThan2~41_cout  = CARRY((\RegFile|Mux11~20_combout  & (\ALU_in1[20]~19_combout  & !\RiscALU|LessThan2~39_cout )) # (!\RegFile|Mux11~20_combout  & ((\ALU_in1[20]~19_combout ) # (!\RiscALU|LessThan2~39_cout ))))

	.dataa(\RegFile|Mux11~20_combout ),
	.datab(\ALU_in1[20]~19_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~39_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~41_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~41 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan2~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N12
cycloneive_lcell_comb \RiscALU|LessThan2~43 (
// Equation(s):
// \RiscALU|LessThan2~43_cout  = CARRY((\RegFile|Mux10~20_combout  & ((!\RiscALU|LessThan2~41_cout ) # (!\ALU_in1[21]~20_combout ))) # (!\RegFile|Mux10~20_combout  & (!\ALU_in1[21]~20_combout  & !\RiscALU|LessThan2~41_cout )))

	.dataa(\RegFile|Mux10~20_combout ),
	.datab(\ALU_in1[21]~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~41_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~43_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~43 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N14
cycloneive_lcell_comb \RiscALU|LessThan2~45 (
// Equation(s):
// \RiscALU|LessThan2~45_cout  = CARRY((\RegFile|Mux9~20_combout  & (\ALU_in1[22]~21_combout  & !\RiscALU|LessThan2~43_cout )) # (!\RegFile|Mux9~20_combout  & ((\ALU_in1[22]~21_combout ) # (!\RiscALU|LessThan2~43_cout ))))

	.dataa(\RegFile|Mux9~20_combout ),
	.datab(\ALU_in1[22]~21_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~43_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~45_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~45 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan2~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N16
cycloneive_lcell_comb \RiscALU|LessThan2~47 (
// Equation(s):
// \RiscALU|LessThan2~47_cout  = CARRY((\RegFile|Mux8~20_combout  & ((!\RiscALU|LessThan2~45_cout ) # (!\ALU_in1[23]~22_combout ))) # (!\RegFile|Mux8~20_combout  & (!\ALU_in1[23]~22_combout  & !\RiscALU|LessThan2~45_cout )))

	.dataa(\RegFile|Mux8~20_combout ),
	.datab(\ALU_in1[23]~22_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~45_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~47_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~47 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N18
cycloneive_lcell_comb \RiscALU|LessThan2~49 (
// Equation(s):
// \RiscALU|LessThan2~49_cout  = CARRY((\RegFile|Mux7~20_combout  & (\ALU_in1[24]~23_combout  & !\RiscALU|LessThan2~47_cout )) # (!\RegFile|Mux7~20_combout  & ((\ALU_in1[24]~23_combout ) # (!\RiscALU|LessThan2~47_cout ))))

	.dataa(\RegFile|Mux7~20_combout ),
	.datab(\ALU_in1[24]~23_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~47_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~49_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~49 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan2~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N20
cycloneive_lcell_comb \RiscALU|LessThan2~51 (
// Equation(s):
// \RiscALU|LessThan2~51_cout  = CARRY((\RegFile|Mux6~20_combout  & ((!\RiscALU|LessThan2~49_cout ) # (!\ALU_in1[25]~24_combout ))) # (!\RegFile|Mux6~20_combout  & (!\ALU_in1[25]~24_combout  & !\RiscALU|LessThan2~49_cout )))

	.dataa(\RegFile|Mux6~20_combout ),
	.datab(\ALU_in1[25]~24_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~49_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~51_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~51 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N22
cycloneive_lcell_comb \RiscALU|LessThan2~53 (
// Equation(s):
// \RiscALU|LessThan2~53_cout  = CARRY((\ALU_in1[26]~25_combout  & ((!\RiscALU|LessThan2~51_cout ) # (!\RegFile|Mux5~20_combout ))) # (!\ALU_in1[26]~25_combout  & (!\RegFile|Mux5~20_combout  & !\RiscALU|LessThan2~51_cout )))

	.dataa(\ALU_in1[26]~25_combout ),
	.datab(\RegFile|Mux5~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~51_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~53_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~53 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N24
cycloneive_lcell_comb \RiscALU|LessThan2~55 (
// Equation(s):
// \RiscALU|LessThan2~55_cout  = CARRY((\RegFile|Mux4~20_combout  & ((!\RiscALU|LessThan2~53_cout ) # (!\ALU_in1[27]~26_combout ))) # (!\RegFile|Mux4~20_combout  & (!\ALU_in1[27]~26_combout  & !\RiscALU|LessThan2~53_cout )))

	.dataa(\RegFile|Mux4~20_combout ),
	.datab(\ALU_in1[27]~26_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~53_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~55_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~55 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N26
cycloneive_lcell_comb \RiscALU|LessThan2~57 (
// Equation(s):
// \RiscALU|LessThan2~57_cout  = CARRY((\ALU_in1[28]~27_combout  & ((!\RiscALU|LessThan2~55_cout ) # (!\RegFile|Mux3~20_combout ))) # (!\ALU_in1[28]~27_combout  & (!\RegFile|Mux3~20_combout  & !\RiscALU|LessThan2~55_cout )))

	.dataa(\ALU_in1[28]~27_combout ),
	.datab(\RegFile|Mux3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~55_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~57_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~57 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan2~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N28
cycloneive_lcell_comb \RiscALU|LessThan2~59 (
// Equation(s):
// \RiscALU|LessThan2~59_cout  = CARRY((\ALU_in1[29]~28_combout  & (\RegFile|Mux2~20_combout  & !\RiscALU|LessThan2~57_cout )) # (!\ALU_in1[29]~28_combout  & ((\RegFile|Mux2~20_combout ) # (!\RiscALU|LessThan2~57_cout ))))

	.dataa(\ALU_in1[29]~28_combout ),
	.datab(\RegFile|Mux2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan2~57_cout ),
	.combout(),
	.cout(\RiscALU|LessThan2~59_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan2~59 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan2~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X52_Y42_N30
cycloneive_lcell_comb \RiscALU|LessThan2~60 (
// Equation(s):
// \RiscALU|LessThan2~60_combout  = (\ALU_in1[30]~29_combout  & ((!\RiscALU|LessThan2~59_cout ) # (!\RegFile|Mux1~20_combout ))) # (!\ALU_in1[30]~29_combout  & (!\RegFile|Mux1~20_combout  & !\RiscALU|LessThan2~59_cout ))

	.dataa(\ALU_in1[30]~29_combout ),
	.datab(\RegFile|Mux1~20_combout ),
	.datac(gnd),
	.datad(gnd),
	.cin(\RiscALU|LessThan2~59_cout ),
	.combout(\RiscALU|LessThan2~60_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|LessThan2~60 .lut_mask = 16'h2B2B;
defparam \RiscALU|LessThan2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N18
cycloneive_lcell_comb \RiscALU|Mux31~7 (
// Equation(s):
// \RiscALU|Mux31~7_combout  = (\ALU_in1[31]~30_combout  & (\RiscALU|LessThan4~62_combout  $ (((\RegFile|Mux0~20_combout  & \RiscALU|LessThan2~60_combout ))))) # (!\ALU_in1[31]~30_combout  & (!\RiscALU|LessThan4~62_combout  & (\RegFile|Mux0~20_combout )))

	.dataa(\RiscALU|LessThan4~62_combout ),
	.datab(\ALU_in1[31]~30_combout ),
	.datac(\RegFile|Mux0~20_combout ),
	.datad(\RiscALU|LessThan2~60_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux31~7 .lut_mask = 16'h5898;
defparam \RiscALU|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N28
cycloneive_lcell_comb \RiscALU|Mux31~8 (
// Equation(s):
// \RiscALU|Mux31~8_combout  = \RiscALU|LessThan4~62_combout  $ (funct3[0] $ (((\RiscALU|Mux31~7_combout  & !funct3[1]))))

	.dataa(\RiscALU|LessThan4~62_combout ),
	.datab(\RiscALU|Mux31~7_combout ),
	.datac(funct3[0]),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux31~8 .lut_mask = 16'h5A96;
defparam \RiscALU|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N28
cycloneive_lcell_comb \RiscALU|ShiftRight0~4 (
// Equation(s):
// \RiscALU|ShiftRight0~4_combout  = (!\ALU_in1[1]~3_combout  & ((\ALU_in1[0]~1_combout  & ((\RegFile|Mux30~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux31~20_combout ))))

	.dataa(\RegFile|Mux31~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RegFile|Mux30~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~4 .lut_mask = 16'h3202;
defparam \RiscALU|ShiftRight0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N18
cycloneive_lcell_comb \RiscALU|ShiftRight0~5 (
// Equation(s):
// \RiscALU|ShiftRight0~5_combout  = (!\ALU_in1[2]~32_combout  & ((\RiscALU|ShiftRight0~4_combout ) # ((\RiscALU|ShiftRight1~4_combout  & \ALU_in1[1]~3_combout ))))

	.dataa(\RiscALU|ShiftRight0~4_combout ),
	.datab(\RiscALU|ShiftRight1~4_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~5_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~5 .lut_mask = 16'h0E0A;
defparam \RiscALU|ShiftRight0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y43_N4
cycloneive_lcell_comb \RiscALU|ShiftRight0~8 (
// Equation(s):
// \RiscALU|ShiftRight0~8_combout  = (!\ALU_in1[3]~34_combout  & ((\RiscALU|ShiftRight0~5_combout ) # ((\RiscALU|ShiftRight0~7_combout  & \ALU_in1[2]~32_combout ))))

	.dataa(\RiscALU|ShiftRight0~7_combout ),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftRight0~5_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~8_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~8 .lut_mask = 16'h3320;
defparam \RiscALU|ShiftRight0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N16
cycloneive_lcell_comb \RiscALU|ShiftRight0~16 (
// Equation(s):
// \RiscALU|ShiftRight0~16_combout  = (!\ALU_in1[4]~4_combout  & ((\RiscALU|ShiftRight0~8_combout ) # ((\RiscALU|ShiftRight0~15_combout  & \ALU_in1[3]~34_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|ShiftRight0~15_combout ),
	.datac(\ALU_in1[3]~34_combout ),
	.datad(\RiscALU|ShiftRight0~8_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~16_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~16 .lut_mask = 16'h5540;
defparam \RiscALU|ShiftRight0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N18
cycloneive_lcell_comb \RiscALU|ShiftRight0~31 (
// Equation(s):
// \RiscALU|ShiftRight0~31_combout  = (\RiscALU|ShiftRight0~16_combout ) # ((\RiscALU|ShiftRight0~30_combout  & \ALU_in1[4]~4_combout ))

	.dataa(gnd),
	.datab(\RiscALU|ShiftRight0~30_combout ),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\RiscALU|ShiftRight0~16_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~31_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~31 .lut_mask = 16'hFFC0;
defparam \RiscALU|ShiftRight0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y40_N24
cycloneive_lcell_comb \RegFile|Mux63~20 (
// Equation(s):
// \RegFile|Mux63~20_combout  = (readReg2[4] & ((\RegFile|Mux63~9_combout ))) # (!readReg2[4] & (\RegFile|Mux63~19_combout ))

	.dataa(gnd),
	.datab(readReg2[4]),
	.datac(\RegFile|Mux63~19_combout ),
	.datad(\RegFile|Mux63~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux63~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux63~20 .lut_mask = 16'hFC30;
defparam \RegFile|Mux63~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y45_N8
cycloneive_lcell_comb \RiscALU|out~36 (
// Equation(s):
// \RiscALU|out~36_combout  = (\RegFile|Mux31~20_combout  & ((\ALU_in1_con~1_combout  & ((\RegFile|Mux63~20_combout ))) # (!\ALU_in1_con~1_combout  & (readReg2[0]))))

	.dataa(\RegFile|Mux31~20_combout ),
	.datab(\ALU_in1_con~1_combout ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux63~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~36_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~36 .lut_mask = 16'hA820;
defparam \RiscALU|out~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N20
cycloneive_lcell_comb \RiscALU|Mux31~2 (
// Equation(s):
// \RiscALU|Mux31~2_combout  = (funct3[0] & (((funct3[1])))) # (!funct3[0] & ((\RegFile|Mux31~20_combout  & ((funct3[1]) # (!\ALU_in1[0]~1_combout ))) # (!\RegFile|Mux31~20_combout  & (\ALU_in1[0]~1_combout ))))

	.dataa(\RegFile|Mux31~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux31~2 .lut_mask = 16'hF0E6;
defparam \RiscALU|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y44_N30
cycloneive_lcell_comb \RiscALU|Mux31~3 (
// Equation(s):
// \RiscALU|Mux31~3_combout  = (funct3[0] & ((\RiscALU|Mux31~2_combout  & ((\RiscALU|out~36_combout ))) # (!\RiscALU|Mux31~2_combout  & (\RiscALU|ShiftRight0~31_combout )))) # (!funct3[0] & (((\RiscALU|Mux31~2_combout ))))

	.dataa(funct3[0]),
	.datab(\RiscALU|ShiftRight0~31_combout ),
	.datac(\RiscALU|out~36_combout ),
	.datad(\RiscALU|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux31~3 .lut_mask = 16'hF588;
defparam \RiscALU|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y46_N0
cycloneive_lcell_comb \RiscALU|ShiftLeft0~4 (
// Equation(s):
// \RiscALU|ShiftLeft0~4_combout  = (\RiscALU|ShiftRight0~32_combout  & (!\ALU_in1[4]~4_combout  & \RegFile|Mux31~20_combout ))

	.dataa(\RiscALU|ShiftRight0~32_combout ),
	.datab(gnd),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\RegFile|Mux31~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~4 .lut_mask = 16'h0A00;
defparam \RiscALU|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N12
cycloneive_lcell_comb \RiscALU|Mux31~4 (
// Equation(s):
// \RiscALU|Mux31~4_combout  = (funct3[0] & ((\RiscALU|ShiftLeft0~4_combout ) # ((funct3[1])))) # (!funct3[0] & (((\RiscALU|Add0~3_combout  & !funct3[1]))))

	.dataa(\RiscALU|ShiftLeft0~4_combout ),
	.datab(\RiscALU|Add0~3_combout ),
	.datac(funct3[0]),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux31~4 .lut_mask = 16'hF0AC;
defparam \RiscALU|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N0
cycloneive_lcell_comb \RiscALU|a~16 (
// Equation(s):
// \RiscALU|a~16_combout  = (opcode[5] & ((\ALU_in1[14]~13_combout ))) # (!opcode[5] & (\ALU_in1[11]~10_combout ))

	.dataa(gnd),
	.datab(opcode[5]),
	.datac(\ALU_in1[11]~10_combout ),
	.datad(\ALU_in1[14]~13_combout ),
	.cin(gnd),
	.combout(\RiscALU|a~16_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|a~16 .lut_mask = 16'hFC30;
defparam \RiscALU|a~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N0
cycloneive_lcell_comb \RiscALU|LessThan1~1 (
// Equation(s):
// \RiscALU|LessThan1~1_cout  = CARRY((!\RegFile|Mux31~20_combout  & \ALU_in1[0]~1_combout ))

	.dataa(\RegFile|Mux31~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\RiscALU|LessThan1~1_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~1 .lut_mask = 16'h0044;
defparam \RiscALU|LessThan1~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N2
cycloneive_lcell_comb \RiscALU|LessThan1~3 (
// Equation(s):
// \RiscALU|LessThan1~3_cout  = CARRY((\RegFile|Mux30~20_combout  & ((!\RiscALU|LessThan1~1_cout ) # (!\ALU_in1[1]~3_combout ))) # (!\RegFile|Mux30~20_combout  & (!\ALU_in1[1]~3_combout  & !\RiscALU|LessThan1~1_cout )))

	.dataa(\RegFile|Mux30~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~1_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~3_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~3 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N4
cycloneive_lcell_comb \RiscALU|LessThan1~5 (
// Equation(s):
// \RiscALU|LessThan1~5_cout  = CARRY((\RegFile|Mux29~20_combout  & (\ALU_in1[2]~32_combout  & !\RiscALU|LessThan1~3_cout )) # (!\RegFile|Mux29~20_combout  & ((\ALU_in1[2]~32_combout ) # (!\RiscALU|LessThan1~3_cout ))))

	.dataa(\RegFile|Mux29~20_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~3_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~5_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~5 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan1~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N6
cycloneive_lcell_comb \RiscALU|LessThan1~7 (
// Equation(s):
// \RiscALU|LessThan1~7_cout  = CARRY((\ALU_in1[3]~34_combout  & (\RegFile|Mux28~20_combout  & !\RiscALU|LessThan1~5_cout )) # (!\ALU_in1[3]~34_combout  & ((\RegFile|Mux28~20_combout ) # (!\RiscALU|LessThan1~5_cout ))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RegFile|Mux28~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~5_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~7_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~7 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan1~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N8
cycloneive_lcell_comb \RiscALU|LessThan1~9 (
// Equation(s):
// \RiscALU|LessThan1~9_cout  = CARRY((\ALU_in1[4]~4_combout  & ((!\RiscALU|LessThan1~7_cout ) # (!\RegFile|Mux27~20_combout ))) # (!\ALU_in1[4]~4_combout  & (!\RegFile|Mux27~20_combout  & !\RiscALU|LessThan1~7_cout )))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RegFile|Mux27~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~7_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~9_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~9 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N10
cycloneive_lcell_comb \RiscALU|LessThan1~11 (
// Equation(s):
// \RiscALU|LessThan1~11_cout  = CARRY((\ALU_in1[5]~6_combout  & (\RegFile|Mux26~20_combout  & !\RiscALU|LessThan1~9_cout )) # (!\ALU_in1[5]~6_combout  & ((\RegFile|Mux26~20_combout ) # (!\RiscALU|LessThan1~9_cout ))))

	.dataa(\ALU_in1[5]~6_combout ),
	.datab(\RegFile|Mux26~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~9_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~11_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~11 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan1~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N12
cycloneive_lcell_comb \RiscALU|LessThan1~13 (
// Equation(s):
// \RiscALU|LessThan1~13_cout  = CARRY((\ALU_in1[6]~36_combout  & ((!\RiscALU|LessThan1~11_cout ) # (!\RegFile|Mux25~20_combout ))) # (!\ALU_in1[6]~36_combout  & (!\RegFile|Mux25~20_combout  & !\RiscALU|LessThan1~11_cout )))

	.dataa(\ALU_in1[6]~36_combout ),
	.datab(\RegFile|Mux25~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~11_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~13_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~13 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N14
cycloneive_lcell_comb \RiscALU|LessThan1~15 (
// Equation(s):
// \RiscALU|LessThan1~15_cout  = CARRY((\ALU_in1[7]~7_combout  & (\RegFile|Mux24~20_combout  & !\RiscALU|LessThan1~13_cout )) # (!\ALU_in1[7]~7_combout  & ((\RegFile|Mux24~20_combout ) # (!\RiscALU|LessThan1~13_cout ))))

	.dataa(\ALU_in1[7]~7_combout ),
	.datab(\RegFile|Mux24~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~13_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~15_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~15 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan1~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N16
cycloneive_lcell_comb \RiscALU|LessThan1~17 (
// Equation(s):
// \RiscALU|LessThan1~17_cout  = CARRY((\RegFile|Mux23~20_combout  & (\ALU_in1[8]~8_combout  & !\RiscALU|LessThan1~15_cout )) # (!\RegFile|Mux23~20_combout  & ((\ALU_in1[8]~8_combout ) # (!\RiscALU|LessThan1~15_cout ))))

	.dataa(\RegFile|Mux23~20_combout ),
	.datab(\ALU_in1[8]~8_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~15_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~17_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~17 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan1~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N18
cycloneive_lcell_comb \RiscALU|LessThan1~19 (
// Equation(s):
// \RiscALU|LessThan1~19_cout  = CARRY((\ALU_in1[9]~9_combout  & (\RegFile|Mux22~20_combout  & !\RiscALU|LessThan1~17_cout )) # (!\ALU_in1[9]~9_combout  & ((\RegFile|Mux22~20_combout ) # (!\RiscALU|LessThan1~17_cout ))))

	.dataa(\ALU_in1[9]~9_combout ),
	.datab(\RegFile|Mux22~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~17_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~19_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~19 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan1~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N20
cycloneive_lcell_comb \RiscALU|LessThan1~21 (
// Equation(s):
// \RiscALU|LessThan1~21_cout  = CARRY((\ALU_in1[10]~35_combout  & ((!\RiscALU|LessThan1~19_cout ) # (!\RegFile|Mux21~20_combout ))) # (!\ALU_in1[10]~35_combout  & (!\RegFile|Mux21~20_combout  & !\RiscALU|LessThan1~19_cout )))

	.dataa(\ALU_in1[10]~35_combout ),
	.datab(\RegFile|Mux21~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~19_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~21_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~21 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N22
cycloneive_lcell_comb \RiscALU|LessThan1~23 (
// Equation(s):
// \RiscALU|LessThan1~23_cout  = CARRY((\ALU_in1[11]~10_combout  & (\RegFile|Mux20~20_combout  & !\RiscALU|LessThan1~21_cout )) # (!\ALU_in1[11]~10_combout  & ((\RegFile|Mux20~20_combout ) # (!\RiscALU|LessThan1~21_cout ))))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\RegFile|Mux20~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~21_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~23_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~23 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan1~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N24
cycloneive_lcell_comb \RiscALU|LessThan1~25 (
// Equation(s):
// \RiscALU|LessThan1~25_cout  = CARRY((\RiscALU|a~18_combout  & ((!\RiscALU|LessThan1~23_cout ) # (!\RegFile|Mux19~20_combout ))) # (!\RiscALU|a~18_combout  & (!\RegFile|Mux19~20_combout  & !\RiscALU|LessThan1~23_cout )))

	.dataa(\RiscALU|a~18_combout ),
	.datab(\RegFile|Mux19~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~23_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~25_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~25 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N26
cycloneive_lcell_comb \RiscALU|LessThan1~27 (
// Equation(s):
// \RiscALU|LessThan1~27_cout  = CARRY((\RegFile|Mux18~20_combout  & ((!\RiscALU|LessThan1~25_cout ) # (!\RiscALU|a~17_combout ))) # (!\RegFile|Mux18~20_combout  & (!\RiscALU|a~17_combout  & !\RiscALU|LessThan1~25_cout )))

	.dataa(\RegFile|Mux18~20_combout ),
	.datab(\RiscALU|a~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~25_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~27_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~27 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N28
cycloneive_lcell_comb \RiscALU|LessThan1~29 (
// Equation(s):
// \RiscALU|LessThan1~29_cout  = CARRY((\RegFile|Mux17~20_combout  & (\RiscALU|a~16_combout  & !\RiscALU|LessThan1~27_cout )) # (!\RegFile|Mux17~20_combout  & ((\RiscALU|a~16_combout ) # (!\RiscALU|LessThan1~27_cout ))))

	.dataa(\RegFile|Mux17~20_combout ),
	.datab(\RiscALU|a~16_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~27_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~29_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~29 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan1~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y45_N30
cycloneive_lcell_comb \RiscALU|LessThan1~31 (
// Equation(s):
// \RiscALU|LessThan1~31_cout  = CARRY((\RegFile|Mux16~20_combout  & ((!\RiscALU|LessThan1~29_cout ) # (!\RiscALU|a~15_combout ))) # (!\RegFile|Mux16~20_combout  & (!\RiscALU|a~15_combout  & !\RiscALU|LessThan1~29_cout )))

	.dataa(\RegFile|Mux16~20_combout ),
	.datab(\RiscALU|a~15_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~29_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~31_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~31 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N0
cycloneive_lcell_comb \RiscALU|LessThan1~33 (
// Equation(s):
// \RiscALU|LessThan1~33_cout  = CARRY((\RegFile|Mux15~20_combout  & (\RiscALU|a~14_combout  & !\RiscALU|LessThan1~31_cout )) # (!\RegFile|Mux15~20_combout  & ((\RiscALU|a~14_combout ) # (!\RiscALU|LessThan1~31_cout ))))

	.dataa(\RegFile|Mux15~20_combout ),
	.datab(\RiscALU|a~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~31_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~33_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~33 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan1~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N2
cycloneive_lcell_comb \RiscALU|LessThan1~35 (
// Equation(s):
// \RiscALU|LessThan1~35_cout  = CARRY((\RegFile|Mux14~20_combout  & ((!\RiscALU|LessThan1~33_cout ) # (!\RiscALU|a~13_combout ))) # (!\RegFile|Mux14~20_combout  & (!\RiscALU|a~13_combout  & !\RiscALU|LessThan1~33_cout )))

	.dataa(\RegFile|Mux14~20_combout ),
	.datab(\RiscALU|a~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~33_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~35_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~35 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N4
cycloneive_lcell_comb \RiscALU|LessThan1~37 (
// Equation(s):
// \RiscALU|LessThan1~37_cout  = CARRY((\RegFile|Mux13~20_combout  & (\RiscALU|a~12_combout  & !\RiscALU|LessThan1~35_cout )) # (!\RegFile|Mux13~20_combout  & ((\RiscALU|a~12_combout ) # (!\RiscALU|LessThan1~35_cout ))))

	.dataa(\RegFile|Mux13~20_combout ),
	.datab(\RiscALU|a~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~35_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~37_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~37 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan1~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N6
cycloneive_lcell_comb \RiscALU|LessThan1~39 (
// Equation(s):
// \RiscALU|LessThan1~39_cout  = CARRY((\RegFile|Mux12~20_combout  & ((!\RiscALU|LessThan1~37_cout ) # (!\RiscALU|a~11_combout ))) # (!\RegFile|Mux12~20_combout  & (!\RiscALU|a~11_combout  & !\RiscALU|LessThan1~37_cout )))

	.dataa(\RegFile|Mux12~20_combout ),
	.datab(\RiscALU|a~11_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~37_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~39_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~39 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N8
cycloneive_lcell_comb \RiscALU|LessThan1~41 (
// Equation(s):
// \RiscALU|LessThan1~41_cout  = CARRY((\RiscALU|a~10_combout  & ((!\RiscALU|LessThan1~39_cout ) # (!\RegFile|Mux11~20_combout ))) # (!\RiscALU|a~10_combout  & (!\RegFile|Mux11~20_combout  & !\RiscALU|LessThan1~39_cout )))

	.dataa(\RiscALU|a~10_combout ),
	.datab(\RegFile|Mux11~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~39_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~41_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~41 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N10
cycloneive_lcell_comb \RiscALU|LessThan1~43 (
// Equation(s):
// \RiscALU|LessThan1~43_cout  = CARRY((\RiscALU|a~9_combout  & (\RegFile|Mux10~20_combout  & !\RiscALU|LessThan1~41_cout )) # (!\RiscALU|a~9_combout  & ((\RegFile|Mux10~20_combout ) # (!\RiscALU|LessThan1~41_cout ))))

	.dataa(\RiscALU|a~9_combout ),
	.datab(\RegFile|Mux10~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~41_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~43_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~43 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan1~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N12
cycloneive_lcell_comb \RiscALU|LessThan1~45 (
// Equation(s):
// \RiscALU|LessThan1~45_cout  = CARRY((\RiscALU|a~8_combout  & ((!\RiscALU|LessThan1~43_cout ) # (!\RegFile|Mux9~20_combout ))) # (!\RiscALU|a~8_combout  & (!\RegFile|Mux9~20_combout  & !\RiscALU|LessThan1~43_cout )))

	.dataa(\RiscALU|a~8_combout ),
	.datab(\RegFile|Mux9~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~43_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~45_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~45 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N14
cycloneive_lcell_comb \RiscALU|LessThan1~47 (
// Equation(s):
// \RiscALU|LessThan1~47_cout  = CARRY((\RegFile|Mux8~20_combout  & ((!\RiscALU|LessThan1~45_cout ) # (!\RiscALU|a~7_combout ))) # (!\RegFile|Mux8~20_combout  & (!\RiscALU|a~7_combout  & !\RiscALU|LessThan1~45_cout )))

	.dataa(\RegFile|Mux8~20_combout ),
	.datab(\RiscALU|a~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~45_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~47_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~47 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N16
cycloneive_lcell_comb \RiscALU|LessThan1~49 (
// Equation(s):
// \RiscALU|LessThan1~49_cout  = CARRY((\RegFile|Mux7~20_combout  & (\RiscALU|a~6_combout  & !\RiscALU|LessThan1~47_cout )) # (!\RegFile|Mux7~20_combout  & ((\RiscALU|a~6_combout ) # (!\RiscALU|LessThan1~47_cout ))))

	.dataa(\RegFile|Mux7~20_combout ),
	.datab(\RiscALU|a~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~47_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~49_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~49 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan1~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N18
cycloneive_lcell_comb \RiscALU|LessThan1~51 (
// Equation(s):
// \RiscALU|LessThan1~51_cout  = CARRY((\RegFile|Mux6~20_combout  & ((!\RiscALU|LessThan1~49_cout ) # (!\RiscALU|a~5_combout ))) # (!\RegFile|Mux6~20_combout  & (!\RiscALU|a~5_combout  & !\RiscALU|LessThan1~49_cout )))

	.dataa(\RegFile|Mux6~20_combout ),
	.datab(\RiscALU|a~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~49_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~51_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~51 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N20
cycloneive_lcell_comb \RiscALU|LessThan1~53 (
// Equation(s):
// \RiscALU|LessThan1~53_cout  = CARRY((\RiscALU|a~4_combout  & ((!\RiscALU|LessThan1~51_cout ) # (!\RegFile|Mux5~20_combout ))) # (!\RiscALU|a~4_combout  & (!\RegFile|Mux5~20_combout  & !\RiscALU|LessThan1~51_cout )))

	.dataa(\RiscALU|a~4_combout ),
	.datab(\RegFile|Mux5~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~51_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~53_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~53 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N22
cycloneive_lcell_comb \RiscALU|LessThan1~55 (
// Equation(s):
// \RiscALU|LessThan1~55_cout  = CARRY((\RegFile|Mux4~20_combout  & ((!\RiscALU|LessThan1~53_cout ) # (!\RiscALU|a~3_combout ))) # (!\RegFile|Mux4~20_combout  & (!\RiscALU|a~3_combout  & !\RiscALU|LessThan1~53_cout )))

	.dataa(\RegFile|Mux4~20_combout ),
	.datab(\RiscALU|a~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~53_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~55_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~55 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N24
cycloneive_lcell_comb \RiscALU|LessThan1~57 (
// Equation(s):
// \RiscALU|LessThan1~57_cout  = CARRY((\RiscALU|a~2_combout  & ((!\RiscALU|LessThan1~55_cout ) # (!\RegFile|Mux3~20_combout ))) # (!\RiscALU|a~2_combout  & (!\RegFile|Mux3~20_combout  & !\RiscALU|LessThan1~55_cout )))

	.dataa(\RiscALU|a~2_combout ),
	.datab(\RegFile|Mux3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~55_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~57_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~57 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N26
cycloneive_lcell_comb \RiscALU|LessThan1~59 (
// Equation(s):
// \RiscALU|LessThan1~59_cout  = CARRY((\RiscALU|a~1_combout  & (\RegFile|Mux2~20_combout  & !\RiscALU|LessThan1~57_cout )) # (!\RiscALU|a~1_combout  & ((\RegFile|Mux2~20_combout ) # (!\RiscALU|LessThan1~57_cout ))))

	.dataa(\RiscALU|a~1_combout ),
	.datab(\RegFile|Mux2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~57_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~59_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~59 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan1~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N28
cycloneive_lcell_comb \RiscALU|LessThan1~61 (
// Equation(s):
// \RiscALU|LessThan1~61_cout  = CARRY((\RiscALU|a~0_combout  & ((!\RiscALU|LessThan1~59_cout ) # (!\RegFile|Mux1~20_combout ))) # (!\RiscALU|a~0_combout  & (!\RegFile|Mux1~20_combout  & !\RiscALU|LessThan1~59_cout )))

	.dataa(\RiscALU|a~0_combout ),
	.datab(\RegFile|Mux1~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan1~59_cout ),
	.combout(),
	.cout(\RiscALU|LessThan1~61_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan1~61 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan1~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y44_N30
cycloneive_lcell_comb \RiscALU|LessThan1~62 (
// Equation(s):
// \RiscALU|LessThan1~62_combout  = (\RiscALU|a~19_combout  & ((\RiscALU|LessThan1~61_cout ) # (!\RegFile|Mux0~20_combout ))) # (!\RiscALU|a~19_combout  & (\RiscALU|LessThan1~61_cout  & !\RegFile|Mux0~20_combout ))

	.dataa(gnd),
	.datab(\RiscALU|a~19_combout ),
	.datac(gnd),
	.datad(\RegFile|Mux0~20_combout ),
	.cin(\RiscALU|LessThan1~61_cout ),
	.combout(\RiscALU|LessThan1~62_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|LessThan1~62 .lut_mask = 16'hC0FC;
defparam \RiscALU|LessThan1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N2
cycloneive_lcell_comb \RiscALU|LessThan0~1 (
// Equation(s):
// \RiscALU|LessThan0~1_cout  = CARRY((!\RegFile|Mux31~20_combout  & \ALU_in1[0]~1_combout ))

	.dataa(\RegFile|Mux31~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\RiscALU|LessThan0~1_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~1 .lut_mask = 16'h0044;
defparam \RiscALU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N4
cycloneive_lcell_comb \RiscALU|LessThan0~3 (
// Equation(s):
// \RiscALU|LessThan0~3_cout  = CARRY((\RegFile|Mux30~20_combout  & ((!\RiscALU|LessThan0~1_cout ) # (!\ALU_in1[1]~3_combout ))) # (!\RegFile|Mux30~20_combout  & (!\ALU_in1[1]~3_combout  & !\RiscALU|LessThan0~1_cout )))

	.dataa(\RegFile|Mux30~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~1_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~3_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~3 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N6
cycloneive_lcell_comb \RiscALU|LessThan0~5 (
// Equation(s):
// \RiscALU|LessThan0~5_cout  = CARRY((\RegFile|Mux29~20_combout  & (\ALU_in1[2]~32_combout  & !\RiscALU|LessThan0~3_cout )) # (!\RegFile|Mux29~20_combout  & ((\ALU_in1[2]~32_combout ) # (!\RiscALU|LessThan0~3_cout ))))

	.dataa(\RegFile|Mux29~20_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~3_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~5_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~5 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N8
cycloneive_lcell_comb \RiscALU|LessThan0~7 (
// Equation(s):
// \RiscALU|LessThan0~7_cout  = CARRY((\RegFile|Mux28~20_combout  & ((!\RiscALU|LessThan0~5_cout ) # (!\ALU_in1[3]~34_combout ))) # (!\RegFile|Mux28~20_combout  & (!\ALU_in1[3]~34_combout  & !\RiscALU|LessThan0~5_cout )))

	.dataa(\RegFile|Mux28~20_combout ),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~5_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~7_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~7 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N10
cycloneive_lcell_comb \RiscALU|LessThan0~9 (
// Equation(s):
// \RiscALU|LessThan0~9_cout  = CARRY((\ALU_in1[4]~4_combout  & ((!\RiscALU|LessThan0~7_cout ) # (!\RegFile|Mux27~20_combout ))) # (!\ALU_in1[4]~4_combout  & (!\RegFile|Mux27~20_combout  & !\RiscALU|LessThan0~7_cout )))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RegFile|Mux27~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~7_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~9_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~9 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N12
cycloneive_lcell_comb \RiscALU|LessThan0~11 (
// Equation(s):
// \RiscALU|LessThan0~11_cout  = CARRY((\RegFile|Mux26~20_combout  & ((!\RiscALU|LessThan0~9_cout ) # (!\ALU_in1[5]~6_combout ))) # (!\RegFile|Mux26~20_combout  & (!\ALU_in1[5]~6_combout  & !\RiscALU|LessThan0~9_cout )))

	.dataa(\RegFile|Mux26~20_combout ),
	.datab(\ALU_in1[5]~6_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~9_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~11_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~11 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N14
cycloneive_lcell_comb \RiscALU|LessThan0~13 (
// Equation(s):
// \RiscALU|LessThan0~13_cout  = CARRY((\ALU_in1[6]~36_combout  & ((!\RiscALU|LessThan0~11_cout ) # (!\RegFile|Mux25~20_combout ))) # (!\ALU_in1[6]~36_combout  & (!\RegFile|Mux25~20_combout  & !\RiscALU|LessThan0~11_cout )))

	.dataa(\ALU_in1[6]~36_combout ),
	.datab(\RegFile|Mux25~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~11_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~13_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~13 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N16
cycloneive_lcell_comb \RiscALU|LessThan0~15 (
// Equation(s):
// \RiscALU|LessThan0~15_cout  = CARRY((\RegFile|Mux24~20_combout  & ((!\RiscALU|LessThan0~13_cout ) # (!\ALU_in1[7]~7_combout ))) # (!\RegFile|Mux24~20_combout  & (!\ALU_in1[7]~7_combout  & !\RiscALU|LessThan0~13_cout )))

	.dataa(\RegFile|Mux24~20_combout ),
	.datab(\ALU_in1[7]~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~13_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~15_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~15 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N18
cycloneive_lcell_comb \RiscALU|LessThan0~17 (
// Equation(s):
// \RiscALU|LessThan0~17_cout  = CARRY((\ALU_in1[8]~8_combout  & ((!\RiscALU|LessThan0~15_cout ) # (!\RegFile|Mux23~20_combout ))) # (!\ALU_in1[8]~8_combout  & (!\RegFile|Mux23~20_combout  & !\RiscALU|LessThan0~15_cout )))

	.dataa(\ALU_in1[8]~8_combout ),
	.datab(\RegFile|Mux23~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~15_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~17_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~17 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N20
cycloneive_lcell_comb \RiscALU|LessThan0~19 (
// Equation(s):
// \RiscALU|LessThan0~19_cout  = CARRY((\RegFile|Mux22~20_combout  & ((!\RiscALU|LessThan0~17_cout ) # (!\ALU_in1[9]~9_combout ))) # (!\RegFile|Mux22~20_combout  & (!\ALU_in1[9]~9_combout  & !\RiscALU|LessThan0~17_cout )))

	.dataa(\RegFile|Mux22~20_combout ),
	.datab(\ALU_in1[9]~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~17_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~19_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~19 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N22
cycloneive_lcell_comb \RiscALU|LessThan0~21 (
// Equation(s):
// \RiscALU|LessThan0~21_cout  = CARRY((\RegFile|Mux21~20_combout  & (\ALU_in1[10]~35_combout  & !\RiscALU|LessThan0~19_cout )) # (!\RegFile|Mux21~20_combout  & ((\ALU_in1[10]~35_combout ) # (!\RiscALU|LessThan0~19_cout ))))

	.dataa(\RegFile|Mux21~20_combout ),
	.datab(\ALU_in1[10]~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~19_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~21_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~21 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N24
cycloneive_lcell_comb \RiscALU|LessThan0~23 (
// Equation(s):
// \RiscALU|LessThan0~23_cout  = CARRY((\ALU_in1[11]~10_combout  & (\RegFile|Mux20~20_combout  & !\RiscALU|LessThan0~21_cout )) # (!\ALU_in1[11]~10_combout  & ((\RegFile|Mux20~20_combout ) # (!\RiscALU|LessThan0~21_cout ))))

	.dataa(\ALU_in1[11]~10_combout ),
	.datab(\RegFile|Mux20~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~21_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~23_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~23 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N26
cycloneive_lcell_comb \RiscALU|LessThan0~25 (
// Equation(s):
// \RiscALU|LessThan0~25_cout  = CARRY((\RegFile|Mux19~20_combout  & (\RiscALU|a~18_combout  & !\RiscALU|LessThan0~23_cout )) # (!\RegFile|Mux19~20_combout  & ((\RiscALU|a~18_combout ) # (!\RiscALU|LessThan0~23_cout ))))

	.dataa(\RegFile|Mux19~20_combout ),
	.datab(\RiscALU|a~18_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~23_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~25_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~25 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N28
cycloneive_lcell_comb \RiscALU|LessThan0~27 (
// Equation(s):
// \RiscALU|LessThan0~27_cout  = CARRY((\RegFile|Mux18~20_combout  & ((!\RiscALU|LessThan0~25_cout ) # (!\RiscALU|a~17_combout ))) # (!\RegFile|Mux18~20_combout  & (!\RiscALU|a~17_combout  & !\RiscALU|LessThan0~25_cout )))

	.dataa(\RegFile|Mux18~20_combout ),
	.datab(\RiscALU|a~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~25_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~27_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~27 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y45_N30
cycloneive_lcell_comb \RiscALU|LessThan0~29 (
// Equation(s):
// \RiscALU|LessThan0~29_cout  = CARRY((\RiscALU|a~16_combout  & ((!\RiscALU|LessThan0~27_cout ) # (!\RegFile|Mux17~20_combout ))) # (!\RiscALU|a~16_combout  & (!\RegFile|Mux17~20_combout  & !\RiscALU|LessThan0~27_cout )))

	.dataa(\RiscALU|a~16_combout ),
	.datab(\RegFile|Mux17~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~27_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~29_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~29 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N0
cycloneive_lcell_comb \RiscALU|LessThan0~31 (
// Equation(s):
// \RiscALU|LessThan0~31_cout  = CARRY((\RiscALU|a~15_combout  & (\RegFile|Mux16~20_combout  & !\RiscALU|LessThan0~29_cout )) # (!\RiscALU|a~15_combout  & ((\RegFile|Mux16~20_combout ) # (!\RiscALU|LessThan0~29_cout ))))

	.dataa(\RiscALU|a~15_combout ),
	.datab(\RegFile|Mux16~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~29_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~31_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~31 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N2
cycloneive_lcell_comb \RiscALU|LessThan0~33 (
// Equation(s):
// \RiscALU|LessThan0~33_cout  = CARRY((\RegFile|Mux15~20_combout  & (\RiscALU|a~14_combout  & !\RiscALU|LessThan0~31_cout )) # (!\RegFile|Mux15~20_combout  & ((\RiscALU|a~14_combout ) # (!\RiscALU|LessThan0~31_cout ))))

	.dataa(\RegFile|Mux15~20_combout ),
	.datab(\RiscALU|a~14_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~31_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~33_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~33 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N4
cycloneive_lcell_comb \RiscALU|LessThan0~35 (
// Equation(s):
// \RiscALU|LessThan0~35_cout  = CARRY((\RegFile|Mux14~20_combout  & ((!\RiscALU|LessThan0~33_cout ) # (!\RiscALU|a~13_combout ))) # (!\RegFile|Mux14~20_combout  & (!\RiscALU|a~13_combout  & !\RiscALU|LessThan0~33_cout )))

	.dataa(\RegFile|Mux14~20_combout ),
	.datab(\RiscALU|a~13_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~33_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~35_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~35 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N6
cycloneive_lcell_comb \RiscALU|LessThan0~37 (
// Equation(s):
// \RiscALU|LessThan0~37_cout  = CARRY((\RegFile|Mux13~20_combout  & (\RiscALU|a~12_combout  & !\RiscALU|LessThan0~35_cout )) # (!\RegFile|Mux13~20_combout  & ((\RiscALU|a~12_combout ) # (!\RiscALU|LessThan0~35_cout ))))

	.dataa(\RegFile|Mux13~20_combout ),
	.datab(\RiscALU|a~12_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~35_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~37_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~37 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N8
cycloneive_lcell_comb \RiscALU|LessThan0~39 (
// Equation(s):
// \RiscALU|LessThan0~39_cout  = CARRY((\RiscALU|a~11_combout  & (\RegFile|Mux12~20_combout  & !\RiscALU|LessThan0~37_cout )) # (!\RiscALU|a~11_combout  & ((\RegFile|Mux12~20_combout ) # (!\RiscALU|LessThan0~37_cout ))))

	.dataa(\RiscALU|a~11_combout ),
	.datab(\RegFile|Mux12~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~37_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~39_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~39 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N10
cycloneive_lcell_comb \RiscALU|LessThan0~41 (
// Equation(s):
// \RiscALU|LessThan0~41_cout  = CARRY((\RiscALU|a~10_combout  & ((!\RiscALU|LessThan0~39_cout ) # (!\RegFile|Mux11~20_combout ))) # (!\RiscALU|a~10_combout  & (!\RegFile|Mux11~20_combout  & !\RiscALU|LessThan0~39_cout )))

	.dataa(\RiscALU|a~10_combout ),
	.datab(\RegFile|Mux11~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~39_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~41_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~41 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N12
cycloneive_lcell_comb \RiscALU|LessThan0~43 (
// Equation(s):
// \RiscALU|LessThan0~43_cout  = CARRY((\RegFile|Mux10~20_combout  & ((!\RiscALU|LessThan0~41_cout ) # (!\RiscALU|a~9_combout ))) # (!\RegFile|Mux10~20_combout  & (!\RiscALU|a~9_combout  & !\RiscALU|LessThan0~41_cout )))

	.dataa(\RegFile|Mux10~20_combout ),
	.datab(\RiscALU|a~9_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~41_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~43_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~43 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N14
cycloneive_lcell_comb \RiscALU|LessThan0~45 (
// Equation(s):
// \RiscALU|LessThan0~45_cout  = CARRY((\RiscALU|a~8_combout  & ((!\RiscALU|LessThan0~43_cout ) # (!\RegFile|Mux9~20_combout ))) # (!\RiscALU|a~8_combout  & (!\RegFile|Mux9~20_combout  & !\RiscALU|LessThan0~43_cout )))

	.dataa(\RiscALU|a~8_combout ),
	.datab(\RegFile|Mux9~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~43_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~45_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~45 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N16
cycloneive_lcell_comb \RiscALU|LessThan0~47 (
// Equation(s):
// \RiscALU|LessThan0~47_cout  = CARRY((\RegFile|Mux8~20_combout  & ((!\RiscALU|LessThan0~45_cout ) # (!\RiscALU|a~7_combout ))) # (!\RegFile|Mux8~20_combout  & (!\RiscALU|a~7_combout  & !\RiscALU|LessThan0~45_cout )))

	.dataa(\RegFile|Mux8~20_combout ),
	.datab(\RiscALU|a~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~45_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~47_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~47 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N18
cycloneive_lcell_comb \RiscALU|LessThan0~49 (
// Equation(s):
// \RiscALU|LessThan0~49_cout  = CARRY((\RiscALU|a~6_combout  & ((!\RiscALU|LessThan0~47_cout ) # (!\RegFile|Mux7~20_combout ))) # (!\RiscALU|a~6_combout  & (!\RegFile|Mux7~20_combout  & !\RiscALU|LessThan0~47_cout )))

	.dataa(\RiscALU|a~6_combout ),
	.datab(\RegFile|Mux7~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~47_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~49_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~49 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N20
cycloneive_lcell_comb \RiscALU|LessThan0~51 (
// Equation(s):
// \RiscALU|LessThan0~51_cout  = CARRY((\RegFile|Mux6~20_combout  & ((!\RiscALU|LessThan0~49_cout ) # (!\RiscALU|a~5_combout ))) # (!\RegFile|Mux6~20_combout  & (!\RiscALU|a~5_combout  & !\RiscALU|LessThan0~49_cout )))

	.dataa(\RegFile|Mux6~20_combout ),
	.datab(\RiscALU|a~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~49_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~51_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~51 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N22
cycloneive_lcell_comb \RiscALU|LessThan0~53 (
// Equation(s):
// \RiscALU|LessThan0~53_cout  = CARRY((\RiscALU|a~4_combout  & ((!\RiscALU|LessThan0~51_cout ) # (!\RegFile|Mux5~20_combout ))) # (!\RiscALU|a~4_combout  & (!\RegFile|Mux5~20_combout  & !\RiscALU|LessThan0~51_cout )))

	.dataa(\RiscALU|a~4_combout ),
	.datab(\RegFile|Mux5~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~51_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~53_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~53 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N24
cycloneive_lcell_comb \RiscALU|LessThan0~55 (
// Equation(s):
// \RiscALU|LessThan0~55_cout  = CARRY((\RiscALU|a~3_combout  & (\RegFile|Mux4~20_combout  & !\RiscALU|LessThan0~53_cout )) # (!\RiscALU|a~3_combout  & ((\RegFile|Mux4~20_combout ) # (!\RiscALU|LessThan0~53_cout ))))

	.dataa(\RiscALU|a~3_combout ),
	.datab(\RegFile|Mux4~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~53_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~55_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~55 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N26
cycloneive_lcell_comb \RiscALU|LessThan0~57 (
// Equation(s):
// \RiscALU|LessThan0~57_cout  = CARRY((\RiscALU|a~2_combout  & ((!\RiscALU|LessThan0~55_cout ) # (!\RegFile|Mux3~20_combout ))) # (!\RiscALU|a~2_combout  & (!\RegFile|Mux3~20_combout  & !\RiscALU|LessThan0~55_cout )))

	.dataa(\RiscALU|a~2_combout ),
	.datab(\RegFile|Mux3~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~55_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~57_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~57 .lut_mask = 16'h002B;
defparam \RiscALU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N28
cycloneive_lcell_comb \RiscALU|LessThan0~59 (
// Equation(s):
// \RiscALU|LessThan0~59_cout  = CARRY((\RiscALU|a~1_combout  & (\RegFile|Mux2~20_combout  & !\RiscALU|LessThan0~57_cout )) # (!\RiscALU|a~1_combout  & ((\RegFile|Mux2~20_combout ) # (!\RiscALU|LessThan0~57_cout ))))

	.dataa(\RiscALU|a~1_combout ),
	.datab(\RegFile|Mux2~20_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\RiscALU|LessThan0~57_cout ),
	.combout(),
	.cout(\RiscALU|LessThan0~59_cout ));
// synopsys translate_off
defparam \RiscALU|LessThan0~59 .lut_mask = 16'h004D;
defparam \RiscALU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y44_N30
cycloneive_lcell_comb \RiscALU|LessThan0~60 (
// Equation(s):
// \RiscALU|LessThan0~60_combout  = (\RegFile|Mux1~20_combout  & (!\RiscALU|LessThan0~59_cout  & \RiscALU|a~0_combout )) # (!\RegFile|Mux1~20_combout  & ((\RiscALU|a~0_combout ) # (!\RiscALU|LessThan0~59_cout )))

	.dataa(gnd),
	.datab(\RegFile|Mux1~20_combout ),
	.datac(gnd),
	.datad(\RiscALU|a~0_combout ),
	.cin(\RiscALU|LessThan0~59_cout ),
	.combout(\RiscALU|LessThan0~60_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|LessThan0~60 .lut_mask = 16'h3F03;
defparam \RiscALU|LessThan0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N2
cycloneive_lcell_comb \RiscALU|out~37 (
// Equation(s):
// \RiscALU|out~37_combout  = (\RegFile|Mux0~20_combout  & (((\RiscALU|LessThan0~60_combout )) # (!\RiscALU|a~19_combout ))) # (!\RegFile|Mux0~20_combout  & (!\RiscALU|a~19_combout  & (\RiscALU|LessThan1~62_combout )))

	.dataa(\RegFile|Mux0~20_combout ),
	.datab(\RiscALU|a~19_combout ),
	.datac(\RiscALU|LessThan1~62_combout ),
	.datad(\RiscALU|LessThan0~60_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~37_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~37 .lut_mask = 16'hBA32;
defparam \RiscALU|out~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N6
cycloneive_lcell_comb \RiscALU|Mux31~5 (
// Equation(s):
// \RiscALU|Mux31~5_combout  = (\RiscALU|Mux31~4_combout  & (((\RiscALU|LessThan1~62_combout ) # (!funct3[1])))) # (!\RiscALU|Mux31~4_combout  & (\RiscALU|out~37_combout  & ((funct3[1]))))

	.dataa(\RiscALU|Mux31~4_combout ),
	.datab(\RiscALU|out~37_combout ),
	.datac(\RiscALU|LessThan1~62_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\RiscALU|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux31~5 .lut_mask = 16'hE4AA;
defparam \RiscALU|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N24
cycloneive_lcell_comb \RiscALU|Mux31~6 (
// Equation(s):
// \RiscALU|Mux31~6_combout  = (funct3[2] & ((\RiscALU|Mux31~3_combout ) # ((\Decoder2~1_combout )))) # (!funct3[2] & (((!\Decoder2~1_combout  & \RiscALU|Mux31~5_combout ))))

	.dataa(\RiscALU|Mux31~3_combout ),
	.datab(funct3[2]),
	.datac(\Decoder2~1_combout ),
	.datad(\RiscALU|Mux31~5_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux31~6 .lut_mask = 16'hCBC8;
defparam \RiscALU|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y42_N14
cycloneive_lcell_comb \RiscALU|Mux31~9 (
// Equation(s):
// \RiscALU|Mux31~9_combout  = (\Decoder2~1_combout  & ((\RiscALU|Mux31~6_combout  & ((\RiscALU|Mux31~8_combout ))) # (!\RiscALU|Mux31~6_combout  & (\RiscALU|Mux31~1_combout )))) # (!\Decoder2~1_combout  & (((\RiscALU|Mux31~6_combout ))))

	.dataa(\RiscALU|Mux31~1_combout ),
	.datab(\RiscALU|Mux31~8_combout ),
	.datac(\Decoder2~1_combout ),
	.datad(\RiscALU|Mux31~6_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux31~9 .lut_mask = 16'hCFA0;
defparam \RiscALU|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N6
cycloneive_lcell_comb \update~5 (
// Equation(s):
// \update~5_combout  = (\RiscALU|out[11]~121_combout ) # ((\RiscALU|out[12]~128_combout ) # ((\RiscALU|out[24]~210_combout ) # (!\Decoder2~1_combout )))

	.dataa(\RiscALU|out[11]~121_combout ),
	.datab(\RiscALU|out[12]~128_combout ),
	.datac(\Decoder2~1_combout ),
	.datad(\RiscALU|out[24]~210_combout ),
	.cin(gnd),
	.combout(\update~5_combout ),
	.cout());
// synopsys translate_off
defparam \update~5 .lut_mask = 16'hFFEF;
defparam \update~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y44_N0
cycloneive_lcell_comb \update~6 (
// Equation(s):
// \update~6_combout  = (\update~5_combout ) # ((\RiscALU|out[26]~226_combout ) # (\RiscALU|out[27]~234_combout ))

	.dataa(\update~5_combout ),
	.datab(\RiscALU|out[26]~226_combout ),
	.datac(gnd),
	.datad(\RiscALU|out[27]~234_combout ),
	.cin(gnd),
	.combout(\update~6_combout ),
	.cout());
// synopsys translate_off
defparam \update~6 .lut_mask = 16'hFFEE;
defparam \update~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N14
cycloneive_lcell_comb \update~2 (
// Equation(s):
// \update~2_combout  = (\RiscALU|Mux30~4_combout ) # (\RiscALU|out[2]~58_combout )

	.dataa(\RiscALU|Mux30~4_combout ),
	.datab(gnd),
	.datac(\RiscALU|out[2]~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\update~2_combout ),
	.cout());
// synopsys translate_off
defparam \update~2 .lut_mask = 16'hFAFA;
defparam \update~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N24
cycloneive_lcell_comb \update~3 (
// Equation(s):
// \update~3_combout  = (\RiscALU|out[15]~146_combout ) # ((\RiscALU|out[3]~65_combout ) # ((\update~2_combout ) # (\RiscALU|out[14]~140_combout )))

	.dataa(\RiscALU|out[15]~146_combout ),
	.datab(\RiscALU|out[3]~65_combout ),
	.datac(\update~2_combout ),
	.datad(\RiscALU|out[14]~140_combout ),
	.cin(gnd),
	.combout(\update~3_combout ),
	.cout());
// synopsys translate_off
defparam \update~3 .lut_mask = 16'hFFFE;
defparam \update~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N16
cycloneive_lcell_comb \update~4 (
// Equation(s):
// \update~4_combout  = (\RiscALU|out[13]~134_combout ) # ((\update~3_combout ) # ((\RiscALU|out[25]~218_combout ) # (\RiscALU|Mux15~7_combout )))

	.dataa(\RiscALU|out[13]~134_combout ),
	.datab(\update~3_combout ),
	.datac(\RiscALU|out[25]~218_combout ),
	.datad(\RiscALU|Mux15~7_combout ),
	.cin(gnd),
	.combout(\update~4_combout ),
	.cout());
// synopsys translate_off
defparam \update~4 .lut_mask = 16'hFFFE;
defparam \update~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y45_N2
cycloneive_lcell_comb \update~7 (
// Equation(s):
// \update~7_combout  = ((\update~6_combout ) # ((\RiscALU|Mux1~8_combout ) # (\update~4_combout ))) # (!\RiscALU|Mux31~9_combout )

	.dataa(\RiscALU|Mux31~9_combout ),
	.datab(\update~6_combout ),
	.datac(\RiscALU|Mux1~8_combout ),
	.datad(\update~4_combout ),
	.cin(gnd),
	.combout(\update~7_combout ),
	.cout());
// synopsys translate_off
defparam \update~7 .lut_mask = 16'hFFFD;
defparam \update~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N18
cycloneive_lcell_comb \update~18 (
// Equation(s):
// \update~18_combout  = (\PCcon~3_combout  & (!\Decoder4~4_combout )) # (!\PCcon~3_combout  & ((!\update~7_combout )))

	.dataa(\Decoder4~4_combout ),
	.datab(\PCcon~3_combout ),
	.datac(gnd),
	.datad(\update~7_combout ),
	.cin(gnd),
	.combout(\update~18_combout ),
	.cout());
// synopsys translate_off
defparam \update~18 .lut_mask = 16'h4477;
defparam \update~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y44_N26
cycloneive_lcell_comb \update~20 (
// Equation(s):
// \update~20_combout  = (\update~18_combout  & (((\ins[26]~reg0_q )))) # (!\update~18_combout  & (\RiscALU|out[6]~92_combout  & ((\update~17_combout ))))

	.dataa(\update~18_combout ),
	.datab(\RiscALU|out[6]~92_combout ),
	.datac(\ins[26]~reg0_q ),
	.datad(\update~17_combout ),
	.cin(gnd),
	.combout(\update~20_combout ),
	.cout());
// synopsys translate_off
defparam \update~20 .lut_mask = 16'hE4A0;
defparam \update~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N13
dffeas \PC[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[6]~44_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[6]~reg0 .is_wysiwyg = "true";
defparam \PC[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N4
cycloneive_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_combout  = (\WideOr19~0_combout  & ((\Add1~23_combout ))) # (!\WideOr19~0_combout  & (\PC[6]~reg0_q ))

	.dataa(gnd),
	.datab(\WideOr19~0_combout ),
	.datac(\PC[6]~reg0_q ),
	.datad(\Add1~23_combout ),
	.cin(gnd),
	.combout(\Add1~25_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~25 .lut_mask = 16'hFC30;
defparam \Add1~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N30
cycloneive_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = (!\S[5]~reg0_q  & \RiscRam|altsyncram_component|auto_generated|q_a [20])

	.dataa(gnd),
	.datab(\S[5]~reg0_q ),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [20]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector10~0 .lut_mask = 16'h3030;
defparam \Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N31
dffeas \readReg2[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\readReg1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readReg2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \readReg2[0] .is_wysiwyg = "true";
defparam \readReg2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y34_N13
dffeas \RegFile|regs[31][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~19_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[31][5] .is_wysiwyg = "true";
defparam \RegFile|regs[31][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N27
dffeas \RegFile|regs[19][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[19][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[19][5] .is_wysiwyg = "true";
defparam \RegFile|regs[19][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y34_N25
dffeas \RegFile|regs[27][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[27][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[27][5] .is_wysiwyg = "true";
defparam \RegFile|regs[27][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N24
cycloneive_lcell_comb \RegFile|Mux58~7 (
// Equation(s):
// \RegFile|Mux58~7_combout  = (readReg2[2] & (((readReg2[3])))) # (!readReg2[2] & ((readReg2[3] & ((\RegFile|regs[27][5]~q ))) # (!readReg2[3] & (\RegFile|regs[19][5]~q ))))

	.dataa(readReg2[2]),
	.datab(\RegFile|regs[19][5]~q ),
	.datac(\RegFile|regs[27][5]~q ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~7 .lut_mask = 16'hFA44;
defparam \RegFile|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y34_N8
cycloneive_lcell_comb \RegFile|Mux58~8 (
// Equation(s):
// \RegFile|Mux58~8_combout  = (readReg2[2] & ((\RegFile|Mux58~7_combout  & (\RegFile|regs[31][5]~q )) # (!\RegFile|Mux58~7_combout  & ((\RegFile|regs[23][5]~q ))))) # (!readReg2[2] & (((\RegFile|Mux58~7_combout ))))

	.dataa(\RegFile|regs[31][5]~q ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[23][5]~q ),
	.datad(\RegFile|Mux58~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~8 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N23
dffeas \RegFile|regs[25][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[25][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[25][5] .is_wysiwyg = "true";
defparam \RegFile|regs[25][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N7
dffeas \RegFile|regs[17][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[17][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[17][5] .is_wysiwyg = "true";
defparam \RegFile|regs[17][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N22
cycloneive_lcell_comb \RegFile|Mux58~0 (
// Equation(s):
// \RegFile|Mux58~0_combout  = (readReg2[3] & ((readReg2[2]) # ((\RegFile|regs[25][5]~q )))) # (!readReg2[3] & (!readReg2[2] & ((\RegFile|regs[17][5]~q ))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[25][5]~q ),
	.datad(\RegFile|regs[17][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~0 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y39_N13
dffeas \RegFile|regs[21][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[21][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[21][5] .is_wysiwyg = "true";
defparam \RegFile|regs[21][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y39_N1
dffeas \RegFile|regs[29][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[29][5] .is_wysiwyg = "true";
defparam \RegFile|regs[29][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y39_N12
cycloneive_lcell_comb \RegFile|Mux58~1 (
// Equation(s):
// \RegFile|Mux58~1_combout  = (\RegFile|Mux58~0_combout  & (((\RegFile|regs[29][5]~q )) # (!readReg2[2]))) # (!\RegFile|Mux58~0_combout  & (readReg2[2] & (\RegFile|regs[21][5]~q )))

	.dataa(\RegFile|Mux58~0_combout ),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[21][5]~q ),
	.datad(\RegFile|regs[29][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~1 .lut_mask = 16'hEA62;
defparam \RegFile|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y34_N9
dffeas \RegFile|regs[20][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[20][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[20][5] .is_wysiwyg = "true";
defparam \RegFile|regs[20][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y34_N3
dffeas \RegFile|regs[16][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[16][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[16][5] .is_wysiwyg = "true";
defparam \RegFile|regs[16][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N8
cycloneive_lcell_comb \RegFile|Mux58~4 (
// Equation(s):
// \RegFile|Mux58~4_combout  = (readReg2[3] & (readReg2[2])) # (!readReg2[3] & ((readReg2[2] & (\RegFile|regs[20][5]~q )) # (!readReg2[2] & ((\RegFile|regs[16][5]~q )))))

	.dataa(readReg2[3]),
	.datab(readReg2[2]),
	.datac(\RegFile|regs[20][5]~q ),
	.datad(\RegFile|regs[16][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~4 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y34_N25
dffeas \RegFile|regs[24][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~13_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[24][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[24][5] .is_wysiwyg = "true";
defparam \RegFile|regs[24][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y34_N3
dffeas \RegFile|regs[28][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[28][5] .is_wysiwyg = "true";
defparam \RegFile|regs[28][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N24
cycloneive_lcell_comb \RegFile|Mux58~5 (
// Equation(s):
// \RegFile|Mux58~5_combout  = (readReg2[3] & ((\RegFile|Mux58~4_combout  & ((\RegFile|regs[28][5]~q ))) # (!\RegFile|Mux58~4_combout  & (\RegFile|regs[24][5]~q )))) # (!readReg2[3] & (\RegFile|Mux58~4_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux58~4_combout ),
	.datac(\RegFile|regs[24][5]~q ),
	.datad(\RegFile|regs[28][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~5 .lut_mask = 16'hEC64;
defparam \RegFile|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X55_Y36_N29
dffeas \RegFile|regs[22][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[22][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[22][5] .is_wysiwyg = "true";
defparam \RegFile|regs[22][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y36_N29
dffeas \RegFile|regs[18][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[18][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[18][5] .is_wysiwyg = "true";
defparam \RegFile|regs[18][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N28
cycloneive_lcell_comb \RegFile|Mux58~2 (
// Equation(s):
// \RegFile|Mux58~2_combout  = (readReg2[2] & ((readReg2[3]) # ((\RegFile|regs[22][5]~q )))) # (!readReg2[2] & (!readReg2[3] & ((\RegFile|regs[18][5]~q ))))

	.dataa(readReg2[2]),
	.datab(readReg2[3]),
	.datac(\RegFile|regs[22][5]~q ),
	.datad(\RegFile|regs[18][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~2 .lut_mask = 16'hB9A8;
defparam \RegFile|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y36_N25
dffeas \RegFile|regs[26][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[26][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[26][5] .is_wysiwyg = "true";
defparam \RegFile|regs[26][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y36_N3
dffeas \RegFile|regs[30][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[30][5] .is_wysiwyg = "true";
defparam \RegFile|regs[30][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N24
cycloneive_lcell_comb \RegFile|Mux58~3 (
// Equation(s):
// \RegFile|Mux58~3_combout  = (readReg2[3] & ((\RegFile|Mux58~2_combout  & ((\RegFile|regs[30][5]~q ))) # (!\RegFile|Mux58~2_combout  & (\RegFile|regs[26][5]~q )))) # (!readReg2[3] & (\RegFile|Mux58~2_combout ))

	.dataa(readReg2[3]),
	.datab(\RegFile|Mux58~2_combout ),
	.datac(\RegFile|regs[26][5]~q ),
	.datad(\RegFile|regs[30][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~3 .lut_mask = 16'hEC64;
defparam \RegFile|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N10
cycloneive_lcell_comb \RegFile|Mux58~6 (
// Equation(s):
// \RegFile|Mux58~6_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & ((\RegFile|Mux58~3_combout ))) # (!readReg2[1] & (\RegFile|Mux58~5_combout ))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|Mux58~5_combout ),
	.datad(\RegFile|Mux58~3_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~6 .lut_mask = 16'hDC98;
defparam \RegFile|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y36_N20
cycloneive_lcell_comb \RegFile|Mux58~9 (
// Equation(s):
// \RegFile|Mux58~9_combout  = (readReg2[0] & ((\RegFile|Mux58~6_combout  & (\RegFile|Mux58~8_combout )) # (!\RegFile|Mux58~6_combout  & ((\RegFile|Mux58~1_combout ))))) # (!readReg2[0] & (((\RegFile|Mux58~6_combout ))))

	.dataa(readReg2[0]),
	.datab(\RegFile|Mux58~8_combout ),
	.datac(\RegFile|Mux58~1_combout ),
	.datad(\RegFile|Mux58~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~9 .lut_mask = 16'hDDA0;
defparam \RegFile|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N24
cycloneive_lcell_comb \RegFile|Mux58~20 (
// Equation(s):
// \RegFile|Mux58~20_combout  = (readReg2[4] & (\RegFile|Mux58~9_combout )) # (!readReg2[4] & ((\RegFile|Mux58~19_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux58~9_combout ),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux58~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux58~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux58~20 .lut_mask = 16'hCFC0;
defparam \RegFile|Mux58~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y41_N26
cycloneive_lcell_comb \RiscALU|out~78 (
// Equation(s):
// \RiscALU|out~78_combout  = (\RegFile|Mux26~20_combout  & ((\ALU_in1_con~1_combout  & (\RegFile|Mux58~20_combout )) # (!\ALU_in1_con~1_combout  & ((\ins[25]~reg0_q )))))

	.dataa(\ALU_in1_con~1_combout ),
	.datab(\RegFile|Mux58~20_combout ),
	.datac(\ins[25]~reg0_q ),
	.datad(\RegFile|Mux26~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~78_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~78 .lut_mask = 16'hD800;
defparam \RiscALU|out~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y43_N20
cycloneive_lcell_comb \RiscALU|out[5]~83 (
// Equation(s):
// \RiscALU|out[5]~83_combout  = (\RiscALU|out[7]~75_combout  & (\RiscALU|ShiftLeft0~18_combout  & (\RiscALU|out[7]~74_combout ))) # (!\RiscALU|out[7]~75_combout  & (((\RiscALU|Add0~18_combout ) # (!\RiscALU|out[7]~74_combout ))))

	.dataa(\RiscALU|out[7]~75_combout ),
	.datab(\RiscALU|ShiftLeft0~18_combout ),
	.datac(\RiscALU|out[7]~74_combout ),
	.datad(\RiscALU|Add0~18_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[5]~83_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[5]~83 .lut_mask = 16'hD585;
defparam \RiscALU|out[5]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N12
cycloneive_lcell_comb \RiscALU|ShiftRight0~33 (
// Equation(s):
// \RiscALU|ShiftRight0~33_combout  = (\ALU_in1[1]~3_combout  & ((\ALU_in1[0]~1_combout  & (\RegFile|Mux23~20_combout )) # (!\ALU_in1[0]~1_combout  & ((\RegFile|Mux24~20_combout )))))

	.dataa(\RegFile|Mux23~20_combout ),
	.datab(\ALU_in1[0]~1_combout ),
	.datac(\RegFile|Mux24~20_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~33_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~33 .lut_mask = 16'hB800;
defparam \RiscALU|ShiftRight0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N30
cycloneive_lcell_comb \RiscALU|ShiftRight0~34 (
// Equation(s):
// \RiscALU|ShiftRight0~34_combout  = (\RiscALU|ShiftRight0~33_combout ) # ((!\ALU_in1[1]~3_combout  & \RiscALU|ShiftRight1~8_combout ))

	.dataa(\ALU_in1[1]~3_combout ),
	.datab(gnd),
	.datac(\RiscALU|ShiftRight1~8_combout ),
	.datad(\RiscALU|ShiftRight0~33_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftRight0~34_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftRight0~34 .lut_mask = 16'hFF50;
defparam \RiscALU|ShiftRight0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N24
cycloneive_lcell_comb \RiscALU|out[5]~79 (
// Equation(s):
// \RiscALU|out[5]~79_combout  = (\RiscALU|out[7]~67_combout  & ((\RiscALU|ShiftRight0~59_combout ) # ((\RiscALU|out[7]~66_combout )))) # (!\RiscALU|out[7]~67_combout  & (((\RiscALU|ShiftRight0~34_combout  & !\RiscALU|out[7]~66_combout ))))

	.dataa(\RiscALU|ShiftRight0~59_combout ),
	.datab(\RiscALU|ShiftRight0~34_combout ),
	.datac(\RiscALU|out[7]~67_combout ),
	.datad(\RiscALU|out[7]~66_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[5]~79_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[5]~79 .lut_mask = 16'hF0AC;
defparam \RiscALU|out[5]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N4
cycloneive_lcell_comb \RiscALU|out[5]~80 (
// Equation(s):
// \RiscALU|out[5]~80_combout  = (\RiscALU|out[7]~66_combout  & ((\RiscALU|out[5]~79_combout  & (\RiscALU|ShiftRight0~60_combout )) # (!\RiscALU|out[5]~79_combout  & ((\RiscALU|ShiftRight0~36_combout ))))) # (!\RiscALU|out[7]~66_combout  & 
// (((\RiscALU|out[5]~79_combout ))))

	.dataa(\RiscALU|out[7]~66_combout ),
	.datab(\RiscALU|ShiftRight0~60_combout ),
	.datac(\RiscALU|ShiftRight0~36_combout ),
	.datad(\RiscALU|out[5]~79_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[5]~80_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[5]~80 .lut_mask = 16'hDDA0;
defparam \RiscALU|out[5]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N2
cycloneive_lcell_comb \RiscALU|out[5]~81 (
// Equation(s):
// \RiscALU|out[5]~81_combout  = (\RiscALU|out[3]~70_combout  & (((\RiscALU|out[7]~71_combout )))) # (!\RiscALU|out[3]~70_combout  & ((\RegFile|Mux26~20_combout  & ((\RiscALU|out[7]~71_combout ) # (!\ALU_in1[5]~6_combout ))) # (!\RegFile|Mux26~20_combout  & 
// (\ALU_in1[5]~6_combout ))))

	.dataa(\RiscALU|out[3]~70_combout ),
	.datab(\RegFile|Mux26~20_combout ),
	.datac(\ALU_in1[5]~6_combout ),
	.datad(\RiscALU|out[7]~71_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[5]~81_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[5]~81 .lut_mask = 16'hFE14;
defparam \RiscALU|out[5]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N28
cycloneive_lcell_comb \RiscALU|out[5]~82 (
// Equation(s):
// \RiscALU|out[5]~82_combout  = (\RiscALU|out[3]~70_combout  & ((\RiscALU|out[5]~81_combout  & (\RiscALU|ShiftRight1~46_combout )) # (!\RiscALU|out[5]~81_combout  & ((\RiscALU|out[5]~80_combout ))))) # (!\RiscALU|out[3]~70_combout  & 
// (((\RiscALU|out[5]~81_combout ))))

	.dataa(\RiscALU|ShiftRight1~46_combout ),
	.datab(\RiscALU|out[3]~70_combout ),
	.datac(\RiscALU|out[5]~80_combout ),
	.datad(\RiscALU|out[5]~81_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[5]~82_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[5]~82 .lut_mask = 16'hBBC0;
defparam \RiscALU|out[5]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y43_N14
cycloneive_lcell_comb \RiscALU|out[5]~84 (
// Equation(s):
// \RiscALU|out[5]~84_combout  = (\RiscALU|out[5]~83_combout  & (((\RiscALU|out[5]~82_combout ) # (!funct3[2])))) # (!\RiscALU|out[5]~83_combout  & (\RiscALU|out~78_combout  & (funct3[2])))

	.dataa(\RiscALU|out~78_combout ),
	.datab(\RiscALU|out[5]~83_combout ),
	.datac(funct3[2]),
	.datad(\RiscALU|out[5]~82_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[5]~84_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[5]~84 .lut_mask = 16'hEC2C;
defparam \RiscALU|out[5]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N0
cycloneive_lcell_comb \writeData~25 (
// Equation(s):
// \writeData~25_combout  = (\writeData~7_combout  & (\writeData~8_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [5]))) # (!\writeData~7_combout  & (((opcode[5])) # (!\writeData~8_combout )))

	.dataa(\writeData~7_combout ),
	.datab(\writeData~8_combout ),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [5]),
	.datad(opcode[5]),
	.cin(gnd),
	.combout(\writeData~25_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~25 .lut_mask = 16'hD591;
defparam \writeData~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N10
cycloneive_lcell_comb \writeData~26 (
// Equation(s):
// \writeData~26_combout  = (\WideOr21~3_combout  & ((\writeData~25_combout  & ((\Add3~10_combout ))) # (!\writeData~25_combout  & (\PC[5]~reg0_q )))) # (!\WideOr21~3_combout  & (((\writeData~25_combout ))))

	.dataa(\PC[5]~reg0_q ),
	.datab(\Add3~10_combout ),
	.datac(\WideOr21~3_combout ),
	.datad(\writeData~25_combout ),
	.cin(gnd),
	.combout(\writeData~26_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~26 .lut_mask = 16'hCFA0;
defparam \writeData~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N8
cycloneive_lcell_comb \writeData~27 (
// Equation(s):
// \writeData~27_combout  = (\RiscALU|out[5]~84_combout  & ((\writeData~21_combout ) # ((\writeData~26_combout  & \WideOr22~3_combout )))) # (!\RiscALU|out[5]~84_combout  & (\writeData~26_combout  & ((\WideOr22~3_combout ))))

	.dataa(\RiscALU|out[5]~84_combout ),
	.datab(\writeData~26_combout ),
	.datac(\writeData~21_combout ),
	.datad(\WideOr22~3_combout ),
	.cin(gnd),
	.combout(\writeData~27_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~27 .lut_mask = 16'hECA0;
defparam \writeData~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X58_Y34_N9
dffeas \RegFile|regs[23][5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~27_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[23][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[23][5] .is_wysiwyg = "true";
defparam \RegFile|regs[23][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X60_Y34_N26
cycloneive_lcell_comb \RegFile|Mux26~7 (
// Equation(s):
// \RegFile|Mux26~7_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[27][5]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[19][5]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[19][5]~q ),
	.datad(\RegFile|regs[27][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~7 .lut_mask = 16'hBA98;
defparam \RegFile|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y34_N12
cycloneive_lcell_comb \RegFile|Mux26~8 (
// Equation(s):
// \RegFile|Mux26~8_combout  = (readReg1[2] & ((\RegFile|Mux26~7_combout  & ((\RegFile|regs[31][5]~q ))) # (!\RegFile|Mux26~7_combout  & (\RegFile|regs[23][5]~q )))) # (!readReg1[2] & (((\RegFile|Mux26~7_combout ))))

	.dataa(\RegFile|regs[23][5]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[31][5]~q ),
	.datad(\RegFile|Mux26~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~8 .lut_mask = 16'hF388;
defparam \RegFile|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N6
cycloneive_lcell_comb \RegFile|Mux26~0 (
// Equation(s):
// \RegFile|Mux26~0_combout  = (readReg1[3] & ((readReg1[2]) # ((\RegFile|regs[25][5]~q )))) # (!readReg1[3] & (!readReg1[2] & (\RegFile|regs[17][5]~q )))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[17][5]~q ),
	.datad(\RegFile|regs[25][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~0 .lut_mask = 16'hBA98;
defparam \RegFile|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N0
cycloneive_lcell_comb \RegFile|Mux26~1 (
// Equation(s):
// \RegFile|Mux26~1_combout  = (\RegFile|Mux26~0_combout  & (((\RegFile|regs[29][5]~q )) # (!readReg1[2]))) # (!\RegFile|Mux26~0_combout  & (readReg1[2] & ((\RegFile|regs[21][5]~q ))))

	.dataa(\RegFile|Mux26~0_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[29][5]~q ),
	.datad(\RegFile|regs[21][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~1 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N28
cycloneive_lcell_comb \RegFile|Mux26~2 (
// Equation(s):
// \RegFile|Mux26~2_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|regs[22][5]~q )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|regs[18][5]~q )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[18][5]~q ),
	.datad(\RegFile|regs[22][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~2 .lut_mask = 16'hBA98;
defparam \RegFile|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y36_N2
cycloneive_lcell_comb \RegFile|Mux26~3 (
// Equation(s):
// \RegFile|Mux26~3_combout  = (readReg1[3] & ((\RegFile|Mux26~2_combout  & (\RegFile|regs[30][5]~q )) # (!\RegFile|Mux26~2_combout  & ((\RegFile|regs[26][5]~q ))))) # (!readReg1[3] & (\RegFile|Mux26~2_combout ))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux26~2_combout ),
	.datac(\RegFile|regs[30][5]~q ),
	.datad(\RegFile|regs[26][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~3 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y34_N2
cycloneive_lcell_comb \RegFile|Mux26~4 (
// Equation(s):
// \RegFile|Mux26~4_combout  = (readReg1[2] & ((\RegFile|regs[20][5]~q ) # ((readReg1[3])))) # (!readReg1[2] & (((\RegFile|regs[16][5]~q  & !readReg1[3]))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[20][5]~q ),
	.datac(\RegFile|regs[16][5]~q ),
	.datad(readReg1[3]),
	.cin(gnd),
	.combout(\RegFile|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~4 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y34_N2
cycloneive_lcell_comb \RegFile|Mux26~5 (
// Equation(s):
// \RegFile|Mux26~5_combout  = (\RegFile|Mux26~4_combout  & (((\RegFile|regs[28][5]~q )) # (!readReg1[3]))) # (!\RegFile|Mux26~4_combout  & (readReg1[3] & ((\RegFile|regs[24][5]~q ))))

	.dataa(\RegFile|Mux26~4_combout ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[28][5]~q ),
	.datad(\RegFile|regs[24][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~5 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N18
cycloneive_lcell_comb \RegFile|Mux26~6 (
// Equation(s):
// \RegFile|Mux26~6_combout  = (readReg1[1] & ((\RegFile|Mux26~3_combout ) # ((readReg1[0])))) # (!readReg1[1] & (((!readReg1[0] & \RegFile|Mux26~5_combout ))))

	.dataa(\RegFile|Mux26~3_combout ),
	.datab(readReg1[1]),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux26~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~6 .lut_mask = 16'hCBC8;
defparam \RegFile|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N4
cycloneive_lcell_comb \RegFile|Mux26~9 (
// Equation(s):
// \RegFile|Mux26~9_combout  = (readReg1[0] & ((\RegFile|Mux26~6_combout  & (\RegFile|Mux26~8_combout )) # (!\RegFile|Mux26~6_combout  & ((\RegFile|Mux26~1_combout ))))) # (!readReg1[0] & (((\RegFile|Mux26~6_combout ))))

	.dataa(\RegFile|Mux26~8_combout ),
	.datab(\RegFile|Mux26~1_combout ),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux26~6_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~9 .lut_mask = 16'hAFC0;
defparam \RegFile|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N16
cycloneive_lcell_comb \RegFile|Mux26~17 (
// Equation(s):
// \RegFile|Mux26~17_combout  = (readReg1[1] & (((readReg1[0])))) # (!readReg1[1] & ((readReg1[0] & (\RegFile|regs[13][5]~q )) # (!readReg1[0] & ((\RegFile|regs[12][5]~q )))))

	.dataa(\RegFile|regs[13][5]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][5]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~17 .lut_mask = 16'hEE30;
defparam \RegFile|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N12
cycloneive_lcell_comb \RegFile|Mux26~18 (
// Equation(s):
// \RegFile|Mux26~18_combout  = (readReg1[1] & ((\RegFile|Mux26~17_combout  & (\RegFile|regs[15][5]~q )) # (!\RegFile|Mux26~17_combout  & ((\RegFile|regs[14][5]~q ))))) # (!readReg1[1] & (((\RegFile|Mux26~17_combout ))))

	.dataa(\RegFile|regs[15][5]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[14][5]~q ),
	.datad(\RegFile|Mux26~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~18 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N30
cycloneive_lcell_comb \RegFile|Mux26~12 (
// Equation(s):
// \RegFile|Mux26~12_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|regs[10][5]~q )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|regs[8][5]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[8][5]~q ),
	.datad(\RegFile|regs[10][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~12 .lut_mask = 16'hBA98;
defparam \RegFile|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N14
cycloneive_lcell_comb \RegFile|Mux26~13 (
// Equation(s):
// \RegFile|Mux26~13_combout  = (\RegFile|Mux26~12_combout  & (((\RegFile|regs[11][5]~q )) # (!readReg1[0]))) # (!\RegFile|Mux26~12_combout  & (readReg1[0] & ((\RegFile|regs[9][5]~q ))))

	.dataa(\RegFile|Mux26~12_combout ),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[11][5]~q ),
	.datad(\RegFile|regs[9][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~13 .lut_mask = 16'hE6A2;
defparam \RegFile|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N2
cycloneive_lcell_comb \RegFile|Mux26~14 (
// Equation(s):
// \RegFile|Mux26~14_combout  = (readReg1[0] & ((readReg1[1] & (\RegFile|regs[3][5]~q )) # (!readReg1[1] & ((\RegFile|regs[1][5]~q )))))

	.dataa(readReg1[1]),
	.datab(\RegFile|regs[3][5]~q ),
	.datac(\RegFile|regs[1][5]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~14 .lut_mask = 16'hD800;
defparam \RegFile|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N20
cycloneive_lcell_comb \RegFile|Mux26~15 (
// Equation(s):
// \RegFile|Mux26~15_combout  = (\RegFile|Mux26~14_combout ) # ((readReg1[1] & (\RegFile|regs[2][5]~q  & !readReg1[0])))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux26~14_combout ),
	.datac(\RegFile|regs[2][5]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~15 .lut_mask = 16'hCCEC;
defparam \RegFile|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N14
cycloneive_lcell_comb \RegFile|Mux26~16 (
// Equation(s):
// \RegFile|Mux26~16_combout  = (readReg1[2] & (((readReg1[3])))) # (!readReg1[2] & ((readReg1[3] & (\RegFile|Mux26~13_combout )) # (!readReg1[3] & ((\RegFile|Mux26~15_combout )))))

	.dataa(\RegFile|Mux26~13_combout ),
	.datab(readReg1[2]),
	.datac(readReg1[3]),
	.datad(\RegFile|Mux26~15_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~16 .lut_mask = 16'hE3E0;
defparam \RegFile|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N16
cycloneive_lcell_comb \RegFile|Mux26~10 (
// Equation(s):
// \RegFile|Mux26~10_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[5][5]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[4][5]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[4][5]~q ),
	.datad(\RegFile|regs[5][5]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~10 .lut_mask = 16'hBA98;
defparam \RegFile|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N16
cycloneive_lcell_comb \RegFile|Mux26~11 (
// Equation(s):
// \RegFile|Mux26~11_combout  = (readReg1[1] & ((\RegFile|Mux26~10_combout  & ((\RegFile|regs[7][5]~q ))) # (!\RegFile|Mux26~10_combout  & (\RegFile|regs[6][5]~q )))) # (!readReg1[1] & (((\RegFile|Mux26~10_combout ))))

	.dataa(\RegFile|regs[6][5]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[7][5]~q ),
	.datad(\RegFile|Mux26~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~11 .lut_mask = 16'hF388;
defparam \RegFile|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N16
cycloneive_lcell_comb \RegFile|Mux26~19 (
// Equation(s):
// \RegFile|Mux26~19_combout  = (readReg1[2] & ((\RegFile|Mux26~16_combout  & (\RegFile|Mux26~18_combout )) # (!\RegFile|Mux26~16_combout  & ((\RegFile|Mux26~11_combout ))))) # (!readReg1[2] & (((\RegFile|Mux26~16_combout ))))

	.dataa(\RegFile|Mux26~18_combout ),
	.datab(readReg1[2]),
	.datac(\RegFile|Mux26~16_combout ),
	.datad(\RegFile|Mux26~11_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~19 .lut_mask = 16'hBCB0;
defparam \RegFile|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y39_N24
cycloneive_lcell_comb \RegFile|Mux26~20 (
// Equation(s):
// \RegFile|Mux26~20_combout  = (readReg1[4] & (\RegFile|Mux26~9_combout )) # (!readReg1[4] & ((\RegFile|Mux26~19_combout )))

	.dataa(gnd),
	.datab(\RegFile|Mux26~9_combout ),
	.datac(\RegFile|Mux26~19_combout ),
	.datad(readReg1[4]),
	.cin(gnd),
	.combout(\RegFile|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux26~20 .lut_mask = 16'hCCF0;
defparam \RegFile|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N2
cycloneive_lcell_comb \Add1~22 (
// Equation(s):
// \Add1~22_combout  = (\WideOr19~0_combout  & (\Add1~20_combout )) # (!\WideOr19~0_combout  & ((\PC[5]~reg0_q )))

	.dataa(\Add1~20_combout ),
	.datab(gnd),
	.datac(\PC[5]~reg0_q ),
	.datad(\WideOr19~0_combout ),
	.cin(gnd),
	.combout(\Add1~22_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~22 .lut_mask = 16'hAAF0;
defparam \Add1~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N18
cycloneive_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = (\RiscRam|altsyncram_component|auto_generated|q_a [24]) # (\S[5]~reg0_q )

	.dataa(gnd),
	.datab(gnd),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [24]),
	.datad(\S[5]~reg0_q ),
	.cin(gnd),
	.combout(\Selector6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector6~0 .lut_mask = 16'hFFF0;
defparam \Selector6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N19
dffeas \readReg2[4] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\readReg1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readReg2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \readReg2[4] .is_wysiwyg = "true";
defparam \readReg2[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y40_N14
cycloneive_lcell_comb \update~14 (
// Equation(s):
// \update~14_combout  = (\RiscALU|out[4]~77_combout  & (!\Decoder2~1_combout  & ((funct3[2]) # (!funct3[1]))))

	.dataa(funct3[2]),
	.datab(\RiscALU|out[4]~77_combout ),
	.datac(\Decoder2~1_combout ),
	.datad(funct3[1]),
	.cin(gnd),
	.combout(\update~14_combout ),
	.cout());
// synopsys translate_off
defparam \update~14 .lut_mask = 16'h080C;
defparam \update~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N12
cycloneive_lcell_comb \update~15 (
// Equation(s):
// \update~15_combout  = (\PCcon~3_combout  & ((\Decoder4~4_combout  & ((\update~14_combout ))) # (!\Decoder4~4_combout  & (readReg2[4]))))

	.dataa(\PCcon~3_combout ),
	.datab(readReg2[4]),
	.datac(\update~14_combout ),
	.datad(\Decoder4~4_combout ),
	.cin(gnd),
	.combout(\update~15_combout ),
	.cout());
// synopsys translate_off
defparam \update~15 .lut_mask = 16'hA088;
defparam \update~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y42_N14
cycloneive_lcell_comb \update~16 (
// Equation(s):
// \update~16_combout  = (\update~15_combout ) # ((writeReg[4] & (!\update~7_combout  & !\PCcon~3_combout )))

	.dataa(\update~15_combout ),
	.datab(writeReg[4]),
	.datac(\update~7_combout ),
	.datad(\PCcon~3_combout ),
	.cin(gnd),
	.combout(\update~16_combout ),
	.cout());
// synopsys translate_off
defparam \update~16 .lut_mask = 16'hAAAE;
defparam \update~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N9
dffeas \PC[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[4]~40_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[4]~reg0 .is_wysiwyg = "true";
defparam \PC[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N0
cycloneive_lcell_comb \Add1~19 (
// Equation(s):
// \Add1~19_combout  = (\WideOr19~0_combout  & ((\Add1~17_combout ))) # (!\WideOr19~0_combout  & (\PC[4]~reg0_q ))

	.dataa(gnd),
	.datab(\WideOr19~0_combout ),
	.datac(\PC[4]~reg0_q ),
	.datad(\Add1~17_combout ),
	.cin(gnd),
	.combout(\Add1~19_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~19 .lut_mask = 16'hFC30;
defparam \Add1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y38_N19
dffeas \writeReg[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [10]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeReg[3]),
	.prn(vcc));
// synopsys translate_off
defparam \writeReg[3] .is_wysiwyg = "true";
defparam \writeReg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N26
cycloneive_lcell_comb \Add1~12 (
// Equation(s):
// \Add1~12_combout  = (\ins~0_combout  & ((\WideOr26~0_combout  & ((readReg2[3]))) # (!\WideOr26~0_combout  & (writeReg[3])))) # (!\ins~0_combout  & (((writeReg[3]))))

	.dataa(\ins~0_combout ),
	.datab(\WideOr26~0_combout ),
	.datac(writeReg[3]),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\Add1~12_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~12 .lut_mask = 16'hF870;
defparam \Add1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N14
cycloneive_lcell_comb \Add1~15 (
// Equation(s):
// \Add1~15_combout  = (\WideOr19~0_combout  & (\Add1~13_combout )) # (!\WideOr19~0_combout  & ((\PC[3]~reg0_q )))

	.dataa(gnd),
	.datab(\WideOr19~0_combout ),
	.datac(\Add1~13_combout ),
	.datad(\PC[3]~reg0_q ),
	.cin(gnd),
	.combout(\Add1~15_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~15 .lut_mask = 16'hF3C0;
defparam \Add1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y44_N19
dffeas \writeReg[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [9]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(writeReg[2]),
	.prn(vcc));
// synopsys translate_off
defparam \writeReg[2] .is_wysiwyg = "true";
defparam \writeReg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N6
cycloneive_lcell_comb \update~10 (
// Equation(s):
// \update~10_combout  = (\PCcon~3_combout  & ((\Decoder4~4_combout  & (\RiscALU|out[2]~58_combout )) # (!\Decoder4~4_combout  & ((readReg2[2])))))

	.dataa(\RiscALU|out[2]~58_combout ),
	.datab(\PCcon~3_combout ),
	.datac(readReg2[2]),
	.datad(\Decoder4~4_combout ),
	.cin(gnd),
	.combout(\update~10_combout ),
	.cout());
// synopsys translate_off
defparam \update~10 .lut_mask = 16'h88C0;
defparam \update~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N16
cycloneive_lcell_comb \update~11 (
// Equation(s):
// \update~11_combout  = (\update~10_combout ) # ((writeReg[2] & (!\PCcon~3_combout  & !\update~7_combout )))

	.dataa(writeReg[2]),
	.datab(\PCcon~3_combout ),
	.datac(\update~7_combout ),
	.datad(\update~10_combout ),
	.cin(gnd),
	.combout(\update~11_combout ),
	.cout());
// synopsys translate_off
defparam \update~11 .lut_mask = 16'hFF02;
defparam \update~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N5
dffeas \PC[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[2]~36_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[2]~reg0 .is_wysiwyg = "true";
defparam \PC[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N8
cycloneive_lcell_comb \Add1~11 (
// Equation(s):
// \Add1~11_combout  = (\WideOr19~0_combout  & ((\Add1~9_combout ))) # (!\WideOr19~0_combout  & (\PC[2]~reg0_q ))

	.dataa(\PC[2]~reg0_q ),
	.datab(\WideOr19~0_combout ),
	.datac(gnd),
	.datad(\Add1~9_combout ),
	.cin(gnd),
	.combout(\Add1~11_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~11 .lut_mask = 16'hEE22;
defparam \Add1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N9
dffeas \funct3[0] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [12]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(funct3[0]),
	.prn(vcc));
// synopsys translate_off
defparam \funct3[0] .is_wysiwyg = "true";
defparam \funct3[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N10
cycloneive_lcell_comb \RiscALU|Mux30~2 (
// Equation(s):
// \RiscALU|Mux30~2_combout  = (funct3[0] & (!\ALU_in1[4]~4_combout  & ((\RiscALU|ShiftLeft0~97_combout )))) # (!funct3[0] & (((\RiscALU|Add0~6_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(funct3[0]),
	.datac(\RiscALU|Add0~6_combout ),
	.datad(\RiscALU|ShiftLeft0~97_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux30~2 .lut_mask = 16'h7430;
defparam \RiscALU|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N14
cycloneive_lcell_comb \RiscALU|out~38 (
// Equation(s):
// \RiscALU|out~38_combout  = (!\ALU_in1[1]~3_combout  & ((\ALU_in1[0]~1_combout  & ((\RegFile|Mux29~20_combout ))) # (!\ALU_in1[0]~1_combout  & (\RegFile|Mux30~20_combout ))))

	.dataa(\RegFile|Mux30~20_combout ),
	.datab(\ALU_in1[1]~3_combout ),
	.datac(\ALU_in1[0]~1_combout ),
	.datad(\RegFile|Mux29~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~38_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~38 .lut_mask = 16'h3202;
defparam \RiscALU|out~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N8
cycloneive_lcell_comb \RiscALU|out~39 (
// Equation(s):
// \RiscALU|out~39_combout  = (!\ALU_in1[2]~32_combout  & ((\RiscALU|out~38_combout ) # ((\RiscALU|ShiftRight1~7_combout  & \ALU_in1[1]~3_combout ))))

	.dataa(\RiscALU|out~38_combout ),
	.datab(\ALU_in1[2]~32_combout ),
	.datac(\RiscALU|ShiftRight1~7_combout ),
	.datad(\ALU_in1[1]~3_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~39_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~39 .lut_mask = 16'h3222;
defparam \RiscALU|out~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N10
cycloneive_lcell_comb \RiscALU|out~40 (
// Equation(s):
// \RiscALU|out~40_combout  = (!\ALU_in1[3]~34_combout  & ((\RiscALU|out~39_combout ) # ((\ALU_in1[2]~32_combout  & \RiscALU|ShiftRight0~34_combout ))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|out~39_combout ),
	.datac(\ALU_in1[2]~32_combout ),
	.datad(\RiscALU|ShiftRight0~34_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~40_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~40 .lut_mask = 16'h5444;
defparam \RiscALU|out~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y46_N6
cycloneive_lcell_comb \RiscALU|out~41 (
// Equation(s):
// \RiscALU|out~41_combout  = (!\ALU_in1[4]~4_combout  & ((\RiscALU|out~40_combout ) # ((\ALU_in1[3]~34_combout  & \RiscALU|ShiftRight0~37_combout ))))

	.dataa(\ALU_in1[3]~34_combout ),
	.datab(\RiscALU|ShiftRight0~37_combout ),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\RiscALU|out~40_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~41_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~41 .lut_mask = 16'h0F08;
defparam \RiscALU|out~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X54_Y44_N6
cycloneive_lcell_comb \RiscALU|out~42 (
// Equation(s):
// \RiscALU|out~42_combout  = (\ALU_in1[4]~4_combout  & ((\upperBit~q  & ((\RiscALU|ShiftRight1~17_combout ))) # (!\upperBit~q  & (\RiscALU|ShiftRight0~44_combout ))))

	.dataa(\upperBit~q ),
	.datab(\RiscALU|ShiftRight0~44_combout ),
	.datac(\ALU_in1[4]~4_combout ),
	.datad(\RiscALU|ShiftRight1~17_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~42_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~42 .lut_mask = 16'hE040;
defparam \RiscALU|out~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N22
cycloneive_lcell_comb \RiscALU|out~43 (
// Equation(s):
// \RiscALU|out~43_combout  = (\RiscALU|out~41_combout ) # (\RiscALU|out~42_combout )

	.dataa(gnd),
	.datab(\RiscALU|out~41_combout ),
	.datac(gnd),
	.datad(\RiscALU|out~42_combout ),
	.cin(gnd),
	.combout(\RiscALU|out~43_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~43 .lut_mask = 16'hFFCC;
defparam \RiscALU|out~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N16
cycloneive_lcell_comb \RiscALU|Equal0~23 (
// Equation(s):
// \RiscALU|Equal0~23_combout  = \RegFile|Mux30~20_combout  $ (((\ALU_in1_con~1_combout  & ((\RegFile|Mux62~20_combout ))) # (!\ALU_in1_con~1_combout  & (readReg2[1]))))

	.dataa(readReg2[1]),
	.datab(\RegFile|Mux30~20_combout ),
	.datac(\ALU_in1_con~1_combout ),
	.datad(\RegFile|Mux62~20_combout ),
	.cin(gnd),
	.combout(\RiscALU|Equal0~23_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Equal0~23 .lut_mask = 16'h36C6;
defparam \RiscALU|Equal0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N2
cycloneive_lcell_comb \RiscALU|Mux30~0 (
// Equation(s):
// \RiscALU|Mux30~0_combout  = (funct3[1] & (((funct3[0])))) # (!funct3[1] & ((funct3[0] & (\RiscALU|out~43_combout )) # (!funct3[0] & ((\RiscALU|Equal0~23_combout )))))

	.dataa(\RiscALU|out~43_combout ),
	.datab(funct3[1]),
	.datac(funct3[0]),
	.datad(\RiscALU|Equal0~23_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux30~0 .lut_mask = 16'hE3E0;
defparam \RiscALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N12
cycloneive_lcell_comb \RiscALU|Mux30~1 (
// Equation(s):
// \RiscALU|Mux30~1_combout  = (funct3[1] & ((\ALU_in1[1]~3_combout  & ((\RegFile|Mux30~20_combout ) # (!\RiscALU|Mux30~0_combout ))) # (!\ALU_in1[1]~3_combout  & (\RegFile|Mux30~20_combout  & !\RiscALU|Mux30~0_combout )))) # (!funct3[1] & 
// (((\RiscALU|Mux30~0_combout ))))

	.dataa(\ALU_in1[1]~3_combout ),
	.datab(funct3[1]),
	.datac(\RegFile|Mux30~20_combout ),
	.datad(\RiscALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux30~1 .lut_mask = 16'hB3C8;
defparam \RiscALU|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N30
cycloneive_lcell_comb \RiscALU|Mux30~4 (
// Equation(s):
// \RiscALU|Mux30~4_combout  = (\RiscALU|Mux30~2_combout  & ((\RiscALU|Mux15~0_combout ) # ((\RiscALU|Mux30~1_combout  & \RiscALU|Mux30~3_combout )))) # (!\RiscALU|Mux30~2_combout  & (\RiscALU|Mux30~1_combout  & (\RiscALU|Mux30~3_combout )))

	.dataa(\RiscALU|Mux30~2_combout ),
	.datab(\RiscALU|Mux30~1_combout ),
	.datac(\RiscALU|Mux30~3_combout ),
	.datad(\RiscALU|Mux15~0_combout ),
	.cin(gnd),
	.combout(\RiscALU|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|Mux30~4 .lut_mask = 16'hEAC0;
defparam \RiscALU|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N26
cycloneive_lcell_comb \update~8 (
// Equation(s):
// \update~8_combout  = (\PCcon~3_combout  & ((\Decoder4~4_combout  & (\RiscALU|Mux30~4_combout )) # (!\Decoder4~4_combout  & ((readReg2[1])))))

	.dataa(\RiscALU|Mux30~4_combout ),
	.datab(\PCcon~3_combout ),
	.datac(readReg2[1]),
	.datad(\Decoder4~4_combout ),
	.cin(gnd),
	.combout(\update~8_combout ),
	.cout());
// synopsys translate_off
defparam \update~8 .lut_mask = 16'h88C0;
defparam \update~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y43_N20
cycloneive_lcell_comb \update~9 (
// Equation(s):
// \update~9_combout  = (\update~8_combout ) # ((writeReg[1] & (!\update~7_combout  & !\PCcon~3_combout )))

	.dataa(\update~8_combout ),
	.datab(writeReg[1]),
	.datac(\update~7_combout ),
	.datad(\PCcon~3_combout ),
	.cin(gnd),
	.combout(\update~9_combout ),
	.cout());
// synopsys translate_off
defparam \update~9 .lut_mask = 16'hAAAE;
defparam \update~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X63_Y46_N3
dffeas \PC[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\PC[1]~34_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\WideOr28~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC[1]~reg0 .is_wysiwyg = "true";
defparam \PC[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N12
cycloneive_lcell_comb \Add1~7 (
// Equation(s):
// \Add1~7_combout  = (\WideOr19~0_combout  & ((\Add1~5_combout ))) # (!\WideOr19~0_combout  & (\PC[1]~reg0_q ))

	.dataa(\PC[1]~reg0_q ),
	.datab(\WideOr19~0_combout ),
	.datac(gnd),
	.datad(\Add1~5_combout ),
	.cin(gnd),
	.combout(\Add1~7_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~7 .lut_mask = 16'hEE22;
defparam \Add1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N13
dffeas \opcode[5] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [5]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(opcode[5]),
	.prn(vcc));
// synopsys translate_off
defparam \opcode[5] .is_wysiwyg = "true";
defparam \opcode[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N8
cycloneive_lcell_comb \WideOr4~2 (
// Equation(s):
// \WideOr4~2_combout  = (\ins[4]~reg0_q  & (((opcode[5]) # (\ins[6]~reg0_q )))) # (!\ins[4]~reg0_q  & ((\ins[6]~reg0_q  & ((!opcode[5]))) # (!\ins[6]~reg0_q  & (\ins[2]~reg0_q ))))

	.dataa(\ins[2]~reg0_q ),
	.datab(\ins[4]~reg0_q ),
	.datac(opcode[5]),
	.datad(\ins[6]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr4~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~2 .lut_mask = 16'hCFE2;
defparam \WideOr4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N30
cycloneive_lcell_comb \WideOr4~3 (
// Equation(s):
// \WideOr4~3_combout  = (\WideOr4~2_combout ) # (((\ins[3]~reg0_q ) # (!\ins[0]~reg0_q )) # (!\ins[1]~reg0_q ))

	.dataa(\WideOr4~2_combout ),
	.datab(\ins[1]~reg0_q ),
	.datac(\ins[0]~reg0_q ),
	.datad(\ins[3]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr4~3_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr4~3 .lut_mask = 16'hFFBF;
defparam \WideOr4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N22
cycloneive_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = (\S[3]~reg0_q  & (\S[1]~reg0_q  & ((\S[0]~reg0_q ) # (\S[2]~reg0_q ))))

	.dataa(\S[3]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\Selector4~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~0 .lut_mask = 16'hA080;
defparam \Selector4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N6
cycloneive_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = (\S[4]~reg0_q  & \Selector4~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\S[4]~reg0_q ),
	.datad(\Selector4~0_combout ),
	.cin(gnd),
	.combout(\Selector4~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~1 .lut_mask = 16'hF000;
defparam \Selector4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N0
cycloneive_lcell_comb \S[1]~0 (
// Equation(s):
// \S[1]~0_combout  = (\S[5]~reg0_q  & ((\Selector4~1_combout ))) # (!\S[5]~reg0_q  & (\WideOr4~3_combout ))

	.dataa(\WideOr4~3_combout ),
	.datab(\S[5]~reg0_q ),
	.datac(gnd),
	.datad(\Selector4~1_combout ),
	.cin(gnd),
	.combout(\S[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \S[1]~0 .lut_mask = 16'hEE22;
defparam \S[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N16
cycloneive_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = \S[1]~reg0_q  $ (\S[0]~reg0_q )

	.dataa(gnd),
	.datab(\S[1]~reg0_q ),
	.datac(gnd),
	.datad(\S[0]~reg0_q ),
	.cin(gnd),
	.combout(\Selector4~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~2 .lut_mask = 16'h33CC;
defparam \Selector4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N26
cycloneive_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = (!\S[4]~reg0_q  & (\Selector4~2_combout  & (\S[3]~reg0_q  $ (!\S[2]~reg0_q ))))

	.dataa(\S[3]~reg0_q ),
	.datab(\S[2]~reg0_q ),
	.datac(\S[4]~reg0_q ),
	.datad(\Selector4~2_combout ),
	.cin(gnd),
	.combout(\Selector4~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~3 .lut_mask = 16'h0900;
defparam \Selector4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N0
cycloneive_lcell_comb \S[3]~5 (
// Equation(s):
// \S[3]~5_combout  = (\S[2]~reg0_q  & !\S[3]~reg0_q )

	.dataa(gnd),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\S[3]~reg0_q ),
	.cin(gnd),
	.combout(\S[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \S[3]~5 .lut_mask = 16'h00CC;
defparam \S[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N20
cycloneive_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = (!\S[5]~reg0_q  & ((\S[4]~reg0_q ) # ((!\Decoder4~2_combout ) # (!\S[3]~5_combout ))))

	.dataa(\S[4]~reg0_q ),
	.datab(\S[3]~5_combout ),
	.datac(\S[5]~reg0_q ),
	.datad(\Decoder4~2_combout ),
	.cin(gnd),
	.combout(\Selector4~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector4~4 .lut_mask = 16'h0B0F;
defparam \Selector4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N1
dffeas \S[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\S[1]~0_combout ),
	.asdata(\Selector4~3_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector4~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S[1]~reg0 .is_wysiwyg = "true";
defparam \S[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N8
cycloneive_lcell_comb \WideOr26~0 (
// Equation(s):
// \WideOr26~0_combout  = (\S[2]~reg0_q  & (\S[3]~reg0_q  & ((\S[0]~reg0_q ) # (\S[1]~reg0_q ))))

	.dataa(\S[2]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\S[3]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr26~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr26~0 .lut_mask = 16'hA800;
defparam \WideOr26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N22
cycloneive_lcell_comb \WideOr19~0 (
// Equation(s):
// \WideOr19~0_combout  = (!\S[5]~reg0_q  & ((\S[4]~reg0_q  & ((\Decoder1~0_combout ))) # (!\S[4]~reg0_q  & (\WideOr26~0_combout ))))

	.dataa(\S[5]~reg0_q ),
	.datab(\WideOr26~0_combout ),
	.datac(\S[4]~reg0_q ),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\WideOr19~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr19~0 .lut_mask = 16'h5404;
defparam \WideOr19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y43_N10
cycloneive_lcell_comb \Add1~3 (
// Equation(s):
// \Add1~3_combout  = (\WideOr19~0_combout  & ((\Add1~1_combout ))) # (!\WideOr19~0_combout  & (\PC[0]~reg0_q ))

	.dataa(gnd),
	.datab(\WideOr19~0_combout ),
	.datac(\PC[0]~reg0_q ),
	.datad(\Add1~1_combout ),
	.cin(gnd),
	.combout(\Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \Add1~3 .lut_mask = 16'hFC30;
defparam \Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N27
dffeas \ins[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [4]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ins[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ins[4]~reg0 .is_wysiwyg = "true";
defparam \ins[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N12
cycloneive_lcell_comb \WideOr2~1 (
// Equation(s):
// \WideOr2~1_combout  = (\ins[2]~reg0_q  & (!\ins[4]~reg0_q  & (opcode[5] & \ins[6]~reg0_q )))

	.dataa(\ins[2]~reg0_q ),
	.datab(\ins[4]~reg0_q ),
	.datac(opcode[5]),
	.datad(\ins[6]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr2~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~1 .lut_mask = 16'h2000;
defparam \WideOr2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N26
cycloneive_lcell_comb \WideOr2~0 (
// Equation(s):
// \WideOr2~0_combout  = (!\ins[2]~reg0_q  & ((\ins[4]~reg0_q  & (!\ins[6]~reg0_q )) # (!\ins[4]~reg0_q  & ((opcode[5])))))

	.dataa(\ins[6]~reg0_q ),
	.datab(\ins[2]~reg0_q ),
	.datac(\ins[4]~reg0_q ),
	.datad(opcode[5]),
	.cin(gnd),
	.combout(\WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~0 .lut_mask = 16'h1310;
defparam \WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N18
cycloneive_lcell_comb \WideOr2~2 (
// Equation(s):
// \WideOr2~2_combout  = ((\ins[3]~reg0_q  & (!\WideOr2~1_combout )) # (!\ins[3]~reg0_q  & ((!\WideOr2~0_combout )))) # (!\WideOr1~0_combout )

	.dataa(\WideOr1~0_combout ),
	.datab(\WideOr2~1_combout ),
	.datac(\WideOr2~0_combout ),
	.datad(\ins[3]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr2~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr2~2 .lut_mask = 16'h775F;
defparam \WideOr2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N12
cycloneive_lcell_comb \S[3]~2 (
// Equation(s):
// \S[3]~2_combout  = (\S[5]~reg0_q  & (\Selector2~8_combout )) # (!\S[5]~reg0_q  & ((\WideOr2~2_combout )))

	.dataa(\Selector2~8_combout ),
	.datab(\S[5]~reg0_q ),
	.datac(gnd),
	.datad(\WideOr2~2_combout ),
	.cin(gnd),
	.combout(\S[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \S[3]~2 .lut_mask = 16'hBB88;
defparam \S[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N20
cycloneive_lcell_comb \Selector2~7 (
// Equation(s):
// \Selector2~7_combout  = (\S[0]~reg0_q  & ((\S[1]~reg0_q  & (\S[4]~reg0_q )) # (!\S[1]~reg0_q  & ((\S[2]~reg0_q ))))) # (!\S[0]~reg0_q  & (((\S[4]~reg0_q ) # (\S[2]~reg0_q ))))

	.dataa(\S[1]~reg0_q ),
	.datab(\S[4]~reg0_q ),
	.datac(\S[0]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\Selector2~7_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~7 .lut_mask = 16'hDF8C;
defparam \Selector2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N20
cycloneive_lcell_comb \Selector2~9 (
// Equation(s):
// \Selector2~9_combout  = (\Selector2~7_combout ) # ((\S[3]~reg0_q  & ((\S[0]~reg0_q ) # (\S[1]~reg0_q ))))

	.dataa(\S[3]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\Selector2~7_combout ),
	.cin(gnd),
	.combout(\Selector2~9_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~9 .lut_mask = 16'hFFA8;
defparam \Selector2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N13
dffeas \S[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\S[3]~2_combout ),
	.asdata(\Selector2~9_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector4~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S[3]~reg0 .is_wysiwyg = "true";
defparam \S[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N28
cycloneive_lcell_comb \ALU_in1_con~0 (
// Equation(s):
// \ALU_in1_con~0_combout  = (\S[1]~reg0_q  & (!\S[4]~reg0_q  & (!\S[0]~reg0_q  & \S[2]~reg0_q ))) # (!\S[1]~reg0_q  & (\S[4]~reg0_q  & (\S[0]~reg0_q  & !\S[2]~reg0_q )))

	.dataa(\S[1]~reg0_q ),
	.datab(\S[4]~reg0_q ),
	.datac(\S[0]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\ALU_in1_con~0_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1_con~0 .lut_mask = 16'h0240;
defparam \ALU_in1_con~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N30
cycloneive_lcell_comb \ALU_in1_con~1 (
// Equation(s):
// \ALU_in1_con~1_combout  = (!\S[3]~reg0_q  & (!\S[5]~reg0_q  & \ALU_in1_con~0_combout ))

	.dataa(gnd),
	.datab(\S[3]~reg0_q ),
	.datac(\S[5]~reg0_q ),
	.datad(\ALU_in1_con~0_combout ),
	.cin(gnd),
	.combout(\ALU_in1_con~1_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1_con~1 .lut_mask = 16'h0300;
defparam \ALU_in1_con~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N26
cycloneive_lcell_comb \ALU_in1[4]~4 (
// Equation(s):
// \ALU_in1[4]~4_combout  = (\ALU_in1_con~1_combout  & ((readReg2[4] & (\RegFile|Mux59~9_combout )) # (!readReg2[4] & ((\RegFile|Mux59~19_combout ))))) # (!\ALU_in1_con~1_combout  & (((readReg2[4]))))

	.dataa(\ALU_in1_con~1_combout ),
	.datab(\RegFile|Mux59~9_combout ),
	.datac(\RegFile|Mux59~19_combout ),
	.datad(readReg2[4]),
	.cin(gnd),
	.combout(\ALU_in1[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ALU_in1[4]~4 .lut_mask = 16'hDDA0;
defparam \ALU_in1[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y46_N16
cycloneive_lcell_comb \RiscALU|ShiftLeft0~54 (
// Equation(s):
// \RiscALU|ShiftLeft0~54_combout  = (\RiscALU|ShiftLeft0~50_combout ) # ((!\ALU_in1[3]~34_combout  & \RiscALU|ShiftLeft0~53_combout ))

	.dataa(gnd),
	.datab(\ALU_in1[3]~34_combout ),
	.datac(\RiscALU|ShiftLeft0~53_combout ),
	.datad(\RiscALU|ShiftLeft0~50_combout ),
	.cin(gnd),
	.combout(\RiscALU|ShiftLeft0~54_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|ShiftLeft0~54 .lut_mask = 16'hFF30;
defparam \RiscALU|ShiftLeft0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N22
cycloneive_lcell_comb \RiscALU|out[14]~264 (
// Equation(s):
// \RiscALU|out[14]~264_combout  = (funct3[0] & (!\ALU_in1[4]~4_combout  & (\RiscALU|ShiftLeft0~54_combout ))) # (!funct3[0] & (((\RiscALU|Add0~45_combout ))))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|ShiftLeft0~54_combout ),
	.datac(\RiscALU|Add0~45_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\RiscALU|out[14]~264_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[14]~264 .lut_mask = 16'h44F0;
defparam \RiscALU|out[14]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N12
cycloneive_lcell_comb \RiscALU|out[14]~135 (
// Equation(s):
// \RiscALU|out[14]~135_combout  = (\ALU_in1[4]~4_combout  & ((\RiscALU|out[13]~100_combout ) # ((\RiscALU|ShiftRight0~75_combout )))) # (!\ALU_in1[4]~4_combout  & (!\RiscALU|out[13]~100_combout  & (\RiscALU|ShiftRight0~64_combout )))

	.dataa(\ALU_in1[4]~4_combout ),
	.datab(\RiscALU|out[13]~100_combout ),
	.datac(\RiscALU|ShiftRight0~64_combout ),
	.datad(\RiscALU|ShiftRight0~75_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[14]~135_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[14]~135 .lut_mask = 16'hBA98;
defparam \RiscALU|out[14]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X53_Y47_N30
cycloneive_lcell_comb \RiscALU|out[14]~136 (
// Equation(s):
// \RiscALU|out[14]~136_combout  = (\RiscALU|out[14]~135_combout  & (((\RiscALU|ShiftRight1~54_combout ) # (!\RiscALU|out[13]~100_combout )))) # (!\RiscALU|out[14]~135_combout  & (\RiscALU|ShiftRight0~61_combout  & (\RiscALU|out[13]~100_combout )))

	.dataa(\RiscALU|out[14]~135_combout ),
	.datab(\RiscALU|ShiftRight0~61_combout ),
	.datac(\RiscALU|out[13]~100_combout ),
	.datad(\RiscALU|ShiftRight1~54_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[14]~136_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[14]~136 .lut_mask = 16'hEA4A;
defparam \RiscALU|out[14]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N12
cycloneive_lcell_comb \RiscALU|out~137 (
// Equation(s):
// \RiscALU|out~137_combout  = \RegFile|Mux17~20_combout  $ (((opcode[5] & (\ALU_in1[14]~13_combout )) # (!opcode[5] & ((\ALU_in1[11]~10_combout )))))

	.dataa(\ALU_in1[14]~13_combout ),
	.datab(\ALU_in1[11]~10_combout ),
	.datac(\RegFile|Mux17~20_combout ),
	.datad(opcode[5]),
	.cin(gnd),
	.combout(\RiscALU|out~137_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out~137 .lut_mask = 16'h5A3C;
defparam \RiscALU|out~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N30
cycloneive_lcell_comb \RiscALU|out[14]~138 (
// Equation(s):
// \RiscALU|out[14]~138_combout  = (funct3[0] & ((funct3[1]) # ((\RiscALU|out[14]~136_combout )))) # (!funct3[0] & (!funct3[1] & ((\RiscALU|out~137_combout ))))

	.dataa(funct3[0]),
	.datab(funct3[1]),
	.datac(\RiscALU|out[14]~136_combout ),
	.datad(\RiscALU|out~137_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[14]~138_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[14]~138 .lut_mask = 16'hB9A8;
defparam \RiscALU|out[14]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y44_N24
cycloneive_lcell_comb \RiscALU|out[14]~139 (
// Equation(s):
// \RiscALU|out[14]~139_combout  = (\RiscALU|out[14]~138_combout  & (((\RegFile|Mux17~20_combout  & \RiscALU|a~16_combout )) # (!funct3[1]))) # (!\RiscALU|out[14]~138_combout  & (funct3[1] & ((\RegFile|Mux17~20_combout ) # (\RiscALU|a~16_combout ))))

	.dataa(\RiscALU|out[14]~138_combout ),
	.datab(funct3[1]),
	.datac(\RegFile|Mux17~20_combout ),
	.datad(\RiscALU|a~16_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[14]~139_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[14]~139 .lut_mask = 16'hE662;
defparam \RiscALU|out[14]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y44_N6
cycloneive_lcell_comb \RiscALU|out[14]~140 (
// Equation(s):
// \RiscALU|out[14]~140_combout  = (\RiscALU|out[14]~264_combout  & ((\RiscALU|Mux15~0_combout ) # ((\RiscALU|Mux30~3_combout  & \RiscALU|out[14]~139_combout )))) # (!\RiscALU|out[14]~264_combout  & (((\RiscALU|Mux30~3_combout  & \RiscALU|out[14]~139_combout 
// ))))

	.dataa(\RiscALU|out[14]~264_combout ),
	.datab(\RiscALU|Mux15~0_combout ),
	.datac(\RiscALU|Mux30~3_combout ),
	.datad(\RiscALU|out[14]~139_combout ),
	.cin(gnd),
	.combout(\RiscALU|out[14]~140_combout ),
	.cout());
// synopsys translate_off
defparam \RiscALU|out[14]~140 .lut_mask = 16'hF888;
defparam \RiscALU|out[14]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y42_N6
cycloneive_lcell_comb \writeData~66 (
// Equation(s):
// \writeData~66_combout  = (\writeData~56_combout  & ((\writeData~55_combout  & ((\Add4~4_combout ))) # (!\writeData~55_combout  & (funct3[2])))) # (!\writeData~56_combout  & (((\writeData~55_combout ))))

	.dataa(funct3[2]),
	.datab(\Add4~4_combout ),
	.datac(\writeData~56_combout ),
	.datad(\writeData~55_combout ),
	.cin(gnd),
	.combout(\writeData~66_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~66 .lut_mask = 16'hCFA0;
defparam \writeData~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N30
cycloneive_lcell_comb \writeData~67 (
// Equation(s):
// \writeData~67_combout  = (\writeData~57_combout  & ((\writeData~66_combout  & (\RiscRam|altsyncram_component|auto_generated|q_a [14])) # (!\writeData~66_combout  & ((\RiscRam|altsyncram_component|auto_generated|q_a [7]))))) # (!\writeData~57_combout  & 
// (((\writeData~66_combout ))))

	.dataa(\writeData~57_combout ),
	.datab(\RiscRam|altsyncram_component|auto_generated|q_a [14]),
	.datac(\writeData~66_combout ),
	.datad(\RiscRam|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\writeData~67_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~67 .lut_mask = 16'hDAD0;
defparam \writeData~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N8
cycloneive_lcell_comb \writeData~68 (
// Equation(s):
// \writeData~68_combout  = (\WideOr22~3_combout  & ((\writeData~136_combout  & (\writeData~67_combout )) # (!\writeData~136_combout  & ((\Add3~28_combout )))))

	.dataa(\writeData~67_combout ),
	.datab(\Add3~28_combout ),
	.datac(\writeData~136_combout ),
	.datad(\WideOr22~3_combout ),
	.cin(gnd),
	.combout(\writeData~68_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~68 .lut_mask = 16'hAC00;
defparam \writeData~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N2
cycloneive_lcell_comb \writeData~69 (
// Equation(s):
// \writeData~69_combout  = (\writeData~68_combout ) # ((\RiscALU|out[14]~140_combout  & !\WideOr22~3_combout ))

	.dataa(\RiscALU|out[14]~140_combout ),
	.datab(gnd),
	.datac(\writeData~68_combout ),
	.datad(\WideOr22~3_combout ),
	.cin(gnd),
	.combout(\writeData~69_combout ),
	.cout());
// synopsys translate_off
defparam \writeData~69 .lut_mask = 16'hF0FA;
defparam \writeData~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X61_Y42_N23
dffeas \RegFile|regs[14][14] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\writeData~69_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\RegFile|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\RegFile|regs[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \RegFile|regs[14][14] .is_wysiwyg = "true";
defparam \RegFile|regs[14][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y40_N12
cycloneive_lcell_comb \RegFile|Mux49~17 (
// Equation(s):
// \RegFile|Mux49~17_combout  = (readReg2[0] & (((\RegFile|regs[13][14]~q ) # (readReg2[1])))) # (!readReg2[0] & (\RegFile|regs[12][14]~q  & ((!readReg2[1]))))

	.dataa(readReg2[0]),
	.datab(\RegFile|regs[12][14]~q ),
	.datac(\RegFile|regs[13][14]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~17 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y42_N0
cycloneive_lcell_comb \RegFile|Mux49~18 (
// Equation(s):
// \RegFile|Mux49~18_combout  = (readReg2[1] & ((\RegFile|Mux49~17_combout  & ((\RegFile|regs[15][14]~q ))) # (!\RegFile|Mux49~17_combout  & (\RegFile|regs[14][14]~q )))) # (!readReg2[1] & (((\RegFile|Mux49~17_combout ))))

	.dataa(\RegFile|regs[14][14]~q ),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[15][14]~q ),
	.datad(\RegFile|Mux49~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux49~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~18 .lut_mask = 16'hF388;
defparam \RegFile|Mux49~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y33_N22
cycloneive_lcell_comb \RegFile|Mux49~14 (
// Equation(s):
// \RegFile|Mux49~14_combout  = (readReg2[0] & ((readReg2[1] & ((\RegFile|regs[3][14]~q ))) # (!readReg2[1] & (\RegFile|regs[1][14]~q ))))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[1][14]~q ),
	.datac(\RegFile|regs[3][14]~q ),
	.datad(readReg2[0]),
	.cin(gnd),
	.combout(\RegFile|Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~14 .lut_mask = 16'hE400;
defparam \RegFile|Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N4
cycloneive_lcell_comb \RegFile|Mux49~15 (
// Equation(s):
// \RegFile|Mux49~15_combout  = (\RegFile|Mux49~14_combout ) # ((readReg2[1] & (\RegFile|regs[2][14]~q  & !readReg2[0])))

	.dataa(readReg2[1]),
	.datab(\RegFile|regs[2][14]~q ),
	.datac(readReg2[0]),
	.datad(\RegFile|Mux49~14_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~15 .lut_mask = 16'hFF08;
defparam \RegFile|Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y37_N20
cycloneive_lcell_comb \RegFile|Mux49~12 (
// Equation(s):
// \RegFile|Mux49~12_combout  = (readReg2[1] & (readReg2[0])) # (!readReg2[1] & ((readReg2[0] & (\RegFile|regs[5][14]~q )) # (!readReg2[0] & ((\RegFile|regs[4][14]~q )))))

	.dataa(readReg2[1]),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[5][14]~q ),
	.datad(\RegFile|regs[4][14]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~12 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y37_N6
cycloneive_lcell_comb \RegFile|Mux49~13 (
// Equation(s):
// \RegFile|Mux49~13_combout  = (\RegFile|Mux49~12_combout  & ((\RegFile|regs[7][14]~q ) # ((!readReg2[1])))) # (!\RegFile|Mux49~12_combout  & (((\RegFile|regs[6][14]~q  & readReg2[1]))))

	.dataa(\RegFile|Mux49~12_combout ),
	.datab(\RegFile|regs[7][14]~q ),
	.datac(\RegFile|regs[6][14]~q ),
	.datad(readReg2[1]),
	.cin(gnd),
	.combout(\RegFile|Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~13 .lut_mask = 16'hD8AA;
defparam \RegFile|Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N30
cycloneive_lcell_comb \RegFile|Mux49~16 (
// Equation(s):
// \RegFile|Mux49~16_combout  = (readReg2[2] & (((\RegFile|Mux49~13_combout ) # (readReg2[3])))) # (!readReg2[2] & (\RegFile|Mux49~15_combout  & ((!readReg2[3]))))

	.dataa(readReg2[2]),
	.datab(\RegFile|Mux49~15_combout ),
	.datac(\RegFile|Mux49~13_combout ),
	.datad(readReg2[3]),
	.cin(gnd),
	.combout(\RegFile|Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~16 .lut_mask = 16'hAAE4;
defparam \RegFile|Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y39_N24
cycloneive_lcell_comb \RegFile|Mux49~10 (
// Equation(s):
// \RegFile|Mux49~10_combout  = (readReg2[0] & (readReg2[1])) # (!readReg2[0] & ((readReg2[1] & (\RegFile|regs[10][14]~q )) # (!readReg2[1] & ((\RegFile|regs[8][14]~q )))))

	.dataa(readReg2[0]),
	.datab(readReg2[1]),
	.datac(\RegFile|regs[10][14]~q ),
	.datad(\RegFile|regs[8][14]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~10 .lut_mask = 16'hD9C8;
defparam \RegFile|Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y39_N20
cycloneive_lcell_comb \RegFile|Mux49~11 (
// Equation(s):
// \RegFile|Mux49~11_combout  = (readReg2[0] & ((\RegFile|Mux49~10_combout  & (\RegFile|regs[11][14]~q )) # (!\RegFile|Mux49~10_combout  & ((\RegFile|regs[9][14]~q ))))) # (!readReg2[0] & (((\RegFile|Mux49~10_combout ))))

	.dataa(\RegFile|regs[11][14]~q ),
	.datab(readReg2[0]),
	.datac(\RegFile|regs[9][14]~q ),
	.datad(\RegFile|Mux49~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~11 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y37_N8
cycloneive_lcell_comb \RegFile|Mux49~19 (
// Equation(s):
// \RegFile|Mux49~19_combout  = (readReg2[3] & ((\RegFile|Mux49~16_combout  & (\RegFile|Mux49~18_combout )) # (!\RegFile|Mux49~16_combout  & ((\RegFile|Mux49~11_combout ))))) # (!readReg2[3] & (((\RegFile|Mux49~16_combout ))))

	.dataa(\RegFile|Mux49~18_combout ),
	.datab(readReg2[3]),
	.datac(\RegFile|Mux49~16_combout ),
	.datad(\RegFile|Mux49~11_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux49~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~19 .lut_mask = 16'hBCB0;
defparam \RegFile|Mux49~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N28
cycloneive_lcell_comb \RegFile|Mux49~20 (
// Equation(s):
// \RegFile|Mux49~20_combout  = (readReg2[4] & ((\RegFile|Mux49~9_combout ))) # (!readReg2[4] & (\RegFile|Mux49~19_combout ))

	.dataa(gnd),
	.datab(\RegFile|Mux49~19_combout ),
	.datac(readReg2[4]),
	.datad(\RegFile|Mux49~9_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux49~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux49~20 .lut_mask = 16'hFC0C;
defparam \RegFile|Mux49~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y41_N0
cycloneive_lcell_comb \wrData[14]~14 (
// Equation(s):
// \wrData[14]~14_combout  = (!funct3[2] & (\RegFile|Mux49~20_combout  & (funct3[1] $ (funct3[0]))))

	.dataa(funct3[2]),
	.datab(\RegFile|Mux49~20_combout ),
	.datac(funct3[1]),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[14]~14 .lut_mask = 16'h0440;
defparam \wrData[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X59_Y44_N5
dffeas \funct3[2] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [14]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(funct3[2]),
	.prn(vcc));
// synopsys translate_off
defparam \funct3[2] .is_wysiwyg = "true";
defparam \funct3[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X59_Y45_N12
cycloneive_lcell_comb \wrData[0]~0 (
// Equation(s):
// \wrData[0]~0_combout  = (!funct3[2] & (\RegFile|Mux63~20_combout  & ((!funct3[0]) # (!funct3[1]))))

	.dataa(funct3[2]),
	.datab(funct3[1]),
	.datac(\RegFile|Mux63~20_combout ),
	.datad(funct3[0]),
	.cin(gnd),
	.combout(\wrData[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \wrData[0]~0 .lut_mask = 16'h1050;
defparam \wrData[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y42_N9
dffeas \ins[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [2]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ins[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ins[2]~reg0 .is_wysiwyg = "true";
defparam \ins[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N18
cycloneive_lcell_comb \WideOr3~1 (
// Equation(s):
// \WideOr3~1_combout  = (\ins[2]~reg0_q  & ((\ins[6]~reg0_q  $ (!\ins[4]~reg0_q )) # (!\ins[1]~reg0_q ))) # (!\ins[2]~reg0_q  & ((\ins[4]~reg0_q ) # ((\ins[6]~reg0_q  & !\ins[1]~reg0_q ))))

	.dataa(\ins[2]~reg0_q ),
	.datab(\ins[6]~reg0_q ),
	.datac(\ins[1]~reg0_q ),
	.datad(\ins[4]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr3~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~1 .lut_mask = 16'hDF2E;
defparam \WideOr3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N28
cycloneive_lcell_comb \WideOr3~0 (
// Equation(s):
// \WideOr3~0_combout  = (\ins[3]~reg0_q  & ((!\ins[1]~reg0_q ))) # (!\ins[3]~reg0_q  & (opcode[5]))

	.dataa(gnd),
	.datab(opcode[5]),
	.datac(\ins[3]~reg0_q ),
	.datad(\ins[1]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~0 .lut_mask = 16'h0CFC;
defparam \WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N2
cycloneive_lcell_comb \WideOr3~2 (
// Equation(s):
// \WideOr3~2_combout  = (\WideOr3~1_combout ) # ((\ins[1]~reg0_q  & ((!\WideOr3~0_combout ) # (!\ins[0]~reg0_q ))) # (!\ins[1]~reg0_q  & ((\ins[0]~reg0_q ) # (\WideOr3~0_combout ))))

	.dataa(\WideOr3~1_combout ),
	.datab(\ins[1]~reg0_q ),
	.datac(\ins[0]~reg0_q ),
	.datad(\WideOr3~0_combout ),
	.cin(gnd),
	.combout(\WideOr3~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr3~2 .lut_mask = 16'hBFFE;
defparam \WideOr3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N14
cycloneive_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ((\S[0]~reg0_q  & ((!\S[4]~reg0_q ) # (!\S[1]~reg0_q ))) # (!\S[0]~reg0_q  & ((\S[1]~reg0_q ) # (\S[4]~reg0_q )))) # (!\Decoder4~0_combout )

	.dataa(\S[0]~reg0_q ),
	.datab(\S[1]~reg0_q ),
	.datac(\S[4]~reg0_q ),
	.datad(\Decoder4~0_combout ),
	.cin(gnd),
	.combout(\Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~0 .lut_mask = 16'h7EFF;
defparam \Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N2
cycloneive_lcell_comb \S[2]~1 (
// Equation(s):
// \S[2]~1_combout  = (\S[5]~reg0_q  & ((\Selector3~0_combout ))) # (!\S[5]~reg0_q  & (\WideOr3~2_combout ))

	.dataa(\WideOr3~2_combout ),
	.datab(\Selector3~0_combout ),
	.datac(gnd),
	.datad(\S[5]~reg0_q ),
	.cin(gnd),
	.combout(\S[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \S[2]~1 .lut_mask = 16'hCCAA;
defparam \S[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N24
cycloneive_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = (\S[3]~reg0_q  & (\S[0]~reg0_q  $ ((\S[1]~reg0_q )))) # (!\S[3]~reg0_q  & (\S[0]~reg0_q  & (\S[1]~reg0_q  & !\S[2]~reg0_q )))

	.dataa(\S[3]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~1 .lut_mask = 16'h2868;
defparam \Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N24
cycloneive_lcell_comb \Decoder1~1 (
// Equation(s):
// \Decoder1~1_combout  = (!\S[3]~reg0_q  & (!\S[2]~reg0_q  & !\S[1]~reg0_q ))

	.dataa(\S[3]~reg0_q ),
	.datab(\S[2]~reg0_q ),
	.datac(gnd),
	.datad(\S[1]~reg0_q ),
	.cin(gnd),
	.combout(\Decoder1~1_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~1 .lut_mask = 16'h0011;
defparam \Decoder1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N10
cycloneive_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = (\S[4]~reg0_q  & (((\Selector3~1_combout  & \S[2]~reg0_q )) # (!\Decoder1~1_combout ))) # (!\S[4]~reg0_q  & (\Selector3~1_combout ))

	.dataa(\Selector3~1_combout ),
	.datab(\Decoder1~1_combout ),
	.datac(\S[4]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\Selector3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector3~2 .lut_mask = 16'hBA3A;
defparam \Selector3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N3
dffeas \S[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\S[2]~1_combout ),
	.asdata(\Selector3~2_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector4~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S[2]~reg0 .is_wysiwyg = "true";
defparam \S[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N20
cycloneive_lcell_comb \Decoder1~0 (
// Equation(s):
// \Decoder1~0_combout  = (!\S[2]~reg0_q  & (!\S[0]~reg0_q  & (!\S[1]~reg0_q  & !\S[3]~reg0_q )))

	.dataa(\S[2]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\S[3]~reg0_q ),
	.cin(gnd),
	.combout(\Decoder1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~0 .lut_mask = 16'h0001;
defparam \Decoder1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y39_N14
cycloneive_lcell_comb \Decoder1~2 (
// Equation(s):
// \Decoder1~2_combout  = (!\S[5]~reg0_q  & (\S[4]~reg0_q  & \Decoder1~0_combout ))

	.dataa(\S[5]~reg0_q ),
	.datab(gnd),
	.datac(\S[4]~reg0_q ),
	.datad(\Decoder1~0_combout ),
	.cin(gnd),
	.combout(\Decoder1~2_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder1~2 .lut_mask = 16'h5000;
defparam \Decoder1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y42_N19
dffeas \ins[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RiscRam|altsyncram_component|auto_generated|q_a [1]),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\ins~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\ins[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \ins[1]~reg0 .is_wysiwyg = "true";
defparam \ins[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N20
cycloneive_lcell_comb \WideOr1~0 (
// Equation(s):
// \WideOr1~0_combout  = (\ins[1]~reg0_q  & \ins[0]~reg0_q )

	.dataa(gnd),
	.datab(\ins[1]~reg0_q ),
	.datac(\ins[0]~reg0_q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~0 .lut_mask = 16'hC0C0;
defparam \WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N12
cycloneive_lcell_comb \WideOr1~1 (
// Equation(s):
// \WideOr1~1_combout  = (\ins[6]~reg0_q  & (((\ins[4]~reg0_q ) # (!opcode[5])) # (!\ins[2]~reg0_q ))) # (!\ins[6]~reg0_q  & (!\ins[4]~reg0_q  & ((\ins[2]~reg0_q ) # (opcode[5]))))

	.dataa(\ins[6]~reg0_q ),
	.datab(\ins[2]~reg0_q ),
	.datac(opcode[5]),
	.datad(\ins[4]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr1~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~1 .lut_mask = 16'hAA7E;
defparam \WideOr1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N20
cycloneive_lcell_comb \WideOr1~2 (
// Equation(s):
// \WideOr1~2_combout  = ((\ins[3]~reg0_q  & (!\WideOr2~1_combout )) # (!\ins[3]~reg0_q  & ((\WideOr1~1_combout )))) # (!\WideOr1~0_combout )

	.dataa(\WideOr1~0_combout ),
	.datab(\WideOr2~1_combout ),
	.datac(\WideOr1~1_combout ),
	.datad(\ins[3]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr1~2_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr1~2 .lut_mask = 16'h77F5;
defparam \WideOr1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N30
cycloneive_lcell_comb \S[4]~3 (
// Equation(s):
// \S[4]~3_combout  = (\S[5]~reg0_q  & (\Selector2~8_combout )) # (!\S[5]~reg0_q  & ((\WideOr1~2_combout )))

	.dataa(\Selector2~8_combout ),
	.datab(\S[5]~reg0_q ),
	.datac(gnd),
	.datad(\WideOr1~2_combout ),
	.cin(gnd),
	.combout(\S[4]~3_combout ),
	.cout());
// synopsys translate_off
defparam \S[4]~3 .lut_mask = 16'hBB88;
defparam \S[4]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N4
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (\Selector4~2_combout  & ((\Decoder4~0_combout ) # ((!\Decoder1~1_combout  & \S[4]~reg0_q )))) # (!\Selector4~2_combout  & (!\Decoder1~1_combout  & (\S[4]~reg0_q )))

	.dataa(\Selector4~2_combout ),
	.datab(\Decoder1~1_combout ),
	.datac(\S[4]~reg0_q ),
	.datad(\Decoder4~0_combout ),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'hBA30;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N31
dffeas \S[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\S[4]~3_combout ),
	.asdata(\Selector1~0_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector4~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S[4]~reg0 .is_wysiwyg = "true";
defparam \S[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N18
cycloneive_lcell_comb \Selector5~5 (
// Equation(s):
// \Selector5~5_combout  = (\S[3]~reg0_q  & (\S[0]~reg0_q  & ((\S[2]~reg0_q ) # (\S[1]~reg0_q ))))

	.dataa(\S[3]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[2]~reg0_q ),
	.datad(\S[1]~reg0_q ),
	.cin(gnd),
	.combout(\Selector5~5_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~5 .lut_mask = 16'h8880;
defparam \Selector5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \start~input (
	.i(start),
	.ibar(gnd),
	.o(\start~input_o ));
// synopsys translate_off
defparam \start~input .bus_hold = "false";
defparam \start~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N10
cycloneive_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = (!\S[2]~reg0_q  & ((\S[3]~reg0_q ) # (\start~input_o )))

	.dataa(\S[3]~reg0_q ),
	.datab(gnd),
	.datac(\S[2]~reg0_q ),
	.datad(\start~input_o ),
	.cin(gnd),
	.combout(\Selector5~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~2 .lut_mask = 16'h0F0A;
defparam \Selector5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N8
cycloneive_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = (\S[1]~reg0_q  & ((\S[3]~reg0_q  & (!\S[0]~reg0_q  & \S[2]~reg0_q )) # (!\S[3]~reg0_q  & (\S[0]~reg0_q  $ (!\S[2]~reg0_q )))))

	.dataa(\S[3]~reg0_q ),
	.datab(\S[0]~reg0_q ),
	.datac(\S[1]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\Selector5~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~0 .lut_mask = 16'h6010;
defparam \Selector5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N10
cycloneive_lcell_comb \WideOr5~0 (
// Equation(s):
// \WideOr5~0_combout  = (\ins[4]~reg0_q  & (!\ins[6]~reg0_q  & (\ins[2]~reg0_q  $ (opcode[5])))) # (!\ins[4]~reg0_q  & (opcode[5] & (\ins[2]~reg0_q  $ (!\ins[6]~reg0_q ))))

	.dataa(\ins[2]~reg0_q ),
	.datab(\ins[4]~reg0_q ),
	.datac(opcode[5]),
	.datad(\ins[6]~reg0_q ),
	.cin(gnd),
	.combout(\WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr5~0 .lut_mask = 16'h2058;
defparam \WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y42_N14
cycloneive_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = (\S[3]~5_combout  & (((\ins[3]~reg0_q ) # (!\WideOr1~0_combout )) # (!\WideOr5~0_combout )))

	.dataa(\WideOr5~0_combout ),
	.datab(\S[3]~5_combout ),
	.datac(\WideOr1~0_combout ),
	.datad(\ins[3]~reg0_q ),
	.cin(gnd),
	.combout(\Selector5~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~1 .lut_mask = 16'hCC4C;
defparam \Selector5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N4
cycloneive_lcell_comb \Selector5~3 (
// Equation(s):
// \Selector5~3_combout  = (\Selector5~0_combout ) # ((\Decoder4~2_combout  & ((\Selector5~2_combout ) # (\Selector5~1_combout ))))

	.dataa(\Selector5~2_combout ),
	.datab(\Selector5~0_combout ),
	.datac(\Selector5~1_combout ),
	.datad(\Decoder4~2_combout ),
	.cin(gnd),
	.combout(\Selector5~3_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~3 .lut_mask = 16'hFECC;
defparam \Selector5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N16
cycloneive_lcell_comb \Selector5~4 (
// Equation(s):
// \Selector5~4_combout  = (\S[4]~reg0_q  & (((\S[5]~reg0_q )))) # (!\S[4]~reg0_q  & ((\S[5]~reg0_q  & ((\Decoder4~6_combout ))) # (!\S[5]~reg0_q  & (\Selector5~3_combout ))))

	.dataa(\S[4]~reg0_q ),
	.datab(\Selector5~3_combout ),
	.datac(\Decoder4~6_combout ),
	.datad(\S[5]~reg0_q ),
	.cin(gnd),
	.combout(\Selector5~4_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~4 .lut_mask = 16'hFA44;
defparam \Selector5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y44_N8
cycloneive_lcell_comb \Selector5~6 (
// Equation(s):
// \Selector5~6_combout  = (\S[4]~reg0_q  & ((\Selector5~4_combout  & ((\Selector5~5_combout ))) # (!\Selector5~4_combout  & (\Decoder2~0_combout )))) # (!\S[4]~reg0_q  & (((\Selector5~4_combout ))))

	.dataa(\S[4]~reg0_q ),
	.datab(\Decoder2~0_combout ),
	.datac(\Selector5~5_combout ),
	.datad(\Selector5~4_combout ),
	.cin(gnd),
	.combout(\Selector5~6_combout ),
	.cout());
// synopsys translate_off
defparam \Selector5~6 .lut_mask = 16'hF588;
defparam \Selector5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y44_N9
dffeas \S[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector5~6_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S[0]~reg0 .is_wysiwyg = "true";
defparam \S[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N22
cycloneive_lcell_comb \Selector2~8 (
// Equation(s):
// \Selector2~8_combout  = (\S[0]~reg0_q ) # ((\S[1]~reg0_q ) # ((\S[4]~reg0_q ) # (!\Decoder4~0_combout )))

	.dataa(\S[0]~reg0_q ),
	.datab(\S[1]~reg0_q ),
	.datac(\S[4]~reg0_q ),
	.datad(\Decoder4~0_combout ),
	.cin(gnd),
	.combout(\Selector2~8_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~8 .lut_mask = 16'hFEFF;
defparam \Selector2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N6
cycloneive_lcell_comb \WideOr0~0 (
// Equation(s):
// \WideOr0~0_combout  = (\ins[4]~reg0_q  & (((\ins[6]~reg0_q )))) # (!\ins[4]~reg0_q  & ((\ins[6]~reg0_q  & ((!opcode[5]))) # (!\ins[6]~reg0_q  & (\ins[2]~reg0_q ))))

	.dataa(\ins[2]~reg0_q ),
	.datab(\ins[4]~reg0_q ),
	.datac(\ins[6]~reg0_q ),
	.datad(opcode[5]),
	.cin(gnd),
	.combout(\WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~0 .lut_mask = 16'hC2F2;
defparam \WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y42_N14
cycloneive_lcell_comb \WideOr0~1 (
// Equation(s):
// \WideOr0~1_combout  = ((\ins[3]~reg0_q  & ((!\WideOr2~1_combout ))) # (!\ins[3]~reg0_q  & (\WideOr0~0_combout ))) # (!\WideOr1~0_combout )

	.dataa(\WideOr1~0_combout ),
	.datab(\ins[3]~reg0_q ),
	.datac(\WideOr0~0_combout ),
	.datad(\WideOr2~1_combout ),
	.cin(gnd),
	.combout(\WideOr0~1_combout ),
	.cout());
// synopsys translate_off
defparam \WideOr0~1 .lut_mask = 16'h75FD;
defparam \WideOr0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N18
cycloneive_lcell_comb \S[5]~4 (
// Equation(s):
// \S[5]~4_combout  = (\S[5]~reg0_q  & (\Selector2~8_combout )) # (!\S[5]~reg0_q  & ((\WideOr0~1_combout )))

	.dataa(gnd),
	.datab(\S[5]~reg0_q ),
	.datac(\Selector2~8_combout ),
	.datad(\WideOr0~1_combout ),
	.cin(gnd),
	.combout(\S[5]~4_combout ),
	.cout());
// synopsys translate_off
defparam \S[5]~4 .lut_mask = 16'hF3C0;
defparam \S[5]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y41_N8
cycloneive_lcell_comb \S[5]~reg0feeder (
// Equation(s):
// \S[5]~reg0feeder_combout  = \S[5]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[5]~4_combout ),
	.cin(gnd),
	.combout(\S[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \S[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \S[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N6
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\S[1]~reg0_q  & (\S[3]~reg0_q  $ (((!\S[0]~reg0_q  & \S[2]~reg0_q ))))) # (!\S[1]~reg0_q  & (\S[2]~reg0_q  $ (((\S[3]~reg0_q  & \S[0]~reg0_q )))))

	.dataa(\S[1]~reg0_q ),
	.datab(\S[3]~reg0_q ),
	.datac(\S[0]~reg0_q ),
	.datad(\S[2]~reg0_q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h97C8;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N8
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (\S[4]~reg0_q  & ((!\Decoder2~0_combout ))) # (!\S[4]~reg0_q  & (\Selector0~0_combout ))

	.dataa(\Selector0~0_combout ),
	.datab(gnd),
	.datac(\S[4]~reg0_q ),
	.datad(\Decoder2~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h0AFA;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y41_N9
dffeas \S[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\S[5]~reg0feeder_combout ),
	.asdata(\Selector0~1_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\Selector4~4_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\S[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \S[5]~reg0 .is_wysiwyg = "true";
defparam \S[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y44_N20
cycloneive_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = (\S[5]~reg0_q ) # (\RiscRam|altsyncram_component|auto_generated|q_a [18])

	.dataa(gnd),
	.datab(\S[5]~reg0_q ),
	.datac(\RiscRam|altsyncram_component|auto_generated|q_a [18]),
	.datad(gnd),
	.cin(gnd),
	.combout(\Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector12~0 .lut_mask = 16'hFCFC;
defparam \Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y44_N21
dffeas \readReg1[3] (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\readReg1[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(readReg1[3]),
	.prn(vcc));
// synopsys translate_off
defparam \readReg1[3] .is_wysiwyg = "true";
defparam \readReg1[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N8
cycloneive_lcell_comb \RegFile|Mux31~0 (
// Equation(s):
// \RegFile|Mux31~0_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[21][0]~q ))) # (!readReg1[2] & (\RegFile|regs[17][0]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[17][0]~q ),
	.datad(\RegFile|regs[21][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~0 .lut_mask = 16'hDC98;
defparam \RegFile|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X62_Y39_N26
cycloneive_lcell_comb \RegFile|Mux31~1 (
// Equation(s):
// \RegFile|Mux31~1_combout  = (readReg1[3] & ((\RegFile|Mux31~0_combout  & (\RegFile|regs[29][0]~q )) # (!\RegFile|Mux31~0_combout  & ((\RegFile|regs[25][0]~q ))))) # (!readReg1[3] & (\RegFile|Mux31~0_combout ))

	.dataa(readReg1[3]),
	.datab(\RegFile|Mux31~0_combout ),
	.datac(\RegFile|regs[29][0]~q ),
	.datad(\RegFile|regs[25][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~1 .lut_mask = 16'hE6C4;
defparam \RegFile|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y36_N18
cycloneive_lcell_comb \RegFile|Mux31~2 (
// Equation(s):
// \RegFile|Mux31~2_combout  = (readReg1[2] & (readReg1[3])) # (!readReg1[2] & ((readReg1[3] & ((\RegFile|regs[26][0]~q ))) # (!readReg1[3] & (\RegFile|regs[18][0]~q ))))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[18][0]~q ),
	.datad(\RegFile|regs[26][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~2 .lut_mask = 16'hDC98;
defparam \RegFile|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X55_Y36_N26
cycloneive_lcell_comb \RegFile|Mux31~3 (
// Equation(s):
// \RegFile|Mux31~3_combout  = (readReg1[2] & ((\RegFile|Mux31~2_combout  & ((\RegFile|regs[30][0]~q ))) # (!\RegFile|Mux31~2_combout  & (\RegFile|regs[22][0]~q )))) # (!readReg1[2] & (((\RegFile|Mux31~2_combout ))))

	.dataa(readReg1[2]),
	.datab(\RegFile|regs[22][0]~q ),
	.datac(\RegFile|regs[30][0]~q ),
	.datad(\RegFile|Mux31~2_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~3 .lut_mask = 16'hF588;
defparam \RegFile|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y35_N26
cycloneive_lcell_comb \RegFile|Mux31~4 (
// Equation(s):
// \RegFile|Mux31~4_combout  = (readReg1[3] & ((\RegFile|regs[24][0]~q ) # ((readReg1[2])))) # (!readReg1[3] & (((\RegFile|regs[16][0]~q  & !readReg1[2]))))

	.dataa(\RegFile|regs[24][0]~q ),
	.datab(readReg1[3]),
	.datac(\RegFile|regs[16][0]~q ),
	.datad(readReg1[2]),
	.cin(gnd),
	.combout(\RegFile|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~4 .lut_mask = 16'hCCB8;
defparam \RegFile|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N18
cycloneive_lcell_comb \RegFile|Mux31~5 (
// Equation(s):
// \RegFile|Mux31~5_combout  = (readReg1[2] & ((\RegFile|Mux31~4_combout  & ((\RegFile|regs[28][0]~q ))) # (!\RegFile|Mux31~4_combout  & (\RegFile|regs[20][0]~q )))) # (!readReg1[2] & (((\RegFile|Mux31~4_combout ))))

	.dataa(\RegFile|regs[20][0]~q ),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[28][0]~q ),
	.datad(\RegFile|Mux31~4_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~5 .lut_mask = 16'hF388;
defparam \RegFile|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y35_N20
cycloneive_lcell_comb \RegFile|Mux31~6 (
// Equation(s):
// \RegFile|Mux31~6_combout  = (readReg1[0] & (((readReg1[1])))) # (!readReg1[0] & ((readReg1[1] & (\RegFile|Mux31~3_combout )) # (!readReg1[1] & ((\RegFile|Mux31~5_combout )))))

	.dataa(readReg1[0]),
	.datab(\RegFile|Mux31~3_combout ),
	.datac(readReg1[1]),
	.datad(\RegFile|Mux31~5_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~6 .lut_mask = 16'hE5E0;
defparam \RegFile|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X56_Y38_N18
cycloneive_lcell_comb \RegFile|Mux31~7 (
// Equation(s):
// \RegFile|Mux31~7_combout  = (readReg1[3] & (readReg1[2])) # (!readReg1[3] & ((readReg1[2] & ((\RegFile|regs[23][0]~q ))) # (!readReg1[2] & (\RegFile|regs[19][0]~q ))))

	.dataa(readReg1[3]),
	.datab(readReg1[2]),
	.datac(\RegFile|regs[19][0]~q ),
	.datad(\RegFile|regs[23][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~7 .lut_mask = 16'hDC98;
defparam \RegFile|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X57_Y38_N18
cycloneive_lcell_comb \RegFile|Mux31~8 (
// Equation(s):
// \RegFile|Mux31~8_combout  = (readReg1[3] & ((\RegFile|Mux31~7_combout  & ((\RegFile|regs[31][0]~q ))) # (!\RegFile|Mux31~7_combout  & (\RegFile|regs[27][0]~q )))) # (!readReg1[3] & (((\RegFile|Mux31~7_combout ))))

	.dataa(readReg1[3]),
	.datab(\RegFile|regs[27][0]~q ),
	.datac(\RegFile|regs[31][0]~q ),
	.datad(\RegFile|Mux31~7_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~8 .lut_mask = 16'hF588;
defparam \RegFile|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N12
cycloneive_lcell_comb \RegFile|Mux31~9 (
// Equation(s):
// \RegFile|Mux31~9_combout  = (\RegFile|Mux31~6_combout  & (((\RegFile|Mux31~8_combout ) # (!readReg1[0])))) # (!\RegFile|Mux31~6_combout  & (\RegFile|Mux31~1_combout  & (readReg1[0])))

	.dataa(\RegFile|Mux31~1_combout ),
	.datab(\RegFile|Mux31~6_combout ),
	.datac(readReg1[0]),
	.datad(\RegFile|Mux31~8_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~9 .lut_mask = 16'hEC2C;
defparam \RegFile|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y37_N18
cycloneive_lcell_comb \RegFile|Mux31~10 (
// Equation(s):
// \RegFile|Mux31~10_combout  = (readReg1[1] & ((readReg1[0]) # ((\RegFile|regs[10][0]~q )))) # (!readReg1[1] & (!readReg1[0] & (\RegFile|regs[8][0]~q )))

	.dataa(readReg1[1]),
	.datab(readReg1[0]),
	.datac(\RegFile|regs[8][0]~q ),
	.datad(\RegFile|regs[10][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~10 .lut_mask = 16'hBA98;
defparam \RegFile|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y37_N10
cycloneive_lcell_comb \RegFile|Mux31~11 (
// Equation(s):
// \RegFile|Mux31~11_combout  = (readReg1[0] & ((\RegFile|Mux31~10_combout  & ((\RegFile|regs[11][0]~q ))) # (!\RegFile|Mux31~10_combout  & (\RegFile|regs[9][0]~q )))) # (!readReg1[0] & (((\RegFile|Mux31~10_combout ))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[9][0]~q ),
	.datac(\RegFile|regs[11][0]~q ),
	.datad(\RegFile|Mux31~10_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~11 .lut_mask = 16'hF588;
defparam \RegFile|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X60_Y36_N10
cycloneive_lcell_comb \RegFile|Mux31~14 (
// Equation(s):
// \RegFile|Mux31~14_combout  = (readReg1[0] & ((readReg1[1] & ((\RegFile|regs[3][0]~q ))) # (!readReg1[1] & (\RegFile|regs[1][0]~q ))))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[1][0]~q ),
	.datad(\RegFile|regs[3][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~14 .lut_mask = 16'hA820;
defparam \RegFile|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y37_N0
cycloneive_lcell_comb \RegFile|Mux31~15 (
// Equation(s):
// \RegFile|Mux31~15_combout  = (\RegFile|Mux31~14_combout ) # ((readReg1[1] & (\RegFile|regs[2][0]~q  & !readReg1[0])))

	.dataa(readReg1[1]),
	.datab(\RegFile|Mux31~14_combout ),
	.datac(\RegFile|regs[2][0]~q ),
	.datad(readReg1[0]),
	.cin(gnd),
	.combout(\RegFile|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~15 .lut_mask = 16'hCCEC;
defparam \RegFile|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y38_N26
cycloneive_lcell_comb \RegFile|Mux31~12 (
// Equation(s):
// \RegFile|Mux31~12_combout  = (readReg1[0] & ((\RegFile|regs[5][0]~q ) # ((readReg1[1])))) # (!readReg1[0] & (((\RegFile|regs[4][0]~q  & !readReg1[1]))))

	.dataa(readReg1[0]),
	.datab(\RegFile|regs[5][0]~q ),
	.datac(\RegFile|regs[4][0]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~12 .lut_mask = 16'hAAD8;
defparam \RegFile|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X63_Y38_N2
cycloneive_lcell_comb \RegFile|Mux31~13 (
// Equation(s):
// \RegFile|Mux31~13_combout  = (\RegFile|Mux31~12_combout  & (((\RegFile|regs[7][0]~q ) # (!readReg1[1])))) # (!\RegFile|Mux31~12_combout  & (\RegFile|regs[6][0]~q  & ((readReg1[1]))))

	.dataa(\RegFile|Mux31~12_combout ),
	.datab(\RegFile|regs[6][0]~q ),
	.datac(\RegFile|regs[7][0]~q ),
	.datad(readReg1[1]),
	.cin(gnd),
	.combout(\RegFile|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~13 .lut_mask = 16'hE4AA;
defparam \RegFile|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X61_Y36_N16
cycloneive_lcell_comb \RegFile|Mux31~16 (
// Equation(s):
// \RegFile|Mux31~16_combout  = (readReg1[2] & ((readReg1[3]) # ((\RegFile|Mux31~13_combout )))) # (!readReg1[2] & (!readReg1[3] & (\RegFile|Mux31~15_combout )))

	.dataa(readReg1[2]),
	.datab(readReg1[3]),
	.datac(\RegFile|Mux31~15_combout ),
	.datad(\RegFile|Mux31~13_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~16 .lut_mask = 16'hBA98;
defparam \RegFile|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X65_Y40_N18
cycloneive_lcell_comb \RegFile|Mux31~17 (
// Equation(s):
// \RegFile|Mux31~17_combout  = (readReg1[0] & ((readReg1[1]) # ((\RegFile|regs[13][0]~q )))) # (!readReg1[0] & (!readReg1[1] & (\RegFile|regs[12][0]~q )))

	.dataa(readReg1[0]),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[12][0]~q ),
	.datad(\RegFile|regs[13][0]~q ),
	.cin(gnd),
	.combout(\RegFile|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~17 .lut_mask = 16'hBA98;
defparam \RegFile|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N24
cycloneive_lcell_comb \RegFile|Mux31~18 (
// Equation(s):
// \RegFile|Mux31~18_combout  = (readReg1[1] & ((\RegFile|Mux31~17_combout  & (\RegFile|regs[15][0]~q )) # (!\RegFile|Mux31~17_combout  & ((\RegFile|regs[14][0]~q ))))) # (!readReg1[1] & (((\RegFile|Mux31~17_combout ))))

	.dataa(\RegFile|regs[15][0]~q ),
	.datab(readReg1[1]),
	.datac(\RegFile|regs[14][0]~q ),
	.datad(\RegFile|Mux31~17_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~18 .lut_mask = 16'hBBC0;
defparam \RegFile|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X59_Y40_N6
cycloneive_lcell_comb \RegFile|Mux31~19 (
// Equation(s):
// \RegFile|Mux31~19_combout  = (\RegFile|Mux31~16_combout  & (((\RegFile|Mux31~18_combout ) # (!readReg1[3])))) # (!\RegFile|Mux31~16_combout  & (\RegFile|Mux31~11_combout  & (readReg1[3])))

	.dataa(\RegFile|Mux31~11_combout ),
	.datab(\RegFile|Mux31~16_combout ),
	.datac(readReg1[3]),
	.datad(\RegFile|Mux31~18_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~19 .lut_mask = 16'hEC2C;
defparam \RegFile|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X58_Y42_N6
cycloneive_lcell_comb \RegFile|Mux31~20 (
// Equation(s):
// \RegFile|Mux31~20_combout  = (readReg1[4] & (\RegFile|Mux31~9_combout )) # (!readReg1[4] & ((\RegFile|Mux31~19_combout )))

	.dataa(\RegFile|Mux31~9_combout ),
	.datab(gnd),
	.datac(readReg1[4]),
	.datad(\RegFile|Mux31~19_combout ),
	.cin(gnd),
	.combout(\RegFile|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \RegFile|Mux31~20 .lut_mask = 16'hAFA0;
defparam \RegFile|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X67_Y42_N2
cycloneive_lcell_comb \Decoder4~5 (
// Equation(s):
// \Decoder4~5_combout  = (\Decoder4~0_combout  & (\S[4]~reg0_q  & (\S[5]~reg0_q  & \Selector2~6_combout )))

	.dataa(\Decoder4~0_combout ),
	.datab(\S[4]~reg0_q ),
	.datac(\S[5]~reg0_q ),
	.datad(\Selector2~6_combout ),
	.cin(gnd),
	.combout(\Decoder4~5_combout ),
	.cout());
// synopsys translate_off
defparam \Decoder4~5 .lut_mask = 16'h8000;
defparam \Decoder4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X62_Y43_N9
dffeas \out1[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile|Mux31~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[0]~reg0 .is_wysiwyg = "true";
defparam \out1[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N17
dffeas \out1[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux30~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[1]~reg0 .is_wysiwyg = "true";
defparam \out1[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N3
dffeas \out1[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux29~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[2]~reg0 .is_wysiwyg = "true";
defparam \out1[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N25
dffeas \out1[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux28~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[3]~reg0 .is_wysiwyg = "true";
defparam \out1[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X59_Y43_N3
dffeas \out1[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux27~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[4]~reg0 .is_wysiwyg = "true";
defparam \out1[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N25
dffeas \out1[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile|Mux26~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[5]~reg0 .is_wysiwyg = "true";
defparam \out1[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y42_N8
cycloneive_lcell_comb \out1[6]~reg0feeder (
// Equation(s):
// \out1[6]~reg0feeder_combout  = \RegFile|Mux25~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile|Mux25~20_combout ),
	.cin(gnd),
	.combout(\out1[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out1[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \out1[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y42_N9
dffeas \out1[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out1[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[6]~reg0 .is_wysiwyg = "true";
defparam \out1[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N11
dffeas \out1[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile|Mux24~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[7]~reg0 .is_wysiwyg = "true";
defparam \out1[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N21
dffeas \out1[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux23~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[8]~reg0 .is_wysiwyg = "true";
defparam \out1[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N23
dffeas \out1[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux22~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[9]~reg0 .is_wysiwyg = "true";
defparam \out1[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N21
dffeas \out1[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux21~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[10]~reg0 .is_wysiwyg = "true";
defparam \out1[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N1
dffeas \out1[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux20~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[11]~reg0 .is_wysiwyg = "true";
defparam \out1[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N27
dffeas \out1[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux19~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[12]~reg0 .is_wysiwyg = "true";
defparam \out1[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N21
dffeas \out1[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux18~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[13]~reg0 .is_wysiwyg = "true";
defparam \out1[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N11
dffeas \out1[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux17~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[14]~reg0 .is_wysiwyg = "true";
defparam \out1[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N15
dffeas \out1[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux16~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[15]~reg0 .is_wysiwyg = "true";
defparam \out1[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N9
dffeas \out1[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux15~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[16]~reg0 .is_wysiwyg = "true";
defparam \out1[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y42_N13
dffeas \out1[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux14~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[17]~reg0 .is_wysiwyg = "true";
defparam \out1[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N3
dffeas \out1[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux13~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[18]~reg0 .is_wysiwyg = "true";
defparam \out1[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N25
dffeas \out1[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux12~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[19]~reg0 .is_wysiwyg = "true";
defparam \out1[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N29
dffeas \out1[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux11~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[20]~reg0 .is_wysiwyg = "true";
defparam \out1[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N3
dffeas \out1[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux10~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[21]~reg0 .is_wysiwyg = "true";
defparam \out1[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N23
dffeas \out1[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux9~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[22]~reg0 .is_wysiwyg = "true";
defparam \out1[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N1
dffeas \out1[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux8~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[23]~reg0 .is_wysiwyg = "true";
defparam \out1[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y39_N21
dffeas \out1[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux7~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[24]~reg0 .is_wysiwyg = "true";
defparam \out1[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N11
dffeas \out1[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux6~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[25]~reg0 .is_wysiwyg = "true";
defparam \out1[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N5
dffeas \out1[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux5~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[26]~reg0 .is_wysiwyg = "true";
defparam \out1[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y42_N7
dffeas \out1[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux4~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[27]~reg0 .is_wysiwyg = "true";
defparam \out1[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y41_N31
dffeas \out1[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux3~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[28]~reg0 .is_wysiwyg = "true";
defparam \out1[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N17
dffeas \out1[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux2~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[29]~reg0 .is_wysiwyg = "true";
defparam \out1[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N9
dffeas \out1[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile|Mux1~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[30]~reg0 .is_wysiwyg = "true";
defparam \out1[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y42_N17
dffeas \out1[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile|Mux0~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out1[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out1[31]~reg0 .is_wysiwyg = "true";
defparam \out1[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N25
dffeas \out2[0]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux63~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[0]~reg0 .is_wysiwyg = "true";
defparam \out2[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X57_Y44_N24
cycloneive_lcell_comb \out2[1]~reg0feeder (
// Equation(s):
// \out2[1]~reg0feeder_combout  = \RegFile|Mux62~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile|Mux62~20_combout ),
	.cin(gnd),
	.combout(\out2[1]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out2[1]~reg0feeder .lut_mask = 16'hFF00;
defparam \out2[1]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X57_Y44_N25
dffeas \out2[1]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out2[1]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[1]~reg0 .is_wysiwyg = "true";
defparam \out2[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y45_N27
dffeas \out2[2]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux61~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[2]~reg0 .is_wysiwyg = "true";
defparam \out2[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X65_Y39_N0
cycloneive_lcell_comb \out2[3]~reg0feeder (
// Equation(s):
// \out2[3]~reg0feeder_combout  = \RegFile|Mux60~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile|Mux60~20_combout ),
	.cin(gnd),
	.combout(\out2[3]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out2[3]~reg0feeder .lut_mask = 16'hFF00;
defparam \out2[3]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X65_Y39_N1
dffeas \out2[3]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out2[3]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[3]~reg0 .is_wysiwyg = "true";
defparam \out2[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N19
dffeas \out2[4]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux59~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[4]~reg0 .is_wysiwyg = "true";
defparam \out2[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X67_Y45_N24
cycloneive_lcell_comb \out2[5]~reg0feeder (
// Equation(s):
// \out2[5]~reg0feeder_combout  = \RegFile|Mux58~20_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RegFile|Mux58~20_combout ),
	.cin(gnd),
	.combout(\out2[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \out2[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \out2[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X67_Y45_N25
dffeas \out2[5]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\out2[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[5]~reg0 .is_wysiwyg = "true";
defparam \out2[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N19
dffeas \out2[6]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux57~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[6]~reg0 .is_wysiwyg = "true";
defparam \out2[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N5
dffeas \out2[7]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux56~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[7]~reg0 .is_wysiwyg = "true";
defparam \out2[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y39_N23
dffeas \out2[8]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux55~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[8]~reg0 .is_wysiwyg = "true";
defparam \out2[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y44_N17
dffeas \out2[9]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile|Mux54~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[9]~reg0 .is_wysiwyg = "true";
defparam \out2[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y40_N27
dffeas \out2[10]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux53~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[10]~reg0 .is_wysiwyg = "true";
defparam \out2[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N25
dffeas \out2[11]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux52~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[11]~reg0 .is_wysiwyg = "true";
defparam \out2[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N19
dffeas \out2[12]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux51~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[12]~reg0 .is_wysiwyg = "true";
defparam \out2[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N11
dffeas \out2[13]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux50~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[13]~reg0 .is_wysiwyg = "true";
defparam \out2[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N29
dffeas \out2[14]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux49~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[14]~reg0 .is_wysiwyg = "true";
defparam \out2[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N29
dffeas \out2[15]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux48~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[15]~reg0 .is_wysiwyg = "true";
defparam \out2[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N7
dffeas \out2[16]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux47~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[16]~reg0 .is_wysiwyg = "true";
defparam \out2[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N17
dffeas \out2[17]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux46~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[17]~reg0 .is_wysiwyg = "true";
defparam \out2[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N25
dffeas \out2[18]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux45~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[18]~reg0 .is_wysiwyg = "true";
defparam \out2[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N19
dffeas \out2[19]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux44~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[19]~reg0 .is_wysiwyg = "true";
defparam \out2[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N29
dffeas \out2[20]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\RegFile|Mux43~20_combout ),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[20]~reg0 .is_wysiwyg = "true";
defparam \out2[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X55_Y40_N31
dffeas \out2[21]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux42~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[21]~reg0 .is_wysiwyg = "true";
defparam \out2[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N7
dffeas \out2[22]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux41~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[22]~reg0 .is_wysiwyg = "true";
defparam \out2[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N9
dffeas \out2[23]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux40~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[23]~reg0 .is_wysiwyg = "true";
defparam \out2[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N27
dffeas \out2[24]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux39~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[24]~reg0 .is_wysiwyg = "true";
defparam \out2[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N13
dffeas \out2[25]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux38~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[25]~reg0 .is_wysiwyg = "true";
defparam \out2[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N29
dffeas \out2[26]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux37~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[26]~reg0 .is_wysiwyg = "true";
defparam \out2[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N7
dffeas \out2[27]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux36~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[27]~reg0 .is_wysiwyg = "true";
defparam \out2[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X56_Y41_N31
dffeas \out2[28]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux35~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[28]~reg0 .is_wysiwyg = "true";
defparam \out2[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X58_Y41_N19
dffeas \out2[29]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux34~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[29]~reg0 .is_wysiwyg = "true";
defparam \out2[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y44_N1
dffeas \out2[30]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux33~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[30]~reg0 .is_wysiwyg = "true";
defparam \out2[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X57_Y43_N17
dffeas \out2[31]~reg0 (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\RegFile|Mux32~20_combout ),
	.asdata(vcc),
	.clrn(\rst~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Decoder4~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out2[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out2[31]~reg0 .is_wysiwyg = "true";
defparam \out2[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X0_Y38_N1
cycloneive_io_ibuf \altera_reserved_tms~input (
	.i(altera_reserved_tms),
	.ibar(gnd),
	.o(\altera_reserved_tms~input_o ));
// synopsys translate_off
defparam \altera_reserved_tms~input .bus_hold = "false";
defparam \altera_reserved_tms~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y39_N1
cycloneive_io_ibuf \altera_reserved_tck~input (
	.i(altera_reserved_tck),
	.ibar(gnd),
	.o(\altera_reserved_tck~input_o ));
// synopsys translate_off
defparam \altera_reserved_tck~input .bus_hold = "false";
defparam \altera_reserved_tck~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X0_Y40_N1
cycloneive_io_ibuf \altera_reserved_tdi~input (
	.i(altera_reserved_tdi),
	.ibar(gnd),
	.o(\altera_reserved_tdi~input_o ));
// synopsys translate_off
defparam \altera_reserved_tdi~input .bus_hold = "false";
defparam \altera_reserved_tdi~input .simulate_z_as = "z";
// synopsys translate_on

// Location: JTAG_X1_Y37_N0
cycloneive_jtag altera_internal_jtag(
	.tms(\altera_reserved_tms~input_o ),
	.tck(\altera_reserved_tck~input_o ),
	.tdi(\altera_reserved_tdi~input_o ),
	.tdoutap(gnd),
	.tdouser(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.tdo(\altera_internal_jtag~TDO ),
	.tmsutap(\altera_internal_jtag~TMSUTAP ),
	.tckutap(\altera_internal_jtag~TCKUTAP ),
	.tdiutap(\altera_internal_jtag~TDIUTAP ),
	.shiftuser(),
	.clkdruser(),
	.updateuser(),
	.runidleuser(),
	.usr1user());

// Location: CLKCTRL_G1
cycloneive_clkctrl \altera_internal_jtag~TCKUTAPclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\altera_internal_jtag~TCKUTAP }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ));
// synopsys translate_off
defparam \altera_internal_jtag~TCKUTAPclkctrl .clock_type = "global clock";
defparam \altera_internal_jtag~TCKUTAPclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.datad(\altera_internal_jtag~TMSUTAP ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [1]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [0]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .lut_mask = 16'h5AF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .lut_mask = 16'h3373;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .lut_mask = 16'hA8A8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .lut_mask = 16'hF0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .lut_mask = 16'h3300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .lut_mask = 16'hFFFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [10]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .lut_mask = 16'hC8C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .lut_mask = 16'hFFF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [13]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [14]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [12]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .lut_mask = 16'hCC88;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .lut_mask = 16'hFFFD;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\altera_internal_jtag~TMSUTAP ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.datab(\altera_internal_jtag~TMSUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .lut_mask = 16'hCCC8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .lut_mask = 16'h0F00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .lut_mask = 16'hCDCC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .lut_mask = 16'hFAFA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [6]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y34_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .lut_mask = 16'h00FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [5]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .lut_mask = 16'h0100;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .lut_mask = 16'h0200;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .lut_mask = 16'hCCF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y32_N0
cycloneive_lcell_comb \auto_signaltap_0|~GND (
// Equation(s):
// \auto_signaltap_0|~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~GND .lut_mask = 16'h0000;
defparam \auto_signaltap_0|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [7]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .lut_mask = 16'hA080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .lut_mask = 16'h4040;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .lut_mask = 16'h8C98;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .lut_mask = 16'hA000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .lut_mask = 16'hF878;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .lut_mask = 16'h0303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .lut_mask = 16'hD850;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y36_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [2]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .lut_mask = 16'hCC00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg .power_up = "low";
// synopsys translate_on

// Location: FF_X38_Y36_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .lut_mask = 16'h0400;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .lut_mask = 16'h8080;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~1 .lut_mask = 16'hA820;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .lut_mask = 16'hC0C8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [9]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [8]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .lut_mask = 16'hF5A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [7]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [6]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .lut_mask = 16'hFA50;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [5]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .lut_mask = 16'hD8D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .lut_mask = 16'h30C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .lut_mask = 16'hFDA8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .lut_mask = 16'h3F40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~1_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .lut_mask = 16'hEAAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X36_Y36_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X36_Y36_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .lut_mask = 16'hE4E4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y36_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X35_Y36_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X35_Y36_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .lut_mask = 16'hFFFC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .lut_mask = 16'h00F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N13
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .lut_mask = 16'h5050;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .lut_mask = 16'hFFAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y36_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .lut_mask = 16'hA0A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 .lut_mask = 16'h33CC;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .lut_mask = 16'h0011;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16 .lut_mask = 16'h5A5F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~17 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18 .lut_mask = 16'hF00F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [1]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .lut_mask = 16'h0800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y34_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout ),
	.asdata(vcc),
	.clrn(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20 .lut_mask = 16'hF4F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N11
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .lut_mask = 16'hAEAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N3
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 .lut_mask = 16'h3C3F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~15 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14 .lut_mask = 16'hA50A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X34_Y35_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~13_combout ),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .lut_mask = 16'h7273;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y36_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~15_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .lut_mask = 16'hF022;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~16_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .lut_mask = 16'h30F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17 .lut_mask = 16'hFEF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .lut_mask = 16'h88B8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .lut_mask = 16'h22AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .lut_mask = 16'h80F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .lut_mask = 16'h0F04;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~12_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .lut_mask = 16'h5540;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X34_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .lut_mask = 16'h5404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X34_Y35_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .lut_mask = 16'h4450;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N15
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .lut_mask = 16'hF0AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .lut_mask = 16'h55AA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .lut_mask = 16'h5AAF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~10 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .lut_mask = 16'hF888;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N29
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .lut_mask = 16'h000F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~12 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .lut_mask = 16'h0FF0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y35_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .lut_mask = 16'h0033;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .lut_mask = 16'hFF08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y35_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~6 ),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.cout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~8 ));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .lut_mask = 16'hC303;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X31_Y35_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X31_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~15_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~16_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .lut_mask = 16'h0F30;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~5_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .lut_mask = 16'hA4F4;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .lut_mask = 16'h2000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .lut_mask = 16'h0A00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N22
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N23
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y35_N5
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y36_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y35_N17
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .lut_mask = 16'hB300;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .lut_mask = 16'hBA1A;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .lut_mask = 16'h1000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .lut_mask = 16'hECEE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .lut_mask = 16'hEECE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N24
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N25
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15 .lut_mask = 16'h8000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~16 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~15_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~16 .lut_mask = 16'hF000;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [1]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .lut_mask = 16'h4D37;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y35_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~11_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~17_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .lut_mask = 16'hB380;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N6
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N7
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~16_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~18_combout ),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1 .lut_mask = 16'hEE44;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .lut_mask = 16'h10A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal [2]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~19_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 .lut_mask = 16'hEF89;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg [3]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N26
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~20_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata [3]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~16_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2 .lut_mask = 16'hCCAA;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N14
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .lut_mask = 16'h55FF;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(gnd),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .lut_mask = 16'hEE00;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N27
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~2_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y35_N9
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~1_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X32_Y35_N31
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~0_combout ),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout ),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X32_Y35_N18
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [1]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .lut_mask = 16'hD8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X32_Y35_N19
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N10
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .lut_mask = 16'h0008;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg [0]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .lut_mask = 16'hECA0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N16
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .lut_mask = 16'h0A08;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N12
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .lut_mask = 16'hC0C0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [15]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .lut_mask = 16'hF4A0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N8
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 (
	.dataa(\altera_internal_jtag~TMSUTAP ),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .lut_mask = 16'hD8F0;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg [1]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout ),
	.datac(\altera_internal_jtag~TMSUTAP ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [2]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .lut_mask = 16'h0444;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y36_N20
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .lut_mask = 16'h88D8;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X31_Y36_N21
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 (
	.dataa(gnd),
	.datab(\altera_internal_jtag~TDIUTAP ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y36_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X38_Y36_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y36_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .lut_mask = 16'h0A08;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .lut_mask = 16'hFFF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N22
cycloneive_io_ibuf \auto_stp_external_clock_0~input (
	.i(auto_stp_external_clock_0),
	.ibar(gnd),
	.o(\auto_stp_external_clock_0~input_o ));
// synopsys translate_off
defparam \auto_stp_external_clock_0~input .bus_hold = "false";
defparam \auto_stp_external_clock_0~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneive_clkctrl \auto_stp_external_clock_0~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\auto_stp_external_clock_0~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\auto_stp_external_clock_0~inputclkctrl_outclk ));
// synopsys translate_off
defparam \auto_stp_external_clock_0~inputclkctrl .clock_type = "global clock";
defparam \auto_stp_external_clock_0~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~15 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .lut_mask = 16'hCD0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y34_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .lut_mask = 16'hAA00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .lut_mask = 16'hC100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~5_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .lut_mask = 16'hC010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~6 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .lut_mask = 16'h8802;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1 .lut_mask = 16'h0CCC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y36_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .lut_mask = 16'hA000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y36_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .lut_mask = 16'h2202;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .lut_mask = 16'h0C04;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~1 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .lut_mask = 16'h0C04;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~3 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .lut_mask = 16'h0A02;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~5 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .lut_mask = 16'h5010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~7 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .lut_mask = 16'h5010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .lut_mask = 16'h0C04;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y33_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~11 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~8_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~10_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add2~12_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .lut_mask = 16'hF0F4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .lut_mask = 16'hF232;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .lut_mask = 16'hC000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N27
dffeas \auto_signaltap_0|acq_trigger_in_reg[2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\S[2]~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [8]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .lut_mask = 16'h4C8C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y35_N17
dffeas \auto_signaltap_0|acq_trigger_in_reg[0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\S[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y35_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y35_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [1]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y35_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [2]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .lut_mask = 16'h7B00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y35_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N24
cycloneive_lcell_comb \~QIC_CREATED_GND~I (
// Equation(s):
// \~QIC_CREATED_GND~I_combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\~QIC_CREATED_GND~I_combout ),
	.cout());
// synopsys translate_off
defparam \~QIC_CREATED_GND~I .lut_mask = 16'h0000;
defparam \~QIC_CREATED_GND~I .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N8
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout  = \~QIC_CREATED_GND~I_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~QIC_CREATED_GND~I_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [3]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .lut_mask = 16'hFC1D;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~0_combout ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .lut_mask = 16'h4CC4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y35_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y35_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:2:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|regoutff~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:1:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .lut_mask = 16'h8800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N22
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[5]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout  = \S[5]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[5]~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N23
dffeas \auto_signaltap_0|acq_trigger_in_reg[5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [16]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [15]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|acq_trigger_in_reg [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [17]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .lut_mask = 16'h70B0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N8
cycloneive_lcell_comb \auto_signaltap_0|acq_trigger_in_reg[3]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout  = \S[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[3]~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_trigger_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N9
dffeas \auto_signaltap_0|acq_trigger_in_reg[3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_trigger_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [9]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .lut_mask = 16'hACBD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y35_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [11]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|holdff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .lut_mask = 16'h2AA2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y35_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y34_N15
dffeas \auto_signaltap_0|acq_trigger_in_reg[4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\S[4]~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_trigger_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [13]),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .lut_mask = 16'hCFD1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|holdff~q ),
	.datac(\auto_signaltap_0|acq_trigger_in_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .lut_mask = 16'h28AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|p_match_out~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:5:sm1|regoutff~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:3:sm1|regoutff~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_modules_gen:0:trigger_match|gen_sbpmg_pipeline_less_than_two:sm0:4:sm1|regoutff~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .lut_mask = 16'hDC50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y34_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|trigger_condition_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [8]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [7]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [6]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|last_level_delayed~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0 .lut_mask = 16'h0A0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~17_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .lut_mask = 16'h8802;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~19_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .lut_mask = 16'h5A5A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~20_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .lut_mask = 16'hC010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~22_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~1_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~9 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~11_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .lut_mask = 16'hC010;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X45_Y34_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~14_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .lut_mask = 16'h8802;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X45_Y34_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Add3~16_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|builtin:ela_trigger_flow_mgr_entity|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y35_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y35_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y35_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|ela_control|trigger_config_deserialize|dffs [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y34_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|trigger_setup_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7 .lut_mask = 16'h9988;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~8 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~10 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11 .lut_mask = 16'h3C0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~12 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y34_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[4]~14 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15 .lut_mask = 16'h5A0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X46_Y34_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~15_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [5]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3]~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2]~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .lut_mask = 16'h1428;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y34_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1]~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .lut_mask = 16'h1248;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[5]~16 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17 .lut_mask = 16'hC33F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~18 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X45_Y34_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7]~19_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y34_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6]~17_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [7]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|modified_post_count [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .lut_mask = 16'h0660;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y34_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .lut_mask = 16'hFAF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|done~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y34_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .lut_mask = 16'h0015;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y34_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|collecting_post_data_var~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .lut_mask = 16'h00FF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .lut_mask = 16'h0C00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~1_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .lut_mask = 16'hF01E;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y33_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:base_address[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\altera_internal_jtag~TDIUTAP ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .lut_mask = 16'h10F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 .lut_mask = 16'hAAA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .lut_mask = 16'h10F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .lut_mask = 16'h02AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [14]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .lut_mask = 16'h02AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .lut_mask = 16'h5700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [12]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .lut_mask = 16'h02AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .lut_mask = 16'h10F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .lut_mask = 16'h5700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .lut_mask = 16'h5700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [8]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .lut_mask = 16'h02AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .lut_mask = 16'h5700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .lut_mask = 16'h5700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .lut_mask = 16'hD8F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y36_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .lut_mask = 16'h02AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y36_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .lut_mask = 16'hAAA8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .lut_mask = 16'hFA50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|state_status[2]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .lut_mask = 16'h7250;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_load_on~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:collecting_post_data_var~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .lut_mask = 16'hD850;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y34_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|_~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|bypass_reg_out~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_register|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|status_shift_enable~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .lut_mask = 16'hE2AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .lut_mask = 16'h0400;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y33_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~1_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~3_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .lut_mask = 16'hAFFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 .lut_mask = 16'hF8F8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34 .lut_mask = 16'h3F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y33_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~32_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[0]~33 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~35_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[1]~36 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~37_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[2]~38 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~39_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[3]~40 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~41_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[4]~42 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~43_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[5]~44 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~45_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[6]~46 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~47_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[7]~48 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~49_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[8]~50 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~51_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~52 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~53_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[10]~54 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~55_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[11]~56 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~57_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[12]~58 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~59_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[13]~60 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~61_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y33_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[14]~62 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y33_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~63_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[15]~64 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~65_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[16]~66 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~67_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[17]~68 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~69_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[18]~70 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~71_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[19]~72 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~73_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[20]~74 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~75_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[21]~76 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 .lut_mask = 16'h3CCF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~78 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 .lut_mask = 16'hC303;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~80 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~82 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~84 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~86 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~88 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~90 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 .lut_mask = 16'hA505;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~92 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 .lut_mask = 16'h5AAF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X40_Y32_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~94 ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 .lut_mask = 16'hA5A5;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X40_Y32_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31]~95_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30]~93_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29]~91_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28]~89_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27]~87_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26]~85_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25]~83_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24]~81_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23]~79_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y32_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22]~77_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~0_combout ),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|process_0~1_combout ),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[9]~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [22]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [21]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [23]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [20]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [29]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [30]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [31]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [28]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [25]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [27]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [26]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [24]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [18]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [19]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [16]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [17]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .lut_mask = 16'h0001;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~6_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~8_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~7_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 .lut_mask = 16'h8000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y32_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~9_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|LessThan0~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1 .lut_mask = 16'h00F8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .lut_mask = 16'h3030;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .lut_mask = 16'h4114;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 .lut_mask = 16'h030C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 .lut_mask = 16'h00F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 .lut_mask = 16'h00AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 .lut_mask = 16'h00CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 .lut_mask = 16'h00AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 .lut_mask = 16'h2112;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_calc_reset~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 .lut_mask = 16'h3300;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[2]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 (
	.dataa(\altera_internal_jtag~TDIUTAP ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 .lut_mask = 16'hA2AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [15]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 .lut_mask = 16'hA2AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0 [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 .lut_mask = 16'hF700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [11]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [10]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 .lut_mask = 16'hF0CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [10]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X39_Y35_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [9]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 .lut_mask = 16'hCCF0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X39_Y35_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [2]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y35_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|cdr~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_gen:tdo_crc_calc|lfsr [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y35_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .lut_mask = 16'h040C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal0~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|counter[0]~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|Equal2~4_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .lut_mask = 16'hF0F4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|base_address~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .lut_mask = 16'hF0F8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y34_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|run~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:done~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|condition_delay_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .lut_mask = 16'h0200;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N1
dffeas \auto_signaltap_0|acq_data_in_reg[0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\S[1]~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y34_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y34_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:next_address[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .lut_mask = 16'hFBFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h33CC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y34_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X49_Y34_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .lut_mask = 16'h0C00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita2~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0 .lut_mask = 16'hFFFB;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[2]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|adv_point_3_and_more:advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .lut_mask = 16'hABAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .lut_mask = 16'hC30C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita4~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .lut_mask = 16'h5A5F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita5~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .lut_mask = 16'hF00F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X50_Y34_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_comb_bita6~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N0
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[1]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[1]~feeder_combout  = \~QIC_CREATED_GND~I_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\~QIC_CREATED_GND~I_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N1
dffeas \auto_signaltap_0|acq_data_in_reg[1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y35_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y35_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y34_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y34_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N18
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[2]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[2]~feeder_combout  = \S[2]~1_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[2]~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N19
dffeas \auto_signaltap_0|acq_data_in_reg[2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N12
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[3]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[3]~feeder_combout  = \S[3]~2_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[3]~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N13
dffeas \auto_signaltap_0|acq_data_in_reg[3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y34_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y34_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y34_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N6
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[4]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[4]~feeder_combout  = \S[4]~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[4]~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N7
dffeas \auto_signaltap_0|acq_data_in_reg[4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y41_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X66_Y41_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y41_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N24
cycloneive_lcell_comb \auto_signaltap_0|acq_data_in_reg[5]~feeder (
// Equation(s):
// \auto_signaltap_0|acq_data_in_reg[5]~feeder_combout  = \S[5]~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\S[5]~4_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|acq_data_in_reg[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N25
dffeas \auto_signaltap_0|acq_data_in_reg[5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|acq_data_in_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|acq_data_in_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|acq_data_in_reg[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|acq_data_in_reg[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|acq_data_in_reg [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[0][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[1][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X52_Y35_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[2][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X52_Y35_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5] .power_up = "low";
// synopsys translate_on

// Location: M9K_X51_Y34_N0
cycloneive_ram_block \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 (
	.portawe(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.clk1(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.ena0(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.ena1(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,gnd,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][5]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][4]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][3]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][2]~q ,
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][1]~q ,\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|acq_data_in_pipe_reg[3][0]~q }),
	.portaaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2],\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(36'b000000000000000000000000000000000000),
	.portbaddr({\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [6],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [5],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [4],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [3],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [2],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [1],
\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .clk1_input_clock_enable = "ena1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .logical_ram_name = "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_2224:auto_generated|ALTSYNCRAM";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_data_width = 36;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_logical_ram_width = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_data_width = 36;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_last_address = 127;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 128;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_logical_ram_width = 6;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_with_nbe_read";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0 .ram_block_type = "M9K";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .lut_mask = 16'h0050;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a5 ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal1~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .lut_mask = 16'hCCDC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [5]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a4 ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .lut_mask = 16'hD8D8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a3 ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [4]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a2 ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a1 ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .lut_mask = 16'hFA0A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y34_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:stp_buffer_ram|auto_generated|ram_block1a0~portbdataout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_shift_load~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y34_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|_~0_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X45_Y33_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|final_trigger_set~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|ram_data_shift_out|dffs [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .lut_mask = 16'hCACA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [13]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [12]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .lut_mask = 16'hACAC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [10]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~6_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [7]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~3_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [5]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y33_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|offset_count~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [3]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .lut_mask = 16'hFC0C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|last_buffer_write_address_sig [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y33_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|is_buffer_wrapped_once_sig~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|_~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 .lut_mask = 16'h0700;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~5 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~5 .lut_mask = 16'h6A3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y36_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .lut_mask = 16'h28A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y36_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .lut_mask = 16'hF000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~3_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|Add0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .lut_mask = 16'h28A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y36_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~2 .lut_mask = 16'hFEFF;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~3 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~3 .lut_mask = 16'h3F00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~3_combout ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .lut_mask = 16'h0AA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y36_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N12
cycloneive_lcell_comb \auto_signaltap_0|~VCC (
// Equation(s):
// \auto_signaltap_0|~VCC~combout  = VCC

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|~VCC~combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|~VCC .lut_mask = 16'hFFFF;
defparam \auto_signaltap_0|~VCC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .lut_mask = 16'hDC98;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~4_combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .lut_mask = 16'hE6C4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 (
	.dataa(\auto_signaltap_0|~GND~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .lut_mask = 16'hCCE2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~6_combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .lut_mask = 16'hEC64;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~7_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~VCC~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .lut_mask = 16'hF4A4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~12_combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .lut_mask = 16'hEC64;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .lut_mask = 16'hBA98;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~10_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .lut_mask = 16'hEC2C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~13_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~11_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~VCC~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .lut_mask = 16'hF4A4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~16_combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 .lut_mask = 16'hEC64;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .lut_mask = 16'hBA98;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 (
	.dataa(\auto_signaltap_0|~VCC~combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~14_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .lut_mask = 16'hBC8C;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~17_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~15_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .lut_mask = 16'hAACC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 .lut_mask = 16'hEE50;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~20_combout ),
	.datab(\auto_signaltap_0|~GND~combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 .lut_mask = 16'hE4AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [1]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .lut_mask = 16'hB9A8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y36_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [0]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~18_combout ),
	.datac(\auto_signaltap_0|~GND~combout ),
	.datad(\auto_signaltap_0|~VCC~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 .lut_mask = 16'hE6C4;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~21_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [2]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR~19_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|word_counter [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8 .lut_mask = 16'hD5C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y36_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9 (
	.dataa(gnd),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [8]),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9 .lut_mask = 16'h3FC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y36_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3]~3_combout ),
	.asdata(\altera_internal_jtag~TDIUTAP ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y36_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2]~2_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y36_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~1_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X41_Y36_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0]~0_combout ),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~8_combout ),
	.sload(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[1]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|info_data_shift_out|dffs [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr|WORD_SR [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .lut_mask = 16'hE4A0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_val_shift_reg [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~3_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .lut_mask = 16'hECA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~2_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .lut_mask = 16'h1100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .lut_mask = 16'hA50A;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y32_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 .lut_mask = 16'h0F0F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0 .lut_mask = 16'hFFFD;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X43_Y32_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .lut_mask = 16'h3C3F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X43_Y32_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita1~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y32_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_comb_bita2~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[3]~0_combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .lut_mask = 16'h0800;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y33_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .lut_mask = 16'h0044;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|segment_shift_var~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|collect_data~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .lut_mask = 16'hC080;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.cout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .lut_mask = 16'h55AA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y34_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|crc_rom_sr_ena~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .lut_mask = 16'h1100;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~COUT ),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .lut_mask = 16'hF0F0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y33_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .lut_mask = 16'hFF7F;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y32_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [2]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [1]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_advance_pointer_counter|auto_generated|counter_reg_bit [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .lut_mask = 16'h4000;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X41_Y33_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_comb_bita0~combout ),
	.asdata(\auto_signaltap_0|~GND~combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0]~0_combout ),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X47_Y33_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_read_pointer_counter|auto_generated|counter_reg_bit [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_enable_delayed~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:segment_shift_var~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|current_segment_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .lut_mask = 16'h00C8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][4]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[4]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][7]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][7]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[7]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][8]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][8]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[8]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][9]~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[9]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][10]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][10]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[10]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][11]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][11]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[11]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][12]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[12]~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][13]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[13]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|buffer_write_address_delayed [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][14]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[14]~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sdr~combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal3~0_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .lut_mask = 16'hFF04;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~14_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [13]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [14]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~13_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [12]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [13]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~12_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [11]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [12]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~11_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [10]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [11]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~10_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [9]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [10]),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .lut_mask = 16'hCCAA;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~9_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X47_Y33_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [8]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [9]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .lut_mask = 16'hEE22;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X47_Y33_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~8_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [7]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [8]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .lut_mask = 16'hE2E2;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~7_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X46_Y33_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][6]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][6]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[6]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N14
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [7]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [6]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N15
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~6_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[4]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N4
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N5
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y33_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][5]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][5]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .lut_mask = 16'hCFC0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[5]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [6]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~5_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N6
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [5]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N7
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~4_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N26
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N27
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N22
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N23
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][3]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [4]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [3]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~3_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X46_Y33_N0
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X46_Y33_N1
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N21
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N28
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N29
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N12
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][2]~q ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][2]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .lut_mask = 16'hFC30;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N13
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N30
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [3]),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [2]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .lut_mask = 16'hBB88;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~2_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N31
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:last_trigger_address_var[0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X48_Y33_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|last_trigger_address_delayed [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N19
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][1]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][1]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N17
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [2]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [1]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~1_combout ),
	.asdata(vcc),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X42_Y33_N10
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|sld_buffer_manager_inst|buffer_manager:is_buffer_wrapped~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X42_Y33_N11
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X48_Y33_N8
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X48_Y33_N9
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X50_Y33_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_wrapped_delayed~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .lut_mask = 16'hFF00;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X50_Y33_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] (
	.clk(\auto_stp_external_clock_0~inputclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|wdecoder|auto_generated|eq_node[0]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][0]~q ),
	.datab(gnd),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr [0]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .lut_mask = 16'hAFA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X49_Y33_N3
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|mux|auto_generated|result_node[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N20
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 (
	.dataa(gnd),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load~0_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [1]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq [0]),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .lut_mask = 16'hF3C0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X40_Y36_N25
dffeas \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] (
	.clk(\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(gnd),
	.asdata(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|_~0_combout ),
	.clrn(!\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|reset_all~q ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.prn(vcc));
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .is_wysiwyg = "true";
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N24
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|segment_offset_config_deserialize|dffs [0]),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_data_shift_out|dffs [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .lut_mask = 16'hCCA0;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N18
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_crc_len_reg [0]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][8]~q ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~0_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][9]~q ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .lut_mask = 16'h00B8;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y36_N2
cycloneive_lcell_comb \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 (
	.dataa(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~5_combout ),
	.datab(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~4_combout ),
	.datac(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~6_combout ),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~1_combout ),
	.cin(gnd),
	.combout(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.cout());
// synopsys translate_off
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 .lut_mask = 16'hFFEC;
defparam \auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N30
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [3]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [4]),
	.datad(\auto_signaltap_0|sld_signaltap_body|sld_signaltap_body|tdo_internal~7_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .lut_mask = 16'hC800;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N2
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [10]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .lut_mask = 16'h0404;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N28
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [2]),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [0]),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg [1]),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .lut_mask = 16'hCC40;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y36_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 (
	.dataa(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout ),
	.datab(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout ),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout ),
	.datad(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout ),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .lut_mask = 16'hFFFE;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X33_Y36_N1
dffeas \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo (
	.clk(!\altera_internal_jtag~TCKUTAPclkctrl_outclk ),
	.d(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q ),
	.prn(vcc));
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .is_wysiwyg = "true";
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y6_N0
cycloneive_lcell_comb \auto_hub|~GND (
	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|~GND~combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|~GND .lut_mask = 16'h0000;
defparam \auto_hub|~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y35_N0
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q ),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y34_N4
cycloneive_lcell_comb \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell (
	.dataa(gnd),
	.datab(gnd),
	.datac(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state [0]),
	.datad(gnd),
	.cin(gnd),
	.combout(\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout ),
	.cout());
// synopsys translate_off
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .lut_mask = 16'h0F0F;
defparam \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell .sum_lutc_input = "datac";
// synopsys translate_on

endmodule
