PPA Report for EnabledOR_Pipelined.v (Module: EnabledOR_Pipelined)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 7
FF Count: 9
IO Count: 15
Cell Count: 60

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 1165.50 MHz
Reg-to-Reg Critical Path Delay: 0.722 ns

POWER METRICS:
-------------
Total Power Consumption: 0.452 W
