# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/noah-/Documents/EE-CSE-469/Lab1 {C:/Users/noah-/Documents/EE-CSE-469/Lab1/fullAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:40 on Apr 07,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/noah-/Documents/EE-CSE-469/Lab1" C:/Users/noah-/Documents/EE-CSE-469/Lab1/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testBench
# 
# Top level modules:
# 	fullAdder_testBench
# End time: 17:07:40 on Apr 07,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.fullAdder
# vsim work.fullAdder 
# Start time: 17:07:51 on Apr 07,2023
# Loading sv_std.std
# Loading work.fullAdder
vsim work.fullAdder_testBench
# End time: 17:07:55 on Apr 07,2023, Elapsed time: 0:00:04
# Errors: 0, Warnings: 0
# vsim work.fullAdder_testBench 
# Start time: 17:07:55 on Apr 07,2023
# Loading sv_std.std
# Loading work.fullAdder_testBench
# Loading work.fullAdder
add wave -position end  sim:/fullAdder_testBench/A
add wave -position end  sim:/fullAdder_testBench/B
add wave -position end  sim:/fullAdder_testBench/cin
add wave -position end  sim:/fullAdder_testBench/sum
add wave -position end  sim:/fullAdder_testBench/cout
run -all
# ** Note: $stop    : C:/Users/noah-/Documents/EE-CSE-469/Lab1/fullAdder.sv(49)
#    Time: 160 ps  Iteration: 0  Instance: /fullAdder_testBench
# Break in Module fullAdder_testBench at C:/Users/noah-/Documents/EE-CSE-469/Lab1/fullAdder.sv line 49
# End time: 17:18:07 on Apr 07,2023, Elapsed time: 0:10:12
# Errors: 0, Warnings: 0
