<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr1648365.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1648365.v</a>
defines: 
time_elapsed: 1.860s
ram usage: 36700 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpsd5fd_0w/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr1648365.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1648365.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr1648365.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1648365.v:1</a>: No timescale set for &#34;ivitest&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr1648365.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1648365.v:1</a>: Compile module &#34;work@ivitest&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr1648365.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr1648365.v:1</a>: Top level module &#34;work@ivitest&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmpsd5fd_0w/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_ivitest
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpsd5fd_0w/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpsd5fd_0w/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@ivitest)
 |vpiName:work@ivitest
 |uhdmallPackages:
 \_package: builtin, parent:work@ivitest
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@ivitest, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1648365.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1648365.v</a>, line:1, parent:work@ivitest
   |vpiDefName:work@ivitest
   |vpiFullName:work@ivitest
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:5
       |vpiFullName:work@ivitest
       |vpiStmt:
       \_delay_control: , line:6
         |#0
       |vpiStmt:
       \_assignment: , line:7
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clock_1x), line:7
           |vpiName:clock_1x
           |vpiFullName:work@ivitest.clock_1x
         |vpiRhs:
         \_constant: , line:7
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_assignment: , line:8
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (clock_2x), line:8
           |vpiName:clock_2x
           |vpiFullName:work@ivitest.clock_2x
         |vpiRhs:
         \_constant: , line:8
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_sys_func_call: ($monitor), line:9
         |vpiName:$monitor
         |vpiArgument:
         \_sys_func_call: ($time), line:9
           |vpiName:$time
         |vpiArgument:
         \_constant: , line:9
           |vpiConstType:6
           |vpiDecompile:&#34;w0=%h, w1=%h&#34;
           |vpiSize:14
           |STRING:&#34;w0=%h, w1=%h&#34;
         |vpiArgument:
         \_ref_obj: (w0), line:9
           |vpiName:w0
         |vpiArgument:
         \_ref_obj: (w1), line:9
           |vpiName:w1
       |vpiStmt:
       \_delay_control: , line:10
         |#1
       |vpiStmt:
       \_forever_stmt: , line:11
         |vpiStmt:
         \_begin: , line:11
           |vpiFullName:work@ivitest
           |vpiStmt:
           \_assignment: , line:12
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (clock_1x), line:12
               |vpiName:clock_1x
               |vpiFullName:work@ivitest.clock_1x
             |vpiRhs:
             \_operation: , line:12
               |vpiOpType:3
               |vpiOperand:
               \_ref_obj: (clock_1x), line:12
                 |vpiName:clock_1x
                 |vpiFullName:work@ivitest.clock_1x
           |vpiStmt:
           \_assignment: , line:13
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (clock_2x), line:13
               |vpiName:clock_2x
               |vpiFullName:work@ivitest.clock_2x
             |vpiRhs:
             \_operation: , line:13
               |vpiOpType:3
               |vpiOperand:
               \_ref_obj: (clock_2x), line:13
                 |vpiName:clock_2x
                 |vpiFullName:work@ivitest.clock_2x
           |vpiStmt:
           \_delay_control: , line:14
             |#5
           |vpiStmt:
           \_assignment: , line:15
             |vpiOpType:82
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (clock_2x), line:15
               |vpiName:clock_2x
               |vpiFullName:work@ivitest.clock_2x
             |vpiRhs:
             \_operation: , line:15
               |vpiOpType:3
               |vpiOperand:
               \_ref_obj: (clock_2x), line:15
                 |vpiName:clock_2x
                 |vpiFullName:work@ivitest.clock_2x
           |vpiStmt:
           \_delay_control: , line:16
             |#5
   |vpiProcess:
   \_always: , line:21
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:21
       |vpiCondition:
       \_ref_obj: (clock_1x), line:21
         |vpiName:clock_1x
         |vpiFullName:work@ivitest.clock_1x
       |vpiStmt:
       \_begin: , line:21
         |vpiFullName:work@ivitest
         |vpiStmt:
         \_assignment: , line:22
           |vpiOpType:82
           |vpiBlocking:1
   |vpiProcess:
   \_always: , line:27
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:27
       |vpiCondition:
       \_operation: , line:27
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clock_2x), line:27
           |vpiName:clock_2x
           |vpiFullName:work@ivitest.clock_2x
       |vpiStmt:
       \_begin: , line:27
         |vpiFullName:work@ivitest
         |vpiStmt:
         \_assignment: , line:28
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (u), line:28
             |vpiName:u
             |vpiFullName:work@ivitest.u
           |vpiRhs:
           \_constant: , line:28
             |vpiConstType:5
             |vpiDecompile:&#39;haaaaaaaa
             |HEX:&#39;haaaaaaaa
   |vpiProcess:
   \_always: , line:38
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:38
       |vpiCondition:
       \_operation: , line:38
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clock_2x), line:38
           |vpiName:clock_2x
           |vpiFullName:work@ivitest.clock_2x
       |vpiStmt:
       \_begin: , line:38
         |vpiFullName:work@ivitest
         |vpiStmt:
         \_assignment: , line:39
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (v), line:39
             |vpiName:v
             |vpiFullName:work@ivitest.v
           |vpiRhs:
           \_constant: , line:39
             |vpiConstType:5
             |vpiDecompile:&#39;h99999999
             |HEX:&#39;h99999999
         |vpiStmt:
         \_if_stmt: , line:40
           |vpiCondition:
           \_ref_obj: (phase), line:40
             |vpiName:phase
             |vpiFullName:work@ivitest.phase
           |vpiStmt:
           \_begin: , line:40
             |vpiFullName:work@ivitest
             |vpiStmt:
             \_assignment: , line:41
               |vpiOpType:82
               |vpiLhs:
               \_bit_select: (w), line:41
                 |vpiName:w
                 |vpiFullName:work@ivitest.w
                 |vpiIndex:
                 \_constant: , line:41
                   |vpiConstType:7
                   |vpiDecompile:0
                   |vpiSize:32
                   |INT:0
               |vpiRhs:
               \_ref_obj: (v), line:41
                 |vpiName:v
                 |vpiFullName:work@ivitest.v
             |vpiStmt:
             \_assignment: , line:42
               |vpiOpType:82
               |vpiLhs:
               \_bit_select: (w), line:42
                 |vpiName:w
                 |vpiFullName:work@ivitest.w
                 |vpiIndex:
                 \_constant: , line:42
                   |vpiConstType:7
                   |vpiDecompile:1
                   |vpiSize:32
                   |INT:1
               |vpiRhs:
               \_ref_obj: (u), line:42
                 |vpiName:u
                 |vpiFullName:work@ivitest.u
   |vpiProcess:
   \_always: , line:49
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:49
       |vpiCondition:
       \_operation: , line:49
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clock_1x), line:49
           |vpiName:clock_1x
           |vpiFullName:work@ivitest.clock_1x
       |vpiStmt:
       \_begin: , line:49
         |vpiFullName:work@ivitest
         |vpiStmt:
         \_assignment: , line:50
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (x0), line:50
             |vpiName:x0
             |vpiFullName:work@ivitest.x0
           |vpiRhs:
           \_bit_select: (w), line:50
             |vpiName:w
             |vpiFullName:work@ivitest.w
             |vpiIndex:
             \_constant: , line:50
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
         |vpiStmt:
         \_assignment: , line:51
           |vpiOpType:82
           |vpiLhs:
           \_ref_obj: (x1), line:51
             |vpiName:x1
             |vpiFullName:work@ivitest.x1
           |vpiRhs:
           \_bit_select: (w), line:51
             |vpiName:w
             |vpiFullName:work@ivitest.w
             |vpiIndex:
             \_constant: , line:51
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:55
       |vpiFullName:work@ivitest
       |vpiStmt:
       \_delay_control: , line:59
         |#100
       |vpiStmt:
       \_sys_func_call: ($finish), line:60
         |vpiName:$finish
   |vpiContAssign:
   \_cont_assign: , line:35
     |vpiRhs:
     \_bit_select: (w), line:35
       |vpiName:w
       |vpiFullName:work@ivitest.w
       |vpiIndex:
       \_constant: , line:35
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_ref_obj: (w0), line:35
       |vpiName:w0
       |vpiFullName:work@ivitest.w0
   |vpiContAssign:
   \_cont_assign: , line:36
     |vpiRhs:
     \_bit_select: (w), line:36
       |vpiName:w
       |vpiFullName:work@ivitest.w
       |vpiIndex:
       \_constant: , line:36
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
     |vpiLhs:
     \_ref_obj: (w1), line:36
       |vpiName:w1
       |vpiFullName:work@ivitest.w1
   |vpiNet:
   \_logic_net: (clock_1x), line:3
     |vpiName:clock_1x
     |vpiFullName:work@ivitest.clock_1x
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clock_2x), line:3
     |vpiName:clock_2x
     |vpiFullName:work@ivitest.clock_2x
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (phase), line:20
     |vpiName:phase
     |vpiFullName:work@ivitest.phase
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (u), line:25
     |vpiName:u
     |vpiFullName:work@ivitest.u
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (v), line:32
     |vpiName:v
     |vpiFullName:work@ivitest.v
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (w), line:33
     |vpiName:w
     |vpiFullName:work@ivitest.w
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (w0), line:35
     |vpiName:w0
     |vpiFullName:work@ivitest.w0
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (w1), line:36
     |vpiName:w1
     |vpiFullName:work@ivitest.w1
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (x0), line:47
     |vpiName:x0
     |vpiFullName:work@ivitest.x0
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (x1), line:47
     |vpiName:x1
     |vpiFullName:work@ivitest.x1
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@ivitest (work@ivitest), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr1648365.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr1648365.v</a>, line:1
   |vpiDefName:work@ivitest
   |vpiName:work@ivitest
   |vpiNet:
   \_logic_net: (clock_1x), line:3, parent:work@ivitest
     |vpiName:clock_1x
     |vpiFullName:work@ivitest.clock_1x
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (clock_2x), line:3, parent:work@ivitest
     |vpiName:clock_2x
     |vpiFullName:work@ivitest.clock_2x
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (phase), line:20, parent:work@ivitest
     |vpiName:phase
     |vpiFullName:work@ivitest.phase
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (u), line:25, parent:work@ivitest
     |vpiName:u
     |vpiFullName:work@ivitest.u
     |vpiNetType:48
     |vpiRange:
     \_range: , line:25
       |vpiLeftRange:
       \_constant: , line:25
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:25
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiNet:
   \_logic_net: (v), line:32, parent:work@ivitest
     |vpiName:v
     |vpiFullName:work@ivitest.v
     |vpiNetType:48
     |vpiRange:
     \_range: , line:32
       |vpiLeftRange:
       \_constant: , line:32
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:32
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiNet:
   \_logic_net: (w0), line:35, parent:work@ivitest
     |vpiName:w0
     |vpiFullName:work@ivitest.w0
     |vpiNetType:1
     |vpiRange:
     \_range: , line:35
       |vpiLeftRange:
       \_constant: , line:35
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:35
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiNet:
   \_logic_net: (w1), line:36, parent:work@ivitest
     |vpiName:w1
     |vpiFullName:work@ivitest.w1
     |vpiNetType:1
     |vpiRange:
     \_range: , line:36
       |vpiLeftRange:
       \_constant: , line:36
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:36
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiNet:
   \_logic_net: (x0), line:47, parent:work@ivitest
     |vpiName:x0
     |vpiFullName:work@ivitest.x0
     |vpiNetType:48
     |vpiRange:
     \_range: , line:47
       |vpiLeftRange:
       \_constant: , line:47
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:47
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiNet:
   \_logic_net: (x1), line:47, parent:work@ivitest
     |vpiName:x1
     |vpiFullName:work@ivitest.x1
     |vpiNetType:48
     |vpiRange:
     \_range: , line:47
       |vpiLeftRange:
       \_constant: , line:47
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:47
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
   |vpiArrayNet:
   \_array_net: (w), line:33, parent:work@ivitest
     |vpiName:w
     |vpiFullName:work@ivitest.w
     |vpiSize:2
     |vpiNet:
     \_logic_net: , parent:w
       |vpiFullName:work@ivitest.w
       |vpiNetType:48
       |vpiRange:
       \_range: , line:33
         |vpiLeftRange:
         \_constant: , line:33
           |vpiConstType:7
           |vpiDecompile:31
           |vpiSize:32
           |INT:31
         |vpiRightRange:
         \_constant: , line:33
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
     |vpiRange:
     \_range: , line:33
       |vpiLeftRange:
       \_constant: , line:33
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
       |vpiRightRange:
       \_constant: , line:33
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
Object: \work_ivitest of type 3000
Object: \work_ivitest of type 32
Object: \clock_1x of type 36
Object: \clock_2x of type 36
Object: \phase of type 36
Object: \u of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \v of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \w0 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \w1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \x0 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \x1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \w of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_ivitest of type 32
Object:  of type 8
Object: \w0 of type 608
Object: \w of type 106
Object:  of type 7
Object:  of type 8
Object: \w1 of type 608
Object: \w of type 106
Object:  of type 7
Object:  of type 24
Object:  of type 4
Object:  of type 11
ERROR: Encountered unhandled object type: 11

</pre>
</body>