# compile vhdl design source files
vhdl xil_defaultlib  \
"z:/git/github/DAT096-NN1/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/phy/mig_7series_v4_2_ddr_phy_top.vhd" \
"z:/git/github/DAT096-NN1/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/mig_7series_1_mig_sim.vhd" \
"z:/git/github/DAT096-NN1/mig_7series_1_ex/mig_7series_1_ex.srcs/sources_1/ip/mig_7series_1/mig_7series_1/user_design/rtl/mig_7series_1.vhd" \
"../../../../imports/example_top.vhd" \

# Do not sort compile order
nosort
