--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Fri Mar 14 16:21:41 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     Fipsy_Top
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 5.000000 -name clk3 [get_nets \vga_inst/led_count[5]]
            1580 items scored, 1392 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 5.283ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \vga_inst/paddle_left_y_i1  (from \vga_inst/led_count[5] +)
   Destination:    FD1S3AX    D              \vga_inst/paddle_left_y_i8  (to \vga_inst/led_count[5] -)

   Delay:                  10.123ns  (37.7% logic, 62.3% route), 9 logic levels.

 Constraint Details:

     10.123ns data_path \vga_inst/paddle_left_y_i1 to \vga_inst/paddle_left_y_i8 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.283ns

 Path Details: \vga_inst/paddle_left_y_i1 to \vga_inst/paddle_left_y_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/paddle_left_y_i1 (from \vga_inst/led_count[5])
Route         5   e 1.462                                  \vga_inst/paddle_left_y[1]
LUT4        ---     0.493              A to Z              \vga_inst/i1_2_lut
Route         1   e 0.941                                  \vga_inst/n6
LUT4        ---     0.493              D to Z              \vga_inst/i4_4_lut
Route         4   e 1.340                                  \vga_inst/n2239
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_32_4_lut
Route         8   e 1.540                                  \vga_inst/n3519
A1_TO_FCO   ---     0.827           C[2] to COUT           \vga_inst/add_158_3
Route         1   e 0.020                                  \vga_inst/n2802
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_5
Route         1   e 0.020                                  \vga_inst/n2803
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_7
Route         1   e 0.020                                  \vga_inst/n2804
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_9
Route         1   e 0.020                                  \vga_inst/n2805
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_158_11
Route         1   e 0.941                                  \vga_inst/paddle_left_y_9__N_154[8]
                  --------
                   10.123  (37.7% logic, 62.3% route), 9 logic levels.


Error:  The following path violates requirements by 5.283ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \vga_inst/paddle_left_y_i1  (from \vga_inst/led_count[5] +)
   Destination:    FD1S3AX    D              \vga_inst/paddle_left_y_i9  (to \vga_inst/led_count[5] -)

   Delay:                  10.123ns  (37.7% logic, 62.3% route), 9 logic levels.

 Constraint Details:

     10.123ns data_path \vga_inst/paddle_left_y_i1 to \vga_inst/paddle_left_y_i9 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.283ns

 Path Details: \vga_inst/paddle_left_y_i1 to \vga_inst/paddle_left_y_i9

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/paddle_left_y_i1 (from \vga_inst/led_count[5])
Route         5   e 1.462                                  \vga_inst/paddle_left_y[1]
LUT4        ---     0.493              A to Z              \vga_inst/i1_2_lut
Route         1   e 0.941                                  \vga_inst/n6
LUT4        ---     0.493              D to Z              \vga_inst/i4_4_lut
Route         4   e 1.340                                  \vga_inst/n2239
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_32_4_lut
Route         8   e 1.540                                  \vga_inst/n3519
A1_TO_FCO   ---     0.827           C[2] to COUT           \vga_inst/add_158_3
Route         1   e 0.020                                  \vga_inst/n2802
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_5
Route         1   e 0.020                                  \vga_inst/n2803
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_7
Route         1   e 0.020                                  \vga_inst/n2804
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_9
Route         1   e 0.020                                  \vga_inst/n2805
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_158_11
Route         1   e 0.941                                  \vga_inst/paddle_left_y_9__N_154[9]
                  --------
                   10.123  (37.7% logic, 62.3% route), 9 logic levels.


Error:  The following path violates requirements by 5.283ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \vga_inst/paddle_left_y_i2  (from \vga_inst/led_count[5] +)
   Destination:    FD1S3AX    D              \vga_inst/paddle_left_y_i8  (to \vga_inst/led_count[5] -)

   Delay:                  10.123ns  (37.7% logic, 62.3% route), 9 logic levels.

 Constraint Details:

     10.123ns data_path \vga_inst/paddle_left_y_i2 to \vga_inst/paddle_left_y_i8 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 5.283ns

 Path Details: \vga_inst/paddle_left_y_i2 to \vga_inst/paddle_left_y_i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/paddle_left_y_i2 (from \vga_inst/led_count[5])
Route         5   e 1.462                                  \vga_inst/paddle_left_y[2]
LUT4        ---     0.493              B to Z              \vga_inst/i1_2_lut
Route         1   e 0.941                                  \vga_inst/n6
LUT4        ---     0.493              D to Z              \vga_inst/i4_4_lut
Route         4   e 1.340                                  \vga_inst/n2239
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_32_4_lut
Route         8   e 1.540                                  \vga_inst/n3519
A1_TO_FCO   ---     0.827           C[2] to COUT           \vga_inst/add_158_3
Route         1   e 0.020                                  \vga_inst/n2802
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_5
Route         1   e 0.020                                  \vga_inst/n2803
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_7
Route         1   e 0.020                                  \vga_inst/n2804
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_158_9
Route         1   e 0.020                                  \vga_inst/n2805
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_158_11
Route         1   e 0.941                                  \vga_inst/paddle_left_y_9__N_154[8]
                  --------
                   10.123  (37.7% logic, 62.3% route), 9 logic levels.

Warning: 10.283 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk2 [get_nets \vga_inst/line_cycle]
            397 items scored, 150 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 1.385ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \vga_inst/row_275__i4  (from \vga_inst/line_cycle +)
   Destination:    FD1S3IX    CD             \vga_inst/row_275__i8  (to \vga_inst/line_cycle -)

   Delay:                   6.225ns  (23.0% logic, 77.0% route), 3 logic levels.

 Constraint Details:

      6.225ns data_path \vga_inst/row_275__i4 to \vga_inst/row_275__i8 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.385ns

 Path Details: \vga_inst/row_275__i4 to \vga_inst/row_275__i8

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/row_275__i4 (from \vga_inst/line_cycle)
Route        11   e 1.689                                  \vga_inst/row[4]
LUT4        ---     0.493              C to Z              \vga_inst/i1_2_lut_rep_37_3_lut_4_lut
Route         7   e 1.502                                  \vga_inst/n3524
LUT4        ---     0.493              A to Z              \vga_inst/i2033_4_lut
Route        10   e 1.604                                  \vga_inst/n1339
                  --------
                    6.225  (23.0% logic, 77.0% route), 3 logic levels.


Error:  The following path violates requirements by 1.385ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \vga_inst/row_275__i4  (from \vga_inst/line_cycle +)
   Destination:    FD1S3IX    CD             \vga_inst/row_275__i7  (to \vga_inst/line_cycle -)

   Delay:                   6.225ns  (23.0% logic, 77.0% route), 3 logic levels.

 Constraint Details:

      6.225ns data_path \vga_inst/row_275__i4 to \vga_inst/row_275__i7 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.385ns

 Path Details: \vga_inst/row_275__i4 to \vga_inst/row_275__i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/row_275__i4 (from \vga_inst/line_cycle)
Route        11   e 1.689                                  \vga_inst/row[4]
LUT4        ---     0.493              C to Z              \vga_inst/i1_2_lut_rep_37_3_lut_4_lut
Route         7   e 1.502                                  \vga_inst/n3524
LUT4        ---     0.493              A to Z              \vga_inst/i2033_4_lut
Route        10   e 1.604                                  \vga_inst/n1339
                  --------
                    6.225  (23.0% logic, 77.0% route), 3 logic levels.


Error:  The following path violates requirements by 1.385ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \vga_inst/row_275__i4  (from \vga_inst/line_cycle +)
   Destination:    FD1S3IX    CD             \vga_inst/row_275__i6  (to \vga_inst/line_cycle -)

   Delay:                   6.225ns  (23.0% logic, 77.0% route), 3 logic levels.

 Constraint Details:

      6.225ns data_path \vga_inst/row_275__i4 to \vga_inst/row_275__i6 violates
      5.000ns delay constraint less
      0.160ns L_S requirement (totaling 4.840ns) by 1.385ns

 Path Details: \vga_inst/row_275__i4 to \vga_inst/row_275__i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/row_275__i4 (from \vga_inst/line_cycle)
Route        11   e 1.689                                  \vga_inst/row[4]
LUT4        ---     0.493              C to Z              \vga_inst/i1_2_lut_rep_37_3_lut_4_lut
Route         7   e 1.502                                  \vga_inst/n3524
LUT4        ---     0.493              A to Z              \vga_inst/i2033_4_lut
Route        10   e 1.604                                  \vga_inst/n1339
                  --------
                    6.225  (23.0% logic, 77.0% route), 3 logic levels.

Warning: 6.385 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk1 [get_nets clk]
            452 items scored, 267 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 7.481ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SP8KC      CLK            \vga_inst/fipsy_logo_inst/addr_reg_8__I_0  (from clk +)
   Destination:    FD1P3AX    SP             \vga_inst/fipsy_rom_data_mem_i0_i7  (to clk +)

   Delay:                  12.196ns  (61.3% logic, 38.7% route), 6 logic levels.

 Constraint Details:

     12.196ns data_path \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 to \vga_inst/fipsy_rom_data_mem_i0_i7 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 7.481ns

 Path Details: \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 to \vga_inst/fipsy_rom_data_mem_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.908            CLK to DO[9]          \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 (from clk)
Route         3   e 1.258                                  \vga_inst/fipsy_rom_data[6]
A1_TO_FCO   ---     0.827           C[2] to COUT           \vga_inst/fipsy_rom_data_mem_7__I_0_0
Route         1   e 0.020                                  \vga_inst/n2672
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/fipsy_rom_data_mem_7__I_0_7
Route         1   e 0.020                                  \vga_inst/n2673
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/fipsy_rom_data_mem_7__I_0_8
Route         1   e 0.941                                  \vga_inst/n447
LUT4        ---     0.493              A to Z              \vga_inst/i2729_2_lut
Route         1   e 0.941                                  \vga_inst/n3175
LUT4        ---     0.493              C to Z              \vga_inst/i1_4_lut_adj_63
Route         8   e 1.540                                  \vga_inst/fipsy_rom_data_mem_7__N_240
                  --------
                   12.196  (61.3% logic, 38.7% route), 6 logic levels.


Error:  The following path violates requirements by 7.481ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SP8KC      CLK            \vga_inst/fipsy_logo_inst/addr_reg_8__I_0  (from clk +)
   Destination:    FD1P3AX    SP             \vga_inst/fipsy_rom_data_mem_i0_i7  (to clk +)

   Delay:                  12.196ns  (61.3% logic, 38.7% route), 6 logic levels.

 Constraint Details:

     12.196ns data_path \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 to \vga_inst/fipsy_rom_data_mem_i0_i7 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 7.481ns

 Path Details: \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 to \vga_inst/fipsy_rom_data_mem_i0_i7

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.908            CLK to DO[9]          \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 (from clk)
Route         3   e 1.258                                  \vga_inst/fipsy_rom_data[7]
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/fipsy_rom_data_mem_7__I_0_0
Route         1   e 0.020                                  \vga_inst/n2672
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/fipsy_rom_data_mem_7__I_0_7
Route         1   e 0.020                                  \vga_inst/n2673
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/fipsy_rom_data_mem_7__I_0_8
Route         1   e 0.941                                  \vga_inst/n447
LUT4        ---     0.493              A to Z              \vga_inst/i2729_2_lut
Route         1   e 0.941                                  \vga_inst/n3175
LUT4        ---     0.493              C to Z              \vga_inst/i1_4_lut_adj_63
Route         8   e 1.540                                  \vga_inst/fipsy_rom_data_mem_7__N_240
                  --------
                   12.196  (61.3% logic, 38.7% route), 6 logic levels.


Error:  The following path violates requirements by 7.481ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         SP8KC      CLK            \vga_inst/fipsy_logo_inst/addr_reg_8__I_0  (from clk +)
   Destination:    FD1P3AX    SP             \vga_inst/fipsy_rom_data_mem_i0_i6  (to clk +)

   Delay:                  12.196ns  (61.3% logic, 38.7% route), 6 logic levels.

 Constraint Details:

     12.196ns data_path \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 to \vga_inst/fipsy_rom_data_mem_i0_i6 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 7.481ns

 Path Details: \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 to \vga_inst/fipsy_rom_data_mem_i0_i6

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
EBSR_CO     ---     4.908            CLK to DO[9]          \vga_inst/fipsy_logo_inst/addr_reg_8__I_0 (from clk)
Route         3   e 1.258                                  \vga_inst/fipsy_rom_data[6]
A1_TO_FCO   ---     0.827           C[2] to COUT           \vga_inst/fipsy_rom_data_mem_7__I_0_0
Route         1   e 0.020                                  \vga_inst/n2672
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/fipsy_rom_data_mem_7__I_0_7
Route         1   e 0.020                                  \vga_inst/n2673
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/fipsy_rom_data_mem_7__I_0_8
Route         1   e 0.941                                  \vga_inst/n447
LUT4        ---     0.493              A to Z              \vga_inst/i2729_2_lut
Route         1   e 0.941                                  \vga_inst/n3175
LUT4        ---     0.493              C to Z              \vga_inst/i1_4_lut_adj_63
Route         8   e 1.540                                  \vga_inst/fipsy_rom_data_mem_7__N_240
                  --------
                   12.196  (61.3% logic, 38.7% route), 6 logic levels.

Warning: 12.481 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 5.000000 -name clk0 [get_nets \vga_inst/led_count[6]]
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error:  The following path violates requirements by 12.058ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \vga_inst/ball_y_i0  (from \vga_inst/led_count[6] +)
   Destination:    FD1P3AX    SP             \vga_inst/game_state__i1  (to \vga_inst/led_count[6] -)

   Delay:                  16.773ns  (38.2% logic, 61.8% route), 12 logic levels.

 Constraint Details:

     16.773ns data_path \vga_inst/ball_y_i0 to \vga_inst/game_state__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 12.058ns

 Path Details: \vga_inst/ball_y_i0 to \vga_inst/game_state__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/ball_y_i0 (from \vga_inst/led_count[6])
Route         6   e 1.515                                  \vga_inst/ball_y[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/sub_139_add_2_1
Route         1   e 0.020                                  \vga_inst/n2869
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/sub_139_add_2_3
Route         2   e 1.486                                  \vga_inst/n614
A1_TO_FCO   ---     0.827           B[2] to COUT           \vga_inst/add_2364_1
Route         1   e 0.020                                  \vga_inst/n2879
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/add_2364_3
Route         1   e 0.020                                  \vga_inst/n2880
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_2364_5
Route         1   e 0.941                                  \vga_inst/n283
LUT4        ---     0.493              B to Z              \vga_inst/i2_2_lut_adj_71
Route         1   e 0.941                                  \vga_inst/n6_adj_478
LUT4        ---     0.493              C to Z              \vga_inst/i1_4_lut_adj_67
Route         1   e 0.941                                  \vga_inst/n7_adj_475
LUT4        ---     0.493              B to Z              \vga_inst/i5_4_lut_adj_64
Route         1   e 0.941                                  \vga_inst/n2927
LUT4        ---     0.493              B to Z              \vga_inst/i2059_4_lut
Route        12   e 1.657                                  \vga_inst/n2372
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_23_4_lut
Route         1   e 0.941                                  n3510
LUT4        ---     0.493              C to Z              i2775_4_lut
Route         1   e 0.941                                  led_count_6__N_40_enable_5
                  --------
                   16.773  (38.2% logic, 61.8% route), 12 logic levels.


Error:  The following path violates requirements by 12.058ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \vga_inst/ball_y_i0  (from \vga_inst/led_count[6] +)
   Destination:    FD1P3AX    SP             \vga_inst/game_state__i1  (to \vga_inst/led_count[6] -)

   Delay:                  16.773ns  (38.2% logic, 61.8% route), 12 logic levels.

 Constraint Details:

     16.773ns data_path \vga_inst/ball_y_i0 to \vga_inst/game_state__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 12.058ns

 Path Details: \vga_inst/ball_y_i0 to \vga_inst/game_state__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/ball_y_i0 (from \vga_inst/led_count[6])
Route         6   e 1.515                                  \vga_inst/ball_y[0]
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/sub_139_add_2_1
Route         1   e 0.020                                  \vga_inst/n2869
FCI_TO_FCO  ---     0.157            CIN to COUT           \vga_inst/sub_139_add_2_3
Route         1   e 0.020                                  \vga_inst/n2870
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/sub_139_add_2_5
Route         2   e 1.486                                  \vga_inst/n612
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/add_2364_3
Route         1   e 0.020                                  \vga_inst/n2880
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_2364_5
Route         1   e 0.941                                  \vga_inst/n283
LUT4        ---     0.493              B to Z              \vga_inst/i2_2_lut_adj_71
Route         1   e 0.941                                  \vga_inst/n6_adj_478
LUT4        ---     0.493              C to Z              \vga_inst/i1_4_lut_adj_67
Route         1   e 0.941                                  \vga_inst/n7_adj_475
LUT4        ---     0.493              B to Z              \vga_inst/i5_4_lut_adj_64
Route         1   e 0.941                                  \vga_inst/n2927
LUT4        ---     0.493              B to Z              \vga_inst/i2059_4_lut
Route        12   e 1.657                                  \vga_inst/n2372
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_23_4_lut
Route         1   e 0.941                                  n3510
LUT4        ---     0.493              C to Z              i2775_4_lut
Route         1   e 0.941                                  led_count_6__N_40_enable_5
                  --------
                   16.773  (38.2% logic, 61.8% route), 12 logic levels.


Error:  The following path violates requirements by 11.881ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \vga_inst/ball_y_i2  (from \vga_inst/led_count[6] +)
   Destination:    FD1P3AX    SP             \vga_inst/game_state__i1  (to \vga_inst/led_count[6] -)

   Delay:                  16.596ns  (37.7% logic, 62.3% route), 11 logic levels.

 Constraint Details:

     16.596ns data_path \vga_inst/ball_y_i2 to \vga_inst/game_state__i1 violates
      5.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 4.715ns) by 11.881ns

 Path Details: \vga_inst/ball_y_i2 to \vga_inst/game_state__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \vga_inst/ball_y_i2 (from \vga_inst/led_count[6])
Route         6   e 1.515                                  \vga_inst/ball_y[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/sub_139_add_2_3
Route         1   e 0.020                                  \vga_inst/n2870
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/sub_139_add_2_5
Route         2   e 1.486                                  \vga_inst/n612
A1_TO_FCO   ---     0.827           A[2] to COUT           \vga_inst/add_2364_3
Route         1   e 0.020                                  \vga_inst/n2880
FCI_TO_F    ---     0.598            CIN to S[2]           \vga_inst/add_2364_5
Route         1   e 0.941                                  \vga_inst/n283
LUT4        ---     0.493              B to Z              \vga_inst/i2_2_lut_adj_71
Route         1   e 0.941                                  \vga_inst/n6_adj_478
LUT4        ---     0.493              C to Z              \vga_inst/i1_4_lut_adj_67
Route         1   e 0.941                                  \vga_inst/n7_adj_475
LUT4        ---     0.493              B to Z              \vga_inst/i5_4_lut_adj_64
Route         1   e 0.941                                  \vga_inst/n2927
LUT4        ---     0.493              B to Z              \vga_inst/i2059_4_lut
Route        12   e 1.657                                  \vga_inst/n2372
LUT4        ---     0.493              D to Z              \vga_inst/i1_2_lut_rep_23_4_lut
Route         1   e 0.941                                  n3510
LUT4        ---     0.493              C to Z              i2775_4_lut
Route         1   e 0.941                                  led_count_6__N_40_enable_5
                  --------
                   16.596  (37.7% logic, 62.3% route), 11 logic levels.

Warning: 17.058 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk3 [get_nets \vga_inst/led_count[5]]  |     5.000 ns|    10.283 ns|     9 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk2 [get_nets \vga_inst/line_cycle]    |     5.000 ns|     6.385 ns|     3 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets clk]                     |     5.000 ns|    12.481 ns|     6 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets \vga_inst/led_count[6]]  |     5.000 ns|    17.058 ns|    12 *
                                        |             |             |
--------------------------------------------------------------------------------


4 constraints not met.

--------------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
--------------------------------------------------------------------------------
\vga_inst/led_count_6__N_40_enable_14   |      13|    2227|     37.71%
                                        |        |        |
\vga_inst/n2372                         |      12|    2106|     35.66%
                                        |        |        |
\vga_inst/n2927                         |       1|    2106|     35.66%
                                        |        |        |
\vga_inst/n2374                         |       6|    1990|     33.70%
                                        |        |        |
\vga_inst/n2920                         |       1|    1990|     33.70%
                                        |        |        |
\vga_inst/n7_adj_475                    |       1|    1498|     25.37%
                                        |        |        |
\vga_inst/ball_y[0]                     |       6|    1471|     24.91%
                                        |        |        |
\vga_inst/n2821                         |       1|    1394|     23.61%
                                        |        |        |
\vga_inst/n9                            |       1|    1316|     22.29%
                                        |        |        |
\vga_inst/n2875                         |       1|    1295|     21.93%
                                        |        |        |
\vga_inst/n2870                         |       1|    1181|     20.00%
                                        |        |        |
\vga_inst/n2876                         |       1|    1017|     17.22%
                                        |        |        |
\vga_inst/n2881                         |       1|     903|     15.29%
                                        |        |        |
\vga_inst/ball_y[1]                     |       6|     890|     15.07%
                                        |        |        |
\vga_inst/ball_y[2]                     |       6|     890|     15.07%
                                        |        |        |
\vga_inst/n19                           |       1|     868|     14.70%
                                        |        |        |
\vga_inst/n2822                         |       1|     850|     14.39%
                                        |        |        |
\vga_inst/n2820                         |       1|     848|     14.36%
                                        |        |        |
\vga_inst/n6_adj_478                    |       1|     814|     13.78%
                                        |        |        |
\vga_inst/n2871                         |       1|     771|     13.06%
                                        |        |        |
\vga_inst/n2874                         |       1|     757|     12.82%
                                        |        |        |
\vga_inst/n2869                         |       1|     712|     12.06%
                                        |        |        |
\vga_inst/n2880                         |       1|     701|     11.87%
                                        |        |        |
\vga_inst/n17_adj_463                   |       1|     659|     11.16%
                                        |        |        |
\vga_inst/n8_adj_474                    |       1|     614|     10.40%
                                        |        |        |
\vga_inst/n8_adj_476                    |       1|     604|     10.23%
                                        |        |        |
\vga_inst/n2882                         |       1|     604|     10.23%
                                        |        |        |
--------------------------------------------------------------------------------


Timing summary:
---------------

Timing errors: 5905  Score: 44984145

Constraints cover  23719 paths, 482 nets, and 1033 connections (62.1% coverage)


Peak memory: 72863744 bytes, TRCE: 6352896 bytes, DLYMAN: 4096 bytes
CPU_TIME_REPORT: 0 secs 
