{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1593823970797 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1593823970798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 04 08:52:50 2020 " "Processing started: Sat Jul 04 08:52:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1593823970798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1593823970798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_17990425 -c clock_17990425 " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_17990425 -c clock_17990425" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1593823970798 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1593823971182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt10.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt10.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt10 " "Found entity 1: cnt10" {  } { { "cnt10.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/cnt10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593823971233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593823971233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt6.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt6.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt6 " "Found entity 1: cnt6" {  } { { "cnt6.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/cnt6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593823971235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593823971235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593823971237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593823971237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt24.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt24.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt24 " "Found entity 1: cnt24" {  } { { "cnt24.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/cnt24.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593823971238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593823971238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scanled.v 1 1 " "Found 1 design units, including 1 entities, in source file scanled.v" { { "Info" "ISGN_ENTITY_NAME" "1 scanled " "Found entity 1: scanled" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/scanled.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593823971239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593823971239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593823971241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593823971241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt8.v 1 1 " "Found 1 design units, including 1 entities, in source file cnt8.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt8 " "Found entity 1: cnt8" {  } { { "cnt8.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/cnt8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593823971243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593823971243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c10.v 1 1 " "Found 1 design units, including 1 entities, in source file c10.v" { { "Info" "ISGN_ENTITY_NAME" "1 C10 " "Found entity 1: C10" {  } { { "C10.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/C10.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593823971244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593823971244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c10_2.v 1 1 " "Found 1 design units, including 1 entities, in source file c10_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 C10_2 " "Found entity 1: C10_2" {  } { { "C10_2.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/C10_2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593823971246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593823971246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c11.v 1 1 " "Found 1 design units, including 1 entities, in source file c11.v" { { "Info" "ISGN_ENTITY_NAME" "1 C11 " "Found entity 1: C11" {  } { { "C11.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/C11.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593823971247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593823971247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2_1 " "Found entity 1: MUX2_1" {  } { { "MUX2_1.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/MUX2_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593823971249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593823971249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "int_div.v 1 1 " "Found 1 design units, including 1 entities, in source file int_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 int_div " "Found entity 1: int_div" {  } { { "int_div.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/int_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593823971250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593823971250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1593823971295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scanled scanled:inst5 " "Elaborating entity \"scanled\" for hierarchy \"scanled:inst5\"" {  } { { "clock.bdf" "inst5" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { { 392 704 872 472 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971316 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "dsel scanled.v(5) " "Verilog HDL warning at scanled.v(5): the port and data declarations for array port \"dsel\" do not specify the same range for each dimension" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/scanled.v" 5 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Quartus II" 0 -1 1593823971317 "|clock|scanled:inst5"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "dsel scanled.v(8) " "HDL warning at scanled.v(8): see declaration for object \"dsel\"" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/scanled.v" 8 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593823971317 "|clock|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(13) " "Verilog HDL Always Construct warning at scanled.v(13): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/scanled.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593823971317 "|clock|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(14) " "Verilog HDL Always Construct warning at scanled.v(14): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/scanled.v" 14 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593823971318 "|clock|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(15) " "Verilog HDL Always Construct warning at scanled.v(15): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/scanled.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593823971318 "|clock|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(16) " "Verilog HDL Always Construct warning at scanled.v(16): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/scanled.v" 16 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593823971318 "|clock|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(17) " "Verilog HDL Always Construct warning at scanled.v(17): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/scanled.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593823971318 "|clock|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(18) " "Verilog HDL Always Construct warning at scanled.v(18): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/scanled.v" 18 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593823971318 "|clock|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(19) " "Verilog HDL Always Construct warning at scanled.v(19): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/scanled.v" 19 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593823971318 "|clock|scanled:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "din scanled.v(20) " "Verilog HDL Always Construct warning at scanled.v(20): variable \"din\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "scanled.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/scanled.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1593823971318 "|clock|scanled:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt6 cnt6:inst1 " "Elaborating entity \"cnt6\" for hierarchy \"cnt6:inst1\"" {  } { { "clock.bdf" "inst1" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { { 272 240 384 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt10 cnt10:inst " "Elaborating entity \"cnt10\" for hierarchy \"cnt10:inst\"" {  } { { "clock.bdf" "inst" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { { 136 240 384 248 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_div int_div:inst13 " "Elaborating entity \"int_div\" for hierarchy \"int_div:inst13\"" {  } { { "clock.bdf" "inst13" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { { 288 1000 1232 368 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "int_div int_div:inst12 " "Elaborating entity \"int_div\" for hierarchy \"int_div:inst12\"" {  } { { "clock.bdf" "inst12" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { { 272 688 920 352 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt24 cnt24:inst4 " "Elaborating entity \"cnt24\" for hierarchy \"cnt24:inst4\"" {  } { { "clock.bdf" "inst4" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { { 576 504 648 688 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971329 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cnt24.v(26) " "Verilog HDL assignment warning at cnt24.v(26): truncated value with size 32 to match size of target (8)" {  } { { "cnt24.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/cnt24.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1593823971330 "|clock|cnt24:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C10_2 C10_2:inst9 " "Elaborating entity \"C10_2\" for hierarchy \"C10_2:inst9\"" {  } { { "clock.bdf" "inst9" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { { 496 544 656 544 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant C10_2:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"C10_2:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "C10_2.v" "LPM_CONSTANT_component" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/C10_2.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C10_2:inst9\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"C10_2:inst9\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "C10_2.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/C10_2.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593823971351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C10_2:inst9\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"C10_2:inst9\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 10 " "Parameter \"lpm_cvalue\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971351 ""}  } { { "C10_2.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/C10_2.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593823971351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt8 cnt8:inst7 " "Elaborating entity \"cnt8\" for hierarchy \"cnt8:inst7\"" {  } { { "clock.bdf" "inst7" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { { 368 488 632 448 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:inst6 " "Elaborating entity \"decode\" for hierarchy \"decode:inst6\"" {  } { { "clock.bdf" "inst6" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { { 464 936 1104 544 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C11 C11:inst10 " "Elaborating entity \"C11\" for hierarchy \"C11:inst10\"" {  } { { "clock.bdf" "inst10" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { { 632 744 856 680 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant C11:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"C11:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "C11.v" "LPM_CONSTANT_component" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/C11.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "C11:inst10\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"C11:inst10\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "C11.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/C11.v" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593823971361 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "C11:inst10\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"C11:inst10\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 11 " "Parameter \"lpm_cvalue\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971362 ""}  } { { "C11.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/C11.v" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593823971362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2_1 MUX2_1:inst11 " "Elaborating entity \"MUX2_1\" for hierarchy \"MUX2_1:inst11\"" {  } { { "clock.bdf" "inst11" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { { 576 1088 1232 656 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux MUX2_1:inst11\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"MUX2_1:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX2_1.v" "LPM_MUX_component" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/MUX2_1.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MUX2_1:inst11\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"MUX2_1:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "MUX2_1.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/MUX2_1.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593823971393 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MUX2_1:inst11\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"MUX2_1:inst11\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971393 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971393 ""}  } { { "MUX2_1.v" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/MUX2_1.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1593823971393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_arc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_arc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_arc " "Found entity 1: mux_arc" {  } { { "db/mux_arc.tdf" "" { Text "D:/Code/QuartusProjects/eda_007_clock_20200704/db/mux_arc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1593823971469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1593823971469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_arc MUX2_1:inst11\|lpm_mux:LPM_MUX_component\|mux_arc:auto_generated " "Elaborating entity \"mux_arc\" for hierarchy \"MUX2_1:inst11\|lpm_mux:LPM_MUX_component\|mux_arc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "C10 C10:inst8 " "Elaborating entity \"C10\" for hierarchy \"C10:inst8\"" {  } { { "clock.bdf" "inst8" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { { 560 744 856 608 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1593823971472 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg\[7\] VCC " "Pin \"seg\[7\]\" is stuck at VCC" {  } { { "clock.bdf" "" { Schematic "D:/Code/QuartusProjects/eda_007_clock_20200704/clock.bdf" { { 488 1184 1360 504 "seg\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1593823972321 "|clock|seg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1593823972321 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1593823972522 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1593823972875 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1593823972875 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1593823972950 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1593823972950 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1593823972950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1593823972950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4648 " "Peak virtual memory: 4648 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1593823972970 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 04 08:52:52 2020 " "Processing ended: Sat Jul 04 08:52:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1593823972970 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1593823972970 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1593823972970 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1593823972970 ""}
