Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Apr  4 17:23:26 2025
| Host         : Karanveer running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file processor_control_sets_placed.rpt
| Design       : processor
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    66 |
|    Minimum number of control sets                        |    66 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     3 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    66 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    64 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              21 |            8 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             512 |          229 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+--------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |    Enable Signal   | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+--------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | PC/pc_reg[1]_46[0] | reset_IBUF       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_6[0]  | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/E[0]            | reset_IBUF       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_12[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_34[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_1[0]  | reset_IBUF       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_45[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_4[0]  | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_31[0] | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_43[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_13[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_48[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_5[0]  | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_50[0] | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_21[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_49[0] | reset_IBUF       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_9[0]  | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_27[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_15[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_29[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_30[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_47[0] | reset_IBUF       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_51[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_39[0] | reset_IBUF       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_44[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_14[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_17[0] | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_0[0]  | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_18[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_2[0]  | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_25[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_26[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_20[0] | reset_IBUF       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_11[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_22[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_28[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_10[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_24[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_37[0] | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_40[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_41[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_42[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_35[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_23[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_16[0] | reset_IBUF       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_19[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_3[0]  | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_32[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_33[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_36[0] | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_38[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_65[0] | reset_IBUF       |                6 |              8 |         1.33 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_8[0]  | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_53[0] | reset_IBUF       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_57[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_7[0]  | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_52[0] | reset_IBUF       |                5 |              8 |         1.60 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_66[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_58[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_67[0] | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_55[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_54[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_56[0] | reset_IBUF       |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | PC/pc_reg[1]_64[0] | reset_IBUF       |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                    | reset_IBUF       |                8 |             21 |         2.62 |
|  clk_IBUF_BUFG | PC/RegWrite        |                  |                4 |             32 |         8.00 |
+----------------+--------------------+------------------+------------------+----------------+--------------+


