
*** Running vivado
    with args -log matmul64.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source matmul64.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Nov 14 23:23:51 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source matmul64.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1464.359 ; gain = 56.836 ; free physical = 2980 ; free virtual = 108716
Command: read_checkpoint -auto_incremental -incremental /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/utils_1/imports/synth_1/ts_pe.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/utils_1/imports/synth_1/ts_pe.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top matmul64 -part xcvu9p-flga2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu9p'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 275760
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1894.891 ; gain = 415.652 ; free physical = 2237 ; free virtual = 107975
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'matmul64' [/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v:23]
INFO: [Synth 8-6157] synthesizing module 'mac' [/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/mac.v:3]
	Parameter SIZEIN bound to: 8 - type: integer 
	Parameter SIZEOUT bound to: 24 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'mac' (0#1) [/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/mac.v:3]
INFO: [Synth 8-6155] done synthesizing module 'matmul64' (0#1) [/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v:23]
WARNING: [Synth 8-6014] Unused sequential element state_reg was removed.  [/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v:58]
WARNING: [Synth 8-6014] Unused sequential element preload_reg_reg was removed.  [/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v:74]
WARNING: [Synth 8-6014] Unused sequential element load_reg_reg was removed.  [/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v:75]
WARNING: [Synth 8-6014] Unused sequential element count_reg was removed.  [/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v:86]
WARNING: [Synth 8-6014] Unused sequential element en_reg_reg was removed.  [/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.srcs/sources_1/new/matmul64.v:89]
WARNING: [Synth 8-7129] Port reset in module matmul64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port iactive in module matmul64 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1976.828 ; gain = 497.590 ; free physical = 2134 ; free virtual = 107874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1991.672 ; gain = 512.434 ; free physical = 2134 ; free virtual = 107873
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvu9p-flga2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvu9p-flga2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2002.582 ; gain = 523.344 ; free physical = 2133 ; free virtual = 107872
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2002.582 ; gain = 523.344 ; free physical = 2121 ; free virtual = 107861
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 128   
+---Muxes : 
	   2 Input    8 Bit        Muxes := 64    
	   2 Input    1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 6840 (col length:120)
BRAMs: 4320 (col length: RAMB18 360 RAMB36 180)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port reset in module matmul64 is either unconnected or has no load
WARNING: [Synth 8-7129] Port iactive in module matmul64 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2864.621 ; gain = 1385.383 ; free physical = 1215 ; free virtual = 106958
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2875.527 ; gain = 1396.289 ; free physical = 1240 ; free virtual = 106984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2902.527 ; gain = 1423.289 ; free physical = 1200 ; free virtual = 106943
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2902.527 ; gain = 1423.289 ; free physical = 1204 ; free virtual = 106948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 2902.527 ; gain = 1423.289 ; free physical = 1204 ; free virtual = 106948
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2902.527 ; gain = 1423.289 ; free physical = 1202 ; free virtual = 106945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2902.527 ; gain = 1423.289 ; free physical = 1202 ; free virtual = 106945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2902.527 ; gain = 1423.289 ; free physical = 1202 ; free virtual = 106945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2902.527 ; gain = 1423.289 ; free physical = 1202 ; free virtual = 106945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   680|
|3     |LUT1   |    56|
|4     |LUT2   |  3240|
|5     |LUT3   |   384|
|6     |LUT4   |  1600|
|7     |LUT5   |   384|
|8     |LUT6   |  1664|
|9     |FDRE   |  2392|
|10    |FDSE   |   512|
|11    |IBUF   |   153|
|12    |OBUF   |   192|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------------+-------+------+
|      |Instance                           |Module |Cells |
+------+-----------------------------------+-------+------+
|1     |top                                |       | 11258|
|2     |  \gen_row[0].gen_col[0].mac_unit  |mac    |   334|
|3     |  \gen_row[0].gen_col[1].mac_unit  |mac_0  |   141|
|4     |  \gen_row[0].gen_col[2].mac_unit  |mac_1  |   143|
|5     |  \gen_row[0].gen_col[3].mac_unit  |mac_2  |   145|
|6     |  \gen_row[0].gen_col[4].mac_unit  |mac_3  |   147|
|7     |  \gen_row[0].gen_col[5].mac_unit  |mac_4  |   149|
|8     |  \gen_row[0].gen_col[6].mac_unit  |mac_5  |   151|
|9     |  \gen_row[0].gen_col[7].mac_unit  |mac_6  |   154|
|10    |  \gen_row[1].gen_col[0].mac_unit  |mac_7  |   334|
|11    |  \gen_row[1].gen_col[1].mac_unit  |mac_8  |   141|
|12    |  \gen_row[1].gen_col[2].mac_unit  |mac_9  |   143|
|13    |  \gen_row[1].gen_col[3].mac_unit  |mac_10 |   145|
|14    |  \gen_row[1].gen_col[4].mac_unit  |mac_11 |   147|
|15    |  \gen_row[1].gen_col[5].mac_unit  |mac_12 |   149|
|16    |  \gen_row[1].gen_col[6].mac_unit  |mac_13 |   151|
|17    |  \gen_row[1].gen_col[7].mac_unit  |mac_14 |   154|
|18    |  \gen_row[2].gen_col[0].mac_unit  |mac_15 |   334|
|19    |  \gen_row[2].gen_col[1].mac_unit  |mac_16 |   141|
|20    |  \gen_row[2].gen_col[2].mac_unit  |mac_17 |   143|
|21    |  \gen_row[2].gen_col[3].mac_unit  |mac_18 |   145|
|22    |  \gen_row[2].gen_col[4].mac_unit  |mac_19 |   147|
|23    |  \gen_row[2].gen_col[5].mac_unit  |mac_20 |   149|
|24    |  \gen_row[2].gen_col[6].mac_unit  |mac_21 |   151|
|25    |  \gen_row[2].gen_col[7].mac_unit  |mac_22 |   154|
|26    |  \gen_row[3].gen_col[0].mac_unit  |mac_23 |   334|
|27    |  \gen_row[3].gen_col[1].mac_unit  |mac_24 |   141|
|28    |  \gen_row[3].gen_col[2].mac_unit  |mac_25 |   143|
|29    |  \gen_row[3].gen_col[3].mac_unit  |mac_26 |   145|
|30    |  \gen_row[3].gen_col[4].mac_unit  |mac_27 |   147|
|31    |  \gen_row[3].gen_col[5].mac_unit  |mac_28 |   149|
|32    |  \gen_row[3].gen_col[6].mac_unit  |mac_29 |   151|
|33    |  \gen_row[3].gen_col[7].mac_unit  |mac_30 |   154|
|34    |  \gen_row[4].gen_col[0].mac_unit  |mac_31 |   334|
|35    |  \gen_row[4].gen_col[1].mac_unit  |mac_32 |   141|
|36    |  \gen_row[4].gen_col[2].mac_unit  |mac_33 |   143|
|37    |  \gen_row[4].gen_col[3].mac_unit  |mac_34 |   145|
|38    |  \gen_row[4].gen_col[4].mac_unit  |mac_35 |   147|
|39    |  \gen_row[4].gen_col[5].mac_unit  |mac_36 |   149|
|40    |  \gen_row[4].gen_col[6].mac_unit  |mac_37 |   151|
|41    |  \gen_row[4].gen_col[7].mac_unit  |mac_38 |   154|
|42    |  \gen_row[5].gen_col[0].mac_unit  |mac_39 |   334|
|43    |  \gen_row[5].gen_col[1].mac_unit  |mac_40 |   141|
|44    |  \gen_row[5].gen_col[2].mac_unit  |mac_41 |   143|
|45    |  \gen_row[5].gen_col[3].mac_unit  |mac_42 |   145|
|46    |  \gen_row[5].gen_col[4].mac_unit  |mac_43 |   147|
|47    |  \gen_row[5].gen_col[5].mac_unit  |mac_44 |   149|
|48    |  \gen_row[5].gen_col[6].mac_unit  |mac_45 |   151|
|49    |  \gen_row[5].gen_col[7].mac_unit  |mac_46 |   154|
|50    |  \gen_row[6].gen_col[0].mac_unit  |mac_47 |   334|
|51    |  \gen_row[6].gen_col[1].mac_unit  |mac_48 |   141|
|52    |  \gen_row[6].gen_col[2].mac_unit  |mac_49 |   143|
|53    |  \gen_row[6].gen_col[3].mac_unit  |mac_50 |   145|
|54    |  \gen_row[6].gen_col[4].mac_unit  |mac_51 |   147|
|55    |  \gen_row[6].gen_col[5].mac_unit  |mac_52 |   149|
|56    |  \gen_row[6].gen_col[6].mac_unit  |mac_53 |   151|
|57    |  \gen_row[6].gen_col[7].mac_unit  |mac_54 |   154|
|58    |  \gen_row[7].gen_col[0].mac_unit  |mac_55 |   334|
|59    |  \gen_row[7].gen_col[1].mac_unit  |mac_56 |   141|
|60    |  \gen_row[7].gen_col[2].mac_unit  |mac_57 |   143|
|61    |  \gen_row[7].gen_col[3].mac_unit  |mac_58 |   145|
|62    |  \gen_row[7].gen_col[4].mac_unit  |mac_59 |   147|
|63    |  \gen_row[7].gen_col[5].mac_unit  |mac_60 |   149|
|64    |  \gen_row[7].gen_col[6].mac_unit  |mac_61 |   151|
|65    |  \gen_row[7].gen_col[7].mac_unit  |mac_62 |   154|
+------+-----------------------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2902.527 ; gain = 1423.289 ; free physical = 1202 ; free virtual = 106945
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2902.527 ; gain = 1423.289 ; free physical = 1202 ; free virtual = 106945
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 2902.535 ; gain = 1423.289 ; free physical = 1202 ; free virtual = 106945
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2913.496 ; gain = 0.000 ; free physical = 1490 ; free virtual = 107233
INFO: [Netlist 29-17] Analyzing 834 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3008.055 ; gain = 0.000 ; free physical = 1425 ; free virtual = 107168
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 154 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 153 instances

Synth Design complete | Checksum: 7e661094
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 3008.055 ; gain = 1539.727 ; free physical = 1425 ; free virtual = 107168
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2467.226; main = 2198.639; forked = 371.515
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3921.941; main = 3008.059; forked = 1019.410
Write ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3014.066 ; gain = 0.000 ; free physical = 1422 ; free virtual = 107168
INFO: [Common 17-1381] The checkpoint '/home/binhkieudo/Workspace/PhDThesis/_RoCC_TextSearch/project_1/project_1.runs/synth_1/matmul64.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file matmul64_utilization_synth.rpt -pb matmul64_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 14 23:24:32 2024...
