/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [5:0] _00_;
  wire celloutsig_0_0z;
  wire [15:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_15z;
  wire [10:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_2z;
  wire [24:0] celloutsig_0_30z;
  wire [10:0] celloutsig_0_38z;
  wire [3:0] celloutsig_0_39z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [22:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [7:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_19z = celloutsig_1_10z[1] ? in_data[147] : celloutsig_1_0z;
  assign celloutsig_0_19z = celloutsig_0_2z[0] ? celloutsig_0_6z : celloutsig_0_2z[3];
  assign celloutsig_0_0z = ~in_data[49];
  assign celloutsig_0_25z = ~celloutsig_0_17z[0];
  assign celloutsig_0_5z = ~((celloutsig_0_0z | in_data[78]) & celloutsig_0_1z);
  assign celloutsig_1_2z = in_data[120] | celloutsig_1_0z;
  assign celloutsig_0_26z = celloutsig_0_22z | celloutsig_0_2z[1];
  assign celloutsig_1_0z = in_data[171] ^ in_data[160];
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 6'h00;
    else _00_ <= celloutsig_0_3z[7:2];
  assign celloutsig_0_12z = { celloutsig_0_3z[7], celloutsig_0_8z, celloutsig_0_0z } & celloutsig_0_11z[2:0];
  assign celloutsig_0_17z = { celloutsig_0_10z[12:4], celloutsig_0_1z, celloutsig_0_4z } / { 1'h1, celloutsig_0_10z[8:6], celloutsig_0_4z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_2z = in_data[11:8] / { 1'h1, in_data[24:22] };
  assign celloutsig_1_9z = { celloutsig_1_6z[7:2], celloutsig_1_6z } >= { in_data[151:148], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_8z };
  assign celloutsig_1_5z = { celloutsig_1_1z[10:5], celloutsig_1_4z } <= in_data[144:138];
  assign celloutsig_1_3z = celloutsig_1_2z & ~(celloutsig_1_0z);
  assign celloutsig_1_18z = celloutsig_1_9z & ~(celloutsig_1_2z);
  assign celloutsig_0_38z = - { celloutsig_0_30z[18:10], celloutsig_0_19z, celloutsig_0_19z };
  assign celloutsig_1_1z = - in_data[119:107];
  assign celloutsig_0_3z = - { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_0_30z = - { celloutsig_0_9z[14:0], celloutsig_0_25z, celloutsig_0_12z, _00_ };
  assign celloutsig_1_6z = ~ celloutsig_1_1z[8:1];
  assign celloutsig_0_4z = & celloutsig_0_3z;
  assign celloutsig_0_1z = & in_data[85:83];
  assign celloutsig_0_15z = & { celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z[3] };
  assign celloutsig_0_6z = | in_data[18:12];
  assign celloutsig_0_7z = | in_data[50:41];
  assign celloutsig_1_4z = in_data[179] & celloutsig_1_3z;
  assign celloutsig_1_8z = ~^ { celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_2z[0], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  assign celloutsig_0_22z = ^ celloutsig_0_9z[3:1];
  assign celloutsig_0_9z = in_data[75:53] << { in_data[83:78], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_39z = celloutsig_0_9z[15:12] <<< { celloutsig_0_10z[9], celloutsig_0_26z, celloutsig_0_25z, celloutsig_0_7z };
  assign celloutsig_1_10z = { celloutsig_1_1z[4:3], celloutsig_1_2z } >>> { celloutsig_1_1z[11], celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_10z = { in_data[26:12], celloutsig_0_6z } >>> celloutsig_0_9z[18:3];
  assign celloutsig_0_11z = { celloutsig_0_3z[5:2], celloutsig_0_7z, celloutsig_0_7z } ~^ celloutsig_0_3z[8:3];
  assign { out_data[128], out_data[96], out_data[42:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_38z, celloutsig_0_39z };
endmodule
