

================================================================
== Vivado HLS Report for 'payload_validator'
================================================================
* Date:           Thu Jul 25 00:34:46 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        payload_validator
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.10|     1.553|        0.39|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.55>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %clear_V), !map !103"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %packet_num_V), !map !109"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %counter_in_V), !map !113"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512 %s_axis_data_V), !map !117"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %s_axis_keep_V), !map !121"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_axis_last_V), !map !125"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %s_axis_valid_V), !map !129"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %latency_sum_V), !map !133"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %time_elapse_V), !map !137"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %curr_cnt_V), !map !141"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %done_V), !map !145"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %error_V), !map !149"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @payload_validator_st) nounwind"   --->   Operation 14 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%s_axis_valid_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %s_axis_valid_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 15 'read' 's_axis_valid_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%s_axis_last_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %s_axis_last_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 16 'read' 's_axis_last_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%s_axis_keep_V_read = call i64 @_ssdm_op_Read.ap_none.i64(i64 %s_axis_keep_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 17 'read' 's_axis_keep_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%s_axis_data_V_read = call i512 @_ssdm_op_Read.ap_none.i512(i512 %s_axis_data_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 18 'read' 's_axis_data_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%counter_in_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %counter_in_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 19 'read' 'counter_in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%packet_num_V_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %packet_num_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 20 'read' 'packet_num_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%clear_V_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %clear_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:37]   --->   Operation 21 'read' 'clear_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:43]   --->   Operation 22 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1 %clear_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:44]   --->   Operation 23 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %packet_num_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:45]   --->   Operation 24 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %counter_in_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:46]   --->   Operation 25 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512 %s_axis_data_V, i64 %s_axis_keep_V, i1 %s_axis_last_V, i1 %s_axis_valid_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:47]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %latency_sum_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:48]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %time_elapse_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:49]   --->   Operation 28 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %curr_cnt_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:50]   --->   Operation 29 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %done_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:51]   --->   Operation 30 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %error_V, [8 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:52]   --->   Operation 31 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%t_V_1 = load i32* @packet_cnt_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:64]   --->   Operation 32 'load' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.66ns)   --->   "%add_ln214 = add i32 %t_V_1, 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:64]   --->   Operation 33 'add' 'add_ln214' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i32P(i32* %curr_cnt_V, i32 %add_ln214)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:64]   --->   Operation 34 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%error_reg_V_load = load i1* @error_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:65]   --->   Operation 35 'load' 'error_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %error_V, i1 %error_reg_V_load)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:65]   --->   Operation 36 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%done_reg_V_load = load i1* @done_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:66]   --->   Operation 37 'load' 'done_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %done_V, i1 %done_reg_V_load)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:66]   --->   Operation 38 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%latency_sum_reg_V_lo = load i64* @latency_sum_reg_V, align 8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:67]   --->   Operation 39 'load' 'latency_sum_reg_V_lo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %latency_sum_V, i64 %latency_sum_reg_V_lo)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:67]   --->   Operation 40 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%t_V = load i64* @time_elapse_reg_V, align 8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:68]   --->   Operation 41 'load' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i64P(i64* %time_elapse_V, i64 %t_V)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:68]   --->   Operation 42 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%clear_reg_V_load = load i1* @clear_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:70]   --->   Operation 43 'load' 'clear_reg_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node ret_V)   --->   "%lhs_V = xor i1 %clear_reg_V_load, true" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:70]   --->   Operation 44 'xor' 'lhs_V' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V = and i1 %clear_V_read, %lhs_V" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:70]   --->   Operation 45 'and' 'ret_V' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "br i1 %ret_V, label %0, label %1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:70]   --->   Operation 46 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node ret_V_1)   --->   "%rhs_V = xor i1 %done_reg_V_load, true" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:80]   --->   Operation 47 'xor' 'rhs_V' <Predicate = (!ret_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%lhs_V_1 = load i1* @init_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:80]   --->   Operation 48 'load' 'lhs_V_1' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_1 = and i1 %lhs_V_1, %rhs_V" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:80]   --->   Operation 49 'and' 'ret_V_1' <Predicate = (!ret_V)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %ret_V_1, label %2, label %._crit_edge570" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:80]   --->   Operation 50 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.84ns)   --->   "%add_ln700 = add i64 %t_V, 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:81]   --->   Operation 51 'add' 'add_ln700' <Predicate = (!ret_V & ret_V_1)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.60ns)   --->   "store i64 %add_ln700, i64* @time_elapse_reg_V, align 8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:81]   --->   Operation 52 'store' <Predicate = (!ret_V & ret_V_1)> <Delay = 0.60>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "br label %._crit_edge570" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:82]   --->   Operation 53 'br' <Predicate = (!ret_V & ret_V_1)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%latency_V_load = load i32* @latency_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:84]   --->   Operation 54 'load' 'latency_V_load' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln700 = zext i32 %latency_V_load to i64" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:84]   --->   Operation 55 'zext' 'zext_ln700' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.84ns)   --->   "%add_ln700_1 = add i64 %latency_sum_reg_V_lo, %zext_ln700" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:84]   --->   Operation 56 'add' 'add_ln700_1' <Predicate = (!ret_V)> <Delay = 0.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.60ns)   --->   "store i64 %add_ln700_1, i64* @latency_sum_reg_V, align 8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:84]   --->   Operation 57 'store' <Predicate = (!ret_V)> <Delay = 0.60>
ST_1 : Operation 58 [1/1] (0.85ns)   --->   "%icmp_ln879_1 = icmp eq i32 %t_V_1, %packet_num_V_read" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:85]   --->   Operation 58 'icmp' 'icmp_ln879_1' <Predicate = (!ret_V)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.60ns)   --->   "store i1 %icmp_ln879_1, i1* @done_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:85]   --->   Operation 59 'store' <Predicate = (!ret_V)> <Delay = 0.60>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%IN_PACKET_V_load = load i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:87]   --->   Operation 60 'load' 'IN_PACKET_V_load' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node ret_V_5)   --->   "%lhs_V_2 = xor i1 %IN_PACKET_V_load, true" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:87]   --->   Operation 61 'xor' 'lhs_V_2' <Predicate = (!ret_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_5 = and i1 %s_axis_valid_V_read, %lhs_V_2" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:87]   --->   Operation 62 'and' 'ret_V_5' <Predicate = (!ret_V)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node ret_V_3)   --->   "%rhs_V_1 = xor i1 %error_reg_V_load, true" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:87]   --->   Operation 63 'xor' 'rhs_V_1' <Predicate = (!ret_V)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.12ns) (out node of the LUT)   --->   "%ret_V_3 = and i1 %ret_V_5, %rhs_V_1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:87]   --->   Operation 64 'and' 'ret_V_3' <Predicate = (!ret_V)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "br i1 %ret_V_3, label %3, label %7" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:87]   --->   Operation 65 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.60ns)   --->   "store i32 0, i32* @latency_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:95]   --->   Operation 66 'store' <Predicate = (!ret_V & !ret_V_3)> <Delay = 0.60>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "br label %8"   --->   Operation 67 'br' <Predicate = (!ret_V & !ret_V_3)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i32 %t_V_1 to i33" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 68 'zext' 'zext_ln215' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.66ns)   --->   "%ret_V_4 = add i33 %zext_ln215, 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 69 'add' 'ret_V_4' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %s_axis_data_V_read, i32 480, i32 511)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 70 'partselect' 'p_Result_3' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i32 %p_Result_3 to i33" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 71 'zext' 'zext_ln647' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.88ns)   --->   "%icmp_ln879 = icmp eq i33 %zext_ln647, %ret_V_4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 72 'icmp' 'icmp_ln879' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln879, label %4, label %._crit_edge571" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 73 'br' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %s_axis_keep_V_read, i32 56)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 74 'bitselect' 'tmp' <Predicate = (!ret_V & ret_V_3 & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %tmp, label %5, label %._crit_edge571" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:88]   --->   Operation 75 'br' <Predicate = (!ret_V & ret_V_3 & icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.60ns)   --->   "store i32 0, i32* @latency_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:91]   --->   Operation 76 'store' <Predicate = (!ret_V & ret_V_3 & !tmp) | (!ret_V & ret_V_3 & !icmp_ln879)> <Delay = 0.60>
ST_1 : Operation 77 [1/1] (0.60ns)   --->   "store i1 true, i1* @error_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:92]   --->   Operation 77 'store' <Predicate = (!ret_V & ret_V_3 & !tmp) | (!ret_V & ret_V_3 & !icmp_ln879)> <Delay = 0.60>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "br label %6"   --->   Operation 78 'br' <Predicate = (!ret_V & ret_V_3 & !tmp) | (!ret_V & ret_V_3 & !icmp_ln879)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%p_Result_4 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %s_axis_data_V_read, i32 448, i32 479)" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:89]   --->   Operation 79 'partselect' 'p_Result_4' <Predicate = (!ret_V & ret_V_3 & icmp_ln879 & tmp)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.66ns)   --->   "%sub_ln214 = sub i32 %counter_in_V_read, %p_Result_4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:89]   --->   Operation 80 'sub' 'sub_ln214' <Predicate = (!ret_V & ret_V_3 & icmp_ln879 & tmp)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.60ns)   --->   "store i32 %sub_ln214, i32* @latency_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:89]   --->   Operation 81 'store' <Predicate = (!ret_V & ret_V_3 & icmp_ln879 & tmp)> <Delay = 0.60>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "br label %6" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:90]   --->   Operation 82 'br' <Predicate = (!ret_V & ret_V_3 & icmp_ln879 & tmp)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "br label %8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:94]   --->   Operation 83 'br' <Predicate = (!ret_V & ret_V_3)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "br i1 %ret_V_5, label %9, label %._crit_edge573" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:98]   --->   Operation 84 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.60ns)   --->   "store i1 true, i1* @init_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:99]   --->   Operation 85 'store' <Predicate = (!ret_V & ret_V_5)> <Delay = 0.60>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "br label %._crit_edge573" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:100]   --->   Operation 86 'br' <Predicate = (!ret_V & ret_V_5)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.12ns)   --->   "%ret_V_6 = and i1 %s_axis_valid_V_read, %s_axis_last_V_read" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:102]   --->   Operation 87 'and' 'ret_V_6' <Predicate = (!ret_V)> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %ret_V_6, label %10, label %11" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:102]   --->   Operation 88 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %ret_V_5, label %12, label %._crit_edge574" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:105]   --->   Operation 89 'br' <Predicate = (!ret_V & !ret_V_6)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.60ns)   --->   "store i1 true, i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:106]   --->   Operation 90 'store' <Predicate = (!ret_V & ret_V_5 & !ret_V_6)> <Delay = 0.60>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "br label %._crit_edge574" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:107]   --->   Operation 91 'br' <Predicate = (!ret_V & ret_V_5 & !ret_V_6)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "br label %13"   --->   Operation 92 'br' <Predicate = (!ret_V & !ret_V_6)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.60ns)   --->   "store i1 false, i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:103]   --->   Operation 93 'store' <Predicate = (!ret_V & ret_V_6)> <Delay = 0.60>
ST_1 : Operation 94 [1/1] (0.60ns)   --->   "store i32 %add_ln214, i32* @packet_cnt_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:104]   --->   Operation 94 'store' <Predicate = (!ret_V & ret_V_6)> <Delay = 0.60>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "br label %13" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:105]   --->   Operation 95 'br' <Predicate = (!ret_V & ret_V_6)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "br label %14"   --->   Operation 96 'br' <Predicate = (!ret_V)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.60ns)   --->   "store i1 false, i1* @error_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:71]   --->   Operation 97 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 98 [1/1] (0.60ns)   --->   "store i1 false, i1* @done_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:72]   --->   Operation 98 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 99 [1/1] (0.60ns)   --->   "store i32 0, i32* @packet_cnt_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:73]   --->   Operation 99 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 100 [1/1] (0.60ns)   --->   "store i1 false, i1* @IN_PACKET_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:74]   --->   Operation 100 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 101 [1/1] (0.60ns)   --->   "store i32 0, i32* @latency_V, align 4" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:75]   --->   Operation 101 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 102 [1/1] (0.60ns)   --->   "store i1 false, i1* @init_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:76]   --->   Operation 102 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 103 [1/1] (0.60ns)   --->   "store i64 0, i64* @latency_sum_reg_V, align 8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:77]   --->   Operation 103 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 104 [1/1] (0.60ns)   --->   "store i64 0, i64* @time_elapse_reg_V, align 8" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:78]   --->   Operation 104 'store' <Predicate = (ret_V)> <Delay = 0.60>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "br label %14" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:79]   --->   Operation 105 'br' <Predicate = (ret_V)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "store i1 %clear_V_read, i1* @clear_reg_V, align 1" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:110]   --->   Operation 106 'store' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "ret void" [/home/kevinliu/Documents/GULF-Stream/ip_repo/hls_ips/../../src/benchmark/payload_validator.cpp:111]   --->   Operation 107 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ clear_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packet_num_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ counter_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axis_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axis_keep_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axis_last_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ s_axis_valid_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ latency_sum_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ time_elapse_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ curr_cnt_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ done_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ error_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ packet_cnt_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ error_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ done_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ latency_sum_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ time_elapse_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ clear_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ IN_PACKET_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ latency_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ init_reg_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
specbitsmap_ln0      (specbitsmap  ) [ 00]
spectopmodule_ln0    (spectopmodule) [ 00]
s_axis_valid_V_read  (read         ) [ 00]
s_axis_last_V_read   (read         ) [ 00]
s_axis_keep_V_read   (read         ) [ 00]
s_axis_data_V_read   (read         ) [ 00]
counter_in_V_read    (read         ) [ 00]
packet_num_V_read    (read         ) [ 00]
clear_V_read         (read         ) [ 00]
specinterface_ln43   (specinterface) [ 00]
specinterface_ln44   (specinterface) [ 00]
specinterface_ln45   (specinterface) [ 00]
specinterface_ln46   (specinterface) [ 00]
specinterface_ln47   (specinterface) [ 00]
specinterface_ln48   (specinterface) [ 00]
specinterface_ln49   (specinterface) [ 00]
specinterface_ln50   (specinterface) [ 00]
specinterface_ln51   (specinterface) [ 00]
specinterface_ln52   (specinterface) [ 00]
t_V_1                (load         ) [ 00]
add_ln214            (add          ) [ 00]
write_ln64           (write        ) [ 00]
error_reg_V_load     (load         ) [ 00]
write_ln65           (write        ) [ 00]
done_reg_V_load      (load         ) [ 00]
write_ln66           (write        ) [ 00]
latency_sum_reg_V_lo (load         ) [ 00]
write_ln67           (write        ) [ 00]
t_V                  (load         ) [ 00]
write_ln68           (write        ) [ 00]
clear_reg_V_load     (load         ) [ 00]
lhs_V                (xor          ) [ 00]
ret_V                (and          ) [ 01]
br_ln70              (br           ) [ 00]
rhs_V                (xor          ) [ 00]
lhs_V_1              (load         ) [ 00]
ret_V_1              (and          ) [ 01]
br_ln80              (br           ) [ 00]
add_ln700            (add          ) [ 00]
store_ln81           (store        ) [ 00]
br_ln82              (br           ) [ 00]
latency_V_load       (load         ) [ 00]
zext_ln700           (zext         ) [ 00]
add_ln700_1          (add          ) [ 00]
store_ln84           (store        ) [ 00]
icmp_ln879_1         (icmp         ) [ 00]
store_ln85           (store        ) [ 00]
IN_PACKET_V_load     (load         ) [ 00]
lhs_V_2              (xor          ) [ 00]
ret_V_5              (and          ) [ 01]
rhs_V_1              (xor          ) [ 00]
ret_V_3              (and          ) [ 01]
br_ln87              (br           ) [ 00]
store_ln95           (store        ) [ 00]
br_ln0               (br           ) [ 00]
zext_ln215           (zext         ) [ 00]
ret_V_4              (add          ) [ 00]
p_Result_3           (partselect   ) [ 00]
zext_ln647           (zext         ) [ 00]
icmp_ln879           (icmp         ) [ 01]
br_ln88              (br           ) [ 00]
tmp                  (bitselect    ) [ 01]
br_ln88              (br           ) [ 00]
store_ln91           (store        ) [ 00]
store_ln92           (store        ) [ 00]
br_ln0               (br           ) [ 00]
p_Result_4           (partselect   ) [ 00]
sub_ln214            (sub          ) [ 00]
store_ln89           (store        ) [ 00]
br_ln90              (br           ) [ 00]
br_ln94              (br           ) [ 00]
br_ln98              (br           ) [ 00]
store_ln99           (store        ) [ 00]
br_ln100             (br           ) [ 00]
ret_V_6              (and          ) [ 01]
br_ln102             (br           ) [ 00]
br_ln105             (br           ) [ 00]
store_ln106          (store        ) [ 00]
br_ln107             (br           ) [ 00]
br_ln0               (br           ) [ 00]
store_ln103          (store        ) [ 00]
store_ln104          (store        ) [ 00]
br_ln105             (br           ) [ 00]
br_ln0               (br           ) [ 00]
store_ln71           (store        ) [ 00]
store_ln72           (store        ) [ 00]
store_ln73           (store        ) [ 00]
store_ln74           (store        ) [ 00]
store_ln75           (store        ) [ 00]
store_ln76           (store        ) [ 00]
store_ln77           (store        ) [ 00]
store_ln78           (store        ) [ 00]
br_ln79              (br           ) [ 00]
store_ln110          (store        ) [ 00]
ret_ln111            (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="clear_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clear_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="packet_num_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_num_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="counter_in_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_in_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="s_axis_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="s_axis_keep_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_keep_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="s_axis_last_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_last_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="s_axis_valid_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_valid_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="latency_sum_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="latency_sum_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="time_elapse_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_elapse_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="curr_cnt_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_cnt_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="done_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="error_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="error_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="packet_cnt_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="packet_cnt_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="error_reg_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="error_reg_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="done_reg_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="done_reg_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="latency_sum_reg_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="latency_sum_reg_V"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="time_elapse_reg_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="time_elapse_reg_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="clear_reg_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="clear_reg_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="IN_PACKET_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="IN_PACKET_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="latency_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="latency_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="init_reg_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="init_reg_V"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload_validator_st"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i64"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i512"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i32P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i1P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.i64P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i512.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="s_axis_valid_V_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_valid_V_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="s_axis_last_V_read_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_last_V_read/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="s_axis_keep_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_keep_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="s_axis_data_V_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="512" slack="0"/>
<pin id="118" dir="0" index="1" bw="512" slack="0"/>
<pin id="119" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_axis_data_V_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="counter_in_V_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="counter_in_V_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="packet_num_V_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="packet_num_V_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="clear_V_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="clear_V_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln64_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln64/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="write_ln65_write_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="0" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="1" slack="0"/>
<pin id="151" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln65/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="write_ln66_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln66/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="write_ln67_write_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="64" slack="0"/>
<pin id="164" dir="0" index="2" bw="64" slack="0"/>
<pin id="165" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln67/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="write_ln68_write_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="0" index="2" bw="64" slack="0"/>
<pin id="172" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln68/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="grp_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 store_ln91/1 store_ln75/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/1 store_ln74/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="t_V_1_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_1/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln214_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln214/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="error_reg_V_load_load_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="error_reg_V_load/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="done_reg_V_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="done_reg_V_load/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="latency_sum_reg_V_lo_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="64" slack="0"/>
<pin id="210" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="latency_sum_reg_V_lo/1 "/>
</bind>
</comp>

<comp id="213" class="1004" name="t_V_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="clear_reg_V_load_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="1" slack="0"/>
<pin id="220" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="clear_reg_V_load/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="lhs_V_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="ret_V_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="rhs_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="lhs_V_1_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="ret_V_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="1" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="add_ln700_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="store_ln81_store_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="64" slack="0"/>
<pin id="258" dir="0" index="1" bw="64" slack="0"/>
<pin id="259" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="latency_V_load_load_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="latency_V_load/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="zext_ln700_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln700/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln700_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln700_1/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln84_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln879_1_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_1/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln85_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="IN_PACKET_V_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="1" slack="0"/>
<pin id="296" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="IN_PACKET_V_load/1 "/>
</bind>
</comp>

<comp id="298" class="1004" name="lhs_V_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="1" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="lhs_V_2/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="ret_V_5_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_5/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="rhs_V_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="ret_V_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_3/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="zext_ln215_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="32" slack="0"/>
<pin id="324" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="ret_V_4_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="32" slack="0"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_4/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="p_Result_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="512" slack="0"/>
<pin id="335" dir="0" index="2" bw="10" slack="0"/>
<pin id="336" dir="0" index="3" bw="10" slack="0"/>
<pin id="337" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="zext_ln647_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="0"/>
<pin id="344" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln647/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln879_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="0"/>
<pin id="348" dir="0" index="1" bw="33" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="64" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="store_ln92_store_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="1" slack="0"/>
<pin id="363" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln92/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="p_Result_4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="0"/>
<pin id="368" dir="0" index="1" bw="512" slack="0"/>
<pin id="369" dir="0" index="2" bw="10" slack="0"/>
<pin id="370" dir="0" index="3" bw="10" slack="0"/>
<pin id="371" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="sub_ln214_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="32" slack="0"/>
<pin id="379" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln214/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="store_ln89_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="32" slack="0"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln99_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln99/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="ret_V_6_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="ret_V_6/1 "/>
</bind>
</comp>

<comp id="400" class="1004" name="store_ln106_store_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="0"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln106/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln104_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="32" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="store_ln71_store_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln71/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln72_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln72/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="store_ln73_store_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="32" slack="0"/>
<pin id="427" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln73/1 "/>
</bind>
</comp>

<comp id="430" class="1004" name="store_ln76_store_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="0"/>
<pin id="432" dir="0" index="1" bw="1" slack="0"/>
<pin id="433" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln76/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln77_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="64" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="store_ln78_store_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="64" slack="0"/>
<pin id="445" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln78/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln110_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="102"><net_src comp="48" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="48" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="50" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="6" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="54" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="54" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="68" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="70" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="22" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="70" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="72" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="72" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="16" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="58" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="38" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="94" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="36" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="190"><net_src comp="24" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="195"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="197"><net_src comp="191" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="201"><net_src comp="26" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="202"><net_src comp="198" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="211"><net_src comp="30" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="216"><net_src comp="32" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="74" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="134" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="203" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="74" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="40" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="234" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="213" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="76" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="250" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="32" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="262" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="208" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="266" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="30" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="286"><net_src comp="187" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="128" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="282" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="74" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="98" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="298" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="198" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="74" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="304" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="310" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="187" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="78" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="338"><net_src comp="80" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="339"><net_src comp="116" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="340"><net_src comp="82" pin="0"/><net_sink comp="332" pin=2"/></net>

<net id="341"><net_src comp="84" pin="0"/><net_sink comp="332" pin=3"/></net>

<net id="345"><net_src comp="332" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="326" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="86" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="110" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="88" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="364"><net_src comp="74" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="26" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="372"><net_src comp="80" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="116" pin="2"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="90" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="92" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="380"><net_src comp="122" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="366" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="38" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="74" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="40" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="398"><net_src comp="98" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="104" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="74" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="36" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="191" pin="2"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="24" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="94" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="26" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="94" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="28" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="58" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="24" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="94" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="40" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="96" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="30" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="96" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="32" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="134" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="34" pin="0"/><net_sink comp="448" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: latency_sum_V | {1 }
	Port: time_elapse_V | {1 }
	Port: curr_cnt_V | {1 }
	Port: done_V | {1 }
	Port: error_V | {1 }
	Port: packet_cnt_V | {1 }
	Port: error_reg_V | {1 }
	Port: done_reg_V | {1 }
	Port: latency_sum_reg_V | {1 }
	Port: time_elapse_reg_V | {1 }
	Port: clear_reg_V | {1 }
	Port: IN_PACKET_V | {1 }
	Port: latency_V | {1 }
	Port: init_reg_V | {1 }
 - Input state : 
	Port: payload_validator : clear_V | {1 }
	Port: payload_validator : packet_num_V | {1 }
	Port: payload_validator : counter_in_V | {1 }
	Port: payload_validator : s_axis_data_V | {1 }
	Port: payload_validator : s_axis_keep_V | {1 }
	Port: payload_validator : s_axis_last_V | {1 }
	Port: payload_validator : s_axis_valid_V | {1 }
	Port: payload_validator : packet_cnt_V | {1 }
	Port: payload_validator : error_reg_V | {1 }
	Port: payload_validator : done_reg_V | {1 }
	Port: payload_validator : latency_sum_reg_V | {1 }
	Port: payload_validator : time_elapse_reg_V | {1 }
	Port: payload_validator : clear_reg_V | {1 }
	Port: payload_validator : IN_PACKET_V | {1 }
	Port: payload_validator : latency_V | {1 }
	Port: payload_validator : init_reg_V | {1 }
  - Chain level:
	State 1
		add_ln214 : 1
		write_ln64 : 2
		write_ln65 : 1
		write_ln66 : 1
		write_ln67 : 1
		write_ln68 : 1
		lhs_V : 1
		ret_V : 1
		br_ln70 : 1
		rhs_V : 1
		ret_V_1 : 1
		br_ln80 : 1
		add_ln700 : 1
		store_ln81 : 2
		zext_ln700 : 1
		add_ln700_1 : 2
		store_ln84 : 3
		icmp_ln879_1 : 1
		store_ln85 : 2
		lhs_V_2 : 1
		ret_V_5 : 1
		rhs_V_1 : 1
		ret_V_3 : 1
		br_ln87 : 1
		zext_ln215 : 1
		ret_V_4 : 2
		zext_ln647 : 1
		icmp_ln879 : 3
		br_ln88 : 4
		br_ln88 : 1
		sub_ln214 : 1
		store_ln89 : 2
		br_ln98 : 1
		br_ln105 : 1
		store_ln104 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |        add_ln214_fu_191        |    0    |    32   |
|    add   |        add_ln700_fu_250        |    0    |    64   |
|          |       add_ln700_1_fu_270       |    0    |    64   |
|          |         ret_V_4_fu_326         |    0    |    32   |
|----------|--------------------------------|---------|---------|
|   icmp   |       icmp_ln879_1_fu_282      |    0    |    20   |
|          |        icmp_ln879_fu_346       |    0    |    21   |
|----------|--------------------------------|---------|---------|
|    sub   |        sub_ln214_fu_376        |    0    |    32   |
|----------|--------------------------------|---------|---------|
|          |          ret_V_fu_228          |    0    |    2    |
|          |         ret_V_1_fu_244         |    0    |    2    |
|    and   |         ret_V_5_fu_304         |    0    |    2    |
|          |         ret_V_3_fu_316         |    0    |    2    |
|          |         ret_V_6_fu_394         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |          lhs_V_fu_222          |    0    |    2    |
|    xor   |          rhs_V_fu_234          |    0    |    2    |
|          |         lhs_V_2_fu_298         |    0    |    2    |
|          |         rhs_V_1_fu_310         |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          | s_axis_valid_V_read_read_fu_98 |    0    |    0    |
|          | s_axis_last_V_read_read_fu_104 |    0    |    0    |
|          | s_axis_keep_V_read_read_fu_110 |    0    |    0    |
|   read   | s_axis_data_V_read_read_fu_116 |    0    |    0    |
|          |  counter_in_V_read_read_fu_122 |    0    |    0    |
|          |  packet_num_V_read_read_fu_128 |    0    |    0    |
|          |    clear_V_read_read_fu_134    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |     write_ln64_write_fu_140    |    0    |    0    |
|          |     write_ln65_write_fu_147    |    0    |    0    |
|   write  |     write_ln66_write_fu_154    |    0    |    0    |
|          |     write_ln67_write_fu_161    |    0    |    0    |
|          |     write_ln68_write_fu_168    |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |        zext_ln700_fu_266       |    0    |    0    |
|   zext   |        zext_ln215_fu_322       |    0    |    0    |
|          |        zext_ln647_fu_342       |    0    |    0    |
|----------|--------------------------------|---------|---------|
|partselect|        p_Result_3_fu_332       |    0    |    0    |
|          |        p_Result_4_fu_366       |    0    |    0    |
|----------|--------------------------------|---------|---------|
| bitselect|           tmp_fu_352           |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |   283   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   283  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   283  |
+-----------+--------+--------+
