// Seed: 2097489946
module module_0 (
    input tri0  id_0,
    input uwire id_1
);
  tri id_3;
  assign id_4[1] = id_4;
  assign id_3 = 1'd0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output wire id_0,
    output logic id_1,
    output tri1 id_2,
    input supply0 id_3
);
  always_latch begin : LABEL_0
    case (~1)
      id_3 - 1:
      if (1 & id_3)
        fork
          id_1 <= $display(id_3);
        join
    endcase
  end
  module_0 modCall_1 (
      id_3,
      id_3
  );
endmodule
module module_2 (
    input wire id_0,
    output tri1 id_1,
    output supply0 id_2,
    output tri1 id_3,
    input wire id_4,
    inout wand id_5,
    input tri1 id_6,
    output wor id_7,
    input tri0 id_8,
    input supply0 id_9,
    input uwire id_10,
    input wire id_11
);
  assign id_2 = -1;
  module_0 modCall_1 (
      id_10,
      id_4
  );
  assign modCall_1.id_0 = 0;
endmodule
