0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sim_1/imports/sim/fetch_pipe_tb.sv,1711155861,systemVerilog,,,,fetch_pipe_tb,,uvm,,,,,,
C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/fetch_pipe.sv,1711155480,systemVerilog,,C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/instruct_mem.sv,,fetch_pipe,,uvm,,,,,,
C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/instruct_mem.sv,1703216426,systemVerilog,,C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/mux2to1.sv,,instruct_mem,,uvm,,,,,,
C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/mux2to1.sv,1701886126,systemVerilog,,C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sim_1/imports/sim/fetch_pipe_tb.sv,,mux2to1,,uvm,,,,,,
C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/program_counter_add.sv,1701886126,systemVerilog,,C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/program_counter_top.sv,,program_counter_add,,uvm,,,,,,
C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/program_counter_top.sv,1707447106,systemVerilog,,C:/Users/Evan/Documents/HDL_Projects/RV32IM/proj/project_rv32/project_rv32.srcs/sources_1/imports/rtl/fetch_pipe.sv,,program_counter_top,,uvm,,,,,,
