Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 10 11:33:42 2024
| Host         : DESKTOP-UHPRA57 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    14          
TIMING-18  Warning           Missing input or output delay  15          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (28)
5. checking no_input_delay (1)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: clock/ClkOut_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (28)
-------------------------------------------------
 There are 28 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.776        0.000                      0                   73        0.254        0.000                      0                   73        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
Clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Clk                 5.776        0.000                      0                   73        0.254        0.000                      0                   73        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        Clk                         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Clk
  To Clock:  Clk

Setup :            0  Failing Endpoints,  Worst Slack        5.776ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 clock/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.704ns (18.851%)  route 3.030ns (81.149%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clock/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.969     6.750    clock/DivCnt_reg[20]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 f  clock/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.665     7.539    clock/DivCnt[0]_i_4_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.124     7.663 r  clock/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.397     9.060    clock/ClkOut_0
    SLICE_X0Y90          FDRE                                         r  clock/DivCnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    clock/Clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  clock/DivCnt_reg[24]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    clock/DivCnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.776ns  (required time - arrival time)
  Source:                 clock/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.734ns  (logic 0.704ns (18.851%)  route 3.030ns (81.149%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clock/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.969     6.750    clock/DivCnt_reg[20]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 f  clock/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.665     7.539    clock/DivCnt[0]_i_4_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.124     7.663 r  clock/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.397     9.060    clock/ClkOut_0
    SLICE_X0Y90          FDRE                                         r  clock/DivCnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    clock/Clk_IBUF_BUFG
    SLICE_X0Y90          FDRE                                         r  clock/DivCnt_reg[25]/C
                         clock pessimism              0.275    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X0Y90          FDRE (Setup_fdre_C_R)       -0.429    14.836    clock/DivCnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                  5.776    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 clock/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.704ns (19.577%)  route 2.892ns (80.423%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clock/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.969     6.750    clock/DivCnt_reg[20]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 f  clock/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.665     7.539    clock/DivCnt[0]_i_4_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.124     7.663 r  clock/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.258     8.922    clock/ClkOut_0
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[20]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.861    clock/DivCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 clock/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.704ns (19.577%)  route 2.892ns (80.423%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clock/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.969     6.750    clock/DivCnt_reg[20]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 f  clock/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.665     7.539    clock/DivCnt[0]_i_4_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.124     7.663 r  clock/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.258     8.922    clock/ClkOut_0
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[21]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.861    clock/DivCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 clock/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.704ns (19.577%)  route 2.892ns (80.423%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clock/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.969     6.750    clock/DivCnt_reg[20]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 f  clock/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.665     7.539    clock/DivCnt[0]_i_4_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.124     7.663 r  clock/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.258     8.922    clock/ClkOut_0
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[22]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.861    clock/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             5.940ns  (required time - arrival time)
  Source:                 clock/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.596ns  (logic 0.704ns (19.577%)  route 2.892ns (80.423%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clock/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.969     6.750    clock/DivCnt_reg[20]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 f  clock/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.665     7.539    clock/DivCnt[0]_i_4_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.124     7.663 r  clock/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.258     8.922    clock/ClkOut_0
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.603    15.026    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[23]/C
                         clock pessimism              0.300    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X0Y89          FDRE (Setup_fdre_C_R)       -0.429    14.861    clock/DivCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.861    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  5.940    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 clock/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.419%)  route 2.744ns (79.581%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clock/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.969     6.750    clock/DivCnt_reg[20]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 f  clock/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.665     7.539    clock/DivCnt[0]_i_4_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.124     7.663 r  clock/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.110     8.773    clock/ClkOut_0
    SLICE_X0Y88          FDRE                                         r  clock/DivCnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    clock/Clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clock/DivCnt_reg[16]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    clock/DivCnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 clock/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.419%)  route 2.744ns (79.581%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clock/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.969     6.750    clock/DivCnt_reg[20]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 f  clock/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.665     7.539    clock/DivCnt[0]_i_4_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.124     7.663 r  clock/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.110     8.773    clock/ClkOut_0
    SLICE_X0Y88          FDRE                                         r  clock/DivCnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    clock/Clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clock/DivCnt_reg[17]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    clock/DivCnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 clock/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.419%)  route 2.744ns (79.581%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clock/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.969     6.750    clock/DivCnt_reg[20]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 f  clock/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.665     7.539    clock/DivCnt[0]_i_4_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.124     7.663 r  clock/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.110     8.773    clock/ClkOut_0
    SLICE_X0Y88          FDRE                                         r  clock/DivCnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    clock/Clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clock/DivCnt_reg[18]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    clock/DivCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  6.062    

Slack (MET) :             6.062ns  (required time - arrival time)
  Source:                 clock/DivCnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clk rise@10.000ns - Clk rise@0.000ns)
  Data Path Delay:        3.448ns  (logic 0.704ns (20.419%)  route 2.744ns (79.581%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  clock/DivCnt_reg[20]/Q
                         net (fo=2, routed)           0.969     6.750    clock/DivCnt_reg[20]
    SLICE_X1Y87          LUT4 (Prop_lut4_I0_O)        0.124     6.874 f  clock/DivCnt[0]_i_4/O
                         net (fo=1, routed)           0.665     7.539    clock/DivCnt[0]_i_4_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.124     7.663 r  clock/DivCnt[0]_i_1/O
                         net (fo=27, routed)          1.110     8.773    clock/ClkOut_0
    SLICE_X0Y88          FDRE                                         r  clock/DivCnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.602    15.025    clock/Clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clock/DivCnt_reg[19]/C
                         clock pessimism              0.275    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X0Y88          FDRE (Setup_fdre_C_R)       -0.429    14.835    clock/DivCnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                          -8.773    
  -------------------------------------------------------------------
                         slack                                  6.062    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.594     1.513    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  display/cnt_reg[2]/Q
                         net (fo=1, routed)           0.114     1.792    display/cnt_reg_n_0_[2]
    SLICE_X2Y78          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.902 r  display/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.902    display/cnt_reg[0]_i_1_n_5
    SLICE_X2Y78          FDRE                                         r  display/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.865     2.030    display/Clk_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  display/cnt_reg[2]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X2Y78          FDRE (Hold_fdre_C_D)         0.134     1.647    display/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/cnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.596     1.515    display/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  display/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.679 r  display/cnt_reg[10]/Q
                         net (fo=1, routed)           0.114     1.794    display/cnt_reg_n_0_[10]
    SLICE_X2Y80          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.904 r  display/cnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.904    display/cnt_reg[8]_i_1_n_5
    SLICE_X2Y80          FDRE                                         r  display/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.867     2.032    display/Clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  display/cnt_reg[10]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.134     1.649    display/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.595     1.514    display/Clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  display/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.164     1.678 r  display/cnt_reg[6]/Q
                         net (fo=1, routed)           0.114     1.793    display/cnt_reg_n_0_[6]
    SLICE_X2Y79          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.903 r  display/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.903    display/cnt_reg[4]_i_1_n_5
    SLICE_X2Y79          FDRE                                         r  display/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.866     2.031    display/Clk_IBUF_BUFG
    SLICE_X2Y79          FDRE                                         r  display/cnt_reg[6]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X2Y79          FDRE (Hold_fdre_C_D)         0.134     1.648    display/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 display/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.597     1.516    display/Clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  display/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y81          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  display/cnt_reg[14]/Q
                         net (fo=1, routed)           0.114     1.795    display/cnt_reg_n_0_[14]
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.905 r  display/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    display/cnt_reg[12]_i_1_n_5
    SLICE_X2Y81          FDRE                                         r  display/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.868     2.033    display/Clk_IBUF_BUFG
    SLICE_X2Y81          FDRE                                         r  display/cnt_reg[14]/C
                         clock pessimism             -0.516     1.516    
    SLICE_X2Y81          FDRE (Hold_fdre_C_D)         0.134     1.650    display/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clock/ClkOut_reg/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/ClkOut_reg/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    clock/Clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  clock/ClkOut_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDRE (Prop_fdre_C_Q)         0.164     1.683 r  clock/ClkOut_reg/Q
                         net (fo=15, routed)          0.187     1.871    clock/ClkOut
    SLICE_X2Y84          LUT2 (Prop_lut2_I1_O)        0.045     1.916 r  clock/ClkOut_i_1/O
                         net (fo=1, routed)           0.000     1.916    clock/ClkOut_i_1_n_0
    SLICE_X2Y84          FDRE                                         r  clock/ClkOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    clock/Clk_IBUF_BUFG
    SLICE_X2Y84          FDRE                                         r  clock/ClkOut_reg/C
                         clock pessimism             -0.516     1.519    
    SLICE_X2Y84          FDRE (Hold_fdre_C_D)         0.120     1.639    clock/ClkOut_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock/DivCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    clock/Clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  clock/DivCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  clock/DivCnt_reg[14]/Q
                         net (fo=2, routed)           0.134     1.795    clock/DivCnt_reg[14]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.906 r  clock/DivCnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.906    clock/DivCnt_reg[12]_i_1_n_5
    SLICE_X0Y87          FDRE                                         r  clock/DivCnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    clock/Clk_IBUF_BUFG
    SLICE_X0Y87          FDRE                                         r  clock/DivCnt_reg[14]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDRE (Hold_fdre_C_D)         0.105     1.625    clock/DivCnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock/DivCnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    clock/Clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clock/DivCnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clock/DivCnt_reg[18]/Q
                         net (fo=2, routed)           0.134     1.796    clock/DivCnt_reg[18]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  clock/DivCnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    clock/DivCnt_reg[16]_i_1_n_5
    SLICE_X0Y88          FDRE                                         r  clock/DivCnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.875     2.040    clock/Clk_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  clock/DivCnt_reg[18]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    clock/DivCnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock/DivCnt_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clock/DivCnt_reg[22]/Q
                         net (fo=2, routed)           0.134     1.796    clock/DivCnt_reg[22]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.907 r  clock/DivCnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.907    clock/DivCnt_reg[20]_i_1_n_5
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.875     2.040    clock/Clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  clock/DivCnt_reg[22]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    clock/DivCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.907    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock/DivCnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    clock/Clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  clock/DivCnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clock/DivCnt_reg[2]/Q
                         net (fo=2, routed)           0.134     1.794    clock/DivCnt_reg[2]
    SLICE_X0Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  clock/DivCnt_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.905    clock/DivCnt_reg[0]_i_2_n_5
    SLICE_X0Y84          FDRE                                         r  clock/DivCnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.871     2.036    clock/Clk_IBUF_BUFG
    SLICE_X0Y84          FDRE                                         r  clock/DivCnt_reg[2]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y84          FDRE (Hold_fdre_C_D)         0.105     1.624    clock/DivCnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 clock/DivCnt_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock/DivCnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clk rise@0.000ns - Clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    clock/Clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  clock/DivCnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  clock/DivCnt_reg[10]/Q
                         net (fo=2, routed)           0.134     1.794    clock/DivCnt_reg[10]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.905 r  clock/DivCnt_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.905    clock/DivCnt_reg[8]_i_1_n_5
    SLICE_X0Y86          FDRE                                         r  clock/DivCnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    clock/Clk_IBUF_BUFG
    SLICE_X0Y86          FDRE                                         r  clock/DivCnt_reg[10]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDRE (Hold_fdre_C_D)         0.105     1.624    clock/DivCnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y84     clock/ClkOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y84     clock/DivCnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     clock/DivCnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     clock/DivCnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     clock/DivCnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     clock/DivCnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     clock/DivCnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y87     clock/DivCnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     clock/DivCnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     clock/ClkOut_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     clock/ClkOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     clock/DivCnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     clock/DivCnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     clock/DivCnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     clock/DivCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     clock/DivCnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     clock/DivCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     clock/DivCnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     clock/DivCnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     clock/ClkOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y84     clock/ClkOut_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     clock/DivCnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     clock/DivCnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     clock/DivCnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     clock/DivCnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     clock/DivCnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     clock/DivCnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     clock/DivCnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y87     clock/DivCnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.269ns  (logic 5.012ns (48.805%)  route 5.257ns (51.195%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[2]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  instruction_fetch/program_counter/PCResult_reg[2]/Q
                         net (fo=11, routed)          1.040     1.496    instruction_fetch/instruction_memory/out7_OBUF[5]_inst_i_3
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     1.620 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000     1.620    instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_17_n_0
    SLICE_X5Y83          MUXF7 (Prop_muxf7_I0_O)      0.212     1.832 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.678     2.510    instruction_fetch/program_counter/data1[1]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.299     2.809 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.023     3.832    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.152     3.984 r  instruction_fetch/program_counter/out7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.516     6.500    out7_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.769    10.269 r  out7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.269    out7[1]
    T11                                                               r  out7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.242ns  (logic 4.792ns (46.789%)  route 5.450ns (53.211%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[2]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  instruction_fetch/program_counter/PCResult_reg[2]/Q
                         net (fo=11, routed)          1.040     1.496    instruction_fetch/instruction_memory/out7_OBUF[5]_inst_i_3
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     1.620 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000     1.620    instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_17_n_0
    SLICE_X5Y83          MUXF7 (Prop_muxf7_I0_O)      0.212     1.832 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.678     2.510    instruction_fetch/program_counter/data1[1]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.299     2.809 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.023     3.832    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.124     3.956 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.709     6.665    out7_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    10.242 r  out7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.242    out7[6]
    T10                                                               r  out7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.228ns  (logic 4.797ns (46.904%)  route 5.431ns (53.096%))
  Logic Levels:           6  (FDCE=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[6]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  instruction_fetch/program_counter/PCResult_reg[6]/Q
                         net (fo=9, routed)           0.913     1.369    instruction_fetch/instruction_memory/sel[1]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.493 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000     1.493    instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_20_n_0
    SLICE_X5Y83          MUXF7 (Prop_muxf7_I1_O)      0.245     1.738 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.806     2.544    display/data1[0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.298     2.842 r  display/out7_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.840     3.682    instruction_fetch/program_counter/out7[6]
    SLICE_X0Y83          LUT6 (Prop_lut6_I1_O)        0.124     3.806 r  instruction_fetch/program_counter/out7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.872     6.678    out7_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    10.228 r  out7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.228    out7[3]
    K13                                                               r  out7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.048ns  (logic 4.770ns (47.478%)  route 5.277ns (52.522%))
  Logic Levels:           6  (FDCE=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[2]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  instruction_fetch/program_counter/PCResult_reg[2]/Q
                         net (fo=11, routed)          1.040     1.496    instruction_fetch/instruction_memory/out7_OBUF[5]_inst_i_3
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     1.620 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000     1.620    instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_17_n_0
    SLICE_X5Y83          MUXF7 (Prop_muxf7_I0_O)      0.212     1.832 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.678     2.510    instruction_fetch/program_counter/data1[1]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.299     2.809 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.795     3.604    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     3.728 r  instruction_fetch/program_counter/out7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.764     6.492    out7_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    10.048 r  out7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.048    out7[5]
    R10                                                               r  out7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.938ns  (logic 4.936ns (49.669%)  route 5.002ns (50.331%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[2]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  instruction_fetch/program_counter/PCResult_reg[2]/Q
                         net (fo=11, routed)          1.040     1.496    instruction_fetch/instruction_memory/out7_OBUF[5]_inst_i_3
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     1.620 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000     1.620    instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_17_n_0
    SLICE_X5Y83          MUXF7 (Prop_muxf7_I0_O)      0.212     1.832 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.678     2.510    instruction_fetch/program_counter/data1[1]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.299     2.809 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.998     3.807    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.150     3.957 r  instruction_fetch/program_counter/out7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.286     6.243    out7_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695     9.938 r  out7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.938    out7[4]
    K16                                                               r  out7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.430ns  (logic 4.749ns (50.353%)  route 4.682ns (49.647%))
  Logic Levels:           6  (FDCE=1 LUT4=1 LUT6=2 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[2]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  instruction_fetch/program_counter/PCResult_reg[2]/Q
                         net (fo=11, routed)          1.040     1.496    instruction_fetch/instruction_memory/out7_OBUF[5]_inst_i_3
    SLICE_X5Y83          LUT6 (Prop_lut6_I2_O)        0.124     1.620 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_17/O
                         net (fo=1, routed)           0.000     1.620    instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_17_n_0
    SLICE_X5Y83          MUXF7 (Prop_muxf7_I0_O)      0.212     1.832 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_6/O
                         net (fo=1, routed)           0.678     2.510    instruction_fetch/program_counter/data1[1]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.299     2.809 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.998     3.807    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     3.931 r  instruction_fetch/program_counter/out7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.966     5.897    out7_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     9.430 r  out7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.430    out7[2]
    P15                                                               r  out7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            out7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.406ns  (logic 4.784ns (50.865%)  route 4.622ns (49.135%))
  Logic Levels:           6  (FDCE=1 LUT6=3 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[6]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  instruction_fetch/program_counter/PCResult_reg[6]/Q
                         net (fo=9, routed)           0.913     1.369    instruction_fetch/instruction_memory/sel[1]
    SLICE_X5Y83          LUT6 (Prop_lut6_I0_O)        0.124     1.493 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.000     1.493    instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_20_n_0
    SLICE_X5Y83          MUXF7 (Prop_muxf7_I1_O)      0.245     1.738 f  instruction_fetch/instruction_memory/out7_OBUF[6]_inst_i_9/O
                         net (fo=1, routed)           0.806     2.544    display/data1[0]
    SLICE_X2Y83          LUT6 (Prop_lut6_I0_O)        0.298     2.842 r  display/out7_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.839     3.681    instruction_fetch/program_counter/out7[6]
    SLICE_X0Y83          LUT6 (Prop_lut6_I5_O)        0.124     3.805 r  instruction_fetch/program_counter/out7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.064     5.869    out7_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     9.406 r  out7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.406    out7[0]
    L18                                                               r  out7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instruction_fetch/program_counter/PCResult_reg[14]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.118ns  (logic 1.477ns (47.358%)  route 1.641ns (52.642%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Reset_IBUF_inst/O
                         net (fo=14, routed)          1.641     3.118    instruction_fetch/program_counter/Reset_IBUF
    SLICE_X3Y86          FDCE                                         f  instruction_fetch/program_counter/PCResult_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instruction_fetch/program_counter/PCResult_reg[15]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.118ns  (logic 1.477ns (47.358%)  route 1.641ns (52.642%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Reset_IBUF_inst/O
                         net (fo=14, routed)          1.641     3.118    instruction_fetch/program_counter/Reset_IBUF
    SLICE_X3Y86          FDCE                                         f  instruction_fetch/program_counter/PCResult_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Reset
                            (input port)
  Destination:            instruction_fetch/program_counter/PCResult_reg[10]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.979ns  (logic 1.477ns (49.558%)  route 1.503ns (50.442%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  Reset (IN)
                         net (fo=0)                   0.000     0.000    Reset
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  Reset_IBUF_inst/O
                         net (fo=14, routed)          1.503     2.979    instruction_fetch/program_counter/Reset_IBUF
    SLICE_X3Y85          FDCE                                         f  instruction_fetch/program_counter/PCResult_reg[10]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_fetch/program_counter/PCResult_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[9]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instruction_fetch/program_counter/PCResult_reg[9]/Q
                         net (fo=2, routed)           0.119     0.260    instruction_fetch/program_counter/PCResult_reg_n_0_[9]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.368 r  instruction_fetch/program_counter/PCResult_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.368    instruction_fetch/program_counter/PCResult_reg[6]_i_1_n_4
    SLICE_X3Y84          FDCE                                         r  instruction_fetch/program_counter/PCResult_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_fetch/program_counter/PCResult_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[13]/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instruction_fetch/program_counter/PCResult_reg[13]/Q
                         net (fo=2, routed)           0.120     0.261    instruction_fetch/program_counter/data7[1]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.369 r  instruction_fetch/program_counter/PCResult_reg[10]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.369    instruction_fetch/program_counter/PCResult_reg[10]_i_1_n_4
    SLICE_X3Y85          FDCE                                         r  instruction_fetch/program_counter/PCResult_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_fetch/program_counter/PCResult_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[10]/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instruction_fetch/program_counter/PCResult_reg[10]/Q
                         net (fo=2, routed)           0.117     0.258    instruction_fetch/program_counter/PCResult_reg_n_0_[10]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  instruction_fetch/program_counter/PCResult_reg[10]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    instruction_fetch/program_counter/PCResult_reg[10]_i_1_n_7
    SLICE_X3Y85          FDCE                                         r  instruction_fetch/program_counter/PCResult_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_fetch/program_counter/PCResult_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[14]/C
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instruction_fetch/program_counter/PCResult_reg[14]/Q
                         net (fo=2, routed)           0.117     0.258    instruction_fetch/program_counter/data7[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.373 r  instruction_fetch/program_counter/PCResult_reg[14]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.373    instruction_fetch/program_counter/PCResult_reg[14]_i_1_n_7
    SLICE_X3Y86          FDCE                                         r  instruction_fetch/program_counter/PCResult_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_fetch/program_counter/PCResult_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[12]/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instruction_fetch/program_counter/PCResult_reg[12]/Q
                         net (fo=2, routed)           0.122     0.263    instruction_fetch/program_counter/data7[0]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  instruction_fetch/program_counter/PCResult_reg[10]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    instruction_fetch/program_counter/PCResult_reg[10]_i_1_n_5
    SLICE_X3Y85          FDCE                                         r  instruction_fetch/program_counter/PCResult_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_fetch/program_counter/PCResult_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[8]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instruction_fetch/program_counter/PCResult_reg[8]/Q
                         net (fo=5, routed)           0.122     0.263    instruction_fetch/program_counter/sel[2]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.374 r  instruction_fetch/program_counter/PCResult_reg[6]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.374    instruction_fetch/program_counter/PCResult_reg[6]_i_1_n_5
    SLICE_X3Y84          FDCE                                         r  instruction_fetch/program_counter/PCResult_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_fetch/program_counter/PCResult_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.395ns  (logic 0.256ns (64.749%)  route 0.139ns (35.251%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[6]/C
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instruction_fetch/program_counter/PCResult_reg[6]/Q
                         net (fo=9, routed)           0.139     0.280    instruction_fetch/program_counter/sel[0]
    SLICE_X3Y84          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.395 r  instruction_fetch/program_counter/PCResult_reg[6]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.395    instruction_fetch/program_counter/PCResult_reg[6]_i_1_n_7
    SLICE_X3Y84          FDCE                                         r  instruction_fetch/program_counter/PCResult_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_fetch/program_counter/PCResult_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.249ns (61.872%)  route 0.153ns (38.128%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y83          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[5]/C
    SLICE_X3Y83          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instruction_fetch/program_counter/PCResult_reg[5]/Q
                         net (fo=10, routed)          0.153     0.294    instruction_fetch/program_counter/S[2]
    SLICE_X3Y83          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.402 r  instruction_fetch/program_counter/PCResult_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.402    instruction_fetch/program_counter/PCResult_reg[2]_i_1_n_4
    SLICE_X3Y83          FDCE                                         r  instruction_fetch/program_counter/PCResult_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_fetch/program_counter/PCResult_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.292ns (71.329%)  route 0.117ns (28.671%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[10]/C
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instruction_fetch/program_counter/PCResult_reg[10]/Q
                         net (fo=2, routed)           0.117     0.258    instruction_fetch/program_counter/PCResult_reg_n_0_[10]
    SLICE_X3Y85          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.409 r  instruction_fetch/program_counter/PCResult_reg[10]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.409    instruction_fetch/program_counter/PCResult_reg[10]_i_1_n_6
    SLICE_X3Y85          FDCE                                         r  instruction_fetch/program_counter/PCResult_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 instruction_fetch/program_counter/PCResult_reg[14]/C
                            (rising edge-triggered cell FDCE)
  Destination:            instruction_fetch/program_counter/PCResult_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.292ns (71.329%)  route 0.117ns (28.671%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y86          FDCE                         0.000     0.000 r  instruction_fetch/program_counter/PCResult_reg[14]/C
    SLICE_X3Y86          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  instruction_fetch/program_counter/PCResult_reg[14]/Q
                         net (fo=2, routed)           0.117     0.258    instruction_fetch/program_counter/data7[2]
    SLICE_X3Y86          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.409 r  instruction_fetch/program_counter/PCResult_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.409    instruction_fetch/program_counter/PCResult_reg[14]_i_1_n_6
    SLICE_X3Y86          FDCE                                         r  instruction_fetch/program_counter/PCResult_reg[15]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  Clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.253ns  (logic 4.160ns (40.567%)  route 6.094ns (59.433%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.716     5.319    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  display/cnt_reg[19]/Q
                         net (fo=17, routed)          1.333     7.169    display/sel0[2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.124     7.293 r  display/en_out_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.761    12.055    en_out_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    15.572 r  en_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.572    en_out[6]
    K2                                                                r  en_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.121ns  (logic 4.687ns (46.307%)  route 5.434ns (53.693%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.716     5.319    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display/cnt_reg[17]/Q
                         net (fo=20, routed)          1.065     6.901    instruction_fetch/program_counter/sel0[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     7.025 f  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.830     7.856    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.023     9.002    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.152     9.154 r  instruction_fetch/program_counter/out7_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.516    11.671    out7_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.769    15.440 r  out7_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.440    out7[1]
    T11                                                               r  out7[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.094ns  (logic 4.467ns (44.255%)  route 5.627ns (55.745%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.716     5.319    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display/cnt_reg[17]/Q
                         net (fo=20, routed)          1.065     6.901    instruction_fetch/program_counter/sel0[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     7.025 f  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.830     7.856    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.023     9.002    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.124     9.126 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.709    11.835    out7_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.413 r  out7_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.413    out7[6]
    T10                                                               r  out7[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.900ns  (logic 4.445ns (44.905%)  route 5.454ns (55.095%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.716     5.319    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display/cnt_reg[17]/Q
                         net (fo=20, routed)          1.065     6.901    instruction_fetch/program_counter/sel0[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     7.025 f  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.830     7.856    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.795     8.775    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.899 r  instruction_fetch/program_counter/out7_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.764    11.663    out7_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.555    15.218 r  out7_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.218    out7[5]
    R10                                                               r  out7[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.792ns  (logic 4.440ns (45.347%)  route 5.352ns (54.653%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.716     5.319    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display/cnt_reg[17]/Q
                         net (fo=20, routed)          1.065     6.901    instruction_fetch/program_counter/sel0[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     7.025 f  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.830     7.856    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.585     8.565    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.689 r  instruction_fetch/program_counter/out7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.872    11.560    out7_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    15.110 r  out7_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.110    out7[3]
    K13                                                               r  out7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.790ns  (logic 4.611ns (47.100%)  route 5.179ns (52.900%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.716     5.319    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display/cnt_reg[17]/Q
                         net (fo=20, routed)          1.065     6.901    instruction_fetch/program_counter/sel0[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     7.025 f  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.830     7.856    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.998     8.977    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I0_O)        0.150     9.127 r  instruction_fetch/program_counter/out7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.286    11.413    out7_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695    15.109 r  out7_OBUF[4]_inst/O
                         net (fo=0)                   0.000    15.109    out7[4]
    K16                                                               r  out7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.282ns  (logic 4.424ns (47.655%)  route 4.859ns (52.345%))
  Logic Levels:           4  (LUT4=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.716     5.319    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display/cnt_reg[17]/Q
                         net (fo=20, routed)          1.065     6.901    instruction_fetch/program_counter/sel0[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     7.025 f  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.830     7.856    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.998     8.977    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.124     9.101 r  instruction_fetch/program_counter/out7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.966    11.068    out7_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534    14.601 r  out7_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.601    out7[2]
    P15                                                               r  out7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.976ns  (logic 4.427ns (49.327%)  route 4.548ns (50.673%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.716     5.319    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display/cnt_reg[17]/Q
                         net (fo=20, routed)          1.065     6.901    instruction_fetch/program_counter/sel0[0]
    SLICE_X3Y82          LUT6 (Prop_lut6_I4_O)        0.124     7.025 f  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.830     7.856    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_8_n_0
    SLICE_X2Y83          LUT6 (Prop_lut6_I5_O)        0.124     7.980 r  instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.589     8.569    instruction_fetch/program_counter/out7_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y83          LUT6 (Prop_lut6_I0_O)        0.124     8.693 r  instruction_fetch/program_counter/out7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.064    10.757    out7_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    14.294 r  out7_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.294    out7[0]
    L18                                                               r  out7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.525ns  (logic 4.421ns (51.864%)  route 4.104ns (48.136%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.716     5.319    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 f  display/cnt_reg[19]/Q
                         net (fo=17, routed)          1.333     7.169    display/sel0[2]
    SLICE_X2Y85          LUT3 (Prop_lut3_I2_O)        0.146     7.315 r  display/en_out_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.771    10.086    en_out_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757    13.844 r  en_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.844    en_out[7]
    U13                                                               r  en_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.153ns  (logic 4.406ns (54.038%)  route 3.747ns (45.962%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.716     5.319    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.518     5.837 r  display/cnt_reg[19]/Q
                         net (fo=17, routed)          1.469     7.305    display/sel0[2]
    SLICE_X1Y85          LUT3 (Prop_lut3_I2_O)        0.150     7.455 r  display/en_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.278     9.734    en_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    13.471 r  en_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.471    en_out[0]
    J17                                                               r  en_out[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.953ns  (logic 1.460ns (74.735%)  route 0.493ns (25.265%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  display/cnt_reg[17]/Q
                         net (fo=20, routed)          0.175     1.856    display/sel0[0]
    SLICE_X1Y82          LUT3 (Prop_lut3_I2_O)        0.045     1.901 r  display/en_out_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.319     2.220    en_out_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.470 r  en_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.470    en_out[4]
    P14                                                               r  en_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.183ns  (logic 1.526ns (69.907%)  route 0.657ns (30.093%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 f  display/cnt_reg[17]/Q
                         net (fo=20, routed)          0.175     1.856    display/sel0[0]
    SLICE_X1Y82          LUT3 (Prop_lut3_I0_O)        0.048     1.904 r  display/en_out_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.482     2.386    en_out_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.314     3.701 r  en_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.701    en_out[5]
    T14                                                               r  en_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.447ns (65.960%)  route 0.747ns (34.040%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  display/cnt_reg[19]/Q
                         net (fo=17, routed)          0.251     1.932    instruction_fetch/program_counter/sel0[2]
    SLICE_X0Y83          LUT6 (Prop_lut6_I2_O)        0.045     1.977 r  instruction_fetch/program_counter/out7_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.473    out7_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.711 r  out7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.711    out7[0]
    L18                                                               r  out7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.356ns  (logic 1.445ns (61.361%)  route 0.910ns (38.639%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 f  display/cnt_reg[17]/Q
                         net (fo=20, routed)          0.331     2.012    display/sel0[0]
    SLICE_X1Y85          LUT3 (Prop_lut3_I1_O)        0.045     2.057 r  display/en_out_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.579     2.637    en_out_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.873 r  en_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.873    en_out[1]
    J18                                                               r  en_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.488ns (61.312%)  route 0.939ns (38.688%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  display/cnt_reg[19]/Q
                         net (fo=17, routed)          0.166     1.847    display/sel0[2]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.892 r  display/out7_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.299     2.191    instruction_fetch/program_counter/out7[6]
    SLICE_X0Y83          LUT4 (Prop_lut4_I3_O)        0.045     2.236 r  instruction_fetch/program_counter/out7_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.474     2.710    out7_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.945 r  out7_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.945    out7[2]
    P15                                                               r  out7[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.439ns  (logic 1.510ns (61.936%)  route 0.928ns (38.064%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  display/cnt_reg[17]/Q
                         net (fo=20, routed)          0.331     2.012    display/sel0[0]
    SLICE_X1Y85          LUT3 (Prop_lut3_I0_O)        0.048     2.060 r  display/en_out_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.597     2.658    en_out_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.956 r  en_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.956    en_out[0]
    J17                                                               r  en_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.555ns  (logic 1.460ns (57.149%)  route 1.095ns (42.851%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  display/cnt_reg[19]/Q
                         net (fo=17, routed)          0.252     1.933    instruction_fetch/program_counter/sel0[2]
    SLICE_X0Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.978 r  instruction_fetch/program_counter/out7_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.843     2.821    out7_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     4.072 r  out7_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.072    out7[3]
    K13                                                               r  out7[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out7[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.566ns  (logic 1.509ns (58.810%)  route 1.057ns (41.190%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  display/cnt_reg[19]/Q
                         net (fo=17, routed)          0.166     1.847    display/sel0[2]
    SLICE_X2Y83          LUT6 (Prop_lut6_I4_O)        0.045     1.892 r  display/out7_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.299     2.191    instruction_fetch/program_counter/out7[6]
    SLICE_X0Y83          LUT4 (Prop_lut4_I1_O)        0.044     2.235 r  instruction_fetch/program_counter/out7_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.592     2.827    out7_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         1.256     4.084 r  out7_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.084    out7[4]
    K16                                                               r  out7[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.615ns  (logic 1.521ns (58.157%)  route 1.094ns (41.843%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 f  display/cnt_reg[17]/Q
                         net (fo=20, routed)          0.340     2.021    display/sel0[0]
    SLICE_X1Y84          LUT3 (Prop_lut3_I1_O)        0.042     2.063 r  display/en_out_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.754     2.817    en_out_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.315     4.132 r  en_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.132    en_out[3]
    J14                                                               r  en_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by Clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            en_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.623ns  (logic 1.484ns (56.559%)  route 1.140ns (43.441%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.598     1.517    display/Clk_IBUF_BUFG
    SLICE_X2Y82          FDRE                                         r  display/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y82          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  display/cnt_reg[17]/Q
                         net (fo=20, routed)          0.340     2.021    display/sel0[0]
    SLICE_X1Y84          LUT3 (Prop_lut3_I2_O)        0.045     2.066 r  display/en_out_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.800     2.866    en_out_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     4.141 r  en_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.141    en_out[2]
    T9                                                                r  en_out[2] (OUT)
  -------------------------------------------------------------------    -------------------





