
BareMetalDrivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000878  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000a3c  08000a44  00001a44  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000a3c  08000a3c  00001a44  2**0
                  CONTENTS
  4 .ARM          00000000  08000a3c  08000a3c  00001a44  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000a3c  08000a44  00001a44  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000a3c  08000a3c  00001a3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000a40  08000a40  00001a40  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001a44  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000a44  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000a44  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001a44  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000a6e  00000000  00000000  00001a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000002b1  00000000  00000000  000024e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000c8  00000000  00000000  00002798  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000008c  00000000  00000000  00002860  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00001ef1  00000000  00000000  000028ec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000010d3  00000000  00000000  000047dd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00008ad5  00000000  00000000  000058b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0000e385  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000288  00000000  00000000  0000e3c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004d  00000000  00000000  0000e650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000a24 	.word	0x08000a24

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000a24 	.word	0x08000a24

08000204 <GPIO_PeriClockControl>:
 * @return						- none
 *
 * @note						- none
 *************************************************************************************************************************************************/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000204:	b480      	push	{r7}
 8000206:	b083      	sub	sp, #12
 8000208:	af00      	add	r7, sp, #0
 800020a:	6078      	str	r0, [r7, #4]
 800020c:	460b      	mov	r3, r1
 800020e:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000210:	78fb      	ldrb	r3, [r7, #3]
 8000212:	2b01      	cmp	r3, #1
 8000214:	d157      	bne.n	80002c6 <GPIO_PeriClockControl+0xc2>
	{
		if(pGPIOx == GPIOA)
 8000216:	687b      	ldr	r3, [r7, #4]
 8000218:	4a59      	ldr	r2, [pc, #356]	@ (8000380 <GPIO_PeriClockControl+0x17c>)
 800021a:	4293      	cmp	r3, r2
 800021c:	d106      	bne.n	800022c <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 800021e:	4b59      	ldr	r3, [pc, #356]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000222:	4a58      	ldr	r2, [pc, #352]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000224:	f043 0301 	orr.w	r3, r3, #1
 8000228:	6313      	str	r3, [r2, #48]	@ 0x30
		else if(pGPIOx == GPIOH)
		{
			GPIOH_PCLK_DI();
		}
	}
}
 800022a:	e0a3      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOB)
 800022c:	687b      	ldr	r3, [r7, #4]
 800022e:	4a56      	ldr	r2, [pc, #344]	@ (8000388 <GPIO_PeriClockControl+0x184>)
 8000230:	4293      	cmp	r3, r2
 8000232:	d106      	bne.n	8000242 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000234:	4b53      	ldr	r3, [pc, #332]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000236:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000238:	4a52      	ldr	r2, [pc, #328]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800023a:	f043 0302 	orr.w	r3, r3, #2
 800023e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000240:	e098      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOC)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	4a51      	ldr	r2, [pc, #324]	@ (800038c <GPIO_PeriClockControl+0x188>)
 8000246:	4293      	cmp	r3, r2
 8000248:	d106      	bne.n	8000258 <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800024a:	4b4e      	ldr	r3, [pc, #312]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800024c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800024e:	4a4d      	ldr	r2, [pc, #308]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000250:	f043 0304 	orr.w	r3, r3, #4
 8000254:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000256:	e08d      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOD)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	4a4d      	ldr	r2, [pc, #308]	@ (8000390 <GPIO_PeriClockControl+0x18c>)
 800025c:	4293      	cmp	r3, r2
 800025e:	d106      	bne.n	800026e <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000260:	4b48      	ldr	r3, [pc, #288]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000262:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000264:	4a47      	ldr	r2, [pc, #284]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000266:	f043 0308 	orr.w	r3, r3, #8
 800026a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800026c:	e082      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOE)
 800026e:	687b      	ldr	r3, [r7, #4]
 8000270:	4a48      	ldr	r2, [pc, #288]	@ (8000394 <GPIO_PeriClockControl+0x190>)
 8000272:	4293      	cmp	r3, r2
 8000274:	d106      	bne.n	8000284 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 8000276:	4b43      	ldr	r3, [pc, #268]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800027a:	4a42      	ldr	r2, [pc, #264]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800027c:	f043 0310 	orr.w	r3, r3, #16
 8000280:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000282:	e077      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOF)
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	4a44      	ldr	r2, [pc, #272]	@ (8000398 <GPIO_PeriClockControl+0x194>)
 8000288:	4293      	cmp	r3, r2
 800028a:	d106      	bne.n	800029a <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 800028c:	4b3d      	ldr	r3, [pc, #244]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800028e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000290:	4a3c      	ldr	r2, [pc, #240]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000292:	f043 0320 	orr.w	r3, r3, #32
 8000296:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000298:	e06c      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOG)
 800029a:	687b      	ldr	r3, [r7, #4]
 800029c:	4a3f      	ldr	r2, [pc, #252]	@ (800039c <GPIO_PeriClockControl+0x198>)
 800029e:	4293      	cmp	r3, r2
 80002a0:	d106      	bne.n	80002b0 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80002a2:	4b38      	ldr	r3, [pc, #224]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002a6:	4a37      	ldr	r2, [pc, #220]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80002ac:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002ae:	e061      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOH)
 80002b0:	687b      	ldr	r3, [r7, #4]
 80002b2:	4a3b      	ldr	r2, [pc, #236]	@ (80003a0 <GPIO_PeriClockControl+0x19c>)
 80002b4:	4293      	cmp	r3, r2
 80002b6:	d15d      	bne.n	8000374 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 80002b8:	4b32      	ldr	r3, [pc, #200]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002bc:	4a31      	ldr	r2, [pc, #196]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002be:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80002c2:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002c4:	e056      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA)
 80002c6:	687b      	ldr	r3, [r7, #4]
 80002c8:	4a2d      	ldr	r2, [pc, #180]	@ (8000380 <GPIO_PeriClockControl+0x17c>)
 80002ca:	4293      	cmp	r3, r2
 80002cc:	d106      	bne.n	80002dc <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 80002ce:	4b2d      	ldr	r3, [pc, #180]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002d2:	4a2c      	ldr	r2, [pc, #176]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002d4:	f023 0301 	bic.w	r3, r3, #1
 80002d8:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002da:	e04b      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOB)
 80002dc:	687b      	ldr	r3, [r7, #4]
 80002de:	4a2a      	ldr	r2, [pc, #168]	@ (8000388 <GPIO_PeriClockControl+0x184>)
 80002e0:	4293      	cmp	r3, r2
 80002e2:	d106      	bne.n	80002f2 <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 80002e4:	4b27      	ldr	r3, [pc, #156]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002e8:	4a26      	ldr	r2, [pc, #152]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002ea:	f023 0302 	bic.w	r3, r3, #2
 80002ee:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80002f0:	e040      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOC)
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	4a25      	ldr	r2, [pc, #148]	@ (800038c <GPIO_PeriClockControl+0x188>)
 80002f6:	4293      	cmp	r3, r2
 80002f8:	d106      	bne.n	8000308 <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 80002fa:	4b22      	ldr	r3, [pc, #136]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 80002fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80002fe:	4a21      	ldr	r2, [pc, #132]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000300:	f023 0304 	bic.w	r3, r3, #4
 8000304:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000306:	e035      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOD)
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	4a21      	ldr	r2, [pc, #132]	@ (8000390 <GPIO_PeriClockControl+0x18c>)
 800030c:	4293      	cmp	r3, r2
 800030e:	d106      	bne.n	800031e <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 8000310:	4b1c      	ldr	r3, [pc, #112]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000314:	4a1b      	ldr	r2, [pc, #108]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000316:	f023 0308 	bic.w	r3, r3, #8
 800031a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800031c:	e02a      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOE)
 800031e:	687b      	ldr	r3, [r7, #4]
 8000320:	4a1c      	ldr	r2, [pc, #112]	@ (8000394 <GPIO_PeriClockControl+0x190>)
 8000322:	4293      	cmp	r3, r2
 8000324:	d106      	bne.n	8000334 <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 8000326:	4b17      	ldr	r3, [pc, #92]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000328:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800032a:	4a16      	ldr	r2, [pc, #88]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800032c:	f023 0310 	bic.w	r3, r3, #16
 8000330:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000332:	e01f      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOF)
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	4a18      	ldr	r2, [pc, #96]	@ (8000398 <GPIO_PeriClockControl+0x194>)
 8000338:	4293      	cmp	r3, r2
 800033a:	d106      	bne.n	800034a <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_DI();
 800033c:	4b11      	ldr	r3, [pc, #68]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800033e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000340:	4a10      	ldr	r2, [pc, #64]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000342:	f023 0320 	bic.w	r3, r3, #32
 8000346:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000348:	e014      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOG)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	4a13      	ldr	r2, [pc, #76]	@ (800039c <GPIO_PeriClockControl+0x198>)
 800034e:	4293      	cmp	r3, r2
 8000350:	d106      	bne.n	8000360 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 8000352:	4b0c      	ldr	r3, [pc, #48]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000356:	4a0b      	ldr	r2, [pc, #44]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 8000358:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800035c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800035e:	e009      	b.n	8000374 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOH)
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	4a0f      	ldr	r2, [pc, #60]	@ (80003a0 <GPIO_PeriClockControl+0x19c>)
 8000364:	4293      	cmp	r3, r2
 8000366:	d105      	bne.n	8000374 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 8000368:	4b06      	ldr	r3, [pc, #24]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800036a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800036c:	4a05      	ldr	r2, [pc, #20]	@ (8000384 <GPIO_PeriClockControl+0x180>)
 800036e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000372:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000374:	bf00      	nop
 8000376:	370c      	adds	r7, #12
 8000378:	46bd      	mov	sp, r7
 800037a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037e:	4770      	bx	lr
 8000380:	40020000 	.word	0x40020000
 8000384:	40023800 	.word	0x40023800
 8000388:	40020400 	.word	0x40020400
 800038c:	40020800 	.word	0x40020800
 8000390:	40020c00 	.word	0x40020c00
 8000394:	40021000 	.word	0x40021000
 8000398:	40021400 	.word	0x40021400
 800039c:	40021800 	.word	0x40021800
 80003a0:	40021c00 	.word	0x40021c00

080003a4 <GPIO_Init>:
 * @return						- none
 *
 * @note						- none
 *************************************************************************************************************************************************/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80003a4:	b480      	push	{r7}
 80003a6:	b087      	sub	sp, #28
 80003a8:	af00      	add	r7, sp, #0
 80003aa:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; //temp. register
 80003ac:	2300      	movs	r3, #0
 80003ae:	617b      	str	r3, [r7, #20]
	uint8_t temp1 = 0;
 80003b0:	2300      	movs	r3, #0
 80003b2:	74fb      	strb	r3, [r7, #19]
	uint8_t temp2 = 0;
 80003b4:	2300      	movs	r3, #0
 80003b6:	74bb      	strb	r3, [r7, #18]
	uint8_t portcode = 0;
 80003b8:	2300      	movs	r3, #0
 80003ba:	747b      	strb	r3, [r7, #17]
	/* configure the mode of gpio pin*/
	if( pGPIOHandle->GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG )
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	795b      	ldrb	r3, [r3, #5]
 80003c0:	2b03      	cmp	r3, #3
 80003c2:	d81f      	bhi.n	8000404 <GPIO_Init+0x60>
	{
		/* The non interrupt mode */
		temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinMode << (2 *pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80003c4:	687b      	ldr	r3, [r7, #4]
 80003c6:	795b      	ldrb	r3, [r3, #5]
 80003c8:	461a      	mov	r2, r3
 80003ca:	687b      	ldr	r3, [r7, #4]
 80003cc:	791b      	ldrb	r3, [r3, #4]
 80003ce:	005b      	lsls	r3, r3, #1
 80003d0:	fa02 f303 	lsl.w	r3, r2, r3
 80003d4:	617b      	str	r3, [r7, #20]
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber); /* clearing bits before setting it*/
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	681a      	ldr	r2, [r3, #0]
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	791b      	ldrb	r3, [r3, #4]
 80003e0:	4619      	mov	r1, r3
 80003e2:	2303      	movs	r3, #3
 80003e4:	408b      	lsls	r3, r1
 80003e6:	43db      	mvns	r3, r3
 80003e8:	4619      	mov	r1, r3
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	681b      	ldr	r3, [r3, #0]
 80003ee:	400a      	ands	r2, r1
 80003f0:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp; /* setting the bit*/
 80003f2:	687b      	ldr	r3, [r7, #4]
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	6819      	ldr	r1, [r3, #0]
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	681b      	ldr	r3, [r3, #0]
 80003fc:	697a      	ldr	r2, [r7, #20]
 80003fe:	430a      	orrs	r2, r1
 8000400:	601a      	str	r2, [r3, #0]
 8000402:	e0c2      	b.n	800058a <GPIO_Init+0x1e6>
	}
	else
	{
		/* The interrupt mode */
		if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	795b      	ldrb	r3, [r3, #5]
 8000408:	2b04      	cmp	r3, #4
 800040a:	d117      	bne.n	800043c <GPIO_Init+0x98>
		{
			/* Configure the FTSR */
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 800040c:	4b47      	ldr	r3, [pc, #284]	@ (800052c <GPIO_Init+0x188>)
 800040e:	68db      	ldr	r3, [r3, #12]
 8000410:	687a      	ldr	r2, [r7, #4]
 8000412:	7912      	ldrb	r2, [r2, #4]
 8000414:	4611      	mov	r1, r2
 8000416:	2201      	movs	r2, #1
 8000418:	408a      	lsls	r2, r1
 800041a:	4611      	mov	r1, r2
 800041c:	4a43      	ldr	r2, [pc, #268]	@ (800052c <GPIO_Init+0x188>)
 800041e:	430b      	orrs	r3, r1
 8000420:	60d3      	str	r3, [r2, #12]
			/* Clear the coresponding RTSR bit*/
			EXTI->RTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000422:	4b42      	ldr	r3, [pc, #264]	@ (800052c <GPIO_Init+0x188>)
 8000424:	689b      	ldr	r3, [r3, #8]
 8000426:	687a      	ldr	r2, [r7, #4]
 8000428:	7912      	ldrb	r2, [r2, #4]
 800042a:	4611      	mov	r1, r2
 800042c:	2201      	movs	r2, #1
 800042e:	408a      	lsls	r2, r1
 8000430:	43d2      	mvns	r2, r2
 8000432:	4611      	mov	r1, r2
 8000434:	4a3d      	ldr	r2, [pc, #244]	@ (800052c <GPIO_Init+0x188>)
 8000436:	400b      	ands	r3, r1
 8000438:	6093      	str	r3, [r2, #8]
 800043a:	e035      	b.n	80004a8 <GPIO_Init+0x104>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	795b      	ldrb	r3, [r3, #5]
 8000440:	2b05      	cmp	r3, #5
 8000442:	d117      	bne.n	8000474 <GPIO_Init+0xd0>
		{
			/* Configure the RTSR */
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000444:	4b39      	ldr	r3, [pc, #228]	@ (800052c <GPIO_Init+0x188>)
 8000446:	689b      	ldr	r3, [r3, #8]
 8000448:	687a      	ldr	r2, [r7, #4]
 800044a:	7912      	ldrb	r2, [r2, #4]
 800044c:	4611      	mov	r1, r2
 800044e:	2201      	movs	r2, #1
 8000450:	408a      	lsls	r2, r1
 8000452:	4611      	mov	r1, r2
 8000454:	4a35      	ldr	r2, [pc, #212]	@ (800052c <GPIO_Init+0x188>)
 8000456:	430b      	orrs	r3, r1
 8000458:	6093      	str	r3, [r2, #8]
			/* Clear the coresponding RTSR bit*/
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 800045a:	4b34      	ldr	r3, [pc, #208]	@ (800052c <GPIO_Init+0x188>)
 800045c:	68db      	ldr	r3, [r3, #12]
 800045e:	687a      	ldr	r2, [r7, #4]
 8000460:	7912      	ldrb	r2, [r2, #4]
 8000462:	4611      	mov	r1, r2
 8000464:	2201      	movs	r2, #1
 8000466:	408a      	lsls	r2, r1
 8000468:	43d2      	mvns	r2, r2
 800046a:	4611      	mov	r1, r2
 800046c:	4a2f      	ldr	r2, [pc, #188]	@ (800052c <GPIO_Init+0x188>)
 800046e:	400b      	ands	r3, r1
 8000470:	60d3      	str	r3, [r2, #12]
 8000472:	e019      	b.n	80004a8 <GPIO_Init+0x104>
		}
		else if(pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	795b      	ldrb	r3, [r3, #5]
 8000478:	2b06      	cmp	r3, #6
 800047a:	d115      	bne.n	80004a8 <GPIO_Init+0x104>
		{
			/* Configure both RFSR and RTSR */
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 800047c:	4b2b      	ldr	r3, [pc, #172]	@ (800052c <GPIO_Init+0x188>)
 800047e:	68db      	ldr	r3, [r3, #12]
 8000480:	687a      	ldr	r2, [r7, #4]
 8000482:	7912      	ldrb	r2, [r2, #4]
 8000484:	4611      	mov	r1, r2
 8000486:	2201      	movs	r2, #1
 8000488:	408a      	lsls	r2, r1
 800048a:	4611      	mov	r1, r2
 800048c:	4a27      	ldr	r2, [pc, #156]	@ (800052c <GPIO_Init+0x188>)
 800048e:	430b      	orrs	r3, r1
 8000490:	60d3      	str	r3, [r2, #12]
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber );
 8000492:	4b26      	ldr	r3, [pc, #152]	@ (800052c <GPIO_Init+0x188>)
 8000494:	689b      	ldr	r3, [r3, #8]
 8000496:	687a      	ldr	r2, [r7, #4]
 8000498:	7912      	ldrb	r2, [r2, #4]
 800049a:	4611      	mov	r1, r2
 800049c:	2201      	movs	r2, #1
 800049e:	408a      	lsls	r2, r1
 80004a0:	4611      	mov	r1, r2
 80004a2:	4a22      	ldr	r2, [pc, #136]	@ (800052c <GPIO_Init+0x188>)
 80004a4:	430b      	orrs	r3, r1
 80004a6:	6093      	str	r3, [r2, #8]
		}
		/* configure the GPIO port selection in SYSCFG_EXTICR */
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 4;
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	791b      	ldrb	r3, [r3, #4]
 80004ac:	089b      	lsrs	r3, r3, #2
 80004ae:	74fb      	strb	r3, [r7, #19]
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 4;
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	791b      	ldrb	r3, [r3, #4]
 80004b4:	f003 0303 	and.w	r3, r3, #3
 80004b8:	74bb      	strb	r3, [r7, #18]
		portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 80004ba:	687b      	ldr	r3, [r7, #4]
 80004bc:	681b      	ldr	r3, [r3, #0]
 80004be:	4a1c      	ldr	r2, [pc, #112]	@ (8000530 <GPIO_Init+0x18c>)
 80004c0:	4293      	cmp	r3, r2
 80004c2:	d045      	beq.n	8000550 <GPIO_Init+0x1ac>
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	681b      	ldr	r3, [r3, #0]
 80004c8:	4a1a      	ldr	r2, [pc, #104]	@ (8000534 <GPIO_Init+0x190>)
 80004ca:	4293      	cmp	r3, r2
 80004cc:	d02b      	beq.n	8000526 <GPIO_Init+0x182>
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	4a19      	ldr	r2, [pc, #100]	@ (8000538 <GPIO_Init+0x194>)
 80004d4:	4293      	cmp	r3, r2
 80004d6:	d024      	beq.n	8000522 <GPIO_Init+0x17e>
 80004d8:	687b      	ldr	r3, [r7, #4]
 80004da:	681b      	ldr	r3, [r3, #0]
 80004dc:	4a17      	ldr	r2, [pc, #92]	@ (800053c <GPIO_Init+0x198>)
 80004de:	4293      	cmp	r3, r2
 80004e0:	d01d      	beq.n	800051e <GPIO_Init+0x17a>
 80004e2:	687b      	ldr	r3, [r7, #4]
 80004e4:	681b      	ldr	r3, [r3, #0]
 80004e6:	4a16      	ldr	r2, [pc, #88]	@ (8000540 <GPIO_Init+0x19c>)
 80004e8:	4293      	cmp	r3, r2
 80004ea:	d016      	beq.n	800051a <GPIO_Init+0x176>
 80004ec:	687b      	ldr	r3, [r7, #4]
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	4a14      	ldr	r2, [pc, #80]	@ (8000544 <GPIO_Init+0x1a0>)
 80004f2:	4293      	cmp	r3, r2
 80004f4:	d00f      	beq.n	8000516 <GPIO_Init+0x172>
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	4a13      	ldr	r2, [pc, #76]	@ (8000548 <GPIO_Init+0x1a4>)
 80004fc:	4293      	cmp	r3, r2
 80004fe:	d008      	beq.n	8000512 <GPIO_Init+0x16e>
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	4a11      	ldr	r2, [pc, #68]	@ (800054c <GPIO_Init+0x1a8>)
 8000506:	4293      	cmp	r3, r2
 8000508:	d101      	bne.n	800050e <GPIO_Init+0x16a>
 800050a:	2307      	movs	r3, #7
 800050c:	e021      	b.n	8000552 <GPIO_Init+0x1ae>
 800050e:	2300      	movs	r3, #0
 8000510:	e01f      	b.n	8000552 <GPIO_Init+0x1ae>
 8000512:	2306      	movs	r3, #6
 8000514:	e01d      	b.n	8000552 <GPIO_Init+0x1ae>
 8000516:	2305      	movs	r3, #5
 8000518:	e01b      	b.n	8000552 <GPIO_Init+0x1ae>
 800051a:	2304      	movs	r3, #4
 800051c:	e019      	b.n	8000552 <GPIO_Init+0x1ae>
 800051e:	2303      	movs	r3, #3
 8000520:	e017      	b.n	8000552 <GPIO_Init+0x1ae>
 8000522:	2302      	movs	r3, #2
 8000524:	e015      	b.n	8000552 <GPIO_Init+0x1ae>
 8000526:	2301      	movs	r3, #1
 8000528:	e013      	b.n	8000552 <GPIO_Init+0x1ae>
 800052a:	bf00      	nop
 800052c:	40013c00 	.word	0x40013c00
 8000530:	40020000 	.word	0x40020000
 8000534:	40020400 	.word	0x40020400
 8000538:	40020800 	.word	0x40020800
 800053c:	40020c00 	.word	0x40020c00
 8000540:	40021000 	.word	0x40021000
 8000544:	40021400 	.word	0x40021400
 8000548:	40021800 	.word	0x40021800
 800054c:	40021c00 	.word	0x40021c00
 8000550:	2300      	movs	r3, #0
 8000552:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000554:	4b5c      	ldr	r3, [pc, #368]	@ (80006c8 <GPIO_Init+0x324>)
 8000556:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000558:	4a5b      	ldr	r2, [pc, #364]	@ (80006c8 <GPIO_Init+0x324>)
 800055a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800055e:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSCFG->EXTICR[temp1] = portcode << temp2 * 4;
 8000560:	7c7a      	ldrb	r2, [r7, #17]
 8000562:	7cbb      	ldrb	r3, [r7, #18]
 8000564:	009b      	lsls	r3, r3, #2
 8000566:	fa02 f103 	lsl.w	r1, r2, r3
 800056a:	4a58      	ldr	r2, [pc, #352]	@ (80006cc <GPIO_Init+0x328>)
 800056c:	7cfb      	ldrb	r3, [r7, #19]
 800056e:	3302      	adds	r3, #2
 8000570:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		/* enable the exti interrupt delivery using IMR */
		EXTI->IMR |= 1 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber;
 8000574:	4b56      	ldr	r3, [pc, #344]	@ (80006d0 <GPIO_Init+0x32c>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	687a      	ldr	r2, [r7, #4]
 800057a:	7912      	ldrb	r2, [r2, #4]
 800057c:	4611      	mov	r1, r2
 800057e:	2201      	movs	r2, #1
 8000580:	408a      	lsls	r2, r1
 8000582:	4611      	mov	r1, r2
 8000584:	4a52      	ldr	r2, [pc, #328]	@ (80006d0 <GPIO_Init+0x32c>)
 8000586:	430b      	orrs	r3, r1
 8000588:	6013      	str	r3, [r2, #0]
	}
	/* configure the speed*/
	temp = 0;
 800058a:	2300      	movs	r3, #0
 800058c:	617b      	str	r3, [r7, #20]
	temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinSpeed << (2 *pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 800058e:	687b      	ldr	r3, [r7, #4]
 8000590:	799b      	ldrb	r3, [r3, #6]
 8000592:	461a      	mov	r2, r3
 8000594:	687b      	ldr	r3, [r7, #4]
 8000596:	791b      	ldrb	r3, [r3, #4]
 8000598:	005b      	lsls	r3, r3, #1
 800059a:	fa02 f303 	lsl.w	r3, r2, r3
 800059e:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OSPEEDER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005a0:	687b      	ldr	r3, [r7, #4]
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	689a      	ldr	r2, [r3, #8]
 80005a6:	687b      	ldr	r3, [r7, #4]
 80005a8:	791b      	ldrb	r3, [r3, #4]
 80005aa:	4619      	mov	r1, r3
 80005ac:	2303      	movs	r3, #3
 80005ae:	408b      	lsls	r3, r1
 80005b0:	43db      	mvns	r3, r3
 80005b2:	4619      	mov	r1, r3
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	681b      	ldr	r3, [r3, #0]
 80005b8:	400a      	ands	r2, r1
 80005ba:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDER |= temp;
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	6899      	ldr	r1, [r3, #8]
 80005c2:	687b      	ldr	r3, [r7, #4]
 80005c4:	681b      	ldr	r3, [r3, #0]
 80005c6:	697a      	ldr	r2, [r7, #20]
 80005c8:	430a      	orrs	r2, r1
 80005ca:	609a      	str	r2, [r3, #8]
	/* configure the pupd settings*/
	temp = 0;
 80005cc:	2300      	movs	r3, #0
 80005ce:	617b      	str	r3, [r7, #20]
	temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinPuPdControl<< (2 *pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	79db      	ldrb	r3, [r3, #7]
 80005d4:	461a      	mov	r2, r3
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	791b      	ldrb	r3, [r3, #4]
 80005da:	005b      	lsls	r3, r3, #1
 80005dc:	fa02 f303 	lsl.w	r3, r2, r3
 80005e0:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->PUPDR &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 80005e2:	687b      	ldr	r3, [r7, #4]
 80005e4:	681b      	ldr	r3, [r3, #0]
 80005e6:	68da      	ldr	r2, [r3, #12]
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	791b      	ldrb	r3, [r3, #4]
 80005ec:	4619      	mov	r1, r3
 80005ee:	2303      	movs	r3, #3
 80005f0:	408b      	lsls	r3, r1
 80005f2:	43db      	mvns	r3, r3
 80005f4:	4619      	mov	r1, r3
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	681b      	ldr	r3, [r3, #0]
 80005fa:	400a      	ands	r2, r1
 80005fc:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	681b      	ldr	r3, [r3, #0]
 8000602:	68d9      	ldr	r1, [r3, #12]
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	681b      	ldr	r3, [r3, #0]
 8000608:	697a      	ldr	r2, [r7, #20]
 800060a:	430a      	orrs	r2, r1
 800060c:	60da      	str	r2, [r3, #12]
	/* configure the optype*/ //TODO: configure only in output mode
	temp = 0;
 800060e:	2300      	movs	r3, #0
 8000610:	617b      	str	r3, [r7, #20]
	temp = ( pGPIOHandle->GPIO_PinConfig.GPIO_PinOPType<< (2 *pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber) );
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	7a1b      	ldrb	r3, [r3, #8]
 8000616:	461a      	mov	r2, r3
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	791b      	ldrb	r3, [r3, #4]
 800061c:	005b      	lsls	r3, r3, #1
 800061e:	fa02 f303 	lsl.w	r3, r2, r3
 8000622:	617b      	str	r3, [r7, #20]
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x3 << pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber);
 8000624:	687b      	ldr	r3, [r7, #4]
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	685a      	ldr	r2, [r3, #4]
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	791b      	ldrb	r3, [r3, #4]
 800062e:	4619      	mov	r1, r3
 8000630:	2303      	movs	r3, #3
 8000632:	408b      	lsls	r3, r1
 8000634:	43db      	mvns	r3, r3
 8000636:	4619      	mov	r1, r3
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	400a      	ands	r2, r1
 800063e:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	6859      	ldr	r1, [r3, #4]
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	681b      	ldr	r3, [r3, #0]
 800064a:	697a      	ldr	r2, [r7, #20]
 800064c:	430a      	orrs	r2, r1
 800064e:	605a      	str	r2, [r3, #4]
	/* configure the alt functionality*/
	if( pGPIOHandle->GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN )
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	795b      	ldrb	r3, [r3, #5]
 8000654:	2b02      	cmp	r3, #2
 8000656:	d131      	bne.n	80006bc <GPIO_Init+0x318>
	{
		uint8_t temp1;
		uint8_t temp2;
		/* selecting the register AFR[0] (AFRL) or AFR[1] (AFRH) */
		temp1 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber / 8;
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	791b      	ldrb	r3, [r3, #4]
 800065c:	08db      	lsrs	r3, r3, #3
 800065e:	743b      	strb	r3, [r7, #16]
		/* selecting the bit position*/
		temp2 = pGPIOHandle->GPIO_PinConfig.GPIO_PinNumber % 8;
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	791b      	ldrb	r3, [r3, #4]
 8000664:	f003 0307 	and.w	r3, r3, #7
 8000668:	73fb      	strb	r3, [r7, #15]
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~( 0xF << ( 4 * temp2 ) );
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	7c3a      	ldrb	r2, [r7, #16]
 8000670:	3208      	adds	r2, #8
 8000672:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8000676:	7bfb      	ldrb	r3, [r7, #15]
 8000678:	009b      	lsls	r3, r3, #2
 800067a:	220f      	movs	r2, #15
 800067c:	fa02 f303 	lsl.w	r3, r2, r3
 8000680:	43db      	mvns	r3, r3
 8000682:	4618      	mov	r0, r3
 8000684:	687b      	ldr	r3, [r7, #4]
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	7c3a      	ldrb	r2, [r7, #16]
 800068a:	4001      	ands	r1, r0
 800068c:	3208      	adds	r2, #8
 800068e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] |= ( pGPIOHandle->GPIO_PinConfig.GPIO_PinAltFunMode << ( 4 * temp2 ) );
 8000692:	687b      	ldr	r3, [r7, #4]
 8000694:	681b      	ldr	r3, [r3, #0]
 8000696:	7c3a      	ldrb	r2, [r7, #16]
 8000698:	3208      	adds	r2, #8
 800069a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800069e:	687b      	ldr	r3, [r7, #4]
 80006a0:	7a5b      	ldrb	r3, [r3, #9]
 80006a2:	461a      	mov	r2, r3
 80006a4:	7bfb      	ldrb	r3, [r7, #15]
 80006a6:	009b      	lsls	r3, r3, #2
 80006a8:	fa02 f303 	lsl.w	r3, r2, r3
 80006ac:	4618      	mov	r0, r3
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	7c3a      	ldrb	r2, [r7, #16]
 80006b4:	4301      	orrs	r1, r0
 80006b6:	3208      	adds	r2, #8
 80006b8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 80006bc:	bf00      	nop
 80006be:	371c      	adds	r7, #28
 80006c0:	46bd      	mov	sp, r7
 80006c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c6:	4770      	bx	lr
 80006c8:	40023800 	.word	0x40023800
 80006cc:	40013800 	.word	0x40013800
 80006d0:	40013c00 	.word	0x40013c00

080006d4 <GPIO_ToggleOutputPin>:
 * @return						- none
 *
 * @note						- none
 *************************************************************************************************************************************************/
void GPIO_ToggleOutputPin(GPIO_RegDef_t *pGPIOx, uint8_t PinNumber)
{
 80006d4:	b480      	push	{r7}
 80006d6:	b083      	sub	sp, #12
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
 80006dc:	460b      	mov	r3, r1
 80006de:	70fb      	strb	r3, [r7, #3]
	pGPIOx->ODR ^= ( 1 << PinNumber);
 80006e0:	687b      	ldr	r3, [r7, #4]
 80006e2:	695b      	ldr	r3, [r3, #20]
 80006e4:	78fa      	ldrb	r2, [r7, #3]
 80006e6:	2101      	movs	r1, #1
 80006e8:	fa01 f202 	lsl.w	r2, r1, r2
 80006ec:	405a      	eors	r2, r3
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	615a      	str	r2, [r3, #20]
}
 80006f2:	bf00      	nop
 80006f4:	370c      	adds	r7, #12
 80006f6:	46bd      	mov	sp, r7
 80006f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fc:	4770      	bx	lr
	...

08000700 <GPIO_IRQInterruptConfig>:
 * @return						- none
 *
 * @note						- none
 *************************************************************************************************************************************************/
void GPIO_IRQInterruptConfig(uint8_t IRQNumber, uint8_t EnorDi)
{
 8000700:	b480      	push	{r7}
 8000702:	b083      	sub	sp, #12
 8000704:	af00      	add	r7, sp, #0
 8000706:	4603      	mov	r3, r0
 8000708:	460a      	mov	r2, r1
 800070a:	71fb      	strb	r3, [r7, #7]
 800070c:	4613      	mov	r3, r2
 800070e:	71bb      	strb	r3, [r7, #6]
	/* processor side NVIC*/
	if(EnorDi == ENABLE)
 8000710:	79bb      	ldrb	r3, [r7, #6]
 8000712:	2b01      	cmp	r3, #1
 8000714:	d133      	bne.n	800077e <GPIO_IRQInterruptConfig+0x7e>
	{
		if( IRQNumber <= 31 )
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	2b1f      	cmp	r3, #31
 800071a:	d80a      	bhi.n	8000732 <GPIO_IRQInterruptConfig+0x32>
		{
			/* program ISER0 register */
			*NVIC_ISER0 |= ( 1 << IRQNumber );
 800071c:	4b35      	ldr	r3, [pc, #212]	@ (80007f4 <GPIO_IRQInterruptConfig+0xf4>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	79fa      	ldrb	r2, [r7, #7]
 8000722:	2101      	movs	r1, #1
 8000724:	fa01 f202 	lsl.w	r2, r1, r2
 8000728:	4611      	mov	r1, r2
 800072a:	4a32      	ldr	r2, [pc, #200]	@ (80007f4 <GPIO_IRQInterruptConfig+0xf4>)
 800072c:	430b      	orrs	r3, r1
 800072e:	6013      	str	r3, [r2, #0]
		{
			/* program ICER2 register */
			*NVIC_ICER2 |= ( 1 << IRQNumber % 64);
		}
	}
}
 8000730:	e059      	b.n	80007e6 <GPIO_IRQInterruptConfig+0xe6>
		else if( (IRQNumber >31) && (IRQNumber < 64) )
 8000732:	79fb      	ldrb	r3, [r7, #7]
 8000734:	2b1f      	cmp	r3, #31
 8000736:	d90f      	bls.n	8000758 <GPIO_IRQInterruptConfig+0x58>
 8000738:	79fb      	ldrb	r3, [r7, #7]
 800073a:	2b3f      	cmp	r3, #63	@ 0x3f
 800073c:	d80c      	bhi.n	8000758 <GPIO_IRQInterruptConfig+0x58>
			*NVIC_ISER1 |= ( 1 << IRQNumber % 32 );
 800073e:	4b2e      	ldr	r3, [pc, #184]	@ (80007f8 <GPIO_IRQInterruptConfig+0xf8>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	79fa      	ldrb	r2, [r7, #7]
 8000744:	f002 021f 	and.w	r2, r2, #31
 8000748:	2101      	movs	r1, #1
 800074a:	fa01 f202 	lsl.w	r2, r1, r2
 800074e:	4611      	mov	r1, r2
 8000750:	4a29      	ldr	r2, [pc, #164]	@ (80007f8 <GPIO_IRQInterruptConfig+0xf8>)
 8000752:	430b      	orrs	r3, r1
 8000754:	6013      	str	r3, [r2, #0]
 8000756:	e046      	b.n	80007e6 <GPIO_IRQInterruptConfig+0xe6>
		else if ( (IRQNumber >= 64) && (IRQNumber < 96) )
 8000758:	79fb      	ldrb	r3, [r7, #7]
 800075a:	2b3f      	cmp	r3, #63	@ 0x3f
 800075c:	d943      	bls.n	80007e6 <GPIO_IRQInterruptConfig+0xe6>
 800075e:	79fb      	ldrb	r3, [r7, #7]
 8000760:	2b5f      	cmp	r3, #95	@ 0x5f
 8000762:	d840      	bhi.n	80007e6 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ISER2 |= ( 1 << IRQNumber % 64);
 8000764:	4b25      	ldr	r3, [pc, #148]	@ (80007fc <GPIO_IRQInterruptConfig+0xfc>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	79fa      	ldrb	r2, [r7, #7]
 800076a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800076e:	2101      	movs	r1, #1
 8000770:	fa01 f202 	lsl.w	r2, r1, r2
 8000774:	4611      	mov	r1, r2
 8000776:	4a21      	ldr	r2, [pc, #132]	@ (80007fc <GPIO_IRQInterruptConfig+0xfc>)
 8000778:	430b      	orrs	r3, r1
 800077a:	6013      	str	r3, [r2, #0]
}
 800077c:	e033      	b.n	80007e6 <GPIO_IRQInterruptConfig+0xe6>
		if( IRQNumber <= 31 )
 800077e:	79fb      	ldrb	r3, [r7, #7]
 8000780:	2b1f      	cmp	r3, #31
 8000782:	d80a      	bhi.n	800079a <GPIO_IRQInterruptConfig+0x9a>
			*NVIC_ICER0 |= ( 1 << IRQNumber );
 8000784:	4b1e      	ldr	r3, [pc, #120]	@ (8000800 <GPIO_IRQInterruptConfig+0x100>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	79fa      	ldrb	r2, [r7, #7]
 800078a:	2101      	movs	r1, #1
 800078c:	fa01 f202 	lsl.w	r2, r1, r2
 8000790:	4611      	mov	r1, r2
 8000792:	4a1b      	ldr	r2, [pc, #108]	@ (8000800 <GPIO_IRQInterruptConfig+0x100>)
 8000794:	430b      	orrs	r3, r1
 8000796:	6013      	str	r3, [r2, #0]
}
 8000798:	e025      	b.n	80007e6 <GPIO_IRQInterruptConfig+0xe6>
		else if( (IRQNumber >31) && (IRQNumber < 64) )
 800079a:	79fb      	ldrb	r3, [r7, #7]
 800079c:	2b1f      	cmp	r3, #31
 800079e:	d90f      	bls.n	80007c0 <GPIO_IRQInterruptConfig+0xc0>
 80007a0:	79fb      	ldrb	r3, [r7, #7]
 80007a2:	2b3f      	cmp	r3, #63	@ 0x3f
 80007a4:	d80c      	bhi.n	80007c0 <GPIO_IRQInterruptConfig+0xc0>
			*NVIC_ICER1 |= ( 1 << IRQNumber % 32 );
 80007a6:	4b17      	ldr	r3, [pc, #92]	@ (8000804 <GPIO_IRQInterruptConfig+0x104>)
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	79fa      	ldrb	r2, [r7, #7]
 80007ac:	f002 021f 	and.w	r2, r2, #31
 80007b0:	2101      	movs	r1, #1
 80007b2:	fa01 f202 	lsl.w	r2, r1, r2
 80007b6:	4611      	mov	r1, r2
 80007b8:	4a12      	ldr	r2, [pc, #72]	@ (8000804 <GPIO_IRQInterruptConfig+0x104>)
 80007ba:	430b      	orrs	r3, r1
 80007bc:	6013      	str	r3, [r2, #0]
 80007be:	e012      	b.n	80007e6 <GPIO_IRQInterruptConfig+0xe6>
		else if ( (IRQNumber >= 64) && (IRQNumber < 96) )
 80007c0:	79fb      	ldrb	r3, [r7, #7]
 80007c2:	2b3f      	cmp	r3, #63	@ 0x3f
 80007c4:	d90f      	bls.n	80007e6 <GPIO_IRQInterruptConfig+0xe6>
 80007c6:	79fb      	ldrb	r3, [r7, #7]
 80007c8:	2b5f      	cmp	r3, #95	@ 0x5f
 80007ca:	d80c      	bhi.n	80007e6 <GPIO_IRQInterruptConfig+0xe6>
			*NVIC_ICER2 |= ( 1 << IRQNumber % 64);
 80007cc:	4b0e      	ldr	r3, [pc, #56]	@ (8000808 <GPIO_IRQInterruptConfig+0x108>)
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	79fa      	ldrb	r2, [r7, #7]
 80007d2:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80007d6:	2101      	movs	r1, #1
 80007d8:	fa01 f202 	lsl.w	r2, r1, r2
 80007dc:	4611      	mov	r1, r2
 80007de:	4a0a      	ldr	r2, [pc, #40]	@ (8000808 <GPIO_IRQInterruptConfig+0x108>)
 80007e0:	430b      	orrs	r3, r1
 80007e2:	6013      	str	r3, [r2, #0]
}
 80007e4:	e7ff      	b.n	80007e6 <GPIO_IRQInterruptConfig+0xe6>
 80007e6:	bf00      	nop
 80007e8:	370c      	adds	r7, #12
 80007ea:	46bd      	mov	sp, r7
 80007ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f0:	4770      	bx	lr
 80007f2:	bf00      	nop
 80007f4:	e000e100 	.word	0xe000e100
 80007f8:	e000e104 	.word	0xe000e104
 80007fc:	e000e108 	.word	0xe000e108
 8000800:	e000e180 	.word	0xe000e180
 8000804:	e000e184 	.word	0xe000e184
 8000808:	e000e188 	.word	0xe000e188

0800080c <GPIO_IRQPriorityConfig>:
 * @return 						- none
 *
 * @note						- none
 *************************************************************************************************************************************************/
void GPIO_IRQPriorityConfig(uint8_t IRQNumber, uint32_t IRQPriority)
{
 800080c:	b480      	push	{r7}
 800080e:	b085      	sub	sp, #20
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	6039      	str	r1, [r7, #0]
 8000816:	71fb      	strb	r3, [r7, #7]
	/* find out the ipr register */
	uint8_t iprx = IRQNumber / 4;
 8000818:	79fb      	ldrb	r3, [r7, #7]
 800081a:	089b      	lsrs	r3, r3, #2
 800081c:	73fb      	strb	r3, [r7, #15]
	uint8_t iprx_section = IRQNumber % 4;
 800081e:	79fb      	ldrb	r3, [r7, #7]
 8000820:	f003 0303 	and.w	r3, r3, #3
 8000824:	73bb      	strb	r3, [r7, #14]
	uint8_t shift_amount = ( 8 * iprx_section ) + ( 8 - NO_PR_BITS_IMPLEMENTED );
 8000826:	7bbb      	ldrb	r3, [r7, #14]
 8000828:	00db      	lsls	r3, r3, #3
 800082a:	b2db      	uxtb	r3, r3
 800082c:	3304      	adds	r3, #4
 800082e:	737b      	strb	r3, [r7, #13]
	*(NVIC_PR_BASE_ADDR + iprx ) |= ( IRQPriority << shift_amount );
 8000830:	7bfb      	ldrb	r3, [r7, #15]
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 8000838:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 800083c:	6819      	ldr	r1, [r3, #0]
 800083e:	7b7b      	ldrb	r3, [r7, #13]
 8000840:	683a      	ldr	r2, [r7, #0]
 8000842:	409a      	lsls	r2, r3
 8000844:	7bfb      	ldrb	r3, [r7, #15]
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	f103 4360 	add.w	r3, r3, #3758096384	@ 0xe0000000
 800084c:	f503 4364 	add.w	r3, r3, #58368	@ 0xe400
 8000850:	430a      	orrs	r2, r1
 8000852:	601a      	str	r2, [r3, #0]
}
 8000854:	bf00      	nop
 8000856:	3714      	adds	r7, #20
 8000858:	46bd      	mov	sp, r7
 800085a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085e:	4770      	bx	lr

08000860 <GPIO_IRQHandling>:
 * @return						- none
 *
 * @note						- none
 *************************************************************************************************************************************************/
void GPIO_IRQHandling(uint8_t PinNumber)
{
 8000860:	b480      	push	{r7}
 8000862:	b083      	sub	sp, #12
 8000864:	af00      	add	r7, sp, #0
 8000866:	4603      	mov	r3, r0
 8000868:	71fb      	strb	r3, [r7, #7]
	/* Clear the EXTI PR register corresponding to the pin number */
	if( EXTI->PR & ( 1 <<PinNumber ) )
 800086a:	4b0c      	ldr	r3, [pc, #48]	@ (800089c <GPIO_IRQHandling+0x3c>)
 800086c:	695b      	ldr	r3, [r3, #20]
 800086e:	79fa      	ldrb	r2, [r7, #7]
 8000870:	2101      	movs	r1, #1
 8000872:	fa01 f202 	lsl.w	r2, r1, r2
 8000876:	4013      	ands	r3, r2
 8000878:	2b00      	cmp	r3, #0
 800087a:	d009      	beq.n	8000890 <GPIO_IRQHandling+0x30>
	{
		/* clear */
		EXTI->PR |=( 1 << PinNumber );
 800087c:	4b07      	ldr	r3, [pc, #28]	@ (800089c <GPIO_IRQHandling+0x3c>)
 800087e:	695b      	ldr	r3, [r3, #20]
 8000880:	79fa      	ldrb	r2, [r7, #7]
 8000882:	2101      	movs	r1, #1
 8000884:	fa01 f202 	lsl.w	r2, r1, r2
 8000888:	4611      	mov	r1, r2
 800088a:	4a04      	ldr	r2, [pc, #16]	@ (800089c <GPIO_IRQHandling+0x3c>)
 800088c:	430b      	orrs	r3, r1
 800088e:	6153      	str	r3, [r2, #20]
	}
}
 8000890:	bf00      	nop
 8000892:	370c      	adds	r7, #12
 8000894:	46bd      	mov	sp, r7
 8000896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800089a:	4770      	bx	lr
 800089c:	40013c00 	.word	0x40013c00

080008a0 <main>:
/*************************************************************************************************************************************************/



int main(void)
{
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b086      	sub	sp, #24
 80008a4:	af00      	add	r7, sp, #0
	/* This section is allocated for testing the driver functionality using interrupt mode. */
	GPIO_Handle_t GpioLed;
	GPIO_Handle_t GpioBtn;

	/* initialize structures */
	memset(&GpioLed,0,sizeof(GpioLed));
 80008a6:	f107 030c 	add.w	r3, r7, #12
 80008aa:	220c      	movs	r2, #12
 80008ac:	2100      	movs	r1, #0
 80008ae:	4618      	mov	r0, r3
 80008b0:	f000 f88b 	bl	80009ca <memset>
	memset(&GpioBtn,0,sizeof(GpioBtn));
 80008b4:	463b      	mov	r3, r7
 80008b6:	220c      	movs	r2, #12
 80008b8:	2100      	movs	r1, #0
 80008ba:	4618      	mov	r0, r3
 80008bc:	f000 f885 	bl	80009ca <memset>

	/* led gpio configuration */
	GpioLed.pGPIOx = GPIOA;
 80008c0:	4b18      	ldr	r3, [pc, #96]	@ (8000924 <main+0x84>)
 80008c2:	60fb      	str	r3, [r7, #12]
	GpioLed.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_5;
 80008c4:	2305      	movs	r3, #5
 80008c6:	743b      	strb	r3, [r7, #16]
	GpioLed.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
 80008c8:	2301      	movs	r3, #1
 80008ca:	747b      	strb	r3, [r7, #17]
	GpioLed.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80008cc:	2302      	movs	r3, #2
 80008ce:	74bb      	strb	r3, [r7, #18]
	GpioLed.GPIO_PinConfig.GPIO_PinOPType = GPIO_OP_TYPE_PP;
 80008d0:	2300      	movs	r3, #0
 80008d2:	753b      	strb	r3, [r7, #20]
	GpioLed.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 80008d4:	2300      	movs	r3, #0
 80008d6:	74fb      	strb	r3, [r7, #19]

	GPIO_PeriClockControl(GPIOA, ENABLE);
 80008d8:	2101      	movs	r1, #1
 80008da:	4812      	ldr	r0, [pc, #72]	@ (8000924 <main+0x84>)
 80008dc:	f7ff fc92 	bl	8000204 <GPIO_PeriClockControl>
	GPIO_Init(&GpioLed);
 80008e0:	f107 030c 	add.w	r3, r7, #12
 80008e4:	4618      	mov	r0, r3
 80008e6:	f7ff fd5d 	bl	80003a4 <GPIO_Init>

	/* button gpio configuration */
	GpioBtn.pGPIOx = GPIOC;
 80008ea:	4b0f      	ldr	r3, [pc, #60]	@ (8000928 <main+0x88>)
 80008ec:	603b      	str	r3, [r7, #0]
	GpioBtn.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NO_13;
 80008ee:	230d      	movs	r3, #13
 80008f0:	713b      	strb	r3, [r7, #4]
	GpioBtn.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_IT_FT;
 80008f2:	2304      	movs	r3, #4
 80008f4:	717b      	strb	r3, [r7, #5]
	GpioBtn.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 80008f6:	2302      	movs	r3, #2
 80008f8:	71bb      	strb	r3, [r7, #6]
	GpioBtn.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_PIN_PD;
 80008fa:	2302      	movs	r3, #2
 80008fc:	71fb      	strb	r3, [r7, #7]

	GPIO_PeriClockControl(GPIOC, ENABLE);
 80008fe:	2101      	movs	r1, #1
 8000900:	4809      	ldr	r0, [pc, #36]	@ (8000928 <main+0x88>)
 8000902:	f7ff fc7f 	bl	8000204 <GPIO_PeriClockControl>
	GPIO_Init(&GpioBtn);
 8000906:	463b      	mov	r3, r7
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff fd4b 	bl	80003a4 <GPIO_Init>

	/* IRQ configurations */
	GPIO_IRQPriorityConfig(IRQ_NO_EXTI15_10, NVIC_IRQ_PRI15);
 800090e:	210f      	movs	r1, #15
 8000910:	2028      	movs	r0, #40	@ 0x28
 8000912:	f7ff ff7b 	bl	800080c <GPIO_IRQPriorityConfig>
	GPIO_IRQInterruptConfig(IRQ_NO_EXTI15_10, ENABLE);
 8000916:	2101      	movs	r1, #1
 8000918:	2028      	movs	r0, #40	@ 0x28
 800091a:	f7ff fef1 	bl	8000700 <GPIO_IRQInterruptConfig>

    /* Loop forever */
	while(1);
 800091e:	bf00      	nop
 8000920:	e7fd      	b.n	800091e <main+0x7e>
 8000922:	bf00      	nop
 8000924:	40020000 	.word	0x40020000
 8000928:	40020800 	.word	0x40020800

0800092c <delay>:
	return 0;
}
/*************************************************************************************************************************************************/

void delay(void)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
	for(uint32_t count = 0 ; count < 500000/2; count++);
 8000932:	2300      	movs	r3, #0
 8000934:	607b      	str	r3, [r7, #4]
 8000936:	e002      	b.n	800093e <delay+0x12>
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	3301      	adds	r3, #1
 800093c:	607b      	str	r3, [r7, #4]
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	4a04      	ldr	r2, [pc, #16]	@ (8000954 <delay+0x28>)
 8000942:	4293      	cmp	r3, r2
 8000944:	d9f8      	bls.n	8000938 <delay+0xc>
}
 8000946:	bf00      	nop
 8000948:	bf00      	nop
 800094a:	370c      	adds	r7, #12
 800094c:	46bd      	mov	sp, r7
 800094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000952:	4770      	bx	lr
 8000954:	0003d08f 	.word	0x0003d08f

08000958 <EXTI15_10_IRQHandler>:

/*************************************************************************************************************************************************/

void EXTI15_10_IRQHandler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	af00      	add	r7, sp, #0
	delay();
 800095c:	f7ff ffe6 	bl	800092c <delay>
	/* handle the interrupt */
	GPIO_IRQHandling(GPIO_PIN_NO_13);
 8000960:	200d      	movs	r0, #13
 8000962:	f7ff ff7d 	bl	8000860 <GPIO_IRQHandling>
	GPIO_ToggleOutputPin(GPIOA, GPIO_PIN_NO_5);
 8000966:	2105      	movs	r1, #5
 8000968:	4802      	ldr	r0, [pc, #8]	@ (8000974 <EXTI15_10_IRQHandler+0x1c>)
 800096a:	f7ff feb3 	bl	80006d4 <GPIO_ToggleOutputPin>
}
 800096e:	bf00      	nop
 8000970:	bd80      	pop	{r7, pc}
 8000972:	bf00      	nop
 8000974:	40020000 	.word	0x40020000

08000978 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000978:	480d      	ldr	r0, [pc, #52]	@ (80009b0 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800097a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800097c:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000980:	480c      	ldr	r0, [pc, #48]	@ (80009b4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000982:	490d      	ldr	r1, [pc, #52]	@ (80009b8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000984:	4a0d      	ldr	r2, [pc, #52]	@ (80009bc <LoopForever+0xe>)
  movs r3, #0
 8000986:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000988:	e002      	b.n	8000990 <LoopCopyDataInit>

0800098a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800098a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800098c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800098e:	3304      	adds	r3, #4

08000990 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000990:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000992:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000994:	d3f9      	bcc.n	800098a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000996:	4a0a      	ldr	r2, [pc, #40]	@ (80009c0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000998:	4c0a      	ldr	r4, [pc, #40]	@ (80009c4 <LoopForever+0x16>)
  movs r3, #0
 800099a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800099c:	e001      	b.n	80009a2 <LoopFillZerobss>

0800099e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800099e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009a0:	3204      	adds	r2, #4

080009a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009a4:	d3fb      	bcc.n	800099e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80009a6:	f000 f819 	bl	80009dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009aa:	f7ff ff79 	bl	80008a0 <main>

080009ae <LoopForever>:

LoopForever:
  b LoopForever
 80009ae:	e7fe      	b.n	80009ae <LoopForever>
  ldr   r0, =_estack
 80009b0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80009b4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009b8:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80009bc:	08000a44 	.word	0x08000a44
  ldr r2, =_sbss
 80009c0:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80009c4:	2000001c 	.word	0x2000001c

080009c8 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009c8:	e7fe      	b.n	80009c8 <ADC_IRQHandler>

080009ca <memset>:
 80009ca:	4402      	add	r2, r0
 80009cc:	4603      	mov	r3, r0
 80009ce:	4293      	cmp	r3, r2
 80009d0:	d100      	bne.n	80009d4 <memset+0xa>
 80009d2:	4770      	bx	lr
 80009d4:	f803 1b01 	strb.w	r1, [r3], #1
 80009d8:	e7f9      	b.n	80009ce <memset+0x4>
	...

080009dc <__libc_init_array>:
 80009dc:	b570      	push	{r4, r5, r6, lr}
 80009de:	4d0d      	ldr	r5, [pc, #52]	@ (8000a14 <__libc_init_array+0x38>)
 80009e0:	4c0d      	ldr	r4, [pc, #52]	@ (8000a18 <__libc_init_array+0x3c>)
 80009e2:	1b64      	subs	r4, r4, r5
 80009e4:	10a4      	asrs	r4, r4, #2
 80009e6:	2600      	movs	r6, #0
 80009e8:	42a6      	cmp	r6, r4
 80009ea:	d109      	bne.n	8000a00 <__libc_init_array+0x24>
 80009ec:	4d0b      	ldr	r5, [pc, #44]	@ (8000a1c <__libc_init_array+0x40>)
 80009ee:	4c0c      	ldr	r4, [pc, #48]	@ (8000a20 <__libc_init_array+0x44>)
 80009f0:	f000 f818 	bl	8000a24 <_init>
 80009f4:	1b64      	subs	r4, r4, r5
 80009f6:	10a4      	asrs	r4, r4, #2
 80009f8:	2600      	movs	r6, #0
 80009fa:	42a6      	cmp	r6, r4
 80009fc:	d105      	bne.n	8000a0a <__libc_init_array+0x2e>
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a04:	4798      	blx	r3
 8000a06:	3601      	adds	r6, #1
 8000a08:	e7ee      	b.n	80009e8 <__libc_init_array+0xc>
 8000a0a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000a0e:	4798      	blx	r3
 8000a10:	3601      	adds	r6, #1
 8000a12:	e7f2      	b.n	80009fa <__libc_init_array+0x1e>
 8000a14:	08000a3c 	.word	0x08000a3c
 8000a18:	08000a3c 	.word	0x08000a3c
 8000a1c:	08000a3c 	.word	0x08000a3c
 8000a20:	08000a40 	.word	0x08000a40

08000a24 <_init>:
 8000a24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a26:	bf00      	nop
 8000a28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a2a:	bc08      	pop	{r3}
 8000a2c:	469e      	mov	lr, r3
 8000a2e:	4770      	bx	lr

08000a30 <_fini>:
 8000a30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000a32:	bf00      	nop
 8000a34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000a36:	bc08      	pop	{r3}
 8000a38:	469e      	mov	lr, r3
 8000a3a:	4770      	bx	lr
