


                              Fusion Compiler (TM)

                Version W-2024.09-SP2 for linux64 - Nov 26, 2024
                           Base Build Date: 11/5/2024

                    Copyright (c) 1988 - 2024 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
 
Loading user preference file /home/DuongTuong-ST/.synopsys_fc_gui/preferences.tcl
Information: Term was not able to be set up using xterm-256color . Using "xterm" by default instead. (CLE-10)
#####################################################################
#####	             CTS                                        #####
#####################################################################
source -echo /home/DuongTuong-ST/works/Projects/picorv32/setup/setup.tcl 
set DESIGN_NAME         "picorv32"              
set DESIGN_LIBRARY      "${DESIGN_NAME}.dlib"  
set WORK_DIR            "/home/DuongTuong-ST/works/Projects/picorv32"
set TECH_FILE           "${WORK_DIR}/tech/tf/saed14nm_1p9m.tf"
set REFERENCE_LIBRARY	"${WORK_DIR}/libs/saed14rvt/ndm/saed14rvt_frame_timing.ndm"
set OUTPUT_LOCATION     "${WORK_DIR}/results/picorv32.dlib"
set NETLIST_FILE        "${WORK_DIR}/inputs/netlist/picorv32.v"
set DB_FF               "${WORK_DIR}/libs/saed14rvt/liberty/saed14rvt_ff0p88v125c.db"
set DB_TT  	        "${WORK_DIR}/libs/saed14rvt/liberty/saed14rvt_tt0p8v25c.db"
set DB_SS               "${WORK_DIR}/libs/saed14rvt/liberty/saed14rvt_ss0p72vm40c.db"
set TLUP_MIN_FILE       "${WORK_DIR}/tech/tlup/saed14nm_1p9m_Cmin.tlup "
set TLUP_NOM_FILE       "${WORK_DIR}/tech/tlup/saed14nm_1p9m_Cnom.tlup"
set TLUP_MAX_FILE       "${WORK_DIR}/tech/tlup/saed14nm_1p9m_Cmax.tlup"
set LAYER_MAP_FILE      "${WORK_DIR}/tech/map/saed14nm_tf_itf_tluplus.map"
set MCMM_SETUP_SCRIPT   "${WORK_DIR}/inputs/constraints/mcmm_setup.tcl"
set SDC_FILE            "${WORK_DIR}/inputs/constraints/picorv32.sdc"
set DRC_RUNSET_FILE 	"${WORK_DIR}/tech/runsets/saed14nm_1p9m_drc_rules.rs"
set GDS_MAP_FILE	"${WORK_DIR}/tech/map/saed14nm_1p9m_gdsout_mw.map"
set MFILL_RUNSET_FILE	"${WORK_DIR}/tech/runsets/saed14nm_1p9m_mfill_rules.rs "
set GDS_FILE            "${WORK_DIR}/libs/saed14rvt/gds/saed14rvt.gds"
set REPORTS_PATH	"${WORK_DIR}/reports"
source ${WORK_DIR}/setup/utilities.tcl
set_host_options -max_cores 2
1
##open the design library
open_lib ${OUTPUT_LOCATION}
Information: Loading library file '/home/DuongTuong-ST/works/Projects/picorv32/results/picorv32.dlib' (FILE-007)
Information: Loading library file '/home/DuongTuong-ST/works/Projects/picorv32/libs/saed14rvt/ndm/saed14rvt_frame_timing.ndm' (FILE-007)
{picorv32.dlib}
# Copy the imported block
copy_block -from ${DESIGN_NAME}/place -to ${DESIGN_NAME}/clock
Information: User units loaded from library 'saed14rvt_frame_timing' (LNK-040)
{picorv32.dlib:picorv32/clock.design}
open_block ${DESIGN_NAME}/clock
Information: Incrementing open_count of block 'picorv32.dlib:picorv32/clock.design' to 2. (DES-021)
{picorv32.dlib:picorv32/clock.design}
# Set Cell Name Prefix
set_app_options -name cts.common.max_fanout -value 55
cts.common.max_fanout 55
set_app_options -name cts.compile.enable_cell_relocation -value timing_aware
cts.compile.enable_cell_relocation timing_aware
set_app_options -name cts.compile.size_pre_existing_cell_to_cts_references -value true
cts.compile.size_pre_existing_cell_to_cts_references true
set_app_options -name cts.common.user_instance_name_prefix -value clock
cts.common.user_instance_name_prefix clock
# Improve routability
set_app_options    -name route.common.wire_on_grid_by_layer_name   -value {{M1 true } {M2 true} {M3 true}}
route.common.wire_on_grid_by_layer_name {{M1 true} {M2 true} {M3 true}}
set_app_options    -name route.common.via_on_grid_by_layer_name    -value {{VIA1 false} {VIA2 true}}
route.common.via_on_grid_by_layer_name {{VIA1 false} {VIA2 true}}
#Apply Clock Design Rules  
set_max_transition 0.2 [get_clock clk] -clock_path
Using libraries: picorv32.dlib saed14rvt_frame_timing
Visiting block picorv32.dlib:picorv32/clock.design
Information: Cellem using advance interpolation.
Design 'picorv32' was successfully linked.
1
set_max_capacitance 300 [get_clock clk] -clock_path
1
#Specify Clock Driver Cell 
set_driving_cell -lib_cell SAEDRVT14_BUF_20 [get_ports clk]
1
#### Define cell usage during CTS
set_lib_cell_purpose -include cts {*/SAEDRVT14_BUF_2 */SAEDRVT14_BUF_4 */SAEDRVT14_BUF_6 */SAEDRVT14_BUF_8 */SAEDRVT14_BUF_16 */SAEDRVT14_BUF_20 \
                                   */SAEDRVT14_INV_1 */SAEDRVT14_INV_2 */SAEDRVT14_INV_4 */SAEDRVT14_INV_8 */SAEDRVT14_INV_16 */SAEDRVT14_INV_20} 
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_4.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_6.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_8.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_16.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_20.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_4.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_8.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
1
set_lib_cell_purpose -exclude cts {*/*DEL*}
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_L4D100_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_L4D100_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V1_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V1_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V2_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V2_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V3_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V3_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_PR2V2_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_12.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
1
set_lib_cell_purpose -exclude hold {*/*DEL*}
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_L4D100_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_L4D100_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V1_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V1_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V2_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V2_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V3_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V3_2.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_PR2V2_1.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_12.timing' is set in the current block 'picorv32', because the actual library setting may not be overwritten. (ATTR-12)
1
report_lib_cell -objects [get_lib_cells] -column {full_name:20 valid_purposes}
****************************************
Report : lib_cell
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:43:17 2025
****************************************

Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_U_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_ECO_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_U_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_16.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_20.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_6.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_8.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_L4D100_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_L4D100_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V1_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V1_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V2_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V2_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V3_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V3_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_16.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_20.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_8.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPCBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPCBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPCBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPQB_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPQB_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPQB_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPRBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPRBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPRBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDP_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDP_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDP_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQB_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQB_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQB_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPRBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPRBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPRBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPRBSBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPRBSBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPRBSBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNRBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNRBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNRBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNSBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNSBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNSBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDP_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDP_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_PR2V2_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_12.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_16.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_6.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_8.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_Y2_24.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS9_V1_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS9_V2_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQM4_V2LPY2_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNRBQM4_V2LPY2_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
full_name            valid_purposes             
-------------------- ---------------------------
saed14rvt_frame_timing/SAEDRVT14_ADDF_V1_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ADDF_V1_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ADDF_V1_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ADDF_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ADDF_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ADDF_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ADDH_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ADDH_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ADDH_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ADDH_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2B_MM_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2B_MM_16 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2B_MM_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2B_MM_20 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2B_MM_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2B_MM_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2B_MM_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2B_MM_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_ECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_MM_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_MM_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_MM_16 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_MM_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_MM_20 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_MM_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_MM_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_MM_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_MM_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_MM_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN3_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN3_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN3_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN3_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN4_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN4_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN4_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN4_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN4_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN4_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN4_ECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO211_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_AO211_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_AO211_4Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_AO21_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_AO211_U_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO211_U_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_AO21_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_AO21_4Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_AO21B_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_AO21B_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_AO21B_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_AO21B_4Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21B_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_AO21_ECO_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_ECO_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_AO21_U_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_AO21_U_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_AO22_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO22_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO221_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO221_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO221_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO221_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO22_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO222_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO222_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO222_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO22_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO222_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO22_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO2BB2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO2BB2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO2BB2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO2BB2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO2BB2_V1_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO2BB2_V1_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO2BB2_V1_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO2BB2_V1_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO2BB2_V1_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO31_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO31_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO31_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO31_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO32_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO32_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO32_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO32_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO33_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO33_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO33_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AO33_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI21_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI21_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI211_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI211_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI211_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI211_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI21_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI21_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI21_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI21_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI21_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI21_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI21_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI21_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI21_V1_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI21_V1_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI21_V1_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI22_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI22_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI221_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI221_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI221_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI221_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI22_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI22_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI222_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI222_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI222_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI222_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI22_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI22_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI22_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI22_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI22_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI31_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI31_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI311_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI311_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI311_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI311_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI311_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI31_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI31_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI31_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI32_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI32_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI32_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI32_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI32_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI33_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI33_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI33_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI33_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOI33_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_10 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_16Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_16.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_20Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_20.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_4Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_6Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_6.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_8Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_BUF_8.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_7 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_S_10 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_S_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_S_16 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_S_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_S_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_S_20 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_S_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_S_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_S_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_S_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_S_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_ECO_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_ECO_15 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_ECO_18 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_ECO_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_ECO_9 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_V4_16 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_V4_32 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_V4_5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_V4_64 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_V4_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DEL_L4D100_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_L4D100_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DEL_L4D100_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_L4D100_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DEL_R2V1_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V1_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DEL_R2V1_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V1_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DEL_R2V2_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V2_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DEL_R2V2_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V2_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DEL_R2V3_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V3_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DEL_R2V3_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_R2V3_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_EN2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN2_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN2_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN2_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN2_V1_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN2_V1_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN3_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN3_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN4_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN4_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN4_M_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EN4_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO2_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO2_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO2_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO2_MM_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO2_MM_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO2_MM_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO2_MM_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO2_V1_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO2_V1_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO3_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO4_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO4_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO4_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_EO4_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_10 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_16Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_16.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_20Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_20.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_4Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_8Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_INV_8.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_ECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_ECO_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_ECO_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_ECO_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_ECO_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_10 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_16 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_20 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_7 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_S_9 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX2_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX2_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX2_ECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX2_MM_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX2_MM_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX2_MM_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX2_MM_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX2_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX3_V1M_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX3_V1M_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX3_V1M_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX3_V1M_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX4_V1M_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX4_V1M_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX4_V1M_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUX4_V1U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI2_B_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI2_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI2_ECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI2_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI3_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI4_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI4_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_MUXI4_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_16 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2B_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2B_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2B_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2B_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2B_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2B_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_CDC_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_CDC_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_CDC_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_CDC_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_ECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_MM_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_MM_10 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_MM_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_MM_16 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_MM_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_MM_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_MM_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_MM_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_MM_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND2_MM_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND3_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND3_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND3_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND3_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND3B_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND3B_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND3B_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND3B_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND3B_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND3_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND4_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND4_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND4_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND4_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND4_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND4_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ND4_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_16 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2B_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2B_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2B_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2B_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2B_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2B_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_ECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_MM_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_MM_10 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_MM_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_MM_16 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_MM_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_MM_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_MM_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_MM_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_MM_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_MM_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3B_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3B_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3B_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3B_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3B_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3B_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR3_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR4_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR4_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA211_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA211_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA211_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA21_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA211_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA21_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA21_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA21B_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA21B_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA21B_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA21_MM_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA21_MM_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA21_MM_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA21_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA22_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA221_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA221_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA221_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA22_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA221_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA222_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA222_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA222_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA22_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA222_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA22_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA22_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA2BB2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA2BB2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA2BB2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA2BB2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA2BB2_V1_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA2BB2_V1_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA2BB2_V1_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA2BB2_V1_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA2BB2_V1_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA31_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA31_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA31_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA31_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA31_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA32_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA32_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA32_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA32_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA32_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA33_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA33_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA33_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OA33_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI21_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI21_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI211_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI211_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI211_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI211_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI21_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI21_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI21_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI21_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI21_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI21_V1_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI21_V1_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI21_V1_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI22_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI22_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI221_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI221_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI221_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI221_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI22_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI22_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI22_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI22_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI22_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI31_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI31_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI311_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI311_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI311_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI311_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI311_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI31_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI31_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI31_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI32_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI32_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI32_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI32_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI32_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI33_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI33_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI33_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI33_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OAI33_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_ECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_ISO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_ISO_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_MM_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_MM_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_MM_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_MM_16 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_MM_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_MM_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_MM_20 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_MM_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_MM_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_MM_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_MM_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2_MM_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR3_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR3_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR4_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR4_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDNQ_V2_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDNQ_V3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDNQ_V3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDNQ_V3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDN_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDN_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDN_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDN_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2LP_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPCBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2LP_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPCBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2LP_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPCBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPMQ_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPMQ_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPMQ_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPMQ_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2LP_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPQB_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2LP_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPQB_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2LP_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPQB_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQ_V3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQ_V3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPQ_V3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2LP_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPRBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2LP_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPRBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2LP_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDPRBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPRB_V3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPSBQ_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPSBQ_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPSBQ_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPSQB_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPS_V3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDP_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDP_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDP_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDP_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FDP_V2LP_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDP_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FDP_V2LP_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDP_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FDP_V2LP_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FDP_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_16 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_20 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_24 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CLKSPLT_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CLKSPLT_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDCKNR2PQ_5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDND2NQ_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDND2NQ_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDND2NQ_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQ_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQ_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQ_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQ_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQ_5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQ_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQ_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQOR2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQOR2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQOR2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQ_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQ_V1_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQ_V1_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNQ_V1_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNR2PQ_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNR2PQ_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNR2PQ_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDOR2PQ_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDOR2PQ_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDOR2PQ_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPQ_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPQ_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPQ_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPQ_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPQ_5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPQ_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPQ_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPQ_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPQ_U_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPQ_V1_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPQ_V1_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPQ_V1_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPRSQB_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDNQ_V3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDNQ_V3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDNQ_V3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDN_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDN_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDN_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_LP_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_LP_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_LP_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2LP_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQB_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2LP_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQB_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2LP_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQB_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2LP_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2LP_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2LP_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2LP_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPRBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2LP_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPRBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2LP_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPRBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPRBSBQ_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPRBSBQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPRBSBQ_V2LP_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPRBSBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPRBSBQ_V2LP_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPRBSBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPRBSBQ_V2LP_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPRBSBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPRBSBQ_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPRBSBQ_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2LP_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2LP_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2LP_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2LP_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNRBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2LP_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNRBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2LP_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNRBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V3_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V3_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2LP_0P5Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNSBQ_V2LP_0P5.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2LP_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNSBQ_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2LP_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNSBQ_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDP_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDP_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDP_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDP_V2LP_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDP_V2LP_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDP_V2LP_2Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDP_V2LP_2.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_ISOFSDPQ_PECO_4                            
saed14rvt_frame_timing/SAEDRVT14_ISOFSDPQ_PECO_8                            
saed14rvt_frame_timing/SAEDRVT14_ISOS0CL1_P_2                            
saed14rvt_frame_timing/SAEDRVT14_ISOS0CL1_P_8                            
saed14rvt_frame_timing/SAEDRVT14_ISOS0CL1_PECO_1                            
saed14rvt_frame_timing/SAEDRVT14_ISOS0CL1_PECO_2                            
saed14rvt_frame_timing/SAEDRVT14_ISOS0CL1_PECO_4                            
saed14rvt_frame_timing/SAEDRVT14_ISOS0CL1_PECO_8                            
saed14rvt_frame_timing/SAEDRVT14_ISOS1CL0_P_2                            
saed14rvt_frame_timing/SAEDRVT14_ISOS1CL0_P_8                            
saed14rvt_frame_timing/SAEDRVT14_ISOS1CL0_PECO_1                            
saed14rvt_frame_timing/SAEDRVT14_ISOS1CL0_PECO_2                            
saed14rvt_frame_timing/SAEDRVT14_ISOS1CL0_PECO_4                            
saed14rvt_frame_timing/SAEDRVT14_ISOS1CL0_PECO_8                            
saed14rvt_frame_timing/SAEDRVT14_AN2B_PMM_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2B_PMM_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2B_PSECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2B_PSECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2B_PSECO_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2B_PSECO_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_PS_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_PS_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_PS_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_BUF_PS_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DEL_PR2V2_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DEL_PR2V2_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_INV_PECO_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_PECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_PECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_PECO_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_PECO_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_PS_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_PS_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_PS_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_PS_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2B_PMM_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2B_PMM_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2B_PSECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2B_PSECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2B_PSECO_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_OR2B_PSECO_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_TIE0_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_TIE0_V1_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_TIE1_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_TIE1_V1_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_TIEDIN_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_TIEDIN_V1ECO_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_TIE1_V1ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_TIE0_PV1ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_TIE1_PV1ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_TIEDIN_PV1ECO_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_PV1ECO_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_PV1ECO_15 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_PV1ECO_18 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_PV1ECO_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_PV1ECO_9 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DCAP_PV3_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_DELPROGS4_12Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_12.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DELPROGS4_16Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_16.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DELPROGS4_4Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DELPROGS4_6Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_6.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DELPROGS4_8Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_8.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DELPROGS4_Y2_24Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS4_Y2_24.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DELPROGS9_V1_4Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS9_V1_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_DELPROGS9_V2_4Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_DELPROGS9_V2_4.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
 power optimization         
saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V3_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_ISO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AN2_ISO4_1                            
saed14rvt_frame_timing/SAEDRVT14_AN2_ISO4_4                            
saed14rvt_frame_timing/SAEDRVT14_AN2_ISO_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_0P75 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_1P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_8 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPQM4_V2LPY2_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPQM4_V2LPY2_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPQM4_V2Y2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQM4_V2LPY2_1Information: The returned value for lib_cell 'saed14rvt_frame_timing:SAEDRVT14_FSDPSYNRBQM4_V2LPY2_1.timing' is the design specific attribute override defined within the current block 'picorv32'. (ATTR-11)
                            
saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQM4_V2Y2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_INV_OR2_AN2_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_ISOS0CL1_PECO4_2                            
saed14rvt_frame_timing/SAEDRVT14_LSRDPQ_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LSRDPQ_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LSRDPQ4_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_LSRDPQ4_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_ISO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_NR2_ISO_4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_SRLD_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_SRRDPQ4_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_SRRDPQ4_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL16 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL32 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL4 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL5 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL64 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_ECO_1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_ECO_12 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_ECO_15 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_ECO_18 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_ECO_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_ECO_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_ECO_6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_ECO_9 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_NNWIV1Y2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_NNWIV1Y2_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_NNWIY2_2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_NNWIY2_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_NNWSPACERY2_7 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_NNWVDDBRKY2_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_SPACER_7 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_FILL_Y2_3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_TAPDS power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_TAPPN power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CAPB2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CAPB3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CAPBIN13 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CAPBTAP6 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CAPSPACER1 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CAPT2 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CAPT3 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CAPTIN13 power hold cts optimization
saed14rvt_frame_timing/SAEDRVT14_CAPTTAP6 power hold cts optimization
1
#Apply Non-Default Routing Rules (NDR) for Clock Nets 
create_routing_rule CLK_NDR \
	-default_reference_rule \
	-multiplier_width 2 \
	-multiplier_spacing 2 \
	-snap_to_track 
{CLK_NDR}
#Set Clock Routing Layer Constraints 
set_clock_routing_rules -rules CLK_NDR \
	-min_routing_layer M2 \
	-max_routing_layer M6
Information: The command 'set_clock_routing_rules' cleared the undo history. (UNDO-016)
1
#Define Target Clock Skew
set_clock_tree_options -clocks [all_clocks] -target_skew 0.150
1
#### clock_opt flow
get_clocks
{clk}
# List the stages of clock_opt command
clock_opt -list_only
Information: Timer using 2 threads
Information: Starting 'clock_opt' (FLW-8000)
Information: Time: 2025-07-30 14:43:18 / Session:  00:00:07 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 497 MB (FLW-8100)
clock_opt flow stages: build_clock route_clock final_opto 
             build_clock:   clock synthesis and optimization 
             route_clock:   detailed routing of clock nets 
             final_opto:   datapath optimization based on synthesized clocks 
Information: Ending   'clock_opt' (FLW-8001)
Information: Time: 2025-07-30 14:43:18 / Session:  00:00:07 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 497 MB (FLW-8100)
1
# Synthesize and optimize the clock tree
clock_opt -to build_clock
Information: Starting 'clock_opt -to build_clock' (FLW-8000)
Information: Time: 2025-07-30 14:43:18 / Session:  00:00:07 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 498 MB (FLW-8100)
INFO: Running medium effort clock_opt flow.
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: RDE mode is turned on. (TIM-124)
Information: Corner Typical: no PVT mismatches. (PVT-032)
Information: Corner Slow: no PVT mismatches. (PVT-032)
Information: Corner Fast: no PVT mismatches. (PVT-032)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init

Information: The RC mode used is RDE for design 'picorv32'. (NEX-022)
Information: Design Average RC for design picorv32  (NEX-011)
Information: r = 2.055545 ohm/um, via_r = 1.195604 ohm/cut, c = 0.138194 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.672883 ohm/um, via_r = 0.911014 ohm/cut, c = 0.128351 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6310, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 6310, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
LLE:                                       disabled
ML Acceleration:                           off
Smart Arc Optimization:                    disabled
************************************************************
Information: CTS will work on the following scenarios. (CTS-101)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
Information: Useful skew copied/scaled 0 balance points and 0 clock latencies. (CCD-103)

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-07-30 14:43:19 / Session:  00:00:09 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 811 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-07-30 14:43:19 / Session:  00:00:09 / Command:  00:00:01 / CPU:  00:00:01 / Memory: 811 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6310, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 55, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDNRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_1' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FDPRBSBQ_V2_4' and will be excluded from sequential mapping. (SQM-1061)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPQB_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPQ_V2LP_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBQ_V2LP_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDPRBSBQ_V2LP_0P5' and will be excluded from sequential mapping. (SQM-1061)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPRBSBQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Cannot infer functionality of libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDPRBSBQ_V2LP_2' and will be excluded from sequential mapping. (SQM-1061)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPSBQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPSBQ_V2LP_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_1' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Mapping to scan cell 'SAEDRVT14_FSDPSYNRBQ_V2LP_2' in library is not possible because cell has 'dont_use' attribute. (SQM-1067)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4'. (SQM-2004)
Warning: Skipping check for single_bit_degenerate attribute on the multibit libcell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5' since it is not a black-box. (SQM-1079)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2'. (SQM-2004)
Information: No single-bit representative was found for multibit lib cell 'saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4'. (SQM-2004)
Warning: Found 8 multibit sequential library cells that have missing/added attributes or have restrictions that prevent them from banking. (SQM-1053)
0 sequential multibit library cells have restrictions (dont_use or dont_touch).
8 sequential multibit library cells have missing sequential mapping relevant attributes
Use check_multibit_library command to identify these multibit library cells.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Slow (POW-052)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Timer-derived activity data is cached on scenario FUNC_Typical (POW-052)
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   FUNC_Fast	(Mode: FUNC; Corner: Fast)
   FUNC_Slow	(Mode: FUNC; Corner: Slow)
   FUNC_Typical	(Mode: FUNC; Corner: Typical)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 55
   cts.common.user_instance_name_prefix = clock
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing/SAEDRVT14_BUF_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_10
   saed14rvt_frame_timing/SAEDRVT14_INV_12
   saed14rvt_frame_timing/SAEDRVT14_INV_16
   saed14rvt_frame_timing/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_1
   saed14rvt_frame_timing/SAEDRVT14_INV_20
   saed14rvt_frame_timing/SAEDRVT14_INV_2
   saed14rvt_frame_timing/SAEDRVT14_INV_3
   saed14rvt_frame_timing/SAEDRVT14_INV_4
   saed14rvt_frame_timing/SAEDRVT14_INV_6
   saed14rvt_frame_timing/SAEDRVT14_INV_8
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_9
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_8

Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.16 sec, cpu time is 0 hr : 0 min : 0.19 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer M2: cached 3307 shapes out of 3307 total shapes.
Layer M3: cached 3307 shapes out of 3307 total shapes.
Cached 9921 vias out of 16355 total vias.
Total 0.0817 seconds to build cellmap data
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
Total 0.0539 seconds to load 6909 cell instances into cellmap
Moveable cells: 5607; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9825, cell height 0.6000, cell area 0.5895 for total 5607 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 1555 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.23 sec, cpu time is 0 hr : 0 min : 0.23 sec. (CTS-104)
Setting target skew for clock: clk (mode FUNC corner Fast) as 0.180000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 2
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Scenario CTS_DRC_OFF_SCEN0 is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario CTS_DRC_OFF_SCEN0.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario CTS_DRC_OFF_SCEN0 (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario CTS_DRC_OFF_SCEN1 identical to that on CTS_DRC_OFF_SCEN0 (POW-006)
Information: Timer-derived activity data is cached on scenario CTS_DRC_OFF_SCEN1 (POW-052)
Information: Propagated activity on scenario CTS_DRC_OFF_SCEN2 identical to that on CTS_DRC_OFF_SCEN0 (POW-006)
Information: Timer-derived activity data is cached on scenario CTS_DRC_OFF_SCEN2 (POW-052)
Information: Relocated the clock cell 'clock_gate_mem_rdata_q_reg' from (120.74, 35.60) to (129.25, 46.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_mem_wdata_reg' from (124.44, 45.20) to (128.28, 48.80). (CTS-106)
Information: Relocated the clock cell 'clock_gate_reg_next_pc_reg_32' from (87.21, 28.40) to (129.25, 47.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_reg_next_pc_reg' from (95.35, 28.40) to (129.25, 48.80). (CTS-106)
Information: Relocated the clock cell 'clock_gate_count_instr_reg_34' from (107.12, 20.00) to (129.25, 47.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_count_instr_reg_31' from (106.45, 22.40) to (129.25, 46.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_count_instr_reg' from (105.27, 29.60) to (129.25, 45.20). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpu_state_reg' from (115.19, 45.20) to (127.91, 46.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg' from (78.78, 33.20) to (127.91, 47.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_1' from (76.63, 40.40) to (97.50, 46.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_2' from (75.30, 39.20) to (94.47, 46.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_3' from (74.19, 35.60) to (94.47, 47.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_4' from (79.59, 35.60) to (97.50, 47.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_5' from (71.45, 38.00) to (127.91, 48.80). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_6' from (71.45, 34.40) to (127.91, 47.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_7' from (79.22, 40.40) to (100.53, 46.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_8' from (73.15, 34.40) to (129.25, 45.20). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_9' from (74.71, 33.20) to (103.49, 46.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_10' from (79.52, 35.60) to (97.50, 48.80). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_11' from (71.97, 36.80) to (55.47, 40.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_12' from (75.74, 35.60) to (58.06, 35.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_13' from (78.85, 33.20) to (97.50, 47.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_14' from (71.38, 33.20) to (91.51, 46.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_15' from (75.52, 35.60) to (94.47, 48.80). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_16' from (79.52, 38.00) to (127.91, 46.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_17' from (71.67, 40.40) to (103.49, 47.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_18' from (71.90, 35.60) to (97.50, 46.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_19' from (76.85, 35.60) to (58.50, 44.00). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_20' from (75.52, 38.00) to (129.25, 44.00). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_21' from (72.34, 35.60) to (127.91, 45.20). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_22' from (75.74, 34.40) to (55.47, 41.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_23' from (79.52, 36.80) to (126.58, 46.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_24' from (71.82, 40.40) to (103.49, 48.80). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_25' from (79.07, 39.20) to (129.25, 50.00). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_26' from (78.19, 35.60) to (94.47, 47.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_27' from (74.41, 34.40) to (58.50, 45.20). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_28' from (71.38, 39.20) to (97.50, 45.20). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_29' from (71.90, 38.00) to (100.53, 47.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_cpuregs_reg_30' from (79.22, 39.20) to (129.25, 51.20). (CTS-106)
Information: Relocated the clock cell 'clock_gate_decoded_imm_j_reg' from (122.81, 36.80) to (129.25, 50.00). (CTS-106)
Information: Relocated the clock cell 'clock_gate_decoded_imm_reg' from (116.89, 46.40) to (129.25, 44.00). (CTS-106)
Information: Relocated the clock cell 'clock_gate_instr_add_reg' from (121.70, 46.40) to (126.58, 47.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_latched_rd_reg' from (118.37, 35.60) to (119.03, 34.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_latched_branch_reg' from (108.16, 36.80) to (126.58, 48.80). (CTS-106)
Information: Relocated the clock cell 'clock_gate_mem_addr_reg' from (123.70, 38.00) to (128.21, 32.00). (CTS-106)
Information: Relocated the clock cell 'clock_gate_reg_op1_reg' from (108.45, 46.40) to (126.58, 47.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_reg_op2_reg' from (106.75, 45.20) to (95.65, 52.40). (CTS-106)
Information: Relocated the clock cell 'clock_gate_reg_pc_reg' from (87.51, 35.60) to (127.91, 45.20). (CTS-106)
Information: Relocated the clock cell 'clock_gate_mem_state_reg' from (123.84, 39.20) to (125.69, 41.60). (CTS-106)
Information: Relocated the clock cell 'clock_gate_mem_wordsize_reg_35' from (111.71, 45.20) to (112.97, 46.40). (CTS-106)
Note - message 'CTS-106' limit (50) exceeded. Remainder will be suppressed.
A total of 54 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 1.99 sec, cpu time is 0 hr : 0 min : 2.40 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 55
Computing criticality for all echelons
Scenario CTS_DRC_OFF_SCEN0 is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity for scenario CTS_DRC_OFF_SCEN0 was cached, no propagation required. (POW-005)
Information: Activity for scenario CTS_DRC_OFF_SCEN1 was cached, no propagation required. (POW-005)
Information: Activity for scenario CTS_DRC_OFF_SCEN2 was cached, no propagation required. (POW-005)
Num of echelons 4
  Level 0 Num Nodes: 48
  Level 1 Num Nodes: 4
  Level 2 Num Nodes: 2
  Level 3 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.200000 max_cap 0.300000)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Warning: No default voltage defined in the design, taking it as zero for power calculations. (POW-080)
Note - message 'POW-080' limit (10) exceeded. Remainder will be suppressed.
Information: timingScenario CTS_DRC_OFF_SCEN1 timingCorner Slow.  Using corner Slow for worst leakage corner. Using corner Slow for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = 0.190000  Target = 0.0341096  MaxRC = 0.022555 Fast Target = 0.011893 (OPT-081)
Using layer M4 for buffering distances in roi (originally M4)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Core Area = 46 X 25 ()
   10% ...   20% ...   30% ...   40% ...   50% ...   60% ...   70% ...   80% ...   90% ...Number of Drivers Sized: 34 [70.83%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_mem_rdata_q_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[31]/CK
   2. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[30]/CK
   3. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[29]/CK
   4. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[22]/CK
   5. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[28]/CK
   6. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[27]/CK
   7. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[26]/CK
   8. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[25]/CK
   9. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[21]/CK
  10. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[20]/CK
  11. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[14]/CK
  12. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[13]/CK
  13. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[24]/CK
  14. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[6]/CK
  15. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[12]/CK
  16. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[18]/CK
  17. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[17]/CK
  18. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[16]/CK
  19. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[15]/CK
  20. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[19]/CK
  21. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[11]/CK
  22. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[10]/CK
  23. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[9]/CK
  24. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[8]/CK
  25. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[7]/CK
  26. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[5]/CK
  27. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[4]/CK
  28. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[3]/CK
  29. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[2]/CK
  30. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[1]/CK
  31. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[0]/CK
  32. Phase delay = (max r/f: -0.120000/__  min r/f: -0.120000/__) : mem_rdata_q_reg[23]/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_rdata_q_reg/Q
 Phase delay: (max r/f: -0.040521/nan  min r/f: -0.040521/nan) : clock_gate_mem_rdata_q_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_mem_wdata_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[31]/CK
   2. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[30]/CK
   3. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[29]/CK
   4. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[28]/CK
   5. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[27]/CK
   6. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[26]/CK
   7. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[25]/CK
   8. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[24]/CK
   9. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[23]/CK
  10. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[22]/CK
  11. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[21]/CK
  12. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[20]/CK
  13. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[19]/CK
  14. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[18]/CK
  15. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[17]/CK
  16. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[16]/CK
  17. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[15]/CK
  18. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[14]/CK
  19. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[13]/CK
  20. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[12]/CK
  21. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[11]/CK
  22. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[10]/CK
  23. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[9]/CK
  24. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[8]/CK
  25. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[7]/CK
  26. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[6]/CK
  27. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[5]/CK
  28. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[4]/CK
  29. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[3]/CK
  30. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[2]/CK
  31. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[1]/CK
  32. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wdata_reg[0]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_wdata_reg/Q
 Phase delay: (max r/f: 0.035447/nan  min r/f: 0.035447/nan) : clock_gate_mem_wdata_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = clock_gate_reg_next_pc_reg_32/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 6
 Number of Gates = 0
 Number of Loads = 6
 Loads with existing phase delay = 6
  1. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : reg_next_pc_reg[29]/CK
  2. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : reg_next_pc_reg[27]/CK
  3. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : reg_next_pc_reg[30]/CK
  4. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : reg_next_pc_reg[28]/CK
  5. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : reg_next_pc_reg[25]/CK
  6. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : reg_next_pc_reg[31]/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_next_pc_reg_32/Q
 Phase delay: (max r/f: -0.033145/nan  min r/f: -0.033145/nan) : clock_gate_reg_next_pc_reg_32/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = clock_gate_count_instr_reg_34/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 62
 Number of Gates = 0
 Number of Loads = 62
 Loads with existing phase delay = 62
   1. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[31]/CK
   2. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[30]/CK
   3. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[29]/CK
   4. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[28]/CK
   5. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[27]/CK
   6. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[26]/CK
   7. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[25]/CK
   8. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[24]/CK
   9. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[23]/CK
  10. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[22]/CK
  11. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[21]/CK
  12. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[20]/CK
  13. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[19]/CK
  14. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[18]/CK
  15. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[17]/CK
  16. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[16]/CK
  17. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[15]/CK
  18. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[14]/CK
  19. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[13]/CK
  20. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[12]/CK
  21. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[11]/CK
  22. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[10]/CK
  23. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[9]/CK
  24. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[8]/CK
  25. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[7]/CK
  26. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[6]/CK
  27. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[5]/CK
  28. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[4]/CK
  29. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[3]/CK
  30. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : count_instr_reg[2]/CK
  31. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[63]/CK
  32. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[58]/CK
  33. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[62]/CK
  34. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[61]/CK
  35. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[60]/CK
  36. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[59]/CK
  37. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[57]/CK
  38. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[56]/CK
  39. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[55]/CK
  40. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[54]/CK
  41. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[53]/CK
  42. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[52]/CK
  43. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[51]/CK
  44. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[50]/CK
  45. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[49]/CK
  46. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[48]/CK
  47. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[47]/CK
  48. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[46]/CK
  49. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[45]/CK
  50. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[44]/CK
  51. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[43]/CK
  52. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[42]/CK
  53. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[41]/CK
  54. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[40]/CK
  55. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[39]/CK
  56. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[38]/CK
  57. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[37]/CK
  58. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[36]/CK
  59. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[35]/CK
  60. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[34]/CK
  61. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[33]/CK
  62. Phase delay = (max r/f: -0.096000/__  min r/f: -0.096000/__) : count_instr_reg[32]/CK
 Added 2 Repeaters (B: 2 I: 0). Built 1 Repeater Levels for driver clock_gate_count_instr_reg_34/Q
 Phase delay: (max r/f: 0.004370/nan  min r/f: 0.004370/nan) : clock_gate_count_instr_reg_34/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpu_state_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 7
 Number of Gates = 0
 Number of Loads = 7
 Loads with existing phase delay = 7
  1. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : cpu_state_reg[3]/CK
  2. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : cpu_state_reg[7]/CK
  3. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : cpu_state_reg[5]/CK
  4. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : cpu_state_reg[2]/CK
  5. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : cpu_state_reg[1]/CK
  6. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : cpu_state_reg[0]/CK
  7. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : cpu_state_reg[6]/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpu_state_reg/Q
 Phase delay: (max r/f: -0.006335/nan  min r/f: -0.006335/nan) : clock_gate_cpu_state_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][20]/CK
   2. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][30]/CK
   3. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][29]/CK
   4. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][28]/CK
   5. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][27]/CK
   6. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][25]/CK
   7. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][26]/CK
   8. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][24]/CK
   9. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][23]/CK
  10. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][19]/CK
  11. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][22]/CK
  12. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][21]/CK
  13. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][18]/CK
  14. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][17]/CK
  15. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][13]/CK
  16. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][16]/CK
  17. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][15]/CK
  18. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][14]/CK
  19. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][11]/CK
  20. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][12]/CK
  21. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][9]/CK
  22. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][10]/CK
  23. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][7]/CK
  24. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][8]/CK
  25. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][6]/CK
  26. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][5]/CK
  27. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][0]/CK
  28. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][4]/CK
  29. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][3]/CK
  30. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][2]/CK
  31. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][1]/CK
  32. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[10][31]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg/Q
 Phase delay: (max r/f: 0.027201/nan  min r/f: 0.027201/nan) : clock_gate_cpuregs_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_1/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][23]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][30]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][31]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][26]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][29]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][28]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][27]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][24]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][25]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][22]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][4]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][21]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][19]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][20]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][18]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][17]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][14]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][16]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][15]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][12]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][13]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][10]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][11]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][6]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][9]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][8]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][7]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][5]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][3]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][2]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][0]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[11][1]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_20
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_1/Q
 Phase delay: (max r/f: 0.025569/nan  min r/f: 0.025569/nan) : clock_gate_cpuregs_reg_1/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_2/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][31]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][2]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][27]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][29]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][28]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][25]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][26]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][23]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][24]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][22]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][21]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][17]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][20]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][19]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][18]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][15]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][16]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][14]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][13]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][12]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][11]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][10]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][9]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][8]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][7]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][6]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][5]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][3]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][4]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][1]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][30]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[12][0]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_2/Q
 Phase delay: (max r/f: 0.032512/nan  min r/f: 0.032512/nan) : clock_gate_cpuregs_reg_2/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_3/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][27]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][31]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][26]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][30]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][29]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][28]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][19]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][25]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][24]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][23]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][22]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][21]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][20]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][13]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][18]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][17]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][16]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][15]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][14]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][12]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][5]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][11]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][10]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][9]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][8]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][7]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][6]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][2]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][4]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][3]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][1]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[13][0]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_3/Q
 Phase delay: (max r/f: 0.032188/nan  min r/f: 0.032188/nan) : clock_gate_cpuregs_reg_3/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_4/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][30]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][29]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][4]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][24]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][27]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][28]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][26]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][25]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][21]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][23]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][31]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][22]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][17]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][20]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][19]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][18]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][16]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][14]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][15]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][11]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][13]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][12]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][8]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][10]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][9]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][7]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][5]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][6]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][3]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][2]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][1]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[14][0]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_4/Q
 Phase delay: (max r/f: 0.031444/nan  min r/f: 0.031444/nan) : clock_gate_cpuregs_reg_4/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_5/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][29]/CK
   2. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][31]/CK
   3. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][23]/CK
   4. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][3]/CK
   5. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][28]/CK
   6. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][27]/CK
   7. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][25]/CK
   8. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][26]/CK
   9. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][21]/CK
  10. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][24]/CK
  11. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][22]/CK
  12. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][19]/CK
  13. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][20]/CK
  14. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][17]/CK
  15. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][18]/CK
  16. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][16]/CK
  17. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][13]/CK
  18. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][15]/CK
  19. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][14]/CK
  20. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][12]/CK
  21. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][11]/CK
  22. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][9]/CK
  23. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][10]/CK
  24. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][8]/CK
  25. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][7]/CK
  26. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][6]/CK
  27. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][5]/CK
  28. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][4]/CK
  29. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][2]/CK
  30. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][1]/CK
  31. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][0]/CK
  32. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[15][30]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_5/Q
 Phase delay: (max r/f: 0.026152/nan  min r/f: 0.026152/nan) : clock_gate_cpuregs_reg_5/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_6/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][3]/CK
   2. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][30]/CK
   3. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][27]/CK
   4. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][29]/CK
   5. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][28]/CK
   6. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][21]/CK
   7. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][26]/CK
   8. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][25]/CK
   9. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][24]/CK
  10. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][23]/CK
  11. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][22]/CK
  12. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][20]/CK
  13. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][18]/CK
  14. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][19]/CK
  15. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][13]/CK
  16. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][17]/CK
  17. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][16]/CK
  18. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][15]/CK
  19. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][14]/CK
  20. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][12]/CK
  21. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][11]/CK
  22. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][10]/CK
  23. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][9]/CK
  24. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][5]/CK
  25. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][8]/CK
  26. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][7]/CK
  27. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][6]/CK
  28. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][4]/CK
  29. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][1]/CK
  30. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][0]/CK
  31. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][2]/CK
  32. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[16][31]/CK
 Added 1 Repeaters (B: 1 I: 0). Built 1 Repeater Levels for driver clock_gate_cpuregs_reg_6/Q
 Phase delay: (max r/f: 0.034182/nan  min r/f: 0.034182/nan) : clock_gate_cpuregs_reg_6/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_7/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][30]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][31]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][25]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][26]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][29]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][28]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][27]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][10]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][24]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][23]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][22]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][21]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][20]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][19]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][18]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][17]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][16]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][15]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][14]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][13]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][12]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][11]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][8]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][9]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][7]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][6]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][5]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][4]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][3]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][2]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][1]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[17][0]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_7/Q
 Phase delay: (max r/f: 0.032627/nan  min r/f: 0.032627/nan) : clock_gate_cpuregs_reg_7/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_8/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][29]/CK
   2. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][30]/CK
   3. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][4]/CK
   4. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][27]/CK
   5. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][28]/CK
   6. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][26]/CK
   7. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][25]/CK
   8. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][24]/CK
   9. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][23]/CK
  10. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][22]/CK
  11. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][21]/CK
  12. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][20]/CK
  13. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][19]/CK
  14. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][18]/CK
  15. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][17]/CK
  16. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][16]/CK
  17. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][15]/CK
  18. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][14]/CK
  19. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][13]/CK
  20. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][12]/CK
  21. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][11]/CK
  22. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][10]/CK
  23. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][9]/CK
  24. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][8]/CK
  25. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][7]/CK
  26. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][6]/CK
  27. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][5]/CK
  28. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][0]/CK
  29. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][3]/CK
  30. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][2]/CK
  31. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][1]/CK
  32. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[18][31]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_8/Q
 Phase delay: (max r/f: 0.027373/nan  min r/f: 0.027373/nan) : clock_gate_cpuregs_reg_8/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_9/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][29]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][31]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][30]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][24]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][26]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][28]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][27]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][25]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][22]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][23]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][4]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][21]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][20]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][18]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][19]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][16]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][17]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][13]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][15]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][14]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][11]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][12]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][9]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][10]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][7]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][8]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][6]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][5]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][3]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][1]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][2]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[19][0]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_9/Q
 Phase delay: (max r/f: 0.032207/nan  min r/f: 0.032207/nan) : clock_gate_cpuregs_reg_9/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_10/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][27]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][31]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][3]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][2]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][1]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][0]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][24]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][26]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][30]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][29]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][28]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][23]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][25]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][22]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][20]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][19]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][18]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][17]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][16]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][14]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][15]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][11]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][13]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][12]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][9]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][10]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][8]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][6]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][7]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][5]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][4]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[1][21]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_20
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_10/Q
 Phase delay: (max r/f: 0.026981/nan  min r/f: 0.026981/nan) : clock_gate_cpuregs_reg_10/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_11/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_11/Q
 Phase delay: (max r/f: 0.037384/nan  min r/f: 0.037384/nan) : clock_gate_cpuregs_reg_11/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_12/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_12/Q
 Phase delay: (max r/f: 0.037498/nan  min r/f: 0.037498/nan) : clock_gate_cpuregs_reg_12/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_13/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][30]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][1]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][31]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][29]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][28]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][27]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][26]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][25]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][24]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][23]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][22]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][21]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][20]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][19]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][18]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][17]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][16]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][15]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][14]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][13]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][12]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][11]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][10]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][9]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][8]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][7]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][6]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][5]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][4]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][3]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][2]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[22][0]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_24
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_13/Q
 Phase delay: (max r/f: 0.024616/nan  min r/f: 0.024616/nan) : clock_gate_cpuregs_reg_13/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_14/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][21]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][31]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][2]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][4]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][28]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][27]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][26]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][25]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][24]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][23]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][20]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][22]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][19]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][18]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][17]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][14]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][16]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][15]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][12]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][13]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][11]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][9]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][10]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][5]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][8]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][7]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][6]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][3]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][1]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][0]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][29]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[23][30]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_14/Q
 Phase delay: (max r/f: 0.033046/nan  min r/f: 0.033046/nan) : clock_gate_cpuregs_reg_14/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_15/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][25]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][29]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][30]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][31]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][24]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][28]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][27]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][26]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][1]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][23]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][22]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][21]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][20]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][19]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][18]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][17]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][16]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][15]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][14]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][13]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][12]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][11]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][10]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][9]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][8]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][7]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][6]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][5]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][4]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][2]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][0]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[24][3]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_15/Q
 Phase delay: (max r/f: 0.033046/nan  min r/f: 0.033046/nan) : clock_gate_cpuregs_reg_15/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_16/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][28]/CK
   2. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][30]/CK
   3. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][31]/CK
   4. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][15]/CK
   5. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][27]/CK
   6. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][26]/CK
   7. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][25]/CK
   8. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][24]/CK
   9. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][23]/CK
  10. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][22]/CK
  11. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][21]/CK
  12. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][20]/CK
  13. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][19]/CK
  14. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][18]/CK
  15. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][17]/CK
  16. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][16]/CK
  17. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][8]/CK
  18. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][14]/CK
  19. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][13]/CK
  20. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][12]/CK
  21. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][11]/CK
  22. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][10]/CK
  23. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][9]/CK
  24. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][0]/CK
  25. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][7]/CK
  26. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][6]/CK
  27. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][5]/CK
  28. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][4]/CK
  29. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][3]/CK
  30. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][2]/CK
  31. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][1]/CK
  32. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[25][29]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_6
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_16/Q
 Phase delay: (max r/f: 0.033248/nan  min r/f: 0.033248/nan) : clock_gate_cpuregs_reg_16/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_17/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][26]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][31]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][30]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][24]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][25]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][29]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][27]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][2]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][23]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][13]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][21]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][20]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][19]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][18]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][17]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][16]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][15]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][14]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][8]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][12]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][11]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][10]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][9]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][3]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][7]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][6]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][5]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][1]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][0]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][28]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][22]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[26][4]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_17/Q
 Phase delay: (max r/f: 0.032836/nan  min r/f: 0.032836/nan) : clock_gate_cpuregs_reg_17/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_18/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][4]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][31]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][30]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][28]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][29]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][27]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][25]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][26]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][23]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][24]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][21]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][22]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][20]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][17]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][19]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][18]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][16]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][14]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][15]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][13]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][12]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][10]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][11]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][9]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][6]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][8]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][7]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][1]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][5]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][3]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][2]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[27][0]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_18/Q
 Phase delay: (max r/f: 0.031864/nan  min r/f: 0.031864/nan) : clock_gate_cpuregs_reg_18/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_19/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_19/Q
 Phase delay: (max r/f: 0.038452/nan  min r/f: 0.038452/nan) : clock_gate_cpuregs_reg_19/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_20/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][29]/CK
   2. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][31]/CK
   3. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][1]/CK
   4. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][30]/CK
   5. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][24]/CK
   6. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][28]/CK
   7. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][27]/CK
   8. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][26]/CK
   9. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][25]/CK
  10. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][23]/CK
  11. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][22]/CK
  12. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][21]/CK
  13. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][20]/CK
  14. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][19]/CK
  15. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][18]/CK
  16. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][17]/CK
  17. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][16]/CK
  18. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][15]/CK
  19. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][14]/CK
  20. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][13]/CK
  21. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][12]/CK
  22. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][11]/CK
  23. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][10]/CK
  24. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][9]/CK
  25. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][8]/CK
  26. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][7]/CK
  27. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][6]/CK
  28. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][5]/CK
  29. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][4]/CK
  30. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][2]/CK
  31. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][0]/CK
  32. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[29][3]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_20/Q
 Phase delay: (max r/f: 0.019335/nan  min r/f: 0.019335/nan) : clock_gate_cpuregs_reg_20/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_21/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][1]/CK
   2. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][29]/CK
   3. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][30]/CK
   4. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][28]/CK
   5. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][26]/CK
   6. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][25]/CK
   7. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][4]/CK
   8. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][27]/CK
   9. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][3]/CK
  10. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][2]/CK
  11. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][24]/CK
  12. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][23]/CK
  13. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][22]/CK
  14. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][21]/CK
  15. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][20]/CK
  16. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][19]/CK
  17. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][18]/CK
  18. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][17]/CK
  19. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][16]/CK
  20. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][15]/CK
  21. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][14]/CK
  22. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][13]/CK
  23. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][12]/CK
  24. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][11]/CK
  25. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][10]/CK
  26. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][9]/CK
  27. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][8]/CK
  28. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][7]/CK
  29. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][6]/CK
  30. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][5]/CK
  31. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][0]/CK
  32. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[2][31]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_24
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_21/Q
 Phase delay: (max r/f: 0.021022/nan  min r/f: 0.021022/nan) : clock_gate_cpuregs_reg_21/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_22/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_22/Q
 Phase delay: (max r/f: 0.037632/nan  min r/f: 0.037632/nan) : clock_gate_cpuregs_reg_22/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_23/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][31]/CK
   2. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][29]/CK
   3. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][27]/CK
   4. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][30]/CK
   5. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][28]/CK
   6. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][4]/CK
   7. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][26]/CK
   8. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][25]/CK
   9. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][24]/CK
  10. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][23]/CK
  11. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][22]/CK
  12. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][21]/CK
  13. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][20]/CK
  14. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][19]/CK
  15. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][18]/CK
  16. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][17]/CK
  17. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][16]/CK
  18. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][15]/CK
  19. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][14]/CK
  20. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][13]/CK
  21. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][12]/CK
  22. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][11]/CK
  23. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][10]/CK
  24. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][9]/CK
  25. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][8]/CK
  26. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][7]/CK
  27. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][6]/CK
  28. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][5]/CK
  29. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][2]/CK
  30. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][3]/CK
  31. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][0]/CK
  32. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[31][1]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_23/Q
 Phase delay: (max r/f: 0.026915/nan  min r/f: 0.026915/nan) : clock_gate_cpuregs_reg_23/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_24/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][31]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][30]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][29]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][28]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][27]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][26]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][25]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][23]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][24]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][22]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][21]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][20]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][19]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][18]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][17]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][16]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][15]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][14]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][13]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][12]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][11]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][10]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][9]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][8]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][7]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][6]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][5]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][2]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][3]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][0]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][4]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[3][1]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_24
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_24/Q
 Phase delay: (max r/f: 0.025722/nan  min r/f: 0.025722/nan) : clock_gate_cpuregs_reg_24/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_25/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][31]/CK
   2. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][28]/CK
   3. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][26]/CK
   4. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][30]/CK
   5. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][29]/CK
   6. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][27]/CK
   7. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][23]/CK
   8. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][25]/CK
   9. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][24]/CK
  10. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][3]/CK
  11. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][22]/CK
  12. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][21]/CK
  13. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][20]/CK
  14. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][19]/CK
  15. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][18]/CK
  16. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][13]/CK
  17. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][16]/CK
  18. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][15]/CK
  19. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][14]/CK
  20. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][12]/CK
  21. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][11]/CK
  22. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][9]/CK
  23. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][10]/CK
  24. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][6]/CK
  25. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][8]/CK
  26. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][7]/CK
  27. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][5]/CK
  28. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][0]/CK
  29. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][2]/CK
  30. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][1]/CK
  31. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][17]/CK
  32. Phase delay = (max r/f: -0.016000/__  min r/f: -0.016000/__) : cpuregs_reg[4][4]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_25/Q
 Phase delay: (max r/f: 0.026686/nan  min r/f: 0.026686/nan) : clock_gate_cpuregs_reg_25/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_26/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][28]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][26]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][29]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][31]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][30]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][24]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][27]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][25]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][22]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][23]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][15]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][21]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][20]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][19]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][18]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][17]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][16]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][10]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][14]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][13]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][12]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][11]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][6]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][9]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][8]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][7]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][0]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][5]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][4]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][3]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][2]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[5][1]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_20
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_26/Q
 Phase delay: (max r/f: 0.026924/nan  min r/f: 0.026924/nan) : clock_gate_cpuregs_reg_26/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_27/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_27/Q
 Phase delay: (max r/f: 0.038242/nan  min r/f: 0.038242/nan) : clock_gate_cpuregs_reg_27/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_28/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][31]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][27]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][25]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][29]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][24]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][28]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][18]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][26]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][3]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][30]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][23]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][22]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][21]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][20]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][19]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][17]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][16]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][15]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][14]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][13]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][12]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][11]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][10]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][9]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][8]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][7]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][6]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][5]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][2]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][0]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][1]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[7][4]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_28/Q
 Phase delay: (max r/f: 0.032188/nan  min r/f: 0.032188/nan) : clock_gate_cpuregs_reg_28/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_29/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][3]/CK
   2. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][31]/CK
   3. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][29]/CK
   4. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][28]/CK
   5. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][24]/CK
   6. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][25]/CK
   7. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][26]/CK
   8. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][23]/CK
   9. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][22]/CK
  10. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][21]/CK
  11. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][20]/CK
  12. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][19]/CK
  13. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][17]/CK
  14. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][18]/CK
  15. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][16]/CK
  16. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][14]/CK
  17. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][15]/CK
  18. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][13]/CK
  19. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][12]/CK
  20. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][11]/CK
  21. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][10]/CK
  22. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][8]/CK
  23. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][9]/CK
  24. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][7]/CK
  25. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][6]/CK
  26. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][5]/CK
  27. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][4]/CK
  28. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][2]/CK
  29. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][1]/CK
  30. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][30]/CK
  31. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][0]/CK
  32. Phase delay = (max r/f: -0.008000/__  min r/f: -0.008000/__) : cpuregs_reg[8][27]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_29/Q
 Phase delay: (max r/f: 0.033084/nan  min r/f: 0.033084/nan) : clock_gate_cpuregs_reg_29/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_30/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][30]/CK
   2. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][23]/CK
   3. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][31]/CK
   4. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][29]/CK
   5. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][28]/CK
   6. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][27]/CK
   7. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][24]/CK
   8. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][26]/CK
   9. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][25]/CK
  10. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][19]/CK
  11. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][4]/CK
  12. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][22]/CK
  13. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][21]/CK
  14. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][20]/CK
  15. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][18]/CK
  16. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][10]/CK
  17. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][17]/CK
  18. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][16]/CK
  19. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][15]/CK
  20. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][14]/CK
  21. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][13]/CK
  22. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][12]/CK
  23. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][11]/CK
  24. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][9]/CK
  25. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][7]/CK
  26. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][8]/CK
  27. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][6]/CK
  28. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][5]/CK
  29. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][1]/CK
  30. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][3]/CK
  31. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][2]/CK
  32. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : cpuregs_reg[9][0]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_24
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_30/Q
 Phase delay: (max r/f: 0.012964/nan  min r/f: 0.012964/nan) : clock_gate_cpuregs_reg_30/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_decoded_imm_j_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 33
 Number of Gates = 0
 Number of Loads = 33
 Loads with existing phase delay = 33
   1. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : is_lb_lh_lw_lbu_lhu_reg/CK
   2. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_rs1_reg[4]/CK
   3. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : is_sb_sh_sw_reg/CK
   4. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : instr_jal_reg/CK
   5. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[31]/CK
   6. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_rs1_reg[3]/CK
   7. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : instr_jalr_reg/CK
   8. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[17]/CK
   9. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : instr_auipc_reg/CK
  10. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_rs1_reg[0]/CK
  11. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_rs2_reg[2]/CK
  12. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[16]/CK
  13. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[13]/CK
  14. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[11]/CK
  15. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[14]/CK
  16. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[7]/CK
  17. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[12]/CK
  18. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[5]/CK
  19. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[10]/CK
  20. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[9]/CK
  21. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[8]/CK
  22. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[4]/CK
  23. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[6]/CK
  24. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[3]/CK
  25. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_imm_j_reg[1]/CK
  26. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : is_alu_reg_reg_reg/CK
  27. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : is_alu_reg_imm_reg/CK
  28. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_rd_reg[4]/CK
  29. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_rd_reg[3]/CK
  30. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_rd_reg[2]/CK
  31. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_rd_reg[1]/CK
  32. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : decoded_rd_reg[0]/CK
  33. Phase delay = (max r/f: -0.088000/__  min r/f: -0.088000/__) : instr_lui_reg/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_decoded_imm_j_reg/Q
 Phase delay: (max r/f: -0.003256/nan  min r/f: -0.003256/nan) : clock_gate_decoded_imm_j_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_decoded_imm_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 50
 Number of Gates = 0
 Number of Loads = 50
 Loads with existing phase delay = 50
   1. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : is_slli_srli_srai_reg/CK
   2. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : is_jalr_addi_slti_sltiu_xori_ori_andi_reg/CK
   3. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : is_sll_srl_sra_reg/CK
   4. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_rdinstrh_reg/CK
   5. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_rdcycle_reg/CK
   6. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_slli_reg/CK
   7. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[22]/CK
   8. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[21]/CK
   9. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[20]/CK
  10. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[19]/CK
  11. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[18]/CK
  12. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[17]/CK
  13. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[16]/CK
  14. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[15]/CK
  15. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_lb_reg/CK
  16. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[13]/CK
  17. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[12]/CK
  18. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[11]/CK
  19. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[10]/CK
  20. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[8]/CK
  21. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[7]/CK
  22. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[6]/CK
  23. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[5]/CK
  24. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[3]/CK
  25. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[2]/CK
  26. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[1]/CK
  27. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[0]/CK
  28. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[14]/CK
  29. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[9]/CK
  30. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : decoded_imm_reg[4]/CK
  31. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_lw_reg/CK
  32. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_lbu_reg/CK
  33. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_lhu_reg/CK
  34. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_sb_reg/CK
  35. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_sh_reg/CK
  36. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_sw_reg/CK
  37. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_lh_reg/CK
  38. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_srai_reg/CK
  39. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_srli_reg/CK
  40. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_rdcycleh_reg/CK
  41. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : instr_rdinstr_reg/CK
  42. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : decoded_imm_reg[31]/CK
  43. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : decoded_imm_reg[30]/CK
  44. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : decoded_imm_reg[29]/CK
  45. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : decoded_imm_reg[28]/CK
  46. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : decoded_imm_reg[27]/CK
  47. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : decoded_imm_reg[26]/CK
  48. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : decoded_imm_reg[25]/CK
  49. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : decoded_imm_reg[24]/CK
  50. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : decoded_imm_reg[23]/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_decoded_imm_reg/Q
 Phase delay: (max r/f: 0.039100/nan  min r/f: 0.039100/nan) : clock_gate_decoded_imm_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_instr_add_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 22
 Number of Gates = 0
 Number of Loads = 22
 Loads with existing phase delay = 22
   1. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_blt_reg/CK
   2. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_bge_reg/CK
   3. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_bltu_reg/CK
   4. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_bgeu_reg/CK
   5. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_addi_reg/CK
   6. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_sltiu_reg/CK
   7. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_xori_reg/CK
   8. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_ori_reg/CK
   9. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_andi_reg/CK
  10. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_add_reg/CK
  11. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_sub_reg/CK
  12. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_sra_reg/CK
  13. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_sltu_reg/CK
  14. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_xor_reg/CK
  15. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_srl_reg/CK
  16. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_and_reg/CK
  17. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_slt_reg/CK
  18. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_bne_reg/CK
  19. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_sll_reg/CK
  20. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_or_reg/CK
  21. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_slti_reg/CK
  22. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : instr_beq_reg/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_instr_add_reg/Q
 Phase delay: (max r/f: 0.009419/nan  min r/f: 0.009419/nan) : clock_gate_instr_add_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_latched_rd_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Loads with existing phase delay = 5
  1. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : latched_rd_reg[4]/CK
  2. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : latched_rd_reg[3]/CK
  3. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : latched_rd_reg[2]/CK
  4. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : latched_rd_reg[1]/CK
  5. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : latched_rd_reg[0]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_latched_rd_reg/Q
 Phase delay: (max r/f: 0.030106/nan  min r/f: 0.030106/nan) : clock_gate_latched_rd_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_latched_branch_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 3
 Number of Gates = 0
 Number of Loads = 3
 Loads with existing phase delay = 3
  1. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : latched_store_reg/CK
  2. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : latched_stalu_reg/CK
  3. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : latched_branch_reg/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_latched_branch_reg/Q
 Phase delay: (max r/f: -0.003570/nan  min r/f: -0.003570/nan) : clock_gate_latched_branch_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_mem_addr_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 35
 Number of Gates = 0
 Number of Loads = 35
 Loads with existing phase delay = 35
   1. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wstrb_reg[3]/CK
   2. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wstrb_reg[2]/CK
   3. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wstrb_reg[1]/CK
   4. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_wstrb_reg[0]/CK
   5. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[30]/CK
   6. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[29]/CK
   7. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[28]/CK
   8. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[27]/CK
   9. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[26]/CK
  10. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[25]/CK
  11. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[24]/CK
  12. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[23]/CK
  13. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[22]/CK
  14. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[21]/CK
  15. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[20]/CK
  16. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[19]/CK
  17. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[18]/CK
  18. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[17]/CK
  19. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[16]/CK
  20. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[15]/CK
  21. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[14]/CK
  22. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[13]/CK
  23. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[12]/CK
  24. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[11]/CK
  25. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[10]/CK
  26. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[9]/CK
  27. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[8]/CK
  28. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[7]/CK
  29. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[6]/CK
  30. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[4]/CK
  31. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[2]/CK
  32. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[31]/CK
  33. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[5]/CK
  34. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_addr_reg[3]/CK
  35. Phase delay = (max r/f: 0.008000/__  min r/f: 0.008000/__) : mem_instr_reg/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_addr_reg/Q
 Phase delay: (max r/f: 0.036896/nan  min r/f: 0.036896/nan) : clock_gate_mem_addr_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_op1_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Loads with existing phase delay = 32
   1. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[31]/CK
   2. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[30]/CK
   3. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[29]/CK
   4. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[28]/CK
   5. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[27]/CK
   6. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[26]/CK
   7. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[25]/CK
   8. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[24]/CK
   9. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[23]/CK
  10. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[22]/CK
  11. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[21]/CK
  12. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[20]/CK
  13. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[19]/CK
  14. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[18]/CK
  15. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[17]/CK
  16. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[16]/CK
  17. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[15]/CK
  18. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[14]/CK
  19. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[13]/CK
  20. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[12]/CK
  21. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[11]/CK
  22. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[10]/CK
  23. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[9]/CK
  24. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[8]/CK
  25. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[7]/CK
  26. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[6]/CK
  27. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[5]/CK
  28. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[4]/CK
  29. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[3]/CK
  30. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[2]/CK
  31. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[1]/CK
  32. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_op1_reg[0]/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_op1_reg/Q
 Phase delay: (max r/f: 0.064062/nan  min r/f: 0.064062/nan) : clock_gate_reg_op1_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_op2_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_op2_reg/Q
 Phase delay: (max r/f: 0.077324/nan  min r/f: 0.077324/nan) : clock_gate_reg_op2_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_pc_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 31
 Number of Gates = 0
 Number of Loads = 31
 Loads with existing phase delay = 31
   1. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[11]/CK
   2. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[6]/CK
   3. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[31]/CK
   4. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[26]/CK
   5. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[28]/CK
   6. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[24]/CK
   7. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[5]/CK
   8. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[30]/CK
   9. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[29]/CK
  10. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[25]/CK
  11. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[27]/CK
  12. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[9]/CK
  13. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[20]/CK
  14. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[23]/CK
  15. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[22]/CK
  16. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[21]/CK
  17. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[15]/CK
  18. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[19]/CK
  19. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[18]/CK
  20. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[17]/CK
  21. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[16]/CK
  22. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[10]/CK
  23. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[14]/CK
  24. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[13]/CK
  25. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[12]/CK
  26. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[1]/CK
  27. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[2]/CK
  28. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[8]/CK
  29. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[7]/CK
  30. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[4]/CK
  31. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_pc_reg[3]/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_pc_reg/Q
 Phase delay: (max r/f: 0.034455/nan  min r/f: 0.034455/nan) : clock_gate_reg_pc_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_mem_state_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 6
 Number of Gates = 0
 Number of Loads = 6
 Loads with existing phase delay = 6
  1. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : mem_state_reg[1]/CK
  2. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : mem_state_reg[0]/CK
  3. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : mem_do_rdata_reg/CK
  4. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : mem_valid_reg/CK
  5. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : mem_do_wdata_reg/CK
  6. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : is_beq_bne_blt_bge_bltu_bgeu_reg/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_state_reg/Q
 Phase delay: (max r/f: -0.029202/nan  min r/f: -0.029202/nan) : clock_gate_mem_state_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = clock_gate_mem_wordsize_reg_35/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 3
 Number of Gates = 0
 Number of Loads = 3
 Loads with existing phase delay = 3
  1. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : mem_wordsize_reg[1]/CK
  2. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : mem_wordsize_reg[0]/CK
  3. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_sh_reg[3]/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_wordsize_reg_35/Q
 Phase delay: (max r/f: -0.003553/nan  min r/f: -0.003553/nan) : clock_gate_mem_wordsize_reg_35/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = clock_gate_count_cycle_reg_33/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 62
 Number of Gates = 0
 Number of Loads = 62
 Loads with existing phase delay = 62
   1. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[26]/CK
   2. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[31]/CK
   3. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[30]/CK
   4. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[29]/CK
   5. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[28]/CK
   6. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[27]/CK
   7. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[25]/CK
   8. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[24]/CK
   9. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[23]/CK
  10. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[22]/CK
  11. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[21]/CK
  12. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[20]/CK
  13. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[19]/CK
  14. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[18]/CK
  15. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[17]/CK
  16. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[16]/CK
  17. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[15]/CK
  18. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[14]/CK
  19. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[13]/CK
  20. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[12]/CK
  21. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[11]/CK
  22. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[10]/CK
  23. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[9]/CK
  24. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[8]/CK
  25. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[7]/CK
  26. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[6]/CK
  27. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[5]/CK
  28. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[4]/CK
  29. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[3]/CK
  30. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[2]/CK
  31. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[61]/CK
  32. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[60]/CK
  33. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[63]/CK
  34. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[62]/CK
  35. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[57]/CK
  36. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[56]/CK
  37. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[55]/CK
  38. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[54]/CK
  39. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[53]/CK
  40. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[52]/CK
  41. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[51]/CK
  42. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[50]/CK
  43. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[49]/CK
  44. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[48]/CK
  45. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[47]/CK
  46. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[46]/CK
  47. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[45]/CK
  48. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[44]/CK
  49. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[43]/CK
  50. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[42]/CK
  51. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[41]/CK
  52. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[40]/CK
  53. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[39]/CK
  54. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[38]/CK
  55. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[37]/CK
  56. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[36]/CK
  57. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[35]/CK
  58. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[34]/CK
  59. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[33]/CK
  60. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[32]/CK
  61. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[59]/CK
  62. Phase delay = (max r/f: -0.080000/__  min r/f: -0.080000/__) : count_cycle_reg[58]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 1 Repeaters (B: 1 I: 0). Built 1 Repeater Levels for driver clock_gate_count_cycle_reg_33/Q
 Phase delay: (max r/f: -0.013210/nan  min r/f: -0.013210/nan) : clock_gate_count_cycle_reg_33/CK
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Processing parameter set (max_tran 0.200000 max_cap 0.300000)
Using layer M4 for buffering distances in roi (originally M4)
   10% ...   20% ...   30% ...   40% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_next_pc_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 25
 Number of Gates = 1
 Number of Loads = 26
 Loads with existing phase delay = 26
   1. Phase delay = (max r/f: -0.033145/__  min r/f: -0.033145/__) : clock_gate_reg_next_pc_reg_32/CK
   2. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[19]/CK
   3. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[18]/CK
   4. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[14]/CK
   5. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[13]/CK
   6. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[12]/CK
   7. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[22]/CK
   8. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[5]/CK
   9. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[16]/CK
  10. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[26]/CK
  11. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[24]/CK
  12. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[23]/CK
  13. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[21]/CK
  14. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[17]/CK
  15. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[11]/CK
  16. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[9]/CK
  17. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[7]/CK
  18. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[1]/CK
  19. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[15]/CK
  20. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[8]/CK
  21. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[20]/CK
  22. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[4]/CK
  23. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[3]/CK
  24. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[10]/CK
  25. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[6]/CK
  26. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : reg_next_pc_reg[2]/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_next_pc_reg/Q
 Phase delay: (max r/f: 0.060277/nan  min r/f: 0.060277/nan) : clock_gate_reg_next_pc_reg/CK
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = clock_gate_count_instr_reg_31/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: 0.004370/__  min r/f: 0.004370/__) : clock_gate_count_instr_reg_34/CK
  2. Phase delay = (max r/f: -0.056000/__  min r/f: -0.056000/__) : count_instr_reg[1]/CK
 Added 1 Repeaters (B: 1 I: 0). Built 1 Repeater Levels for driver clock_gate_count_instr_reg_31/Q
 Phase delay: (max r/f: 0.018542/nan  min r/f: 0.018542/nan) : clock_gate_count_instr_reg_31/CK
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = clock_gate_mem_wordsize_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: -0.003553/__  min r/f: -0.003553/__) : clock_gate_mem_wordsize_reg_35/CK
  2. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_sh_reg[4]/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_wordsize_reg/Q
 Phase delay: (max r/f: 0.022406/nan  min r/f: 0.022406/nan) : clock_gate_mem_wordsize_reg/CK
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_count_cycle_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: -0.013210/__  min r/f: -0.013210/__) : clock_gate_count_cycle_reg_33/CK
  2. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : count_cycle_reg[1]/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_count_cycle_reg/Q
 Phase delay: (max r/f: 0.040673/nan  min r/f: 0.040673/nan) : clock_gate_count_cycle_reg/CK
Processing Echelon 3
Recomputing criticality for non-critical echelon 3
Processing parameter set (max_tran 0.200000 max_cap 0.300000)
Using layer M4 for buffering distances in roi (originally M4)
   10% ...   20% ...Number of Drivers Sized: 1 [50.00%]

-------------------------------------------------------------
 Echelon 3 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_count_instr_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: 0.018542/__  min r/f: 0.018542/__) : clock_gate_count_instr_reg_31/CK
  2. Phase delay = (max r/f: -0.064000/__  min r/f: -0.064000/__) : count_instr_reg[0]/CK
 Added 1 Repeaters (B: 1 I: 0). Built 1 Repeater Levels for driver clock_gate_count_instr_reg/Q
 Phase delay: (max r/f: 0.032351/nan  min r/f: 0.032351/nan) : clock_gate_count_instr_reg/CK
-------------------------------------------------------------
 Echelon 3 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_sh_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 2
  1. Phase delay = (max r/f: 0.022406/__  min r/f: 0.022406/__) : clock_gate_mem_wordsize_reg/CK
  2. Phase delay = (max r/f: -0.024000/__  min r/f: -0.024000/__) : reg_sh_reg[2]/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_sh_reg/Q
 Phase delay: (max r/f: 0.038675/nan  min r/f: 0.038675/nan) : clock_gate_reg_sh_reg/CK
Processing Echelon 4
Processing parameter set (max_tran 0.200000 max_cap 0.300000)
Using layer M4 for buffering distances in roi (originally M4)
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 4 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 80
 Number of Gates = 48
 Number of Loads = 128
 Loads with existing phase delay = 128
    1. Phase delay = (max r/f: 0.077324/__  min r/f: 0.077324/__) : clock_gate_reg_op2_reg/CK
    2. Phase delay = (max r/f: 0.064062/__  min r/f: 0.064062/__) : clock_gate_reg_op1_reg/CK
    3. Phase delay = (max r/f: 0.060277/__  min r/f: 0.060277/__) : clock_gate_reg_next_pc_reg/CK
    4. Phase delay = (max r/f: 0.040673/__  min r/f: 0.040673/__) : clock_gate_count_cycle_reg/CK
    5. Phase delay = (max r/f: 0.039100/__  min r/f: 0.039100/__) : clock_gate_decoded_imm_reg/CK
    6. Phase delay = (max r/f: 0.038675/__  min r/f: 0.038675/__) : clock_gate_reg_sh_reg/CK
    7. Phase delay = (max r/f: 0.038452/__  min r/f: 0.038452/__) : clock_gate_cpuregs_reg_19/CK
    8. Phase delay = (max r/f: 0.038242/__  min r/f: 0.038242/__) : clock_gate_cpuregs_reg_27/CK
    9. Phase delay = (max r/f: 0.037632/__  min r/f: 0.037632/__) : clock_gate_cpuregs_reg_22/CK
   10. Phase delay = (max r/f: 0.037498/__  min r/f: 0.037498/__) : clock_gate_cpuregs_reg_12/CK
   11. Phase delay = (max r/f: 0.037384/__  min r/f: 0.037384/__) : clock_gate_cpuregs_reg_11/CK
   12. Phase delay = (max r/f: 0.036896/__  min r/f: 0.036896/__) : clock_gate_mem_addr_reg/CK
   13. Phase delay = (max r/f: 0.035447/__  min r/f: 0.035447/__) : clock_gate_mem_wdata_reg/CK
   14. Phase delay = (max r/f: 0.034455/__  min r/f: 0.034455/__) : clock_gate_reg_pc_reg/CK
   15. Phase delay = (max r/f: 0.034182/__  min r/f: 0.034182/__) : clock_gate_cpuregs_reg_6/CK
   16. Phase delay = (max r/f: 0.033248/__  min r/f: 0.033248/__) : clock_gate_cpuregs_reg_16/CK
   17. Phase delay = (max r/f: 0.033084/__  min r/f: 0.033084/__) : clock_gate_cpuregs_reg_29/CK
   18. Phase delay = (max r/f: 0.033046/__  min r/f: 0.033046/__) : clock_gate_cpuregs_reg_14/CK
   19. Phase delay = (max r/f: 0.033046/__  min r/f: 0.033046/__) : clock_gate_cpuregs_reg_15/CK
   20. Phase delay = (max r/f: 0.032836/__  min r/f: 0.032836/__) : clock_gate_cpuregs_reg_17/CK
   21. Phase delay = (max r/f: 0.032627/__  min r/f: 0.032627/__) : clock_gate_cpuregs_reg_7/CK
   22. Phase delay = (max r/f: 0.032512/__  min r/f: 0.032512/__) : clock_gate_cpuregs_reg_2/CK
   23. Phase delay = (max r/f: 0.032351/__  min r/f: 0.032351/__) : clock_gate_count_instr_reg/CK
   24. Phase delay = (max r/f: 0.032207/__  min r/f: 0.032207/__) : clock_gate_cpuregs_reg_9/CK
   25. Phase delay = (max r/f: 0.032188/__  min r/f: 0.032188/__) : clock_gate_cpuregs_reg_3/CK
   26. Phase delay = (max r/f: 0.032188/__  min r/f: 0.032188/__) : clock_gate_cpuregs_reg_28/CK
   27. Phase delay = (max r/f: 0.031864/__  min r/f: 0.031864/__) : clock_gate_cpuregs_reg_18/CK
   28. Phase delay = (max r/f: 0.031444/__  min r/f: 0.031444/__) : clock_gate_cpuregs_reg_4/CK
   29. Phase delay = (max r/f: 0.030106/__  min r/f: 0.030106/__) : clock_gate_latched_rd_reg/CK
   30. Phase delay = (max r/f: 0.027373/__  min r/f: 0.027373/__) : clock_gate_cpuregs_reg_8/CK
   31. Phase delay = (max r/f: 0.027201/__  min r/f: 0.027201/__) : clock_gate_cpuregs_reg/CK
   32. Phase delay = (max r/f: 0.026981/__  min r/f: 0.026981/__) : clock_gate_cpuregs_reg_10/CK
   33. Phase delay = (max r/f: 0.026924/__  min r/f: 0.026924/__) : clock_gate_cpuregs_reg_26/CK
   34. Phase delay = (max r/f: 0.026915/__  min r/f: 0.026915/__) : clock_gate_cpuregs_reg_23/CK
   35. Phase delay = (max r/f: 0.026686/__  min r/f: 0.026686/__) : clock_gate_cpuregs_reg_25/CK
   36. Phase delay = (max r/f: 0.026152/__  min r/f: 0.026152/__) : clock_gate_cpuregs_reg_5/CK
   37. Phase delay = (max r/f: 0.025722/__  min r/f: 0.025722/__) : clock_gate_cpuregs_reg_24/CK
   38. Phase delay = (max r/f: 0.025569/__  min r/f: 0.025569/__) : clock_gate_cpuregs_reg_1/CK
   39. Phase delay = (max r/f: 0.024616/__  min r/f: 0.024616/__) : clock_gate_cpuregs_reg_13/CK
   40. Phase delay = (max r/f: 0.021022/__  min r/f: 0.021022/__) : clock_gate_cpuregs_reg_21/CK
   41. Phase delay = (max r/f: 0.019335/__  min r/f: 0.019335/__) : clock_gate_cpuregs_reg_20/CK
   42. Phase delay = (max r/f: 0.012964/__  min r/f: 0.012964/__) : clock_gate_cpuregs_reg_30/CK
   43. Phase delay = (max r/f: 0.009419/__  min r/f: 0.009419/__) : clock_gate_instr_add_reg/CK
   44. Phase delay = (max r/f: -0.003256/__  min r/f: -0.003256/__) : clock_gate_decoded_imm_j_reg/CK
   45. Phase delay = (max r/f: -0.003570/__  min r/f: -0.003570/__) : clock_gate_latched_branch_reg/CK
   46. Phase delay = (max r/f: -0.006335/__  min r/f: -0.006335/__) : clock_gate_cpu_state_reg/CK
   47. Phase delay = (max r/f: -0.029202/__  min r/f: -0.029202/__) : clock_gate_mem_state_reg/CK
   48. Phase delay = (max r/f: -0.032000/__  min r/f: -0.032000/__) : latched_is_lu_reg/CK
   49. Phase delay = (max r/f: -0.032000/__  min r/f: -0.032000/__) : latched_is_lh_reg/CK
   50. Phase delay = (max r/f: -0.032000/__  min r/f: -0.032000/__) : reg_out_reg[16]/CK
   51. Phase delay = (max r/f: -0.032000/__  min r/f: -0.032000/__) : alu_out_q_reg[17]/CK
   52. Phase delay = (max r/f: -0.032000/__  min r/f: -0.032000/__) : alu_out_q_reg[16]/CK
   53. Phase delay = (max r/f: -0.032000/__  min r/f: -0.032000/__) : alu_out_q_reg[15]/CK
   54. Phase delay = (max r/f: -0.032000/__  min r/f: -0.032000/__) : alu_out_q_reg[14]/CK
   55. Phase delay = (max r/f: -0.032000/__  min r/f: -0.032000/__) : alu_out_q_reg[12]/CK
   56. Phase delay = (max r/f: -0.032000/__  min r/f: -0.032000/__) : alu_out_q_reg[11]/CK
   57. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : is_lui_auipc_jal_reg/CK
   58. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : is_sltiu_bltu_sltu_reg/CK
   59. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : is_compare_reg/CK
   60. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : is_lui_auipc_jal_jalr_addi_add_sub_reg/CK
   61. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : is_slti_blt_slt_reg/CK
   62. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[5]/CK
   63. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : mem_do_prefetch_reg/CK
   64. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[14]/CK
   65. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : trap_reg/CK
   66. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[6]/CK
   67. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[13]/CK
   68. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[12]/CK
   69. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[11]/CK
   70. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[7]/CK
   71. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[8]/CK
   72. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[2]/CK
   73. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[4]/CK
   74. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[3]/CK
   75. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : alu_out_q_reg[13]/CK
   76. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : alu_out_q_reg[10]/CK
   77. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : alu_out_q_reg[9]/CK
   78. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : alu_out_q_reg[8]/CK
   79. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : alu_out_q_reg[7]/CK
   80. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : alu_out_q_reg[6]/CK
   81. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : alu_out_q_reg[5]/CK
   82. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : alu_out_q_reg[3]/CK
   83. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : alu_out_q_reg[2]/CK
   84. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : alu_out_q_reg[1]/CK
   85. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[10]/CK
   86. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[1]/CK
   87. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : alu_out_q_reg[4]/CK
   88. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : count_cycle_reg[0]/CK
   89. Phase delay = (max r/f: -0.040000/__  min r/f: -0.040000/__) : reg_out_reg[9]/CK
   90. Phase delay = (max r/f: -0.040521/__  min r/f: -0.040521/__) : clock_gate_mem_rdata_q_reg/CK
   91. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : is_lbu_lhu_lw_reg/CK
   92. Phase delay = (max r/f: -0.048000/__  min r/f: -0.048000/__) : reg_out_reg[15]/CK
   93. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : decoder_pseudo_trigger_reg/CK
   94. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[31]/CK
   95. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[30]/CK
   96. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[18]/CK
   97. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_sh_reg[0]/CK
   98. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[28]/CK
   99. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[27]/CK
  100. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[26]/CK
  101. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[25]/CK
  102. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_sh_reg[1]/CK
  103. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[23]/CK
  104. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[29]/CK
  105. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[22]/CK
  106. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[21]/CK
  107. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[20]/CK
  108. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[19]/CK
  109. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[24]/CK
  110. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[17]/CK
  111. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : reg_out_reg[0]/CK
  112. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[31]/CK
  113. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : mem_do_rinst_reg/CK
  114. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[30]/CK
  115. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[29]/CK
  116. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[28]/CK
  117. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[27]/CK
  118. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[26]/CK
  119. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[25]/CK
  120. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[24]/CK
  121. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[23]/CK
  122. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[22]/CK
  123. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[21]/CK
  124. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[20]/CK
  125. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[19]/CK
  126. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[18]/CK
  127. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : alu_out_q_reg[0]/CK
  128. Phase delay = (max r/f: -0.072000/__  min r/f: -0.072000/__) : decoder_trigger_reg/CK
 Added 5 Repeaters (B: 5 I: 0). Built 2 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.071035/nan  min r/f: 0.071035/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 3.83 sec, cpu time is 0 hr : 0 min : 5.11 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'clk' and skew group 'default' in mode 'FUNC' for clock root 'clk': (CTS-141)
(1) clk [Location: (135.82, 47.50)] [Pre-CTS Fanout: 128] [Phase Delay: (Rise: 0.071035, Fall: nan)]
 (2) clock_gate_reg_op2_reg/Q [Location: (96.87, 52.70)] [Pre-CTS Fanout: 32] [Phase Delay: (Rise: 0.000801, Fall: nan)]
  (3) reg_op2_reg[27]/CK [Location: (83.72, 45.38)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Scenario CTS_DRC_OFF_SCEN0 is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario CTS_DRC_OFF_SCEN0.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario CTS_DRC_OFF_SCEN0 (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario CTS_DRC_OFF_SCEN1 identical to that on CTS_DRC_OFF_SCEN0 (POW-006)
Information: Timer-derived activity data is cached on scenario CTS_DRC_OFF_SCEN1 (POW-052)
Information: Propagated activity on scenario CTS_DRC_OFF_SCEN2 identical to that on CTS_DRC_OFF_SCEN0 (POW-006)
Information: Timer-derived activity data is cached on scenario CTS_DRC_OFF_SCEN2 (POW-052)
Design rule constraints:
     max fanout  = 55
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 1.06 sec, cpu time is 0 hr : 0 min : 1.46 sec. (CTS-104)
There are 11 buffers and 0 inverters added (total area 5.55) by Clock Tree Synthesis.
Information: 0 out of 65 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 61 out of 1555, orientation changed without moving: 610
Clock sink displacement max = 5.484000 um, average = 0.061006 um
Clock sink with large displacement: 20 (Threshold: 1.800000 um)
Largest displacement cells:
Clock sink inst 'mem_wdata_reg[8]' snapped from (127.84, 48.80) (R0) to (122.96, 48.20) (MX) displacement = 5.484000 um.
Clock sink inst 'mem_wdata_reg[24]' snapped from (128.36, 46.40) (R0) to (124.73, 45.20) (R0) displacement = 4.826000 um.
Clock sink inst 'mem_wdata_reg[4]' snapped from (127.91, 45.80) (MX) to (127.91, 41.00) (MX) displacement = 4.800000 um.
Clock sink inst 'mem_wdata_reg[1]' snapped from (127.84, 44.60) (MX) to (127.84, 39.80) (MX) displacement = 4.800000 um.
Clock sink inst 'mem_wdata_reg[15]' snapped from (127.54, 47.00) (MX) to (122.96, 47.00) (MX) displacement = 4.588000 um.
Clock sink inst 'mem_wdata_reg[13]' snapped from (126.51, 46.40) (R0) to (122.36, 46.40) (R0) displacement = 4.144000 um.
Clock sink inst 'mem_wdata_reg[9]' snapped from (128.43, 50.60) (MX) to (128.51, 54.20) (MX) displacement = 3.674000 um.
Clock sink inst 'mem_wdata_reg[3]' snapped from (127.91, 44.00) (R0) to (127.91, 40.40) (R0) displacement = 3.600000 um.
Clock sink inst 'mem_wdata_reg[0]' snapped from (127.62, 42.80) (R0) to (127.62, 39.20) (R0) displacement = 3.600000 um.
Clock sink inst 'mem_wdata_reg[2]' snapped from (125.84, 44.00) (R0) to (125.84, 41.00) (MX) displacement = 3.000000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.11 sec. (CTS-104)
NEX(Warning): extract.rc_techfile_for_diode_mode_26_thickness not set, will igonre it
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Cell clock_gate_cpuregs_reg_12 is placed overlapping with other cells at {{58.058 36.800} {60.426 37.400}}. (ZRT-763)
Warning: Cell clock_gate_latched_rd_reg is placed overlapping with other cells at {{119.034 35.600} {121.402 36.200}}. (ZRT-763)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Total number of global routed clock nets: 66
Information: The run time for clock net global routing is 0 hr : 0 min : 0.46 sec, cpu time is 0 hr : 0 min : 0.52 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6323 nets, 66 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6321, routed nets = 66, across physical hierarchy nets = 0, parasitics cached nets = 66, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 4006, DR 0), data (VR 6255, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 5 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Cell clock_gate_cpuregs_reg_12 is placed overlapping with other cells at {{58.058 36.800} {60.426 37.400}}. (ZRT-763)
Warning: Cell clock_gate_latched_rd_reg is placed overlapping with other cells at {{119.034 35.600} {121.402 36.200}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario FUNC_Fast (Mode FUNC Corner Fast)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.79	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 2 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 1: startup 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: picorv32; type: design; tot_drc_vio: 0; buf_ct: 11; buf_area: 5.550000; cell_area: 76.634400
start cto; name: FUNC:clk; type: clock; latency: 0.077000; gskew: 0.109479; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 11; buf_area: 5.550000; cell_area: 76.634400
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: FUNC root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0663; ID = 0.0622; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 11; ClockBufArea = 5.5500; ClockCellArea = 76.6344; ClockWireLen = 8219.2660; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1095; ID = 0.0770; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 11; ClockBufArea = 5.5500; ClockCellArea = 76.6344; ClockWireLen = 8219.2660; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0860; ID = 0.0812; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 11; ClockBufArea = 5.5500; ClockCellArea = 76.6344; ClockWireLen = 8219.2660; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9974

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:01.32u 00:00:00.03s 00:00:01.35e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0663; ID = 0.0622; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 11; ClockBufArea = 5.5500; ClockCellArea = 76.6344; ClockWireLen = 8219.2660; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1095; ID = 0.0770; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 11; ClockBufArea = 5.5500; ClockCellArea = 76.6344; ClockWireLen = 8219.2660; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0860; ID = 0.0812; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 11; ClockBufArea = 5.5500; ClockCellArea = 76.6344; ClockWireLen = 8219.2660; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.38 sec, cpu time is 0 hr : 0 min : 1.40 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 1.39 sec, cpu time is 0 hr : 0 min : 1.41 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner Slow on transition constraint
Selecting clock clk mode FUNC corner:  Fast	 Slow	
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: FUNC root: clk
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0663; ID = 0.0622; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 11; ClockBufArea = 5.5500; ClockCellArea = 76.6344; ClockWireLen = 8219.2660; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1095; ID = 0.0770; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 11; ClockBufArea = 5.5500; ClockCellArea = 76.6344; ClockWireLen = 8219.2660; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0860; ID = 0.0812; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 11; ClockBufArea = 5.5500; ClockCellArea = 76.6344; ClockWireLen = 8219.2660; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10601, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10601, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10438, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10438, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10438, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10407, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10407, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10422, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10601, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10425, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10425, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10425, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10426, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10390, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10406, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10601, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10433, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10433, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10433, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10402, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10402, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10419, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10601, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10433, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10433, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10433, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10402, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10402, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.10419, utd = 1
 AREA: value = 62160000, utd = 1

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          1
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          1
	# Subgraph evaluation success rate in percent =     1.0000
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          1

	# Accepted      buffering moves =        1

	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.1566
	# Commit CPU time                 = 00h:00m:00s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     1.7373
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     1.6534
	# Sg CPU time                     = 00h:00m:00s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     1.0211
	# The rest of flow speed up       =     1.0431

-------------------------------------------------


    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.3862

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.13u 00:00:00.00s 00:00:00.11e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0569; ID = 0.0563; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 12; ClockBufArea = 6.0384; ClockCellArea = 77.1228; ClockWireLen = 8243.4640; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0063		0.0000		clock_gate_reg_op2_reg/CK
  (1) 0.0559		0.0496		clock_gate_reg_op2_reg/Q
  (2) 0.0563		0.0004		reg_op2_reg[30]/CK
Shortest path:
  (0) 0.0062		0.0000		clockctosc_gls_inst_14373/A
  (1) 0.0170		0.0107		clockctosc_gls_inst_14373/X
  (2) 0.0171		0.0002		clockZCTSBUF_7850_13807/A
  (3) 0.0294		0.0123		clockZCTSBUF_7850_13807/X
  (4) 0.0295		0.0001		clockZCTSBUF_6716_13806/A
  (5) 0.0418		0.0122		clockZCTSBUF_6716_13806/X
  (6) 0.0420		0.0002		alu_out_q_reg[0]/CK
  (7) -0.0006		-0.0426		alu_out_q_reg[0]/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0948; ID = 0.0755; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 12; ClockBufArea = 6.0384; ClockCellArea = 77.1228; ClockWireLen = 8243.4640; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0019		0.0000		clock_gate_reg_op2_reg/CK
  (1) 0.0753		0.0735		clock_gate_reg_op2_reg/Q
  (2) 0.0755		0.0002		reg_op2_reg[5]/CK
Shortest path:
  (0) 0.0018		0.0000		clockctosc_gls_inst_14373/A
  (1) 0.0140		0.0122		clockctosc_gls_inst_14373/X
  (2) 0.0142		0.0001		clockZCTSBUF_7850_13807/A
  (3) 0.0322		0.0181		clockZCTSBUF_7850_13807/X
  (4) 0.0323		0.0001		clockZCTSBUF_6716_13806/A
  (5) 0.0525		0.0202		clockZCTSBUF_6716_13806/X
  (6) 0.0527		0.0002		alu_out_q_reg[0]/CK
  (7) -0.0193		-0.0720		alu_out_q_reg[0]/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0746; ID = 0.0736; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 12; ClockBufArea = 6.0384; ClockCellArea = 77.1228; ClockWireLen = 8243.4640; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0084		0.0000		clock_gate_reg_op2_reg/CK
  (1) 0.0735		0.0651		clock_gate_reg_op2_reg/Q
  (2) 0.0736		0.0001		reg_op2_reg[5]/CK
Shortest path:
  (0) 0.0083		0.0000		clockctosc_gls_inst_14373/A
  (1) 0.0228		0.0145		clockctosc_gls_inst_14373/X
  (2) 0.0230		0.0002		clockZCTSBUF_7850_13807/A
  (3) 0.0378		0.0148		clockZCTSBUF_7850_13807/X
  (4) 0.0379		0.0001		clockZCTSBUF_6716_13806/A
  (5) 0.0535		0.0156		clockZCTSBUF_6716_13806/X
  (6) 0.0537		0.0002		alu_out_q_reg[0]/CK
  (7) -0.0010		-0.0547		alu_out_q_reg[0]/CK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.14 sec, cpu time is 0 hr : 0 min : 0.18 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.15 sec, cpu time is 0 hr : 0 min : 0.18 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner Slow on transition constraint
Selecting clock clk mode FUNC corner:  Fast	 Slow	
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: FUNC root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =         94
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =         52
	# Failed main graph committ          =          8
	# Successful main graph commit      =         34
	# Subgraph evaluation success rate in percent =     0.4468
	# Sg2Main acceptance ratio in percent      =     0.8095
	# NumCTCells changed               =         -3

	# Accepted        removal moves =        3
	# Accepted         sizing moves =       31

	# Total CPU time                  = 00h:00m:01s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.4795
	# Commit CPU time                 = 00h:00m:00s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     1.7555
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     0.9941
	# Sg CPU time                     = 00h:00m:01s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     1.4082
	# The rest of flow speed up       =     1.3972

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0516; ID = 0.0563; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 9; ClockBufArea = 3.7296; ClockCellArea = 67.3104; ClockWireLen = 8225.3720; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0840; ID = 0.0755; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 9; ClockBufArea = 3.7296; ClockCellArea = 67.3104; ClockWireLen = 8225.3720; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0671; ID = 0.0736; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 9; ClockBufArea = 3.7296; ClockCellArea = 67.3104; ClockWireLen = 8225.3720; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:01.54u 00:00:00.02s 00:00:01.07e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.07 sec, cpu time is 0 hr : 0 min : 1.56 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 1.07 sec, cpu time is 0 hr : 0 min : 1.56 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: FUNC root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0516; ID = 0.0563; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 9; ClockBufArea = 3.7296; ClockCellArea = 67.3104; ClockWireLen = 8225.3720; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0840; ID = 0.0755; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 9; ClockBufArea = 3.7296; ClockCellArea = 67.3104; ClockWireLen = 8225.3720; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0671; ID = 0.0736; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 9; ClockBufArea = 3.7296; ClockCellArea = 67.3104; ClockWireLen = 8225.3720; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9952

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.02u 00:00:00.00s 00:00:00.02e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0516; ID = 0.0563; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 9; ClockBufArea = 3.7296; ClockCellArea = 67.3104; ClockWireLen = 8225.3720; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0840; ID = 0.0755; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 9; ClockBufArea = 3.7296; ClockCellArea = 67.3104; ClockWireLen = 8225.3720; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0671; ID = 0.0736; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 9; ClockBufArea = 3.7296; ClockCellArea = 67.3104; ClockWireLen = 8225.3720; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.07 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6319, routed nets = 64, across physical hierarchy nets = 0, parasitics cached nets = 64, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:FUNC             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0498  0.0498  0.0498  0.0498   Fast
clk          Yes     0.0614  0.0614  0.0614  0.0614   Slow
clk          Yes     0.0645  0.0645  0.0645  0.0645   Typical

Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6319, routed nets = 64, across physical hierarchy nets = 0, parasitics cached nets = 6319, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 9; ClockBufArea = 3.7296; ClockCellArea = 67.3104; ClockWireLen = 8225.3720; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 9; ClockBufArea = 3.7296; ClockCellArea = 67.3104; ClockWireLen = 8225.3720; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 9; ClockBufArea = 3.7296; ClockCellArea = 67.3104; ClockWireLen = 8225.3720; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   No CCD app option is set.
CCD: using 2 threads
CTSSC route status detected: clock (VR 0, GR 4015, DR 0), data (VR 6255, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'low'. (POW-024)
Information: Timer-derived activity data is cached on scenario FUNC_Fast (POW-052)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 4 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Note - message 'POW-052' limit (10) exceeded. Remainder will be suppressed.
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Total power = 1.541573, Leakage = 0.156830, Internal = 0.852059, Switching = 0.532683
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.064245, TNS = -0.200249, NVP = 7
 Design (hold) WNHS = -0.063771, TNHS = -4.135152, NHVP = 312

    Scenario FUNC_Fast  WNS = 0.420530, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.064245, TNS = -0.200249, NVP = 7
    Scenario FUNC_Typical  WNS = 0.250829, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.058120, TNHS = -4.118331, NHVP = 312
    Scenario FUNC_Slow  WNHS = -0.061325, TNHS = -0.518006, NHVP = 35
    Scenario FUNC_Typical  WNHS = -0.063771, TNHS = -1.430999, NHVP = 136
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.064, TNS = -0.200, NVP = 7, UNWEIGHTED_TNS = -0.200, WNHS = -0.064, TNHS = -4.135, NHVP = 312, UNWEIGHTED_TNHS = -6.067, R2R(wns=-0.064245, tns=-0.200249, nvp=7)
 All scenarios used by CCD
    scenario 0: FUNC_Fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm
          mode: FUNC, id = 1
          corner: Fast, id = 1
          isSetup: wns = 0.420530, unweighted tns = 0.000000
          isHold: wns = -0.058120, unweighted tns = -4.118331

    scenario 1: FUNC_Slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm
          mode: FUNC, id = 1
          corner: Slow, id = 3
          isSetup: wns = -0.064245, unweighted tns = -0.200249
          isHold: wns = -0.061325, unweighted tns = -0.518006

    scenario 2: FUNC_Typical , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm
          mode: FUNC, id = 1
          corner: Typical, id = 2
          isSetup: wns = 0.250829, unweighted tns = 0.000000
          isHold: wns = -0.063771, unweighted tns = -1.430999

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              2
  # Valid linear regressions                     2
  # Seeds with valid budget                      2
  # Seeds with accepted implementation           2
  # NumCTCells changed                           0

  # Number of cells sized                        2
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          1.913669
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.910801
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.170363
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.993985
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.601467
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 80.22%
     Prepare moo/get initial QOR:                10.56%
     Commit/annotate budget:                     0.00%
     Solve runtime: 9.07% of which 3.43% is incremental-LP runtime
     Other:                                      0.15%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.908080
  # Commit CPU time                              00h:00m:01s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.988500

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.018526, TNS = -0.028553, NVP = 3
 Design (hold) WNHS = -0.063771, TNHS = -4.682412, NHVP = 312

    Scenario FUNC_Fast  WNS = 0.420530, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.018526, TNS = -0.028553, NVP = 3
    Scenario FUNC_Typical  WNS = 0.257246, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.058120, TNHS = -4.665591, NHVP = 312
    Scenario FUNC_Slow  WNHS = -0.061325, TNHS = -0.548248, NHVP = 42
    Scenario FUNC_Typical  WNHS = -0.063771, TNHS = -1.832794, NHVP = 156
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.019, TNS = -0.029, NVP = 3, UNWEIGHTED_TNS = -0.029, WNHS = -0.064, TNHS = -4.682, NHVP = 312, UNWEIGHTED_TNHS = -7.047, R2R(wns=-0.018526, tns=-0.028553, nvp=3)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              4
  # Valid linear regressions                     4
  # Seeds with valid budget                      3
  # Seeds with accepted implementation           3
  # NumCTCells changed                           0

  # Number of cells sized                        3
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    1
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:03s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          1.720658
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.947874
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.498819
  # Linear regression CPU time                   00h:00m:01s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.586512
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.592974
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 80.92%
     Prepare moo/get initial QOR:                6.64%
     Commit/annotate budget:                     0.00%
     Solve runtime: 12.17% of which 3.00% is incremental-LP runtime
     Other:                                      0.26%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.340807
  # Commit CPU time                              00h:00m:01s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.984916

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.017552, TNS = -0.031741, NVP = 3
 Design (hold) WNHS = -0.063733, TNHS = -4.672555, NHVP = 314

    Scenario FUNC_Fast  WNS = 0.417917, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.017552, TNS = -0.031741, NVP = 3
    Scenario FUNC_Typical  WNS = 0.253526, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.058122, TNHS = -4.655651, NHVP = 314
    Scenario FUNC_Slow  WNHS = -0.061331, TNHS = -0.544238, NHVP = 39
    Scenario FUNC_Typical  WNHS = -0.063733, TNHS = -1.746853, NHVP = 157
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.018, TNS = -0.032, NVP = 3, UNWEIGHTED_TNS = -0.032, WNHS = -0.064, TNHS = -4.673, NHVP = 314, UNWEIGHTED_TNHS = -6.947, R2R(wns=-0.017552, tns=-0.031741, nvp=3)

    Optimization Summary 		

-------------------------------------------------

  # Trial seeds generated                        5
  # Valid trial linear regressions               3
  # Trial seeds with valid budget                0
  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:01s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.776244
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.896819
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.442027
  # Trial linear regression CPU time             00h:00m:00s
  # Trial linear regression elapsed time         00h:00m:00s
  # Trial linear regression speed up             2.018412
  # Trial solver CPU time                        00h:00m:00s
  # Trial solver elapsed time                    00h:00m:00s
  # Trial solver speed up                        1.721578

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.017552, TNS = -0.031741, NVP = 3
 Design (hold) WNHS = -0.063733, TNHS = -4.672555, NHVP = 314

    Scenario FUNC_Fast  WNS = 0.417917, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.017552, TNS = -0.031741, NVP = 3
    Scenario FUNC_Typical  WNS = 0.253526, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.058122, TNHS = -4.655651, NHVP = 314
    Scenario FUNC_Slow  WNHS = -0.061331, TNHS = -0.544238, NHVP = 39
    Scenario FUNC_Typical  WNHS = -0.063733, TNHS = -1.746853, NHVP = 157
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.018, TNS = -0.032, NVP = 3, UNWEIGHTED_TNS = -0.032, WNHS = -0.064, TNHS = -4.673, NHVP = 314, UNWEIGHTED_TNHS = -6.947, R2R(wns=-0.017552, tns=-0.031741, nvp=3)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              35
  # Valid linear regressions                     35
  # Seeds with valid budget                      26
  # Seeds with accepted implementation           26
  # NumCTCells changed                           -1

  # Number of cells sized                        27
  # Number of cells added                        0
  # Number of cells removed                      1
  # Number of cells relocated                    2
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:04s
  # Total elapsed time                           00h:00m:02s
  # Flow total speed up                          1.858951
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.946633
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.751823
  # Linear regression CPU time                   00h:00m:01s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.880994
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.615130
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 80.87%
     Prepare moo/get initial QOR:                9.05%
     Commit/annotate budget:                     0.00%
     Solve runtime: 9.72% of which 3.45% is incremental-LP runtime
     Other:                                      0.36%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.782032
  # Commit CPU time                              00h:00m:01s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.962358

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.041224, TNS = -0.070285, NVP = 4
 Design (hold) WNHS = -0.063733, TNHS = -4.958115, NHVP = 321

    Scenario FUNC_Fast  WNS = 0.403419, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.041224, TNS = -0.070285, NVP = 4
    Scenario FUNC_Typical  WNS = 0.233909, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.058122, TNHS = -4.939890, NHVP = 321
    Scenario FUNC_Slow  WNHS = -0.061331, TNHS = -0.674346, NHVP = 46
    Scenario FUNC_Typical  WNHS = -0.063733, TNHS = -1.965996, NHVP = 165
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.041, TNS = -0.070, NVP = 4, UNWEIGHTED_TNS = -0.070, WNHS = -0.064, TNHS = -4.958, NHVP = 321, UNWEIGHTED_TNHS = -7.580, R2R(wns=-0.041224, tns=-0.070285, nvp=4)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 3.4632; ClockCellArea = 56.0328; ClockWireLen = 8224.2710; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 3.4632; ClockCellArea = 56.0328; ClockWireLen = 8224.2710; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 3.4632; ClockCellArea = 56.0328; ClockWireLen = 8224.2710; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 8.33 sec, cpu time is 0 hr : 0 min : 15.16 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 0: shutdown 
rtapi Thread-server 1: shutdown 

No. startProblems      =   172 

No. doRoutes           =    52 
No. doUnroutes         =    56 
No. redoRoutes         =     2 
No. redoUnroutes       =     1 
No. undoRoutes         =    40 
No. undoUnroutes       =    42 
No. commitRoutes       =     6 
No. commitUnroutes     =     9 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Cell clock_gate_cpuregs_reg_12 is placed overlapping with other cells at {{58.058 36.800} {59.760 37.400}}. (ZRT-763)
Warning: Cell mem_wdata_reg[3] is placed overlapping with other cells at {{127.914 40.400} {129.764 41.000}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   60  Alloctr   62  Proc 5341 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   66  Alloctr   67  Proc 5341 
Net statistics:
Total number of nets     = 6320
Number of nets to route  = 63
Number of nets with min-layer-mode soft = 63
Number of nets with min-layer-mode soft-cost-medium = 63
Number of nets with max-layer-mode hard = 63
47 nets are partially connected,
 of which 0 are detail routed and 47 are global routed.
18 nets are fully connected,
 of which 2 are detail routed and 16 are global routed.
63 nets have non-default rule CLK_NDR
	 63 non-user-specified nets, 63 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   71  Alloctr   73  Proc 5341 
Net length statistics: 
Net Count(Ignore Fully Rted) 47, Total Half Perimeter Wire Length (HPWL) 4090 microns
HPWL   0 ~   50 microns: Net Count       12	Total HPWL          322 microns
HPWL  50 ~  100 microns: Net Count       11	Total HPWL          878 microns
HPWL 100 ~  200 microns: Net Count       24	Total HPWL         2891 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.80	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   76  Alloctr   78  Proc 5341 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   76  Alloctr   78  Proc 5341 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Data] Total (MB): Used   76  Alloctr   78  Proc 5341 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  144  Alloctr  146  Proc 5341 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  144  Alloctr  146  Proc 5341 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   805 Max = 7 GRCs =   732 (1.35%)
Initial. H routing: Overflow =   248 Max = 7 (GRCs =  1) GRCs =   254 (0.94%)
Initial. V routing: Overflow =   556 Max = 7 (GRCs =  3) GRCs =   478 (1.76%)
Initial. M1         Overflow =    12 Max = 3 (GRCs =  4) GRCs =     4 (0.01%)
Initial. M2         Overflow =     4 Max = 3 (GRCs =  1) GRCs =     3 (0.01%)
Initial. M3         Overflow =   537 Max = 7 (GRCs =  3) GRCs =   432 (1.59%)
Initial. M4         Overflow =   230 Max = 7 (GRCs =  1) GRCs =   239 (0.88%)
Initial. M5         Overflow =     6 Max = 3 (GRCs =  1) GRCs =    42 (0.15%)
Initial. M6         Overflow =    14 Max = 3 (GRCs =  1) GRCs =    12 (0.04%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8090.55
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 212.48
Initial. Layer M3 wire length = 2574.16
Initial. Layer M4 wire length = 3275.55
Initial. Layer M5 wire length = 782.97
Initial. Layer M6 wire length = 1245.39
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3997
Initial. Via VIA1_Base count = 63
Initial. Via VIA2_Base count = 1707
Initial. Via VIA34SQ_C count = 1700
Initial. Via VIA4SQ count = 326
Initial. Via VIA5SQ_C count = 201
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   80  Alloctr   80  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  144  Alloctr  146  Proc 5341 

Congestion utilization per direction:
Average vertical track utilization   =  4.43 %
Peak    vertical track utilization   = 106.25 %
Average horizontal track utilization =  4.10 %
Peak    horizontal track utilization = 94.74 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   76  Alloctr   76  Proc    0 
[End of Global Routing] Total (MB): Used  140  Alloctr  142  Proc 5341 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of dbOut] Total (MB): Used   92  Alloctr   94  Proc 5341 
Skip track assign
Skip detail route
Updating the database ...
There are 3 buffers reduced and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 1555 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 63 flat clock tree nets.
There are 62 non-sink instances (total area 56.03) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 8 buffers and 0 inverters (total area 3.46).
2 buffers/inverters were inserted below 2 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:30.97u 00:00:00.21s 00:00:20.87e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-07-30 14:43:43 / Session:  00:00:32 / Command:  00:00:24 / CPU:  00:00:35 / Memory: 1838 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6320 nets, 63 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6318, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 6318, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:    43 s (  0.01 hr )  ELAPSE:    33 s (  0.01 hr )  MEM-PEAK:  1838 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: Propagated activity on scenario FUNC_Slow identical to that on FUNC_Fast (POW-006)
Information: Propagated activity on scenario FUNC_Typical identical to that on FUNC_Fast (POW-006)
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Slow was cached, no propagation required. (POW-005)
Information: Activity for scenario FUNC_Typical was cached, no propagation required. (POW-005)

Clock-opt timing update complete          CPU:    44 s (  0.01 hr )  ELAPSE:    34 s (  0.01 hr )  MEM-PEAK:  1838 MB
INFO: Propagating Switching Activities
Information: Activity for scenario FUNC_Fast was cached, no propagation required. (POW-005)
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0581     4.9632    321
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0416     0.0697      4   0.0613     0.6888     46
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0637     1.9917    165
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0581     4.9632    321        0     0.0000        0  153772432           0
    2   *   0.0416     0.0697   0.0697      4   0.0613     0.6888     46        0     0.0000        4 109547.703           0
    3   *   0.0000     0.0000   0.0000      0   0.0637     1.9917    165        0     0.0000        0 1456843.88           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0416     0.0697   0.0697      4   0.0637     4.9815    321        0     0.0000        4  153772432      3318.15       5615         20        278           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0416     0.0697   0.0697      4   0.0637     4.9815    321        0        4  153772432      3318.15       5615
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Information: Design Average RC for design picorv32  (NEX-011)
Information: r = 2.055545 ohm/um, via_r = 1.195604 ohm/cut, c = 0.140515 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.672861 ohm/um, via_r = 0.910936 ohm/cut, c = 0.129671 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt initialization complete         CPU:    51 s (  0.01 hr )  ELAPSE:    37 s (  0.01 hr )  MEM-PEAK:  1838 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario FUNC_Fast  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = 0.041636, TNS = 0.069654, NVP = 4
    Scenario FUNC_Typical  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = invalid, TNHS = 0.000000, NHVP = 0
    Scenario FUNC_Slow  WNHS = invalid, TNHS = 0.000000, NHVP = 0
    Scenario FUNC_Typical  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:37     0.042     0.070  3643.686     0.000     0.319        20       278         0     0.000      1838 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_DCAP_PV1ECO_12.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Total 0.0141 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/clock): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/clock): 3116
Total 0.0598 seconds to load 6917 cell instances into cellmap
Moveable cells: 3998; Application fixed cells: 1617; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9849, cell height 0.6000, cell area 0.5909 for total 5615 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.07        0.07      4.98         3       3318.15  153772432.00        5615              0.01      1838


Clock-opt optimization Phase 7 Iter  1          0.07        0.07      4.98         3       3317.26  153695392.00        5615              0.01      1838
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Core Area = 46 X 25 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 7 Iter  2          0.07        0.07      4.98         3       3317.26  153695392.00        5615              0.01      1838
Clock-opt optimization Phase 7 Iter  3          0.07        0.07      4.98         3       3317.26  153695392.00        5615              0.01      1838
Clock-opt optimization Phase 7 Iter  4          0.07        0.07      4.98         3       3317.26  153695392.00        5615              0.01      1838

Layer name: M1, Mask name: metal1, Layer number: 19
Layer name: M2, Mask name: metal2, Layer number: 21
Layer name: M3, Mask name: metal3, Layer number: 23
Layer name: M4, Mask name: metal4, Layer number: 25
Layer name: M5, Mask name: metal5, Layer number: 27
Layer name: M6, Mask name: metal6, Layer number: 29
Layer name: M7, Mask name: metal7, Layer number: 31
Layer name: M8, Mask name: metal8, Layer number: 33
Layer name: M9, Mask name: metal9, Layer number: 35
Layer name: MRDL, Mask name: metal10, Layer number: 47
Convert timing mode ...
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 8 Iter  1          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter  2          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter  3          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter  4          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter  5          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Core Area = 46 X 25 ()
Clock-opt optimization Phase 8 Iter  6          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter  7          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter  8          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter  9          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter 10          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter 11          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter 12          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter 13          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter 14          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter 15          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter 16          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter 17          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter 18          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter 19          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838
Clock-opt optimization Phase 8 Iter 20          0.07        0.07      4.98         2       3324.05  153776704.00        5635              0.01      1838


Clock-opt optimization Phase 10 Iter  1         0.00        0.00      4.98         2       3324.36  153851936.00        5635              0.01      1838

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-07-30 14:43:53 / Session:  00:00:42 / Command:  00:00:34 / CPU:  00:00:53 / Memory: 1838 MB (FLW-8100)
Clock-opt optimization Phase 11 Iter  1         0.00        0.00      4.98         2       3324.36  153851936.00        5635              0.01      1838
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Note - message 'POW-006' limit (10) exceeded. Remainder will be suppressed.
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Final CTS reduces 2 scenarios for late condition, and 2 scenarios for early condition
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6338, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 63, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   FUNC_Fast	(Mode: FUNC; Corner: Fast)
   FUNC_Slow	(Mode: FUNC; Corner: Slow)
   FUNC_Typical	(Mode: FUNC; Corner: Typical)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 55
   cts.common.user_instance_name_prefix = clock
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing/SAEDRVT14_BUF_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_10
   saed14rvt_frame_timing/SAEDRVT14_INV_12
   saed14rvt_frame_timing/SAEDRVT14_INV_16
   saed14rvt_frame_timing/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_1
   saed14rvt_frame_timing/SAEDRVT14_INV_20
   saed14rvt_frame_timing/SAEDRVT14_INV_2
   saed14rvt_frame_timing/SAEDRVT14_INV_3
   saed14rvt_frame_timing/SAEDRVT14_INV_4
   saed14rvt_frame_timing/SAEDRVT14_INV_6
   saed14rvt_frame_timing/SAEDRVT14_INV_8
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_9
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_8

Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Warning: Library cell saed14rvt_frame_timing:SAEDRVT14_ISOFSDPQ_PECO_8.frame is missing supply pins. Its power structure cannot be determined. (LGL-050)
Note - message 'LGL-050' limit (5) exceeded. Remainder will be suppressed.
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 146 total shapes.
Layer M2: cached 3307 shapes out of 4400 total shapes.
Layer M3: cached 3307 shapes out of 4816 total shapes.
Cached 9921 vias out of 20352 total vias.
Total 0.0478 seconds to build cellmap data
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
Total 0.0695 seconds to load 6937 cell instances into cellmap
Moveable cells: 4018; Application fixed cells: 1617; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9832, cell height 0.6000, cell area 0.5899 for total 5635 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 2
CTS checksum info: ctsSch::runFinalCtsInitDesign end
Design checksums     = 0xD5357248 (loc)  0x651C55B8 (lcell)  0x7DF2233 (name), 0x3BD30EC3 (net)
CTS: Design checksums = 0xD5357248 (loc)  0x651C55B8 (lcell)  0x7DF2233 (name), 0x3BD30EC3 (net)
CTS: Clock tree checksums = 0x85366514 (loc)  0x51452B9C (lcell)  0xF4F3945B (term), 0xF1029543 (net)  0xEFFD8425 (netLen)
CTS: bf19f45b (loc) c7674ad8 (lcell) 7df2233 (name) 7c99d2d3 (net) 779e3af (graph) 0 (slack) 9ba2691c (para) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 4078, DR 0), data (VR 6275, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Cell clock_gate_cpuregs_reg_12 is placed overlapping with other cells at {{58.058 36.800} {59.760 37.400}}. (ZRT-763)
Warning: Cell mem_wdata_reg[0] is placed overlapping with other cells at {{127.618 39.200} {129.468 39.800}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario FUNC_Fast (Mode FUNC Corner Fast)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.80	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 2 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 1: startup 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: picorv32; type: design; name: picorv32; type: design; tot_drc_vio: 0; buf_ct: 8; buf_area: 3.463200; cell_area: 56.032800
start cto; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; latency: 0.096524; gskew: 0.103485; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 8; buf_area: 3.463200; cell_area: 56.032800
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: FUNC root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0594; ID = 0.0657; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 3.4632; ClockCellArea = 56.0328; ClockWireLen = 8248.0990; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.1035; ID = 0.0965; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 3.4632; ClockCellArea = 56.0328; ClockWireLen = 8248.0990; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0768; ID = 0.0857; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 3.4632; ClockCellArea = 56.0328; ClockWireLen = 8248.0990; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9972

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:01.27u 00:00:00.00s 00:00:01.28e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0594; ID = 0.0657; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 3.4632; ClockCellArea = 56.0328; ClockWireLen = 8248.0990; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1035; ID = 0.0965; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 3.4632; ClockCellArea = 56.0328; ClockWireLen = 8248.0990; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0768; ID = 0.0857; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 3.4632; ClockCellArea = 56.0328; ClockWireLen = 8248.0990; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.31 sec, cpu time is 0 hr : 0 min : 1.33 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 1.32 sec, cpu time is 0 hr : 0 min : 1.34 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6338, routed nets = 6338, across physical hierarchy nets = 0, parasitics cached nets = 6338, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   No CCD app option is set.
CCD: using 2 threads
CTSSC route status detected: clock (VR 0, GR 4078, DR 0), data (VR 6275, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.467860, Leakage = 0.155420, Internal = 0.176647, Switching = 0.135793
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.004141, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.058122, TNHS = -4.954195, NHVP = 320

    Scenario FUNC_Slow  WNS = 0.004141, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.058122, TNHS = -4.954195, NHVP = 320
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.004, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.058, TNHS = -4.954, NHVP = 320, UNWEIGHTED_TNHS = -4.954, R2R(wns=0.004141, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: FUNC_Fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm, setup blocked 
          mode: FUNC, id = 1
          corner: Fast, id = 1
          isSetup: wns = nan, unweighted tns = nan
          isHold: wns = -0.058122, unweighted tns = -4.954195

    scenario 1: FUNC_Slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm, hold blocked 
          mode: FUNC, id = 1
          corner: Slow, id = 3
          isSetup: wns = 0.004141, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = nan

    scenario 2: FUNC_Typical , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm, setup blocked , hold blocked 
          mode: FUNC, id = 1
          corner: Typical, id = 2
          isSetup: wns = nan, unweighted tns = nan
          isHold: wns = nan, unweighted tns = nan

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              5
  # Valid linear regressions                     5
  # Seeds with valid budget                      3
  # Seeds with accepted implementation           3
  # NumCTCells changed                           0

  # Number of cells sized                        3
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:01s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.734853
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.873109
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.219609
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.346949
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.727517
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 80.26%
     Prepare moo/get initial QOR:                5.18%
     Commit/annotate budget:                     5.77%
     Solve runtime: 8.69% of which 2.33% is incremental-LP runtime
     Other:                                      0.10%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.549948
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.975069

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.003947, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.058139, TNHS = -4.819790, NHVP = 321

    Scenario FUNC_Slow  WNS = 0.003947, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.058139, TNHS = -4.819790, NHVP = 321
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.004, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.058, TNHS = -4.820, NHVP = 321, UNWEIGHTED_TNHS = -4.820, R2R(wns=0.003947, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 2.09 sec, cpu time is 0 hr : 0 min : 3.69 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 0: shutdown 
rtapi Thread-server 1: shutdown 

No. startProblems      =     8 

No. doRoutes           =    11 
No. doUnroutes         =     4 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     8 
No. undoUnroutes       =     3 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Cell clock_gate_cpuregs_reg_12 is placed overlapping with other cells at {{58.058 36.800} {59.760 37.400}}. (ZRT-763)
Warning: Cell mem_wdata_reg[3] is placed overlapping with other cells at {{127.914 40.400} {129.764 41.000}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   60  Alloctr   62  Proc 5521 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   66  Alloctr   67  Proc 5521 
Net statistics:
Total number of nets     = 6340
Number of nets to route  = 63
Number of nets with min-layer-mode soft = 63
Number of nets with min-layer-mode soft-cost-medium = 63
Number of nets with max-layer-mode hard = 63
3 nets are partially connected,
 of which 0 are detail routed and 3 are global routed.
62 nets are fully connected,
 of which 2 are detail routed and 60 are global routed.
63 nets have non-default rule CLK_NDR
	 63 non-user-specified nets, 63 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   71  Alloctr   73  Proc 5521 
Net length statistics: 
Net Count(Ignore Fully Rted) 3, Total Half Perimeter Wire Length (HPWL) 112 microns
HPWL   0 ~   50 microns: Net Count        2	Total HPWL           41 microns
HPWL  50 ~  100 microns: Net Count        1	Total HPWL           71 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.80	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   76  Alloctr   77  Proc 5521 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   76  Alloctr   78  Proc 5521 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Data] Total (MB): Used   76  Alloctr   78  Proc 5521 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  144  Alloctr  146  Proc 5521 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  144  Alloctr  146  Proc 5521 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   794 Max = 7 GRCs =   730 (1.35%)
Initial. H routing: Overflow =   249 Max = 7 (GRCs =  1) GRCs =   256 (0.94%)
Initial. V routing: Overflow =   544 Max = 7 (GRCs =  3) GRCs =   474 (1.75%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     4 Max = 3 (GRCs =  1) GRCs =     4 (0.01%)
Initial. M3         Overflow =   538 Max = 7 (GRCs =  3) GRCs =   432 (1.59%)
Initial. M4         Overflow =   230 Max = 7 (GRCs =  1) GRCs =   240 (0.88%)
Initial. M5         Overflow =     6 Max = 3 (GRCs =  1) GRCs =    42 (0.15%)
Initial. M6         Overflow =    14 Max = 3 (GRCs =  1) GRCs =    12 (0.04%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 8090.63
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 212.56
Initial. Layer M3 wire length = 2574.16
Initial. Layer M4 wire length = 3275.55
Initial. Layer M5 wire length = 782.97
Initial. Layer M6 wire length = 1245.39
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3997
Initial. Via VIA1_Base count = 63
Initial. Via VIA2_Base count = 1707
Initial. Via VIA34SQ_C count = 1700
Initial. Via VIA4SQ count = 326
Initial. Via VIA5SQ_C count = 201
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   80  Alloctr   80  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  144  Alloctr  146  Proc 5521 

Congestion utilization per direction:
Average vertical track utilization   =  4.44 %
Peak    vertical track utilization   = 106.25 %
Average horizontal track utilization =  4.10 %
Peak    horizontal track utilization = 94.74 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   76  Alloctr   76  Proc    0 
[End of Global Routing] Total (MB): Used  140  Alloctr  142  Proc 5521 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of dbOut] Total (MB): Used   92  Alloctr   94  Proc 5521 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 146 total shapes.
Layer M2: cached 3307 shapes out of 4401 total shapes.
Layer M3: cached 3307 shapes out of 4816 total shapes.
Cached 9921 vias out of 20352 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0107 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 156 ref cells (23 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         6937        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
	To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
	To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6937
number of references:               156
number of site rows:                104
number of locations attempted:    78801
number of locations failed:         470  (0.6%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46        627       254 ( 40.5%)        407       216 ( 53.1%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46        627       254 ( 40.5%)        407       216 ( 53.1%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        4018 (32686 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.123 um ( 0.20 row height)
rms weighted cell displacement:   0.123 um ( 0.20 row height)
max cell displacement:            2.022 um ( 3.37 row height)
avg cell displacement:            0.022 um ( 0.04 row height)
avg weighted cell displacement:   0.022 um ( 0.04 row height)
number of cells moved:              238
number of large displacements:        1
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_13212 (SAEDRVT14_NR2_1)
  Input location: (123.622,47.6)
  Legal location: (121.994,46.4)
  Displacement:   2.022 um ( 3.37 row height)
Cell: ctmi_12271 (SAEDRVT14_NR2_1)
  Input location: (128.062,40.4)
  Legal location: (129.69,39.8)
  Displacement:   1.735 um ( 2.89 row height)
Cell: ctmi_14339 (SAEDRVT14_OAI21_0P5)
  Input location: (127.544,40.4)
  Legal location: (126.73,39.2)
  Displacement:   1.450 um ( 2.42 row height)
Cell: ctmi_12633 (SAEDRVT14_OR3_0P75)
  Input location: (122.734,47.6)
  Legal location: (121.328,47.6)
  Displacement:   1.406 um ( 2.34 row height)
Cell: ctmi_12179 (SAEDRVT14_AN2_MM_1)
  Input location: (127.84,41)
  Legal location: (129.098,41.6)
  Displacement:   1.394 um ( 2.32 row height)
Cell: ctmi_13210 (SAEDRVT14_AOI31_0P5)
  Input location: (123.622,45.2)
  Legal location: (123.03,44)
  Displacement:   1.338 um ( 2.23 row height)
Cell: placectmTdsLR_1_9796 (SAEDRVT14_INV_0P5)
  Input location: (128.21,39.2)
  Legal location: (128.58,38)
  Displacement:   1.256 um ( 2.09 row height)
Cell: ctmi_12275 (SAEDRVT14_NR2_1)
  Input location: (127.84,39.2)
  Legal location: (127.544,40.4)
  Displacement:   1.236 um ( 2.06 row height)
Cell: ctmi_15747 (SAEDRVT14_AO222_1)
  Input location: (57.54,40.4)
  Legal location: (57.54,41.6)
  Displacement:   1.200 um ( 2.00 row height)
Cell: placeoptlc_10150 (SAEDRVT14_TIE0_4)
  Input location: (129.764,47)
  Legal location: (129.764,45.8)
  Displacement:   1.200 um ( 2.00 row height)

 Successfully legalize placement.
Info: 1555 sinks and boundary insts are collected
Info: 1555 sinks and boundary insts are unset from application_fixed
************************************************************
* CTS STEP: Summary report
************************************************************
There are 63 flat clock tree nets.
There are 62 non-sink instances (total area 55.86) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 8 buffers and 0 inverters (total area 3.46).
2 buffers/inverters were inserted below 2 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:07.95u 00:00:00.05s 00:00:05.80e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6340 nets, 63 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0115 seconds to build cellmap data
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
Total 0.0350 seconds to load 6937 cell instances into cellmap
Moveable cells: 5573; Application fixed cells: 62; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9832, cell height 0.6000, cell area 0.5899 for total 5635 placed and application fixed cells
Information: Current block utilization is '0.42320', effective utilization is '0.46466'. (OPT-055)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6338, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 6338, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario FUNC_Slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:49     0.000     0.000  3649.725     0.000     0.160        40       278         0     0.000      2014 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-07-30 14:44:00 / Session:  00:00:49 / Command:  00:00:42 / CPU:  00:01:03 / Memory: 2015 MB (FLW-8100)


Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 13 Iter  1         0.00        0.00      4.98         2       3324.18  153802224.00        5635              0.01      2014

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      4.98         2       3324.18  153802224.00        5635              0.01      2014
Co-efficient Ratio Summary:
4.193421609219  6.578038179695  2.479639283132  7.744187940401  0.485050006624  3.179565221838  5.567246854587  2.894454387461  6.565921217863  9.017937905874  46.313941209339  8.634626802032  0.781790140852  7.442085411238  3.181173849079  6.992250260832
4.646239504602  3.823702218918  3.871840292842  1.424294466690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  9.637341110942  85.373373588138  4.045337169735  5.020166816976  6.345886229962  1.220133595077  5.967847396778
6.224305675765  0.238797711759  3.284509585454  9.611151637147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  3.443640824458  6.760973862271  88.153814564966  9.819220486457  1.487808587763  2.106395266767  9.078080126983  1.314288630187
8.805817922374  0.072343535862  6.270037322445  0.450494180240  3.928173631613  9.852544054410  0.210066110127  4.718589655457  0.746653063562  4.878808120782  73.849106184759  1.334414030428  0.279726272609  8.236522340626  1.425303546381  6.766529199187
4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  0.418221079584  5.624697562041  7.273871193921  1.608673680650  53.143327194724  5.890572369782  8.439952948971  1.154906068601  4.924462020001  0.405169190953
4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851399395  77.083466961785  2.772915220775  2.637115616996  9.532701452994  6.656289109097  9.409795558072
6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317261214  39.500360911156  7.821372259617  1.416743856161  2.866932022019  5.692869403132  5.858445024802
5.513631359359  5.213535407563  4.512012804123  4.775181265300  0.522000417760  3.135331833872  4.650816448557  7.371884848373  1.125482936801  0.550338971494  27.702764523053  1.661322484521  7.011796581071  7.845250074711  0.998502947436  4.042327646769
7.943493242169  3.877015511999  8.999723005082  0.262507546850  3.017919614214  1.169627813033  4.141833553751  5.565094379098  9.360291367026  4.254590502092  13.744119247149  5.117078153022  4.047870627472  1.421985592074  0.044450941463  7.138041352498
4.361330991019  8.619745279820  6.103190282792  4.529562340725  9.547726936300  8.696336740310  3.784709364151  5.702741133615  6.476694424697  6.650523256592  25.154024589647  3.823126819712  8.324094110419  3.421609155657  8.038190530247  9.639287277774
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6340 nets, 63 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6338, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 6338, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0584     4.8210    318
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0619     0.6616     47
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0641     1.9255    157
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0584     4.8210    318        0     0.0000        0  153802224           0
    2   *   0.0000     0.0000   0.0000      0   0.0619     0.6616     47        0     0.0000        3 109724.516           0
    3   *   0.0000     0.0000   0.0000      0   0.0641     1.9255    157        0     0.0000        0 1457406.50           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0641     4.8392    318        0     0.0000        3  153802224      3324.18       5635         40        278           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0641     4.8392    318        0        3  153802224      3324.18       5635

Clock-opt command complete                CPU:    73 s (  0.02 hr )  ELAPSE:    52 s (  0.01 hr )  MEM-PEAK:  2014 MB
Clock-opt command statistics  CPU=30 sec (0.01 hr) ELAPSED=19 sec (0.01 hr) MEM-PEAK=1.967 GB


Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-07-30 14:44:02 / Session:  00:00:52 / Command:  00:00:44 / CPU:  00:01:07 / Memory: 2015 MB (FLW-8100)
TEST: runCore bldClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Note - message 'POW-051' limit (10) exceeded. Remainder will be suppressed.
Information: Ending   'clock_opt -to build_clock' (FLW-8001)
Information: Time: 2025-07-30 14:44:03 / Session:  00:00:52 / Command:  00:00:44 / CPU:  00:01:07 / Memory: 2015 MB (FLW-8100)
1
# Detail routing of clock
clock_opt -from build_clock -to route_clock 
Information: Starting 'clock_opt -from build_clock -to route_clock' (FLW-8000)
Information: Time: 2025-07-30 14:44:03 / Session:  00:00:52 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2015 MB (FLW-8100)
INFO: Running medium effort clock_opt flow.
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-07-30 14:44:03 / Session:  00:00:52 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2015 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-07-30 14:44:03 / Session:  00:00:52 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2015 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6338, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 63, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   FUNC_Fast	(Mode: FUNC; Corner: Fast)
   FUNC_Slow	(Mode: FUNC; Corner: Slow)
   FUNC_Typical	(Mode: FUNC; Corner: Typical)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 55
   cts.common.user_instance_name_prefix = clock
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing/SAEDRVT14_BUF_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_10
   saed14rvt_frame_timing/SAEDRVT14_INV_12
   saed14rvt_frame_timing/SAEDRVT14_INV_16
   saed14rvt_frame_timing/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_1
   saed14rvt_frame_timing/SAEDRVT14_INV_20
   saed14rvt_frame_timing/SAEDRVT14_INV_2
   saed14rvt_frame_timing/SAEDRVT14_INV_3
   saed14rvt_frame_timing/SAEDRVT14_INV_4
   saed14rvt_frame_timing/SAEDRVT14_INV_6
   saed14rvt_frame_timing/SAEDRVT14_INV_8
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_9
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_8

Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 8 buffer(s) and 0 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer M2: cached 3307 shapes out of 3307 total shapes.
Layer M3: cached 3307 shapes out of 3307 total shapes.
Cached 9921 vias out of 16355 total vias.
Total 0.0478 seconds to build cellmap data
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
Total 0.0560 seconds to load 6929 cell instances into cellmap
Moveable cells: 5627; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9836, cell height 0.6000, cell area 0.5901 for total 5627 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 1555 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
Setting target skew for clock: clk (mode FUNC corner Fast) as 0.180000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 2
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: Design Average RC for design picorv32  (NEX-011)
Information: r = 2.055545 ohm/um, via_r = 1.195604 ohm/cut, c = 0.140515 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.672861 ohm/um, via_r = 0.910936 ohm/cut, c = 0.129671 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Scenario CTS_DRC_OFF_SCEN0 is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario CTS_DRC_OFF_SCEN0.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
A total of 54 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 1.84 sec, cpu time is 0 hr : 0 min : 2.24 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 55
Computing criticality for all echelons
Scenario CTS_DRC_OFF_SCEN0 is cellEm
CTS Cell EM initialization finished
Info: update em.
Note - message 'POW-005' limit (20) exceeded. Remainder will be suppressed.
Num of echelons 4
  Level 0 Num Nodes: 48
  Level 1 Num Nodes: 4
  Level 2 Num Nodes: 2
  Level 3 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.200000 max_cap 0.300000)
Information: timingScenario CTS_DRC_OFF_SCEN1 timingCorner Slow.  Using corner Slow for worst leakage corner. Using corner Slow for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = 0.190000  Target = 0.0341096  MaxRC = 0.022555 Fast Target = 0.011893 (OPT-081)
Using layer M4 for buffering distances in roi (originally M4)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Core Area = 46 X 25 ()
   10% ...   20% ...   30% ...   40% ...   50% ...   60% ...   70% ...   80% ...   90% ...Number of Drivers Sized: 2 [4.17%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_19/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_19/Q
 Phase delay: (max r/f: 0.052795/nan  min r/f: 0.052795/nan) : clock_gate_cpuregs_reg_19/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_op2_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_op2_reg/Q
 Phase delay: (max r/f: 0.054035/nan  min r/f: 0.054035/nan) : clock_gate_reg_op2_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_op1_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_op1_reg/Q
 Phase delay: (max r/f: 0.057182/nan  min r/f: 0.057182/nan) : clock_gate_reg_op1_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = clock_gate_reg_next_pc_reg_32/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 6
 Number of Gates = 0
 Number of Loads = 6
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_next_pc_reg_32/Q
 Phase delay: (max r/f: 0.027046/nan  min r/f: 0.027046/nan) : clock_gate_reg_next_pc_reg_32/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = clock_gate_count_instr_reg_34/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 62
 Number of Gates = 0
 Number of Loads = 62
 Driver sized from SAEDRVT14_CKGTPLT_V5_3 to SAEDRVT14_CKGTPLT_V5_8
 Added 2 Repeaters (B: 2 I: 0). Built 1 Repeater Levels for driver clock_gate_count_instr_reg_34/Q
 Phase delay: (max r/f: 0.030403/nan  min r/f: 0.030403/nan) : clock_gate_count_instr_reg_34/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_23/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_23/Q
 Phase delay: (max r/f: 0.052567/nan  min r/f: 0.052567/nan) : clock_gate_cpuregs_reg_23/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_30/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_30/Q
 Phase delay: (max r/f: 0.051498/nan  min r/f: 0.051498/nan) : clock_gate_cpuregs_reg_30/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_25/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_25/Q
 Phase delay: (max r/f: 0.051937/nan  min r/f: 0.051937/nan) : clock_gate_cpuregs_reg_25/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_5/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_5/Q
 Phase delay: (max r/f: 0.057812/nan  min r/f: 0.057812/nan) : clock_gate_cpuregs_reg_5/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg/Q
 Phase delay: (max r/f: 0.051174/nan  min r/f: 0.051174/nan) : clock_gate_cpuregs_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_mem_wdata_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_wdata_reg/Q
 Phase delay: (max r/f: 0.038891/nan  min r/f: 0.038891/nan) : clock_gate_mem_wdata_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_6/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_6/Q
 Phase delay: (max r/f: 0.052528/nan  min r/f: 0.052528/nan) : clock_gate_cpuregs_reg_6/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = clock_gate_count_cycle_reg_33/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 62
 Number of Gates = 0
 Number of Loads = 62
 Driver sized from SAEDRVT14_CKGTPLT_V5_6 to SAEDRVT14_CKGTPLT_V5_8
 Added 2 Repeaters (B: 2 I: 0). Built 1 Repeater Levels for driver clock_gate_count_cycle_reg_33/Q
 Phase delay: (max r/f: 0.037537/nan  min r/f: 0.037537/nan) : clock_gate_count_cycle_reg_33/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_21/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_21/Q
 Phase delay: (max r/f: 0.031586/nan  min r/f: 0.031586/nan) : clock_gate_cpuregs_reg_21/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_latched_rd_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_latched_rd_reg/Q
 Phase delay: (max r/f: 0.026512/nan  min r/f: 0.026512/nan) : clock_gate_latched_rd_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_16/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_16/Q
 Phase delay: (max r/f: 0.050583/nan  min r/f: 0.050583/nan) : clock_gate_cpuregs_reg_16/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_20/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_20/Q
 Phase delay: (max r/f: 0.064926/nan  min r/f: 0.064926/nan) : clock_gate_cpuregs_reg_20/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_8/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_8/Q
 Phase delay: (max r/f: 0.050774/nan  min r/f: 0.050774/nan) : clock_gate_cpuregs_reg_8/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_instr_add_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 22
 Number of Gates = 0
 Number of Loads = 22
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_instr_add_reg/Q
 Phase delay: (max r/f: 0.049381/nan  min r/f: 0.049381/nan) : clock_gate_instr_add_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_latched_branch_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 3
 Number of Gates = 0
 Number of Loads = 3
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_latched_branch_reg/Q
 Phase delay: (max r/f: 0.023746/nan  min r/f: 0.023746/nan) : clock_gate_latched_branch_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_decoded_imm_j_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 33
 Number of Gates = 0
 Number of Loads = 33
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_decoded_imm_j_reg/Q
 Phase delay: (max r/f: 0.076199/nan  min r/f: 0.076199/nan) : clock_gate_decoded_imm_j_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpu_state_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 7
 Number of Gates = 0
 Number of Loads = 7
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpu_state_reg/Q
 Phase delay: (max r/f: 0.028973/nan  min r/f: 0.028973/nan) : clock_gate_cpu_state_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_mem_state_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 6
 Number of Gates = 0
 Number of Loads = 6
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_state_reg/Q
 Phase delay: (max r/f: 0.027771/nan  min r/f: 0.027771/nan) : clock_gate_mem_state_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_pc_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 31
 Number of Gates = 0
 Number of Loads = 31
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_pc_reg/Q
 Phase delay: (max r/f: 0.064335/nan  min r/f: 0.064335/nan) : clock_gate_reg_pc_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = clock_gate_mem_wordsize_reg_35/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 3
 Number of Gates = 0
 Number of Loads = 3
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_wordsize_reg_35/Q
 Phase delay: (max r/f: 0.018101/nan  min r/f: 0.018101/nan) : clock_gate_mem_wordsize_reg_35/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_mem_addr_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 35
 Number of Gates = 0
 Number of Loads = 35
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_addr_reg/Q
 Phase delay: (max r/f: 0.035248/nan  min r/f: 0.035248/nan) : clock_gate_mem_addr_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_decoded_imm_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 50
 Number of Gates = 0
 Number of Loads = 50
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_decoded_imm_reg/Q
 Phase delay: (max r/f: 0.096092/nan  min r/f: 0.096092/nan) : clock_gate_decoded_imm_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_mem_rdata_q_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_rdata_q_reg/Q
 Phase delay: (max r/f: 0.071659/nan  min r/f: 0.071659/nan) : clock_gate_mem_rdata_q_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_15/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_15/Q
 Phase delay: (max r/f: 0.054989/nan  min r/f: 0.054989/nan) : clock_gate_cpuregs_reg_15/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_3/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_3/Q
 Phase delay: (max r/f: 0.053654/nan  min r/f: 0.053654/nan) : clock_gate_cpuregs_reg_3/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_10/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_10/Q
 Phase delay: (max r/f: 0.053177/nan  min r/f: 0.053177/nan) : clock_gate_cpuregs_reg_10/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_24/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_24/Q
 Phase delay: (max r/f: 0.049591/nan  min r/f: 0.049591/nan) : clock_gate_cpuregs_reg_24/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_17/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_17/Q
 Phase delay: (max r/f: 0.050106/nan  min r/f: 0.050106/nan) : clock_gate_cpuregs_reg_17/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_29/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_29/Q
 Phase delay: (max r/f: 0.051517/nan  min r/f: 0.051517/nan) : clock_gate_cpuregs_reg_29/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_4/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_4/Q
 Phase delay: (max r/f: 0.050335/nan  min r/f: 0.050335/nan) : clock_gate_cpuregs_reg_4/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_28/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_28/Q
 Phase delay: (max r/f: 0.054111/nan  min r/f: 0.054111/nan) : clock_gate_cpuregs_reg_28/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_18/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_18/Q
 Phase delay: (max r/f: 0.050678/nan  min r/f: 0.050678/nan) : clock_gate_cpuregs_reg_18/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_9/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_9/Q
 Phase delay: (max r/f: 0.050278/nan  min r/f: 0.050278/nan) : clock_gate_cpuregs_reg_9/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_7/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_7/Q
 Phase delay: (max r/f: 0.051174/nan  min r/f: 0.051174/nan) : clock_gate_cpuregs_reg_7/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_26/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_26/Q
 Phase delay: (max r/f: 0.052662/nan  min r/f: 0.052662/nan) : clock_gate_cpuregs_reg_26/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_14/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_14/Q
 Phase delay: (max r/f: 0.053005/nan  min r/f: 0.053005/nan) : clock_gate_cpuregs_reg_14/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_1/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_1/Q
 Phase delay: (max r/f: 0.050869/nan  min r/f: 0.050869/nan) : clock_gate_cpuregs_reg_1/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_13/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_13/Q
 Phase delay: (max r/f: 0.048294/nan  min r/f: 0.048294/nan) : clock_gate_cpuregs_reg_13/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_2/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_2/Q
 Phase delay: (max r/f: 0.055580/nan  min r/f: 0.055580/nan) : clock_gate_cpuregs_reg_2/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_22/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_22/Q
 Phase delay: (max r/f: 0.052509/nan  min r/f: 0.052509/nan) : clock_gate_cpuregs_reg_22/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_11/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_11/Q
 Phase delay: (max r/f: 0.050259/nan  min r/f: 0.050259/nan) : clock_gate_cpuregs_reg_11/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_12/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_12/Q
 Phase delay: (max r/f: 0.052013/nan  min r/f: 0.052013/nan) : clock_gate_cpuregs_reg_12/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_27/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_27/Q
 Phase delay: (max r/f: 0.054855/nan  min r/f: 0.054855/nan) : clock_gate_cpuregs_reg_27/CK
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Processing parameter set (max_tran 0.200000 max_cap 0.300000)
Using layer M4 for buffering distances in roi (originally M4)
   10% ...   20% ...   30% ...   40% ...Number of Drivers Sized: 3 [75.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_next_pc_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 25
 Number of Gates = 1
 Number of Loads = 26
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.027046/__  min r/f: 0.027046/__) : clock_gate_reg_next_pc_reg_32/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_next_pc_reg/Q
 Phase delay: (max r/f: 0.047665/nan  min r/f: 0.047665/nan) : clock_gate_reg_next_pc_reg/CK
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = clock_gate_count_instr_reg_31/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.030403/__  min r/f: 0.030403/__) : clock_gate_count_instr_reg_34/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_2 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_count_instr_reg_31/Q
 Phase delay: (max r/f: 0.046272/nan  min r/f: 0.046272/nan) : clock_gate_count_instr_reg_31/CK
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_count_cycle_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.037537/__  min r/f: 0.037537/__) : clock_gate_count_cycle_reg_33/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_count_cycle_reg/Q
 Phase delay: (max r/f: 0.053844/nan  min r/f: 0.053844/nan) : clock_gate_count_cycle_reg/CK
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = clock_gate_mem_wordsize_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.018101/__  min r/f: 0.018101/__) : clock_gate_mem_wordsize_reg_35/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_wordsize_reg/Q
 Phase delay: (max r/f: 0.034485/nan  min r/f: 0.034485/nan) : clock_gate_mem_wordsize_reg/CK
Processing Echelon 3
Recomputing criticality for non-critical echelon 3
Processing parameter set (max_tran 0.200000 max_cap 0.300000)
Using layer M4 for buffering distances in roi (originally M4)
   10% ...   20% ...Number of Drivers Sized: 2 [100.00%]

-------------------------------------------------------------
 Echelon 3 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_count_instr_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.046272/__  min r/f: 0.046272/__) : clock_gate_count_instr_reg_31/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_1 to SAEDRVT14_CKGTPLT_V5_8
 Added 1 Repeaters (B: 1 I: 0). Built 1 Repeater Levels for driver clock_gate_count_instr_reg/Q
 Phase delay: (max r/f: 0.062084/nan  min r/f: 0.062084/nan) : clock_gate_count_instr_reg/CK
-------------------------------------------------------------
 Echelon 3 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_sh_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.034485/__  min r/f: 0.034485/__) : clock_gate_mem_wordsize_reg/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_2 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_sh_reg/Q
 Phase delay: (max r/f: 0.054493/nan  min r/f: 0.054493/nan) : clock_gate_reg_sh_reg/CK
Processing Echelon 4
Processing parameter set (max_tran 0.200000 max_cap 0.300000)
Using layer M4 for buffering distances in roi (originally M4)
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 4 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 80
 Number of Gates = 48
 Number of Loads = 128
 Loads with existing phase delay = 48
   1. Phase delay = (max r/f: 0.096092/__  min r/f: 0.096092/__) : clock_gate_decoded_imm_reg/CK
   2. Phase delay = (max r/f: 0.076199/__  min r/f: 0.076199/__) : clock_gate_decoded_imm_j_reg/CK
   3. Phase delay = (max r/f: 0.071659/__  min r/f: 0.071659/__) : clock_gate_mem_rdata_q_reg/CK
   4. Phase delay = (max r/f: 0.064926/__  min r/f: 0.064926/__) : clock_gate_cpuregs_reg_20/CK
   5. Phase delay = (max r/f: 0.064335/__  min r/f: 0.064335/__) : clock_gate_reg_pc_reg/CK
   6. Phase delay = (max r/f: 0.062084/__  min r/f: 0.062084/__) : clock_gate_count_instr_reg/CK
   7. Phase delay = (max r/f: 0.057812/__  min r/f: 0.057812/__) : clock_gate_cpuregs_reg_5/CK
   8. Phase delay = (max r/f: 0.057182/__  min r/f: 0.057182/__) : clock_gate_reg_op1_reg/CK
   9. Phase delay = (max r/f: 0.055580/__  min r/f: 0.055580/__) : clock_gate_cpuregs_reg_2/CK
  10. Phase delay = (max r/f: 0.054989/__  min r/f: 0.054989/__) : clock_gate_cpuregs_reg_15/CK
  11. Phase delay = (max r/f: 0.054855/__  min r/f: 0.054855/__) : clock_gate_cpuregs_reg_27/CK
  12. Phase delay = (max r/f: 0.054493/__  min r/f: 0.054493/__) : clock_gate_reg_sh_reg/CK
  13. Phase delay = (max r/f: 0.054111/__  min r/f: 0.054111/__) : clock_gate_cpuregs_reg_28/CK
  14. Phase delay = (max r/f: 0.054035/__  min r/f: 0.054035/__) : clock_gate_reg_op2_reg/CK
  15. Phase delay = (max r/f: 0.053844/__  min r/f: 0.053844/__) : clock_gate_count_cycle_reg/CK
  16. Phase delay = (max r/f: 0.053654/__  min r/f: 0.053654/__) : clock_gate_cpuregs_reg_3/CK
  17. Phase delay = (max r/f: 0.053177/__  min r/f: 0.053177/__) : clock_gate_cpuregs_reg_10/CK
  18. Phase delay = (max r/f: 0.053005/__  min r/f: 0.053005/__) : clock_gate_cpuregs_reg_14/CK
  19. Phase delay = (max r/f: 0.052795/__  min r/f: 0.052795/__) : clock_gate_cpuregs_reg_19/CK
  20. Phase delay = (max r/f: 0.052662/__  min r/f: 0.052662/__) : clock_gate_cpuregs_reg_26/CK
  21. Phase delay = (max r/f: 0.052567/__  min r/f: 0.052567/__) : clock_gate_cpuregs_reg_23/CK
  22. Phase delay = (max r/f: 0.052528/__  min r/f: 0.052528/__) : clock_gate_cpuregs_reg_6/CK
  23. Phase delay = (max r/f: 0.052509/__  min r/f: 0.052509/__) : clock_gate_cpuregs_reg_22/CK
  24. Phase delay = (max r/f: 0.052013/__  min r/f: 0.052013/__) : clock_gate_cpuregs_reg_12/CK
  25. Phase delay = (max r/f: 0.051937/__  min r/f: 0.051937/__) : clock_gate_cpuregs_reg_25/CK
  26. Phase delay = (max r/f: 0.051517/__  min r/f: 0.051517/__) : clock_gate_cpuregs_reg_29/CK
  27. Phase delay = (max r/f: 0.051498/__  min r/f: 0.051498/__) : clock_gate_cpuregs_reg_30/CK
  28. Phase delay = (max r/f: 0.051174/__  min r/f: 0.051174/__) : clock_gate_cpuregs_reg/CK
  29. Phase delay = (max r/f: 0.051174/__  min r/f: 0.051174/__) : clock_gate_cpuregs_reg_7/CK
  30. Phase delay = (max r/f: 0.050869/__  min r/f: 0.050869/__) : clock_gate_cpuregs_reg_1/CK
  31. Phase delay = (max r/f: 0.050774/__  min r/f: 0.050774/__) : clock_gate_cpuregs_reg_8/CK
  32. Phase delay = (max r/f: 0.050678/__  min r/f: 0.050678/__) : clock_gate_cpuregs_reg_18/CK
  33. Phase delay = (max r/f: 0.050583/__  min r/f: 0.050583/__) : clock_gate_cpuregs_reg_16/CK
  34. Phase delay = (max r/f: 0.050335/__  min r/f: 0.050335/__) : clock_gate_cpuregs_reg_4/CK
  35. Phase delay = (max r/f: 0.050278/__  min r/f: 0.050278/__) : clock_gate_cpuregs_reg_9/CK
  36. Phase delay = (max r/f: 0.050259/__  min r/f: 0.050259/__) : clock_gate_cpuregs_reg_11/CK
  37. Phase delay = (max r/f: 0.050106/__  min r/f: 0.050106/__) : clock_gate_cpuregs_reg_17/CK
  38. Phase delay = (max r/f: 0.049591/__  min r/f: 0.049591/__) : clock_gate_cpuregs_reg_24/CK
  39. Phase delay = (max r/f: 0.049381/__  min r/f: 0.049381/__) : clock_gate_instr_add_reg/CK
  40. Phase delay = (max r/f: 0.048294/__  min r/f: 0.048294/__) : clock_gate_cpuregs_reg_13/CK
  41. Phase delay = (max r/f: 0.047665/__  min r/f: 0.047665/__) : clock_gate_reg_next_pc_reg/CK
  42. Phase delay = (max r/f: 0.038891/__  min r/f: 0.038891/__) : clock_gate_mem_wdata_reg/CK
  43. Phase delay = (max r/f: 0.035248/__  min r/f: 0.035248/__) : clock_gate_mem_addr_reg/CK
  44. Phase delay = (max r/f: 0.031586/__  min r/f: 0.031586/__) : clock_gate_cpuregs_reg_21/CK
  45. Phase delay = (max r/f: 0.028973/__  min r/f: 0.028973/__) : clock_gate_cpu_state_reg/CK
  46. Phase delay = (max r/f: 0.027771/__  min r/f: 0.027771/__) : clock_gate_mem_state_reg/CK
  47. Phase delay = (max r/f: 0.026512/__  min r/f: 0.026512/__) : clock_gate_latched_rd_reg/CK
  48. Phase delay = (max r/f: 0.023746/__  min r/f: 0.023746/__) : clock_gate_latched_branch_reg/CK
 Added 3 Repeaters (B: 3 I: 0). Built 1 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.091465/nan  min r/f: 0.091465/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 3.16 sec, cpu time is 0 hr : 0 min : 3.98 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'clk' and skew group 'default' in mode 'FUNC' for clock root 'clk': (CTS-141)
(1) clk [Location: (135.82, 47.50)] [Pre-CTS Fanout: 128] [Phase Delay: (Rise: 0.091465, Fall: nan)]
 (2) clock_gate_decoded_imm_reg/Q [Location: (118.41, 40.70)] [Pre-CTS Fanout: 50] [Phase Delay: (Rise: 0.000172, Fall: nan)]
  (3) decoded_imm_reg[7]/CK [Location: (110.19, 32.90)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Scenario CTS_DRC_OFF_SCEN0 is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario CTS_DRC_OFF_SCEN0.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'medium'. (POW-024)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Design rule constraints:
     max fanout  = 55
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 1.05 sec, cpu time is 0 hr : 0 min : 1.44 sec. (CTS-104)
There are 8 buffers and 0 inverters added (total area 4.71) by Clock Tree Synthesis.
Information: 0 out of 62 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 56 out of 1555, orientation changed without moving: 0
Clock sink displacement max = 3.600000 um, average = 0.035377 um
Clock sink with large displacement: 7 (Threshold: 1.800000 um)
Largest displacement cells:
Clock sink inst 'cpuregs_reg[31][30]' snapped from (55.84, 40.40) (R0) to (55.84, 36.80) (R0) displacement = 3.600000 um.
Clock sink inst 'cpuregs_reg[26][0]' snapped from (58.87, 40.40) (R0) to (61.76, 39.80) (MX) displacement = 3.486000 um.
Clock sink inst 'cpuregs_reg[28][28]' snapped from (49.77, 43.40) (MX) to (49.77, 45.80) (MX) displacement = 2.400000 um.
Clock sink inst 'cpuregs_reg[25][30]' snapped from (59.17, 43.40) (MX) to (60.20, 44.60) (MX) displacement = 2.236000 um.
Clock sink inst 'cpuregs_reg[31][5]' snapped from (55.54, 44.00) (R0) to (54.51, 45.20) (R0) displacement = 2.236000 um.
Clock sink inst 'cpuregs_reg[21][0]' snapped from (58.43, 37.40) (MX) to (57.02, 38.00) (R0) displacement = 2.006000 um.
Clock sink inst 'cpuregs_reg[29][31]' snapped from (58.13, 39.20) (R0) to (56.73, 38.60) (MX) displacement = 2.006000 um.
Clock sink inst 'cpuregs_reg[29][28]' snapped from (54.73, 41.00) (MX) to (54.14, 42.20) (MX) displacement = 1.792000 um.
Clock sink inst 'cpuregs_reg[25][0]' snapped from (57.69, 41.00) (MX) to (56.50, 41.60) (R0) displacement = 1.784000 um.
Clock sink inst 'cpuregs_reg[8][28]' snapped from (57.84, 42.20) (MX) to (56.13, 42.20) (MX) displacement = 1.702000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Cell cpuregs_reg[31][30] is placed overlapping with other cells at {{55.838 36.800} {57.688 37.400}}. (ZRT-763)
Warning: Cell count_cycle_reg[21] is placed overlapping with other cells at {{98.536 15.800} {100.608 16.400}}. (ZRT-763)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Total number of global routed clock nets: 63
Information: The run time for clock net global routing is 0 hr : 0 min : 0.44 sec, cpu time is 0 hr : 0 min : 0.50 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6340 nets, 63 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6338, routed nets = 63, across physical hierarchy nets = 0, parasitics cached nets = 63, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 4013, DR 0), data (VR 6275, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Cell cpuregs_reg[31][30] is placed overlapping with other cells at {{55.838 36.800} {57.688 37.400}}. (ZRT-763)
Warning: Cell clock_gate_count_cycle_reg is placed overlapping with other cells at {{103.494 23.600} {105.862 24.200}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario FUNC_Fast (Mode FUNC Corner Fast)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.80	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 2 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
rtapi Thread-server 1: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: picorv32; type: design; name: picorv32; type: design; name: picorv32; type: design; tot_drc_vio: 0; buf_ct: 8; buf_area: 4.706400; cell_area: 60.783600
start cto; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; latency: 0.087228; gskew: 0.070801; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 8; buf_area: 4.706400; cell_area: 60.783600
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: FUNC root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0487; ID = 0.0767; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 4.7064; ClockCellArea = 60.7836; ClockWireLen = 6980.5130; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0708; ID = 0.0872; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 4.7064; ClockCellArea = 60.7836; ClockWireLen = 6980.5130; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0607; ID = 0.0985; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 4.7064; ClockCellArea = 60.7836; ClockWireLen = 6980.5130; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9977

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:01.29u 00:00:00.00s 00:00:01.29e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0487; ID = 0.0767; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 4.7064; ClockCellArea = 60.7836; ClockWireLen = 6980.5130; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0708; ID = 0.0872; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 4.7064; ClockCellArea = 60.7836; ClockWireLen = 6980.5130; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0607; ID = 0.0985; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 4.7064; ClockCellArea = 60.7836; ClockWireLen = 6980.5130; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.32 sec, cpu time is 0 hr : 0 min : 1.34 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 1.33 sec, cpu time is 0 hr : 0 min : 1.36 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner Slow on transition constraint
Selecting clock clk mode FUNC corner:  Fast	 Slow	
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: FUNC root: clk
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0487; ID = 0.0767; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 4.7064; ClockCellArea = 60.7836; ClockWireLen = 6980.5130; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0708; ID = 0.0872; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 4.7064; ClockCellArea = 60.7836; ClockWireLen = 6980.5130; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0607; ID = 0.0985; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 8; ClockBufArea = 4.7064; ClockCellArea = 60.7836; ClockWireLen = 6980.5130; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12254, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12254, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12178, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12178, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12178, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12145, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12147, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12162, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12162, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12254, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12147, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12147, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12147, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12120, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12120, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12133, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12133, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12254, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12147, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12147, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12147, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12117, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12117, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12130, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12130, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12254, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12156, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12156, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12156, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12127, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12127, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12140, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12140, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12117, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12117, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12075, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12075, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12075, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12045, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12045, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12058, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12058, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12117, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12054, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12054, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12054, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12038, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12038, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12117, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12068, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12068, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12068, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12042, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12042, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12054, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12054, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12117, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12087, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12087, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12087, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12058, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12058, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12075, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12075, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12852, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12852, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12852, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12994, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12954, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12799, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12744, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12770, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12770, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12770, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12919, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12711, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12661, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12830, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12830, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12830, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12975, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12771, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12721, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12853, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12853, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12853, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13004, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12788, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12737, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12852, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12852, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12852, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12994, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12954, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12799, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12744, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12770, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12770, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12770, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12919, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12711, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12661, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12830, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12830, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12830, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12975, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12771, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12721, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12853, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12853, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12853, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13004, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12788, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12737, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12367, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12367, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12367, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12345, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12383, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12353, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12395, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12486, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12486, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12486, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12639, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12620, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12436, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12396, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12370, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12370, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12370, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12496, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12399, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12370, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12365, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12389, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12389, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12389, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12452, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12457, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12369, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12350, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12653, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12653, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12653, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12739, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12733, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12608, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12569, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12689, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12689, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12689, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12820, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12786, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12639, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12581, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12604, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12604, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12604, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12690, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12684, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12559, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12520, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12617, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12617, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12617, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12709, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12698, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12570, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12530, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12769, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12769, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12769, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12906, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12869, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12714, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12658, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12735, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12735, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12735, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12877, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12837, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12675, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12621, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12737, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12737, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12737, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12878, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12840, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12679, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12625, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12021, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12765, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12765, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12765, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12912, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12872, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12706, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12649, utd = 1
 AREA: value = 128760000, utd = 1

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          4
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          2
	# Failed main graph committ          =          0
	# Successful main graph commit      =          2
	# Subgraph evaluation success rate in percent =     0.5000
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          2

	# Accepted      buffering moves =        2

	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.1181
	# Commit CPU time                 = 00h:00m:00s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     1.7620
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     1.7004
	# Sg CPU time                     = 00h:00m:00s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     1.0300
	# The rest of flow speed up       =     1.0424

-------------------------------------------------


    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.4461

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.32u 00:00:00.00s 00:00:00.28e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0424; ID = 0.0699; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 5.5056; ClockCellArea = 61.5828; ClockWireLen = 7046.1480; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0103		0.0000		clock_gate_decoded_imm_reg/CK
  (1) 0.0697		0.0594		clock_gate_decoded_imm_reg/Q
  (2) 0.0699		0.0002		instr_rdcycle_reg/CK
Shortest path:
  (0) 0.0104		0.0000		clockZCTSBUF_2895_17122/A
  (1) 0.0274		0.0170		clockZCTSBUF_2895_17122/X
  (2) 0.0275		0.0001		reg_out_reg[20]/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0630; ID = 0.0857; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 5.5056; ClockCellArea = 61.5828; ClockWireLen = 7046.1480; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0027		0.0000		clock_gate_decoded_imm_reg/CK
  (1) 0.0855		0.0827		clock_gate_decoded_imm_reg/Q
  (2) 0.0857		0.0002		instr_rdcycle_reg/CK
Shortest path:
  (0) 0.0028		0.0000		clockZCTSBUF_2895_17122/A
  (1) 0.0225		0.0197		clockZCTSBUF_2895_17122/X
  (2) 0.0227		0.0001		reg_out_reg[20]/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0533; ID = 0.0891; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 10; ClockBufArea = 5.5056; ClockCellArea = 61.5828; ClockWireLen = 7046.1480; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0131		0.0000		clock_gate_decoded_imm_reg/CK
  (1) 0.0889		0.0758		clock_gate_decoded_imm_reg/Q
  (2) 0.0891		0.0002		instr_rdcycle_reg/CK
Shortest path:
  (0) 0.0132		0.0000		clockZCTSBUF_2895_17122/A
  (1) 0.0358		0.0226		clockZCTSBUF_2895_17122/X
  (2) 0.0358		0.0000		reg_out_reg[20]/CK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.32 sec, cpu time is 0 hr : 0 min : 0.38 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.32 sec, cpu time is 0 hr : 0 min : 0.38 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner Slow on transition constraint
Selecting clock clk mode FUNC corner:  Fast	 Slow	
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: FUNC root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =         97
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =         64
	# Failed main graph committ          =          1
	# Successful main graph commit      =         32
	# Subgraph evaluation success rate in percent =     0.3402
	# Sg2Main acceptance ratio in percent      =     0.9697
	# NumCTCells changed               =         -3

	# Accepted        removal moves =        3
	# Accepted         sizing moves =       29

	# Total CPU time                  = 00h:00m:01s
	# Total elapsed time              = 00h:00m:01s
	# Flow total speed up             =     1.3764
	# Commit CPU time                 = 00h:00m:00s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     1.8591
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     0.9951
	# Sg CPU time                     = 00h:00m:01s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     1.2567
	# The rest of flow speed up       =     1.2515

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0426; ID = 0.0699; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.0848; ClockCellArea = 57.2316; ClockWireLen = 7008.7410; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0632; ID = 0.0857; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.0848; ClockCellArea = 57.2316; ClockWireLen = 7008.7410; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0534; ID = 0.0891; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.0848; ClockCellArea = 57.2316; ClockWireLen = 7008.7410; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:01.75u 00:00:00.01s 00:00:01.29e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.29 sec, cpu time is 0 hr : 0 min : 1.76 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 1.29 sec, cpu time is 0 hr : 0 min : 1.76 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: FUNC root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0426; ID = 0.0699; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.0848; ClockCellArea = 57.2316; ClockWireLen = 7008.7410; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0632; ID = 0.0857; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.0848; ClockCellArea = 57.2316; ClockWireLen = 7008.7410; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0534; ID = 0.0891; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.0848; ClockCellArea = 57.2316; ClockWireLen = 7008.7410; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9976

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.02u 00:00:00.00s 00:00:00.02e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0426; ID = 0.0699; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.0848; ClockCellArea = 57.2316; ClockWireLen = 7008.7410; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0632; ID = 0.0857; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.0848; ClockCellArea = 57.2316; ClockWireLen = 7008.7410; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0534; ID = 0.0891; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.0848; ClockCellArea = 57.2316; ClockWireLen = 7008.7410; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.08 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6337, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 62, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:FUNC             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0629  0.0629  0.0629  0.0629   Fast
clk          Yes     0.0790  0.0790  0.0790  0.0790   Slow
clk          Yes     0.0811  0.0811  0.0811  0.0811   Typical

Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6337, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 6337, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.0848; ClockCellArea = 57.2316; ClockWireLen = 7008.7410; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.0848; ClockCellArea = 57.2316; ClockWireLen = 7008.7410; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.0848; ClockCellArea = 57.2316; ClockWireLen = 7008.7410; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   No CCD app option is set.
CCD: using 2 threads
CTSSC route status detected: clock (VR 0, GR 4051, DR 0), data (VR 6275, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Doing activity propagation for mode 'FUNC' and corner 'Fast' with effort level 'low'. (POW-024)
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 4 ****
Total power = 1.407673, Leakage = 0.155967, Internal = 0.797038, Switching = 0.454668
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.074897, TNS = -0.457527, NVP = 11
 Design (hold) WNHS = -0.042869, TNHS = -10.381011, NHVP = 881

    Scenario FUNC_Fast  WNS = 0.405439, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.074897, TNS = -0.457527, NVP = 11
    Scenario FUNC_Typical  WNS = 0.225215, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.042869, TNHS = -10.380153, NHVP = 881
    Scenario FUNC_Slow  WNHS = -0.034584, TNHS = -0.468458, NHVP = 42
    Scenario FUNC_Typical  WNHS = -0.042062, TNHS = -3.236970, NHVP = 349
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.075, TNS = -0.458, NVP = 11, UNWEIGHTED_TNS = -0.458, WNHS = -0.043, TNHS = -10.381, NHVP = 881, UNWEIGHTED_TNHS = -14.086, R2R(wns=-0.074897, tns=-0.457527, nvp=11)
 All scenarios used by CCD
    scenario 0: FUNC_Fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm
          mode: FUNC, id = 1
          corner: Fast, id = 1
          isSetup: wns = 0.405439, unweighted tns = 0.000000
          isHold: wns = -0.042869, unweighted tns = -10.380153

    scenario 1: FUNC_Slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm
          mode: FUNC, id = 1
          corner: Slow, id = 3
          isSetup: wns = -0.074897, unweighted tns = -0.457527
          isHold: wns = -0.034584, unweighted tns = -0.468458

    scenario 2: FUNC_Typical , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm
          mode: FUNC, id = 1
          corner: Typical, id = 2
          isSetup: wns = 0.225215, unweighted tns = 0.000000
          isHold: wns = -0.042062, unweighted tns = -3.236970

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              2
  # Valid linear regressions                     2
  # Seeds with valid budget                      2
  # Seeds with accepted implementation           2
  # NumCTCells changed                           0

  # Number of cells sized                        2
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          1.889597
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.906667
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.105575
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.903898
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.722386
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 85.32%
     Prepare moo/get initial QOR:                6.12%
     Commit/annotate budget:                     0.00%
     Solve runtime: 8.34% of which 2.81% is incremental-LP runtime
     Other:                                      0.21%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.955377
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.985936

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.064683, TNS = -0.255520, NVP = 11
 Design (hold) WNHS = -0.042869, TNHS = -10.133230, NHVP = 849

    Scenario FUNC_Fast  WNS = 0.405439, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.064683, TNS = -0.255520, NVP = 11
    Scenario FUNC_Typical  WNS = 0.225215, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.042869, TNHS = -10.132373, NHVP = 849
    Scenario FUNC_Slow  WNHS = -0.034584, TNHS = -0.473400, NHVP = 45
    Scenario FUNC_Typical  WNHS = -0.042062, TNHS = -3.252621, NHVP = 343
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.065, TNS = -0.256, NVP = 11, UNWEIGHTED_TNS = -0.256, WNHS = -0.043, TNHS = -10.133, NHVP = 849, UNWEIGHTED_TNHS = -13.858, R2R(wns=-0.064683, tns=-0.255520, nvp=11)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              32
  # Valid linear regressions                     32
  # Seeds with valid budget                      17
  # Seeds with accepted implementation           17
  # NumCTCells changed                           0

  # Number of cells sized                        17
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    2
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:07s
  # Total elapsed time                           00h:00m:03s
  # Flow total speed up                          1.921852
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.940581
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.668291
  # Linear regression CPU time                   00h:00m:03s
  # Linear regression elapsed time               00h:00m:01s
  # Linear regression speed up                   1.985846
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.637303
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 68.33%
     Prepare moo/get initial QOR:                7.99%
     Commit/annotate budget:                     0.00%
     Solve runtime: 23.10% of which 15.53% is incremental-LP runtime
     Other:                                      0.58%
  # Sg implementation CPU time                   00h:00m:01s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.901622
  # Commit CPU time                              00h:00m:01s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.973435

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.027399, TNS = -0.052393, NVP = 5
 Design (hold) WNHS = -0.042304, TNHS = -5.436791, NHVP = 515

    Scenario FUNC_Fast  WNS = 0.424782, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.027399, TNS = -0.052393, NVP = 5
    Scenario FUNC_Typical  WNS = 0.252184, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.042304, TNHS = -5.436791, NHVP = 515
    Scenario FUNC_Slow  WNHS = -0.032767, TNHS = -0.178702, NHVP = 22
    Scenario FUNC_Typical  WNHS = -0.038926, TNHS = -1.149560, NHVP = 156
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.027, TNS = -0.052, NVP = 5, UNWEIGHTED_TNS = -0.052, WNHS = -0.042, TNHS = -5.437, NHVP = 515, UNWEIGHTED_TNHS = -6.765, R2R(wns=-0.027399, tns=-0.052393, nvp=5)

    Optimization Summary 		

-------------------------------------------------

  # Trial seeds generated                        2
  # Valid trial linear regressions               2
  # Trial seeds with valid budget                2
  # Seeds generated                              2
  # Valid linear regressions                     2
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           0

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    1
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          1.876703
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.888727
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.516304
  # Trial linear regression CPU time             00h:00m:00s
  # Trial linear regression elapsed time         00h:00m:00s
  # Trial linear regression speed up             1.787049
  # Trial solver CPU time                        00h:00m:01s
  # Trial solver elapsed time                    00h:00m:00s
  # Trial solver speed up                        1.871219
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.654393
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.774669
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 90.67%
     Prepare moo/get initial QOR:                2.70%
     Commit/annotate budget:                     0.00%
     Solve runtime: 6.48% of which 1.34% is incremental-LP runtime
     Other:                                      0.15%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.997763
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.974431

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.022087, TNS = -0.046518, NVP = 5
 Design (hold) WNHS = -0.042304, TNHS = -5.442139, NHVP = 513

    Scenario FUNC_Fast  WNS = 0.428106, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.022087, TNS = -0.046518, NVP = 5
    Scenario FUNC_Typical  WNS = 0.254655, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.042304, TNHS = -5.442139, NHVP = 513
    Scenario FUNC_Slow  WNHS = -0.032767, TNHS = -0.179904, NHVP = 22
    Scenario FUNC_Typical  WNHS = -0.038926, TNHS = -1.152210, NHVP = 156
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.022, TNS = -0.047, NVP = 5, UNWEIGHTED_TNS = -0.047, WNHS = -0.042, TNHS = -5.442, NHVP = 513, UNWEIGHTED_TNHS = -6.774, R2R(wns=-0.022087, tns=-0.046518, nvp=5)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              47
  # Valid linear regressions                     36
  # Seeds with valid budget                      28
  # Seeds with accepted implementation           28
  # NumCTCells changed                           -1

  # Number of cells sized                        28
  # Number of cells added                        0
  # Number of cells removed                      1
  # Number of cells relocated                    2
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:05s
  # Total elapsed time                           00h:00m:02s
  # Flow total speed up                          1.905048
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.945937
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.854982
  # Linear regression CPU time                   00h:00m:01s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.960973
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.646318
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 69.52%
     Prepare moo/get initial QOR:                9.84%
     Commit/annotate budget:                     0.00%
     Solve runtime: 20.23% of which 11.65% is incremental-LP runtime
     Other:                                      0.41%
  # Sg implementation CPU time                   00h:00m:01s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.887094
  # Commit CPU time                              00h:00m:01s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.961998

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.022962, TNS = -0.092586, NVP = 8
 Design (hold) WNHS = -0.042888, TNHS = -6.423903, NHVP = 576

    Scenario FUNC_Fast  WNS = 0.429086, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.022962, TNS = -0.092586, NVP = 8
    Scenario FUNC_Typical  WNS = 0.252787, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.042888, TNHS = -6.423904, NHVP = 576
    Scenario FUNC_Slow  WNHS = -0.030999, TNHS = -0.310161, NHVP = 36
    Scenario FUNC_Typical  WNHS = -0.041277, TNHS = -1.846749, NHVP = 178
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.023, TNS = -0.093, NVP = 8, UNWEIGHTED_TNS = -0.093, WNHS = -0.043, TNHS = -6.424, NHVP = 576, UNWEIGHTED_TNHS = -8.581, R2R(wns=-0.022962, tns=-0.092586, nvp=8)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.9516; ClockCellArea = 57.2316; ClockWireLen = 7009.7130; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.9516; ClockCellArea = 57.2316; ClockWireLen = 7009.7130; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.9516; ClockCellArea = 57.2316; ClockWireLen = 7009.7130; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 11.03 sec, cpu time is 0 hr : 0 min : 21.10 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 1: shutdown 
rtapi Thread-server 0: shutdown 

No. startProblems      =   233 

No. doRoutes           =    74 
No. doUnroutes         =    64 
No. redoRoutes         =     4 
No. redoUnroutes       =     2 
No. undoRoutes         =    69 
No. undoUnroutes       =    54 
No. commitRoutes       =     8 
No. commitUnroutes     =    10 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Cell cpuregs_reg[31][30] is placed overlapping with other cells at {{55.838 36.800} {57.688 37.400}}. (ZRT-763)
Warning: Cell count_cycle_reg[21] is placed overlapping with other cells at {{98.536 15.800} {100.608 16.400}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   60  Alloctr   62  Proc 5520 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   66  Alloctr   67  Proc 5520 
Net statistics:
Total number of nets     = 6338
Number of nets to route  = 61
Number of nets with min-layer-mode soft = 61
Number of nets with min-layer-mode soft-cost-medium = 61
Number of nets with max-layer-mode hard = 61
44 nets are partially connected,
 of which 0 are detail routed and 44 are global routed.
19 nets are fully connected,
 of which 2 are detail routed and 17 are global routed.
61 nets have non-default rule CLK_NDR
	 61 non-user-specified nets, 61 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   71  Alloctr   73  Proc 5520 
Net length statistics: 
Net Count(Ignore Fully Rted) 44, Total Half Perimeter Wire Length (HPWL) 2891 microns
HPWL   0 ~   50 microns: Net Count       14	Total HPWL          328 microns
HPWL  50 ~  100 microns: Net Count       28	Total HPWL         2360 microns
HPWL 100 ~  200 microns: Net Count        2	Total HPWL          204 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.80	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   76  Alloctr   78  Proc 5520 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   76  Alloctr   78  Proc 5520 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Data] Total (MB): Used   76  Alloctr   78  Proc 5520 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  144  Alloctr  146  Proc 5520 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  144  Alloctr  146  Proc 5520 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   906 Max = 8 GRCs =   776 (1.43%)
Initial. H routing: Overflow =   251 Max = 6 (GRCs =  1) GRCs =   258 (0.95%)
Initial. V routing: Overflow =   655 Max = 8 (GRCs =  2) GRCs =   518 (1.91%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =   625 Max = 8 (GRCs =  2) GRCs =   471 (1.74%)
Initial. M4         Overflow =   247 Max = 6 (GRCs =  1) GRCs =   255 (0.94%)
Initial. M5         Overflow =    30 Max = 6 (GRCs =  1) GRCs =    47 (0.17%)
Initial. M6         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.01%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6859.93
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 55.30
Initial. Layer M3 wire length = 2510.92
Initial. Layer M4 wire length = 2794.93
Initial. Layer M5 wire length = 860.42
Initial. Layer M6 wire length = 638.36
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3975
Initial. Via VIA1_Base count = 56
Initial. Via VIA2_Base count = 1691
Initial. Via VIA34SQ_C count = 1716
Initial. Via VIA4SQ count = 326
Initial. Via VIA5SQ_C count = 186
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   80  Alloctr   80  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  144  Alloctr  146  Proc 5520 

Congestion utilization per direction:
Average vertical track utilization   =  4.44 %
Peak    vertical track utilization   = 93.33 %
Average horizontal track utilization =  3.20 %
Peak    horizontal track utilization = 78.95 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   76  Alloctr   76  Proc    0 
[End of Global Routing] Total (MB): Used  140  Alloctr  142  Proc 5520 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of dbOut] Total (MB): Used   92  Alloctr   94  Proc 5520 
Skip track assign
Skip detail route
Updating the database ...
There are 2 buffers reduced and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 1555 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 61 flat clock tree nets.
There are 60 non-sink instances (total area 57.23) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 6 buffers and 0 inverters (total area 3.95).
2 buffers/inverters were inserted below 2 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:35.68u 00:00:00.27s 00:00:22.84e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-07-30 14:44:26 / Session:  00:01:15 / Command:  00:00:23 / CPU:  00:00:36 / Memory: 2015 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6338 nets, 61 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6336, routed nets = 61, across physical hierarchy nets = 0, parasitics cached nets = 6336, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   111 s (  0.03 hr )  ELAPSE:    77 s (  0.02 hr )  MEM-PEAK:  2014 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Note - message 'POW-024' limit (10) exceeded. Remainder will be suppressed.
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****

Clock-opt timing update complete          CPU:   112 s (  0.03 hr )  ELAPSE:    77 s (  0.02 hr )  MEM-PEAK:  2014 MB
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0429     6.3947    575
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0229     0.0926      8   0.0312     0.3045     35
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0412     1.8383    178
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0429     6.3947    575        0     0.0000        0  154083232           0
    2   *   0.0229     0.0926   0.0926      8   0.0312     0.3045     35        0     0.0000        3 109838.594           0
    3   *   0.0000     0.0000   0.0000      0   0.0412     1.8383    178        0     0.0000        0 1460041.00           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0229     0.0926   0.0926      8   0.0429     6.3947    575        0     0.0000        3  154083232      3325.56       5633         38        278           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0229     0.0926   0.0926      8   0.0429     6.3947    575        0        3  154083232      3325.56       5633
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Information: Design Average RC for design picorv32  (NEX-011)
Information: r = 2.055545 ohm/um, via_r = 1.195604 ohm/cut, c = 0.139340 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.672861 ohm/um, via_r = 0.910936 ohm/cut, c = 0.128381 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt initialization complete         CPU:   119 s (  0.03 hr )  ELAPSE:    81 s (  0.02 hr )  MEM-PEAK:  2014 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario FUNC_Fast  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = 0.022852, TNS = 0.092610, NVP = 8
    Scenario FUNC_Typical  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = invalid, TNHS = 0.000000, NHVP = 0
    Scenario FUNC_Slow  WNHS = invalid, TNHS = 0.000000, NHVP = 0
    Scenario FUNC_Typical  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:20     0.023     0.093  3651.101     0.000     0.259        38       278         0     0.000      2014 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0109 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/clock): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/clock): 3116
Total 0.0365 seconds to load 6935 cell instances into cellmap
Moveable cells: 4018; Application fixed cells: 1615; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9840, cell height 0.6000, cell area 0.5904 for total 5633 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.09        0.09      6.39         2       3325.56  154083232.00        5633              0.02      2014


Clock-opt optimization Phase 7 Iter  1          0.09        0.09      6.39         2       3325.56  154083232.00        5633              0.02      2014
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Core Area = 46 X 25 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 7 Iter  2          0.09        0.09      6.39         2       3325.56  154083232.00        5633              0.02      2014
Clock-opt optimization Phase 7 Iter  3          0.09        0.09      6.39         2       3325.56  154083232.00        5633              0.02      2014
Clock-opt optimization Phase 7 Iter  4          0.09        0.09      6.39         2       3325.56  154083232.00        5633              0.02      2014

Layer name: M1, Mask name: metal1, Layer number: 19
Layer name: M2, Mask name: metal2, Layer number: 21
Layer name: M3, Mask name: metal3, Layer number: 23
Layer name: M4, Mask name: metal4, Layer number: 25
Layer name: M5, Mask name: metal5, Layer number: 27
Layer name: M6, Mask name: metal6, Layer number: 29
Layer name: M7, Mask name: metal7, Layer number: 31
Layer name: M8, Mask name: metal8, Layer number: 33
Layer name: M9, Mask name: metal9, Layer number: 35
Layer name: MRDL, Mask name: metal10, Layer number: 47
Convert timing mode ...
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 8 Iter  1          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter  2          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter  3          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter  4          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter  5          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Core Area = 46 X 25 ()
Clock-opt optimization Phase 8 Iter  6          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter  7          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter  8          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter  9          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter 10          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter 11          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter 12          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter 13          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter 14          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter 15          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter 16          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter 17          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter 18          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 8 Iter 19          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter 20          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014
Clock-opt optimization Phase 8 Iter 21          0.09        0.09      6.39         1       3328.45  154119088.00        5641              0.02      2014


Clock-opt optimization Phase 10 Iter  1         0.00        0.00      6.39         1       3329.16  154176176.00        5641              0.02      2014

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-07-30 14:44:35 / Session:  00:01:24 / Command:  00:00:32 / CPU:  00:00:52 / Memory: 2015 MB (FLW-8100)
Clock-opt optimization Phase 11 Iter  1         0.00        0.00      6.39         1       3329.16  154176176.00        5641              0.02      2014
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Final CTS reduces 2 scenarios for late condition, and 2 scenarios for early condition
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6344, routed nets = 61, across physical hierarchy nets = 0, parasitics cached nets = 61, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   FUNC_Fast	(Mode: FUNC; Corner: Fast)
   FUNC_Slow	(Mode: FUNC; Corner: Slow)
   FUNC_Typical	(Mode: FUNC; Corner: Typical)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 55
   cts.common.user_instance_name_prefix = clock
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing/SAEDRVT14_BUF_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_10
   saed14rvt_frame_timing/SAEDRVT14_INV_12
   saed14rvt_frame_timing/SAEDRVT14_INV_16
   saed14rvt_frame_timing/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_1
   saed14rvt_frame_timing/SAEDRVT14_INV_20
   saed14rvt_frame_timing/SAEDRVT14_INV_2
   saed14rvt_frame_timing/SAEDRVT14_INV_3
   saed14rvt_frame_timing/SAEDRVT14_INV_4
   saed14rvt_frame_timing/SAEDRVT14_INV_6
   saed14rvt_frame_timing/SAEDRVT14_INV_8
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_9
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_8

Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 134 total shapes.
Layer M2: cached 3307 shapes out of 4381 total shapes.
Layer M3: cached 3307 shapes out of 4824 total shapes.
Cached 9921 vias out of 20330 total vias.
Total 0.0482 seconds to build cellmap data
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
Total 0.0715 seconds to load 6943 cell instances into cellmap
Moveable cells: 4026; Application fixed cells: 1615; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9836, cell height 0.6000, cell area 0.5902 for total 5641 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 2
CTS checksum info: ctsSch::runFinalCtsInitDesign end
Design checksums     = 0x238B96BB (loc)  0x86F26DE7 (lcell)  0x647637C3 (name), 0xBFE7E125 (net)
CTS: Design checksums = 0x238B96BB (loc)  0x86F26DE7 (lcell)  0x647637C3 (name), 0xBFE7E125 (net)
CTS: Clock tree checksums = 0x1525103A (loc)  0x77378046 (lcell)  0x6D74B407 (term), 0x40B90730 (net)  0x813EE5D6 (netLen)
CTS: e42f6461 (loc) 42ca11ef (lcell) 647637c3 (name) 611398d9 (net) efff4f73 (graph) 0 (slack) 35d6c25b (para) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 4085, DR 0), data (VR 6283, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Cell cpuregs_reg[31][30] is placed overlapping with other cells at {{55.838 36.800} {57.688 37.400}}. (ZRT-763)
Warning: Cell clock_gate_count_cycle_reg is placed overlapping with other cells at {{103.494 23.600} {105.862 24.200}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario FUNC_Fast (Mode FUNC Corner Fast)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.80	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 2 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 1: startup 
rtapi Thread-server 0: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: picorv32; type: design; name: picorv32; type: design; name: picorv32; type: design; name: picorv32; type: design; tot_drc_vio: 0; buf_ct: 6; buf_area: 3.951600; cell_area: 57.231600
start cto; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; latency: 0.125909; gskew: 0.094948; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 6; buf_area: 3.951600; cell_area: 57.231600
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: FUNC root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0526; ID = 0.0846; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.9516; ClockCellArea = 57.2316; ClockWireLen = 7015.3690; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0949; ID = 0.1259; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.9516; ClockCellArea = 57.2316; ClockWireLen = 7015.3690; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0672; ID = 0.1091; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.9516; ClockCellArea = 57.2316; ClockWireLen = 7015.3690; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9979

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:01.29u 00:00:00.00s 00:00:01.29e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0526; ID = 0.0846; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.9516; ClockCellArea = 57.2316; ClockWireLen = 7015.3690; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0949; ID = 0.1259; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.9516; ClockCellArea = 57.2316; ClockWireLen = 7015.3690; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0672; ID = 0.1091; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.9516; ClockCellArea = 57.2316; ClockWireLen = 7015.3690; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.33 sec, cpu time is 0 hr : 0 min : 1.35 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 1.34 sec, cpu time is 0 hr : 0 min : 1.36 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6344, routed nets = 6344, across physical hierarchy nets = 0, parasitics cached nets = 6344, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   No CCD app option is set.
CCD: using 2 threads
CTSSC route status detected: clock (VR 0, GR 4085, DR 0), data (VR 6283, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.455076, Leakage = 0.155747, Internal = 0.182293, Switching = 0.117036
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.000329, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.042869, TNHS = -6.394924, NHVP = 576

    Scenario FUNC_Slow  WNS = 0.000329, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.042869, TNHS = -6.394924, NHVP = 576
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.000, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.043, TNHS = -6.395, NHVP = 576, UNWEIGHTED_TNHS = -6.395, R2R(wns=0.000329, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: FUNC_Fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm, setup blocked 
          mode: FUNC, id = 1
          corner: Fast, id = 1
          isSetup: wns = nan, unweighted tns = nan
          isHold: wns = -0.042869, unweighted tns = -6.394924

    scenario 1: FUNC_Slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm, hold blocked 
          mode: FUNC, id = 1
          corner: Slow, id = 3
          isSetup: wns = 0.000329, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = nan

    scenario 2: FUNC_Typical , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm, setup blocked , hold blocked 
          mode: FUNC, id = 1
          corner: Typical, id = 2
          isSetup: wns = nan, unweighted tns = nan
          isHold: wns = nan, unweighted tns = nan

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              4
  # Valid linear regressions                     4
  # Seeds with valid budget                      3
  # Seeds with accepted implementation           3
  # NumCTCells changed                           0

  # Number of cells sized                        3
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:01s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.829591
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.864231
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.210181
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.875454
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.608513
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 71.38%
     Prepare moo/get initial QOR:                7.34%
     Commit/annotate budget:                     6.24%
     Solve runtime: 14.86% of which 5.07% is incremental-LP runtime
     Other:                                      0.18%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.854443
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.975779

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.001380, TNS = -0.001380, NVP = 1
 Design (hold) WNHS = -0.048375, TNHS = -4.621864, NHVP = 368

    Scenario FUNC_Slow  WNS = -0.001380, TNS = -0.001380, NVP = 1
    Scenario FUNC_Fast  WNHS = -0.048375, TNHS = -4.621864, NHVP = 368
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.001, TNS = -0.001, NVP = 1, UNWEIGHTED_TNS = -0.001, WNHS = -0.048, TNHS = -4.622, NHVP = 368, UNWEIGHTED_TNHS = -4.622, R2R(wns=-0.001380, tns=-0.001380, nvp=1)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              0
  # Valid linear regressions                     0
  # Seeds with valid budget                      0
  # Seeds with accepted implementation           0
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:00s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.907122
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.921760
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     0.997126

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_R2R_WNS4
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.001380, TNS = -0.001380, NVP = 1
 Design (hold) WNHS = -0.048375, TNHS = -4.621864, NHVP = 368

    Scenario FUNC_Slow  WNS = -0.001380, TNS = -0.001380, NVP = 1
    Scenario FUNC_Fast  WNHS = -0.048375, TNHS = -4.621864, NHVP = 368
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.001, TNS = -0.001, NVP = 1, UNWEIGHTED_TNS = -0.001, WNHS = -0.048, TNHS = -4.622, NHVP = 368, UNWEIGHTED_TNHS = -4.622, R2R(wns=-0.001380, tns=-0.001380, nvp=1)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 2.26 sec, cpu time is 0 hr : 0 min : 4.11 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 1: shutdown 
rtapi Thread-server 0: shutdown 

No. startProblems      =     7 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Cell cpuregs_reg[31][30] is placed overlapping with other cells at {{55.838 36.800} {57.688 37.400}}. (ZRT-763)
Warning: Cell count_cycle_reg[21] is placed overlapping with other cells at {{98.536 15.800} {100.608 16.400}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   60  Alloctr   62  Proc 5604 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   66  Alloctr   68  Proc 5604 
Net statistics:
Total number of nets     = 6346
Number of nets to route  = 61
Number of nets with min-layer-mode soft = 61
Number of nets with min-layer-mode soft-cost-medium = 61
Number of nets with max-layer-mode hard = 61
3 nets are partially connected,
 of which 0 are detail routed and 3 are global routed.
60 nets are fully connected,
 of which 2 are detail routed and 58 are global routed.
61 nets have non-default rule CLK_NDR
	 61 non-user-specified nets, 61 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   72  Alloctr   74  Proc 5604 
Net length statistics: 
Net Count(Ignore Fully Rted) 3, Total Half Perimeter Wire Length (HPWL) 133 microns
HPWL   0 ~   50 microns: Net Count        1	Total HPWL           18 microns
HPWL  50 ~  100 microns: Net Count        2	Total HPWL          115 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.80	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   76  Alloctr   78  Proc 5604 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   76  Alloctr   78  Proc 5604 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Data] Total (MB): Used   76  Alloctr   78  Proc 5604 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  144  Alloctr  146  Proc 5604 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  144  Alloctr  146  Proc 5604 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   910 Max = 8 GRCs =   778 (1.43%)
Initial. H routing: Overflow =   251 Max = 6 (GRCs =  1) GRCs =   258 (0.95%)
Initial. V routing: Overflow =   659 Max = 8 (GRCs =  2) GRCs =   520 (1.92%)
Initial. M1         Overflow =     3 Max = 3 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =   626 Max = 8 (GRCs =  2) GRCs =   472 (1.74%)
Initial. M4         Overflow =   247 Max = 6 (GRCs =  1) GRCs =   255 (0.94%)
Initial. M5         Overflow =    30 Max = 6 (GRCs =  1) GRCs =    47 (0.17%)
Initial. M6         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.01%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6861.16
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 56.61
Initial. Layer M3 wire length = 2510.84
Initial. Layer M4 wire length = 2794.93
Initial. Layer M5 wire length = 860.42
Initial. Layer M6 wire length = 638.36
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3975
Initial. Via VIA1_Base count = 57
Initial. Via VIA2_Base count = 1691
Initial. Via VIA34SQ_C count = 1715
Initial. Via VIA4SQ count = 326
Initial. Via VIA5SQ_C count = 186
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   80  Alloctr   80  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  144  Alloctr  146  Proc 5604 

Congestion utilization per direction:
Average vertical track utilization   =  4.44 %
Peak    vertical track utilization   = 93.33 %
Average horizontal track utilization =  3.21 %
Peak    horizontal track utilization = 78.95 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   76  Alloctr   76  Proc    0 
[End of Global Routing] Total (MB): Used  141  Alloctr  142  Proc 5604 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of dbOut] Total (MB): Used   93  Alloctr   95  Proc 5604 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 133 total shapes.
Layer M2: cached 3307 shapes out of 4383 total shapes.
Layer M3: cached 3307 shapes out of 4824 total shapes.
Cached 9921 vias out of 20330 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0110 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 163 ref cells (23 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         6943        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6943
number of references:               163
number of site rows:                104
number of locations attempted:    78935
number of locations failed:         556  (0.7%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46        812       297 ( 36.6%)        472       259 ( 54.9%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46        812       297 ( 36.6%)        472       259 ( 54.9%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        4026 (32767 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.142 um ( 0.24 row height)
rms weighted cell displacement:   0.142 um ( 0.24 row height)
max cell displacement:            2.410 um ( 4.02 row height)
avg cell displacement:            0.024 um ( 0.04 row height)
avg weighted cell displacement:   0.024 um ( 0.04 row height)
number of cells moved:              190
number of large displacements:        2
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_15101 (SAEDRVT14_AO221_0P5)
  Input location: (59.982,39.2)
  Legal location: (60.204,41.6)
  Displacement:   2.410 um ( 4.02 row height)
Cell: ctmi_14193 (SAEDRVT14_OAI22_0P5)
  Input location: (57.984,45.8)
  Legal location: (58.28,47.6)
  Displacement:   1.824 um ( 3.04 row height)
Cell: phfnr_buf_7307 (SAEDRVT14_INV_0P75)
  Input location: (53.47,42.2)
  Legal location: (54.728,41)
  Displacement:   1.739 um ( 2.90 row height)
Cell: phfnr_buf_7337 (SAEDRVT14_INV_0P5)
  Input location: (52.804,42.2)
  Legal location: (51.176,41.6)
  Displacement:   1.735 um ( 2.89 row height)
Cell: placeZBUF_1091_inst_14428 (SAEDRVT14_DEL_R2V2_1)
  Input location: (55.542,45.2)
  Legal location: (54.358,46.4)
  Displacement:   1.686 um ( 2.81 row height)
Cell: ctmi_15096 (SAEDRVT14_AO221_0P5)
  Input location: (56.874,41)
  Legal location: (55.468,41)
  Displacement:   1.406 um ( 2.34 row height)
Cell: ctmi_12920 (SAEDRVT14_AO221_0P5)
  Input location: (57.022,38)
  Legal location: (57.688,36.8)
  Displacement:   1.372 um ( 2.29 row height)
Cell: ctmi_14381 (SAEDRVT14_AO221_0P5)
  Input location: (61.684,39.8)
  Legal location: (62.868,40.4)
  Displacement:   1.327 um ( 2.21 row height)
Cell: placeoptlc_10249 (SAEDRVT14_TIE0_4)
  Input location: (51.99,42.2)
  Legal location: (53.174,42.8)
  Displacement:   1.327 um ( 2.21 row height)
Cell: ctmi_13226 (SAEDRVT14_AO221_0P5)
  Input location: (60.87,39.2)
  Legal location: (60.352,40.4)
  Displacement:   1.307 um ( 2.18 row height)

 Successfully legalize placement.
Info: 1555 sinks and boundary insts are collected
Info: 1555 sinks and boundary insts are unset from application_fixed
************************************************************
* CTS STEP: Summary report
************************************************************
There are 61 flat clock tree nets.
There are 60 non-sink instances (total area 56.21) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 6 buffers and 0 inverters (total area 2.93).
2 buffers/inverters were inserted below 2 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:08.41u 00:00:00.02s 00:00:05.98e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6346 nets, 61 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0114 seconds to build cellmap data
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
Total 0.0354 seconds to load 6943 cell instances into cellmap
Moveable cells: 5581; Application fixed cells: 60; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9833, cell height 0.6000, cell area 0.5900 for total 5641 placed and application fixed cells
Information: Current block utilization is '0.42370', effective utilization is '0.46517'. (OPT-055)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6344, routed nets = 61, across physical hierarchy nets = 0, parasitics cached nets = 6344, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario FUNC_Slow  WNS = 0.002826, TNS = 0.003378, NVP = 2

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:31     0.003     0.003  3653.676     0.000     1.287        46       278         0     0.000      2095 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-07-30 14:44:42 / Session:  00:01:31 / Command:  00:00:39 / CPU:  00:01:03 / Memory: 2095 MB (FLW-8100)


Clock-opt optimization Phase 13 Iter  1         0.00        0.00      6.39         4       3328.14  154077168.00        5641              0.03      2095

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      6.39         4       3328.14  154077168.00        5641              0.03      2095
Co-efficient Ratio Summary:
4.193421607330  6.578038172991  2.479639286438  7.744187340401  0.485050004530  3.179565462155  5.567261254587  2.894454387461  6.565921217863  9.017937805874  46.444021209339  8.634627544512  0.781792940852  7.442086211238  3.181173849079  6.992250260832
4.646239502826  3.823702211420  3.871840295354  1.424294866690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  9.637341710942  85.412167588138  4.045338990033  5.020168616976  6.345887029962  1.220133595077  5.967847396778
6.224305673989  0.238797714261  3.284509588966  9.611151037147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  3.443640824458  6.760973462271  88.292608564966  9.819221217755  1.487800387763  2.106396066767  9.078080126983  1.314288630187
8.805817920508  0.072343538383  6.270037325966  0.450494580240  3.928173631613  9.852544054410  0.210066110127  4.718589655457  0.746653063562  4.878808020782  73.983434584759  1.334414479003  0.279727872609  8.236522940626  1.425303546381  6.766529199187
4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  0.418221079584  5.624697562041  7.273871193921  1.608673580650  53.275841194724  5.890572848223  8.439953548971  1.154906668601  4.924462020001  0.405169190953
4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851299395  77.115980961785  2.772915709216  2.637116216996  9.532701052994  6.656289109097  9.409795558072
6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317161214  39.632884911156  7.821372738158  1.416744456161  2.866932622019  5.692869403132  5.858445024802
5.513631359532  5.213535407891  4.512012804451  4.775181465300  0.522000417760  3.135331833872  4.650816448557  7.371884848373  1.125482936801  0.550338171494  27.829258923053  1.661322889797  7.011797181071  7.845250674711  0.998502947436  4.042327646769
7.943493242342  3.877015511227  8.999723005310  0.262507746850  3.017919614214  1.169627813033  4.141833553751  5.565094379098  9.360291367026  4.254590702092  13.861603647149  5.117078558298  4.047871227472  1.421985192074  0.044450941463  7.138041352498
4.361330991292  8.619745279158  6.103190282020  4.529562540725  9.547726936300  8.696336740310  3.784709364151  5.702741133615  6.476694424697  6.650523456592  25.271518989647  3.823126214988  8.324095710419  3.421609755657  8.038190530247  9.639287277774
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6346 nets, 61 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6344, routed nets = 61, across physical hierarchy nets = 0, parasitics cached nets = 6344, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0484     4.6227    368
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0028     0.0034      2   0.0373     0.3939     35
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0474     1.4091    140
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0484     4.6227    368        0     0.0000        0  154077168           0
    2   *   0.0028     0.0034   0.0034      2   0.0373     0.3939     35        0     0.0000        5 109913.250           0
    3   *   0.0000     0.0000   0.0000      0   0.0474     1.4091    140        0     0.0000        0 1460132.25           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0028     0.0034   0.0034      2   0.0484     4.6227    368        0     0.0000        5  154077168      3328.14       5641         46        278           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0028     0.0034   0.0034      2   0.0484     4.6227    368        0        5  154077168      3328.14       5641

Clock-opt command complete                CPU:   138 s (  0.04 hr )  ELAPSE:    93 s (  0.03 hr )  MEM-PEAK:  2095 MB
Clock-opt command statistics  CPU=27 sec (0.01 hr) ELAPSED=17 sec (0.00 hr) MEM-PEAK=2.046 GB

Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-07-30 14:44:44 / Session:  00:01:33 / Command:  00:00:40 / CPU:  00:01:05 / Memory: 2095 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-07-30 14:44:44 / Session:  00:01:33 / Command:  00:00:40 / CPU:  00:01:05 / Memory: 2095 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-07-30 14:44:44 / Session:  00:01:33 / Command:  00:00:41 / CPU:  00:01:05 / Memory: 2095 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      4.62         4       3328.14  154077168.00        5641              0.03      2095
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   54  Alloctr   56  Proc 5572 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   61  Alloctr   62  Proc 5572 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   67  Alloctr   68  Proc 5572 
Net statistics:
Total number of nets     = 6346
Number of nets to route  = 61
Number of nets with min-layer-mode soft = 61
Number of nets with min-layer-mode soft-cost-medium = 61
Number of nets with max-layer-mode hard = 61
63 nets are fully connected,
 of which 2 are detail routed and 61 are global routed.
61 nets have non-default rule CLK_NDR
	 61 non-user-specified nets, 61 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   72  Alloctr   73  Proc 5572 
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.80	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   77  Alloctr   78  Proc 5572 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   77  Alloctr   78  Proc 5572 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Data] Total (MB): Used   77  Alloctr   78  Proc 5572 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   77  Alloctr   78  Proc 5572 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  253  Alloctr  254  Proc 5572 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   907 Max = 8 GRCs =   777 (1.43%)
Initial. H routing: Overflow =   251 Max = 6 (GRCs =  1) GRCs =   258 (0.95%)
Initial. V routing: Overflow =   656 Max = 8 (GRCs =  2) GRCs =   519 (1.91%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =   626 Max = 8 (GRCs =  2) GRCs =   472 (1.74%)
Initial. M4         Overflow =   247 Max = 6 (GRCs =  1) GRCs =   255 (0.94%)
Initial. M5         Overflow =    30 Max = 6 (GRCs =  1) GRCs =    47 (0.17%)
Initial. M6         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.01%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6861.16
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 56.61
Initial. Layer M3 wire length = 2510.84
Initial. Layer M4 wire length = 2794.93
Initial. Layer M5 wire length = 860.42
Initial. Layer M6 wire length = 638.36
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 3975
Initial. Via VIA1_Base count = 57
Initial. Via VIA2_Base count = 1691
Initial. Via VIA34SQ_C count = 1715
Initial. Via VIA4SQ count = 326
Initial. Via VIA5SQ_C count = 186
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:44:44 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  253  Alloctr  254  Proc 5572 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   484 Max = 7 GRCs =   517 (0.95%)
phase1. H routing: Overflow =    96 Max = 4 (GRCs =  2) GRCs =   120 (0.44%)
phase1. V routing: Overflow =   388 Max = 7 (GRCs =  1) GRCs =   397 (1.46%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =   380 Max = 7 (GRCs =  1) GRCs =   370 (1.36%)
phase1. M4         Overflow =    92 Max = 4 (GRCs =  2) GRCs =   117 (0.43%)
phase1. M5         Overflow =     7 Max = 3 (GRCs =  1) GRCs =    27 (0.10%)
phase1. M6         Overflow =     4 Max = 2 (GRCs =  1) GRCs =     3 (0.01%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 6905.99
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 252.71
phase1. Layer M3 wire length = 2499.88
phase1. Layer M4 wire length = 2651.25
phase1. Layer M5 wire length = 868.16
phase1. Layer M6 wire length = 634.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4023
phase1. Via VIA1_Base count = 57
phase1. Via VIA2_Base count = 1820
phase1. Via VIA34SQ_C count = 1639
phase1. Via VIA4SQ count = 330
phase1. Via VIA5SQ_C count = 177
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jul 30 14:44:44 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  253  Alloctr  254  Proc 5572 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    72 Max = 3 GRCs =    65 (0.12%)
phase2. H routing: Overflow =    50 Max = 3 (GRCs =  3) GRCs =    43 (0.16%)
phase2. V routing: Overflow =    22 Max = 3 (GRCs =  1) GRCs =    22 (0.08%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =    16 Max = 1 (GRCs = 18) GRCs =    18 (0.07%)
phase2. M4         Overflow =    47 Max = 3 (GRCs =  3) GRCs =    41 (0.15%)
phase2. M5         Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.01%)
phase2. M6         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.01%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 6921.95
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 285.28
phase2. Layer M3 wire length = 2475.32
phase2. Layer M4 wire length = 2625.24
phase2. Layer M5 wire length = 904.51
phase2. Layer M6 wire length = 631.60
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4053
phase2. Via VIA1_Base count = 57
phase2. Via VIA2_Base count = 1831
phase2. Via VIA34SQ_C count = 1641
phase2. Via VIA4SQ count = 343
phase2. Via VIA5SQ_C count = 181
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Jul 30 14:44:45 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  253  Alloctr  254  Proc 5572 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    72 Max = 3 GRCs =    65 (0.12%)
phase3. H routing: Overflow =    50 Max = 3 (GRCs =  3) GRCs =    43 (0.16%)
phase3. V routing: Overflow =    22 Max = 3 (GRCs =  1) GRCs =    22 (0.08%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =    16 Max = 1 (GRCs = 18) GRCs =    18 (0.07%)
phase3. M4         Overflow =    47 Max = 3 (GRCs =  3) GRCs =    41 (0.15%)
phase3. M5         Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.01%)
phase3. M6         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.01%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 6921.95
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 285.28
phase3. Layer M3 wire length = 2475.32
phase3. Layer M4 wire length = 2625.24
phase3. Layer M5 wire length = 904.51
phase3. Layer M6 wire length = 631.60
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4053
phase3. Via VIA1_Base count = 57
phase3. Via VIA2_Base count = 1831
phase3. Via VIA34SQ_C count = 1641
phase3. Via VIA4SQ count = 343
phase3. Via VIA5SQ_C count = 181
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  188  Alloctr  188  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  253  Alloctr  254  Proc 5572 

Congestion utilization per direction:
Average vertical track utilization   =  3.20 %
Peak    vertical track utilization   = 57.69 %
Average horizontal track utilization =  2.94 %
Peak    horizontal track utilization = 69.23 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  184  Alloctr  184  Proc    0 
[End of Global Routing] Total (MB): Used  249  Alloctr  250  Proc 5572 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of dbOut] Total (MB): Used   93  Alloctr   94  Proc 5572 

Start track assignment

Printing options for 'route.common.*'
common.crosstalk_driven                                 :	 false               
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 2 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: TA init] Total (MB): Used   59  Alloctr   60  Proc 5572 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 3279 of 7213


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   60  Alloctr   61  Proc 5572 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   60  Alloctr   61  Proc 5572 

Number of wires with overlap after iteration 1 = 1346 of 5363


Wire length and via report:
---------------------------
Number of M1 wires: 1 		  : 0
Number of M2 wires: 860 		 VIA1_Base: 57
Number of M3 wires: 2657 		 VIA2_Base: 2216
Number of M4 wires: 1469 		 VIA34SQ_C: 1828
Number of M5 wires: 269 		 VIA4SQ: 366
Number of M6 wires: 107 		 VIA5SQ_C: 184
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 5363 		 vias: 4651

Total M1 wire length: 0.1
Total M2 wire length: 345.6
Total M3 wire length: 2527.1
Total M4 wire length: 2591.0
Total M5 wire length: 930.2
Total M6 wire length: 624.6
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 7018.5

Longest M1 wire length: 0.1
Longest M2 wire length: 5.0
Longest M3 wire length: 21.2
Longest M4 wire length: 27.7
Longest M5 wire length: 20.0
Longest M6 wire length: 25.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   57  Alloctr   59  Proc 5572 
Printing options for 'route.common.*'
common.crosstalk_driven                                 :	 false               
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Dr init] Total (MB): Used   73  Alloctr   75  Proc 5572 
Total number of nets = 6346, of which 0 are not extracted
Total number of open nets = 6283, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed	68/276 Partitions, Violations =	1
Routed	69/276 Partitions, Violations =	6
Routed	70/276 Partitions, Violations =	6
Routed	71/276 Partitions, Violations =	6
Routed	72/276 Partitions, Violations =	6
Routed	73/276 Partitions, Violations =	6
Routed	74/276 Partitions, Violations =	8
Routed	75/276 Partitions, Violations =	9
Routed	76/276 Partitions, Violations =	9
Routed	77/276 Partitions, Violations =	9
Routed	78/276 Partitions, Violations =	9
Routed	79/276 Partitions, Violations =	9
Routed	80/276 Partitions, Violations =	9
Routed	81/276 Partitions, Violations =	9
Routed	82/276 Partitions, Violations =	68
Routed	83/276 Partitions, Violations =	73
Routed	84/276 Partitions, Violations =	73
Routed	85/276 Partitions, Violations =	82
Routed	86/276 Partitions, Violations =	82
Routed	87/276 Partitions, Violations =	64
Routed	88/276 Partitions, Violations =	65
Routed	89/276 Partitions, Violations =	65
Routed	90/276 Partitions, Violations =	65
Routed	91/276 Partitions, Violations =	66
Routed	92/276 Partitions, Violations =	67
Routed	93/276 Partitions, Violations =	67
Routed	94/276 Partitions, Violations =	92
Routed	95/276 Partitions, Violations =	86
Routed	96/276 Partitions, Violations =	86
Routed	97/276 Partitions, Violations =	89
Routed	98/276 Partitions, Violations =	92
Routed	99/276 Partitions, Violations =	94
Routed	100/276 Partitions, Violations =	94
Routed	101/276 Partitions, Violations =	94
Routed	102/276 Partitions, Violations =	128
Routed	103/276 Partitions, Violations =	131
Routed	104/276 Partitions, Violations =	134
Routed	105/276 Partitions, Violations =	134
Routed	106/276 Partitions, Violations =	134
Routed	107/276 Partitions, Violations =	134
Routed	108/276 Partitions, Violations =	140
Routed	109/276 Partitions, Violations =	134
Routed	110/276 Partitions, Violations =	139
Routed	111/276 Partitions, Violations =	139
Routed	112/276 Partitions, Violations =	142
Routed	113/276 Partitions, Violations =	142
Routed	114/276 Partitions, Violations =	142
Routed	115/276 Partitions, Violations =	142
Routed	116/276 Partitions, Violations =	142
Routed	117/276 Partitions, Violations =	142
Routed	118/276 Partitions, Violations =	207
Routed	119/276 Partitions, Violations =	207
Routed	120/276 Partitions, Violations =	207
Routed	121/276 Partitions, Violations =	224
Routed	122/276 Partitions, Violations =	225
Routed	123/276 Partitions, Violations =	225
Routed	124/276 Partitions, Violations =	225
Routed	125/276 Partitions, Violations =	225
Routed	126/276 Partitions, Violations =	232
Routed	127/276 Partitions, Violations =	235
Routed	128/276 Partitions, Violations =	236
Routed	129/276 Partitions, Violations =	236
Routed	130/276 Partitions, Violations =	234
Routed	131/276 Partitions, Violations =	234
Routed	132/276 Partitions, Violations =	250
Routed	133/276 Partitions, Violations =	250
Routed	134/276 Partitions, Violations =	261
Routed	135/276 Partitions, Violations =	271
Routed	136/276 Partitions, Violations =	317
Routed	137/276 Partitions, Violations =	317
Routed	138/276 Partitions, Violations =	318
Routed	139/276 Partitions, Violations =	318
Routed	140/276 Partitions, Violations =	331
Routed	141/276 Partitions, Violations =	337
Routed	142/276 Partitions, Violations =	337
Routed	143/276 Partitions, Violations =	337
Routed	144/276 Partitions, Violations =	346
Routed	145/276 Partitions, Violations =	331
Routed	146/276 Partitions, Violations =	333
Routed	147/276 Partitions, Violations =	341
Routed	148/276 Partitions, Violations =	344
Routed	149/276 Partitions, Violations =	342
Routed	150/276 Partitions, Violations =	342
Routed	151/276 Partitions, Violations =	343
Routed	152/276 Partitions, Violations =	340
Routed	153/276 Partitions, Violations =	340
Routed	154/276 Partitions, Violations =	342
Routed	155/276 Partitions, Violations =	341
Routed	156/276 Partitions, Violations =	348
Routed	157/276 Partitions, Violations =	349
Routed	158/276 Partitions, Violations =	349
Routed	159/276 Partitions, Violations =	348
Routed	160/276 Partitions, Violations =	348
Routed	161/276 Partitions, Violations =	350
Routed	162/276 Partitions, Violations =	350
Routed	163/276 Partitions, Violations =	350
Routed	164/276 Partitions, Violations =	353
Routed	165/276 Partitions, Violations =	349
Routed	166/276 Partitions, Violations =	349
Routed	167/276 Partitions, Violations =	349
Routed	168/276 Partitions, Violations =	349
Routed	169/276 Partitions, Violations =	349
Routed	170/276 Partitions, Violations =	349
Routed	171/276 Partitions, Violations =	351
Routed	172/276 Partitions, Violations =	363
Routed	173/276 Partitions, Violations =	363
Routed	174/276 Partitions, Violations =	369
Routed	175/276 Partitions, Violations =	365
Routed	176/276 Partitions, Violations =	332
Routed	177/276 Partitions, Violations =	332
Routed	178/276 Partitions, Violations =	335
Routed	179/276 Partitions, Violations =	335
Routed	180/276 Partitions, Violations =	353
Routed	181/276 Partitions, Violations =	338
Routed	182/276 Partitions, Violations =	340
Routed	183/276 Partitions, Violations =	340
Routed	184/276 Partitions, Violations =	338
Routed	185/276 Partitions, Violations =	359
Routed	186/276 Partitions, Violations =	361
Routed	187/276 Partitions, Violations =	365
Routed	188/276 Partitions, Violations =	382
Routed	189/276 Partitions, Violations =	425
Routed	190/276 Partitions, Violations =	441
Routed	191/276 Partitions, Violations =	442
Routed	192/276 Partitions, Violations =	442
Routed	193/276 Partitions, Violations =	443
Routed	194/276 Partitions, Violations =	435
Routed	195/276 Partitions, Violations =	435
Routed	196/276 Partitions, Violations =	439
Routed	197/276 Partitions, Violations =	439
Routed	198/276 Partitions, Violations =	446
Routed	199/276 Partitions, Violations =	447
Routed	200/276 Partitions, Violations =	445
Routed	201/276 Partitions, Violations =	443
Routed	202/276 Partitions, Violations =	363
Routed	203/276 Partitions, Violations =	363
Routed	204/276 Partitions, Violations =	363
Routed	205/276 Partitions, Violations =	363
Routed	206/276 Partitions, Violations =	372
Routed	207/276 Partitions, Violations =	396
Routed	208/276 Partitions, Violations =	400
Routed	209/276 Partitions, Violations =	400
Routed	210/276 Partitions, Violations =	406
Routed	211/276 Partitions, Violations =	406
Routed	212/276 Partitions, Violations =	411
Routed	213/276 Partitions, Violations =	411
Routed	214/276 Partitions, Violations =	418
Routed	215/276 Partitions, Violations =	415
Routed	216/276 Partitions, Violations =	415
Routed	217/276 Partitions, Violations =	415
Routed	218/276 Partitions, Violations =	415
Routed	219/276 Partitions, Violations =	415
Routed	220/276 Partitions, Violations =	415
Routed	221/276 Partitions, Violations =	417
Routed	222/276 Partitions, Violations =	433
Routed	223/276 Partitions, Violations =	433
Routed	224/276 Partitions, Violations =	433
Routed	225/276 Partitions, Violations =	435
Routed	226/276 Partitions, Violations =	434
Routed	227/276 Partitions, Violations =	431
Routed	228/276 Partitions, Violations =	436
Routed	229/276 Partitions, Violations =	430
Routed	230/276 Partitions, Violations =	425
Routed	231/276 Partitions, Violations =	422
Routed	232/276 Partitions, Violations =	422
Routed	233/276 Partitions, Violations =	422
Routed	234/276 Partitions, Violations =	423
Routed	235/276 Partitions, Violations =	412
Routed	236/276 Partitions, Violations =	411
Routed	237/276 Partitions, Violations =	410
Routed	238/276 Partitions, Violations =	409
Routed	239/276 Partitions, Violations =	418
Routed	240/276 Partitions, Violations =	417
Routed	241/276 Partitions, Violations =	417
Routed	242/276 Partitions, Violations =	417
Routed	243/276 Partitions, Violations =	416
Routed	244/276 Partitions, Violations =	417
Routed	245/276 Partitions, Violations =	415
Routed	246/276 Partitions, Violations =	417
Routed	247/276 Partitions, Violations =	417
Routed	248/276 Partitions, Violations =	417
Routed	249/276 Partitions, Violations =	417
Routed	250/276 Partitions, Violations =	407
Routed	251/276 Partitions, Violations =	408
Routed	252/276 Partitions, Violations =	408
Routed	253/276 Partitions, Violations =	408
Routed	254/276 Partitions, Violations =	408
Routed	255/276 Partitions, Violations =	409
Routed	256/276 Partitions, Violations =	409
Routed	257/276 Partitions, Violations =	411
Routed	258/276 Partitions, Violations =	381
Routed	259/276 Partitions, Violations =	387
Routed	260/276 Partitions, Violations =	389
Routed	261/276 Partitions, Violations =	393
Routed	262/276 Partitions, Violations =	391
Routed	263/276 Partitions, Violations =	398
Routed	264/276 Partitions, Violations =	398
Routed	265/276 Partitions, Violations =	397
Routed	266/276 Partitions, Violations =	397
Routed	267/276 Partitions, Violations =	402
Routed	268/276 Partitions, Violations =	404
Routed	269/276 Partitions, Violations =	407
Routed	270/276 Partitions, Violations =	404
Routed	271/276 Partitions, Violations =	403
Routed	272/276 Partitions, Violations =	404
Routed	273/276 Partitions, Violations =	408
Routed	274/276 Partitions, Violations =	408
Routed	275/276 Partitions, Violations =	408
Routed	276/276 Partitions, Violations =	408

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	408
	Diff net spacing : 341
	Diff net var rule spacing : 9
	End of line enclosure : 1
	Less than minimum area : 2
	Less than minimum width : 1
	Less than NDR width : 40
	Multiple pin connections : 2
	Off-grid : 4
	Same net spacing : 4
	Same net via-cut spacing : 4

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 0] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 0] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 0 with 276 parts

Start DR iteration 1: non-uniform partition
Routed	1/130 Partitions, Violations =	407
Routed	2/130 Partitions, Violations =	396
Routed	3/130 Partitions, Violations =	397
Routed	4/130 Partitions, Violations =	397
Routed	5/130 Partitions, Violations =	396
Routed	6/130 Partitions, Violations =	401
Routed	7/130 Partitions, Violations =	398
Routed	8/130 Partitions, Violations =	398
Routed	9/130 Partitions, Violations =	398
Routed	10/130 Partitions, Violations =	397
Routed	11/130 Partitions, Violations =	397
Routed	12/130 Partitions, Violations =	397
Routed	13/130 Partitions, Violations =	397
Routed	14/130 Partitions, Violations =	395
Routed	15/130 Partitions, Violations =	395
Routed	16/130 Partitions, Violations =	394
Routed	17/130 Partitions, Violations =	393
Routed	18/130 Partitions, Violations =	392
Routed	19/130 Partitions, Violations =	392
Routed	20/130 Partitions, Violations =	402
Routed	21/130 Partitions, Violations =	402
Routed	22/130 Partitions, Violations =	398
Routed	23/130 Partitions, Violations =	393
Routed	24/130 Partitions, Violations =	394
Routed	25/130 Partitions, Violations =	395
Routed	26/130 Partitions, Violations =	367
Routed	27/130 Partitions, Violations =	373
Routed	28/130 Partitions, Violations =	373
Routed	29/130 Partitions, Violations =	371
Routed	30/130 Partitions, Violations =	374
Routed	31/130 Partitions, Violations =	373
Routed	32/130 Partitions, Violations =	361
Routed	33/130 Partitions, Violations =	369
Routed	34/130 Partitions, Violations =	376
Routed	35/130 Partitions, Violations =	374
Routed	36/130 Partitions, Violations =	373
Routed	37/130 Partitions, Violations =	373
Routed	38/130 Partitions, Violations =	363
Routed	39/130 Partitions, Violations =	369
Routed	40/130 Partitions, Violations =	354
Routed	41/130 Partitions, Violations =	356
Routed	42/130 Partitions, Violations =	355
Routed	43/130 Partitions, Violations =	347
Routed	44/130 Partitions, Violations =	345
Routed	45/130 Partitions, Violations =	344
Routed	46/130 Partitions, Violations =	332
Routed	47/130 Partitions, Violations =	332
Routed	48/130 Partitions, Violations =	333
Routed	49/130 Partitions, Violations =	312
Routed	50/130 Partitions, Violations =	303
Routed	51/130 Partitions, Violations =	313
Routed	52/130 Partitions, Violations =	311
Routed	53/130 Partitions, Violations =	308
Routed	54/130 Partitions, Violations =	311
Routed	55/130 Partitions, Violations =	313
Routed	56/130 Partitions, Violations =	305
Routed	57/130 Partitions, Violations =	302
Routed	58/130 Partitions, Violations =	299
Routed	59/130 Partitions, Violations =	289
Routed	60/130 Partitions, Violations =	295
Routed	61/130 Partitions, Violations =	280
Routed	62/130 Partitions, Violations =	298
Routed	63/130 Partitions, Violations =	299
Routed	64/130 Partitions, Violations =	299
Routed	65/130 Partitions, Violations =	270
Routed	66/130 Partitions, Violations =	270
Routed	67/130 Partitions, Violations =	270
Routed	68/130 Partitions, Violations =	270
Routed	69/130 Partitions, Violations =	270
Routed	70/130 Partitions, Violations =	261
Routed	71/130 Partitions, Violations =	261
Routed	72/130 Partitions, Violations =	261
Routed	73/130 Partitions, Violations =	262
Routed	74/130 Partitions, Violations =	246
Routed	75/130 Partitions, Violations =	251
Routed	76/130 Partitions, Violations =	252
Routed	77/130 Partitions, Violations =	240
Routed	78/130 Partitions, Violations =	240
Routed	79/130 Partitions, Violations =	232
Routed	80/130 Partitions, Violations =	232
Routed	81/130 Partitions, Violations =	233
Routed	82/130 Partitions, Violations =	231
Routed	83/130 Partitions, Violations =	222
Routed	84/130 Partitions, Violations =	218
Routed	85/130 Partitions, Violations =	222
Routed	86/130 Partitions, Violations =	216
Routed	87/130 Partitions, Violations =	223
Routed	88/130 Partitions, Violations =	224
Routed	89/130 Partitions, Violations =	225
Routed	90/130 Partitions, Violations =	225
Routed	91/130 Partitions, Violations =	218
Routed	92/130 Partitions, Violations =	215
Routed	93/130 Partitions, Violations =	194
Routed	94/130 Partitions, Violations =	186
Routed	95/130 Partitions, Violations =	186
Routed	96/130 Partitions, Violations =	185
Routed	97/130 Partitions, Violations =	185
Routed	98/130 Partitions, Violations =	185
Routed	99/130 Partitions, Violations =	183
Routed	100/130 Partitions, Violations =	183
Routed	101/130 Partitions, Violations =	183
Routed	102/130 Partitions, Violations =	181
Routed	103/130 Partitions, Violations =	182
Routed	104/130 Partitions, Violations =	182
Routed	105/130 Partitions, Violations =	156
Routed	106/130 Partitions, Violations =	158
Routed	107/130 Partitions, Violations =	157
Routed	108/130 Partitions, Violations =	150
Routed	109/130 Partitions, Violations =	160
Routed	110/130 Partitions, Violations =	159
Routed	111/130 Partitions, Violations =	165
Routed	112/130 Partitions, Violations =	168
Routed	113/130 Partitions, Violations =	167
Routed	114/130 Partitions, Violations =	162
Routed	115/130 Partitions, Violations =	169
Routed	116/130 Partitions, Violations =	184
Routed	117/130 Partitions, Violations =	183
Routed	118/130 Partitions, Violations =	193
Routed	119/130 Partitions, Violations =	184
Routed	120/130 Partitions, Violations =	183
Routed	121/130 Partitions, Violations =	184
Routed	122/130 Partitions, Violations =	184
Routed	123/130 Partitions, Violations =	169
Routed	124/130 Partitions, Violations =	167
Routed	125/130 Partitions, Violations =	151
Routed	126/130 Partitions, Violations =	153
Routed	127/130 Partitions, Violations =	149
Routed	128/130 Partitions, Violations =	154
Routed	129/130 Partitions, Violations =	153
Routed	130/130 Partitions, Violations =	150

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	150
	Diff net spacing : 117
	Diff net var rule spacing : 4
	End of line enclosure : 3
	Less than NDR width : 20
	Off-grid : 6

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 1] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 1] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 1 with 130 parts

Start DR iteration 2: non-uniform partition
Routed	1/35 Partitions, Violations =	152
Routed	2/35 Partitions, Violations =	158
Routed	3/35 Partitions, Violations =	157
Routed	4/35 Partitions, Violations =	121
Routed	5/35 Partitions, Violations =	115
Routed	6/35 Partitions, Violations =	115
Routed	7/35 Partitions, Violations =	113
Routed	8/35 Partitions, Violations =	123
Routed	9/35 Partitions, Violations =	123
Routed	10/35 Partitions, Violations =	118
Routed	11/35 Partitions, Violations =	118
Routed	12/35 Partitions, Violations =	117
Routed	13/35 Partitions, Violations =	113
Routed	14/35 Partitions, Violations =	113
Routed	15/35 Partitions, Violations =	107
Routed	16/35 Partitions, Violations =	111
Routed	17/35 Partitions, Violations =	122
Routed	18/35 Partitions, Violations =	118
Routed	19/35 Partitions, Violations =	112
Routed	20/35 Partitions, Violations =	106
Routed	21/35 Partitions, Violations =	98
Routed	22/35 Partitions, Violations =	93
Routed	23/35 Partitions, Violations =	91
Routed	24/35 Partitions, Violations =	91
Routed	25/35 Partitions, Violations =	77
Routed	26/35 Partitions, Violations =	70
Routed	27/35 Partitions, Violations =	70
Routed	28/35 Partitions, Violations =	70
Routed	29/35 Partitions, Violations =	57
Routed	30/35 Partitions, Violations =	58
Routed	31/35 Partitions, Violations =	58
Routed	32/35 Partitions, Violations =	55
Routed	33/35 Partitions, Violations =	48
Routed	34/35 Partitions, Violations =	48
Routed	35/35 Partitions, Violations =	47

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	47
	Diff net spacing : 31
	Diff net var rule spacing : 1
	Less than minimum area : 1
	Less than NDR width : 9
	Same net spacing : 2
	Short : 3

[Iter 2] Elapsed real time: 0:00:05 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 2] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 2] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 2 with 35 parts

Start DR iteration 3: non-uniform partition
Routed	1/11 Partitions, Violations =	48
Routed	2/11 Partitions, Violations =	43
Routed	3/11 Partitions, Violations =	34
Routed	4/11 Partitions, Violations =	34
Routed	5/11 Partitions, Violations =	33
Routed	6/11 Partitions, Violations =	21
Routed	7/11 Partitions, Violations =	24
Routed	8/11 Partitions, Violations =	24
Routed	9/11 Partitions, Violations =	23
Routed	10/11 Partitions, Violations =	14
Routed	11/11 Partitions, Violations =	10

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	10
	Diff net spacing : 8
	Less than NDR width : 2

[Iter 3] Elapsed real time: 0:00:05 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 3] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 3] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 3 with 11 parts

Start DR iteration 4: non-uniform partition
Routed	1/5 Partitions, Violations =	9
Routed	2/5 Partitions, Violations =	7
Routed	3/5 Partitions, Violations =	5
Routed	4/5 Partitions, Violations =	3
Routed	5/5 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 4] Elapsed real time: 0:00:05 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 4] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 4] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 4 with 5 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	2/18 Partitions, Violations =	0
Checked	3/18 Partitions, Violations =	0
Checked	4/18 Partitions, Violations =	0
Checked	5/18 Partitions, Violations =	0
Checked	6/18 Partitions, Violations =	0
Checked	7/18 Partitions, Violations =	0
Checked	8/18 Partitions, Violations =	0
Checked	9/18 Partitions, Violations =	0
Checked	10/18 Partitions, Violations =	0
Checked	11/18 Partitions, Violations =	0
Checked	12/18 Partitions, Violations =	0
Checked	13/18 Partitions, Violations =	0
Checked	14/18 Partitions, Violations =	0
Checked	15/18 Partitions, Violations =	0
Checked	16/18 Partitions, Violations =	0
Checked	17/18 Partitions, Violations =	0
Checked	18/18 Partitions, Violations =	0
[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used   95  Alloctr   95  Proc    0 
[DRC CHECK] Total (MB): Used  153  Alloctr  155  Proc 5572 
Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   58  Alloctr   59  Proc 5572 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   58  Alloctr   59  Proc 5572 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    7013 micron
Total Number of Contacts =             5037
Total Number of Wires =                6642
Total Number of PtConns =              615
Total Number of Routed Wires =       6580
Total Routed Wire Length =           6974 micron
Total Number of Routed Contacts =       5037
	Layer        M1 :          0 micron
	Layer        M2 :        993 micron
	Layer        M3 :       2482 micron
	Layer        M4 :       1847 micron
	Layer        M5 :        947 micron
	Layer        M6 :        705 micron
	Layer        M7 :          0 micron
	Layer        M8 :          0 micron
	Layer        M9 :          0 micron
	Layer      MRDL :          0 micron
	Via    VIA5SQ_C :        282
	Via    VIA4LG_C :          1
	Via      VIA4SQ :        524
	Via   VIA34SQ_C :       1661
	Via   VIA2_Base :       2512
	Via   VIA1_Base :         57

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 5037 vias)
 
    Layer VIA1       =  0.00% (0      / 57      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (57      vias)
    Layer VIA2       =  0.00% (0      / 2512    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2512    vias)
    Layer VIA3       =  0.00% (0      / 1661    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1661    vias)
    Layer VIA4       =  0.00% (0      / 525     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (525     vias)
    Layer VIA5       =  0.00% (0      / 282     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (282     vias)
 
  Total double via conversion rate    =  0.00% (0 / 5037 vias)
 
    Layer VIA1       =  0.00% (0      / 57      vias)
    Layer VIA2       =  0.00% (0      / 2512    vias)
    Layer VIA3       =  0.00% (0      / 1661    vias)
    Layer VIA4       =  0.00% (0      / 525     vias)
    Layer VIA5       =  0.00% (0      / 282     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 5037 vias)
 
    Layer VIA1       =  0.00% (0      / 57      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (57      vias)
    Layer VIA2       =  0.00% (0      / 2512    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2512    vias)
    Layer VIA3       =  0.00% (0      / 1661    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1661    vias)
    Layer VIA4       =  0.00% (0      / 525     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (525     vias)
    Layer VIA5       =  0.00% (0      / 282     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (282     vias)
 

Total number of nets = 6346
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-07-30 14:44:51 / Session:  00:01:41 / Command:  00:00:48 / CPU:  00:01:17 / Memory: 2095 MB (FLW-8100)


Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-07-30 14:44:52 / Session:  00:01:41 / Command:  00:00:49 / CPU:  00:01:17 / Memory: 2095 MB (FLW-8100)
TEST: runCore rteClkEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -from build_clock -to route_clock' (FLW-8001)
Information: Time: 2025-07-30 14:44:52 / Session:  00:01:41 / Command:  00:00:49 / CPU:  00:01:17 / Memory: 2095 MB (FLW-8100)
1
# Optimization and legalization
clock_opt -to final_opto
Information: Starting 'clock_opt -to final_opto' (FLW-8000)
Information: Time: 2025-07-30 14:44:52 / Session:  00:01:41 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2095 MB (FLW-8100)
INFO: Running medium effort clock_opt flow.
INFO: clock_opt is running in balanced flow mode.
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6346 nets, 0 global routed, 61 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
TEST: runCore upFront-init
TEST: runCore upFront-end
INFO: run stage build_clock (init -> end)
TEST: runCore bldClkInit-init


----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / build_clock (FLW-8000)
Information: Time: 2025-07-30 14:44:52 / Session:  00:01:41 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2095 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / build_clock / Trial CTS (FLW-8000)
Information: Time: 2025-07-30 14:44:52 / Session:  00:01:41 / Command:  00:00:00 / CPU:  00:00:00 / Memory: 2095 MB (FLW-8100)
Running clock synthesis step.
Info: Enabling GR in trial CTO
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6344, routed nets = 61, across physical hierarchy nets = 0, parasitics cached nets = 61, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
************************************************************
* CTS STEP: Design Initialization for Trial Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   FUNC_Fast	(Mode: FUNC; Corner: Fast)
   FUNC_Slow	(Mode: FUNC; Corner: Slow)
   FUNC_Typical	(Mode: FUNC; Corner: Typical)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 55
   cts.common.user_instance_name_prefix = clock
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing/SAEDRVT14_BUF_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_10
   saed14rvt_frame_timing/SAEDRVT14_INV_12
   saed14rvt_frame_timing/SAEDRVT14_INV_16
   saed14rvt_frame_timing/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_1
   saed14rvt_frame_timing/SAEDRVT14_INV_20
   saed14rvt_frame_timing/SAEDRVT14_INV_2
   saed14rvt_frame_timing/SAEDRVT14_INV_3
   saed14rvt_frame_timing/SAEDRVT14_INV_4
   saed14rvt_frame_timing/SAEDRVT14_INV_6
   saed14rvt_frame_timing/SAEDRVT14_INV_8
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_9
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_8

Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.07 sec, cpu time is 0 hr : 0 min : 0.07 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

A total of 6 buffer(s) and 0 inverter(s) have been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 105 total shapes.
Layer M2: cached 3307 shapes out of 3307 total shapes.
Layer M3: cached 3307 shapes out of 3307 total shapes.
Cached 9921 vias out of 16355 total vias.
Total 0.0481 seconds to build cellmap data
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
Total 0.0562 seconds to load 6937 cell instances into cellmap
Moveable cells: 5635; Application fixed cells: 0; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9835, cell height 0.6000, cell area 0.5901 for total 5635 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Info: 1555 sinks and boundary insts are collected
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
Setting target skew for clock: clk (mode FUNC corner Fast) as 0.180000
Drc Mode Option: auto
Corner Scaling is off, multiplier is 1.000000
Automatic Zbuf-CTS Mode: total_powerInformation: Running Max-CTS
Enable multi-thread Tasks, number of thread is 2
Info: run cts with the following settings: _runCts 1 _runCto 1 _runSnapClockSinks 1
Information: Design Average RC for design picorv32  (NEX-011)
Information: r = 2.055545 ohm/um, via_r = 1.195604 ohm/cut, c = 0.139340 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.672861 ohm/um, via_r = 0.910936 ohm/cut, c = 0.128381 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Scenario CTS_DRC_OFF_SCEN0 is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario CTS_DRC_OFF_SCEN0.
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Inst 'clock_gate_reg_next_pc_reg' did not get relocated
Inst 'clock_gate_mem_wordsize_reg' did not get relocated
A total of 30 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 1.85 sec, cpu time is 0 hr : 0 min : 2.26 sec. (CTS-104)
Information: The run time for netlink placement is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
Design rule constraints:
     max fanout  = 55
Computing criticality for all echelons
Scenario CTS_DRC_OFF_SCEN0 is cellEm
CTS Cell EM initialization finished
Info: update em.
Num of echelons 4
  Level 0 Num Nodes: 48
  Level 1 Num Nodes: 4
  Level 2 Num Nodes: 2
  Level 3 Num Nodes: 1
Processing Echelon 1
Processing parameter set (max_tran 0.200000 max_cap 0.300000)
Information: timingScenario CTS_DRC_OFF_SCEN1 timingCorner Slow.  Using corner Slow for worst leakage corner. Using corner Slow for worst dynamic corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = 0.190000  Target = 0.0341096  MaxRC = 0.022555 Fast Target = 0.011893 (OPT-081)
Using layer M4 for buffering distances in roi (originally M4)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Core Area = 46 X 25 ()
   10% ...   20% ...   30% ...   40% ...   50% ...   60% ...   70% ...   80% ...   90% ...Number of Drivers Sized: 1 [2.08%]

-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = clock_gate_reg_next_pc_reg_32/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 6
 Number of Gates = 0
 Number of Loads = 6
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_next_pc_reg_32/Q
 Phase delay: (max r/f: 0.024033/nan  min r/f: 0.024033/nan) : clock_gate_reg_next_pc_reg_32/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_decoded_imm_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 50
 Number of Gates = 0
 Number of Loads = 50
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_decoded_imm_reg/Q
 Phase delay: (max r/f: 0.062313/nan  min r/f: 0.062313/nan) : clock_gate_decoded_imm_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_op1_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_op1_reg/Q
 Phase delay: (max r/f: 0.037823/nan  min r/f: 0.037823/nan) : clock_gate_reg_op1_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_op2_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_op2_reg/Q
 Phase delay: (max r/f: 0.037823/nan  min r/f: 0.037823/nan) : clock_gate_reg_op2_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_pc_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 31
 Number of Gates = 0
 Number of Loads = 31
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_pc_reg/Q
 Phase delay: (max r/f: 0.033913/nan  min r/f: 0.033913/nan) : clock_gate_reg_pc_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_7/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_7/Q
 Phase delay: (max r/f: 0.052910/nan  min r/f: 0.052910/nan) : clock_gate_cpuregs_reg_7/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_21/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_21/Q
 Phase delay: (max r/f: 0.053825/nan  min r/f: 0.053825/nan) : clock_gate_cpuregs_reg_21/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_13/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_13/Q
 Phase delay: (max r/f: 0.074139/nan  min r/f: 0.074139/nan) : clock_gate_cpuregs_reg_13/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_26/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_26/Q
 Phase delay: (max r/f: 0.053196/nan  min r/f: 0.053196/nan) : clock_gate_cpuregs_reg_26/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_23/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_23/Q
 Phase delay: (max r/f: 0.053463/nan  min r/f: 0.053463/nan) : clock_gate_cpuregs_reg_23/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_8/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_8/Q
 Phase delay: (max r/f: 0.078697/nan  min r/f: 0.078697/nan) : clock_gate_cpuregs_reg_8/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_12/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_12/Q
 Phase delay: (max r/f: 0.082512/nan  min r/f: 0.082512/nan) : clock_gate_cpuregs_reg_12/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_29/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_29/Q
 Phase delay: (max r/f: 0.052605/nan  min r/f: 0.052605/nan) : clock_gate_cpuregs_reg_29/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_2/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_2/Q
 Phase delay: (max r/f: 0.056038/nan  min r/f: 0.056038/nan) : clock_gate_cpuregs_reg_2/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_5/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_5/Q
 Phase delay: (max r/f: 0.074978/nan  min r/f: 0.074978/nan) : clock_gate_cpuregs_reg_5/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_22/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_22/Q
 Phase delay: (max r/f: 0.052872/nan  min r/f: 0.052872/nan) : clock_gate_cpuregs_reg_22/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_17/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_17/Q
 Phase delay: (max r/f: 0.050373/nan  min r/f: 0.050373/nan) : clock_gate_cpuregs_reg_17/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_25/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_25/Q
 Phase delay: (max r/f: 0.052280/nan  min r/f: 0.052280/nan) : clock_gate_cpuregs_reg_25/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_3/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_3/Q
 Phase delay: (max r/f: 0.054417/nan  min r/f: 0.054417/nan) : clock_gate_cpuregs_reg_3/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_18/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_18/Q
 Phase delay: (max r/f: 0.050697/nan  min r/f: 0.050697/nan) : clock_gate_cpuregs_reg_18/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_16/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_16/Q
 Phase delay: (max r/f: 0.053158/nan  min r/f: 0.053158/nan) : clock_gate_cpuregs_reg_16/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_28/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_28/Q
 Phase delay: (max r/f: 0.054283/nan  min r/f: 0.054283/nan) : clock_gate_cpuregs_reg_28/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_11/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_11/Q
 Phase delay: (max r/f: 0.078373/nan  min r/f: 0.078373/nan) : clock_gate_cpuregs_reg_11/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_19/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_19/Q
 Phase delay: (max r/f: 0.056572/nan  min r/f: 0.056572/nan) : clock_gate_cpuregs_reg_19/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_1/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_1/Q
 Phase delay: (max r/f: 0.051289/nan  min r/f: 0.051289/nan) : clock_gate_cpuregs_reg_1/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_14/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_14/Q
 Phase delay: (max r/f: 0.088501/nan  min r/f: 0.088501/nan) : clock_gate_cpuregs_reg_14/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_10/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_10/Q
 Phase delay: (max r/f: 0.054073/nan  min r/f: 0.054073/nan) : clock_gate_cpuregs_reg_10/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_15/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_15/Q
 Phase delay: (max r/f: 0.054855/nan  min r/f: 0.054855/nan) : clock_gate_cpuregs_reg_15/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_6/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_6/Q
 Phase delay: (max r/f: 0.081959/nan  min r/f: 0.081959/nan) : clock_gate_cpuregs_reg_6/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_4/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_4/Q
 Phase delay: (max r/f: 0.078773/nan  min r/f: 0.078773/nan) : clock_gate_cpuregs_reg_4/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_24/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_24/Q
 Phase delay: (max r/f: 0.082226/nan  min r/f: 0.082226/nan) : clock_gate_cpuregs_reg_24/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_27/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_27/Q
 Phase delay: (max r/f: 0.053654/nan  min r/f: 0.053654/nan) : clock_gate_cpuregs_reg_27/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_9/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_9/Q
 Phase delay: (max r/f: 0.079021/nan  min r/f: 0.079021/nan) : clock_gate_cpuregs_reg_9/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_30/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_30/Q
 Phase delay: (max r/f: 0.080585/nan  min r/f: 0.080585/nan) : clock_gate_cpuregs_reg_30/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg/Q
 Phase delay: (max r/f: 0.050240/nan  min r/f: 0.050240/nan) : clock_gate_cpuregs_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpuregs_reg_20/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpuregs_reg_20/Q
 Phase delay: (max r/f: 0.054550/nan  min r/f: 0.054550/nan) : clock_gate_cpuregs_reg_20/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_decoded_imm_j_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 33
 Number of Gates = 0
 Number of Loads = 33
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_decoded_imm_j_reg/Q
 Phase delay: (max r/f: 0.052757/nan  min r/f: 0.052757/nan) : clock_gate_decoded_imm_j_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_mem_rdata_q_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_rdata_q_reg/Q
 Phase delay: (max r/f: 0.071392/nan  min r/f: 0.071392/nan) : clock_gate_mem_rdata_q_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = clock_gate_mem_wordsize_reg_35/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 3
 Number of Gates = 0
 Number of Loads = 3
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_wordsize_reg_35/Q
 Phase delay: (max r/f: 0.017338/nan  min r/f: 0.017338/nan) : clock_gate_mem_wordsize_reg_35/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_instr_add_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 22
 Number of Gates = 0
 Number of Loads = 22
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_instr_add_reg/Q
 Phase delay: (max r/f: 0.026283/nan  min r/f: 0.026283/nan) : clock_gate_instr_add_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_latched_branch_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 3
 Number of Gates = 0
 Number of Loads = 3
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_latched_branch_reg/Q
 Phase delay: (max r/f: 0.023556/nan  min r/f: 0.023556/nan) : clock_gate_latched_branch_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_latched_rd_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 5
 Number of Gates = 0
 Number of Loads = 5
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_latched_rd_reg/Q
 Phase delay: (max r/f: 0.026474/nan  min r/f: 0.026474/nan) : clock_gate_latched_rd_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_mem_addr_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 35
 Number of Gates = 0
 Number of Loads = 35
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_addr_reg/Q
 Phase delay: (max r/f: 0.048561/nan  min r/f: 0.048561/nan) : clock_gate_mem_addr_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_mem_wdata_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 32
 Number of Gates = 0
 Number of Loads = 32
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_wdata_reg/Q
 Phase delay: (max r/f: 0.060577/nan  min r/f: 0.060577/nan) : clock_gate_mem_wdata_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_mem_state_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 6
 Number of Gates = 0
 Number of Loads = 6
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_state_reg/Q
 Phase delay: (max r/f: 0.027447/nan  min r/f: 0.027447/nan) : clock_gate_mem_state_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_cpu_state_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 7
 Number of Gates = 0
 Number of Loads = 7
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_cpu_state_reg/Q
 Phase delay: (max r/f: 0.029182/nan  min r/f: 0.029182/nan) : clock_gate_cpu_state_reg/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 4 clock tree synthesis
 Driving pin = clock_gate_count_instr_reg_34/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 62
 Number of Gates = 0
 Number of Loads = 62
 Driver sized from SAEDRVT14_CKGTPLT_V5_4 to SAEDRVT14_CKGTPLT_V5_1
 Added 2 Repeaters (B: 2 I: 0). Built 1 Repeater Levels for driver clock_gate_count_instr_reg_34/Q
 Phase delay: (max r/f: 0.033035/nan  min r/f: 0.033035/nan) : clock_gate_count_instr_reg_34/CK
-------------------------------------------------------------
 Echelon 1 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = clock_gate_count_cycle_reg_33/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 62
 Number of Gates = 0
 Number of Loads = 62
 Added 6 Repeaters (B: 6 I: 0). Built 1 Repeater Levels for driver clock_gate_count_cycle_reg_33/Q
 Phase delay: (max r/f: 0.028000/nan  min r/f: 0.028000/nan) : clock_gate_count_cycle_reg_33/CK
Processing Echelon 2
Recomputing criticality for non-critical echelon 2
Processing parameter set (max_tran 0.200000 max_cap 0.300000)
Using layer M4 for buffering distances in roi (originally M4)
   10% ...   20% ...   30% ...   40% ...Number of Drivers Sized: 1 [25.00%]

-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_next_pc_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 25
 Number of Gates = 1
 Number of Loads = 26
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.024033/__  min r/f: 0.024033/__) : clock_gate_reg_next_pc_reg_32/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_4 to SAEDRVT14_CKGTPLT_V5_8
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_next_pc_reg/Q
 Phase delay: (max r/f: 0.047836/nan  min r/f: 0.047836/nan) : clock_gate_reg_next_pc_reg/CK
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = clock_gate_mem_wordsize_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.017338/__  min r/f: 0.017338/__) : clock_gate_mem_wordsize_reg_35/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_mem_wordsize_reg/Q
 Phase delay: (max r/f: 0.032463/nan  min r/f: 0.032463/nan) : clock_gate_mem_wordsize_reg/CK
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 3 clock tree synthesis
 Driving pin = clock_gate_count_instr_reg_31/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.033035/__  min r/f: 0.033035/__) : clock_gate_count_instr_reg_34/CK
 Added 1 Repeaters (B: 1 I: 0). Built 1 Repeater Levels for driver clock_gate_count_instr_reg_31/Q
 Phase delay: (max r/f: 0.045815/nan  min r/f: 0.045815/nan) : clock_gate_count_instr_reg_31/CK
-------------------------------------------------------------
 Echelon 2 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_count_cycle_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.028000/__  min r/f: 0.028000/__) : clock_gate_count_cycle_reg_33/CK
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_count_cycle_reg/Q
 Phase delay: (max r/f: 0.050964/nan  min r/f: 0.050964/nan) : clock_gate_count_cycle_reg/CK
Processing Echelon 3
Recomputing criticality for non-critical echelon 3
Processing parameter set (max_tran 0.200000 max_cap 0.300000)
Using layer M4 for buffering distances in roi (originally M4)
   10% ...   20% ...Number of Drivers Sized: 2 [100.00%]

-------------------------------------------------------------
 Echelon 3 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_reg_sh_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.032463/__  min r/f: 0.032463/__) : clock_gate_mem_wordsize_reg/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_4 to SAEDRVT14_CKGTPLT_V5_1
 Added 0 Repeaters (B: 0 I: 0). Built 0 Repeater Levels for driver clock_gate_reg_sh_reg/Q
 Phase delay: (max r/f: 0.059261/nan  min r/f: 0.059261/nan) : clock_gate_reg_sh_reg/CK
-------------------------------------------------------------
 Echelon 3 gate by gate clock synthesis
 Gate level 2 clock tree synthesis
 Driving pin = clock_gate_count_instr_reg/Q
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 1
 Number of Gates = 1
 Number of Loads = 2
 Loads with existing phase delay = 1
  1. Phase delay = (max r/f: 0.045815/__  min r/f: 0.045815/__) : clock_gate_count_instr_reg_31/CK
 Driver sized from SAEDRVT14_CKGTPLT_V5_4 to SAEDRVT14_CKGTPLT_V5_1
 Added 1 Repeaters (B: 1 I: 0). Built 1 Repeater Levels for driver clock_gate_count_instr_reg/Q
 Phase delay: (max r/f: 0.073032/nan  min r/f: 0.073032/nan) : clock_gate_count_instr_reg/CK
Processing Echelon 4
Processing parameter set (max_tran 0.200000 max_cap 0.300000)
Using layer M4 for buffering distances in roi (originally M4)
   10% ...Number of Drivers Sized: 0 [0.00%]

-------------------------------------------------------------
 Echelon 4 gate by gate clock synthesis
 Gate level 1 clock tree synthesis
 Driving pin = clk
 Clocks: 
     clk (FUNC)
 Design rule constraints:
     max transition = 0.200000
     max capacitance = 300.000000
 Number of Sinks = 80
 Number of Gates = 48
 Number of Loads = 128
 Loads with existing phase delay = 48
   1. Phase delay = (max r/f: 0.088501/__  min r/f: 0.088501/__) : clock_gate_cpuregs_reg_14/CK
   2. Phase delay = (max r/f: 0.082512/__  min r/f: 0.082512/__) : clock_gate_cpuregs_reg_12/CK
   3. Phase delay = (max r/f: 0.082226/__  min r/f: 0.082226/__) : clock_gate_cpuregs_reg_24/CK
   4. Phase delay = (max r/f: 0.081959/__  min r/f: 0.081959/__) : clock_gate_cpuregs_reg_6/CK
   5. Phase delay = (max r/f: 0.080585/__  min r/f: 0.080585/__) : clock_gate_cpuregs_reg_30/CK
   6. Phase delay = (max r/f: 0.079021/__  min r/f: 0.079021/__) : clock_gate_cpuregs_reg_9/CK
   7. Phase delay = (max r/f: 0.078773/__  min r/f: 0.078773/__) : clock_gate_cpuregs_reg_4/CK
   8. Phase delay = (max r/f: 0.078697/__  min r/f: 0.078697/__) : clock_gate_cpuregs_reg_8/CK
   9. Phase delay = (max r/f: 0.078373/__  min r/f: 0.078373/__) : clock_gate_cpuregs_reg_11/CK
  10. Phase delay = (max r/f: 0.074978/__  min r/f: 0.074978/__) : clock_gate_cpuregs_reg_5/CK
  11. Phase delay = (max r/f: 0.074139/__  min r/f: 0.074139/__) : clock_gate_cpuregs_reg_13/CK
  12. Phase delay = (max r/f: 0.073032/__  min r/f: 0.073032/__) : clock_gate_count_instr_reg/CK
  13. Phase delay = (max r/f: 0.071392/__  min r/f: 0.071392/__) : clock_gate_mem_rdata_q_reg/CK
  14. Phase delay = (max r/f: 0.062313/__  min r/f: 0.062313/__) : clock_gate_decoded_imm_reg/CK
  15. Phase delay = (max r/f: 0.060577/__  min r/f: 0.060577/__) : clock_gate_mem_wdata_reg/CK
  16. Phase delay = (max r/f: 0.059261/__  min r/f: 0.059261/__) : clock_gate_reg_sh_reg/CK
  17. Phase delay = (max r/f: 0.056572/__  min r/f: 0.056572/__) : clock_gate_cpuregs_reg_19/CK
  18. Phase delay = (max r/f: 0.056038/__  min r/f: 0.056038/__) : clock_gate_cpuregs_reg_2/CK
  19. Phase delay = (max r/f: 0.054855/__  min r/f: 0.054855/__) : clock_gate_cpuregs_reg_15/CK
  20. Phase delay = (max r/f: 0.054550/__  min r/f: 0.054550/__) : clock_gate_cpuregs_reg_20/CK
  21. Phase delay = (max r/f: 0.054417/__  min r/f: 0.054417/__) : clock_gate_cpuregs_reg_3/CK
  22. Phase delay = (max r/f: 0.054283/__  min r/f: 0.054283/__) : clock_gate_cpuregs_reg_28/CK
  23. Phase delay = (max r/f: 0.054073/__  min r/f: 0.054073/__) : clock_gate_cpuregs_reg_10/CK
  24. Phase delay = (max r/f: 0.053825/__  min r/f: 0.053825/__) : clock_gate_cpuregs_reg_21/CK
  25. Phase delay = (max r/f: 0.053654/__  min r/f: 0.053654/__) : clock_gate_cpuregs_reg_27/CK
  26. Phase delay = (max r/f: 0.053463/__  min r/f: 0.053463/__) : clock_gate_cpuregs_reg_23/CK
  27. Phase delay = (max r/f: 0.053196/__  min r/f: 0.053196/__) : clock_gate_cpuregs_reg_26/CK
  28. Phase delay = (max r/f: 0.053158/__  min r/f: 0.053158/__) : clock_gate_cpuregs_reg_16/CK
  29. Phase delay = (max r/f: 0.052910/__  min r/f: 0.052910/__) : clock_gate_cpuregs_reg_7/CK
  30. Phase delay = (max r/f: 0.052872/__  min r/f: 0.052872/__) : clock_gate_cpuregs_reg_22/CK
  31. Phase delay = (max r/f: 0.052757/__  min r/f: 0.052757/__) : clock_gate_decoded_imm_j_reg/CK
  32. Phase delay = (max r/f: 0.052605/__  min r/f: 0.052605/__) : clock_gate_cpuregs_reg_29/CK
  33. Phase delay = (max r/f: 0.052280/__  min r/f: 0.052280/__) : clock_gate_cpuregs_reg_25/CK
  34. Phase delay = (max r/f: 0.051289/__  min r/f: 0.051289/__) : clock_gate_cpuregs_reg_1/CK
  35. Phase delay = (max r/f: 0.050964/__  min r/f: 0.050964/__) : clock_gate_count_cycle_reg/CK
  36. Phase delay = (max r/f: 0.050697/__  min r/f: 0.050697/__) : clock_gate_cpuregs_reg_18/CK
  37. Phase delay = (max r/f: 0.050373/__  min r/f: 0.050373/__) : clock_gate_cpuregs_reg_17/CK
  38. Phase delay = (max r/f: 0.050240/__  min r/f: 0.050240/__) : clock_gate_cpuregs_reg/CK
  39. Phase delay = (max r/f: 0.048561/__  min r/f: 0.048561/__) : clock_gate_mem_addr_reg/CK
  40. Phase delay = (max r/f: 0.047836/__  min r/f: 0.047836/__) : clock_gate_reg_next_pc_reg/CK
  41. Phase delay = (max r/f: 0.037823/__  min r/f: 0.037823/__) : clock_gate_reg_op1_reg/CK
  42. Phase delay = (max r/f: 0.037823/__  min r/f: 0.037823/__) : clock_gate_reg_op2_reg/CK
  43. Phase delay = (max r/f: 0.033913/__  min r/f: 0.033913/__) : clock_gate_reg_pc_reg/CK
  44. Phase delay = (max r/f: 0.029182/__  min r/f: 0.029182/__) : clock_gate_cpu_state_reg/CK
  45. Phase delay = (max r/f: 0.027447/__  min r/f: 0.027447/__) : clock_gate_mem_state_reg/CK
  46. Phase delay = (max r/f: 0.026474/__  min r/f: 0.026474/__) : clock_gate_latched_rd_reg/CK
  47. Phase delay = (max r/f: 0.026283/__  min r/f: 0.026283/__) : clock_gate_instr_add_reg/CK
  48. Phase delay = (max r/f: 0.023556/__  min r/f: 0.023556/__) : clock_gate_latched_branch_reg/CK
 Added 2 Repeaters (B: 2 I: 0). Built 1 Repeater Levels for driver clk
 Phase delay: (max r/f: 0.097986/nan  min r/f: 0.097986/nan) : clk
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 3.35 sec, cpu time is 0 hr : 0 min : 4.23 sec. (CTS-104)
************************************************************
* CTS STEP: Latency Bottleneck Analysis
************************************************************
The longest paths are reported for the primary corner.

Information: Latency Bottleneck Path for clock 'clk' and skew group 'default' in mode 'FUNC' for clock root 'clk': (CTS-141)
(1) clk [Location: (135.82, 47.50)] [Pre-CTS Fanout: 128] [Phase Delay: (Rise: 0.097986, Fall: nan)]
 (2) clock_gate_cpuregs_reg_14/Q [Location: (55.82, 38.90)] [Pre-CTS Fanout: 32] [Phase Delay: (Rise: 0.001202, Fall: nan)]
  (3) cpuregs_reg[23][15]/CK [Location: (78.74, 60.50)] [SINK PIN]

Information: The run time for Latency Bottleneck Analysis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Scenario CTS_DRC_OFF_SCEN0 is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario CTS_DRC_OFF_SCEN0.
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Design rule constraints:
     max fanout  = 55
Num of echelons 0
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 1.06 sec, cpu time is 0 hr : 0 min : 1.45 sec. (CTS-104)
There are 12 buffers and 0 inverters added (total area 5.51) by Clock Tree Synthesis.
Information: 0 out of 66 clock cells have been moved due to NDR or via ladder related legalization rules.
Info: Clock cell and register co-legalization is disabled since advanced legalizer is disabled.
==============================Displacement Report for clock sink==============================
Clock sink moved: 44 out of 1555, orientation changed without moving: 0
Clock sink displacement max = 4.152000 um, average = 0.032184 um
Clock sink with large displacement: 7 (Threshold: 1.800000 um)
Largest displacement cells:
Clock sink inst 'cpuregs_reg[29][31]' snapped from (56.73, 38.60) (MX) to (53.17, 38.00) (R0) displacement = 4.152000 um.
Clock sink inst 'cpuregs_reg[29][30]' snapped from (54.65, 38.60) (MX) to (51.32, 38.00) (R0) displacement = 3.930000 um.
Clock sink inst 'cpuregs_reg[31][30]' snapped from (55.84, 36.80) (R0) to (55.84, 33.80) (MX) displacement = 3.000000 um.
Clock sink inst 'instr_slti_reg' snapped from (123.33, 51.20) (R0) to (125.69, 51.80) (MX) displacement = 2.968000 um.
Clock sink inst 'cpuregs_reg[28][0]' snapped from (54.36, 37.40) (MX) to (53.69, 35.60) (R0) displacement = 2.466000 um.
Clock sink inst 'cpuregs_reg[29][28]' snapped from (54.14, 42.20) (MX) to (54.14, 44.60) (MX) displacement = 2.400000 um.
Clock sink inst 'cpuregs_reg[25][4]' snapped from (50.73, 41.00) (MX) to (50.81, 39.20) (R0) displacement = 1.874000 um.
Clock sink inst 'cpuregs_reg[27][31]' snapped from (51.99, 42.20) (MX) to (51.99, 44.00) (R0) displacement = 1.800000 um.
Clock sink inst 'cpuregs_reg[21][0]' snapped from (57.02, 38.00) (R0) to (56.06, 38.60) (MX) displacement = 1.562000 um.
Clock sink inst 'count_cycle_reg[18]' snapped from (98.91, 13.40) (MX) to (99.05, 12.20) (MX) displacement = 1.348000 um.
==============================================================================================
Information: The run time for snapping registers is 0 hr : 0 min : 0.10 sec, cpu time is 0 hr : 0 min : 0.10 sec. (CTS-104)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Cell cpuregs_reg[31][30] is placed overlapping with other cells at {{55.838 33.800} {57.688 34.400}}. (ZRT-763)
Warning: Cell count_cycle_reg[18] is placed overlapping with other cells at {{99.054 12.200} {101.126 12.800}}. (ZRT-763)
CTO: setting route_reuse..
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Total number of global routed clock nets: 67
Information: The run time for clock net global routing is 0 hr : 0 min : 0.44 sec, cpu time is 0 hr : 0 min : 0.50 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6352 nets, 67 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6350, routed nets = 67, across physical hierarchy nets = 0, parasitics cached nets = 67, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 4063, DR 0), data (VR 6283, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Cell cpuregs_reg[31][30] is placed overlapping with other cells at {{55.838 33.800} {57.688 34.400}}. (ZRT-763)
Warning: Cell mem_rdata_word_reg[9] is placed overlapping with other cells at {{114.890 22.400} {115.926 23.000}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario FUNC_Fast (Mode FUNC Corner Fast)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.80	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 2 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
rtapi Thread-server 1: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: picorv32; type: design; name: picorv32; type: design; name: picorv32; type: design; name: picorv32; type: design; name: picorv32; type: design; tot_drc_vio: 0; buf_ct: 12; buf_area: 5.505600; cell_area: 58.519200
start cto; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; latency: 0.093094; gskew: 0.063457; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 12; buf_area: 5.505600; cell_area: 58.519200
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: FUNC root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0438; ID = 0.1207; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 12; ClockBufArea = 5.5056; ClockCellArea = 58.5192; ClockWireLen = 7023.3220; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0635; ID = 0.0931; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 12; ClockBufArea = 5.5056; ClockCellArea = 58.5192; ClockWireLen = 7023.3220; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0576; ID = 0.1610; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 12; ClockBufArea = 5.5056; ClockCellArea = 58.5192; ClockWireLen = 7023.3220; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9973

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:01.29u 00:00:00.00s 00:00:01.29e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0438; ID = 0.1207; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 12; ClockBufArea = 5.5056; ClockCellArea = 58.5192; ClockWireLen = 7023.3220; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0635; ID = 0.0931; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 12; ClockBufArea = 5.5056; ClockCellArea = 58.5192; ClockWireLen = 7023.3220; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0576; ID = 0.1610; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 12; ClockBufArea = 5.5056; ClockCellArea = 58.5192; ClockWireLen = 7023.3220; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.33 sec, cpu time is 0 hr : 0 min : 1.35 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 1.34 sec, cpu time is 0 hr : 0 min : 1.36 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Path-based global latency and skew optimization
************************************************************

[cto] Starting GLS.1
Select the tightest corner Slow on transition constraint
Selecting clock clk mode FUNC corner:  Fast	 Slow	
-------------------------------------------------------------
Optimizing clock tree global latency and skew
clock: clk mode: FUNC root: clk
Clock QoR Before Global latency and skew opt:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0438; ID = 0.1207; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 12; ClockBufArea = 5.5056; ClockCellArea = 58.5192; ClockWireLen = 7023.3220; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0635; ID = 0.0931; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 12; ClockBufArea = 5.5056; ClockCellArea = 58.5192; ClockWireLen = 7023.3220; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.0576; ID = 0.1610; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 12; ClockBufArea = 5.5056; ClockCellArea = 58.5192; ClockWireLen = 7023.3220; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)

Begin Global Latency and Skew Optimization
Starting multithread based global latency and skew optimization
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12618, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12618, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12461, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12461, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12461, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13210, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12809, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11998, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11626, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12618, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12240, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12240, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12240, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13167, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12702, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11660, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11404, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12618, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12385, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12385, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12385, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13136, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12728, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11842, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11538, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12618, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12450, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12450, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12450, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13224, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12801, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11920, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11578, utd = 1
 AREA: value = 128760000, utd = 1
Note - message 'POW-001' limit (10) exceeded. Remainder will be suppressed.
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12589, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12589, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12589, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13052, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12827, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12365, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12216, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12450, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12450, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12450, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12936, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12700, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12216, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12060, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12592, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12592, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12592, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13074, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12837, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12354, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12199, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12606, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12606, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12606, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13088, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12849, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12371, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12217, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12589, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12589, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12589, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13052, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12827, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12365, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12216, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12450, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12450, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12450, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12936, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12700, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12216, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12060, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12592, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12592, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12592, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13074, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12837, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12354, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12199, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12606, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12606, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12606, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13088, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12849, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12371, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12217, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11828, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11828, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11828, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12102, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11986, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11707, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11621, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11905, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11905, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11905, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12264, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12100, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11742, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11633, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11805, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11805, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11805, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12079, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11963, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11682, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11597, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11812, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11812, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11812, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12093, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11974, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11690, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11603, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11466, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11466, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11466, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11451, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11451, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11457, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11457, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11430, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11430, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11430, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11424, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11449, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11449, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11449, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11436, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11436, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11442, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11464, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11464, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11464, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11448, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11448, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11456, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12072, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12072, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12072, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12376, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12240, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11937, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11837, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12193, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12193, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12193, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12573, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12393, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12020, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11899, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12068, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12068, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12068, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12373, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12241, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11928, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11830, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11423, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12066, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12066, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12066, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12363, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12232, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11931, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11844, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12573, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12573, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12573, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13032, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12810, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12349, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12204, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12434, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12434, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12434, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12910, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12678, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12204, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12050, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12511, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12511, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12511, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12974, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12745, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12288, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12141, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12580, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12580, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12580, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13051, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12822, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12349, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12203, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12573, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12573, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12573, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13032, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12810, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12349, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12204, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12434, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12434, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12434, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12910, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12678, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12204, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12050, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12511, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12511, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12511, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12974, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12745, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12288, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12141, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12580, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12580, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12580, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.13051, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12822, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12349, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12203, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11810, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11810, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11810, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12055, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11958, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11703, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11625, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11879, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11879, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11879, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12208, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12059, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11729, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11625, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11803, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11803, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11803, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12062, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11955, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11693, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11608, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11790, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11790, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11790, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12042, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11937, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11678, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11602, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12063, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12063, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12063, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12339, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12221, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11940, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11852, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12165, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12165, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12165, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12519, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12355, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12004, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11891, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12065, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12065, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12065, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12353, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12229, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11933, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11841, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12043, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12043, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12043, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12313, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.12200, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11924, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11836, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11432, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11432, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11432, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11412, utd = 1
 AREA: value = 39960000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11412, utd = 1
 AREA: value = 48840000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11424, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11424, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11594, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11594, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11594, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11790, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11723, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11515, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11449, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11431, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11431, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11431, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11422, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11421, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11440, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11448, utd = 1
 AREA: value = 128760000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11413, utd = 1
 AREA: value = 0, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11424, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11424, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11424, utd = 1
 AREA: value = 84360000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11519, utd = 1
 AREA: value = 62160000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11510, utd = 1
 AREA: value = 75480000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11421, utd = 1
 AREA: value = 111000000, utd = 1
 MAX_TRANS: value = 0.00000, utd = 1
 MAX_CAP: value = 0.00000, utd = 1
 CLK_LS: value = 0.11429, utd = 1
 AREA: value = 128760000, utd = 1

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          5
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          3
	# Failed main graph committ          =          0
	# Successful main graph commit      =          2
	# Subgraph evaluation success rate in percent =     0.4000
	# Sg2Main acceptance ratio in percent      =     1.0000
	# NumCTCells changed               =          2

	# Accepted      buffering moves =        2

	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0497
	# Commit CPU time                 = 00h:00m:00s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     1.7072
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     1.6156
	# Sg CPU time                     = 00h:00m:00s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     1.0095
	# The rest of flow speed up       =     1.0166

-------------------------------------------------


    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.3937

-------------------------------------------------

Global latency and skew opt cpu time 00:00:00.85u 00:00:00.00s 00:00:00.81e: 
Clock QoR After Global latency and skew opt:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0323; ID = 0.0831; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 14; ClockBufArea = 7.1928; ClockCellArea = 60.2064; ClockWireLen = 7152.9600; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0268		0.0000		clockctosc_gls_inst_20996/A
  (1) 0.0447		0.0179		clockctosc_gls_inst_20996/X
  (2) 0.0450		0.0003		clock_gate_mem_wdata_reg/CK
  (3) 0.0829		0.0380		clock_gate_mem_wdata_reg/Q
  (4) 0.0831		0.0002		mem_wdata_reg[30]/CK
Shortest path:
  (0) 0.0272		0.0000		clock_gate_count_instr_reg/CK
  (1) 0.0428		0.0156		clock_gate_count_instr_reg/Q
  (2) 0.0428		0.0000		clockZCTSBUF_19_20429/A
  (3) 0.0507		0.0079		clockZCTSBUF_19_20429/X
  (4) 0.0508		0.0000		count_instr_reg[0]/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0453; ID = 0.0835; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 14; ClockBufArea = 7.1928; ClockCellArea = 60.2064; ClockWireLen = 7152.9600; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0063		0.0000		clock_gate_cpuregs_reg_14/CK
  (1) 0.0828		0.0765		clock_gate_cpuregs_reg_14/Q
  (2) 0.0835		0.0007		cpuregs_reg[23][5]/CK
Shortest path:
  (0) 0.0055		0.0000		clock_gate_count_instr_reg/CK
  (1) 0.0237		0.0182		clock_gate_count_instr_reg/Q
  (2) 0.0237		0.0000		clockZCTSBUF_19_20429/A
  (3) 0.0382		0.0145		clockZCTSBUF_19_20429/X
  (4) 0.0382		0.0000		count_instr_reg[0]/CK
Information: CTS QoR Post Network Flow Optimization: GlobalSkew = 0.0421; ID = 0.1119; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 14; ClockBufArea = 7.1928; ClockCellArea = 60.2064; ClockWireLen = 7152.9600; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
Longest path:
  (0) 0.0366		0.0000		clock_gate_cpuregs_reg_14/CK
  (1) 0.1111		0.0745		clock_gate_cpuregs_reg_14/Q
  (2) 0.1119		0.0008		cpuregs_reg[23][18]/CK
Shortest path:
  (0) 0.0357		0.0000		clock_gate_count_instr_reg/CK
  (1) 0.0591		0.0234		clock_gate_count_instr_reg/Q
  (2) 0.0591		0.0000		clockZCTSBUF_19_20429/A
  (3) 0.0698		0.0107		clockZCTSBUF_19_20429/X
  (4) 0.0699		0.0000		count_instr_reg[0]/CK
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.85 sec, cpu time is 0 hr : 0 min : 0.92 sec.
Information: The run time for Path-based global latency and skew optimization is 0 hr : 0 min : 0.85 sec, cpu time is 0 hr : 0 min : 0.92 sec. (CTS-104)
[cto] Finished GLS.1: PASS

************************************************************
* CTS STEP: Area recovery
************************************************************

[cto] Starting AR.1
Select the tightest corner Slow on transition constraint
Selecting clock clk mode FUNC corner:  Fast	 Slow	
-------------------------------------------------------------
Optimizing clock tree area
clock: clk mode: FUNC root: clk
Starting multithread based area recovery and subtree balancing
Iteration 2 (effort: low)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =         83
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =         64
	# Failed main graph committ          =          3
	# Successful main graph commit      =         16
	# Subgraph evaluation success rate in percent =     0.2289
	# Sg2Main acceptance ratio in percent      =     0.8421
	# NumCTCells changed               =         -7

	# Accepted        removal moves =        7
	# Accepted         sizing moves =        9

	# Total CPU time                  = 00h:00m:01s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.3378
	# Commit CPU time                 = 00h:00m:00s
	# Commit elapsed time             = 00h:00m:00s
	# Commit speed up                 =     1.6779
	# Generator CPU time              = 00h:00m:00s
	# Generator elapsed time          = 00h:00m:00s
	# Generator speed up              =     0.9948
	# Sg CPU time                     = 00h:00m:00s
	# Sg elapsed time                 = 00h:00m:00s
	# Sg speed up                     =     1.3028
	# The rest of flow speed up       =     1.2951

-------------------------------------------------

Clock QoR After Area Recovery and Subtree Balancing:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0337; ID = 0.0829; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.2180; ClockCellArea = 56.3436; ClockWireLen = 7142.3910; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0478; ID = 0.0835; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.2180; ClockCellArea = 56.3436; ClockWireLen = 7142.3910; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery Resizing: GlobalSkew = 0.0441; ID = 0.1119; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.2180; ClockCellArea = 56.3436; ClockWireLen = 7142.3910; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
Area recovery and subtree balancing cpu time 00:00:01.25u 00:00:00.00s 00:00:00.94e: 
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.94 sec, cpu time is 0 hr : 0 min : 1.25 sec.
Information: The run time for Area recovery is 0 hr : 0 min : 0.94 sec, cpu time is 0 hr : 0 min : 1.25 sec. (CTS-104)
[cto] Finished AR.1: PASS

************************************************************
* CTS STEP: Final DRC fixing
************************************************************

[cto] Starting PostDrc.1
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: FUNC root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0337; ID = 0.0829; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.2180; ClockCellArea = 56.3436; ClockWireLen = 7142.3910; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0478; ID = 0.0835; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.2180; ClockCellArea = 56.3436; ClockWireLen = 7142.3910; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Final DRC Fixing: GlobalSkew = 0.0441; ID = 0.1119; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.2180; ClockCellArea = 56.3436; ClockWireLen = 7142.3910; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)

Begin Post-Opt Drc Fixing
Starting multithread based drc fixing Post opt drc fixing

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9979

-------------------------------------------------

Post-Opt drc fixing cpu time 00:00:00.02u 00:00:00.00s 00:00:00.02e: 
Clock QoR After Post-Opt Drc Fixing:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0337; ID = 0.0829; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.2180; ClockCellArea = 56.3436; ClockWireLen = 7142.3910; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0478; ID = 0.0835; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.2180; ClockCellArea = 56.3436; ClockWireLen = 7142.3910; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0441; ID = 0.1119; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.2180; ClockCellArea = 56.3436; ClockWireLen = 7142.3910; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.08 sec.
Information: The run time for Final DRC fixing is 0 hr : 0 min : 0.06 sec, cpu time is 0 hr : 0 min : 0.08 sec. (CTS-104)
[cto] Finished PostDrc.1: PASS
[cto] Starting CtoAppOptionReset.1
[cto] Finished CtoAppOptionReset.1: PASS

************************************************************
* CTS STEP: Local skew optimization
************************************************************

[cto] Starting SolverBasedCto.1
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6345, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 62, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:FUNC             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0770  0.0770  0.0770  0.0770   Fast
clk          Yes     0.0787  0.0787  0.0787  0.0787   Slow
clk          Yes     0.1039  0.1039  0.1039  0.1039   Typical

Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6345, routed nets = 62, across physical hierarchy nets = 0, parasitics cached nets = 6345, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.2180; ClockCellArea = 56.3436; ClockWireLen = 7142.3910; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.2180; ClockCellArea = 56.3436; ClockWireLen = 7142.3910; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 7; ClockBufArea = 4.2180; ClockCellArea = 56.3436; ClockWireLen = 7142.3910; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
CCD MOO settings for (cto1, last_qor_strategy): 4 engines
    Engine R2R_TNS has 7 objectives, 3 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            R2R_WNS: priority 50, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine NONE_POWER has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 20, weight 10.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 30, weight 2.000000, degradationPercentAllowed 0.050000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.005000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, BUFFER_REMOVAL_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   No CCD app option is set.
CCD: using 2 threads
CTSSC route status detected: clock (VR 0, GR 4089, DR 0), data (VR 6283, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 4 ****
Total power = 1.389319, Leakage = 0.155867, Internal = 0.780812, Switching = 0.452640
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.042717, TNS = -0.078596, NVP = 4
 Design (hold) WNHS = -0.033704, TNHS = -3.882186, NHVP = 381

    Scenario FUNC_Fast  WNS = 0.422084, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.042717, TNS = -0.078596, NVP = 4
    Scenario FUNC_Typical  WNS = 0.250465, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.033704, TNHS = -3.882186, NHVP = 381
    Scenario FUNC_Slow  WNHS = -0.022714, TNHS = -0.096213, NHVP = 13
    Scenario FUNC_Typical  WNHS = -0.026977, TNHS = -0.668386, NHVP = 105
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.043, TNS = -0.079, NVP = 4, UNWEIGHTED_TNS = -0.079, WNHS = -0.034, TNHS = -3.882, NHVP = 381, UNWEIGHTED_TNHS = -4.647, R2R(wns=-0.042717, tns=-0.078596, nvp=4)
 All scenarios used by CCD
    scenario 0: FUNC_Fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm
          mode: FUNC, id = 1
          corner: Fast, id = 1
          isSetup: wns = 0.422084, unweighted tns = 0.000000
          isHold: wns = -0.033704, unweighted tns = -3.882186

    scenario 1: FUNC_Slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm
          mode: FUNC, id = 1
          corner: Slow, id = 3
          isSetup: wns = -0.042717, unweighted tns = -0.078596
          isHold: wns = -0.022714, unweighted tns = -0.096213

    scenario 2: FUNC_Typical , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm
          mode: FUNC, id = 1
          corner: Typical, id = 2
          isSetup: wns = 0.250465, unweighted tns = 0.000000
          isHold: wns = -0.026977, unweighted tns = -0.668386

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              1
  # Valid linear regressions                     1
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           0

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0
  # Number of cells reparented                   1

  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          1.710045
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.906722
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.728962
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.009780
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.620290
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 85.36%
     Prepare moo/get initial QOR:                6.81%
     Commit/annotate budget:                     0.00%
     Solve runtime: 7.69% of which 1.54% is incremental-LP runtime
     Other:                                      0.14%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.015141
  # Commit CPU time                              00h:00m:01s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.982028

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.020633, TNS = -0.036375, NVP = 2
 Design (hold) WNHS = -0.033746, TNHS = -4.117548, NHVP = 378

    Scenario FUNC_Fast  WNS = 0.431644, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.020633, TNS = -0.036375, NVP = 2
    Scenario FUNC_Typical  WNS = 0.258395, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.033746, TNHS = -4.117548, NHVP = 378
    Scenario FUNC_Slow  WNHS = -0.022714, TNHS = -0.108096, NHVP = 18
    Scenario FUNC_Typical  WNHS = -0.026977, TNHS = -0.835772, NHVP = 125
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.021, TNS = -0.036, NVP = 2, UNWEIGHTED_TNS = -0.036, WNHS = -0.034, TNHS = -4.118, NHVP = 378, UNWEIGHTED_TNHS = -5.061, R2R(wns=-0.020633, tns=-0.036375, nvp=2)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              4
  # Valid linear regressions                     4
  # Seeds with valid budget                      2
  # Seeds with accepted implementation           2
  # NumCTCells changed                           0

  # Number of cells sized                        2
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:04s
  # Total elapsed time                           00h:00m:02s
  # Flow total speed up                          1.852365
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.941398
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.423073
  # Linear regression CPU time                   00h:00m:02s
  # Linear regression elapsed time               00h:00m:01s
  # Linear regression speed up                   1.864155
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.571687
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 73.96%
     Prepare moo/get initial QOR:                10.95%
     Commit/annotate budget:                     0.00%
     Solve runtime: 14.79% of which 4.24% is incremental-LP runtime
     Other:                                      0.30%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.180994
  # Commit CPU time                              00h:00m:01s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.985470

-------------------------------------------------


CCD: After FMAX optimization:cto1_HOLD_TNS1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.020633, TNS = -0.036375, NVP = 2
 Design (hold) WNHS = -0.032705, TNHS = -3.233494, NHVP = 329

    Scenario FUNC_Fast  WNS = 0.431644, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.020633, TNS = -0.036375, NVP = 2
    Scenario FUNC_Typical  WNS = 0.258395, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.032705, TNHS = -3.233494, NHVP = 329
    Scenario FUNC_Slow  WNHS = -0.022714, TNHS = -0.076830, NHVP = 12
    Scenario FUNC_Typical  WNHS = -0.026977, TNHS = -0.549565, NHVP = 87
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.021, TNS = -0.036, NVP = 2, UNWEIGHTED_TNS = -0.036, WNHS = -0.033, TNHS = -3.233, NHVP = 329, UNWEIGHTED_TNHS = -3.860, R2R(wns=-0.020633, tns=-0.036375, nvp=2)

    Optimization Summary 		

-------------------------------------------------

  # Trial seeds generated                        4
  # Valid trial linear regressions               3
  # Trial seeds with valid budget                2
  # Seeds generated                              2
  # Valid linear regressions                     2
  # Seeds with valid budget                      2
  # Seeds with accepted implementation           2
  # NumCTCells changed                           0

  # Number of cells sized                        2
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:03s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          1.884642
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.880813
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.739823
  # Trial linear regression CPU time             00h:00m:00s
  # Trial linear regression elapsed time         00h:00m:00s
  # Trial linear regression speed up             1.781024
  # Trial solver CPU time                        00h:00m:01s
  # Trial solver elapsed time                    00h:00m:00s
  # Trial solver speed up                        1.870675
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.663068
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.811551
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 90.09%
     Prepare moo/get initial QOR:                4.59%
     Commit/annotate budget:                     0.00%
     Solve runtime: 5.25% of which 0.93% is incremental-LP runtime
     Other:                                      0.07%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.991071
  # Commit CPU time                              00h:00m:01s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.984548

-------------------------------------------------


CCD: After FMAX optimization:cto1_R2R_TNS2
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.011855, TNS = -0.013918, NVP = 2
 Design (hold) WNHS = -0.032705, TNHS = -3.160268, NHVP = 323

    Scenario FUNC_Fast  WNS = 0.437608, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.011855, TNS = -0.013918, NVP = 2
    Scenario FUNC_Typical  WNS = 0.268066, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.032705, TNHS = -3.160268, NHVP = 323
    Scenario FUNC_Slow  WNHS = -0.022714, TNHS = -0.076907, NHVP = 12
    Scenario FUNC_Typical  WNHS = -0.026977, TNHS = -0.550666, NHVP = 87
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.012, TNS = -0.014, NVP = 2, UNWEIGHTED_TNS = -0.014, WNHS = -0.033, TNHS = -3.160, NHVP = 323, UNWEIGHTED_TNHS = -3.788, R2R(wns=-0.011855, tns=-0.013918, nvp=2)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              7
  # Valid linear regressions                     7
  # Seeds with valid budget                      5
  # Seeds with accepted implementation           4
  # NumCTCells changed                           -1

  # Number of cells sized                        3
  # Number of cells added                        0
  # Number of cells removed                      1
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          1.906942
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.937972
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.582876
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.945402
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.626195
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 80.53%
     Prepare moo/get initial QOR:                8.44%
     Commit/annotate budget:                     0.00%
     Solve runtime: 10.85% of which 4.67% is incremental-LP runtime
     Other:                                      0.19%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.860431
  # Commit CPU time                              00h:00m:01s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.981572

-------------------------------------------------


CCD: After FMAX optimization:cto1_NONE_POWER3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = -0.007791, TNS = -0.010577, NVP = 2
 Design (hold) WNHS = -0.033459, TNHS = -3.291127, NHVP = 323

    Scenario FUNC_Fast  WNS = 0.434670, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = -0.007791, TNS = -0.010577, NVP = 2
    Scenario FUNC_Typical  WNS = 0.267027, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.033459, TNHS = -3.291127, NHVP = 323
    Scenario FUNC_Slow  WNHS = -0.022714, TNHS = -0.084572, NHVP = 13
    Scenario FUNC_Typical  WNHS = -0.026977, TNHS = -0.594978, NHVP = 91
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = -0.008, TNS = -0.011, NVP = 2, UNWEIGHTED_TNS = -0.011, WNHS = -0.033, TNHS = -3.291, NHVP = 323, UNWEIGHTED_TNHS = -3.971, R2R(wns=-0.007791, tns=-0.010577, nvp=2)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.4632; ClockCellArea = 56.2992; ClockWireLen = 7159.7740; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.4632; ClockCellArea = 56.2992; ClockWireLen = 7159.7740; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Local Skew Optimization: GlobalSkew = nan; ID = nan; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.4632; ClockCellArea = 56.2992; ClockWireLen = 7159.7740; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
Information: The run time for Local skew optimization is 0 hr : 0 min : 8.78 sec, cpu time is 0 hr : 0 min : 16.15 sec. (CTS-104)
[cto] Finished SolverBasedCto.1: PASS
rtapi Thread-server 1: shutdown 
rtapi Thread-server 0: shutdown 

No. startProblems      =   114 

No. doRoutes           =   161 
No. doUnroutes         =   108 
No. redoRoutes         =     4 
No. redoUnroutes       =     2 
No. undoRoutes         =   137 
No. undoUnroutes       =    82 
No. commitRoutes       =    15 
No. commitUnroutes     =    22 
No. uncommitRoutes     =     1 
No. uncommitUnroutes   =     2 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Cell cpuregs_reg[31][30] is placed overlapping with other cells at {{55.838 33.800} {57.688 34.400}}. (ZRT-763)
Warning: Cell count_cycle_reg[18] is placed overlapping with other cells at {{99.054 12.200} {101.126 12.800}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   61  Alloctr   63  Proc 5604 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   67  Alloctr   69  Proc 5604 
Net statistics:
Total number of nets     = 6346
Number of nets to route  = 61
Number of nets with min-layer-mode soft = 61
Number of nets with min-layer-mode soft-cost-medium = 61
Number of nets with max-layer-mode hard = 61
15 nets are partially connected,
 of which 0 are detail routed and 15 are global routed.
48 nets are fully connected,
 of which 2 are detail routed and 46 are global routed.
61 nets have non-default rule CLK_NDR
	 61 non-user-specified nets, 61 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   72  Alloctr   74  Proc 5604 
Net length statistics: 
Net Count(Ignore Fully Rted) 15, Total Half Perimeter Wire Length (HPWL) 732 microns
HPWL   0 ~   50 microns: Net Count       10	Total HPWL          244 microns
HPWL  50 ~  100 microns: Net Count        3	Total HPWL          272 microns
HPWL 100 ~  200 microns: Net Count        2	Total HPWL          216 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.80	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   77  Alloctr   79  Proc 5604 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   77  Alloctr   79  Proc 5604 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Data] Total (MB): Used   77  Alloctr   79  Proc 5604 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  145  Alloctr  147  Proc 5604 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  145  Alloctr  147  Proc 5604 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   865 Max = 8 GRCs =   759 (1.40%)
Initial. H routing: Overflow =   223 Max = 6 (GRCs =  1) GRCs =   239 (0.88%)
Initial. V routing: Overflow =   642 Max = 8 (GRCs =  1) GRCs =   520 (1.92%)
Initial. M1         Overflow =     6 Max = 3 (GRCs =  2) GRCs =     2 (0.01%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M3         Overflow =   611 Max = 8 (GRCs =  1) GRCs =   455 (1.68%)
Initial. M4         Overflow =   202 Max = 4 (GRCs =  4) GRCs =   232 (0.86%)
Initial. M5         Overflow =    25 Max = 4 (GRCs =  1) GRCs =    63 (0.23%)
Initial. M6         Overflow =    21 Max = 6 (GRCs =  1) GRCs =     6 (0.02%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7008.28
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 86.75
Initial. Layer M3 wire length = 2566.54
Initial. Layer M4 wire length = 2665.63
Initial. Layer M5 wire length = 893.71
Initial. Layer M6 wire length = 795.65
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4034
Initial. Via VIA1_Base count = 55
Initial. Via VIA2_Base count = 1726
Initial. Via VIA34SQ_C count = 1687
Initial. Via VIA4SQ count = 355
Initial. Via VIA5SQ_C count = 211
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   80  Alloctr   80  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  145  Alloctr  147  Proc 5604 

Congestion utilization per direction:
Average vertical track utilization   =  4.52 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  3.27 %
Peak    horizontal track utilization = 72.73 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   76  Alloctr   76  Proc    0 
[End of Global Routing] Total (MB): Used  141  Alloctr  143  Proc 5604 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of dbOut] Total (MB): Used   93  Alloctr   95  Proc 5604 
Skip track assign
Skip detail route
Updating the database ...
There are 6 buffers reduced and 0 inverters added by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Info: 1555 sinks and boundary insts are set as application_fixed
Information: The run time for postlude is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 61 flat clock tree nets.
There are 60 non-sink instances (total area 56.30) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 6 buffers and 0 inverters (total area 3.46).
2 buffers/inverters were inserted below 2 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:31.20u 00:00:00.07s 00:00:20.93e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.

No clock balance group was found, so skip the balance
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: Ending   clock_opt / build_clock / Trial CTS (FLW-8001)
Information: Time: 2025-07-30 14:45:13 / Session:  00:02:03 / Command:  00:00:21 / CPU:  00:00:32 / Memory: 2095 MB (FLW-8100)

Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6346 nets, 61 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6344, routed nets = 61, across physical hierarchy nets = 0, parasitics cached nets = 6344, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   185 s (  0.05 hr )  ELAPSE:   124 s (  0.03 hr )  MEM-PEAK:  2095 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****

Clock-opt timing update complete          CPU:   186 s (  0.05 hr )  ELAPSE:   124 s (  0.03 hr )  MEM-PEAK:  2095 MB
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0335     3.2883    323
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0077     0.0105      2   0.0227     0.0845     13
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0270     0.5958     91
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0335     3.2883    323        0     0.0000        0  154144992           0
    2   *   0.0077     0.0105   0.0105      2   0.0227     0.0845     13        0     0.0000        5 109918.102           0
    3   *   0.0000     0.0000   0.0000      0   0.0270     0.5958     91        0     0.0000        0 1460772.00           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0077     0.0105   0.0105      2   0.0335     3.2883    323        0     0.0000        5  154144992      3328.22       5641         46        278           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0077     0.0105   0.0105      2   0.0335     3.2883    323        0        5  154144992      3328.22       5641
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Information: Design Average RC for design picorv32  (NEX-011)
Information: r = 2.055545 ohm/um, via_r = 1.195604 ohm/cut, c = 0.139375 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.672861 ohm/um, via_r = 0.910936 ohm/cut, c = 0.129642 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt initialization complete         CPU:   193 s (  0.05 hr )  ELAPSE:   128 s (  0.04 hr )  MEM-PEAK:  2095 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

    Scenario FUNC_Fast  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = 0.007739, TNS = 0.010480, NVP = 2
    Scenario FUNC_Typical  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = invalid, TNHS = 0.000000, NHVP = 0
    Scenario FUNC_Slow  WNHS = invalid, TNHS = 0.000000, NHVP = 0
    Scenario FUNC_Typical  WNHS = invalid, TNHS = 0.000000, NHVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:08     0.008     0.010  3653.765     0.000     1.287        46       278         0     0.000      2095 

Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0112 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/clock): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/clock): 3116
Total 0.0374 seconds to load 6943 cell instances into cellmap
Moveable cells: 4026; Application fixed cells: 1615; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9833, cell height 0.6000, cell area 0.5900 for total 5641 placed and application fixed cells
Clock-opt optimization Phase 5 Iter  1          0.01        0.01      3.29         4       3328.22  154144992.00        5641              0.04      2095


Clock-opt optimization Phase 7 Iter  1          0.01        0.01      3.29         4       3328.22  154144992.00        5641              0.04      2095
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Core Area = 46 X 25 ()
INFO: New Levelizer turned on
Clock-opt optimization Phase 7 Iter  2          0.01        0.01      3.29         4       3328.22  154144992.00        5641              0.04      2095
Clock-opt optimization Phase 7 Iter  3          0.01        0.01      3.29         4       3328.22  154144992.00        5641              0.04      2095
Clock-opt optimization Phase 7 Iter  4          0.01        0.01      3.29         4       3328.22  154144992.00        5641              0.04      2095

Layer name: M1, Mask name: metal1, Layer number: 19
Layer name: M2, Mask name: metal2, Layer number: 21
Layer name: M3, Mask name: metal3, Layer number: 23
Layer name: M4, Mask name: metal4, Layer number: 25
Layer name: M5, Mask name: metal5, Layer number: 27
Layer name: M6, Mask name: metal6, Layer number: 29
Layer name: M7, Mask name: metal7, Layer number: 31
Layer name: M8, Mask name: metal8, Layer number: 33
Layer name: M9, Mask name: metal9, Layer number: 35
Layer name: MRDL, Mask name: metal10, Layer number: 47
Convert timing mode ...
APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
Clock-opt optimization Phase 8 Iter  1          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter  2          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter  3          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter  4          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter  5          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter  6          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Core Area = 46 X 25 ()
Clock-opt optimization Phase 8 Iter  7          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter  8          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter  9          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter 10          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter 11          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter 12          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 8 Iter 13          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter 14          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter 15          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter 16          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter 17          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter 18          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter 19          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter 20          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095
Clock-opt optimization Phase 8 Iter 21          0.01        0.01      3.29         1       3328.36  154152416.00        5641              0.04      2095


Clock-opt optimization Phase 10 Iter  1         0.00        0.00      3.29         1       3328.45  154160048.00        5641              0.04      2095

Information: Starting clock_opt / build_clock / CTS (FLW-8000)
Information: Time: 2025-07-30 14:45:22 / Session:  00:02:11 / Command:  00:00:30 / CPU:  00:00:48 / Memory: 2095 MB (FLW-8100)
Clock-opt optimization Phase 11 Iter  1         0.00        0.00      3.29         1       3328.45  154160048.00        5641              0.04      2095
Info: Enabling GR in final CTS
Info: Enabling GR in final CTO
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Final CTS reduces 2 scenarios for late condition, and 2 scenarios for early condition
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6344, routed nets = 61, across physical hierarchy nets = 0, parasitics cached nets = 61, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: CTS will work on the following scenarios. (CTS-101)
   FUNC_Fast	(Mode: FUNC; Corner: Fast)
   FUNC_Slow	(Mode: FUNC; Corner: Slow)
   FUNC_Typical	(Mode: FUNC; Corner: Typical)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.copy_balance_points_to_missing_modes = true
   cts.common.max_fanout = 55
   cts.common.user_instance_name_prefix = clock
   cts.compile.enable_cell_relocation = none
   cts.compile.enable_global_route = true
   cts.compile.enable_local_skew = true
   cts.compile.size_pre_existing_cell_to_cts_references = true
   cts.optimize.enable_global_route = true
   cts.optimize.enable_local_skew = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing/SAEDRVT14_BUF_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_10
   saed14rvt_frame_timing/SAEDRVT14_INV_12
   saed14rvt_frame_timing/SAEDRVT14_INV_16
   saed14rvt_frame_timing/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_1
   saed14rvt_frame_timing/SAEDRVT14_INV_20
   saed14rvt_frame_timing/SAEDRVT14_INV_2
   saed14rvt_frame_timing/SAEDRVT14_INV_3
   saed14rvt_frame_timing/SAEDRVT14_INV_4
   saed14rvt_frame_timing/SAEDRVT14_INV_6
   saed14rvt_frame_timing/SAEDRVT14_INV_8
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_9
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_8

Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Drc Mode Option: auto
Information: Initializing classic cellmap without advanced rules enabled and with PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 122 total shapes.
Layer M2: cached 3307 shapes out of 4409 total shapes.
Layer M3: cached 3307 shapes out of 4844 total shapes.
Cached 9921 vias out of 20389 total vias.
Total 0.0483 seconds to build cellmap data
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
Total 0.0712 seconds to load 6943 cell instances into cellmap
Moveable cells: 4026; Application fixed cells: 1615; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9834, cell height 0.6000, cell area 0.5900 for total 5641 placed and application fixed cells
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 2
CTS checksum info: ctsSch::runFinalCtsInitDesign end
Design checksums     = 0x35B518A0 (loc)  0xE5C65E33 (lcell)  0x2FE3EC80 (name), 0xE7BF24ED (net)
CTS: Design checksums = 0x35B518A0 (loc)  0xE5C65E33 (lcell)  0x2FE3EC80 (name), 0xE7BF24ED (net)
CTS: Clock tree checksums = 0xDF1697A5 (loc)  0x9858BC43 (lcell)  0x78B2D2D4 (term), 0x38718569 (net)  0x285B28B4 (netLen)
CTS: c968ab35 (loc) ded13782 (lcell) 2fe3ec80 (name) cb70c0e0 (net) b23a78a6 (graph) 0 (slack) e16813fd (para) 
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
CTSSC route status detected: clock (VR 0, GR 4099, DR 0), data (VR 6283, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Cell cpuregs_reg[31][30] is placed overlapping with other cells at {{55.838 33.800} {57.688 34.400}}. (ZRT-763)
Warning: Cell count_cycle_reg[18] is placed overlapping with other cells at {{99.054 12.200} {101.126 12.800}}. (ZRT-763)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario FUNC_Fast (Mode FUNC Corner Fast)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.80	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 2 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 1 
rtapi Thread-server 0: startup 
rtapi Thread-server 1: startup 

************************************************************
* CTS STEP: Initial DRC fixing
************************************************************

[cto] Starting InitDrc.1
start cto; name: picorv32; type: design; name: picorv32; type: design; name: picorv32; type: design; name: picorv32; type: design; name: picorv32; type: design; name: picorv32; type: design; tot_drc_vio: 0; buf_ct: 6; buf_area: 3.463200; cell_area: 56.299200
start cto; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; name: FUNC:clk; type: clock; latency: 0.111429; gskew: 0.086384; tot_drc_vio: 0; wtran: 0.000000; wcap: 0.000000; buf_ct: 6; buf_area: 3.463200; cell_area: 56.299200
-------------------------------------------------------------
Optimizing clock tree DRC
clock: clk mode: FUNC root: clk
Clock QoR Before DRC Optimization:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0505; ID = 0.0923; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.4632; ClockCellArea = 56.2992; ClockWireLen = 7158.3650; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0864; ID = 0.1114; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.4632; ClockCellArea = 56.2992; ClockWireLen = 7158.3650; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0672; ID = 0.1257; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.4632; ClockCellArea = 56.2992; ClockWireLen = 7158.3650; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)

Begin Pre-Opt Drc Fixing
Starting multithread based drc fixing Pre opt drc fixing
Iteration 1 (effort: high)
Iteration 2 (effort: high)

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9973

-------------------------------------------------

Pre-Opt drc fixing cpu time 00:00:01.27u 00:00:00.00s 00:00:01.28e: 
Clock QoR After Pre-Opt Drc Fixing:
Clock: clk, Mode: FUNC, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0505; ID = 0.0923; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.4632; ClockCellArea = 56.2992; ClockWireLen = 7158.3650; Clock = clk; Mode = FUNC; Corner = Fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0864; ID = 0.1114; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.4632; ClockCellArea = 56.2992; ClockWireLen = 7158.3650; Clock = clk; Mode = FUNC; Corner = Slow; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.0672; ID = 0.1257; NetsWithDRC = 0; Worst Tran/Cap/Fanout cost = 0.0000/0.0000/0; ClockBufCount = 6; ClockBufArea = 3.4632; ClockCellArea = 56.2992; ClockWireLen = 7158.3650; Clock = clk; Mode = FUNC; Corner = Typical; ClockRoot = clk. (CTS-037)
The elapsed time for optimization of clock tree is 0 hr : 0 min : 1.31 sec, cpu time is 0 hr : 0 min : 1.34 sec.
Information: The run time for Initial DRC fixing is 0 hr : 0 min : 1.33 sec, cpu time is 0 hr : 0 min : 1.35 sec. (CTS-104)
[cto] Finished InitDrc.1: PASS

************************************************************
* CTS STEP: Multi-objective Clock Optimization
************************************************************

[cto] Starting MultiObjectiveCto.1
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6344, routed nets = 6344, across physical hierarchy nets = 0, parasitics cached nets = 6344, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CCD app option: ccd.targeted_ccd_path_groups:  **clock_gating_default**
Target path group: scenario FUNC_Fast pathgroup **clock_gating_default**
Target path group: scenario FUNC_Slow pathgroup **clock_gating_default**
Target path group: scenario FUNC_Typical pathgroup **clock_gating_default**
Information: CCD will use corner Slow for honoring max prepone/postpone limits
CCD-Info: Adjusting IO clock latencies to improve timing (ccd.adjust_io_clock_latency = true)
@ CG solver holdWeight = 0.100000
@ CG solver setupWeight = 1.000000
@ CG solver delayCostWeight = 5.000000
@ CG solver zeroDirWeight = 5.000000
@ CG solver wnsWeight = 10.000000
INFO: Clock latencies not changed
CUS IO adjustment before multi-objective clock optimization did not change IO
CCD MOO settings for (budget_implementation, last_qor_strategy): 5 engines
    Engine R2R_TNS has 6 objectives, 3 enabled moves, iterationLimit = 2, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 1
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 99, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 1, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
          Objectives for trial seed generation: 
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.070000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 20, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 30, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 5.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            HOLD_TNS: priority 50, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.030000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_TNS has 7 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 1
            IO_TNS: priority 10, weight 10.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 0, isMaximize 1
            R2R_WNS: priority 11, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.500000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine HOLD_TNS has 8 objectives, 2 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            HOLD_TNS: priority 10, weight 2.000000, degradationPercentAllowed 0.010000, step back 0.090000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.025000, step back 0.050000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 25, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 30, weight 1.000000, degradationPercentAllowed 0.004000, step back 0.010000, isTargeted 1, isMaximize 0
            NONE_BUFFER_COUNT: priority 40, weight 5.000000, degradationPercentAllowed 0.005000, step back 0.100000, isTargeted 1, isMaximize 0
            HOLD_WNS: priority 60, weight 1.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, 
    Engine R2R_WNS has 8 objectives, 4 enabled moves, iterationLimit = 1, solverType = LP_ONLY, estimateFanoutPower = 0, mergeIOWithR2R = 1, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            R2R_WNS: priority 10, weight 10.000000, degradationPercentAllowed 0.000000, step back 0.005000, isTargeted 1, isMaximize 1
            R2R_TNS: priority 20, weight 5.000000, degradationPercentAllowed 0.050000, step back 0.050000, isTargeted 1, isMaximize 1
            NONE_BUFFER_COUNT: priority 30, weight 1.000000, degradationPercentAllowed 0.010000, step back 0.100000, isTargeted 1, isMaximize 0
            NONE_TOTAL_OFFSET: priority 33, weight 1.000000, degradationPercentAllowed nan, step back 0.000000, isTargeted 1, isMaximize 1
            NONE_POWER: priority 35, weight 20.000000, degradationPercentAllowed 0.010000, step back 0.010000, isTargeted 0, isMaximize 0
            HOLD_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.100000, isTargeted 0, isMaximize 1
            IO_TNS: priority 70, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_WNS: priority 80, weight 1.000000, degradationPercentAllowed 0.100000, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_TIMING, BUFFER_CLOCK, BUFFER_REMOVAL_CLOCK_TIMING, REPARENTING_CLOCK_TIMING, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins

CCD-Info: App options set by user
   No CCD app option is set.
CCD: using 2 threads
CTSSC route status detected: clock (VR 0, GR 4099, DR 0), data (VR 6283, GR 0, DR 0); stage = auto, isPostRoute = FALSE
Total power = 0.456974, Leakage = 0.155731, Internal = 0.182233, Switching = 0.119010
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.000635, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.033479, TNHS = -3.288335, NHVP = 323

    Scenario FUNC_Slow  WNS = 0.000635, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.033479, TNHS = -3.288335, NHVP = 323
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.001, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.033, TNHS = -3.288, NHVP = 323, UNWEIGHTED_TNHS = -3.288, R2R(wns=0.000635, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: FUNC_Fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm, setup blocked 
          mode: FUNC, id = 1
          corner: Fast, id = 1
          isSetup: wns = nan, unweighted tns = nan
          isHold: wns = -0.033479, unweighted tns = -3.288335

    scenario 1: FUNC_Slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm, hold blocked 
          mode: FUNC, id = 1
          corner: Slow, id = 3
          isSetup: wns = 0.000635, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = nan

    scenario 2: FUNC_Typical , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm, setup blocked , hold blocked 
          mode: FUNC, id = 1
          corner: Typical, id = 2
          isSetup: wns = nan, unweighted tns = nan
          isHold: wns = nan, unweighted tns = nan

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              2
  # Valid linear regressions                     2
  # Seeds with valid budget                      1
  # Seeds with accepted implementation           1
  # NumCTCells changed                           0

  # Number of cells sized                        1
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:01s
  # Total elapsed time                           00h:00m:00s
  # Flow total speed up                          1.605129
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.864403
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.132283
  # Linear regression CPU time                   00h:00m:00s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.288557
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.527584
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 67.44%
     Prepare moo/get initial QOR:                7.42%
     Commit/annotate budget:                     6.03%
     Solve runtime: 18.93% of which 3.13% is incremental-LP runtime
     Other:                                      0.18%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.034312
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.970638

-------------------------------------------------


CCD: After FMAX optimization:budget_implementation_HOLD_TNS3
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.000624, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.033479, TNHS = -3.178311, NHVP = 322

    Scenario FUNC_Slow  WNS = 0.000624, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.033479, TNHS = -3.178311, NHVP = 322
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.001, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.033, TNHS = -3.178, NHVP = 322, UNWEIGHTED_TNHS = -3.178, R2R(wns=0.000624, tns=0.000000, nvp=0)
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD unblasted path groups
Information: The run time for Multi-objective Clock Optimization is 0 hr : 0 min : 1.94 sec, cpu time is 0 hr : 0 min : 3.33 sec. (CTS-104)
[cto] Finished MultiObjectiveCto.1: PASS
rtapi Thread-server 0: shutdown 
rtapi Thread-server 1: shutdown 

No. startProblems      =     3 

No. doRoutes           =    17 
No. doUnroutes         =     4 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    12 
No. undoUnroutes       =     3 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Cell cpuregs_reg[31][30] is placed overlapping with other cells at {{55.838 33.800} {57.688 34.400}}. (ZRT-763)
Warning: Cell count_cycle_reg[18] is placed overlapping with other cells at {{99.054 12.200} {101.126 12.800}}. (ZRT-763)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   61  Alloctr   63  Proc 5604 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   67  Alloctr   68  Proc 5604 
Net statistics:
Total number of nets     = 6346
Number of nets to route  = 61
Number of nets with min-layer-mode soft = 61
Number of nets with min-layer-mode soft-cost-medium = 61
Number of nets with max-layer-mode hard = 61
1 nets are partially connected,
 of which 0 are detail routed and 1 are global routed.
62 nets are fully connected,
 of which 2 are detail routed and 60 are global routed.
61 nets have non-default rule CLK_NDR
	 61 non-user-specified nets, 61 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   72  Alloctr   74  Proc 5604 
Net length statistics: 
Net Count(Ignore Fully Rted) 1, Total Half Perimeter Wire Length (HPWL) 38 microns
HPWL   0 ~   50 microns: Net Count        1	Total HPWL           38 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.80	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   77  Alloctr   79  Proc 5604 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   77  Alloctr   79  Proc 5604 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Data] Total (MB): Used   77  Alloctr   79  Proc 5604 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used   68  Alloctr   68  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  145  Alloctr  147  Proc 5604 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  145  Alloctr  147  Proc 5604 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   862 Max = 8 GRCs =   759 (1.40%)
Initial. H routing: Overflow =   223 Max = 6 (GRCs =  1) GRCs =   240 (0.88%)
Initial. V routing: Overflow =   639 Max = 8 (GRCs =  1) GRCs =   519 (1.91%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
Initial. M3         Overflow =   614 Max = 8 (GRCs =  1) GRCs =   456 (1.68%)
Initial. M4         Overflow =   202 Max = 4 (GRCs =  4) GRCs =   232 (0.86%)
Initial. M5         Overflow =    25 Max = 4 (GRCs =  1) GRCs =    63 (0.23%)
Initial. M6         Overflow =    21 Max = 6 (GRCs =  1) GRCs =     6 (0.02%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7008.28
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 86.75
Initial. Layer M3 wire length = 2566.54
Initial. Layer M4 wire length = 2665.63
Initial. Layer M5 wire length = 893.71
Initial. Layer M6 wire length = 795.65
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4034
Initial. Via VIA1_Base count = 55
Initial. Via VIA2_Base count = 1726
Initial. Via VIA34SQ_C count = 1687
Initial. Via VIA4SQ count = 355
Initial. Via VIA5SQ_C count = 211
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used   80  Alloctr   80  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  145  Alloctr  147  Proc 5604 

Congestion utilization per direction:
Average vertical track utilization   =  4.52 %
Peak    vertical track utilization   = 100.00 %
Average horizontal track utilization =  3.27 %
Peak    horizontal track utilization = 72.73 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used   76  Alloctr   76  Proc    0 
[End of Global Routing] Total (MB): Used  141  Alloctr  143  Proc 5604 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of dbOut] Total (MB): Used   93  Alloctr   95  Proc 5604 
Skip track assign
Skip detail route
Updating the database ...
************************************************************
* CTS STEP: Postlude
************************************************************
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 120 total shapes.
Layer M2: cached 3307 shapes out of 4409 total shapes.
Layer M3: cached 3307 shapes out of 4844 total shapes.
Cached 9921 vias out of 20389 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0107 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 164 ref cells (23 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         6943        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   6943
number of references:               164
number of site rows:                104
number of locations attempted:    78150
number of locations failed:         480  (0.6%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46        648       259 ( 40.0%)        420       221 ( 52.6%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    46        648       259 ( 40.0%)        420       221 ( 52.6%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        4026 (32772 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.108 um ( 0.18 row height)
rms weighted cell displacement:   0.108 um ( 0.18 row height)
max cell displacement:            2.041 um ( 3.40 row height)
avg cell displacement:            0.014 um ( 0.02 row height)
avg weighted cell displacement:   0.014 um ( 0.02 row height)
number of cells moved:              107
number of large displacements:        2
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: ctmi_15001 (SAEDRVT14_OAI22_0P5)
  Input location: (54.506,44)
  Legal location: (55.468,42.2)
  Displacement:   2.041 um ( 3.40 row height)
Cell: placeoptlc_10193 (SAEDRVT14_TIE0_4)
  Input location: (55.024,36.8)
  Legal location: (56.726,36.2)
  Displacement:   1.805 um ( 3.01 row height)
Cell: ctmi_14318 (SAEDRVT14_OAI21_0P5)
  Input location: (53.1,38)
  Legal location: (51.99,36.8)
  Displacement:   1.635 um ( 2.72 row height)
Cell: ctmi_14311 (SAEDRVT14_OR4_1)
  Input location: (54.802,35.6)
  Legal location: (53.914,34.4)
  Displacement:   1.493 um ( 2.49 row height)
Cell: phfnr_buf_7300 (SAEDRVT14_INV_0P75)
  Input location: (56.652,38)
  Legal location: (57.91,37.4)
  Displacement:   1.394 um ( 2.32 row height)
Cell: ctmi_14317 (SAEDRVT14_AO221_0P5)
  Input location: (53.84,38)
  Legal location: (54.432,36.8)
  Displacement:   1.338 um ( 2.23 row height)
Cell: phfnr_buf_7325 (SAEDRVT14_INV_0P75)
  Input location: (53.692,39.2)
  Legal location: (55.024,39.2)
  Displacement:   1.332 um ( 2.22 row height)
Cell: ctmi_14196 (SAEDRVT14_OAI21_0P5)
  Input location: (53.692,45.2)
  Legal location: (53.396,46.4)
  Displacement:   1.236 um ( 2.06 row height)
Cell: ctmi_14197 (SAEDRVT14_ND2_CDC_1)
  Input location: (54.136,45.2)
  Legal location: (54.136,46.4)
  Displacement:   1.200 um ( 2.00 row height)
Cell: ctmi_14328 (SAEDRVT14_OAI22_0P5)
  Input location: (51.916,38)
  Legal location: (50.806,38)
  Displacement:   1.110 um ( 1.85 row height)

 Successfully legalize placement.
Info: 1555 sinks and boundary insts are collected
Info: 1555 sinks and boundary insts are unset from application_fixed
************************************************************
* CTS STEP: Summary report
************************************************************
There are 61 flat clock tree nets.
There are 60 non-sink instances (total area 56.39) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 6 buffers and 0 inverters (total area 3.46).
2 buffers/inverters were inserted below 2 leaf level Gates.
 Compilation of clock trees finished successfully
 Run time for cts 00:00:07.67u 00:00:00.01s 00:00:05.66e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
Info: clearing CTS-GR option
Info: clearinf CTO-GR option
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6346 nets, 61 global routed, 0 detail routed. (NEX-024)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0104 seconds to build cellmap data
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
INFO: creating 25(r) x 46(c) GridCells YDim 3 XDim 3
INFO: number of GridCells (picorv32/clock): 1150
Total 0.0397 seconds to load 6943 cell instances into cellmap
Moveable cells: 5581; Application fixed cells: 60; Macro cells: 0; User fixed cells: 1302
Average cell width 0.9834, cell height 0.6000, cell area 0.5901 for total 5641 placed and application fixed cells
Information: Current block utilization is '0.42380', effective utilization is '0.46522'. (OPT-055)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6344, routed nets = 61, across physical hierarchy nets = 0, parasitics cached nets = 6344, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario FUNC_Slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:02:18     0.000     0.000  3654.076     0.000     0.143        46       278         0     0.000      2095 

Information: Ending   clock_opt / build_clock / CTS (FLW-8001)
Information: Time: 2025-07-30 14:45:29 / Session:  00:02:18 / Command:  00:00:36 / CPU:  00:00:57 / Memory: 2095 MB (FLW-8100)


Clock-opt optimization Phase 13 Iter  1         0.00        0.00      3.29         1       3328.53  154168256.00        5641              0.04      2095

Enable dominated scenarios

Clock-opt optimization complete                 0.00        0.00      3.29         1       3328.53  154168256.00        5641              0.04      2095
Co-efficient Ratio Summary:
4.193421605829  6.578038174778  2.479639288215  7.744187740401  0.485050003691  3.179565151518  5.567246054587  2.894454387461  6.565921217863  9.017937005874  46.450197209339  8.634627810928  0.781793740852  7.442087011238  3.181173849079  6.992250260832
4.646239500315  3.823702213207  3.871840297131  1.424294266690  9.687527899646  6.131807232944  1.465787932247  8.763589181122  1.911351036960  9.637341910942  85.428233588138  4.045338266449  5.020169416976  6.345888829962  1.220133595077  5.967847396778
6.224305671478  0.238797716048  3.284509580743  9.611151437147  0.128739689272  0.513551216982  7.835139826811  8.372519099733  3.443640824458  6.760973662271  88.208774564966  9.819221583161  1.487801187763  2.106397866767  9.078080126983  1.314288630187
8.805817928097  0.072343530160  6.270037327743  0.450494980240  3.928173631613  9.852544054410  0.210066110127  4.718589655457  0.746653063562  4.878808020782  73.987777384759  1.334414460117  0.279727872609  8.236522940626  1.425303546381  6.766529199187
4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  0.418221079584  5.624697562041  7.273871193921  1.608673580650  53.274238394724  5.890572777288  8.439953548971  1.154906668601  4.924462020001  0.405169190953
4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851299395  77.114377161785  2.772915638271  2.637116216996  9.532701052994  6.656289109097  9.409795558072
6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317161214  39.631271111156  7.821372667113  1.416744456161  2.866932622019  5.692869403132  5.858445024802
5.513631359359  5.213535407563  4.512012804123  4.775181265300  0.522000417760  3.135331833872  4.650816448557  7.371884848373  1.125482936801  0.550338871494  27.838367723053  1.661322829663  7.011797181071  7.845250674711  0.998502947436  4.042327646769
7.943493242169  3.877015511999  8.999723005082  0.262507546850  3.017919614214  1.169627813033  4.141833553751  5.565094379098  9.360291367026  4.254590402092  13.870712447149  5.117078598164  4.047871227472  1.421985192074  0.044450941463  7.138041352498
4.361330991019  8.619745279820  6.103190282792  4.529562340725  9.547726936300  8.696336740310  3.784709364151  5.702741133615  6.476694424697  6.650523156592  25.280627789647  3.823126254854  8.324095710419  3.421609755657  8.038190530247  9.639287277774
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6346 nets, 61 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6344, routed nets = 61, across physical hierarchy nets = 0, parasitics cached nets = 6344, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0335     3.1784    322
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0227     0.0843     12
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0270     0.5689     88
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0335     3.1784    322        0     0.0000        0  154168256           0
    2   *   0.0000     0.0000   0.0000      0   0.0227     0.0843     12        0     0.0000        2 109932.938           0
    3   *   0.0000     0.0000   0.0000      0   0.0270     0.5689     88        0     0.0000        0 1460990.62           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0335     3.1784    322        0     0.0000        2  154168256      3328.53       5641         46        278           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0335     3.1784    322        0        2  154168256      3328.53       5641

Clock-opt command complete                CPU:   212 s (  0.06 hr )  ELAPSE:   141 s (  0.04 hr )  MEM-PEAK:  2095 MB
Clock-opt command statistics  CPU=27 sec (0.01 hr) ELAPSED=17 sec (0.00 hr) MEM-PEAK=2.046 GB

Information: Ending   clock_opt / build_clock (FLW-8001)
Information: Time: 2025-07-30 14:45:31 / Session:  00:02:20 / Command:  00:00:39 / CPU:  00:01:00 / Memory: 2095 MB (FLW-8100)
TEST: runCore bldClkEnd-end
INFO: run stage route_clock (init -> end)
TEST: runCore rteClkInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / route_clock (FLW-8000)
Information: Time: 2025-07-30 14:45:31 / Session:  00:02:20 / Command:  00:00:39 / CPU:  00:01:00 / Memory: 2095 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Information: Starting clock_opt / route_clock / Clock Routing (FLW-8000)
Information: Time: 2025-07-30 14:45:31 / Session:  00:02:20 / Command:  00:00:39 / CPU:  00:01:00 / Memory: 2095 MB (FLW-8100)
Clock-opt optimization Phase 2 Iter  1          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)

    Found 0 via ladders to verify.

VIA LADDER INFO: found 0 via ladder DRCs across 0 nets.
Updating the database ...

    Via ladders will be inserted on 0 of 0 ports with via ladder constraints.

Updating the database ...
[Arrange data for GR] Elapsed real time: 0:00:00 
[Arrange data for GR] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Arrange data for GR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Arrange data for GR] Total (MB): Used   55  Alloctr   56  Proc 5572 
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   61  Alloctr   62  Proc 5572 
GR will route in ATREE-style.
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   67  Alloctr   68  Proc 5572 
Net statistics:
Total number of nets     = 6346
Number of nets to route  = 61
Number of nets with min-layer-mode soft = 61
Number of nets with min-layer-mode soft-cost-medium = 61
Number of nets with max-layer-mode hard = 61
63 nets are fully connected,
 of which 2 are detail routed and 61 are global routed.
61 nets have non-default rule CLK_NDR
	 61 non-user-specified nets, 61 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   73  Alloctr   74  Proc 5572 
Net length statistics: 
Net Count(Ignore Fully Rted) 0, Total Half Perimeter Wire Length (HPWL) 0 microns
HPWL   0 ~   50 microns: Net Count        0	Total HPWL            0 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        0	Total HPWL            0 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.80	 on layer (2)	 M2
Average gCell capacity  7.70	 on layer (3)	 M3
Average gCell capacity  5.82	 on layer (4)	 M4
Average gCell capacity  5.27	 on layer (5)	 M5
Average gCell capacity  4.75	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   77  Alloctr   78  Proc 5572 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   77  Alloctr   78  Proc 5572 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Data] Total (MB): Used   77  Alloctr   78  Proc 5572 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   77  Alloctr   78  Proc 5572 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Initial Routing] Total (MB): Used  253  Alloctr  254  Proc 5572 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =   862 Max = 8 GRCs =   759 (1.40%)
Initial. H routing: Overflow =   223 Max = 6 (GRCs =  1) GRCs =   240 (0.88%)
Initial. V routing: Overflow =   639 Max = 8 (GRCs =  1) GRCs =   519 (1.91%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.01%)
Initial. M3         Overflow =   614 Max = 8 (GRCs =  1) GRCs =   456 (1.68%)
Initial. M4         Overflow =   202 Max = 4 (GRCs =  4) GRCs =   232 (0.86%)
Initial. M5         Overflow =    25 Max = 4 (GRCs =  1) GRCs =    63 (0.23%)
Initial. M6         Overflow =    21 Max = 6 (GRCs =  1) GRCs =     6 (0.02%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 7008.28
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 86.75
Initial. Layer M3 wire length = 2566.54
Initial. Layer M4 wire length = 2665.63
Initial. Layer M5 wire length = 893.71
Initial. Layer M6 wire length = 795.65
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 4034
Initial. Via VIA1_Base count = 55
Initial. Via VIA2_Base count = 1726
Initial. Via VIA34SQ_C count = 1687
Initial. Via VIA4SQ count = 355
Initial. Via VIA5SQ_C count = 211
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:45:32 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  253  Alloctr  255  Proc 5572 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   489 Max = 7 GRCs =   493 (0.91%)
phase1. H routing: Overflow =   100 Max = 6 (GRCs =  1) GRCs =   104 (0.38%)
phase1. V routing: Overflow =   388 Max = 7 (GRCs =  2) GRCs =   389 (1.43%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     1 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. M3         Overflow =   378 Max = 7 (GRCs =  2) GRCs =   356 (1.31%)
phase1. M4         Overflow =    78 Max = 3 (GRCs =  4) GRCs =    95 (0.35%)
phase1. M5         Overflow =     9 Max = 2 (GRCs =  5) GRCs =    33 (0.12%)
phase1. M6         Overflow =    21 Max = 6 (GRCs =  1) GRCs =     6 (0.02%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 7044.06
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 296.73
phase1. Layer M3 wire length = 2532.84
phase1. Layer M4 wire length = 2499.32
phase1. Layer M5 wire length = 934.64
phase1. Layer M6 wire length = 780.54
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 4090
phase1. Via VIA1_Base count = 55
phase1. Via VIA2_Base count = 1822
phase1. Via VIA34SQ_C count = 1633
phase1. Via VIA4SQ count = 369
phase1. Via VIA5SQ_C count = 211
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jul 30 14:45:32 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  253  Alloctr  255  Proc 5572 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    89 Max = 6 GRCs =    60 (0.11%)
phase2. H routing: Overflow =    62 Max = 6 (GRCs =  1) GRCs =    41 (0.15%)
phase2. V routing: Overflow =    27 Max = 3 (GRCs =  4) GRCs =    19 (0.07%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =    21 Max = 3 (GRCs =  4) GRCs =    15 (0.06%)
phase2. M4         Overflow =    41 Max = 3 (GRCs =  3) GRCs =    35 (0.13%)
phase2. M5         Overflow =     6 Max = 2 (GRCs =  2) GRCs =     4 (0.01%)
phase2. M6         Overflow =    21 Max = 6 (GRCs =  1) GRCs =     6 (0.02%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 7073.07
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 351.62
phase2. Layer M3 wire length = 2539.86
phase2. Layer M4 wire length = 2466.24
phase2. Layer M5 wire length = 934.12
phase2. Layer M6 wire length = 781.22
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 4110
phase2. Via VIA1_Base count = 55
phase2. Via VIA2_Base count = 1846
phase2. Via VIA34SQ_C count = 1625
phase2. Via VIA4SQ count = 373
phase2. Via VIA5SQ_C count = 211
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Jul 30 14:45:32 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  253  Alloctr  255  Proc 5572 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    89 Max = 6 GRCs =    60 (0.11%)
phase3. H routing: Overflow =    62 Max = 6 (GRCs =  1) GRCs =    41 (0.15%)
phase3. V routing: Overflow =    27 Max = 3 (GRCs =  4) GRCs =    19 (0.07%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M3         Overflow =    21 Max = 3 (GRCs =  4) GRCs =    15 (0.06%)
phase3. M4         Overflow =    41 Max = 3 (GRCs =  3) GRCs =    35 (0.13%)
phase3. M5         Overflow =     6 Max = 2 (GRCs =  2) GRCs =     4 (0.01%)
phase3. M6         Overflow =    21 Max = 6 (GRCs =  1) GRCs =     6 (0.02%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 7073.07
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 351.62
phase3. Layer M3 wire length = 2539.86
phase3. Layer M4 wire length = 2466.24
phase3. Layer M5 wire length = 934.12
phase3. Layer M6 wire length = 781.22
phase3. Layer M7 wire length = 0.00
phase3. Layer M8 wire length = 0.00
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 4110
phase3. Via VIA1_Base count = 55
phase3. Via VIA2_Base count = 1846
phase3. Via VIA34SQ_C count = 1625
phase3. Via VIA4SQ count = 373
phase3. Via VIA5SQ_C count = 211
phase3. Via VIA67SQ_C count = 0
phase3. Via VIA78SQ_C count = 0
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used  188  Alloctr  188  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  253  Alloctr  255  Proc 5572 

Congestion utilization per direction:
Average vertical track utilization   =  3.27 %
Peak    vertical track utilization   = 70.59 %
Average horizontal track utilization =  3.00 %
Peak    horizontal track utilization = 72.00 %

[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used  184  Alloctr  184  Proc    0 
[End of Global Routing] Total (MB): Used  249  Alloctr  251  Proc 5572 
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used   -1  Alloctr   -1  Proc    0 
[End of dbOut] Total (MB): Used   93  Alloctr   95  Proc 5572 

Start track assignment

Printing options for 'route.common.*'
common.crosstalk_driven                                 :	 false               
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.track.*'
track.crosstalk_driven                                  :	 false               
track.timing_driven                                     :	 false               

Information: Using 2 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: TA init] Elapsed real time: 0:00:00 
[Track Assign: TA init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: TA init] Stage (MB): Used    1  Alloctr    1  Proc    0 
[Track Assign: TA init] Total (MB): Used   59  Alloctr   60  Proc 5572 

Start initial assignment

Assign Horizontal partitions, iteration 0 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 0 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

Number of wires with overlap after iteration 0 = 3337 of 7298


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   60  Alloctr   62  Proc 5572 

Reroute to fix overlaps (iter = 1)

Assign Horizontal partitions, iteration 1 
Routed partition 1/10       
Routed partition 2/10       
Routed partition 3/10       
Routed partition 4/10       
Routed partition 5/10       
Routed partition 6/10       
Routed partition 7/10       
Routed partition 8/10       
Routed partition 9/10       
Routed partition 10/10      

Assign Vertical partitions, iteration 1 
Routed partition 1/11       
Routed partition 2/11       
Routed partition 3/11       
Routed partition 4/11       
Routed partition 5/11       
Routed partition 6/11       
Routed partition 7/11       
Routed partition 8/11       
Routed partition 9/11       
Routed partition 10/11      
Routed partition 11/11      

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Iteration 1] Stage (MB): Used    3  Alloctr    3  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   60  Alloctr   62  Proc 5572 

Number of wires with overlap after iteration 1 = 1367 of 5484


Wire length and via report:
---------------------------
Number of M1 wires: 0 		  : 0
Number of M2 wires: 939 		 VIA1_Base: 55
Number of M3 wires: 2676 		 VIA2_Base: 2254
Number of M4 wires: 1460 		 VIA34SQ_C: 1842
Number of M5 wires: 284 		 VIA4SQ: 393
Number of M6 wires: 125 		 VIA5SQ_C: 206
Number of M7 wires: 0 		 VIA67SQ_C: 0
Number of M8 wires: 0 		 VIA78SQ_C: 0
Number of M9 wires: 0 		 VIA89_C: 0
Number of MRDL wires: 0 		 VIA9RDL: 0
Total number of wires: 5484 		 vias: 4750

Total M1 wire length: 0.0
Total M2 wire length: 424.6
Total M3 wire length: 2567.8
Total M4 wire length: 2432.0
Total M5 wire length: 962.1
Total M6 wire length: 774.2
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 7160.7

Longest M1 wire length: 0.0
Longest M2 wire length: 7.3
Longest M3 wire length: 17.2
Longest M4 wire length: 19.3
Longest M5 wire length: 26.3
Longest M6 wire length: 55.6
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   58  Alloctr   59  Proc 5572 
Printing options for 'route.common.*'
common.crosstalk_driven                                 :	 false               
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.detail.*'
detail.timing_driven                                    :	 false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Dr init] Total (MB): Used   74  Alloctr   75  Proc 5572 
Total number of nets = 6346, of which 0 are not extracted
Total number of open nets = 6283, of which 0 are frozen
Information: Using 2 threads for routing. (ZRT-444)

Switch to reduced partition bloat for speedup (DRC report is not accurate)
Start DR iteration 0: uniform partition
Routed	68/276 Partitions, Violations =	12
Routed	69/276 Partitions, Violations =	22
Routed	70/276 Partitions, Violations =	22
Routed	71/276 Partitions, Violations =	22
Routed	72/276 Partitions, Violations =	22
Routed	73/276 Partitions, Violations =	22
Routed	74/276 Partitions, Violations =	25
Routed	75/276 Partitions, Violations =	27
Routed	76/276 Partitions, Violations =	27
Routed	77/276 Partitions, Violations =	27
Routed	78/276 Partitions, Violations =	27
Routed	79/276 Partitions, Violations =	27
Routed	80/276 Partitions, Violations =	27
Routed	81/276 Partitions, Violations =	27
Routed	82/276 Partitions, Violations =	96
Routed	83/276 Partitions, Violations =	56
Routed	84/276 Partitions, Violations =	56
Routed	85/276 Partitions, Violations =	64
Routed	86/276 Partitions, Violations =	64
Routed	87/276 Partitions, Violations =	63
Routed	88/276 Partitions, Violations =	64
Routed	89/276 Partitions, Violations =	65
Routed	90/276 Partitions, Violations =	67
Routed	91/276 Partitions, Violations =	68
Routed	92/276 Partitions, Violations =	71
Routed	93/276 Partitions, Violations =	77
Routed	94/276 Partitions, Violations =	132
Routed	95/276 Partitions, Violations =	137
Routed	96/276 Partitions, Violations =	137
Routed	97/276 Partitions, Violations =	140
Routed	98/276 Partitions, Violations =	144
Routed	99/276 Partitions, Violations =	140
Routed	100/276 Partitions, Violations =	140
Routed	101/276 Partitions, Violations =	140
Routed	102/276 Partitions, Violations =	173
Routed	103/276 Partitions, Violations =	174
Routed	104/276 Partitions, Violations =	175
Routed	105/276 Partitions, Violations =	175
Routed	106/276 Partitions, Violations =	175
Routed	107/276 Partitions, Violations =	175
Routed	108/276 Partitions, Violations =	181
Routed	109/276 Partitions, Violations =	175
Routed	110/276 Partitions, Violations =	176
Routed	111/276 Partitions, Violations =	174
Routed	112/276 Partitions, Violations =	176
Routed	113/276 Partitions, Violations =	176
Routed	114/276 Partitions, Violations =	176
Routed	115/276 Partitions, Violations =	176
Routed	116/276 Partitions, Violations =	176
Routed	117/276 Partitions, Violations =	176
Routed	118/276 Partitions, Violations =	184
Routed	119/276 Partitions, Violations =	176
Routed	120/276 Partitions, Violations =	178
Routed	121/276 Partitions, Violations =	190
Routed	122/276 Partitions, Violations =	191
Routed	123/276 Partitions, Violations =	191
Routed	124/276 Partitions, Violations =	194
Routed	125/276 Partitions, Violations =	194
Routed	126/276 Partitions, Violations =	180
Routed	127/276 Partitions, Violations =	182
Routed	128/276 Partitions, Violations =	183
Routed	129/276 Partitions, Violations =	183
Routed	130/276 Partitions, Violations =	181
Routed	131/276 Partitions, Violations =	181
Routed	132/276 Partitions, Violations =	181
Routed	133/276 Partitions, Violations =	213
Routed	134/276 Partitions, Violations =	220
Routed	135/276 Partitions, Violations =	228
Routed	136/276 Partitions, Violations =	237
Routed	137/276 Partitions, Violations =	237
Routed	138/276 Partitions, Violations =	238
Routed	139/276 Partitions, Violations =	238
Routed	140/276 Partitions, Violations =	257
Routed	141/276 Partitions, Violations =	264
Routed	142/276 Partitions, Violations =	264
Routed	143/276 Partitions, Violations =	264
Routed	144/276 Partitions, Violations =	267
Routed	145/276 Partitions, Violations =	265
Routed	146/276 Partitions, Violations =	271
Routed	147/276 Partitions, Violations =	273
Routed	148/276 Partitions, Violations =	287
Routed	149/276 Partitions, Violations =	291
Routed	150/276 Partitions, Violations =	291
Routed	151/276 Partitions, Violations =	294
Routed	152/276 Partitions, Violations =	296
Routed	153/276 Partitions, Violations =	296
Routed	154/276 Partitions, Violations =	296
Routed	155/276 Partitions, Violations =	301
Routed	156/276 Partitions, Violations =	301
Routed	157/276 Partitions, Violations =	301
Routed	158/276 Partitions, Violations =	303
Routed	159/276 Partitions, Violations =	304
Routed	160/276 Partitions, Violations =	304
Routed	161/276 Partitions, Violations =	309
Routed	162/276 Partitions, Violations =	309
Routed	163/276 Partitions, Violations =	309
Routed	164/276 Partitions, Violations =	311
Routed	165/276 Partitions, Violations =	310
Routed	166/276 Partitions, Violations =	310
Routed	167/276 Partitions, Violations =	310
Routed	168/276 Partitions, Violations =	310
Routed	169/276 Partitions, Violations =	319
Routed	170/276 Partitions, Violations =	321
Routed	171/276 Partitions, Violations =	321
Routed	172/276 Partitions, Violations =	321
Routed	173/276 Partitions, Violations =	321
Routed	174/276 Partitions, Violations =	318
Routed	175/276 Partitions, Violations =	329
Routed	176/276 Partitions, Violations =	311
Routed	177/276 Partitions, Violations =	311
Routed	178/276 Partitions, Violations =	313
Routed	179/276 Partitions, Violations =	313
Routed	180/276 Partitions, Violations =	318
Routed	181/276 Partitions, Violations =	319
Routed	182/276 Partitions, Violations =	335
Routed	183/276 Partitions, Violations =	335
Routed	184/276 Partitions, Violations =	339
Routed	185/276 Partitions, Violations =	339
Routed	186/276 Partitions, Violations =	341
Routed	187/276 Partitions, Violations =	344
Routed	188/276 Partitions, Violations =	342
Routed	189/276 Partitions, Violations =	338
Routed	190/276 Partitions, Violations =	338
Routed	191/276 Partitions, Violations =	340
Routed	192/276 Partitions, Violations =	340
Routed	193/276 Partitions, Violations =	342
Routed	194/276 Partitions, Violations =	342
Routed	195/276 Partitions, Violations =	338
Routed	196/276 Partitions, Violations =	337
Routed	197/276 Partitions, Violations =	337
Routed	198/276 Partitions, Violations =	337
Routed	199/276 Partitions, Violations =	345
Routed	200/276 Partitions, Violations =	345
Routed	201/276 Partitions, Violations =	346
Routed	202/276 Partitions, Violations =	344
Routed	203/276 Partitions, Violations =	343
Routed	204/276 Partitions, Violations =	348
Routed	205/276 Partitions, Violations =	348
Routed	206/276 Partitions, Violations =	349
Routed	207/276 Partitions, Violations =	349
Routed	208/276 Partitions, Violations =	349
Routed	209/276 Partitions, Violations =	349
Routed	210/276 Partitions, Violations =	356
Routed	211/276 Partitions, Violations =	356
Routed	212/276 Partitions, Violations =	365
Routed	213/276 Partitions, Violations =	367
Routed	214/276 Partitions, Violations =	367
Routed	215/276 Partitions, Violations =	367
Routed	216/276 Partitions, Violations =	371
Routed	217/276 Partitions, Violations =	370
Routed	218/276 Partitions, Violations =	375
Routed	219/276 Partitions, Violations =	382
Routed	220/276 Partitions, Violations =	383
Routed	221/276 Partitions, Violations =	385
Routed	222/276 Partitions, Violations =	372
Routed	223/276 Partitions, Violations =	371
Routed	224/276 Partitions, Violations =	371
Routed	225/276 Partitions, Violations =	371
Routed	226/276 Partitions, Violations =	371
Routed	227/276 Partitions, Violations =	368
Routed	228/276 Partitions, Violations =	368
Routed	229/276 Partitions, Violations =	383
Routed	230/276 Partitions, Violations =	374
Routed	231/276 Partitions, Violations =	375
Routed	232/276 Partitions, Violations =	377
Routed	233/276 Partitions, Violations =	376
Routed	234/276 Partitions, Violations =	376
Routed	235/276 Partitions, Violations =	371
Routed	236/276 Partitions, Violations =	369
Routed	237/276 Partitions, Violations =	387
Routed	238/276 Partitions, Violations =	380
Routed	239/276 Partitions, Violations =	378
Routed	240/276 Partitions, Violations =	378
Routed	241/276 Partitions, Violations =	379
Routed	242/276 Partitions, Violations =	379
Routed	243/276 Partitions, Violations =	372
Routed	244/276 Partitions, Violations =	379
Routed	245/276 Partitions, Violations =	377
Routed	246/276 Partitions, Violations =	377
Routed	247/276 Partitions, Violations =	377
Routed	248/276 Partitions, Violations =	377
Routed	249/276 Partitions, Violations =	375
Routed	250/276 Partitions, Violations =	373
Routed	251/276 Partitions, Violations =	374
Routed	252/276 Partitions, Violations =	374
Routed	253/276 Partitions, Violations =	377
Routed	254/276 Partitions, Violations =	371
Routed	255/276 Partitions, Violations =	371
Routed	256/276 Partitions, Violations =	368
Routed	257/276 Partitions, Violations =	368
Routed	258/276 Partitions, Violations =	369
Routed	259/276 Partitions, Violations =	369
Routed	260/276 Partitions, Violations =	369
Routed	261/276 Partitions, Violations =	366
Routed	262/276 Partitions, Violations =	362
Routed	263/276 Partitions, Violations =	363
Routed	264/276 Partitions, Violations =	363
Routed	265/276 Partitions, Violations =	363
Routed	266/276 Partitions, Violations =	363
Routed	267/276 Partitions, Violations =	367
Routed	268/276 Partitions, Violations =	392
Routed	269/276 Partitions, Violations =	391
Routed	270/276 Partitions, Violations =	408
Routed	271/276 Partitions, Violations =	408
Routed	272/276 Partitions, Violations =	407
Routed	273/276 Partitions, Violations =	407
Routed	274/276 Partitions, Violations =	407
Routed	275/276 Partitions, Violations =	405
Routed	276/276 Partitions, Violations =	406

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	406
	Diff net spacing : 306
	Diff net var rule spacing : 10
	Less than minimum area : 2
	Less than NDR width : 62
	Multiple pin connections : 8
	Off-grid : 6
	Same net via-cut spacing : 4
	Short : 8

[Iter 0] Elapsed real time: 0:00:03 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:06 total=0:00:06
[Iter 0] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 0] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 0 with 276 parts

Start DR iteration 1: non-uniform partition
Routed	1/116 Partitions, Violations =	396
Routed	2/116 Partitions, Violations =	393
Routed	3/116 Partitions, Violations =	392
Routed	4/116 Partitions, Violations =	397
Routed	5/116 Partitions, Violations =	397
Routed	6/116 Partitions, Violations =	396
Routed	7/116 Partitions, Violations =	398
Routed	8/116 Partitions, Violations =	396
Routed	9/116 Partitions, Violations =	396
Routed	10/116 Partitions, Violations =	395
Routed	11/116 Partitions, Violations =	383
Routed	12/116 Partitions, Violations =	383
Routed	13/116 Partitions, Violations =	383
Routed	14/116 Partitions, Violations =	383
Routed	15/116 Partitions, Violations =	385
Routed	16/116 Partitions, Violations =	382
Routed	17/116 Partitions, Violations =	368
Routed	18/116 Partitions, Violations =	368
Routed	19/116 Partitions, Violations =	363
Routed	20/116 Partitions, Violations =	363
Routed	21/116 Partitions, Violations =	357
Routed	22/116 Partitions, Violations =	357
Routed	23/116 Partitions, Violations =	356
Routed	24/116 Partitions, Violations =	356
Routed	25/116 Partitions, Violations =	353
Routed	26/116 Partitions, Violations =	353
Routed	27/116 Partitions, Violations =	356
Routed	28/116 Partitions, Violations =	358
Routed	29/116 Partitions, Violations =	358
Routed	30/116 Partitions, Violations =	350
Routed	31/116 Partitions, Violations =	350
Routed	32/116 Partitions, Violations =	350
Routed	33/116 Partitions, Violations =	352
Routed	34/116 Partitions, Violations =	351
Routed	35/116 Partitions, Violations =	327
Routed	36/116 Partitions, Violations =	326
Routed	37/116 Partitions, Violations =	326
Routed	38/116 Partitions, Violations =	305
Routed	39/116 Partitions, Violations =	304
Routed	40/116 Partitions, Violations =	298
Routed	41/116 Partitions, Violations =	297
Routed	42/116 Partitions, Violations =	297
Routed	43/116 Partitions, Violations =	297
Routed	44/116 Partitions, Violations =	278
Routed	45/116 Partitions, Violations =	287
Routed	46/116 Partitions, Violations =	288
Routed	47/116 Partitions, Violations =	293
Routed	48/116 Partitions, Violations =	283
Routed	49/116 Partitions, Violations =	282
Routed	50/116 Partitions, Violations =	276
Routed	51/116 Partitions, Violations =	292
Routed	52/116 Partitions, Violations =	292
Routed	53/116 Partitions, Violations =	270
Routed	54/116 Partitions, Violations =	270
Routed	55/116 Partitions, Violations =	264
Routed	56/116 Partitions, Violations =	264
Routed	57/116 Partitions, Violations =	264
Routed	58/116 Partitions, Violations =	269
Routed	59/116 Partitions, Violations =	265
Routed	60/116 Partitions, Violations =	260
Routed	61/116 Partitions, Violations =	260
Routed	62/116 Partitions, Violations =	261
Routed	63/116 Partitions, Violations =	259
Routed	64/116 Partitions, Violations =	259
Routed	65/116 Partitions, Violations =	269
Routed	66/116 Partitions, Violations =	265
Routed	67/116 Partitions, Violations =	265
Routed	68/116 Partitions, Violations =	264
Routed	69/116 Partitions, Violations =	262
Routed	70/116 Partitions, Violations =	262
Routed	71/116 Partitions, Violations =	265
Routed	72/116 Partitions, Violations =	257
Routed	73/116 Partitions, Violations =	257
Routed	74/116 Partitions, Violations =	256
Routed	75/116 Partitions, Violations =	255
Routed	76/116 Partitions, Violations =	233
Routed	77/116 Partitions, Violations =	233
Routed	78/116 Partitions, Violations =	233
Routed	79/116 Partitions, Violations =	233
Routed	80/116 Partitions, Violations =	232
Routed	81/116 Partitions, Violations =	232
Routed	82/116 Partitions, Violations =	202
Routed	83/116 Partitions, Violations =	201
Routed	84/116 Partitions, Violations =	197
Routed	85/116 Partitions, Violations =	197
Routed	86/116 Partitions, Violations =	195
Routed	87/116 Partitions, Violations =	195
Routed	88/116 Partitions, Violations =	166
Routed	89/116 Partitions, Violations =	186
Routed	90/116 Partitions, Violations =	186
Routed	91/116 Partitions, Violations =	175
Routed	92/116 Partitions, Violations =	175
Routed	93/116 Partitions, Violations =	175
Routed	94/116 Partitions, Violations =	174
Routed	95/116 Partitions, Violations =	167
Routed	96/116 Partitions, Violations =	167
Routed	97/116 Partitions, Violations =	166
Routed	98/116 Partitions, Violations =	155
Routed	99/116 Partitions, Violations =	156
Routed	100/116 Partitions, Violations =	155
Routed	101/116 Partitions, Violations =	140
Routed	102/116 Partitions, Violations =	140
Routed	103/116 Partitions, Violations =	139
Routed	104/116 Partitions, Violations =	136
Routed	105/116 Partitions, Violations =	137
Routed	106/116 Partitions, Violations =	124
Routed	107/116 Partitions, Violations =	129
Routed	108/116 Partitions, Violations =	125
Routed	109/116 Partitions, Violations =	125
Routed	110/116 Partitions, Violations =	128
Routed	111/116 Partitions, Violations =	128
Routed	112/116 Partitions, Violations =	125
Routed	113/116 Partitions, Violations =	126
Routed	114/116 Partitions, Violations =	122
Routed	115/116 Partitions, Violations =	122
Routed	116/116 Partitions, Violations =	119

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	119
	Diff net spacing : 84
	Diff net var rule spacing : 6
	Less than minimum area : 2
	Less than NDR width : 18
	Multiple pin connections : 3
	Off-grid : 3
	Same net via-cut spacing : 3

[Iter 1] Elapsed real time: 0:00:04 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:07 total=0:00:07
[Iter 1] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 1] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 1 with 116 parts

Start DR iteration 2: non-uniform partition
Routed	1/28 Partitions, Violations =	129
Routed	2/28 Partitions, Violations =	138
Routed	3/28 Partitions, Violations =	151
Routed	4/28 Partitions, Violations =	140
Routed	5/28 Partitions, Violations =	133
Routed	6/28 Partitions, Violations =	131
Routed	7/28 Partitions, Violations =	131
Routed	8/28 Partitions, Violations =	120
Routed	9/28 Partitions, Violations =	122
Routed	10/28 Partitions, Violations =	115
Routed	11/28 Partitions, Violations =	113
Routed	12/28 Partitions, Violations =	119
Routed	13/28 Partitions, Violations =	112
Routed	14/28 Partitions, Violations =	111
Routed	15/28 Partitions, Violations =	105
Routed	16/28 Partitions, Violations =	103
Routed	17/28 Partitions, Violations =	99
Routed	18/28 Partitions, Violations =	76
Routed	19/28 Partitions, Violations =	79
Routed	20/28 Partitions, Violations =	76
Routed	21/28 Partitions, Violations =	80
Routed	22/28 Partitions, Violations =	80
Routed	23/28 Partitions, Violations =	70
Routed	24/28 Partitions, Violations =	71
Routed	25/28 Partitions, Violations =	68
Routed	26/28 Partitions, Violations =	60
Routed	27/28 Partitions, Violations =	60
Routed	28/28 Partitions, Violations =	58

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	58
	Diff net spacing : 49
	Diff net var rule spacing : 1
	Less than NDR width : 1
	Multiple pin connections : 2
	Short : 5

[Iter 2] Elapsed real time: 0:00:05 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 2] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 2] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 2 with 28 parts

Start DR iteration 3: non-uniform partition
Routed	1/11 Partitions, Violations =	58
Routed	2/11 Partitions, Violations =	50
Routed	3/11 Partitions, Violations =	48
Routed	4/11 Partitions, Violations =	42
Routed	5/11 Partitions, Violations =	37
Routed	6/11 Partitions, Violations =	32
Routed	7/11 Partitions, Violations =	31
Routed	8/11 Partitions, Violations =	22
Routed	9/11 Partitions, Violations =	17
Routed	10/11 Partitions, Violations =	15
Routed	11/11 Partitions, Violations =	9

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	9
	Diff net spacing : 5
	Diff net var rule spacing : 1
	Less than minimum area : 1
	Less than NDR width : 2

[Iter 3] Elapsed real time: 0:00:05 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 3] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 3] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 3 with 11 parts

Start DR iteration 4: non-uniform partition
Routed	1/3 Partitions, Violations =	8
Routed	2/3 Partitions, Violations =	8
Routed	3/3 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Diff net var rule spacing : 1

[Iter 4] Elapsed real time: 0:00:05 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:08 total=0:00:08
[Iter 4] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 4] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 4 with 3 parts

Start DR iteration 5: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Diff net var rule spacing : 1

[Iter 5] Elapsed real time: 0:00:06 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 5] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 5] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 5 with 1 parts

Start DR iteration 6: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Diff net var rule spacing : 1

[Iter 6] Elapsed real time: 0:00:06 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 6] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 6] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 6 with 1 parts

Start DR iteration 7: non-uniform partition
Routed	1/1 Partitions, Violations =	1

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	1
	Diff net var rule spacing : 1

[Iter 7] Elapsed real time: 0:00:06 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 7] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 7] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 7 with 1 parts


Switch back to normal partition bloat and recalculate DRC:

Begin full DRC check ...

Information: Using 2 threads for routing. (ZRT-444)
Checked	2/18 Partitions, Violations =	1
Checked	3/18 Partitions, Violations =	1
Checked	4/18 Partitions, Violations =	1
Checked	5/18 Partitions, Violations =	1
Checked	6/18 Partitions, Violations =	1
Checked	7/18 Partitions, Violations =	1
Checked	8/18 Partitions, Violations =	1
Checked	9/18 Partitions, Violations =	1
Checked	10/18 Partitions, Violations =	1
Checked	11/18 Partitions, Violations =	2
Checked	12/18 Partitions, Violations =	2
Checked	13/18 Partitions, Violations =	2
Checked	14/18 Partitions, Violations =	2
Checked	15/18 Partitions, Violations =	2
Checked	16/18 Partitions, Violations =	2
Checked	17/18 Partitions, Violations =	2
Checked	18/18 Partitions, Violations =	2
[DRC CHECK] Elapsed real time: 0:00:06 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DRC CHECK] Stage (MB): Used   95  Alloctr   95  Proc    0 
[DRC CHECK] Total (MB): Used  153  Alloctr  155  Proc 5572 
Start DR iteration 8: non-uniform partition
Routed	1/1 Partitions, Violations =	0

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0

[Iter 8] Elapsed real time: 0:00:06 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[Iter 8] Stage (MB): Used   95  Alloctr   95  Proc    0 
[Iter 8] Total (MB): Used  153  Alloctr  155  Proc 5572 

End DR iteration 8 with 1 parts

Finish DR since reached 0 DRC

[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   58  Alloctr   60  Proc 5572 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:09 total=0:00:09
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   58  Alloctr   60  Proc 5572 

DR finished with 0 open nets, of which 0 are frozen

DR finished with 0 violations

DRC-SUMMARY:
	@@@@@@@ TOTAL VIOLATIONS =	0



Total Wire Length =                    7153 micron
Total Number of Contacts =             5052
Total Number of Wires =                6731
Total Number of PtConns =              621
Total Number of Routed Wires =       6679
Total Routed Wire Length =           7114 micron
Total Number of Routed Contacts =       5052
	Layer        M1 :          0 micron
	Layer        M2 :       1059 micron
	Layer        M3 :       2478 micron
	Layer        M4 :       1806 micron
	Layer        M5 :       1020 micron
	Layer        M6 :        752 micron
	Layer        M7 :          0 micron
	Layer        M8 :          0 micron
	Layer        M9 :          0 micron
	Layer      MRDL :          0 micron
	Via    VIA5SQ_C :        273
	Via    VIA4LG_C :          1
	Via      VIA4SQ :        534
	Via   VIA34SQ_C :       1694
	Via   VIA2_Base :       2495
	Via   VIA1_Base :         55

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 5052 vias)
 
    Layer VIA1       =  0.00% (0      / 55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (55      vias)
    Layer VIA2       =  0.00% (0      / 2495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2495    vias)
    Layer VIA3       =  0.00% (0      / 1694    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1694    vias)
    Layer VIA4       =  0.00% (0      / 535     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (535     vias)
    Layer VIA5       =  0.00% (0      / 273     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (273     vias)
 
  Total double via conversion rate    =  0.00% (0 / 5052 vias)
 
    Layer VIA1       =  0.00% (0      / 55      vias)
    Layer VIA2       =  0.00% (0      / 2495    vias)
    Layer VIA3       =  0.00% (0      / 1694    vias)
    Layer VIA4       =  0.00% (0      / 535     vias)
    Layer VIA5       =  0.00% (0      / 273     vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 5052 vias)
 
    Layer VIA1       =  0.00% (0      / 55      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (55      vias)
    Layer VIA2       =  0.00% (0      / 2495    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2495    vias)
    Layer VIA3       =  0.00% (0      / 1694    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (1694    vias)
    Layer VIA4       =  0.00% (0      / 535     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (535     vias)
    Layer VIA5       =  0.00% (0      / 273     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (273     vias)
 

Total number of nets = 6346
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 0
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
Warning: Ignoring -as_user_default option since application option <route.global.global_route_topology_style> is global scoped. (NDMUI-1004)
route.global.global_route_topology_style 0
Information: Ending   clock_opt / route_clock / Clock Routing (FLW-8001)
Information: Time: 2025-07-30 14:45:39 / Session:  00:02:29 / Command:  00:00:47 / CPU:  00:01:13 / Memory: 2095 MB (FLW-8100)

Information: Ending   clock_opt / route_clock (FLW-8001)
Information: Time: 2025-07-30 14:45:39 / Session:  00:02:29 / Command:  00:00:47 / CPU:  00:01:13 / Memory: 2095 MB (FLW-8100)
TEST: runCore rteClkEnd-end
INFO: run stage final_opto (init -> end)
TEST: runCore finalOptoInit-init

----------------------------------------------------------------------------------------------------------
Information: Starting clock_opt / final_opto (FLW-8000)
Information: Time: 2025-07-30 14:45:40 / Session:  00:02:29 / Command:  00:00:47 / CPU:  00:01:13 / Memory: 2095 MB (FLW-8100)
----------------------------------------------------------------------------------------------------------

Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6346 nets, 0 global routed, 61 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6344, routed nets = 61, across physical hierarchy nets = 0, parasitics cached nets = 6344, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: update em.
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6346 nets, 0 global routed, 61 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6344, routed nets = 61, across physical hierarchy nets = 0, parasitics cached nets = 6344, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Clock-opt command begin                   CPU:   227 s (  0.06 hr )  ELAPSE:   151 s (  0.04 hr )  MEM-PEAK:  2095 MB
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
INFO: Removed total 0 routing shapes from 6283 signal nets.
Info: update em.

Clock-opt timing update complete          CPU:   227 s (  0.06 hr )  ELAPSE:   151 s (  0.04 hr )  MEM-PEAK:  2095 MB
INFO: Propagating Switching Activities
INFO: Switching Activity propagation took     0.00001 sec
INFO: Propagating Switching Activity for all power flows 

Clock-opt initial QoR
_____________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0324     3.1948    328
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0218     0.0786     12
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0265     0.5517     86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0324     3.1948    328        0     0.0000        0  154168256           0
    2   *   0.0000     0.0000   0.0000      0   0.0218     0.0786     12        0     0.0000        2 109932.938           0
    3   *   0.0000     0.0000   0.0000      0   0.0265     0.5517     86        0     0.0000        0 1460990.62           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0324     3.1948    328        0     0.0000        2  154168256      3328.53       5641         46        278           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt initial QoR Summary       WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt initial QoR Summary    0.0000     0.0000   0.0000      0   0.0324     3.1948    328        0        2  154168256      3328.53       5641
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: using 2 threads
Information: Design Average RC for design picorv32  (NEX-011)
Information: r = 2.055545 ohm/um, via_r = 1.195604 ohm/cut, c = 0.139375 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.672861 ohm/um, via_r = 0.910936 ohm/cut, c = 0.129642 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt initialization complete         CPU:   234 s (  0.06 hr )  ELAPSE:   154 s (  0.04 hr )  MEM-PEAK:  2095 MB
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Warning: Cannot find any default max transition constraint on the design. (OPT-070)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)

Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0108 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/clock): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/clock): 3116
Total 0.0355 seconds to load 6943 cell instances into cellmap
Moveable cells: 5581; Application fixed cells: 60; Macro cells: 0; User fixed cells: 1302
0 out of 6283 data nets is detail routed, 61 out of 61 clock nets are detail routed and total 6344 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.9834, cell height 0.6000, cell area 0.5901 for total 5641 placed and application fixed cells
Clock-opt optimization Phase 3 Iter  1          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 

Clock-opt optimization Phase 4 Iter  1          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 4 Iter  2          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 4 Iter  3          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095

Clock-opt optimization Phase 5 Iter  1          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095

Convert timing mode ...
Clock-opt optimization Phase 6 Iter  1          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter  2          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter  3          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter  4          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
Clock-opt optimization Phase 6 Iter  5          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter  6          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 6 Iter  7          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter  8          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter  9          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 10          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 11          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 12          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 13          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 14          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 15          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 16          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 17          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 18          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 19          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 20          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 21          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 22          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 23          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 24          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 25          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 26          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 27          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 28          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 29          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 6 Iter 30          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095

Clock-opt optimization Phase 7 Iter  1          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Clock-opt optimization Phase 7 Iter  2          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
Information: Configuring Design Fusion Restructuring for total power ...
Clock-opt optimization Phase 7 Iter  3          0.00        0.00      3.18         1       3328.53  154168256.00        5641              0.04      2095
Warning: Restoring scoped app option 'xform.commit_density_threshold' to original value 'unset' (from current value '1', which is different from the scoped value '1.0'). (FLW-2892)
Warning: Restoring scoped app option 'opt.internal.levfilter_arec_slack' to original value 'unset' (from current value '-1', which is different from the scoped value '-1.0'). (FLW-2892)
LR XFORM: End Prediction Mode

Clock-opt optimization Phase 8 Iter  1          0.00        0.00      3.18         1       3330.36  153861952.00        5721              0.05      2095
INFO: New Levelizer turned on
INFO: New Levelizer turned on

Clock-opt optimization Phase 9 Iter  1          0.00        0.00      3.18         1       3324.32  153782048.00        5704              0.05      2095
ISR: Running first pass 
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands    161 ( 4.01%) SumPotEst 0.00213742 (49.53%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands    528 (13.14%) SumPotEst 0.00188153 (43.60%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 2  #Total-cands    377 ( 9.38%) SumPotEst 0.00029272 ( 6.78%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 3  #Total-cands   2953 (73.48%) SumPotEst 0.00000342 ( 0.08%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches   54  #Initial-Cands    161  #PostFilter-Cands    161  #Comitted   34 (21.12%)
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |      0 
[ISR-TRACE]            lowRoi-filter       0 |      0 
[ISR-TRACE]         ok-driver-filter    3306 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

ISR: Running second pass 
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 2  Index 0  #Total-cands    185 ( 4.60%) SumPotEst 0.00957873 (82.98%) 
[ISR-TRACE] Potential Bucket: Pass 2  Index 1  #Total-cands    493 (12.27%) SumPotEst 0.00166796 (14.45%) 
[ISR-TRACE] Potential Bucket: Pass 2  Index 2  #Total-cands   3341 (83.13%) SumPotEst 0.00029615 ( 2.57%) 
[ISR-TRACE] Pass 2  Bucket 1  #Batches   62  #Initial-Cands    185  #PostFilter-Cands    185  #Comitted   47 (25.41%)
[ISR-TRACE] Pass 2  Bucket 2  #Batches   80  #Initial-Cands    493  #PostFilter-Cands    456  #Comitted  148 (32.46%)  #lowRoi-filter    37
[ISR-TRACE] Pass 2  Bucket 3  #Batches  167  #Initial-Cands   3341  #PostFilter-Cands   2085  #Comitted    1 ( 0.05%)  #isDownsizable-filter   681  #lowRoi-filter   575
[ISR-TRACE] Pass 2    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |    681 
[ISR-TRACE]            lowRoi-filter       0 |    612 
[ISR-TRACE]         ok-driver-filter    3306 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 9 Iter  2          0.00        0.00      3.18         1       3324.32  153782048.00        5704              0.05      2095
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands    148 ( 3.69%) SumPotEst 0.00193669 (54.19%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands    388 ( 9.67%) SumPotEst 0.00134030 (37.50%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 2  #Total-cands    377 ( 9.40%) SumPotEst 0.00029338 ( 8.21%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 3  #Total-cands   3098 (77.24%) SumPotEst 0.00000351 ( 0.10%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches   54  #Initial-Cands    148  #PostFilter-Cands    148  #Comitted   53 (35.81%)
[ISR-TRACE] Pass 1  Bucket 2  #Batches   63  #Initial-Cands    388  #PostFilter-Cands    388  #Comitted   87 (22.42%)
[ISR-TRACE] Pass 1  Bucket 3  #Batches   54  #Initial-Cands    377  #PostFilter-Cands    201  #Comitted   11 ( 5.47%)  #lowRoi-filter   176
[ISR-TRACE] Pass 1  Bucket 4  #Batches  117  #Initial-Cands   3098  #PostFilter-Cands   2109  #Comitted    0 ( 0.00%)  #isDownsizable-filter   716  #lowRoi-filter   249  #slack-filter    24
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |    716 
[ISR-TRACE]            lowRoi-filter       0 |    425 
[ISR-TRACE]         ok-driver-filter    3306 |      0 
[ISR-TRACE]             slack-filter       0 |     24 


Clock-opt optimization Phase 10 Iter  1         0.00        0.00      3.18         1       3327.25  152700640.00        5696              0.05      2095
Corner Scaling is off, multiplier is 1.000000
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
bmap: stepx = stepy = 30000
creating bmap
DB units per micron : 10000
INFO: New Levelizer turned on
Clock-opt optimization Phase 10 Iter  2         0.00        0.00      3.18         1       3327.25  152700640.00        5696              0.05      2095
Clock-opt optimization Phase 10 Iter  3         0.00        0.00      3.18         1       3327.25  152700640.00        5696              0.05      2095
Clock-opt optimization Phase 10 Iter  4         0.00        0.00      3.18         1       3327.25  152700640.00        5696              0.05      2095

Clock-opt optimization Phase 11 Iter  1         0.00        0.00      3.08         1       3328.22  152812512.00        5696              0.05      2095
Clock-opt optimization Phase 11 Iter  2         0.00        0.00      3.08         1       3328.22  152812512.00        5696              0.05      2095
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  3         0.00        0.00      3.08         1       3328.22  152812512.00        5696              0.05      2095
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 11 Iter  4         0.00        0.00      3.08         1       3328.22  152812512.00        5696              0.05      2095


Clock-opt optimization Phase 13 Iter  1         0.00        0.00      0.00         1       3426.17  154875408.00        6007              0.05      2095
Running post-clock timing-driven placement.
Turning on CRPR.
Information: Current block utilization is '0.43620', effective utilization is '0.47765'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Start Timing-driven placement
Start transferring placement data.
Warning: To enable pin track alignment feature, the advanced legalizer has to be turned on using app option "place.legalize.enable_advanced_legalizer".
Warning: Pin track alignment feature will be disabled in this run
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0114 seconds to build cellmap data
Snapped 5947 standard cells to the nearest cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5612 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Cell placectmTdsLR_1_21507 is placed overlapping with other cells at {{75.226 21.200} {75.596 21.800}}. (ZRT-763)
Warning: Cell count_cycle_reg[51] is placed overlapping with other cells at {{96.760 7.400} {98.832 8.000}}. (ZRT-763)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   57  Alloctr   58  Proc   -8 
[End of Read DB] Total (MB): Used   65  Alloctr   66  Proc 5604 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   67  Alloctr   68  Proc 5604 
Net statistics:
Total number of nets     = 6711
Number of nets to route  = 6633
Number of nets with min-layer-mode soft = 61
Number of nets with min-layer-mode soft-cost-medium = 61
Number of nets with max-layer-mode hard = 61
78 nets are fully connected,
 of which 78 are detail routed and 0 are global routed.
61 nets have non-default rule CLK_NDR
	 61 non-user-specified nets, 61 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   73  Alloctr   74  Proc 5604 
Net length statistics: 
Net Count(Ignore Fully Rted) 6633, Total Half Perimeter Wire Length (HPWL) 65703 microns
HPWL   0 ~   50 microns: Net Count     6377	Total HPWL        42790 microns
HPWL  50 ~  100 microns: Net Count      180	Total HPWL        12560 microns
HPWL 100 ~  200 microns: Net Count       76	Total HPWL        10353 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.58	 on layer (2)	 M2
Average gCell capacity  7.09	 on layer (3)	 M3
Average gCell capacity  5.33	 on layer (4)	 M4
Average gCell capacity  5.01	 on layer (5)	 M5
Average gCell capacity  4.58	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   77  Alloctr   79  Proc 5604 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   78  Alloctr   79  Proc 5604 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   12  Alloctr   12  Proc    0 
[End of Build Data] Total (MB): Used   78  Alloctr   79  Proc 5604 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  104  Alloctr  104  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  182  Alloctr  183  Proc 5604 
Information: Using 2 threads for routing. (ZRT-444)
Information: Placement fast mode ON
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Initial Routing] Total (MB): Used  186  Alloctr  188  Proc 5604 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     2 Max = 2 GRCs =     3 (0.01%)
Initial. H routing: Dmd-Cap  =     2 Max = 2 (GRCs =  1) GRCs =     2 (0.01%)
Initial. V routing: Dmd-Cap  =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. Both Dirs: Overflow =  1775 Max = 8 GRCs =  2296 (4.23%)
Initial. H routing: Overflow =   708 Max = 6 (GRCs =  2) GRCs =   833 (3.07%)
Initial. V routing: Overflow =  1066 Max = 8 (GRCs =  1) GRCs =  1463 (5.39%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   672 Max = 6 (GRCs =  2) GRCs =   708 (2.61%)
Initial. M3         Overflow =  1061 Max = 8 (GRCs =  1) GRCs =  1409 (5.20%)
Initial. M4         Overflow =    36 Max = 2 (GRCs =  7) GRCs =   124 (0.46%)
Initial. M5         Overflow =     5 Max = 1 (GRCs = 53) GRCs =    53 (0.20%)
Initial. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M7         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 73737.80
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 16614.64
Initial. Layer M3 wire length = 20373.68
Initial. Layer M4 wire length = 14417.36
Initial. Layer M5 wire length = 8922.39
Initial. Layer M6 wire length = 6571.07
Initial. Layer M7 wire length = 2003.33
Initial. Layer M8 wire length = 4835.33
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 50216
Initial. Via VIA1_Base count = 16787
Initial. Via VIA2_Base count = 22990
Initial. Via VIA34SQ_C count = 5370
Initial. Via VIA4SQ count = 3034
Initial. Via VIA5SQ_C count = 1227
Initial. Via VIA67SQ_C count = 594
Initial. Via VIA78SQ_C count = 214
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:46:07 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  187  Alloctr  188  Proc 5604 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    91 Max = 4 GRCs =    89 (0.16%)
phase1. H routing: Overflow =    44 Max = 2 (GRCs =  7) GRCs =    48 (0.18%)
phase1. V routing: Overflow =    47 Max = 4 (GRCs =  1) GRCs =    41 (0.15%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    41 Max = 2 (GRCs =  7) GRCs =    45 (0.17%)
phase1. M3         Overflow =    46 Max = 4 (GRCs =  1) GRCs =    40 (0.15%)
phase1. M4         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 74819.65
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 15817.27
phase1. Layer M3 wire length = 18476.15
phase1. Layer M4 wire length = 14557.70
phase1. Layer M5 wire length = 10046.52
phase1. Layer M6 wire length = 7412.22
phase1. Layer M7 wire length = 2920.64
phase1. Layer M8 wire length = 5559.74
phase1. Layer M9 wire length = 29.40
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 53695
phase1. Via VIA1_Base count = 16785
phase1. Via VIA2_Base count = 22920
phase1. Via VIA34SQ_C count = 6561
phase1. Via VIA4SQ count = 4231
phase1. Via VIA5SQ_C count = 1840
phase1. Via VIA67SQ_C count = 1001
phase1. Via VIA78SQ_C count = 351
phase1. Via VIA89_C count = 6
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  121  Alloctr  121  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  187  Alloctr  188  Proc 5604 

Congestion utilization per direction:
Average vertical track utilization   = 10.68 %
Peak    vertical track utilization   = 91.67 %
Average horizontal track utilization = 13.97 %
Peak    horizontal track utilization = 100.00 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[End of Global Routing] Stage (MB): Used  117  Alloctr  117  Proc    0 
[End of Global Routing] Total (MB): Used  182  Alloctr  184  Proc 5604 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -63  Alloctr  -64  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5604 
Using per-layer congestion maps for congestion reduction.
Information: 2.54% of design has horizontal routing density above target_routing_density of 0.80.
Information: 14.42% of design has vertical routing density above target_routing_density of 0.80.
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 100% done.
Warning: There is insufficient area available to achieve the target routing density of 0.80. Using a value of 0.81 instead. (PLACE-029)
Information: Reducing cell density for 42.4% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.455 to 0.497. (PLACE-030)
CGRW: permuting timing equivalent pins only
Corner Scaling is off, multiplier is 1.000000
Information: timingScenario FUNC_Slow timingCorner Slow.  Using corner Fast for worst leakage corner. (OPT-078)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Nominal = 0.0056185  Design MT = inf  Target = 0.0338329  MaxRC = 0.022324 Fast Target = 0.011791 (OPT-081)
nplLib: default vr hor dist = 322
nplLib: default vr ver dist = 322
nplLib: default vr buf size = 2
nplLib: default vr buf size = 1
Placer using max_unbuffered_distance = 321.97

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              
Fix Macros:                    true                
Place Macros:                  false               
Channel Size Macros:           false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.continue_on_missing_scandef                :	 true                

Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
****** eLpp estimated wire length 
8.08524% of the net wire length are clock nets
30.7495% of the clock net wire length has no activity
Clock net wire length: 6.50232e+07
Total net wire length: 8.04221e+08
****** eLpp weights (with caps) (no lengths)
Number of nets: 6709, of which 6648 non-clock nets
Number of nets with 0 toggle rate: 1985 (29.5871%)
Max toggle rate = 1.66667, average toggle rate = 0.0108602
Max non-clock toggle rate = 0.449844
eLpp weight range = (0, 78.6334)
*** 97 nets are filtered out
Start transferring placement data.
****** Net weight manager: report ******
Weights included: eLpp  NDR     PostEffort  
Number of nets with non-default weights: 6709
Amt power = 0.1
Non-default weight range: (0.9, 14.0533)
                             Min         Max         Avg       Stdev        Skew
       Toggle Rates            0     1.66667   0.0108601   0.0768315      17.291
      Power Weights            0     78.6334     0.51238     3.62491      17.291
      Final Weights          0.9     14.0533    0.999336    0.766344     12.4952
Information: Automatic repeater spreading is enabled.
Information: Automatic timing control is enabled.
checking app option clockgate_objective_weight : none
DTDP placement: scenario=FUNC_Slow
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Completed transferring placement data.
Running placement using 2 thread(s)
Information: Enhanced Auto Density Control is used. (PLACE-098)
Information: Enhanced auto density configuration is 13179.
Information: Automatic density control has selected the following settings: max_density 0.75, congestion_driven_max_util 0.91. (PLACE-027)
Information: HFW control 'on' invoked.
coarse place 50% done.
coarse place 67% done.
coarse place 83% done.
coarse place 100% done.
Information: Coarse placer wire length estimate = 82391.9
Information: Coarse placer active wire length estimate = 1960.27
Information: Coarse placer weighted wire length estimate = 119683
Information: Extraction observers are detached as design net change threshold is reached.
Completed Timing-driven placement, Elapsed time =   0: 0: 4 
Moved 4392 out of 7309 cells, ratio = 0.600903
Total displacement = 5147.406738(um)
Max displacement = 10.423900(um), placeoptlc_10249 (53.174000, 42.799999, 0) => (44.557899, 44.607800, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.23(um)
  0 ~  20% cells displacement <=      0.35(um)
  0 ~  30% cells displacement <=      0.48(um)
  0 ~  40% cells displacement <=      0.61(um)
  0 ~  50% cells displacement <=      0.76(um)
  0 ~  60% cells displacement <=      0.97(um)
  0 ~  70% cells displacement <=      1.27(um)
  0 ~  80% cells displacement <=      1.72(um)
  0 ~  90% cells displacement <=      2.67(um)
  0 ~ 100% cells displacement <=     10.42(um)
----------------------------------------------------------------
DFT optimization is skipped due to optimize_scan_chain being false
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6711 nets, 0 global routed, 61 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6709, routed nets = 61, across physical hierarchy nets = 0, parasitics cached nets = 6709, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.
Clock-opt optimization Phase 13 Iter  2         0.00        0.00      0.00         2       3426.17  154875408.00        6007              0.05      2095
Clock-opt optimization Phase 13 Iter  3         0.00        0.00      0.00         2       3426.17  154875408.00        6007              0.05      2095
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0108 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/clock): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/clock): 3116
Total 0.0377 seconds to load 7309 cell instances into cellmap, 4392 cells are off site row
Moveable cells: 5947; Application fixed cells: 60; Macro cells: 0; User fixed cells: 1302
0 out of 6743 data nets is detail routed, 61 out of 61 clock nets are detail routed and total 6804 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.9506, cell height 0.6000, cell area 0.5704 for total 6007 placed and application fixed cells
Clock-opt optimization Phase 13 Iter  4         0.00        0.00      0.00         2       3426.17  154875408.00        6007              0.05      2095
Number of Site types in the design = 1
Warning: Skipping pin placeZBUF_318_inst_17732/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin placeZBUF_2447_inst_14430/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin placeZBUF_3121_inst_14421/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin placeZBUF_235_inst_14411/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin placectmTdsLR_1_9781/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin placectmTdsLR_2_9780/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin placectmTdsLR_1_9779/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin placectmTdsLR_2_9778/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin placectmTdsLR_1_9777/VDD. Reason - Power/Ground pin. (OPT-069)
Warning: Skipping pin placectmTdsLR_1_9776/VDD. Reason - Power/Ground pin. (OPT-069)
Note - message 'OPT-069' limit (10) exceeded. Remainder will be suppressed.
INFO: total number of constant pins: 3270
INFO: constant pins which are scan-pins: 3110
INFO: constant pins that are not scan-pins: 160
INFO: Running TieOpt on MG
Inserted 113 tie-cells.
Clock-opt optimization Phase 13 Iter  5         0.00        0.00      0.00         2       3426.17  154875408.00        6007              0.05      2095
Running post-clock legalization after dtdp.
----------------------------------------------------------------
Running legalize_placement
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 106 total shapes.
Layer M2: cached 3307 shapes out of 4973 total shapes.
Layer M3: cached 3307 shapes out of 6773 total shapes.
Cached 9921 vias out of 21407 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0109 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 158 ref cells (23 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         7420        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7420
number of references:               158
number of site rows:                104
number of locations attempted:   141945
number of locations failed:        1918  (1.4%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    45       1753       959 ( 54.7%)       1494       959 ( 64.2%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    45       1753       959 ( 54.7%)       1494       959 ( 64.2%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        6058 (77117 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.161 um ( 0.27 row height)
rms weighted cell displacement:   0.161 um ( 0.27 row height)
max cell displacement:            1.628 um ( 2.71 row height)
avg cell displacement:            0.085 um ( 0.14 row height)
avg weighted cell displacement:   0.085 um ( 0.14 row height)
number of cells moved:             4535
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: optlc22192 (SAEDRVT14_TIE0_4)
  Input location: (5.296,66.2)
  Legal location: (6.924,66.2)
  Displacement:   1.628 um ( 2.71 row height)
Cell: placeoptlc_22128 (SAEDRVT14_TIE0_4)
  Input location: (56.578,38.6)
  Legal location: (55.246,39.2)
  Displacement:   1.461 um ( 2.43 row height)
Cell: optlc22133 (SAEDRVT14_TIE0_4)
  Input location: (5.296,5.6)
  Legal location: (6.11,6.8)
  Displacement:   1.450 um ( 2.42 row height)
Cell: placeoptlc_22071 (SAEDRVT14_TIE0_4)
  Input location: (113.04,35.6)
  Legal location: (112.966,34.4)
  Displacement:   1.202 um ( 2.00 row height)
Cell: placeoptlc_10063 (SAEDRVT14_TIE0_4)
  Input location: (5.8997,5.7327)
  Legal location: (6.924,5.6)
  Displacement:   1.033 um ( 1.72 row height)
Cell: placeoptlc_10064 (SAEDRVT14_TIE0_4)
  Input location: (5.5402,6.5493)
  Legal location: (6.11,7.4)
  Displacement:   1.024 um ( 1.71 row height)
Cell: optlc22132 (SAEDRVT14_TIE0_4)
  Input location: (5.296,5.6)
  Legal location: (6.11,6.2)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_22120 (SAEDRVT14_TIE0_4)
  Input location: (31.196,49.4)
  Legal location: (32.01,48.8)
  Displacement:   1.011 um ( 1.69 row height)
Cell: optlc22194 (SAEDRVT14_TIE0_4)
  Input location: (5.296,66.2)
  Legal location: (6.11,65.6)
  Displacement:   1.011 um ( 1.69 row height)
Cell: placeoptlc_10138 (SAEDRVT14_TIE0_4)
  Input location: (129.764,33.6398)
  Legal location: (128.95,33.2)
  Displacement:   0.925 um ( 1.54 row height)

Information: Extraction observers are detached as design net change threshold is reached.
Completed Legalization, Elapsed time =   0: 0: 1 
Moved 4535 out of 7420 cells, ratio = 0.611186
Total displacement = 875.718018(um)
Max displacement = 2.014000(um), optlc22133 (5.296000, 5.600000, 0) => (6.110000, 6.800000, 0)
Displacement histogram:
  0 ~  10% cells displacement <=      0.04(um)
  0 ~  20% cells displacement <=      0.07(um)
  0 ~  30% cells displacement <=      0.10(um)
  0 ~  40% cells displacement <=      0.13(um)
  0 ~  50% cells displacement <=      0.16(um)
  0 ~  60% cells displacement <=      0.20(um)
  0 ~  70% cells displacement <=      0.24(um)
  0 ~  80% cells displacement <=      0.28(um)
  0 ~  90% cells displacement <=      0.35(um)
  0 ~ 100% cells displacement <=      2.01(um)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6716 nets, 0 global routed, 61 detail routed. (NEX-024)
Information: The RC mode used is CTO(RDE) for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6714, routed nets = 61, across physical hierarchy nets = 0, parasitics cached nets = 6714, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)


Clock-opt optimization Phase 15 Iter  1         0.00        0.00      0.00        10       3480.38  155711904.00        6118              0.05      2095

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Blocked VAs: 
INFO: Running FTB cleanup in end of npo flow.
Enable dominated scenarios


INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
INFO: Propagating Switching Activities
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
INFO: Switching Activity propagation took     0.00003 sec
INFO: Propagating Switching Activity for all power flows 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
runtime_assert false
enhanced site row merge :  1
Key: unit, value: 0xd68328e8
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1 2]
APS-MCMM: Hold scenario grouping = [0 1 2]
APS-MCMM: Leakage scenario grouping = [0 1 2]
APS-MCMM: Dynamic scenario grouping = [0 1 2]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8800 0.7200 0.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8800 0.7200 0.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7200 0.8000 0.8800
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
{_snps_autoNdr_power}
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property

Clock-opt optimization Phase 19 Iter  1         0.00        0.00      0.00        10       3428.61  155711904.00        6012              0.05      2095
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_performance_via_ladder_constraints
Warning: max_routing_layer is not set in the design.
INFO: Running refresh_via_ladders
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5604 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Found AutoNdr rule _snps_autoNdr_power by name when the auto ndr flow is not enabled. (ZRT-828)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   58  Alloctr   58  Proc  -16 
[End of Read DB] Total (MB): Used   65  Alloctr   66  Proc 5588 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   68  Alloctr   69  Proc 5588 
Net statistics:
Total number of nets     = 6716
Number of nets to route  = 6682
Number of nets with min-layer-mode soft = 61
Number of nets with min-layer-mode soft-cost-medium = 61
Number of nets with max-layer-mode hard = 61
29 nets are partially connected,
 of which 29 are detail routed and 0 are global routed.
34 nets are fully connected,
 of which 34 are detail routed and 0 are global routed.
61 nets have non-default rule CLK_NDR
	 61 non-user-specified nets, 61 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   74  Alloctr   75  Proc 5588 
Net length statistics: 
Net Count(Ignore Fully Rted) 6682, Total Half Perimeter Wire Length (HPWL) 68423 microns
HPWL   0 ~   50 microns: Net Count     6406	Total HPWL        43600 microns
HPWL  50 ~  100 microns: Net Count      200	Total HPWL        14479 microns
HPWL 100 ~  200 microns: Net Count       76	Total HPWL        10345 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  7.09	 on layer (3)	 M3
Average gCell capacity  5.33	 on layer (4)	 M4
Average gCell capacity  5.01	 on layer (5)	 M5
Average gCell capacity  4.58	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   78  Alloctr   79  Proc 5588 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   78  Alloctr   80  Proc 5588 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Data] Total (MB): Used   78  Alloctr   80  Proc 5588 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  254  Alloctr  256  Proc 5588 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Initial Routing] Total (MB): Used  259  Alloctr  260  Proc 5588 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =  1422 Max = 6 GRCs =  2083 (3.84%)
Initial. H routing: Overflow =   442 Max = 6 (GRCs =  1) GRCs =   639 (2.36%)
Initial. V routing: Overflow =   979 Max = 4 (GRCs =  5) GRCs =  1444 (5.32%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =   425 Max = 6 (GRCs =  1) GRCs =   569 (2.10%)
Initial. M3         Overflow =   974 Max = 4 (GRCs =  5) GRCs =  1406 (5.18%)
Initial. M4         Overflow =    17 Max = 1 (GRCs = 69) GRCs =    69 (0.25%)
Initial. M5         Overflow =     5 Max = 1 (GRCs = 38) GRCs =    38 (0.14%)
Initial. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 74349.30
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 17367.30
Initial. Layer M3 wire length = 19496.67
Initial. Layer M4 wire length = 14233.98
Initial. Layer M5 wire length = 10379.33
Initial. Layer M6 wire length = 6154.63
Initial. Layer M7 wire length = 1680.36
Initial. Layer M8 wire length = 5037.02
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 49704
Initial. Via VIA1_Base count = 16999
Initial. Via VIA2_Base count = 23034
Initial. Via VIA34SQ_C count = 4947
Initial. Via VIA4SQ count = 3080
Initial. Via VIA5SQ_C count = 1006
Initial. Via VIA67SQ_C count = 460
Initial. Via VIA78SQ_C count = 178
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:46:15 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  259  Alloctr  261  Proc 5588 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =   540 Max = 7 GRCs =   687 (1.27%)
phase1. H routing: Overflow =   250 Max = 7 (GRCs =  1) GRCs =   268 (0.99%)
phase1. V routing: Overflow =   290 Max = 3 (GRCs = 11) GRCs =   419 (1.54%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =   249 Max = 7 (GRCs =  1) GRCs =   263 (0.97%)
phase1. M3         Overflow =   288 Max = 3 (GRCs = 11) GRCs =   410 (1.51%)
phase1. M4         Overflow =     1 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
phase1. M5         Overflow =     1 Max = 1 (GRCs =  9) GRCs =     9 (0.03%)
phase1. M6         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 75083.34
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 16568.24
phase1. Layer M3 wire length = 18062.63
phase1. Layer M4 wire length = 14571.36
phase1. Layer M5 wire length = 11327.74
phase1. Layer M6 wire length = 6844.77
phase1. Layer M7 wire length = 2324.92
phase1. Layer M8 wire length = 5383.68
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 52393
phase1. Via VIA1_Base count = 16994
phase1. Via VIA2_Base count = 23063
phase1. Via VIA34SQ_C count = 5977
phase1. Via VIA4SQ count = 4080
phase1. Via VIA5SQ_C count = 1385
phase1. Via VIA67SQ_C count = 675
phase1. Via VIA78SQ_C count = 219
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jul 30 14:46:16 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  259  Alloctr  261  Proc 5588 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    26 Max = 2 GRCs =    33 (0.06%)
phase2. H routing: Overflow =    17 Max = 2 (GRCs =  1) GRCs =    24 (0.09%)
phase2. V routing: Overflow =     8 Max = 1 (GRCs =  9) GRCs =     9 (0.03%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    17 Max = 2 (GRCs =  1) GRCs =    24 (0.09%)
phase2. M3         Overflow =     8 Max = 1 (GRCs =  9) GRCs =     9 (0.03%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 75232.44
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 16474.39
phase2. Layer M3 wire length = 17958.24
phase2. Layer M4 wire length = 14688.51
phase2. Layer M5 wire length = 11397.74
phase2. Layer M6 wire length = 6962.81
phase2. Layer M7 wire length = 2364.45
phase2. Layer M8 wire length = 5386.31
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 52835
phase2. Via VIA1_Base count = 16994
phase2. Via VIA2_Base count = 23108
phase2. Via VIA34SQ_C count = 6130
phase2. Via VIA4SQ count = 4210
phase2. Via VIA5SQ_C count = 1454
phase2. Via VIA67SQ_C count = 710
phase2. Via VIA78SQ_C count = 229
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Jul 30 14:46:16 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  259  Alloctr  261  Proc 5588 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    19 Max = 2 GRCs =    25 (0.05%)
phase3. H routing: Overflow =    15 Max = 2 (GRCs =  1) GRCs =    21 (0.08%)
phase3. V routing: Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    15 Max = 2 (GRCs =  1) GRCs =    21 (0.08%)
phase3. M3         Overflow =     4 Max = 1 (GRCs =  4) GRCs =     4 (0.01%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 75233.14
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 16473.66
phase3. Layer M3 wire length = 17962.92
phase3. Layer M4 wire length = 14689.26
phase3. Layer M5 wire length = 11387.04
phase3. Layer M6 wire length = 6956.90
phase3. Layer M7 wire length = 2365.65
phase3. Layer M8 wire length = 5397.71
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 52843
phase3. Via VIA1_Base count = 16994
phase3. Via VIA2_Base count = 23119
phase3. Via VIA34SQ_C count = 6129
phase3. Via VIA4SQ count = 4206
phase3. Via VIA5SQ_C count = 1453
phase3. Via VIA67SQ_C count = 711
phase3. Via VIA78SQ_C count = 231
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:02 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[End of Whole Chip Routing] Stage (MB): Used  194  Alloctr  194  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  259  Alloctr  261  Proc 5588 

Congestion utilization per direction:
Average vertical track utilization   = 10.66 %
Peak    vertical track utilization   = 65.38 %
Average horizontal track utilization = 13.94 %
Peak    horizontal track utilization = 78.26 %

[End of Global Routing] Elapsed real time: 0:00:02 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[End of Global Routing] Stage (MB): Used  190  Alloctr  190  Proc    0 
[End of Global Routing] Total (MB): Used  255  Alloctr  257  Proc 5588 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -63  Alloctr  -64  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5588 
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6716 nets, 6668 global routed, 46 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6714, routed nets = 6714, across physical hierarchy nets = 0, parasitics cached nets = 6714, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

Clock-opt route-global QoR
__________________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: **internal_default**
8: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0014     0.0047     10
    1   8   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0551     0.1774      5   0.0000     0.0000      0
    2   8   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   8   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0014     0.0047     10        0     0.0000        0  154877744           0
    2   *   0.0551     0.1774   0.1774      5   0.0000     0.0000      0        0     0.0000       71 111447.828           0
    3   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        5 1470337.88           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0551     0.1774   0.1774      5   0.0014     0.0047     10        0     0.0000       71  154877744      3428.61       6012        329        323           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt route-global QoR Summary      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt route-global QoR Summary   0.0551     0.1774   0.1774      5   0.0014     0.0047     10        0       71  154877744      3428.61       6012

Clock-opt Global-routing complete         CPU:   289 s (  0.08 hr )  ELAPSE:   187 s (  0.05 hr )  MEM-PEAK:  2095 MB

runtime_assert false
enhanced site row merge :  1
Key: unit, value: 0x931f0d20
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1 2]
APS-MCMM: Hold scenario grouping = [0 1 2]
APS-MCMM: Leakage scenario grouping = [0 1 2]
APS-MCMM: Dynamic scenario grouping = [0 1 2]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8800 0.7200 0.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8800 0.7200 0.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7200 0.8000 0.8800
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Found AutoNdr rule _snps_autoNdr_power by name when the auto ndr flow is not enabled. (ZRT-828)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario FUNC_Slow (Mode FUNC Corner Slow)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  7.09	 on layer (3)	 M3
Average gCell capacity  5.33	 on layer (4)	 M4
Average gCell capacity  5.01	 on layer (5)	 M5
Average gCell capacity  4.58	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 2 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
rtapi Thread-server 1: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.


Clock-opt optimization Phase 22 Iter  1         0.18        0.18      0.00        70       3428.61  154877744.00        6012              0.05      2095

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Design Average RC for design picorv32  (NEX-011)
Information: r = 2.055545 ohm/um, via_r = 1.195604 ohm/cut, c = 0.139378 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.672817 ohm/um, via_r = 0.910782 ohm/cut, c = 0.129642 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 23 Iter  1         0.18        0.18      0.00        70       3427.95  154848048.00        6009              0.05      2095
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 23 Iter  2         0.18        0.18      0.00        70       3427.95  154848048.00        6009              0.05      2095
Clock-opt optimization Phase 23 Iter  3         0.18        0.18      0.00        70       3427.95  154848048.00        6009              0.05      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 23 Iter  4         0.18        0.18      0.00        70       3427.95  154848048.00        6009              0.05      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 23 Iter  5         0.18        0.18      0.00        70       3427.95  154848048.00        6009              0.05      2095
Clock-opt optimization Phase 23 Iter  6         0.18        0.18      0.00        70       3427.95  154848048.00        6009              0.05      2095

Clock-opt optimization Phase 24 Iter  1         0.18        0.18      0.00         1       3434.12  155145968.00        6020              0.05      2095
Clock-opt optimization Phase 24 Iter  2         0.18        0.18      0.00         1       3434.12  155145968.00        6020              0.05      2095
Clock-opt optimization Phase 24 Iter  3         0.18        0.18      0.00         1       3434.12  155145968.00        6020              0.05      2095
Clock-opt optimization Phase 24 Iter  4         0.18        0.18      0.00         1       3434.12  155145968.00        6020              0.05      2095
Clock-opt optimization Phase 24 Iter  5         0.18        0.18      0.00         1       3434.12  155145968.00        6020              0.05      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 24 Iter  6         0.18        0.18      0.00         1       3434.12  155145968.00        6020              0.05      2095
Clock-opt optimization Phase 24 Iter  7         0.18        0.18      0.00         1       3434.12  155145968.00        6020              0.05      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 24 Iter  8         0.18        0.18      0.00         1       3434.12  155145968.00        6020              0.05      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 24 Iter  9         0.18        0.18      0.00         1       3434.12  155145968.00        6020              0.05      2095


Clock-opt optimization Phase 26 Iter  1         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: CTS will work on the following scenarios. (CTS-101)
   FUNC_Fast	(Mode: FUNC; Corner: Fast)
   FUNC_Slow	(Mode: FUNC; Corner: Slow)
   FUNC_Typical	(Mode: FUNC; Corner: Typical)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.max_fanout = 55
   cts.common.user_instance_name_prefix = clock
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.size_pre_existing_cell_to_cts_references = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing/SAEDRVT14_BUF_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_10
   saed14rvt_frame_timing/SAEDRVT14_INV_12
   saed14rvt_frame_timing/SAEDRVT14_INV_16
   saed14rvt_frame_timing/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_1
   saed14rvt_frame_timing/SAEDRVT14_INV_20
   saed14rvt_frame_timing/SAEDRVT14_INV_2
   saed14rvt_frame_timing/SAEDRVT14_INV_3
   saed14rvt_frame_timing/SAEDRVT14_INV_4
   saed14rvt_frame_timing/SAEDRVT14_INV_6
   saed14rvt_frame_timing/SAEDRVT14_INV_8
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_9
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_8


register reference list:
   saed14rvt_frame_timing/SAEDRVT14_FDNQ_V2_8
   saed14rvt_frame_timing/SAEDRVT14_FDNQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FDNQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDNQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDN_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDN_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDN_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDN_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDPMQ_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPMQ_1
   saed14rvt_frame_timing/SAEDRVT14_FDPMQ_2
   saed14rvt_frame_timing/SAEDRVT14_FDPMQ_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_8
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_8
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2_6
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2_8
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDPRB_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPSBQ_1
   saed14rvt_frame_timing/SAEDRVT14_FDPSBQ_4
   saed14rvt_frame_timing/SAEDRVT14_FDPSQB_2
   saed14rvt_frame_timing/SAEDRVT14_FDPS_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDP_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDP_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDP_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDP_V2_4
   saed14rvt_frame_timing/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_frame_timing/SAEDRVT14_LDND2NQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDND2NQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDND2NQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_3
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_5
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_6
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_8
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_V1_1
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_V1_2
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_V1_4
   saed14rvt_frame_timing/SAEDRVT14_LDNQOR2_1
   saed14rvt_frame_timing/SAEDRVT14_LDNQOR2_2
   saed14rvt_frame_timing/SAEDRVT14_LDNQOR2_4
   saed14rvt_frame_timing/SAEDRVT14_LDNR2PQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDNR2PQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDNR2PQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_LDOR2PQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDOR2PQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDOR2PQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_3
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_5
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_6
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_8
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_V1_1
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_V1_2
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_V1_4
   saed14rvt_frame_timing/SAEDRVT14_LDPRSQB_1
   saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FSDN_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDN_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDN_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDP_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDP_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDP_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4
   saed14rvt_frame_timing/SAEDRVT14_LSRDPQ_1
   saed14rvt_frame_timing/SAEDRVT14_LSRDPQ_2
   saed14rvt_frame_timing/SAEDRVT14_LSRDPQ4_1
   saed14rvt_frame_timing/SAEDRVT14_LSRDPQ4_2
   saed14rvt_frame_timing/SAEDRVT14_SRLD_3

Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.012949, elapsed 0.012812, speed up 1.010693.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 2 threads
CTSSC route status detected: clock (VR 0, GR 97, DR 7156), data (VR 0, GR 40514, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3875 total shapes.
Layer M2: cached 3307 shapes out of 20534 total shapes.
Layer M3: cached 3307 shapes out of 20350 total shapes.
Cached 9921 vias out of 74295 total vias.
enhanced site row merge :  1
Key: unit, value: 0xd6832e10
Number of Site types in the design = 1
Total power = 1.391935, Leakage = 0.156813, Internal = 0.782475, Switching = 0.452648
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.007084, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.001413, TNHS = -0.004715, NHVP = 10

    Scenario FUNC_Fast  WNS = 0.439219, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = 0.007084, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.001413, TNHS = -0.004715, NHVP = 10
    Scenario FUNC_Fast
       Path Group clk  WNS = 0.439219, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow
       Path Group clk  WNS = 0.007084, TNS = 0.000000, NVP = 0
    Scenario FUNC_Typical
    Scenario FUNC_Fast
       Path Group clk  WNHS = -0.001413, TNHS = -0.004715, NHVP = 10
    Scenario FUNC_Slow
    Scenario FUNC_Typical
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.007, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.001, TNHS = -0.005, NHVP = 10, UNWEIGHTED_TNHS = -0.005, R2R(wns=0.007084, tns=0.000000, nvp=0)

CCD: Before drc optimization

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     0.9964

-------------------------------------------------


CCD: After drc optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.007084, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.001413, TNHS = -0.004715, NHVP = 10

    Scenario FUNC_Fast  WNS = 0.439219, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = 0.007084, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.001413, TNHS = -0.004715, NHVP = 10
    Scenario FUNC_Fast
       Path Group clk  WNS = 0.439219, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow
       Path Group clk  WNS = 0.007084, TNS = 0.000000, NVP = 0
    Scenario FUNC_Typical
    Scenario FUNC_Fast
       Path Group clk  WNHS = -0.001413, TNHS = -0.004715, NHVP = 10
    Scenario FUNC_Slow
    Scenario FUNC_Typical
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.007, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.001, TNHS = -0.005, NHVP = 10, UNWEIGHTED_TNHS = -0.005, R2R(wns=0.007084, tns=0.000000, nvp=0)

Information: There is no DRC violation or all DRC violations are not fixable.

    Optimization Summary 		

-------------------------------------------------

	# Drivers Attempted               =          0
	# Skipped during isValid and estimate          =          0
	# Failed subgraph evaluation           =          0
	# Failed main graph committ          =          0
	# Successful main graph commit      =          0
	# NumCTCells changed               =          0


	# Total CPU time                  = 00h:00m:00s
	# Total elapsed time              = 00h:00m:00s
	# Flow total speed up             =     1.0068

-------------------------------------------------


CCD: After CG based optimization:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.007084, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.001413, TNHS = -0.004715, NHVP = 10

    Scenario FUNC_Fast  WNS = 0.439219, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = 0.007084, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.001413, TNHS = -0.004715, NHVP = 10
    Scenario FUNC_Fast
       Path Group clk  WNS = 0.439219, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow
       Path Group clk  WNS = 0.007084, TNS = 0.000000, NVP = 0
    Scenario FUNC_Typical
    Scenario FUNC_Fast
       Path Group clk  WNHS = -0.001413, TNHS = -0.004715, NHVP = 10
    Scenario FUNC_Slow
    Scenario FUNC_Typical
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.007, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.001, TNHS = -0.005, NHVP = 10, UNWEIGHTED_TNHS = -0.005, R2R(wns=0.007084, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Key: unit, value: 0x931f12c0
Number of Site types in the design = 1
 CCD flow runtime: cpu 0.959034, elapsed 0.610639, speed up 1.570542.
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 27 Iter  1         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 28 Iter  1         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Clock-opt optimization Phase 28 Iter  2         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Clock-opt optimization Phase 28 Iter  3         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Clock-opt optimization Phase 28 Iter  4         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Clock-opt optimization Phase 28 Iter  5         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Clock-opt optimization Phase 28 Iter  6         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Clock-opt optimization Phase 28 Iter  7         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Clock-opt optimization Phase 28 Iter  8         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Clock-opt optimization Phase 28 Iter  9         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Clock-opt optimization Phase 28 Iter 10         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 28 Iter 11         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Clock-opt optimization Phase 28 Iter 12         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 28 Iter 13         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 28 Iter 14         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 28 Iter 15         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 28 Iter 16         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 28 Iter 17         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095


Clock-opt optimization Phase 30 Iter  1         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 30 Iter  2         0.00        0.00      0.00         1       3435.01  155227424.00        6020              0.05      2095
Warning: Design includes unreasonable large hold violation(s). (OPT-209)

Clock-opt optimization Phase 31 Iter  1         0.00        0.00      0.00         1       3436.65  155283424.00        6026              0.05      2095
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Scenario FUNC_Fast is cellEm
CTS Cell EM initialization finished
Info: update em.
Information: Activity propagation will be performed for scenario FUNC_Fast.
Information: Running switching activity propagation with 2 threads!

 **** Information : No. of simulation cycles = 7 ****
Information: CTS will work on the following scenarios. (CTS-101)
   FUNC_Fast	(Mode: FUNC; Corner: Fast)
   FUNC_Slow	(Mode: FUNC; Corner: Slow)
   FUNC_Typical	(Mode: FUNC; Corner: Typical)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Output units used in this log:
   Time        : 1.00ns
   Resistance  : 1.00MOhm
   Capacitance : 1.00fF
   Power       : 1.00pW
   Length      : 1.00um
Information: Clock derating is enabled

CTS related app options set by user:
   cts.common.max_fanout = 55
   cts.common.user_instance_name_prefix = clock
   cts.compile.enable_cell_relocation = timing_aware
   cts.compile.size_pre_existing_cell_to_cts_references = true

Buffer/Inverter reference list for clock tree synthesis:
   saed14rvt_frame_timing/SAEDRVT14_BUF_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_CDC_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_7
   saed14rvt_frame_timing/SAEDRVT14_BUF_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_10
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_16
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_20
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_6
   saed14rvt_frame_timing/SAEDRVT14_BUF_S_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_U_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_0P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_UCDC_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_BUF_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_0P75
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_1P5
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_3
   saed14rvt_frame_timing/SAEDRVT14_BUF_PS_6
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_0P75
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_1P5
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_3
   saed14rvt_frame_timing/SAEDRVT14_AOBUF_IW_6
   saed14rvt_frame_timing/SAEDRVT14_INV_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_10
   saed14rvt_frame_timing/SAEDRVT14_INV_12
   saed14rvt_frame_timing/SAEDRVT14_INV_16
   saed14rvt_frame_timing/SAEDRVT14_INV_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_1
   saed14rvt_frame_timing/SAEDRVT14_INV_20
   saed14rvt_frame_timing/SAEDRVT14_INV_2
   saed14rvt_frame_timing/SAEDRVT14_INV_3
   saed14rvt_frame_timing/SAEDRVT14_INV_4
   saed14rvt_frame_timing/SAEDRVT14_INV_6
   saed14rvt_frame_timing/SAEDRVT14_INV_8
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_3
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_6
   saed14rvt_frame_timing/SAEDRVT14_INV_ECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_0P75
   saed14rvt_frame_timing/SAEDRVT14_INV_S_10
   saed14rvt_frame_timing/SAEDRVT14_INV_S_12
   saed14rvt_frame_timing/SAEDRVT14_INV_S_16
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1P5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_1
   saed14rvt_frame_timing/SAEDRVT14_INV_S_20
   saed14rvt_frame_timing/SAEDRVT14_INV_S_2
   saed14rvt_frame_timing/SAEDRVT14_INV_S_3
   saed14rvt_frame_timing/SAEDRVT14_INV_S_4
   saed14rvt_frame_timing/SAEDRVT14_INV_S_5
   saed14rvt_frame_timing/SAEDRVT14_INV_S_6
   saed14rvt_frame_timing/SAEDRVT14_INV_S_7
   saed14rvt_frame_timing/SAEDRVT14_INV_S_8
   saed14rvt_frame_timing/SAEDRVT14_INV_S_9
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_12
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_4
   saed14rvt_frame_timing/SAEDRVT14_INV_PECO_8
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_1
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_2
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_3
   saed14rvt_frame_timing/SAEDRVT14_INV_PS_6

ICG reference list:
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTNLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_12
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_16
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_20
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_24
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_3
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_6
   saed14rvt_frame_timing/SAEDRVT14_CKGTPLT_V5_8
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_0P5
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_1
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_2
   saed14rvt_frame_timing/SAEDRVT14_CKGTPL_V5_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_1
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_2
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_3
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_4
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_5
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_6
   saed14rvt_frame_timing/SAEDRVT14_CKINVGTPLT_V7_8


register reference list:
   saed14rvt_frame_timing/SAEDRVT14_FDNQ_V2_8
   saed14rvt_frame_timing/SAEDRVT14_FDNQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FDNQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDNQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDN_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDN_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDN_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDN_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPCBQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDPMQ_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPMQ_1
   saed14rvt_frame_timing/SAEDRVT14_FDPMQ_2
   saed14rvt_frame_timing/SAEDRVT14_FDPMQ_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V2_8
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDPQB_V3_8
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2_6
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2_8
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V2ECO_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDPRBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDPRB_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPSBQ_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPSBQ_1
   saed14rvt_frame_timing/SAEDRVT14_FDPSBQ_4
   saed14rvt_frame_timing/SAEDRVT14_FDPSQB_2
   saed14rvt_frame_timing/SAEDRVT14_FDPS_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDPSYNSBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FDP_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FDP_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FDP_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FDP_V2_4
   saed14rvt_frame_timing/SAEDRVT14_LDCKNR2PQ_5
   saed14rvt_frame_timing/SAEDRVT14_LDND2NQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDND2NQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDND2NQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_3
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_5
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_6
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_8
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_V1_1
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_V1_2
   saed14rvt_frame_timing/SAEDRVT14_LDNQ_V1_4
   saed14rvt_frame_timing/SAEDRVT14_LDNQOR2_1
   saed14rvt_frame_timing/SAEDRVT14_LDNQOR2_2
   saed14rvt_frame_timing/SAEDRVT14_LDNQOR2_4
   saed14rvt_frame_timing/SAEDRVT14_LDNR2PQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDNR2PQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDNR2PQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_LDNRBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_LDOR2PQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDOR2PQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDOR2PQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_1
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_2
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_3
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_4
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_5
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_6
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_8
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_ECO_1
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_U_0P5
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_V1_1
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_V1_2
   saed14rvt_frame_timing/SAEDRVT14_LDPQ_V1_4
   saed14rvt_frame_timing/SAEDRVT14_LDPRSQB_1
   saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_LDPSBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDNQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDNQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDNQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FSDN_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDN_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDN_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_LP_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_LP_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPMQ_LP_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V2_8
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPQB_V3_8
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPRBQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPSBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V3_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V3_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNRBQ_V3_4
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDPSYNSBQ_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDP_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDP_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDP_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_1
   saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_2
   saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_4
   saed14rvt_frame_timing/SAEDRVT14_FSB2BDPRBQ_PV2_8
   saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDN2_V2_4
   saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_0P5
   saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_1
   saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_2
   saed14rvt_frame_timing/SAEDRVT14_FSDN4_V2_4
   saed14rvt_frame_timing/SAEDRVT14_LSRDPQ_1
   saed14rvt_frame_timing/SAEDRVT14_LSRDPQ_2
   saed14rvt_frame_timing/SAEDRVT14_LSRDPQ4_1
   saed14rvt_frame_timing/SAEDRVT14_LSRDPQ4_2
   saed14rvt_frame_timing/SAEDRVT14_SRLD_3

Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)
CTS NDR rule list:
   Design Base; Net Type: all;      Rule: CLK_NDR; Min Layer: M2; Max Layer: M6

Clock cell spacing rule list:
   No clock cell spacing rule is found.
CCD MOO settings for (gccd2gre, qor_tns): 2 engines
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 0, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 1.600000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_REGISTER_POWER, 
    Engine NONE_POWER has 9 objectives, 1 enabled moves, iterationLimit = 1, solverType = CG_LP, estimateFanoutPower = 1, mergeIOWithR2R = 0, areaOnly = 0, useOldEngine = 0, preponeOpt = 0
                tns300Cutoff = 300, capAllowance = 100.000000, cgccdScaleBack = 5, powerccdScaleBack = 0, needTrialSeedGeneration = 0, drcMargin = 0.000000, commitOneByOne = 0
            NONE_POWER: priority 10, weight 20.000000, degradationPercentAllowed 0.005000, step back 0.150000, isTargeted 1, isMaximize 0
            R2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            SLOWR2R_TNS: priority 20, weight 2.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            HOLD_TNS: priority 30, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.100000, isTargeted 1, isMaximize 1
            R2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            SLOWR2R_WNS: priority 40, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 1, isMaximize 1
            HOLD_WNS: priority 50, weight 1.000000, degradationPercentAllowed 0.000000, step back 0.050000, isTargeted 0, isMaximize 1
            IO_TNS: priority 60, weight 1.000000, degradationPercentAllowed 0.001000, step back 0.050000, isTargeted 0, isMaximize 1
            NONE_TOTAL_OFFSET: priority 100, weight 1.000000, degradationPercentAllowed nan, step back 0.050000, isTargeted 0, isMaximize 1
        Moves enabled: SIZE_CLOCK_POWER, 
DBG: ccdInfra::ccdInfra
Drc Mode Option: auto
Information: Legalizer's PDC rule check is NOT enabled
Information: Legalizer's advanced rule check is NOT enabled
CCD blasted path groups
DBG: ccdInfra::initAppOptions
DBG: ccdInfra::initCtsFixedBalancePins
CCD initialization runtime: cpu 0.162205, elapsed 0.101973, speed up 1.590666.

CCD-Info: App options set by user
   ccd.hold_control_effort = medium

CCD: Netlist change observers are disabled for incremental timing updates
Information: The netlist change observers are disabled for incremental timing updates. (TIM-119)
Information: The timing has been updated before disabling netlist and extraction change observers. (TIM-121)
CCD: using 2 threads
CTSSC route status detected: clock (VR 0, GR 97, DR 7156), data (VR 0, GR 40548, DR 0); stage = auto, isPostRoute = FALSE
INFO: optApi switch to CTS purpose
enhanced site row merge :  1
Key: unit, value: 0xd1f94438
Number of Site types in the design = 1
Total power = 1.392077, Leakage = 0.156870, Internal = 0.782510, Switching = 0.452697
Information: 'Slow' is identified as primary corner for initial clock tree building. (CTS-103)

CCD: Initial QOR:
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.007084, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.000070, TNHS = -0.000128, NHVP = 3

    Scenario FUNC_Fast  WNS = 0.439219, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = 0.007084, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.000070, TNHS = -0.000128, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.007, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.000, TNHS = -0.000, NHVP = 3, UNWEIGHTED_TNHS = -0.000, R2R(wns=0.007084, tns=0.000000, nvp=0)
 All scenarios used by CCD
    scenario 0: FUNC_Fast , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm
          mode: FUNC, id = 1
          corner: Fast, id = 1
          isSetup: wns = 0.439219, unweighted tns = 0.000000
          isHold: wns = -0.000070, unweighted tns = -0.000128

    scenario 1: FUNC_Slow , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm, hold blocked 
          mode: FUNC, id = 1
          corner: Slow, id = 3
          isSetup: wns = 0.007084, unweighted tns = 0.000000
          isHold: wns = nan, unweighted tns = nan

    scenario 2: FUNC_Typical , isDynamicPower, isLeakagePower, isMaxTran, isMaxCap, isCellEm, setup blocked , hold blocked 
          mode: FUNC, id = 1
          corner: Typical, id = 2
          isSetup: wns = nan, unweighted tns = nan
          isHold: wns = nan, unweighted tns = nan

Enable clock slack update

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              233
  # Valid linear regressions                     232
  # Seeds with valid budget                      104
  # Seeds with accepted implementation           104
  # NumCTCells changed                           0


  # Total CPU time                               00h:00m:03s
  # Total elapsed time                           00h:00m:02s
  # Flow total speed up                          1.925825
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.903839
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.971644
  # Linear regression CPU time                   00h:00m:01s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.992880
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.736484
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 70.10%
     Prepare moo/get initial QOR:                2.41%
     Commit/annotate budget:                     9.71%
     Solve runtime: 16.60% of which 9.19% is incremental-LP runtime
     Other:                                      1.17%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  0.997059
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.853269

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER0
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.007043, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.000070, TNHS = -0.000176, NHVP = 3

    Scenario FUNC_Fast  WNS = 0.439190, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = 0.007043, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.000070, TNHS = -0.000176, NHVP = 3
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.007, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.000, TNHS = -0.000, NHVP = 3, UNWEIGHTED_TNHS = -0.000, R2R(wns=0.007043, tns=0.000000, nvp=0)

    Optimization Summary 		

-------------------------------------------------

  # Seeds generated                              30
  # Valid linear regressions                     30
  # Seeds with valid budget                      6
  # Seeds with accepted implementation           6
  # NumCTCells changed                           0

  # Number of cells sized                        6
  # Number of cells added                        0
  # Number of cells removed                      0
  # Number of cells relocated                    0
  # Number of cells flipped rotated              0

  # Total CPU time                               00h:00m:02s
  # Total elapsed time                           00h:00m:01s
  # Flow total speed up                          1.926830
  # Init lazy tns CPU time                       00h:00m:00s
  # Init lazy tns elapsed time                   00h:00m:00s
  # Init lazy tns speed up                       1.948251
  # Seed generation CPU time                     00h:00m:00s
  # Seed generation elapsed time                 00h:00m:00s
  # Seed generation speed up                     1.938003
  # Linear regression CPU time                   00h:00m:01s
  # Linear regression elapsed time               00h:00m:00s
  # Linear regression speed up                   1.988101
  # LP solver CPU time                           00h:00m:00s
  # LP solver elapsed time                       00h:00m:00s
  # LP solver speed up                           1.617256
  # Breakdown of elapsed runtime for solver:     
     Lazy model initializations:                 51.70%
     Prepare moo/get initial QOR:                14.09%
     Commit/annotate budget:                     2.83%
     Solve runtime: 30.88% of which 6.19% is incremental-LP runtime
     Other:                                      0.50%
  # Sg implementation CPU time                   00h:00m:00s
  # Sg implementation elapsed time               00h:00m:00s
  # Sg speed up                                  1.000000
  # Commit CPU time                              00h:00m:00s
  # Commit elapsed time                          00h:00m:00s
  # Commit speed up                              1.977007

-------------------------------------------------


CCD: After FMAX optimization:gccd2gre_NONE_POWER1
---------------------------------------------------------------------------------------------
 Design (setup) WNS = 0.004808, TNS = 0.000000, NVP = 0
 Design (hold) WNHS = -0.000276, TNHS = -0.000599, NHVP = 4

    Scenario FUNC_Fast  WNS = 0.442066, TNS = 0.000000, NVP = 0
    Scenario FUNC_Slow  WNS = 0.004808, TNS = 0.000000, NVP = 0
    Scenario FUNC_Fast  WNHS = -0.000276, TNHS = -0.000599, NHVP = 4
---------------------------------------------------------------------------------------------
CCD-QoR: Timing: WNS = 0.005, TNS = 0.000, NVP = 0, UNWEIGHTED_TNS = 0.000, WNHS = -0.000, TNHS = -0.001, NHVP = 4, UNWEIGHTED_TNHS = -0.001, R2R(wns=0.004808, tns=0.000000, nvp=0)
Information: The netlist change observers are enabled for incremental timing updates. (TIM-120)
Route Cleanup and Reuse: 0 shapes being reused for 0 clock nets
INFO: optApi switch to OPTO purpose
enhanced site row merge :  1
Key: unit, value: 0x931f0d98
Number of Site types in the design = 1
 CCD flow runtime: cpu 7.781711, elapsed 4.085124, speed up 1.904890.
CCD unblasted path groups
Mark clock trees...
Marking clock synthesized attributes

Marking spacing rules

Clock cell spacing rule list:
   No clock cell spacing rule is found.

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
 No error or warning message.
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Enable clock slack update
INFO: cellmap features:  adv-rules=(Y), pdc=(Y), clock-rules=(Y)
Clock-opt optimization Phase 32 Iter  1         0.00        0.00      0.00         1       3448.99  156356352.00        6026              0.06      2095
INFO: cellmap features:  adv-rules=(N), pdc=(N), clock-rules=(Y)

Clock-opt optimization Phase 33 Iter  1         0.00        0.00      0.00         1       3448.99  156409216.00        6026              0.06      2095
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands    215 ( 4.95%) SumPotEst 0.01425869 (83.21%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands    467 (10.76%) SumPotEst 0.00251518 (14.68%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 2  #Total-cands   3660 (84.29%) SumPotEst 0.00036168 ( 2.11%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches   46  #Initial-Cands    215  #PostFilter-Cands    215  #Comitted   51 (23.72%)
[ISR-TRACE] Pass 1  Bucket 2  #Batches   58  #Initial-Cands    467  #PostFilter-Cands    398  #Comitted   52 (13.07%)  #lowRoi-filter    69
[ISR-TRACE] Pass 1  Bucket 3  #Batches  179  #Initial-Cands   3660  #PostFilter-Cands   2196  #Comitted    0 ( 0.00%)  #isDownsizable-filter   819  #lowRoi-filter   645
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |    819 
[ISR-TRACE]            lowRoi-filter       0 |    714 
[ISR-TRACE]         ok-driver-filter    3306 |      0 
[ISR-TRACE]             slack-filter       0 |      0 

Clock-opt optimization Phase 33 Iter  2         0.00        0.00      0.00         1       3448.99  156409216.00        6026              0.06      2095
INFO: New Levelizer turned on
[ISR-TRACE] Potential Bucket: Pass 1  Index 0  #Total-cands    145 ( 3.41%) SumPotEst 0.00232278 (60.19%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 1  #Total-cands    362 ( 8.51%) SumPotEst 0.00122502 (31.74%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 2  #Total-cands    392 ( 9.21%) SumPotEst 0.00030803 ( 7.98%) 
[ISR-TRACE] Potential Bucket: Pass 1  Index 3  #Total-cands   3357 (78.88%) SumPotEst 0.00000348 ( 0.09%) 
[ISR-TRACE] Pass 1  Bucket 1  #Batches   33  #Initial-Cands    145  #PostFilter-Cands    145  #Comitted   26 (17.93%)
[ISR-TRACE] Pass 1  Bucket 2  #Batches   56  #Initial-Cands    362  #PostFilter-Cands    362  #Comitted   30 ( 8.29%)
[ISR-TRACE] Pass 1  Bucket 3  #Batches   55  #Initial-Cands    392  #PostFilter-Cands    198  #Comitted   13 ( 6.57%)  #lowRoi-filter   187  #slack-filter     7
[ISR-TRACE] Pass 1  Bucket 4  #Batches  117  #Initial-Cands   3357  #PostFilter-Cands   2292  #Comitted    0 ( 0.00%)  #isDownsizable-filter   824  #lowRoi-filter   225  #slack-filter    16
[ISR-TRACE] Pass 1    Filter stats     #static   #dynamic
[ISR-TRACE]            bufrem-filter       0 |      0 
[ISR-TRACE]          holdviol-filter       0 |      0 
[ISR-TRACE]     isDownsizable-filter       0 |    824 
[ISR-TRACE]            lowRoi-filter       0 |    412 
[ISR-TRACE]         ok-driver-filter    3335 |      0 
[ISR-TRACE]             slack-filter       0 |     23 


Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 34 Iter  1         0.00        0.00      0.00         1       3430.70  155755168.00        5969              0.06      2095
INFO: New Levelizer turned on

Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 35 Iter  1         0.00        0.00      0.00         1       3429.81  155710896.00        5964              0.06      2095
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)

Clock-opt optimization Phase 36 Iter  1         0.00        0.00      0.00         1       3429.81  155710896.00        5964              0.06      2095


INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 38 Iter  1         0.00        0.00      0.00         1       3429.81  155710896.00        5964              0.06      2095
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 38 Iter  2         0.00        0.00      0.00         1       3429.81  155710896.00        5964              0.06      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 38 Iter  3         0.00        0.00      0.00         1       3429.81  155710896.00        5964              0.06      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 38 Iter  4         0.00        0.00      0.00         1       3429.81  155710896.00        5964              0.06      2095
Clock-opt optimization Phase 38 Iter  5         0.00        0.00      0.00         1       3429.81  155710896.00        5964              0.06      2095

Clock-opt optimization Phase 39 Iter  1         0.00        0.00      0.00         1       3429.94  155721936.00        5964              0.06      2095
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 39 Iter  2         0.00        0.00      0.00         1       3429.94  155721936.00        5964              0.06      2095
Warning: Design includes unreasonable large hold violation(s). (OPT-209)



Clock-opt route preserve complete         CPU:   330 s (  0.09 hr )  ELAPSE:   213 s (  0.06 hr )  MEM-PEAK:  2095 MB

INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 4382 total shapes.
Layer M2: cached 3307 shapes out of 20742 total shapes.
Layer M3: cached 3307 shapes out of 20358 total shapes.
Cached 9921 vias out of 74679 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0116 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 162 ref cells (23 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         7304        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7304
number of references:               162
number of site rows:                104
number of locations attempted:   124442
number of locations failed:         709  (0.6%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    45        939       371 ( 39.5%)        724       338 ( 46.7%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    45        939       371 ( 39.5%)        724       338 ( 46.7%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5942 (76299 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.049 um ( 0.08 row height)
rms weighted cell displacement:   0.049 um ( 0.08 row height)
max cell displacement:            0.746 um ( 1.24 row height)
avg cell displacement:            0.009 um ( 0.01 row height)
avg weighted cell displacement:   0.009 um ( 0.01 row height)
number of cells moved:              325
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: mem_rdata_q_reg[11] (SAEDRVT14_FSDPQ_V3_1)
  Input location: (122.956,27.8)
  Legal location: (122.512,27.2)
  Displacement:   0.746 um ( 1.24 row height)
Cell: placecopt_gre_h_inst_22281 (SAEDRVT14_BUF_S_0P5)
  Input location: (91.506,24.2)
  Legal location: (91.802,23.6)
  Displacement:   0.669 um ( 1.12 row height)
Cell: placecopt_gre_h_inst_22290 (SAEDRVT14_BUF_S_0P5)
  Input location: (111.782,8)
  Legal location: (111.634,7.4)
  Displacement:   0.618 um ( 1.03 row height)
Cell: ctmi_12556 (SAEDRVT14_NR2_MM_0P5)
  Input location: (103.716,25.4)
  Legal location: (103.864,24.8)
  Displacement:   0.618 um ( 1.03 row height)
Cell: placecopt_gre_h_inst_22257 (SAEDRVT14_BUF_U_0P5)
  Input location: (119.996,32)
  Legal location: (120.144,32.6)
  Displacement:   0.618 um ( 1.03 row height)
Cell: placecopt_gre_mt_inst_22237 (SAEDRVT14_DEL_R2V1_2)
  Input location: (93.948,55.4)
  Legal location: (93.8,54.8)
  Displacement:   0.618 um ( 1.03 row height)
Cell: placecopt_gre_h_inst_22250 (SAEDRVT14_BUF_S_0P5)
  Input location: (86.474,50)
  Legal location: (86.548,49.4)
  Displacement:   0.605 um ( 1.01 row height)
Cell: placecopt_gre_h_inst_22258 (SAEDRVT14_BUF_U_0P5)
  Input location: (117.85,33.2)
  Legal location: (117.924,32.6)
  Displacement:   0.605 um ( 1.01 row height)
Cell: placecopt_gre_h_inst_22269 (SAEDRVT14_BUF_S_0P5)
  Input location: (107.268,7.4)
  Legal location: (107.342,8)
  Displacement:   0.605 um ( 1.01 row height)
Cell: ctmi_13537 (SAEDRVT14_ND2_CDC_1)
  Input location: (119.33,40.4)
  Legal location: (119.256,39.8)
  Displacement:   0.605 um ( 1.01 row height)

Legalization succeeded.
Total Legalizer CPU: 0.908
Total Legalizer Wall Time: 0.910
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   331 s (  0.09 hr )  ELAPSE:   214 s (  0.06 hr )  MEM-PEAK:  2095 MB
rtapi Thread-server 0: shutdown 
rtapi Thread-server 1: shutdown 

No. startProblems      =  1365 

No. doRoutes           =    19 
No. doUnroutes         =    19 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =    19 
No. undoUnroutes       =    19 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5604 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Found AutoNdr rule _snps_autoNdr_power by name when the auto ndr flow is not enabled. (ZRT-828)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   63  Alloctr   64  Proc  -16 
[End of Read DB] Total (MB): Used   70  Alloctr   72  Proc 5588 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   75  Proc 5588 
Net statistics:
Total number of nets     = 6706
Number of nets to route  = 6683
Number of nets with min-layer-mode soft = 61
Number of nets with min-layer-mode soft-cost-medium = 61
Number of nets with max-layer-mode hard = 61
4 nets are partially connected,
 of which 0 are detail routed and 4 are global routed.
6563 nets are fully connected,
 of which 23 are detail routed and 6500 are global routed.
61 nets have non-default rule CLK_NDR
	 61 non-user-specified nets, 61 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   79  Alloctr   81  Proc 5588 
Net length statistics: 
Net Count(Ignore Fully Rted) 992, Total Half Perimeter Wire Length (HPWL) 14602 microns
HPWL   0 ~   50 microns: Net Count      918	Total HPWL         7922 microns
HPWL  50 ~  100 microns: Net Count       57	Total HPWL         4370 microns
HPWL 100 ~  200 microns: Net Count       17	Total HPWL         2310 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  7.10	 on layer (3)	 M3
Average gCell capacity  5.34	 on layer (4)	 M4
Average gCell capacity  5.01	 on layer (5)	 M5
Average gCell capacity  4.58	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   83  Alloctr   85  Proc 5588 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   84  Alloctr   86  Proc 5588 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Data] Total (MB): Used   84  Alloctr   86  Proc 5588 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  260  Alloctr  262  Proc 5588 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  260  Alloctr  262  Proc 5588 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    35 Max = 3 GRCs =    38 (0.07%)
Initial. H routing: Overflow =    22 Max = 2 (GRCs =  3) GRCs =    28 (0.10%)
Initial. V routing: Overflow =    13 Max = 3 (GRCs =  1) GRCs =    10 (0.04%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    19 Max = 2 (GRCs =  2) GRCs =    26 (0.10%)
Initial. M3         Overflow =    13 Max = 3 (GRCs =  1) GRCs =    10 (0.04%)
Initial. M4         Overflow =     3 Max = 2 (GRCs =  1) GRCs =     2 (0.01%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 75303.07
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 16531.62
Initial. Layer M3 wire length = 18017.33
Initial. Layer M4 wire length = 14677.71
Initial. Layer M5 wire length = 11360.10
Initial. Layer M6 wire length = 6956.16
Initial. Layer M7 wire length = 2363.96
Initial. Layer M8 wire length = 5396.21
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 53004
Initial. Via VIA1_Base count = 16952
Initial. Via VIA2_Base count = 23281
Initial. Via VIA34SQ_C count = 6168
Initial. Via VIA4SQ count = 4208
Initial. Via VIA5SQ_C count = 1453
Initial. Via VIA67SQ_C count = 711
Initial. Via VIA78SQ_C count = 231
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:46:46 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  260  Alloctr  262  Proc 5588 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    15 Max = 2 GRCs =    20 (0.04%)
phase1. H routing: Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
phase1. V routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 75298.42
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 16553.79
phase1. Layer M3 wire length = 18017.98
phase1. Layer M4 wire length = 14662.57
phase1. Layer M5 wire length = 11357.30
phase1. Layer M6 wire length = 6949.18
phase1. Layer M7 wire length = 2362.88
phase1. Layer M8 wire length = 5394.72
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 52987
phase1. Via VIA1_Base count = 16952
phase1. Via VIA2_Base count = 23271
phase1. Via VIA34SQ_C count = 6166
phase1. Via VIA4SQ count = 4204
phase1. Via VIA5SQ_C count = 1452
phase1. Via VIA67SQ_C count = 711
phase1. Via VIA78SQ_C count = 231
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jul 30 14:46:46 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  260  Alloctr  262  Proc 5588 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    15 Max = 2 GRCs =    20 (0.04%)
phase2. H routing: Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
phase2. V routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 75300.96
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 16546.59
phase2. Layer M3 wire length = 18019.20
phase2. Layer M4 wire length = 14661.37
phase2. Layer M5 wire length = 11356.82
phase2. Layer M6 wire length = 6957.29
phase2. Layer M7 wire length = 2363.48
phase2. Layer M8 wire length = 5396.21
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 52989
phase2. Via VIA1_Base count = 16952
phase2. Via VIA2_Base count = 23273
phase2. Via VIA34SQ_C count = 6166
phase2. Via VIA4SQ count = 4204
phase2. Via VIA5SQ_C count = 1452
phase2. Via VIA67SQ_C count = 711
phase2. Via VIA78SQ_C count = 231
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Jul 30 14:46:46 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  260  Alloctr  262  Proc 5588 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    15 Max = 2 GRCs =    20 (0.04%)
phase3. H routing: Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
phase3. V routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
phase3. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 75300.96
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 16546.59
phase3. Layer M3 wire length = 18019.20
phase3. Layer M4 wire length = 14661.37
phase3. Layer M5 wire length = 11356.22
phase3. Layer M6 wire length = 6957.29
phase3. Layer M7 wire length = 2364.08
phase3. Layer M8 wire length = 5396.21
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 52989
phase3. Via VIA1_Base count = 16952
phase3. Via VIA2_Base count = 23273
phase3. Via VIA34SQ_C count = 6166
phase3. Via VIA4SQ count = 4204
phase3. Via VIA5SQ_C count = 1452
phase3. Via VIA67SQ_C count = 711
phase3. Via VIA78SQ_C count = 231
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Whole Chip Routing] Stage (MB): Used  189  Alloctr  189  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  260  Alloctr  262  Proc 5588 

Congestion utilization per direction:
Average vertical track utilization   = 10.70 %
Peak    vertical track utilization   = 65.38 %
Average horizontal track utilization = 14.00 %
Peak    horizontal track utilization = 78.26 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[End of Global Routing] Stage (MB): Used  185  Alloctr  185  Proc    0 
[End of Global Routing] Total (MB): Used  256  Alloctr  258  Proc 5588 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -64  Alloctr  -65  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5588 

Clock-opt Incremental Global-routing complete  CPU:   334 s (  0.09 hr )  ELAPSE:   216 s (  0.06 hr )  MEM-PEAK:  2095 MB
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6706 nets, 6654 global routed, 50 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6704, routed nets = 6704, across physical hierarchy nets = 0, parasitics cached nets = 6704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)

INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
INFO: Concurrent Legalization and Optimization (CLO) Reverted
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0106 seconds to build cellmap data
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/clock): 3116
INFO: creating 41(r) x 76(c) GridCells YDim 1.8 XDim 1.8
INFO: number of GridCells (picorv32/clock): 3116
Total 0.0389 seconds to load 7304 cell instances into cellmap
Moveable cells: 5942; Application fixed cells: 60; Macro cells: 0; User fixed cells: 1302
0 out of 6643 data nets is detail routed, 61 out of 61 clock nets are detail routed and total 6704 nets have been analyzed
Only clock route nets/shapes. Estimated current stage is after clock detail route stage
Average cell width 0.9557, cell height 0.6000, cell area 0.5734 for total 6002 placed and application fixed cells
runtime_assert false
enhanced site row merge :  1
Key: unit, value: 0xd27d44b0
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50000 50000) (1308740 674000)
Preroute opto area query mode: NDM
Using CLEO = true
APS-MCMM: Setup/DRC-only scenario grouping = [0 1 2]
APS-MCMM: Hold scenario grouping = [0 1 2]
APS-MCMM: Leakage scenario grouping = [0 1 2]
APS-MCMM: Dynamic scenario grouping = [0 1 2]
Summary: is MV Ready (has MV info... UPF or derived)
Summary: design is not hierarchical
Voltage Area: id=0, index=0, name=DEFAULT_VA, is default, domain=DEFAULT_POWER_DOMAIN, scopeHier=, psn=VDD;
Number of VARs = 1
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 0
Setup Voltages:
  Supply Net = VDD, voltages =  0.8800 0.7200 0.8000
  Supply Net = VSS, voltages = 
Hold Voltages:
  Supply Net = VDD, voltages =  0.8800 0.7200 0.8000
  Supply Net = VSS, voltages = 
Unique Voltages in Design:  0.7200 0.8000 0.8800
Default Voltage Area = DEFAULT_VA
Blocked VAs: 
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Found AutoNdr rule _snps_autoNdr_power by name when the auto ndr flow is not enabled. (ZRT-828)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
GR Routing Service: Started IMRD 
GR Routing Service: ndmAttrDef 'usr_tmng_crit' created with default value 0 
GR Routing Service: ndmAttrDef 'rted_by_minDly' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkConn' created with default value 0 
GR Routing Service: ndmAttrDef 'port_subnet_crit_blkPort' created with default value 0 
Loading timing information to the router ...
Design  Scenario FUNC_Slow (Mode FUNC Corner Slow)
Timing information loaded to the router.
GR Routing Service: Setting costIdx to 3 
GR Routing Service: rebuildCongmap: itr = 3 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  7.10	 on layer (3)	 M3
Average gCell capacity  5.34	 on layer (4)	 M4
Average gCell capacity  5.01	 on layer (5)	 M5
Average gCell capacity  4.58	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Created 2 thread routing service with costIdx = 3. (tbbMode 0)
GR Routing Service: Setting costIdx to 3 
rtapi Thread-server 0: startup 
rtapi Thread-server 1: startup 
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
GR Routing Service: loadPermBufBlockages 

INFO: GRE flow is enabled.


Clock-opt optimization Phase 45 Iter  1         0.01        0.01      0.00         1       3441.75  155981392.00        6002              0.06      2095
Clock-opt optimization Phase 45 Iter  2         0.01        0.01      0.00         1       3441.75  155981392.00        6002              0.06      2095
Clock-opt optimization Phase 45 Iter  3         0.01        0.01      0.00         1       3441.75  155981392.00        6002              0.06      2095
Clock-opt optimization Phase 45 Iter  4         0.01        0.01      0.00         1       3441.75  155981392.00        6002              0.06      2095
Clock-opt optimization Phase 45 Iter  5         0.01        0.01      0.00         1       3441.75  155981392.00        6002              0.06      2095
Clock-opt optimization Phase 45 Iter  6         0.01        0.01      0.00         1       3441.75  155981392.00        6002              0.06      2095
Clock-opt optimization Phase 45 Iter  7         0.01        0.01      0.00         1       3441.75  155981392.00        6002              0.06      2095

Clock-opt optimization Phase 46 Iter  1         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Clock-opt optimization Phase 46 Iter  2         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Clock-opt optimization Phase 46 Iter  3         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Clock-opt optimization Phase 46 Iter  4         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Clock-opt optimization Phase 46 Iter  5         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Clock-opt optimization Phase 46 Iter  6         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Clock-opt optimization Phase 46 Iter  7         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Clock-opt optimization Phase 46 Iter  8         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Clock-opt optimization Phase 46 Iter  9         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Clock-opt optimization summary            SETUP-COST    R2R-COST HOLD-COST LDRC-COST          AREA     LEAKAGE     INSTCNT            ELAPSE       MEM
Clock-opt optimization Phase 46 Iter 10         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Clock-opt optimization Phase 46 Iter 11         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Clock-opt optimization Phase 46 Iter 12         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095

INFO: New Levelizer turned on
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Information: Design Average RC for design picorv32  (NEX-011)
Information: r = 2.055545 ohm/um, via_r = 1.195604 ohm/cut, c = 0.139379 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 2.672795 ohm/um, via_r = 0.910705 ohm/cut, c = 0.129642 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Clock-opt optimization Phase 47 Iter  1         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Clock-opt optimization Phase 47 Iter  2         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 47 Iter  3         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Corner Scaling is off, multiplier is 1.000000
Information: Using default layer M4 (Current) (OPT-079)
new default layer same as orig default layer
Information: Using default layer M4 (Inferior) (OPT-079)
Clock-opt optimization Phase 47 Iter  4         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Clock-opt optimization Phase 47 Iter  5         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095

Clock-opt optimization Phase 48 Iter  1         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Warning: Design includes unreasonable large hold violation(s). (OPT-209)
Clock-opt optimization Phase 48 Iter  2         0.00        0.00      0.00         1       3442.11  155984064.00        6002              0.06      2095
Warning: Design includes unreasonable large hold violation(s). (OPT-209)




Clock-opt route preserve complete         CPU:   341 s (  0.09 hr )  ELAPSE:   221 s (  0.06 hr )  MEM-PEAK:  2095 MB

Information: Ending   clock_opt / final_opto (FLW-8001)
Information: Time: 2025-07-30 14:46:51 / Session:  00:03:40 / Command:  00:01:59 / CPU:  00:03:09 / Memory: 2095 MB (FLW-8100)


Clock-opt optimization complete                 0.00        0.00      0.00         1       3442.73  156111712.00        6002              0.06      2095
INFO: Sending timing info to router
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3349 total shapes.
Layer M2: cached 3307 shapes out of 20434 total shapes.
Layer M3: cached 3307 shapes out of 20368 total shapes.
Cached 9921 vias out of 74294 total vias.

Legalizing Top Level Design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0118 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 165 ref cells (23 fillers) from library

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     7854.54         7304        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   7304
number of references:               165
number of site rows:                104
number of locations attempted:   122607
number of locations failed:         605  (0.5%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    45        875       319 ( 36.5%)        660       286 ( 43.3%)  SAEDRVT14_ADDH_0P5

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    45        875       319 ( 36.5%)        660       286 ( 43.3%)  SAEDRVT14_ADDH_0P5

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        5942 (76321 total sites)
avg row height over cells:        0.600 um
rms cell displacement:            0.005 um ( 0.01 row height)
rms weighted cell displacement:   0.005 um ( 0.01 row height)
max cell displacement:            0.518 um ( 0.86 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                8
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: placecopt_h_inst_21764 (SAEDRVT14_BUF_U_0P5)
  Input location: (119.404,41)
  Legal location: (119.922,41)
  Displacement:   0.518 um ( 0.86 row height)
Cell: ctmi_13078 (SAEDRVT14_OA2BB2_V1_0P5)
  Input location: (100.534,32.6)
  Legal location: (100.682,32.6)
  Displacement:   0.148 um ( 0.25 row height)
Cell: ctmi_13776 (SAEDRVT14_NR3_8)
  Input location: (118.294,41)
  Legal location: (118.22,41)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmi_12280 (SAEDRVT14_NR2_1)
  Input location: (117.554,41)
  Legal location: (117.48,41)
  Displacement:   0.074 um ( 0.12 row height)
Cell: placeHFSBUF_277_7962 (SAEDRVT14_BUF_ECO_2)
  Input location: (99.942,32.6)
  Legal location: (99.868,32.6)
  Displacement:   0.074 um ( 0.12 row height)
Cell: ctmi_12189 (SAEDRVT14_ND2_CDC_1)
  Input location: (117.924,41)
  Legal location: (117.85,41)
  Displacement:   0.074 um ( 0.12 row height)
Cell: placeHFSINV_572_7961 (SAEDRVT14_INV_0P75)
  Input location: (99.646,32.6)
  Legal location: (99.572,32.6)
  Displacement:   0.074 um ( 0.12 row height)
Cell: placectmTdsLR_1_9827 (SAEDRVT14_AO222_U_0P5)
  Input location: (97.87,26.6)
  Legal location: (97.944,26.6)
  Displacement:   0.074 um ( 0.12 row height)
Cell: add_1571/U_50 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (81.664,22.4)
  Legal location: (81.664,22.4)
  Displacement:   0.000 um ( 0.00 row height)
Cell: add_1571/U_53 (SAEDRVT14_ADDF_V1_0P5)
  Input location: (81.738,23.6)
  Legal location: (81.738,23.6)
  Displacement:   0.000 um ( 0.00 row height)

Legalization succeeded.
Total Legalizer CPU: 0.882
Total Legalizer Wall Time: 0.884
----------------------------------------------------------------

Clock-opt legalization complete           CPU:   342 s (  0.09 hr )  ELAPSE:   222 s (  0.06 hr )  MEM-PEAK:  2095 MB
rtapi Thread-server 0: shutdown 
rtapi Thread-server 1: shutdown 

No. startProblems      =    15 

No. doRoutes           =     0 
No. doUnroutes         =     0 
No. redoRoutes         =     0 
No. redoUnroutes       =     0 
No. undoRoutes         =     0 
No. undoUnroutes       =     0 
No. commitRoutes       =     0 
No. commitUnroutes     =     0 
No. uncommitRoutes     =     0 
No. uncommitUnroutes   =     0 
No. doRoute fails      =     0 
No. doUnroute fails    =     0 

No. viaLadderQueries   =     0 
No. doDelVias          =     0 
No. doAddVias          =     0 
No. redoDelVias        =     0 
No. redoAddVias        =     0 
No. undoDelVias        =     0 
No. undoAddVias        =     0 
No. commitChangeVias   =     0 
No. uncommitChangeVias =     0 
No. doDelVias fails    =     0 
No. doAddVias fails    =     0 

Updating congestion ...
Updating congestion ...
GR Routing Service: Wrote GR congmap to NDM 
Information: The netlist change observers are disabled for incremental extraction. (TIM-126)
Information: The netlist change observers are enabled for incremental extraction. (TIM-127)
INFO: Running refresh_via_ladders
Information: Forcing rerun of global router after global_route_opt due to app option route.global.force_rerun_after_global_route_opt being set. (ZRT-608)
Warning: Please run the command "check_routability" before running Zroute commands. (ZRT-762)
Information: The net parasitics of block picorv32 are cleared. (TIM-123)
No cell change area manager for zroute
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    7  Alloctr    8  Proc 5604 
Printing options for 'route.common.*'
common.verbose_level                                    :	 0                   
common.via_on_grid_by_layer_name                        :	 {VIA1 false} {VIA2 true}
common.wire_on_grid_by_layer_name                       :	 {M1 true} {M2 true} {M3 true}

Printing options for 'route.global.*'
global.crosstalk_driven                                 :	 false               
global.force_rerun_after_global_route_opt               :	 true                
global.timing_driven                                    :	 false               

Begin global routing.
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = MRDL
Turn off antenna since no rule is specified
Information: Option route.detail.force_end_on_preferred_grid will be ignored since none of the layers have preferred grid. (ZRT-703)
Skipping 10 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Information: Via ladder engine would be activated for pattern must join connection in certain commands. Please refer to man-page for the command list. (ZRT-619)
Warning: Found AutoNdr rule _snps_autoNdr_power by name when the auto ndr flow is not enabled. (ZRT-828)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M1 default pitch 0.074 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.074" & "wire/via-up 0.078". (ZRT-026)
Via on layer (VIA1) needs more than one tracks
Warning: Layer M2 default pitch 0.060 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.078" & "wire/via-up 0.060". (ZRT-026)
Via on layer (VIA4) needs more than one tracks
Warning: Layer M5 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.125" & "wire/via-up 0.100". (ZRT-026)
Via on layer (VIA7) needs more than one tracks
Warning: Layer M7 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.100" & "wire/via-up 0.107". (ZRT-026)
Wire on layer (M8) needs more than one tracks
Via on layer (VIA7) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Warning: Layer M8 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.107" & "wire/via-up 0.135". (ZRT-026)
Wire on layer (M9) needs more than one tracks
Via on layer (VIA8) needs more than one tracks
Via on layer (VIARDL) needs more than one tracks
Warning: Layer M9 default pitch 0.100 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 0.135" & "wire/via-up 1.570". (ZRT-026)
Via on layer (VIARDL) needs more than one tracks
Warning: Layer MRDL default pitch 4.000 may be too small to handle up/down via. Note, that minimum requirements are "wire/via-down 4.500" & "wire/via-up 4.000". (ZRT-026)
Transition layer name: M7(6)
Transition layer name: M8(7)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range. (ZRT-707)
Information: When applicable Min-max layer allow_pin_connection mode will allow paths of length 0.90 outside the layer range on clock nets. (ZRT-718)
Information: When applicable layer based tapering will taper up to 0.00 in distance from the pin. (ZRT-706)
Warning: Standard cell pin SAEDRVT14_INV_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PS_3/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_4/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AOBUF_IW_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_6/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_1P5/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_12/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_8/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PS_0P75/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_INV_PECO_2/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_PECO_1/VDD has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_EO2_V1_0P75/A1 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_AO221_1/B2 has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_BUF_ECO_1/A has no valid via regions. (ZRT-044)
Warning: Standard cell pin SAEDRVT14_ADDH_0P5/CO has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   63  Alloctr   64  Proc  -32 
[End of Read DB] Total (MB): Used   70  Alloctr   72  Proc 5572 
Loading parastics information to the router ...
parastics information loaded to the router.
[End of Loading Timing] Elapsed real time: 0:00:00 
[End of Loading Timing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00um,0.00um,135.87um,72.40um)
Number of routing layers = 10
layer M1, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M2, dir Hor, min width = 0.034um, min space = 0.026um pitch = 0.06um
layer M3, dir Ver, min width = 0.034um, min space = 0.026um pitch = 0.074um
layer M4, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M5, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M6, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M7, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M8, dir Hor, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer M9, dir Ver, min width = 0.06um, min space = 0.04um pitch = 0.1um
layer MRDL, dir Hor, min width = 2um, min space = 2um pitch = 4um
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    2  Alloctr    2  Proc    0 
[End of Build Tech Data] Total (MB): Used   73  Alloctr   75  Proc 5572 
Net statistics:
Total number of nets     = 6706
Number of nets to route  = 6681
Number of nets with min-layer-mode soft = 61
Number of nets with min-layer-mode soft-cost-medium = 61
Number of nets with max-layer-mode hard = 61
6703 nets are fully connected,
 of which 25 are detail routed and 6640 are global routed.
61 nets have non-default rule CLK_NDR
	 61 non-user-specified nets, 61 non-user-specified clock nets, 0 user-specified nets
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    5  Alloctr    5  Proc    0 
[End of Build All Nets] Total (MB): Used   79  Alloctr   80  Proc 5572 
Net length statistics: 
Net Count(Ignore Fully Rted) 32, Total Half Perimeter Wire Length (HPWL) 526 microns
HPWL   0 ~   50 microns: Net Count       30	Total HPWL          252 microns
HPWL  50 ~  100 microns: Net Count        0	Total HPWL            0 microns
HPWL 100 ~  200 microns: Net Count        2	Total HPWL          274 microns
HPWL 200 ~  300 microns: Net Count        0	Total HPWL            0 microns
HPWL 300 ~  400 microns: Net Count        0	Total HPWL            0 microns
HPWL 400 ~  500 microns: Net Count        0	Total HPWL            0 microns
HPWL 500 ~  600 microns: Net Count        0	Total HPWL            0 microns
HPWL 600 ~  700 microns: Net Count        0	Total HPWL            0 microns
HPWL 700 ~  800 microns: Net Count        0	Total HPWL            0 microns
HPWL 800 ~  900 microns: Net Count        0	Total HPWL            0 microns
HPWL 900 ~ 1000 microns: Net Count        0	Total HPWL            0 microns
HPWL     > 1000 microns: Net Count        0	Total HPWL            0 microns
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Average gCell capacity  1.58	 on layer (1)	 M1
Average gCell capacity  8.57	 on layer (2)	 M2
Average gCell capacity  7.10	 on layer (3)	 M3
Average gCell capacity  5.34	 on layer (4)	 M4
Average gCell capacity  5.01	 on layer (5)	 M5
Average gCell capacity  4.58	 on layer (6)	 M6
Average gCell capacity  4.27	 on layer (7)	 M7
Average gCell capacity  6.03	 on layer (8)	 M8
Average gCell capacity  6.00	 on layer (9)	 M9
Average gCell capacity  0.13	 on layer (10)	 MRDL
Average number of tracks per gCell 8.13	 on layer (1)	 M1
Average number of tracks per gCell 10.07	 on layer (2)	 M2
Average number of tracks per gCell 8.13	 on layer (3)	 M3
Average number of tracks per gCell 6.04	 on layer (4)	 M4
Average number of tracks per gCell 6.01	 on layer (5)	 M5
Average number of tracks per gCell 6.04	 on layer (6)	 M6
Average number of tracks per gCell 6.01	 on layer (7)	 M7
Average number of tracks per gCell 6.04	 on layer (8)	 M8
Average number of tracks per gCell 6.01	 on layer (9)	 M9
Average number of tracks per gCell 0.15	 on layer (10)	 MRDL
Number of gCells = 271200
Current Stage stats:
[End of Build Congestion Map] Elapsed real time: 0:00:00 
[End of Build Congestion Map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion Map] Stage (MB): Used    4  Alloctr    4  Proc    0 
[End of Build Congestion Map] Total (MB): Used   84  Alloctr   85  Proc 5572 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Add Nets Demand] Elapsed real time: 0:00:00 
[End of Add Nets Demand] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Add Nets Demand] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Add Nets Demand] Total (MB): Used   84  Alloctr   86  Proc 5572 
Number of user frozen nets = 0
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used   13  Alloctr   13  Proc    0 
[End of Build Data] Total (MB): Used   84  Alloctr   86  Proc 5572 
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used  176  Alloctr  176  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used  260  Alloctr  262  Proc 5572 
Information: Using 2 threads for routing. (ZRT-444)
Information: Multiple gcell levels ON
Information: Buffer distance is estimated to be ~271.0000um (451 gCells)

Start GR phase 0
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[rtAllBotParts] Elapsed real time: 0:00:00 
[rtAllBotParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[rtTop] Elapsed real time: 0:00:00 
[rtTop] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 1 (1 x 1)
Size of partitions: 226 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used  260  Alloctr  262  Proc 5572 
Initial. Routing result:
Initial. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. Both Dirs: Overflow =    15 Max = 2 GRCs =    20 (0.04%)
Initial. H routing: Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
Initial. V routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
Initial. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 75303.01
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 16548.76
Initial. Layer M3 wire length = 18021.60
Initial. Layer M4 wire length = 14660.35
Initial. Layer M5 wire length = 11354.72
Initial. Layer M6 wire length = 6957.29
Initial. Layer M7 wire length = 2364.08
Initial. Layer M8 wire length = 5396.21
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 52954
Initial. Via VIA1_Base count = 16944
Initial. Via VIA2_Base count = 23249
Initial. Via VIA34SQ_C count = 6163
Initial. Via VIA4SQ count = 4204
Initial. Via VIA5SQ_C count = 1452
Initial. Via VIA67SQ_C count = 711
Initial. Via VIA78SQ_C count = 231
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Wed Jul 30 14:46:53 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used  260  Alloctr  262  Proc 5572 
phase1. Routing result:
phase1. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. Both Dirs: Overflow =    15 Max = 2 GRCs =    20 (0.04%)
phase1. H routing: Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
phase1. V routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
phase1. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 75300.42
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 16555.91
phase1. Layer M3 wire length = 18020.38
phase1. Layer M4 wire length = 14661.55
phase1. Layer M5 wire length = 11355.80
phase1. Layer M6 wire length = 6949.18
phase1. Layer M7 wire length = 2362.88
phase1. Layer M8 wire length = 5394.72
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 52952
phase1. Via VIA1_Base count = 16944
phase1. Via VIA2_Base count = 23247
phase1. Via VIA34SQ_C count = 6163
phase1. Via VIA4SQ count = 4204
phase1. Via VIA5SQ_C count = 1452
phase1. Via VIA67SQ_C count = 711
phase1. Via VIA78SQ_C count = 231
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Wed Jul 30 14:46:53 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used  260  Alloctr  262  Proc 5572 
phase2. Routing result:
phase2. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. Both Dirs: Overflow =    15 Max = 2 GRCs =    20 (0.04%)
phase2. H routing: Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
phase2. V routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
phase2. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 75302.96
phase2. Layer M1 wire length = 0.00
phase2. Layer M2 wire length = 16548.71
phase2. Layer M3 wire length = 18021.60
phase2. Layer M4 wire length = 14660.35
phase2. Layer M5 wire length = 11355.32
phase2. Layer M6 wire length = 6957.29
phase2. Layer M7 wire length = 2363.48
phase2. Layer M8 wire length = 5396.21
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 52954
phase2. Via VIA1_Base count = 16944
phase2. Via VIA2_Base count = 23249
phase2. Via VIA34SQ_C count = 6163
phase2. Via VIA4SQ count = 4204
phase2. Via VIA5SQ_C count = 1452
phase2. Via VIA67SQ_C count = 711
phase2. Via VIA78SQ_C count = 231
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.

Start GR phase 3
Wed Jul 30 14:46:53 2025
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[rtAllParts] Elapsed real time: 0:00:00 
[rtAllParts] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Number of partitions: 2 (2 x 1)
Size of partitions: 128 gCells x 120 gCells
[updNetsDmd] Elapsed real time: 0:00:00 
[updNetsDmd] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
Current Stage stats:
[End of Phase3 Routing] Elapsed real time: 0:00:00 
[End of Phase3 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase3 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase3 Routing] Total (MB): Used  260  Alloctr  262  Proc 5572 
phase3. Routing result:
phase3. Both Dirs: Dmd-Cap  =     0 Max = 0 GRCs =     0 (0.00%)
phase3. H routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. V routing: Dmd-Cap  =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. Both Dirs: Overflow =    15 Max = 2 GRCs =    20 (0.04%)
phase3. H routing: Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
phase3. V routing: Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase3. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M2         Overflow =    12 Max = 2 (GRCs =  1) GRCs =    17 (0.06%)
phase3. M3         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.01%)
phase3. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase3. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase3. Total Wire Length = 75302.96
phase3. Layer M1 wire length = 0.00
phase3. Layer M2 wire length = 16548.71
phase3. Layer M3 wire length = 18021.60
phase3. Layer M4 wire length = 14660.35
phase3. Layer M5 wire length = 11354.72
phase3. Layer M6 wire length = 6957.29
phase3. Layer M7 wire length = 2364.08
phase3. Layer M8 wire length = 5396.21
phase3. Layer M9 wire length = 0.00
phase3. Layer MRDL wire length = 0.00
phase3. Total Number of Contacts = 52954
phase3. Via VIA1_Base count = 16944
phase3. Via VIA2_Base count = 23249
phase3. Via VIA34SQ_C count = 6163
phase3. Via VIA4SQ count = 4204
phase3. Via VIA5SQ_C count = 1452
phase3. Via VIA67SQ_C count = 711
phase3. Via VIA78SQ_C count = 231
phase3. Via VIA89_C count = 0
phase3. Via VIA9RDL count = 0
phase3. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:01 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Whole Chip Routing] Stage (MB): Used  189  Alloctr  189  Proc    0 
[End of Whole Chip Routing] Total (MB): Used  260  Alloctr  262  Proc 5572 

Congestion utilization per direction:
Average vertical track utilization   = 10.69 %
Peak    vertical track utilization   = 65.38 %
Average horizontal track utilization = 14.00 %
Peak    horizontal track utilization = 78.26 %

[End of Global Routing] Elapsed real time: 0:00:01 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[End of Global Routing] Stage (MB): Used  185  Alloctr  186  Proc    0 
[End of Global Routing] Total (MB): Used  256  Alloctr  258  Proc 5572 
Updating the database ...
Updating congestion ...
Information: Extraction observers are detached as design net change threshold is reached.
[End of dbOut] Elapsed real time: 0:00:00 
[End of dbOut] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of dbOut] Stage (MB): Used  -64  Alloctr  -65  Proc    0 
[End of dbOut] Total (MB): Used   36  Alloctr   37  Proc 5572 

Clock-opt Incremental Global-routing complete  CPU:   344 s (  0.10 hr )  ELAPSE:   223 s (  0.06 hr )  MEM-PEAK:  2095 MB
INFO: place.legalize.enable_advanced_legalizer not set - need to revert CLO
INFO: First Clock-opt did not mark run with CLO enabled/disabled property
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050003603  3.179565140527  5.567246954587  2.894454387461  6.565921217863  9.017937705874  46.452523609339  8.634627841907  0.781793740852  7.442087011238  3.181173849079  6.992250260832
4.646239500641  3.823702212269  3.871840296193  1.424294066690  9.687527892996  6.131807549787  1.465719132247  8.763589181122  1.911351036960  9.637341610942  85.420669988138  4.045338297428  5.020169416976  6.345888829962  1.220133595077  5.967847396778
6.224305671704  0.238797715000  3.284509589705  9.611151237147  0.128739682522  0.513551523725  7.835161026811  8.372519099733  3.443640824458  6.760973362271  88.200100964966  9.819221514140  1.487801187763  2.106397866767  9.078080126983  1.314288630187
8.805817928323  0.072343539122  6.270037326705  0.450494780240  3.928173634963  9.852544361253  0.210098310127  4.718589655457  0.746653063562  4.878808020782  73.988351384759  1.334414488890  0.279727872609  8.236522940626  1.425303546381  6.766529199187
4.740224950513  6.567966215027  5.706185626119  8.134461036181  4.723121071581  6.753657767486  0.418221079584  5.624697562041  7.273871193921  1.608673380650  53.274059194724  5.890572786075  8.439953548971  1.154906668601  4.924462020001  0.405169190953
4.590768921970  4.170951209159  0.006744354660  9.230842681426  9.005588346071  9.326522482444  6.379456735048  7.070545116827  1.601288871734  3.371851099395  77.114198961785  2.772915647068  2.637116216996  9.532701052994  6.656289109097  9.409795558072
6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269582673  0.883342434938  3.292435021621  6.918317961214  39.631092911156  7.821372676900  1.416744456161  2.866932622019  5.692869403132  5.858445024802
5.513631359359  5.213535407563  4.512012804123  4.775181265300  0.522000410998  3.135331142254  4.650848248557  7.371884848373  1.125482936801  0.550338871494  27.838367723053  1.661322829663  7.011797181071  7.845250674711  0.998502947436  4.042327646769
7.943493242169  3.877015511999  8.999723005082  0.262507546850  3.017919614214  1.169627813033  4.141833553751  5.565094379098  9.360291367026  4.254590402092  13.870712447149  5.117078598164  4.047871227472  1.421985192074  0.044450941463  7.138041352498
4.361330991019  8.619745279820  6.103190282792  4.529562340725  9.547726936300  8.696336740310  3.784709364151  5.702741133615  6.476694424697  6.650523156592  25.280627789647  3.823126254854  8.324095710419  3.421609755657  8.038190530247  9.639287277774
4.187540401048  5.050000353317  9.565833784556  7.214754587289  4.454387461656  5.921217863901  7.937505874310  4.670800933986  3.439509851607  8.123964285274  57.499236838318  1.156371822080  2.250724932464  6.239504241382  3.702239069387  1.840296193142
4.294066690968  7.527899646613  1.807232944146  5.787932247876  3.589181122191  1.351036960963  7.341410942700  1.484438813840  4.500644403750  2.060531897663  50.290044562122  0.116027820987  7.847850878622  4.305675304023  8.797732800328  4.509589705961
1.151237147012  8.739689272051  3.551216982783  5.139826811837  2.519099733344  3.640824458676  0.973162271738  9.438536496698  1.999976175914  8.734700176321  11.679351967907  8.063659918653  4.288102287880  5.817922623007  2.343561422627  0.037326705045
0.494780240392  8.173631613985  2.544054410021  0.066110127471  8.589655450202  6.653063870434  8.808852682685  7.253678475913  3.418263540902  7.926379760982  41.896544426142  5.386078712255  6.529669587474  0.224952113656  7.966247327570  6.185626119813
4.461036181496  3.121071581699  3.657767486065  8.221079684562  4.697562041727  3.871193921160  8.673380650488  6.823459472458  9.024093368484  3.949946297111  69.172022601492  4.445552725771  5.169659553459  0.768922770417  0.951231459000  6.744354660923
0.842681426924  5.588346071956  6.522482444651  9.456735148707  0.545116827160  1.288871734337  1.851099395627  0.837336178527  7.268389467726  3.765211899695  47.988603194665  6.262631819352  9.795017672613  6.993114939776  3.510004470962  5.254751594741
7.690064932244  9.371101703128  3.513581151980  6.269582773088  3.342434931511  2.435021929838  8.317991014242  2.527731115678  2.104082351914  1.628035816128  71.119273219569  2.842935954997  8.445583402551  3.631350159521  3.535439863451  2.012804123477
5.181265300076  2.000417760358  5.331833872400  0.816448757737  1.884848373110  5.482936801062  0.338671794124  2.254212305316  6.109007627270  1.123308407178  50.633514511099  8.585489043445  2.327246469794  3.493274069387  7.015543299899  9.723005082026
2.507546850325  7.919614214151  9.627813033459  1.833553951556  5.094379098936  0.291367026425  4.590202092084  6.499784714951  1.774674577340  4.731712047214  36.368032874004  4.433483070754  8.041952198436  1.330923919861  9.745201120610  3.190282792452
9.562340725954  7.726936300869  6.336740310378  4.709364151570  2.741133615647  6.694424697665  0.523956592108  7.480218964738  2.389440146383  2.453162141934  36.176245057803  8.173078275144  9.287888574418  7.540433948505  0.000385617956  5.833784556721
4.754587289445  4.387461656592  1.217863901793  7.505874310467  0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026084346462  44.071731782370  2.212507315365  0.296704942429  4.066622868752  7.899678913180  7.232944146578
7.932247876358  9.181122191135  1.036960963734  1.410942700148  4.438813840450  0.644403750206  0.531697663458  8.422996212201  1.679507759678  4.739678962243  10.142894423879  7.715342189680  9.589306161115  1.237179912873  9.689204351355  1.216982783513
9.826811832759  9.099733351005  0.824458683738  3.162271238943  8.536496698230  9.976175914245  4.708777321063  9.326676790780  6.332698313142  8.863015888058  22.305097407234  3.539464488233  7.326306245049  4.780272292817  3.631645285254  4.054410021006
6.110127476356  9.655457081306  3.063562494521  8.820782185725  3.678475913482  8.263540902164  6.377261982365  2.834062614253  8.674638167665  2.919915847402  39.337287056796  6.215369331848  5.626710013446  1.036113372312  1.071513975365  7.767486041822
1.079584567967  7.562041734028  1.193921177508  3.380650988682  3.459472458902  4.093368484394  9.944897111549  0.206860149244  4.522000104051  6.919092445907  73.308644817095  1.209491861804  4.354261123084  2.681458800558  8.346003232652  2.482444637945
6.735048702552  5.116827177869  8.871734344826  1.099395127083  7.336178527867  8.389467726748  5.211690695327  0.745299466562  6.230909794097  9.555804361369  08.597933576351  0.072412656144  4.751194641769  0.064964820937  1.101735404351  3.581151966626
9.582673083767  2.434938336753  5.021621608341  7.961214742252  7.731115678210  4.082351914162  8.035616128669  3.802201956928  4.260313258584  4.502480455136  46.863845321353  5.407806862993  2.804725477518  1.265333752200  0.417792613533  1.833872465081
6.448557737188  4.848373112548  2.936801055033  8.671494124225  4.212305316610  9.007627270112  3.308107178452  5.607471109985  8.514743640423  2.764676179434  08.764801787701  5.511232399582  3.005684026250  7.546883001791  9.614246416962  7.813033414183
3.553751556509  4.379098936029  1.367026425459  0.202092084649  9.784714951177  4.674577340473  1.712747214219  8.159207400444  3.314146371380  4.135249043613  45.413751261974  5.279163110929  0.282394452956  2.340758654772  6.936332169633  6.740310378470
9.364151570274  1.133615647669  4.424697665052  3.956592108748  0.218964738379  9.440146383617  3.161042934216  0.515565780381  7.373024796392  8.727777641875  55.923780905000  0.353650456193  3.784158721475  4.587212145438  7.461688892121  7.863901793750
5.874310467080  0.933986343950  9.851607812396  4.085274420834  1.123831811560  4.907969922502  6.083246462395  0.064138237022  1.226938718402  9.619314442940  71.112600152789  9.646956680333  2.944748578793  2.247809058918  1.122123435103  6.960963734141
0.942700148443  8.813840450064  4.403750206053  1.697663458842  2.996212201167  9.507759678473  9.677862243056  7.170402387977  1.500032845095  8.970596311512  42.669754273968  9.272394855731  6.982385513982  6.811860951909  9.733376664082  4.458676097316
2.271738943853  6.496698199997  6.175914873470  8.776321063932  6.676790780633  2.698313142886  3.018788058179  2.832300723435  3.912262700373  2.670504704947  95.762034217363  1.613228754015  4.410623006611  0.127404558965  5.457006965306  3.562487880882
0.782685725367  8.475913341826  3.540902792637  7.260982365283  4.062614253908  4.638167665663  9.918748402249  5.051365679662  1.502757061856  2.611981544610  41.603114712107  1.581918865386  7.486643822107  9.584595169756  2.041759687119  3.921160867338
0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149244459  2.000104051604  9.095345207689  2.197041709512  0.915900067443  5.466092508426  96.944242958834  6.071275216006  2.444239545673  5.048731354511  6.827192428887  1.734337185109
9.395627083733  6.178527726838  9.467726376521  1.699695327074  5.299466562641  0.909794097915  5.807261769931  1.313977635100  7.217096252547  5.159474376900  79.567855137110  1.703448140442  1.151568226958  2.673012634243  4.938351543502  1.621691831796
1.214242252773  1.115678210408  2.351914162803  5.616128669380  2.201956928426  0.313258584450  2.480255136313  5.935952135354  0.756345120128  0.412347951812  70.940973800041  7.760657322277  3.872067681644  8.557761488484  8.373144848293  6.801055033867
1.494124225431  2.305316610910  7.627270112340  8.107178552560  7.471109987084  4.743640441509  4.676975534932  4.216938770155  1.199989997230  0.508202825075  51.325817591961  4.214459921603  3.033900083355  3.751574109437  9.098968329136  7.026425459020
2.092084649988  4.714951177477  4.577340473181  2.747214319815  9.207400446564  4.146371305789  5.249849613309  9.101986197452  7.982061031902  8.279245495623  55.296933372693  6.300101514792  0.310864870936  4.151598374113  3.615679969442  4.697665052395
6.592108748031  8.964738238954  0.146383245326  1.041934316051  5.565780381737  3.024796392872  7.777441875404  0.104850500003  5.331795658337  8.455672347545  92.750424038746  1.656834002804  3.901289150587  4.310485180093  3.986375250985  1.607812396408
5.274420834122  3.831811560400  7.969922502618  3.246462495006  4.138237022122  6.938718402961  9.314242940666  9.096875278996  4.661318072329  4.414657079322  52.347337518112  2.191477084714  0.963220541094  2.700166543881  3.840482364440  3.750206053169
7.663458842209  6.212201167960  7.759678473977  7.862243156717  0.402387977150  0.032845095897  0.596111512371  4.701287396892  7.205135512169  8.278351598268  26.308230509973  3.344606963563  8.676583716227  1.738961953649  6.698121297617  5.914873470877
6.321063932677  6.790780633279  8.313142886311  8.788058279283  2.300723435391  2.262700373267  0.504504947802  4.039281736316  1.398525440544  1.002100661101  32.943941565545  7.074907290780  2.487376282078  2.685743467847  5.913373126354  0.902792637726
0.982365283416  2.614253867473  8.167665291901  8.747402349505  1.365679664383  2.757061871537  1.981340610361  8.147231210715  8.167536577674  8.604182210795  99.034552356204  1.727629003726  1.160353738065  0.488600445947  2.458934709336  8.484394994489
7.111549020696  0.149244452210  0.104051691919  5.345907789219  7.041709512095  5.900067443540  6.092308526814  2.690055883460  7.193265224824  4.463794567350  53.295183711682  7.160462952551  4.337785309939  5.627014633617  8.527758138946  7.726376521169
9.695327074539  9.466562623000  9.794097955590  7.261369031131  3.977635100721  7.096252547515  9.474176900649  3.222093711017  0.310435135811  5.196662695826  88.576463443493  8.329587677540  1.691431996121  4.242283673111  5.678242708235  1.914162803561
6.128669380516  1.956928426836  3.258584450043  0.255136713593  5.952135354147  6.345120128270  2.347751312653  0.005220004177  6.031353318338  7.246508164485  62.225217684837  3.112882368068  1.055633067149  4.124256321230  5.316642200762  7.270112330810
7.178452560033  1.109985851279  3.640423276262  6.979434332421  6.938770155119  9.989997230050  8.202625075468  5.030179196142  1.411696278130  3.341418335537  66.044638637909  8.936363201180  6.425059220209  2.084670878471  4.951109767457  7.340473171274
7.214219815920  7.400444331414  6.371380413524  9.843613309910  1.986197452798  2.061031902827  9.245295623407  2.595477269363  0.086963367403  1.037847093641  66.068670513361  5.647903653470  7.665652595659  2.108779921896  4.738260244014  6.383245316104
1.934216051556  5.780381737302  4.796392872777  7.441875404010  4.850500003533  1.795658337845  5.672147545872  8.944543874616  5.659212178639  0.179375058743  25.955486493398  6.343294196171  7.812996608527  4.420865012383  1.811592790796  9.922502608324
6.462395006413  8.237022122693  8.718402961931  4.242940666909  6.875278996466  1.318072329441  4.657879322478  7.635891811221  9.113510369609  6.373414109427  15.636849281384  0.450308651386  0.206653369766  3.458873199621  2.201199250775  9.678473967786
2.243056717040  2.387977150003  2.845095897059  6.111512371470  1.287396892892  5.135512169056  8.351398768118  3.725190997333  4.436408244586  7.609731622717  43.431259049669  8.199231828502  4.873070077632  1.063963567679  0.780665569831  3.142886301878
8.058179283230  0.723435391226  2.700373267050  4.504947802403  9.281736316144  8.525440544118  2.100661301274  7.185896554570  7.466530635624  8.788088207826  90.336438047591  3.341160527159  2.792237926098  2.365214306261  4.253899763816  7.665291991874
7.402249505136  5.679662150275  7.061856261198  1.344610361814  7.231210715816  7.536577674860  4.182210795845  6.246975620417  2.738711939211  6.086733806504  93.293416147245  8.902743509907  4.394594689711  1.549051586014  9.244484500010  4.051691909534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888717343  3.718510993956  32.694804817852  7.726172119831  6.376121369969  5.327005429946  6.562655390979  4.097955580726
1.369931131397  7.635100721709  6.252547515947  4.176900649322  2.093711017031  0.435135811519  6.662695826730  8.833424349383  2.924350216216  9.183179612142  57.863844311567  8.210742408250  4.162403761612  8.669311120195  6.928458331325  8.584450248025
Information: The stitching and editing of coupling caps is turned OFF for design 'picorv32.dlib:picorv32/clock.design'. (TIM-125)
Information: Design picorv32 has 6706 nets, 6654 global routed, 50 detail routed. (NEX-024)
Information: build GR coup map successfully (NEX-012)
Information: The RC mode used is GR for design 'picorv32'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 6704, routed nets = 6704, across physical hierarchy nets = 0, parasitics cached nets = 6704, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Clock-opt final QoR
___________________
Scenario Mapping Table
1: FUNC_Fast
2: FUNC_Slow
3: FUNC_Typical

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-------------------------------------------------------------------------------------------------------------------------------------------------------------
PATHGROUP QOR 
-------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0001     0.0002      2
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
    3   1   0.0000     0.0000      0   0.0000     0.0000      0
    3   2   0.0000     0.0000      0   0.0000     0.0000      0
    3   3   0.0000     0.0000      0   0.0000     0.0000      0
    3   4   0.0000     0.0000      0   0.0000     0.0000      0
    3   5   0.0000     0.0000      0   0.0000     0.0000      0
    3   6   0.0000     0.0000      0   0.0000     0.0000      0
    3   7   0.0000     0.0000      0   0.0000     0.0000      0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
SCENARIO QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage     CellEMV
    1   *   0.0000     0.0000   0.0000      0   0.0001     0.0002      2        0     0.0000        0  156111712           0
    2   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 112024.906           0
    3   *   0.0000     0.0000   0.0000      0   0.0000     0.0000      0        0     0.0000        0 1481369.38           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
DESIGN QOR 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt     CellEMV
    *   *   0.0000     0.0000   0.0000      0   0.0001     0.0002      2        0     0.0000        0  156111712      3442.73       6002        319        323           0
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Clock-opt final QoR Summary         WNS        TNS   R2RTNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
Clock-opt final QoR Summary      0.0000     0.0000   0.0000      0   0.0001     0.0002      2        0        0  156111712      3442.73       6002

Clock-opt command complete                CPU:   346 s (  0.10 hr )  ELAPSE:   224 s (  0.06 hr )  MEM-PEAK:  2095 MB
Clock-opt command statistics  CPU=119 sec (0.03 hr) ELAPSED=74 sec (0.02 hr) MEM-PEAK=2.046 GB
1
TEST: runCore finalOptoEnd-end
TEST: runCore final-init
TEST: runCore final-end
Information: Running auto PG connection. (NDM-099)
Information: Ending   'clock_opt -to final_opto' (FLW-8001)
Information: Time: 2025-07-30 14:46:55 / Session:  00:03:44 / Command:  00:02:03 / CPU:  00:03:15 / Memory: 2095 MB (FLW-8100)
1
#### Connect PG nets
connect_pg_net -net VDD [get_pins -hierarchical  */VDD]
1
connect_pg_net -net VSS [get_pins -hierarchical  */VSS]
1
# Analyze the design
check_legality 
Information: The command 'check_legality' cleared the undo history. (UNDO-016)

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
	place.legalize.enable_prerouted_net_check: 1
	place.legalize.num_tracks_for_access_check: 1
	place.legalize.use_eol_spacing_for_access_check: 0
	place.legalize.allow_touch_track_for_access_check: 1
	place.legalize.reduce_conservatism_in_eol_check: 0
	place.legalize.preroute_shape_merge_distance: 0.0
	place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 3123 total shapes.
Layer M2: cached 3307 shapes out of 20351 total shapes.
Layer M3: cached 3307 shapes out of 20364 total shapes.
Cached 9921 vias out of 74258 total vias.

check_legality for block design picorv32 ... 
Information: Initializing classic cellmap without advanced rules enabled and without PDC enabled
Information: The following app options are used in cellmap
        place.legalize.enable_color_aware_placement : false
        place.legalize.use_nll_query_cm : false
        place.legalize.enable_advanced_legalizer : false
        place.legalize.enable_prerouted_net_check : true
        place.legalize.enable_advanced_prerouted_net_check : false
        place.legalize.always_continue : true
        place.legalize.limit_legality_checks : false
        place.common.pnet_aware_density : 1.0000
        place.common.pnet_aware_min_width : 0.0000
        place.common.pnet_aware_layers : {}
        place.common.use_placement_model : false
        place.common.enable_advanced_placement_model : true
        cts.placement.cell_spacing_rule_style : maximum
Total 0.0114 seconds to build cellmap data
Information: Creating classic rule checker.
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
=====> Processed 165 ref cells (23 fillers) from library
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design picorv32 succeeded!


check_legality succeeded.

**************************

1
report_congestion 
****************************************
Report : congestion
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:46:55 2025
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |      21 |     2 |      20  ( 0.04%) |       1
H routing |      18 |     2 |      17  ( 0.06%) |       1
V routing |       3 |     1 |       3  ( 0.01%) |       3

1
report_utilization
****************************************
Report : report_utilization
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:46:55 2025
****************************************
Utilization Ratio:			0.4383
Utilization options:
 - Area calculation based on:		site_row of block picorv32/clock
 - Categories of objects excluded:	hard_macros macro_keepouts soft_macros io_cells hard_blockages 
Total Area:				7854.5376
Total Capacity Area:			7854.5376
Total Area of cells:			3442.7316
Area of excluded objects:
 - hard_macros         :		0.0000
 - macro_keepouts      :		0.0000
 - soft_macros         :		0.0000
 - io_cells            :		0.0000
 - hard_blockages      :		0.0000
Total Area of excluded objects:		0.0000
Ratio of excluded objects:		0.0000

Utilization of site-rows with:
 - Site 'unit':				0.4383

0.4383
collect_reports clock
Collecting reports for clock stage...
Reports are generated for clock stage.
get_blocks -all
{picorv32.dlib:picorv32.design picorv32.dlib:picorv32/netlist_read.design picorv32.dlib:picorv32/import.design picorv32.dlib:picorv32/floorplan.design picorv32.dlib:picorv32/place.design picorv32.dlib:picorv32/clock.design}
list_blocks
Lib picorv32.dlib /home/DuongTuong-ST/works/Projects/picorv32/results/picorv32.dlib tech current
  -   0 picorv32.design Jul-30-14:33
  *>  0 picorv32/clock.design Jul-30-14:46 current
  -   0 picorv32/floorplan.design Jul-30-14:33
  -   0 picorv32/import.design Jul-30-14:33
  -   0 picorv32/netlist_read.design Jul-30-14:33
  -   0 picorv32/place.design Jul-30-14:42
6
save_block  -as ${DESIGN_NAME}/clock
Information: Saving block 'picorv32.dlib:picorv32/clock.design'
RDE-checksum: edee9fa0
1
save_lib
Saving library 'picorv32.dlib'
RDE-checksum: edee9fa0
1
Information: 110 out of 160 CTS-106 messages were not printed due to limit 50  (MSG-3913)
Information: 41 out of 46 LGL-050 messages were not printed due to limit 5  (MSG-3913)
Information: 1 out of 11 POW-001 messages were not printed due to limit 10  (MSG-3913)
Information: 50 out of 60 POW-005 messages were not printed due to limit 10  (MSG-3913)
Information: 34 out of 44 POW-006 messages were not printed due to limit 10  (MSG-3913)
Information: 12 out of 22 POW-024 messages were not printed due to limit 10  (MSG-3913)
Information: 1254 out of 1264 POW-046 messages were not printed due to limit 10  (MSG-3913)
Information: 23 out of 33 POW-051 messages were not printed due to limit 10  (MSG-3913)
Information: 56 out of 66 POW-052 messages were not printed due to limit 10  (MSG-3913)
Information: 2 out of 12 POW-069 messages were not printed due to limit 10  (MSG-3913)
Information: 1268 out of 1278 POW-080 messages were not printed due to limit 10  (MSG-3913)
Information: 6 out of 16 SQM-1061 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 13 SQM-1067 messages were not printed due to limit 10  (MSG-3913)
Information: 3 out of 8 SQM-1079 messages were not printed due to limit 5  (MSG-3913)
1
fc_shell> report_timing
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : picorv32
Version: W-2024.09-SP2
Date   : Wed Jul 30 14:47:12 2025
****************************************

  Startpoint: latched_branch_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg_next_pc_reg[29] (rising edge-triggered flip-flop clocked by clk)
  Mode: FUNC
  Corner: Slow
  Scenario: FUNC_Slow
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.08      0.08

  latched_branch_reg/CK (SAEDRVT14_FSDP_V2_2)      0.00      0.08 r
  latched_branch_reg/Q (SAEDRVT14_FSDP_V2_2)       0.05      0.13 r
  A7631/X (SAEDRVT14_ND2_ECO_1)                    0.03      0.16 f
  placeHFSBUF_277_7962/X (SAEDRVT14_BUF_ECO_2)     0.04      0.20 f
  A7899/X (SAEDRVT14_NR2_2)                        0.07      0.27 r
  ctmi_6784/X (SAEDRVT14_AO222_1)                  0.06      0.33 r
  A7570/X (SAEDRVT14_ND2_CDC_1)                    0.02      0.35 f
  A7572/X (SAEDRVT14_OAI21_0P5)                    0.01      0.37 r
  A7573/X (SAEDRVT14_AO31_1)                       0.02      0.39 r
  ctmi_6677/X (SAEDRVT14_NR2_MM_0P5)               0.01      0.40 f
  ctmi_6684/X (SAEDRVT14_OAI21_0P5)                0.02      0.42 r
  A7608/X (SAEDRVT14_ND2_CDC_1)                    0.01      0.44 f
  A7609/X (SAEDRVT14_ND2_CDC_1)                    0.01      0.45 r
  add_1571/U_18/CO (SAEDRVT14_ADDF_V1_1)           0.03      0.47 r
  A7558/X (SAEDRVT14_AOI21_0P75)                   0.01      0.49 f
  A7559/X (SAEDRVT14_NR2_MM_0P5)                   0.01      0.50 r
  A7560/X (SAEDRVT14_NR2_MM_0P5)                   0.01      0.51 f
  ctmi_6582/X (SAEDRVT14_OAI21_1)                  0.03      0.54 r
  placectmTdsLR_1_21330/X (SAEDRVT14_AO221_0P5)    0.04      0.57 r
  add_1571/U_33/CO (SAEDRVT14_ADDF_V1_0P5)         0.04      0.61 r
  A7620/X (SAEDRVT14_ND2_CDC_1)                    0.01      0.62 f
  A7621/X (SAEDRVT14_ND2_CDC_1)                    0.01      0.63 r
  ctmi_6675/X (SAEDRVT14_ND2_CDC_1)                0.01      0.64 f
  A7634/X (SAEDRVT14_OAI21_0P5)                    0.01      0.65 r
  A7635/X (SAEDRVT14_NR2_1)                        0.02      0.67 f
  A7637/X (SAEDRVT14_OAI21_0P5)                    0.02      0.68 r
  add_1571/U_45/CO (SAEDRVT14_ADDF_V1_0P5)         0.03      0.72 r
  add_1571/U_48/CO (SAEDRVT14_ADDF_V1_0P5)         0.03      0.75 r
  add_1571/U_50/CO (SAEDRVT14_ADDF_V1_0P5)         0.03      0.78 r
  add_1571/U_53/CO (SAEDRVT14_ADDF_V1_0P5)         0.03      0.82 r
  add_1571/U_55/CO (SAEDRVT14_ADDF_V1_0P5)         0.03      0.85 r
  add_1571/U_58/CO (SAEDRVT14_ADDF_V1_0P5)         0.04      0.88 r
  ctmi_6602/X (SAEDRVT14_OAI21_0P5)                0.02      0.90 f
  ctmi_6601/X (SAEDRVT14_NR2_1)                    0.02      0.92 r
  ctmi_6627/X (SAEDRVT14_AOI21_0P75)               0.02      0.94 f
  ctmi_6626/X (SAEDRVT14_ND2_CDC_1)                0.02      0.96 r
  ctmi_6625/X (SAEDRVT14_MUXI2_U_0P5)              0.02      0.98 r
  ctmi_6624/X (SAEDRVT14_NR2_MM_0P5)               0.01      0.99 f
  reg_next_pc_reg[29]/D0 (SAEDRVT14_FSDPMQ_LP_1)   0.00      0.99 f
  data arrival time                                          0.99

  clock clk (rise edge)                            1.20      1.20
  clock network delay (propagated)                 0.09      1.29
  reg_next_pc_reg[29]/CK (SAEDRVT14_FSDPMQ_LP_1)   0.00      1.29 r
  clock uncertainty                               -0.25      1.04
  library setup time                              -0.05      0.99
  data required time                                         0.99
  ------------------------------------------------------------------------
  data required time                                         0.99
  data arrival time                                         -0.99
  ------------------------------------------------------------------------
  slack (MET)                                                0.00


1
fc_shell> refc_shell> r[Kreport_timing >[K[K[K[K[K[K[K[K[K[K[K[K[K[Kexit
Maximum memory usage for this session: 2095.00 MB
Maximum memory usage for this session including child processes: 2095.00 MB
CPU usage for this session:    348 seconds (  0.10 hours)
Elapsed time for this session:    299 seconds (  0.08 hours)
Thank you for using Fusion Compiler.
