VHDL written to implement a modulo up and down 2345 counter
`(A counter counting from 0 to 2344 and resets back to zero and can count up and down)


 o          o        o__ __o        o__ __o         
 <|\        /|>      /v     v\      <|     v\        
 / \\o    o// \     />       <\     / \     <\       
 \o/ v\  /v \o/   o/           \o   \o/       \o     
  |   <\/>   |   <|             |>   |         |>    
 / \        / \   \\           //   / \       //     
 \o/        \o/     \         /     \o/      /       
  |          |       o       o       |      o        
 / \        / \      <\__ __/>      / \  __/>        
                                                     
                                                     
                                                     
    __o         o__ __o      o     o    o__ __o__/_  
  o/  v\       /v     v\    <|>   <|>  <|    v       
 /|    <\     />       <\   / >   < \  < >           
 //    o/              o/   \o__ __o/  _\o____       
      /v             _<|    \|__ __|        \_\__o__ 
     />                 \          |              \  
   o/        \          /         <o>   \         /  
  /v           o       o           |     o       o   
 /> __o__/_    <\__ __/>          / \    <\__ __/>  
