
---------- Begin Simulation Statistics ----------
final_tick                                79455551000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 335440                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702176                       # Number of bytes of host memory used
host_op_rate                                   336098                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   298.12                       # Real time elapsed on the host
host_tick_rate                              266524795                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196367                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079456                       # Number of seconds simulated
sim_ticks                                 79455551000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.616356                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2096224                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2104297                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81379                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3728843                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                301                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            1020                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              719                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4479216                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65343                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          163                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196367                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.589111                       # CPI: cycles per instruction
system.cpu.discardedOps                        190734                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42614877                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43407994                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11002142                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        26784831                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.629283                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        158911102                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531435     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693579     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950615     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196367                       # Class of committed instruction
system.cpu.tickCycles                       132126271                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        56835                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        130132                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          115                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       451845                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          171                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       904323                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            171                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  79455551000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18327                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        40179                       # Transaction distribution
system.membus.trans_dist::CleanEvict            16651                       # Transaction distribution
system.membus.trans_dist::ReadExReq             54975                       # Transaction distribution
system.membus.trans_dist::ReadExResp            54975                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         18327                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       203434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 203434                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     29051136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                29051136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             73302                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   73302    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               73302                       # Request fanout histogram
system.membus.respLayer1.occupancy         1274441500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           794308000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  79455551000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            221259                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       471000                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          319                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37526                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           231220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          231219                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           441                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       220818                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1201                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1355600                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1356801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       194560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    226011648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              226206208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           57001                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10285824                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           509480                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000563                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023728                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 509193     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    287      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             509480                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2176721500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2034169494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1984500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  79455551000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  154                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               379017                       # number of demand (read+write) hits
system.l2.demand_hits::total                   379171                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 154                       # number of overall hits
system.l2.overall_hits::.cpu.data              379017                       # number of overall hits
system.l2.overall_hits::total                  379171                       # number of overall hits
system.l2.demand_misses::.cpu.inst                287                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              73021                       # number of demand (read+write) misses
system.l2.demand_misses::total                  73308                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               287                       # number of overall misses
system.l2.overall_misses::.cpu.data             73021                       # number of overall misses
system.l2.overall_misses::total                 73308                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     27922500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   8668970000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       8696892500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     27922500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   8668970000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      8696892500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              441                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           452038                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               452479                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             441                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          452038                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              452479                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.650794                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.161537                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.162014                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.650794                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.161537                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.162014                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 97290.940767                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 118718.861697                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118634.971627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 97290.940767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 118718.861697                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118634.971627                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               40179                       # number of writebacks
system.l2.writebacks::total                     40179                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         73015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             73302                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        73015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            73302                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     25052500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   7938293500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   7963346000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     25052500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   7938293500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   7963346000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.650794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.161524                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.162001                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.650794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.161524                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.162001                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 87290.940767                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 108721.406560                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 108637.499659                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 87290.940767                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 108721.406560                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 108637.499659                       # average overall mshr miss latency
system.l2.replacements                          57001                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       430821                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           430821                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       430821                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       430821                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          298                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              298                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          298                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          298                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            176245                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                176245                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           54975                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               54975                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6852170000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6852170000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        231220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            231220                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.237761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.237761                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 124641.564347                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 124641.564347                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        54975                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          54975                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6302420000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6302420000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.237761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.237761                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 114641.564347                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 114641.564347                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                154                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              287                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     27922500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     27922500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            441                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.650794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.650794                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 97290.940767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 97290.940767                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     25052500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     25052500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.650794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.650794                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 87290.940767                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 87290.940767                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        202772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            202772                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        18046                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           18046                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1816800000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1816800000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       220818                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        220818                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.081723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.081723                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100676.050094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100676.050094                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        18040                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        18040                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1635873500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1635873500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.081696                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.081696                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90680.349224                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90680.349224                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  79455551000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15840.961172                       # Cycle average of tags in use
system.l2.tags.total_refs                      904202                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     73385                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.321346                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.164457                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        53.814344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15744.982370                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002574                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003285                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.960997                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.966856                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1076                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15306                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14540713                       # Number of tag accesses
system.l2.tags.data_accesses                 14540713                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  79455551000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          73472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       18691840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           18765312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        73472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         73472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10285824                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10285824                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           73015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               73302                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        40179                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              40179                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            924693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         235249014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             236173707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       924693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           924693                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      129453812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            129453812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      129453812                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           924693                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        235249014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            365627519                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    160716.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    292052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011045362500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9838                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9838                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              405743                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             151144                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       73302                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      40179                       # Number of write requests accepted
system.mem_ctrls.readBursts                    293208                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   160716                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             18560                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             18500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             18532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             18368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             18244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             18176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             18160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             18340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             18368                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             18292                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            18324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            18316                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            18344                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            18220                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            18228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            18228                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10112                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10156                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             10052                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             10020                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10032                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10116                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9984                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10032                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.13                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.45                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  11413119000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1466000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16910619000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38926.05                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57676.05                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   264113                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  144655                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                293208                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               160716                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   57488                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   57573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   57664                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   58753                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   15808                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   15723                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   15633                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   14544                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4987                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11993                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  13450                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  12852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  12512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  12016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   8169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        45133                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    643.645758                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   531.400656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   345.102719                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          743      1.65%      1.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          775      1.72%      3.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        14730     32.64%     36.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1276      2.83%     38.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5015     11.11%     49.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1021      2.26%     52.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3460      7.67%     59.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          643      1.42%     61.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        17470     38.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        45133                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         9838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.802805                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.366599                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    192.241274                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         9831     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-17407            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9838                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9838                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.334723                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.301204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.116146                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             9006     91.54%     91.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                9      0.09%     91.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               34      0.35%     91.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.12%     92.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              714      7.26%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               57      0.58%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                3      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                3      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9838                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               18764800                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10284864                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                18765312                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10285824                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       236.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       129.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    236.17                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    129.45                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.86                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   78774100000                       # Total gap between requests
system.mem_ctrls.avgGap                     694161.14                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        73472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     18691328                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     10284864                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 924693.102940032491                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 235242569.773381859064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 129441730.257461816072                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       292060                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       160716                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     44297000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  16866322000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1800753622750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38586.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57749.51                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  11204569.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            159700380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             84882765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1044724800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          417161520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6271786560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      11215058370                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21066672000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        40259986395                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        506.698222                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  54619266750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2653040000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  22183244250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            162549240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             86396970                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1048723200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          421697700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6271786560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      11105034690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21159323520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        40255511880                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        506.641907                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54860390250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2653040000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  21942120750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     79455551000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  79455551000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      7018800                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7018800                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7018800                       # number of overall hits
system.cpu.icache.overall_hits::total         7018800                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          441                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            441                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          441                       # number of overall misses
system.cpu.icache.overall_misses::total           441                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     30971000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30971000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30971000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30971000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7019241                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7019241                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7019241                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7019241                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000063                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000063                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000063                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000063                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70229.024943                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70229.024943                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70229.024943                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70229.024943                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          319                       # number of writebacks
system.cpu.icache.writebacks::total               319                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          441                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          441                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          441                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          441                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     30530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     30530000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     30530000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     30530000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69229.024943                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69229.024943                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69229.024943                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69229.024943                       # average overall mshr miss latency
system.cpu.icache.replacements                    319                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7018800                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7018800                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          441                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           441                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30971000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30971000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7019241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7019241                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000063                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70229.024943                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70229.024943                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          441                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     30530000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     30530000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69229.024943                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69229.024943                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  79455551000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           112.559215                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7019241                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               441                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15916.646259                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   112.559215                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.879369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.879369                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14038923                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14038923                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  79455551000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79455551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  79455551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51579299                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51579299                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51580958                       # number of overall hits
system.cpu.dcache.overall_hits::total        51580958                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       468163                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         468163                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       474925                       # number of overall misses
system.cpu.dcache.overall_misses::total        474925                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15282075500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15282075500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15282075500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15282075500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52047462                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52047462                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52055883                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52055883                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.008995                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008995                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009123                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009123                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 32642.638355                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32642.638355                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 32177.871243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32177.871243                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       430821                       # number of writebacks
system.cpu.dcache.writebacks::total            430821                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        18105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        18105                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        18105                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        18105                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       450058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       450058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       452038                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       452038                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  13251235000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  13251235000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  13413559500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  13413559500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008647                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008647                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.008684                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.008684                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29443.393963                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29443.393963                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 29673.521916                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29673.521916                       # average overall mshr miss latency
system.cpu.dcache.replacements                 451525                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40876805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40876805                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       220581                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        220581                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   4556182000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4556182000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41097386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41097386                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005367                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005367                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20655.369229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20655.369229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         1743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1743                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       218838                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218838                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4198888000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4198888000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005325                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19187.197836                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19187.197836                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10702494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10702494                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       247582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       247582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10725893500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10725893500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950076                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950076                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022610                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 43322.590091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 43322.590091                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16362                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16362                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       231220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       231220                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9052347000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9052347000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021116                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021116                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 39150.363290                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39150.363290                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1659                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1659                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         6762                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         6762                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.802993                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.802993                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1980                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    162324500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    162324500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.235126                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 81982.070707                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 81982.070707                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  79455551000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           501.799026                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52033071                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            452037                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            115.107991                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            210500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   501.799026                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.980076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.980076                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          273                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         833347381                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        833347381                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  79455551000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  79455551000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
