#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Thu Jul 25 13:29:12 2024
# Process ID: 11244
# Current directory: C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20656 C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.xpr
# Log file: C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/vivado.log
# Journal file: C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final\vivado.jou
# Running On        :harsh
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22621
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-1240P
# CPU Frequency     :2112 MHz
# CPU Physical cores:12
# CPU Logical cores :16
# Host memory       :16831 MB
# Swap memory       :2550 MB
# Total Virtual     :19382 MB
# Available Virtual :7918 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1546.324 ; gain = 403.512
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/adder .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-311] analyzing module adder_10bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.srcs/sources_1/new/binary_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_greater_than
INFO: [VRFC 10-311] analyzing module equality_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.srcs/sources_1/new/jk_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/matrix_multiplier .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/mem_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/multiplexers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-311] analyzing module mux_4X1
INFO: [VRFC 10-311] analyzing module mux_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/multiplier .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module multiplier_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.srcs/sources_1/new/register_customised.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_customised
INFO: [VRFC 10-311] analyzing module register_customised_10bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'clr' [C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/matrix_multiplier .v:35]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'out' [C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/matrix_multiplier .v:38]
WARNING: [VRFC 10-3705] select index 4 into 'out' is out of bounds [C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/adder .v:28]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.multiplier_2bit
Compiling module xil_defaultlib.comparator_greater_than
Compiling module xil_defaultlib.jk_ff
Compiling module xil_defaultlib.binary_counter
Compiling module xil_defaultlib.register_customised
Compiling module xil_defaultlib.equality_checker
Compiling module xil_defaultlib.mux_4X1
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.mem_bank
Compiling module xil_defaultlib.adder_10bit
Compiling module xil_defaultlib.mux_mac
Compiling module xil_defaultlib.register_customised_10bit
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matrix_multiplier
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1588.051 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0   x
                  10   x
                  20   x
                  30   x
                  40   x
                  50   x
                  60   x
                  70   x
                  80   x
                  90   x
                 100   x
                 110   x
                 120   x
                 130   x
                 140   x
                 150   x
                 160   x
                 170   x
                 180   x
                 190   x
                 200   x
                 210   x
                 220   x
                 230   x
$finish called at time : 240 ns : File "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/testbench.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1620.406 ; gain = 32.355
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/adder .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-311] analyzing module adder_10bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.srcs/sources_1/new/binary_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_greater_than
INFO: [VRFC 10-311] analyzing module equality_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.srcs/sources_1/new/jk_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/matrix_multiplier .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/mem_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/multiplexers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-311] analyzing module mux_4X1
INFO: [VRFC 10-311] analyzing module mux_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/multiplier .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module multiplier_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.srcs/sources_1/new/register_customised.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_customised
INFO: [VRFC 10-311] analyzing module register_customised_10bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'clr' [C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/matrix_multiplier .v:35]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'out' [C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/matrix_multiplier .v:38]
WARNING: [VRFC 10-3705] select index 4 into 'out' is out of bounds [C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/adder .v:28]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.multiplier_2bit
Compiling module xil_defaultlib.comparator_greater_than
Compiling module xil_defaultlib.jk_ff
Compiling module xil_defaultlib.binary_counter
Compiling module xil_defaultlib.register_customised
Compiling module xil_defaultlib.equality_checker
Compiling module xil_defaultlib.mux_4X1
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.mem_bank
Compiling module xil_defaultlib.adder_10bit
Compiling module xil_defaultlib.mux_mac
Compiling module xil_defaultlib.register_customised_10bit
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matrix_multiplier
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1620.406 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0   x
                  10   x
                  20   x
                  30   x
                  40   x
                  50   x
                  60   x
                  70   x
                  80   x
                  90   x
                 100   x
                 110   x
                 120   x
                 130   x
                 140   x
                 150   x
                 160   x
                 170   x
                 180   x
                 190   x
                 200   x
                 210   x
                 220   x
                 230   x
$finish called at time : 240 ns : File "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/testbench.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 1629.656 ; gain = 9.250
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/adder .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-311] analyzing module adder_10bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.srcs/sources_1/new/binary_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_greater_than
INFO: [VRFC 10-311] analyzing module equality_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.srcs/sources_1/new/jk_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/matrix_multiplier .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/mem_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/multiplexers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-311] analyzing module mux_4X1
INFO: [VRFC 10-311] analyzing module mux_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/multiplier .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module multiplier_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.srcs/sources_1/new/register_customised.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_customised
INFO: [VRFC 10-311] analyzing module register_customised_10bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'clr' [C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/matrix_multiplier .v:35]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'out' [C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/matrix_multiplier .v:38]
WARNING: [VRFC 10-3705] select index 4 into 'out' is out of bounds [C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/adder .v:28]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.multiplier_2bit
Compiling module xil_defaultlib.comparator_greater_than
Compiling module xil_defaultlib.jk_ff
Compiling module xil_defaultlib.binary_counter
Compiling module xil_defaultlib.register_customised
Compiling module xil_defaultlib.equality_checker
Compiling module xil_defaultlib.mux_4X1
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.mem_bank
Compiling module xil_defaultlib.adder_10bit
Compiling module xil_defaultlib.mux_mac
Compiling module xil_defaultlib.register_customised_10bit
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matrix_multiplier
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1629.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0   x
                  10   x
                  20   x
                  30   x
                  40   x
                  50   x
                  60   x
                  70   x
                  80   x
                  90   x
                 100   x
                 110   x
                 120   x
                 130   x
                 140   x
                 150   x
                 160   x
                 170   x
                 180   x
                 190   x
                 200   x
                 210   x
                 220   x
                 230   x
$finish called at time : 240 ns : File "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/testbench.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1629.656 ; gain = 0.000
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\mem_bank.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\binary_counter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\testbench.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\comparator.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\final\final.srcs\sources_1\new\jk_ff.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\himes\Desktop\IITISOC\FINAL_DESIGN\ALL_FILES\datapath.v:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/adder .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-311] analyzing module adder_4bit
INFO: [VRFC 10-311] analyzing module adder_10bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.srcs/sources_1/new/binary_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module binary_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator_greater_than
INFO: [VRFC 10-311] analyzing module equality_checker
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.srcs/sources_1/new/jk_ff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jk_ff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/matrix_multiplier .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_multiplier
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/mem_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mem_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/multiplexers.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_2X1
INFO: [VRFC 10-311] analyzing module mux_4X1
INFO: [VRFC 10-311] analyzing module mux_mac
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/multiplier .v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-311] analyzing module multiplier_2bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.srcs/sources_1/new/register_customised.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_customised
INFO: [VRFC 10-311] analyzing module register_customised_10bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 9 differs from formal bit length 1 for port 'clr' [C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/matrix_multiplier .v:35]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 4 for port 'out' [C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/matrix_multiplier .v:38]
WARNING: [VRFC 10-3705] select index 4 into 'out' is out of bounds [C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/adder .v:28]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 1. Module MAC doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/MAC .v" Line 14. Module accumulator doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.multiplier_2bit
Compiling module xil_defaultlib.comparator_greater_than
Compiling module xil_defaultlib.jk_ff
Compiling module xil_defaultlib.binary_counter
Compiling module xil_defaultlib.register_customised
Compiling module xil_defaultlib.equality_checker
Compiling module xil_defaultlib.mux_4X1
Compiling module xil_defaultlib.fulladder
Compiling module xil_defaultlib.adder_4bit
Compiling module xil_defaultlib.mux_2X1
Compiling module xil_defaultlib.mem_bank
Compiling module xil_defaultlib.adder_10bit
Compiling module xil_defaultlib.mux_mac
Compiling module xil_defaultlib.register_customised_10bit
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.multiplier
Compiling module xil_defaultlib.MAC
Compiling module xil_defaultlib.matrix_multiplier
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1629.656 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/final/final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0   x
                  10   0
                  20   0
                  30   0
                  40   0
                  50   0
                  60   0
                  70   0
                  80   0
                  90   0
                 100   0
                 110   0
                 120   0
                 130   0
                 140  41
                 150  45
                 160  49
                 170  87
                 180  96
                 190 105
                 200 125
                 210 138
                 220 151
                 230   x
$finish called at time : 240 ns : File "C:/Users/himes/Desktop/IITISOC/FINAL_DESIGN/ALL_FILES/testbench.v" Line 47
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1630.547 ; gain = 0.891
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul 25 14:05:08 2024...
