arch                             	circuit        	vpr_status	min_chan_width	pack_time	place_time	min_chan_width_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	error
k4_N10_memSize16384_memData64.xml	ch_intrinsics.v	success   	30            	0.24     	0.13      	0.57                     	512                	642                  	308                 	34     	99    	130        	1           	0       	2.37e+06              	1.14e+06             	289269.                          	2390.65                             
k4_N10_memSize16384_memData64.xml	diffeq1.v      	success   	52            	0.46     	0.30      	2.32                     	1221               	1158                 	682                 	71     	162   	96         	0           	5       	3.33e+06              	2.58e+06             	671819.                          	3975.26                             
