{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642407211765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642407211776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 17 16:13:31 2022 " "Processing started: Mon Jan 17 16:13:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642407211776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642407211776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab7 -c lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642407211776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642407212187 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642407212187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab7-LogicFunc " "Found design unit 1: lab7-LogicFunc" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642407223641 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642407223641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642407223641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file seven_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_package " "Found design unit 1: seven_package" {  } { { "seven_package.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/seven_package.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642407223650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642407223650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven-fun " "Found design unit 1: seven-fun" {  } { { "seven.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/seven.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642407223650 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven " "Found entity 1: seven" {  } { { "seven.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/seven.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642407223650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642407223650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab7 " "Elaborating entity \"lab7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642407223701 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ck lab7.vhd(416) " "VHDL Process Statement warning at lab7.vhd(416): signal \"ck\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 416 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642407223717 "|lab7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data lab7.vhd(417) " "VHDL Process Statement warning at lab7.vhd(417): signal \"data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 417 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642407223717 "|lab7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icrs lab7.vhd(421) " "VHDL Process Statement warning at lab7.vhd(421): signal \"icrs\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 421 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642407223717 "|lab7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 lab7.vhd(423) " "VHDL Process Statement warning at lab7.vhd(423): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 423 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642407223717 "|lab7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 lab7.vhd(425) " "VHDL Process Statement warning at lab7.vhd(425): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 425 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642407223717 "|lab7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 lab7.vhd(427) " "VHDL Process Statement warning at lab7.vhd(427): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 427 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642407223717 "|lab7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 lab7.vhd(429) " "VHDL Process Statement warning at lab7.vhd(429): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 429 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642407223717 "|lab7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "icrt lab7.vhd(431) " "VHDL Process Statement warning at lab7.vhd(431): signal \"icrt\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 431 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642407223717 "|lab7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r0 lab7.vhd(433) " "VHDL Process Statement warning at lab7.vhd(433): signal \"r0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 433 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642407223717 "|lab7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r1 lab7.vhd(435) " "VHDL Process Statement warning at lab7.vhd(435): signal \"r1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 435 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642407223717 "|lab7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r2 lab7.vhd(437) " "VHDL Process Statement warning at lab7.vhd(437): signal \"r2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 437 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642407223718 "|lab7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "r3 lab7.vhd(439) " "VHDL Process Statement warning at lab7.vhd(439): signal \"r3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 439 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642407223718 "|lab7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven seven:sevbus " "Elaborating entity \"seven\" for hierarchy \"seven:sevbus\"" {  } { { "lab7.vhd" "sevbus" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642407223720 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ico\[0\] " "bidirectional pin \"ico\[0\]\" has no driver" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642407227668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ico\[1\] " "bidirectional pin \"ico\[1\]\" has no driver" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642407227668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ico\[2\] " "bidirectional pin \"ico\[2\]\" has no driver" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642407227668 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ico\[3\] " "bidirectional pin \"ico\[3\]\" has no driver" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1642407227668 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1642407227668 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bus1\[0\] bus1\[0\]~_emulated bus1\[0\]~1 " "Register \"bus1\[0\]\" is converted into an equivalent circuit using register \"bus1\[0\]~_emulated\" and latch \"bus1\[0\]~1\"" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642407227668 "|lab7|bus1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bus1\[2\] bus1\[2\]~_emulated bus1\[2\]~5 " "Register \"bus1\[2\]\" is converted into an equivalent circuit using register \"bus1\[2\]~_emulated\" and latch \"bus1\[2\]~5\"" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642407227668 "|lab7|bus1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bus1\[1\] bus1\[1\]~_emulated bus1\[1\]~9 " "Register \"bus1\[1\]\" is converted into an equivalent circuit using register \"bus1\[1\]~_emulated\" and latch \"bus1\[1\]~9\"" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642407227668 "|lab7|bus1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bus1\[3\] bus1\[3\]~_emulated bus1\[3\]~13 " "Register \"bus1\[3\]\" is converted into an equivalent circuit using register \"bus1\[3\]~_emulated\" and latch \"bus1\[3\]~13\"" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642407227668 "|lab7|bus1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bus1\[6\] bus1\[6\]~_emulated bus1\[6\]~17 " "Register \"bus1\[6\]\" is converted into an equivalent circuit using register \"bus1\[6\]~_emulated\" and latch \"bus1\[6\]~17\"" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642407227668 "|lab7|bus1[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bus1\[5\] bus1\[5\]~_emulated bus1\[5\]~21 " "Register \"bus1\[5\]\" is converted into an equivalent circuit using register \"bus1\[5\]~_emulated\" and latch \"bus1\[5\]~21\"" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642407227668 "|lab7|bus1[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bus1\[4\] bus1\[4\]~_emulated bus1\[4\]~25 " "Register \"bus1\[4\]\" is converted into an equivalent circuit using register \"bus1\[4\]~_emulated\" and latch \"bus1\[4\]~25\"" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642407227668 "|lab7|bus1[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "bus1\[7\] bus1\[7\]~_emulated bus1\[7\]~29 " "Register \"bus1\[7\]\" is converted into an equivalent circuit using register \"bus1\[7\]~_emulated\" and latch \"bus1\[7\]~29\"" {  } { { "lab7.vhd" "" { Text "C:/Users/JUYI/Desktop/110-1 Micro System/lab7/lab7.vhd" 35 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1642407227668 "|lab7|bus1[7]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1642407227668 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642407227894 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642407228510 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642407228678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642407228678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "408 " "Implemented 408 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642407228788 ""} { "Info" "ICUT_CUT_TM_OPINS" "50 " "Implemented 50 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642407228788 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1642407228788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "341 " "Implemented 341 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642407228788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642407228788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642407228788 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 17 16:13:48 2022 " "Processing ended: Mon Jan 17 16:13:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642407228788 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642407228788 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642407228788 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642407228788 ""}
