// Seed: 4243832872
module module_0 (
    output tri1 id_0,
    output wire id_1,
    output tri1 id_2,
    output tri1 id_3
);
  logic [7:0] id_5 = id_5[-1];
  assign module_1.id_4 = 0;
  wire id_6, id_7;
  assign id_1 = -1;
  assign id_2 = -1 - -1'b0;
endmodule
module module_1 (
    inout tri1 id_0
    , id_8,
    input wor id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4,
    input wire id_5,
    output supply0 id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_0,
      id_0
  );
endmodule
