<?xml version="1.0" encoding="utf-8"?>
<module id="GPIO" HW_revision="2" XML_version="1" description="General Purpose Input Output">
	<register id="BANK_0_DIR" acronym="BANK_0_DIR" offset="16" width="32" description="GPIO Direction i and i+1 Register">
		<bitfield id="DIR_0" width="1" begin="31" end="31" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_1" width="1" begin="30" end="30" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_2" width="1" begin="29" end="29" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_3" width="1" begin="28" end="28" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_4" width="1" begin="27" end="27" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_5" width="1" begin="26" end="26" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_6" width="1" begin="25" end="25" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_7" width="1" begin="24" end="24" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_8" width="1" begin="23" end="23" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_9" width="1" begin="22" end="22" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_10" width="1" begin="21" end="21" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_11" width="1" begin="20" end="20" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_12" width="1" begin="19" end="19" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_13" width="1" begin="18" end="18" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_14" width="1" begin="17" end="17" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_15" width="1" begin="16" end="16" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_16" width="1" begin="15" end="15" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_17" width="1" begin="14" end="14" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_18" width="1" begin="13" end="13" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_19" width="1" begin="12" end="12" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_20" width="1" begin="11" end="11" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_21" width="1" begin="10" end="10" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_22" width="1" begin="9" end="9" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_23" width="1" begin="8" end="8" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_24" width="1" begin="7" end="7" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_25" width="1" begin="6" end="6" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_26" width="1" begin="5" end="5" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_27" width="1" begin="4" end="4" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_28" width="1" begin="3" end="3" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_29" width="1" begin="2" end="2" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_30" width="1" begin="1" end="1" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_31" width="1" begin="0" end="0" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
	</register>
	<register id="BANK_0_OUT_DATA" acronym="BANK_0_OUT_DATA" offset="20" width="32" description="GPIO Output Data 2i and 2i+1 Register">
		<bitfield id="OUT_0" width="1" begin="31" end="31" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_1" width="1" begin="30" end="30" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_2" width="1" begin="29" end="29" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_3" width="1" begin="28" end="28" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_4" width="1" begin="27" end="27" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_5" width="1" begin="26" end="26" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_6" width="1" begin="25" end="25" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_7" width="1" begin="24" end="24" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_8" width="1" begin="23" end="23" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_9" width="1" begin="22" end="22" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_10" width="1" begin="21" end="21" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_11" width="1" begin="20" end="20" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_12" width="1" begin="19" end="19" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_13" width="1" begin="18" end="18" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_14" width="1" begin="17" end="17" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_15" width="1" begin="16" end="16" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_16" width="1" begin="15" end="15" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_17" width="1" begin="14" end="14" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_18" width="1" begin="13" end="13" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_19" width="1" begin="12" end="12" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_20" width="1" begin="11" end="11" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_21" width="1" begin="10" end="10" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_22" width="1" begin="9" end="9" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_23" width="1" begin="8" end="8" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_24" width="1" begin="7" end="7" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_25" width="1" begin="6" end="6" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_26" width="1" begin="5" end="5" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_27" width="1" begin="4" end="4" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_28" width="1" begin="3" end="3" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_29" width="1" begin="2" end="2" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_30" width="1" begin="1" end="1" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_31" width="1" begin="0" end="0" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="BANK_0_SET_DATA" acronym="BANK_0_SET_DATA" offset="24" width="32" description="GPIO Set Data 2i and 2i+1 Register">
		<bitfield id="SET_0" width="1" begin="31" end="31" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_1" width="1" begin="30" end="30" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_2" width="1" begin="29" end="29" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_3" width="1" begin="28" end="28" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_4" width="1" begin="27" end="27" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_5" width="1" begin="26" end="26" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_6" width="1" begin="25" end="25" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_7" width="1" begin="24" end="24" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_8" width="1" begin="23" end="23" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_9" width="1" begin="22" end="22" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_10" width="1" begin="21" end="21" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_11" width="1" begin="20" end="20" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_12" width="1" begin="19" end="19" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_13" width="1" begin="18" end="18" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_14" width="1" begin="17" end="17" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_15" width="1" begin="16" end="16" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_16" width="1" begin="15" end="15" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_17" width="1" begin="14" end="14" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_18" width="1" begin="13" end="13" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_19" width="1" begin="12" end="12" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_20" width="1" begin="11" end="11" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_21" width="1" begin="10" end="10" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_22" width="1" begin="9" end="9" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_23" width="1" begin="8" end="8" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_24" width="1" begin="7" end="7" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_25" width="1" begin="6" end="6" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_26" width="1" begin="5" end="5" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_27" width="1" begin="4" end="4" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_28" width="1" begin="3" end="3" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_29" width="1" begin="2" end="2" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_30" width="1" begin="1" end="1" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_31" width="1" begin="0" end="0" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
	</register>
	<register id="BANK_0_CLR_DATA" acronym="BANK_0_CLR_DATA" offset="28" width="32" description="GPIO Clear Data 2i and 2i+1 Register">
		<bitfield id="CLR_0" width="1" begin="31" end="31" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_1" width="1" begin="30" end="30" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_2" width="1" begin="29" end="29" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_3" width="1" begin="28" end="28" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_4" width="1" begin="27" end="27" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_5" width="1" begin="26" end="26" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_6" width="1" begin="25" end="25" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_7" width="1" begin="24" end="24" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_8" width="1" begin="23" end="23" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_9" width="1" begin="22" end="22" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_10" width="1" begin="21" end="21" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_11" width="1" begin="20" end="20" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_12" width="1" begin="19" end="19" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_13" width="1" begin="18" end="18" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_14" width="1" begin="17" end="17" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_15" width="1" begin="16" end="16" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_16" width="1" begin="15" end="15" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_17" width="1" begin="14" end="14" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_18" width="1" begin="13" end="13" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_19" width="1" begin="12" end="12" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_20" width="1" begin="11" end="11" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_21" width="1" begin="10" end="10" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_22" width="1" begin="9" end="9" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_23" width="1" begin="8" end="8" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_24" width="1" begin="7" end="7" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_25" width="1" begin="6" end="6" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_26" width="1" begin="5" end="5" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_27" width="1" begin="4" end="4" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_28" width="1" begin="3" end="3" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_29" width="1" begin="2" end="2" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_30" width="1" begin="1" end="1" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_31" width="1" begin="0" end="0" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
	</register>
	<register id="BANK_0_IN_DATA" acronym="BANK_0_IN_DATA" offset="32" width="32" description="GPIO Input Data 2i and 2i+1 Register">
		<bitfield id="IN_0" width="1" begin="31" end="31" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_1" width="1" begin="30" end="30" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_2" width="1" begin="29" end="29" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_3" width="1" begin="28" end="28" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_4" width="1" begin="27" end="27" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_5" width="1" begin="26" end="26" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_6" width="1" begin="25" end="25" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_7" width="1" begin="24" end="24" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_8" width="1" begin="23" end="23" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_9" width="1" begin="22" end="22" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_10" width="1" begin="21" end="21" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_11" width="1" begin="20" end="20" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_12" width="1" begin="19" end="19" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_13" width="1" begin="18" end="18" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_14" width="1" begin="17" end="17" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_15" width="1" begin="16" end="16" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_16" width="1" begin="15" end="15" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_17" width="1" begin="14" end="14" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_18" width="1" begin="13" end="13" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_19" width="1" begin="12" end="12" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_20" width="1" begin="11" end="11" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_21" width="1" begin="10" end="10" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_22" width="1" begin="9" end="9" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_23" width="1" begin="8" end="8" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_24" width="1" begin="7" end="7" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_25" width="1" begin="6" end="6" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_26" width="1" begin="5" end="5" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_27" width="1" begin="4" end="4" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_28" width="1" begin="3" end="3" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_29" width="1" begin="2" end="2" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_30" width="1" begin="1" end="1" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_31" width="1" begin="0" end="0" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
	</register>
	<register id="BANK_0_SET_RIS_TRIG" acronym="BANK_0_SET_RIS_TRIG" offset="36" width="32" description="GPIO Set Rising Edge Interrupt 2i and 2i+1 Register">
		<bitfield id="SETRIS_0" width="1" begin="31" end="31" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_1" width="1" begin="30" end="30" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_2" width="1" begin="29" end="29" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_3" width="1" begin="28" end="28" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_4" width="1" begin="27" end="27" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_5" width="1" begin="26" end="26" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_6" width="1" begin="25" end="25" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_7" width="1" begin="24" end="24" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_8" width="1" begin="23" end="23" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_9" width="1" begin="22" end="22" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_10" width="1" begin="21" end="21" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_11" width="1" begin="20" end="20" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_12" width="1" begin="19" end="19" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_13" width="1" begin="18" end="18" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_14" width="1" begin="17" end="17" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_15" width="1" begin="16" end="16" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_16" width="1" begin="15" end="15" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_17" width="1" begin="14" end="14" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_18" width="1" begin="13" end="13" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_19" width="1" begin="12" end="12" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_20" width="1" begin="11" end="11" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_21" width="1" begin="10" end="10" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_22" width="1" begin="9" end="9" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_23" width="1" begin="8" end="8" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_24" width="1" begin="7" end="7" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_25" width="1" begin="6" end="6" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_26" width="1" begin="5" end="5" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_27" width="1" begin="4" end="4" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_28" width="1" begin="3" end="3" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_29" width="1" begin="2" end="2" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_30" width="1" begin="1" end="1" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_31" width="1" begin="0" end="0" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
	</register>
	<register id="BANK_0_CLR_RIS_TRIG" acronym="BANK_0_CLR_RIS_TRIG" offset="40" width="32" description="GPIO Clear Rising Edge Interrupt 2i and 2i+1 Register">
		<bitfield id="CLRRIS_0" width="1" begin="31" end="31" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_1" width="1" begin="30" end="30" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_2" width="1" begin="29" end="29" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_3" width="1" begin="28" end="28" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_4" width="1" begin="27" end="27" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_5" width="1" begin="26" end="26" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_6" width="1" begin="25" end="25" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_7" width="1" begin="24" end="24" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_8" width="1" begin="23" end="23" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_9" width="1" begin="22" end="22" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_10" width="1" begin="21" end="21" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_11" width="1" begin="20" end="20" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_12" width="1" begin="19" end="19" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_13" width="1" begin="18" end="18" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_14" width="1" begin="17" end="17" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_15" width="1" begin="16" end="16" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_16" width="1" begin="15" end="15" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_17" width="1" begin="14" end="14" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_18" width="1" begin="13" end="13" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_19" width="1" begin="12" end="12" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_20" width="1" begin="11" end="11" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_21" width="1" begin="10" end="10" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_22" width="1" begin="9" end="9" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_23" width="1" begin="8" end="8" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_24" width="1" begin="7" end="7" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_25" width="1" begin="6" end="6" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_26" width="1" begin="5" end="5" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_27" width="1" begin="4" end="4" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_28" width="1" begin="3" end="3" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_29" width="1" begin="2" end="2" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_30" width="1" begin="1" end="1" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_31" width="1" begin="0" end="0" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
	</register>
	<register id="BANK_0_SET_FAL_TRIG" acronym="BANK_0_SET_FAL_TRIG" offset="44" width="32" description="GPIO Set Falling Edge Interrupt 2i and 2i+1 Register">
		<bitfield id="SETFAL_0" width="1" begin="31" end="31" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_1" width="1" begin="30" end="30" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_2" width="1" begin="29" end="29" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_3" width="1" begin="28" end="28" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_4" width="1" begin="27" end="27" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_5" width="1" begin="26" end="26" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_6" width="1" begin="25" end="25" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_7" width="1" begin="24" end="24" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_8" width="1" begin="23" end="23" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_9" width="1" begin="22" end="22" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_10" width="1" begin="21" end="21" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_11" width="1" begin="20" end="20" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_12" width="1" begin="19" end="19" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_13" width="1" begin="18" end="18" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_14" width="1" begin="17" end="17" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_15" width="1" begin="16" end="16" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_16" width="1" begin="15" end="15" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_17" width="1" begin="14" end="14" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_18" width="1" begin="13" end="13" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_19" width="1" begin="12" end="12" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_20" width="1" begin="11" end="11" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_21" width="1" begin="10" end="10" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_22" width="1" begin="9" end="9" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_23" width="1" begin="8" end="8" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_24" width="1" begin="7" end="7" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_25" width="1" begin="6" end="6" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_26" width="1" begin="5" end="5" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_27" width="1" begin="4" end="4" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_28" width="1" begin="3" end="3" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_29" width="1" begin="2" end="2" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_30" width="1" begin="1" end="1" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_31" width="1" begin="0" end="0" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
	</register>
	<register id="BANK_0_CLR_FAL_TRIG" acronym="BANK_0_CLR_FAL_TRIG" offset="48" width="32" description="GPIO Clear Falling Edge Interrupt 2i and 2i+1 Register">
		<bitfield id="CLRFAL_0" width="1" begin="31" end="31" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_1" width="1" begin="30" end="30" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_2" width="1" begin="29" end="29" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_3" width="1" begin="28" end="28" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_4" width="1" begin="27" end="27" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_5" width="1" begin="26" end="26" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_6" width="1" begin="25" end="25" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_7" width="1" begin="24" end="24" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_8" width="1" begin="23" end="23" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_9" width="1" begin="22" end="22" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_10" width="1" begin="21" end="21" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_11" width="1" begin="20" end="20" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_12" width="1" begin="19" end="19" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_13" width="1" begin="18" end="18" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_14" width="1" begin="17" end="17" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_15" width="1" begin="16" end="16" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_16" width="1" begin="15" end="15" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_17" width="1" begin="14" end="14" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_18" width="1" begin="13" end="13" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_19" width="1" begin="12" end="12" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_20" width="1" begin="11" end="11" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_21" width="1" begin="10" end="10" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_22" width="1" begin="9" end="9" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_23" width="1" begin="8" end="8" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_24" width="1" begin="7" end="7" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_25" width="1" begin="6" end="6" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_26" width="1" begin="5" end="5" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_27" width="1" begin="4" end="4" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_28" width="1" begin="3" end="3" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_29" width="1" begin="2" end="2" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_30" width="1" begin="1" end="1" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_31" width="1" begin="0" end="0" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
	</register>
	<register id="BANK_0_INTSTAT" acronym="BANK_0_INTSTAT" offset="52" width="32" description="GPIO Interrupt Status 2i and 2i+1 Register">
		<bitfield id="STAT_0" width="1" begin="31" end="31" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_1" width="1" begin="30" end="30" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_2" width="1" begin="29" end="29" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_3" width="1" begin="28" end="28" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_4" width="1" begin="27" end="27" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_5" width="1" begin="26" end="26" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_6" width="1" begin="25" end="25" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_7" width="1" begin="24" end="24" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_8" width="1" begin="23" end="23" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_9" width="1" begin="22" end="22" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_10" width="1" begin="21" end="21" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_11" width="1" begin="20" end="20" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_12" width="1" begin="19" end="19" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_13" width="1" begin="18" end="18" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_14" width="1" begin="17" end="17" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_15" width="1" begin="16" end="16" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_16" width="1" begin="15" end="15" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_17" width="1" begin="14" end="14" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_18" width="1" begin="13" end="13" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_19" width="1" begin="12" end="12" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_20" width="1" begin="11" end="11" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_21" width="1" begin="10" end="10" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_22" width="1" begin="9" end="9" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_23" width="1" begin="8" end="8" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_24" width="1" begin="7" end="7" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_25" width="1" begin="6" end="6" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_26" width="1" begin="5" end="5" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_27" width="1" begin="4" end="4" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_28" width="1" begin="3" end="3" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_29" width="1" begin="2" end="2" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_30" width="1" begin="1" end="1" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_31" width="1" begin="0" end="0" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="BANK_1_DIR" acronym="BANK_1_DIR" offset="16" width="32" description="GPIO Direction i and i+1 Register">
		<bitfield id="DIR_0" width="1" begin="31" end="31" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_1" width="1" begin="30" end="30" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_2" width="1" begin="29" end="29" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_3" width="1" begin="28" end="28" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_4" width="1" begin="27" end="27" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_5" width="1" begin="26" end="26" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_6" width="1" begin="25" end="25" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_7" width="1" begin="24" end="24" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_8" width="1" begin="23" end="23" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_9" width="1" begin="22" end="22" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_10" width="1" begin="21" end="21" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_11" width="1" begin="20" end="20" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_12" width="1" begin="19" end="19" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_13" width="1" begin="18" end="18" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_14" width="1" begin="17" end="17" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_15" width="1" begin="16" end="16" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_16" width="1" begin="15" end="15" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_17" width="1" begin="14" end="14" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_18" width="1" begin="13" end="13" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_19" width="1" begin="12" end="12" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_20" width="1" begin="11" end="11" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_21" width="1" begin="10" end="10" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_22" width="1" begin="9" end="9" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_23" width="1" begin="8" end="8" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_24" width="1" begin="7" end="7" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_25" width="1" begin="6" end="6" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_26" width="1" begin="5" end="5" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_27" width="1" begin="4" end="4" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_28" width="1" begin="3" end="3" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_29" width="1" begin="2" end="2" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_30" width="1" begin="1" end="1" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_31" width="1" begin="0" end="0" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
	</register>
	<register id="BANK_1_OUT_DATA" acronym="BANK_1_OUT_DATA" offset="20" width="32" description="GPIO Output Data 2i and 2i+1 Register">
		<bitfield id="OUT_0" width="1" begin="31" end="31" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_1" width="1" begin="30" end="30" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_2" width="1" begin="29" end="29" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_3" width="1" begin="28" end="28" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_4" width="1" begin="27" end="27" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_5" width="1" begin="26" end="26" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_6" width="1" begin="25" end="25" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_7" width="1" begin="24" end="24" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_8" width="1" begin="23" end="23" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_9" width="1" begin="22" end="22" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_10" width="1" begin="21" end="21" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_11" width="1" begin="20" end="20" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_12" width="1" begin="19" end="19" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_13" width="1" begin="18" end="18" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_14" width="1" begin="17" end="17" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_15" width="1" begin="16" end="16" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_16" width="1" begin="15" end="15" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_17" width="1" begin="14" end="14" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_18" width="1" begin="13" end="13" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_19" width="1" begin="12" end="12" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_20" width="1" begin="11" end="11" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_21" width="1" begin="10" end="10" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_22" width="1" begin="9" end="9" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_23" width="1" begin="8" end="8" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_24" width="1" begin="7" end="7" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_25" width="1" begin="6" end="6" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_26" width="1" begin="5" end="5" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_27" width="1" begin="4" end="4" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_28" width="1" begin="3" end="3" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_29" width="1" begin="2" end="2" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_30" width="1" begin="1" end="1" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_31" width="1" begin="0" end="0" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="BANK_1_SET_DATA" acronym="BANK_1_SET_DATA" offset="24" width="32" description="GPIO Set Data 2i and 2i+1 Register">
		<bitfield id="SET_0" width="1" begin="31" end="31" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_1" width="1" begin="30" end="30" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_2" width="1" begin="29" end="29" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_3" width="1" begin="28" end="28" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_4" width="1" begin="27" end="27" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_5" width="1" begin="26" end="26" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_6" width="1" begin="25" end="25" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_7" width="1" begin="24" end="24" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_8" width="1" begin="23" end="23" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_9" width="1" begin="22" end="22" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_10" width="1" begin="21" end="21" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_11" width="1" begin="20" end="20" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_12" width="1" begin="19" end="19" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_13" width="1" begin="18" end="18" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_14" width="1" begin="17" end="17" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_15" width="1" begin="16" end="16" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_16" width="1" begin="15" end="15" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_17" width="1" begin="14" end="14" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_18" width="1" begin="13" end="13" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_19" width="1" begin="12" end="12" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_20" width="1" begin="11" end="11" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_21" width="1" begin="10" end="10" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_22" width="1" begin="9" end="9" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_23" width="1" begin="8" end="8" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_24" width="1" begin="7" end="7" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_25" width="1" begin="6" end="6" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_26" width="1" begin="5" end="5" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_27" width="1" begin="4" end="4" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_28" width="1" begin="3" end="3" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_29" width="1" begin="2" end="2" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_30" width="1" begin="1" end="1" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_31" width="1" begin="0" end="0" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
	</register>
	<register id="BANK_1_CLR_DATA" acronym="BANK_1_CLR_DATA" offset="28" width="32" description="GPIO Clear Data 2i and 2i+1 Register">
		<bitfield id="CLR_0" width="1" begin="31" end="31" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_1" width="1" begin="30" end="30" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_2" width="1" begin="29" end="29" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_3" width="1" begin="28" end="28" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_4" width="1" begin="27" end="27" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_5" width="1" begin="26" end="26" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_6" width="1" begin="25" end="25" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_7" width="1" begin="24" end="24" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_8" width="1" begin="23" end="23" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_9" width="1" begin="22" end="22" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_10" width="1" begin="21" end="21" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_11" width="1" begin="20" end="20" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_12" width="1" begin="19" end="19" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_13" width="1" begin="18" end="18" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_14" width="1" begin="17" end="17" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_15" width="1" begin="16" end="16" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_16" width="1" begin="15" end="15" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_17" width="1" begin="14" end="14" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_18" width="1" begin="13" end="13" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_19" width="1" begin="12" end="12" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_20" width="1" begin="11" end="11" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_21" width="1" begin="10" end="10" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_22" width="1" begin="9" end="9" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_23" width="1" begin="8" end="8" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_24" width="1" begin="7" end="7" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_25" width="1" begin="6" end="6" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_26" width="1" begin="5" end="5" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_27" width="1" begin="4" end="4" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_28" width="1" begin="3" end="3" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_29" width="1" begin="2" end="2" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_30" width="1" begin="1" end="1" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_31" width="1" begin="0" end="0" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
	</register>
	<register id="BANK_1_IN_DATA" acronym="BANK_1_IN_DATA" offset="32" width="32" description="GPIO Input Data 2i and 2i+1 Register">
		<bitfield id="IN_0" width="1" begin="31" end="31" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_1" width="1" begin="30" end="30" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_2" width="1" begin="29" end="29" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_3" width="1" begin="28" end="28" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_4" width="1" begin="27" end="27" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_5" width="1" begin="26" end="26" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_6" width="1" begin="25" end="25" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_7" width="1" begin="24" end="24" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_8" width="1" begin="23" end="23" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_9" width="1" begin="22" end="22" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_10" width="1" begin="21" end="21" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_11" width="1" begin="20" end="20" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_12" width="1" begin="19" end="19" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_13" width="1" begin="18" end="18" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_14" width="1" begin="17" end="17" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_15" width="1" begin="16" end="16" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_16" width="1" begin="15" end="15" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_17" width="1" begin="14" end="14" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_18" width="1" begin="13" end="13" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_19" width="1" begin="12" end="12" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_20" width="1" begin="11" end="11" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_21" width="1" begin="10" end="10" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_22" width="1" begin="9" end="9" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_23" width="1" begin="8" end="8" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_24" width="1" begin="7" end="7" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_25" width="1" begin="6" end="6" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_26" width="1" begin="5" end="5" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_27" width="1" begin="4" end="4" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_28" width="1" begin="3" end="3" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_29" width="1" begin="2" end="2" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_30" width="1" begin="1" end="1" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_31" width="1" begin="0" end="0" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
	</register>
	<register id="BANK_1_SET_RIS_TRIG" acronym="BANK_1_SET_RIS_TRIG" offset="36" width="32" description="GPIO Set Rising Edge Interrupt 2i and 2i+1 Register">
		<bitfield id="SETRIS_0" width="1" begin="31" end="31" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_1" width="1" begin="30" end="30" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_2" width="1" begin="29" end="29" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_3" width="1" begin="28" end="28" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_4" width="1" begin="27" end="27" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_5" width="1" begin="26" end="26" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_6" width="1" begin="25" end="25" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_7" width="1" begin="24" end="24" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_8" width="1" begin="23" end="23" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_9" width="1" begin="22" end="22" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_10" width="1" begin="21" end="21" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_11" width="1" begin="20" end="20" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_12" width="1" begin="19" end="19" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_13" width="1" begin="18" end="18" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_14" width="1" begin="17" end="17" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_15" width="1" begin="16" end="16" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_16" width="1" begin="15" end="15" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_17" width="1" begin="14" end="14" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_18" width="1" begin="13" end="13" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_19" width="1" begin="12" end="12" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_20" width="1" begin="11" end="11" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_21" width="1" begin="10" end="10" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_22" width="1" begin="9" end="9" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_23" width="1" begin="8" end="8" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_24" width="1" begin="7" end="7" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_25" width="1" begin="6" end="6" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_26" width="1" begin="5" end="5" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_27" width="1" begin="4" end="4" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_28" width="1" begin="3" end="3" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_29" width="1" begin="2" end="2" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_30" width="1" begin="1" end="1" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_31" width="1" begin="0" end="0" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
	</register>
	<register id="BANK_1_CLR_RIS_TRIG" acronym="BANK_1_CLR_RIS_TRIG" offset="40" width="32" description="GPIO Clear Rising Edge Interrupt 2i and 2i+1 Register">
		<bitfield id="CLRRIS_0" width="1" begin="31" end="31" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_1" width="1" begin="30" end="30" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_2" width="1" begin="29" end="29" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_3" width="1" begin="28" end="28" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_4" width="1" begin="27" end="27" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_5" width="1" begin="26" end="26" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_6" width="1" begin="25" end="25" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_7" width="1" begin="24" end="24" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_8" width="1" begin="23" end="23" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_9" width="1" begin="22" end="22" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_10" width="1" begin="21" end="21" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_11" width="1" begin="20" end="20" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_12" width="1" begin="19" end="19" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_13" width="1" begin="18" end="18" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_14" width="1" begin="17" end="17" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_15" width="1" begin="16" end="16" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_16" width="1" begin="15" end="15" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_17" width="1" begin="14" end="14" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_18" width="1" begin="13" end="13" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_19" width="1" begin="12" end="12" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_20" width="1" begin="11" end="11" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_21" width="1" begin="10" end="10" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_22" width="1" begin="9" end="9" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_23" width="1" begin="8" end="8" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_24" width="1" begin="7" end="7" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_25" width="1" begin="6" end="6" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_26" width="1" begin="5" end="5" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_27" width="1" begin="4" end="4" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_28" width="1" begin="3" end="3" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_29" width="1" begin="2" end="2" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_30" width="1" begin="1" end="1" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_31" width="1" begin="0" end="0" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
	</register>
	<register id="BANK_1_SET_FAL_TRIG" acronym="BANK_1_SET_FAL_TRIG" offset="44" width="32" description="GPIO Set Falling Edge Interrupt 2i and 2i+1 Register">
		<bitfield id="SETFAL_0" width="1" begin="31" end="31" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_1" width="1" begin="30" end="30" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_2" width="1" begin="29" end="29" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_3" width="1" begin="28" end="28" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_4" width="1" begin="27" end="27" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_5" width="1" begin="26" end="26" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_6" width="1" begin="25" end="25" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_7" width="1" begin="24" end="24" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_8" width="1" begin="23" end="23" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_9" width="1" begin="22" end="22" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_10" width="1" begin="21" end="21" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_11" width="1" begin="20" end="20" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_12" width="1" begin="19" end="19" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_13" width="1" begin="18" end="18" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_14" width="1" begin="17" end="17" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_15" width="1" begin="16" end="16" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_16" width="1" begin="15" end="15" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_17" width="1" begin="14" end="14" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_18" width="1" begin="13" end="13" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_19" width="1" begin="12" end="12" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_20" width="1" begin="11" end="11" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_21" width="1" begin="10" end="10" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_22" width="1" begin="9" end="9" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_23" width="1" begin="8" end="8" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_24" width="1" begin="7" end="7" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_25" width="1" begin="6" end="6" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_26" width="1" begin="5" end="5" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_27" width="1" begin="4" end="4" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_28" width="1" begin="3" end="3" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_29" width="1" begin="2" end="2" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_30" width="1" begin="1" end="1" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_31" width="1" begin="0" end="0" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
	</register>
	<register id="BANK_1_CLR_FAL_TRIG" acronym="BANK_1_CLR_FAL_TRIG" offset="48" width="32" description="GPIO Clear Falling Edge Interrupt 2i and 2i+1 Register">
		<bitfield id="CLRFAL_0" width="1" begin="31" end="31" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_1" width="1" begin="30" end="30" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_2" width="1" begin="29" end="29" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_3" width="1" begin="28" end="28" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_4" width="1" begin="27" end="27" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_5" width="1" begin="26" end="26" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_6" width="1" begin="25" end="25" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_7" width="1" begin="24" end="24" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_8" width="1" begin="23" end="23" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_9" width="1" begin="22" end="22" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_10" width="1" begin="21" end="21" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_11" width="1" begin="20" end="20" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_12" width="1" begin="19" end="19" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_13" width="1" begin="18" end="18" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_14" width="1" begin="17" end="17" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_15" width="1" begin="16" end="16" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_16" width="1" begin="15" end="15" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_17" width="1" begin="14" end="14" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_18" width="1" begin="13" end="13" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_19" width="1" begin="12" end="12" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_20" width="1" begin="11" end="11" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_21" width="1" begin="10" end="10" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_22" width="1" begin="9" end="9" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_23" width="1" begin="8" end="8" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_24" width="1" begin="7" end="7" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_25" width="1" begin="6" end="6" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_26" width="1" begin="5" end="5" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_27" width="1" begin="4" end="4" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_28" width="1" begin="3" end="3" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_29" width="1" begin="2" end="2" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_30" width="1" begin="1" end="1" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_31" width="1" begin="0" end="0" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
	</register>
	<register id="BANK_1_INTSTAT" acronym="BANK_1_INTSTAT" offset="52" width="32" description="GPIO Interrupt Status 2i and 2i+1 Register">
		<bitfield id="STAT_0" width="1" begin="31" end="31" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_1" width="1" begin="30" end="30" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_2" width="1" begin="29" end="29" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_3" width="1" begin="28" end="28" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_4" width="1" begin="27" end="27" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_5" width="1" begin="26" end="26" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_6" width="1" begin="25" end="25" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_7" width="1" begin="24" end="24" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_8" width="1" begin="23" end="23" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_9" width="1" begin="22" end="22" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_10" width="1" begin="21" end="21" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_11" width="1" begin="20" end="20" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_12" width="1" begin="19" end="19" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_13" width="1" begin="18" end="18" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_14" width="1" begin="17" end="17" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_15" width="1" begin="16" end="16" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_16" width="1" begin="15" end="15" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_17" width="1" begin="14" end="14" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_18" width="1" begin="13" end="13" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_19" width="1" begin="12" end="12" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_20" width="1" begin="11" end="11" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_21" width="1" begin="10" end="10" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_22" width="1" begin="9" end="9" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_23" width="1" begin="8" end="8" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_24" width="1" begin="7" end="7" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_25" width="1" begin="6" end="6" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_26" width="1" begin="5" end="5" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_27" width="1" begin="4" end="4" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_28" width="1" begin="3" end="3" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_29" width="1" begin="2" end="2" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_30" width="1" begin="1" end="1" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_31" width="1" begin="0" end="0" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="BANK_2_DIR" acronym="BANK_2_DIR" offset="16" width="32" description="GPIO Direction i and i+1 Register">
		<bitfield id="DIR_0" width="1" begin="31" end="31" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_1" width="1" begin="30" end="30" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_2" width="1" begin="29" end="29" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_3" width="1" begin="28" end="28" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_4" width="1" begin="27" end="27" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_5" width="1" begin="26" end="26" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_6" width="1" begin="25" end="25" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_7" width="1" begin="24" end="24" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_8" width="1" begin="23" end="23" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_9" width="1" begin="22" end="22" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_10" width="1" begin="21" end="21" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_11" width="1" begin="20" end="20" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_12" width="1" begin="19" end="19" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_13" width="1" begin="18" end="18" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_14" width="1" begin="17" end="17" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_15" width="1" begin="16" end="16" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_16" width="1" begin="15" end="15" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_17" width="1" begin="14" end="14" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_18" width="1" begin="13" end="13" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_19" width="1" begin="12" end="12" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_20" width="1" begin="11" end="11" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_21" width="1" begin="10" end="10" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_22" width="1" begin="9" end="9" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_23" width="1" begin="8" end="8" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_24" width="1" begin="7" end="7" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_25" width="1" begin="6" end="6" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_26" width="1" begin="5" end="5" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_27" width="1" begin="4" end="4" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_28" width="1" begin="3" end="3" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_29" width="1" begin="2" end="2" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_30" width="1" begin="1" end="1" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
		<bitfield id="DIR_31" width="1" begin="0" end="0" resetval="1" description="Direction of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output"/>
			<bitenum id="IN" value="1" token="IN" description="Input"/>
		</bitfield>
	</register>
	<register id="BANK_2_OUT_DATA" acronym="BANK_2_OUT_DATA" offset="20" width="32" description="GPIO Output Data 2i and 2i+1 Register">
		<bitfield id="OUT_0" width="1" begin="31" end="31" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_1" width="1" begin="30" end="30" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_2" width="1" begin="29" end="29" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_3" width="1" begin="28" end="28" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_4" width="1" begin="27" end="27" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_5" width="1" begin="26" end="26" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_6" width="1" begin="25" end="25" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_7" width="1" begin="24" end="24" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_8" width="1" begin="23" end="23" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_9" width="1" begin="22" end="22" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_10" width="1" begin="21" end="21" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_11" width="1" begin="20" end="20" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_12" width="1" begin="19" end="19" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_13" width="1" begin="18" end="18" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_14" width="1" begin="17" end="17" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_15" width="1" begin="16" end="16" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_16" width="1" begin="15" end="15" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_17" width="1" begin="14" end="14" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_18" width="1" begin="13" end="13" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_19" width="1" begin="12" end="12" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_20" width="1" begin="11" end="11" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_21" width="1" begin="10" end="10" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_22" width="1" begin="9" end="9" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_23" width="1" begin="8" end="8" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_24" width="1" begin="7" end="7" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_25" width="1" begin="6" end="6" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_26" width="1" begin="5" end="5" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_27" width="1" begin="4" end="4" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_28" width="1" begin="3" end="3" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_29" width="1" begin="2" end="2" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_30" width="1" begin="1" end="1" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="OUT_31" width="1" begin="0" end="0" resetval="0" description="Output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="BANK_2_SET_DATA" acronym="BANK_2_SET_DATA" offset="24" width="32" description="GPIO Set Data 2i and 2i+1 Register">
		<bitfield id="SET_0" width="1" begin="31" end="31" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_1" width="1" begin="30" end="30" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_2" width="1" begin="29" end="29" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_3" width="1" begin="28" end="28" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_4" width="1" begin="27" end="27" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_5" width="1" begin="26" end="26" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_6" width="1" begin="25" end="25" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_7" width="1" begin="24" end="24" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_8" width="1" begin="23" end="23" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_9" width="1" begin="22" end="22" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_10" width="1" begin="21" end="21" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_11" width="1" begin="20" end="20" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_12" width="1" begin="19" end="19" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_13" width="1" begin="18" end="18" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_14" width="1" begin="17" end="17" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_15" width="1" begin="16" end="16" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_16" width="1" begin="15" end="15" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_17" width="1" begin="14" end="14" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_18" width="1" begin="13" end="13" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_19" width="1" begin="12" end="12" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_20" width="1" begin="11" end="11" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_21" width="1" begin="10" end="10" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_22" width="1" begin="9" end="9" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_23" width="1" begin="8" end="8" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_24" width="1" begin="7" end="7" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_25" width="1" begin="6" end="6" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_26" width="1" begin="5" end="5" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_27" width="1" begin="4" end="4" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_28" width="1" begin="3" end="3" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_29" width="1" begin="2" end="2" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_30" width="1" begin="1" end="1" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
		<bitfield id="SET_31" width="1" begin="0" end="0" resetval="0" description="Set output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1"/>
		</bitfield>
	</register>
	<register id="BANK_2_CLR_DATA" acronym="BANK_2_CLR_DATA" offset="28" width="32" description="GPIO Clear Data 2i and 2i+1 Register">
		<bitfield id="CLR_0" width="1" begin="31" end="31" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_1" width="1" begin="30" end="30" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_2" width="1" begin="29" end="29" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_3" width="1" begin="28" end="28" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_4" width="1" begin="27" end="27" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_5" width="1" begin="26" end="26" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_6" width="1" begin="25" end="25" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_7" width="1" begin="24" end="24" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_8" width="1" begin="23" end="23" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_9" width="1" begin="22" end="22" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_10" width="1" begin="21" end="21" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_11" width="1" begin="20" end="20" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_12" width="1" begin="19" end="19" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_13" width="1" begin="18" end="18" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_14" width="1" begin="17" end="17" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_15" width="1" begin="16" end="16" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_16" width="1" begin="15" end="15" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_17" width="1" begin="14" end="14" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_18" width="1" begin="13" end="13" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_19" width="1" begin="12" end="12" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_20" width="1" begin="11" end="11" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_21" width="1" begin="10" end="10" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_22" width="1" begin="9" end="9" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_23" width="1" begin="8" end="8" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_24" width="1" begin="7" end="7" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_25" width="1" begin="6" end="6" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_26" width="1" begin="5" end="5" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_27" width="1" begin="4" end="4" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_28" width="1" begin="3" end="3" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_29" width="1" begin="2" end="2" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_30" width="1" begin="1" end="1" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
		<bitfield id="CLR_31" width="1" begin="0" end="0" resetval="0" description="Clear output drive state of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0"/>
		</bitfield>
	</register>
	<register id="BANK_2_IN_DATA" acronym="BANK_2_IN_DATA" offset="32" width="32" description="GPIO Input Data 2i and 2i+1 Register">
		<bitfield id="IN_0" width="1" begin="31" end="31" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_1" width="1" begin="30" end="30" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_2" width="1" begin="29" end="29" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_3" width="1" begin="28" end="28" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_4" width="1" begin="27" end="27" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_5" width="1" begin="26" end="26" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_6" width="1" begin="25" end="25" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_7" width="1" begin="24" end="24" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_8" width="1" begin="23" end="23" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_9" width="1" begin="22" end="22" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_10" width="1" begin="21" end="21" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_11" width="1" begin="20" end="20" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_12" width="1" begin="19" end="19" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_13" width="1" begin="18" end="18" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_14" width="1" begin="17" end="17" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_15" width="1" begin="16" end="16" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_16" width="1" begin="15" end="15" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_17" width="1" begin="14" end="14" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_18" width="1" begin="13" end="13" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_19" width="1" begin="12" end="12" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_20" width="1" begin="11" end="11" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_21" width="1" begin="10" end="10" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_22" width="1" begin="9" end="9" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_23" width="1" begin="8" end="8" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_24" width="1" begin="7" end="7" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_25" width="1" begin="6" end="6" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_26" width="1" begin="5" end="5" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_27" width="1" begin="4" end="4" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_28" width="1" begin="3" end="3" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_29" width="1" begin="2" end="2" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_30" width="1" begin="1" end="1" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
		<bitfield id="IN_31" width="1" begin="0" end="0" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description=""/>
			<bitenum id="CLR" value="0" token="CLR" description=""/>
		</bitfield>
	</register>
	<register id="BANK_2_SET_RIS_TRIG" acronym="BANK_2_SET_RIS_TRIG" offset="36" width="32" description="GPIO Set Rising Edge Interrupt 2i and 2i+1 Register">
		<bitfield id="SETRIS_0" width="1" begin="31" end="31" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_1" width="1" begin="30" end="30" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_2" width="1" begin="29" end="29" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_3" width="1" begin="28" end="28" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_4" width="1" begin="27" end="27" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_5" width="1" begin="26" end="26" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_6" width="1" begin="25" end="25" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_7" width="1" begin="24" end="24" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_8" width="1" begin="23" end="23" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_9" width="1" begin="22" end="22" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_10" width="1" begin="21" end="21" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_11" width="1" begin="20" end="20" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_12" width="1" begin="19" end="19" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_13" width="1" begin="18" end="18" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_14" width="1" begin="17" end="17" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_15" width="1" begin="16" end="16" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_16" width="1" begin="15" end="15" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_17" width="1" begin="14" end="14" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_18" width="1" begin="13" end="13" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_19" width="1" begin="12" end="12" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_20" width="1" begin="11" end="11" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_21" width="1" begin="10" end="10" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_22" width="1" begin="9" end="9" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_23" width="1" begin="8" end="8" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_24" width="1" begin="7" end="7" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_25" width="1" begin="6" end="6" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_26" width="1" begin="5" end="5" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_27" width="1" begin="4" end="4" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_28" width="1" begin="3" end="3" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_29" width="1" begin="2" end="2" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_30" width="1" begin="1" end="1" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETRIS_31" width="1" begin="0" end="0" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
	</register>
	<register id="BANK_2_CLR_RIS_TRIG" acronym="BANK_2_CLR_RIS_TRIG" offset="40" width="32" description="GPIO Clear Rising Edge Interrupt 2i and 2i+1 Register">
		<bitfield id="CLRRIS_0" width="1" begin="31" end="31" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_1" width="1" begin="30" end="30" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_2" width="1" begin="29" end="29" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_3" width="1" begin="28" end="28" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_4" width="1" begin="27" end="27" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_5" width="1" begin="26" end="26" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_6" width="1" begin="25" end="25" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_7" width="1" begin="24" end="24" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_8" width="1" begin="23" end="23" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_9" width="1" begin="22" end="22" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_10" width="1" begin="21" end="21" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_11" width="1" begin="20" end="20" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_12" width="1" begin="19" end="19" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_13" width="1" begin="18" end="18" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_14" width="1" begin="17" end="17" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_15" width="1" begin="16" end="16" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_16" width="1" begin="15" end="15" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_17" width="1" begin="14" end="14" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_18" width="1" begin="13" end="13" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_19" width="1" begin="12" end="12" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_20" width="1" begin="11" end="11" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_21" width="1" begin="10" end="10" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_22" width="1" begin="9" end="9" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_23" width="1" begin="8" end="8" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_24" width="1" begin="7" end="7" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_25" width="1" begin="6" end="6" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_26" width="1" begin="5" end="5" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_27" width="1" begin="4" end="4" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_28" width="1" begin="3" end="3" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_29" width="1" begin="2" end="2" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_30" width="1" begin="1" end="1" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRRIS_31" width="1" begin="0" end="0" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
	</register>
	<register id="BANK_2_SET_FAL_TRIG" acronym="BANK_2_SET_FAL_TRIG" offset="44" width="32" description="GPIO Set Falling Edge Interrupt 2i and 2i+1 Register">
		<bitfield id="SETFAL_0" width="1" begin="31" end="31" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_1" width="1" begin="30" end="30" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_2" width="1" begin="29" end="29" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_3" width="1" begin="28" end="28" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_4" width="1" begin="27" end="27" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_5" width="1" begin="26" end="26" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_6" width="1" begin="25" end="25" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_7" width="1" begin="24" end="24" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_8" width="1" begin="23" end="23" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_9" width="1" begin="22" end="22" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_10" width="1" begin="21" end="21" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_11" width="1" begin="20" end="20" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_12" width="1" begin="19" end="19" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_13" width="1" begin="18" end="18" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_14" width="1" begin="17" end="17" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_15" width="1" begin="16" end="16" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_16" width="1" begin="15" end="15" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_17" width="1" begin="14" end="14" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_18" width="1" begin="13" end="13" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_19" width="1" begin="12" end="12" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_20" width="1" begin="11" end="11" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_21" width="1" begin="10" end="10" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_22" width="1" begin="9" end="9" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_23" width="1" begin="8" end="8" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_24" width="1" begin="7" end="7" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_25" width="1" begin="6" end="6" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_26" width="1" begin="5" end="5" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_27" width="1" begin="4" end="4" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_28" width="1" begin="3" end="3" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_29" width="1" begin="2" end="2" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_30" width="1" begin="1" end="1" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="SETFAL_31" width="1" begin="0" end="0" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
	</register>
	<register id="BANK_2_CLR_FAL_TRIG" acronym="BANK_2_CLR_FAL_TRIG" offset="48" width="32" description="GPIO Clear Falling Edge Interrupt 2i and 2i+1 Register">
		<bitfield id="CLRFAL_0" width="1" begin="31" end="31" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_1" width="1" begin="30" end="30" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_2" width="1" begin="29" end="29" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_3" width="1" begin="28" end="28" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_4" width="1" begin="27" end="27" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_5" width="1" begin="26" end="26" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_6" width="1" begin="25" end="25" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_7" width="1" begin="24" end="24" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_8" width="1" begin="23" end="23" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_9" width="1" begin="22" end="22" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_10" width="1" begin="21" end="21" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_11" width="1" begin="20" end="20" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_12" width="1" begin="19" end="19" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_13" width="1" begin="18" end="18" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_14" width="1" begin="17" end="17" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_15" width="1" begin="16" end="16" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_16" width="1" begin="15" end="15" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_17" width="1" begin="14" end="14" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_18" width="1" begin="13" end="13" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_19" width="1" begin="12" end="12" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_20" width="1" begin="11" end="11" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_21" width="1" begin="10" end="10" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_22" width="1" begin="9" end="9" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_23" width="1" begin="8" end="8" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_24" width="1" begin="7" end="7" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_25" width="1" begin="6" end="6" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_26" width="1" begin="5" end="5" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_27" width="1" begin="4" end="4" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_28" width="1" begin="3" end="3" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_29" width="1" begin="2" end="2" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_30" width="1" begin="1" end="1" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
		<bitfield id="CLRFAL_31" width="1" begin="0" end="0" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 2i/2i+1 bit 0...15 Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
		</bitfield>
	</register>
	<register id="BANK_2_INTSTAT" acronym="BANK_2_INTSTAT" offset="52" width="32" description="GPIO Interrupt Status 2i and 2i+1 Register">
		<bitfield id="STAT_0" width="1" begin="31" end="31" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_1" width="1" begin="30" end="30" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_2" width="1" begin="29" end="29" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_3" width="1" begin="28" end="28" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_4" width="1" begin="27" end="27" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_5" width="1" begin="26" end="26" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_6" width="1" begin="25" end="25" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_7" width="1" begin="24" end="24" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_8" width="1" begin="23" end="23" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_9" width="1" begin="22" end="22" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_10" width="1" begin="21" end="21" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_11" width="1" begin="20" end="20" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_12" width="1" begin="19" end="19" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_13" width="1" begin="18" end="18" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_14" width="1" begin="17" end="17" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_15" width="1" begin="16" end="16" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_16" width="1" begin="15" end="15" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_17" width="1" begin="14" end="14" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_18" width="1" begin="13" end="13" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_19" width="1" begin="12" end="12" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_20" width="1" begin="11" end="11" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_21" width="1" begin="10" end="10" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_22" width="1" begin="9" end="9" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_23" width="1" begin="8" end="8" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_24" width="1" begin="7" end="7" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_25" width="1" begin="6" end="6" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_26" width="1" begin="5" end="5" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_27" width="1" begin="4" end="4" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_28" width="1" begin="3" end="3" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_29" width="1" begin="2" end="2" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_30" width="1" begin="1" end="1" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
		<bitfield id="STAT_31" width="1" begin="0" end="0" resetval="0" description="Status of GPIO bank 2i/2i+1 bit 0...15 interrupt Bits 0-15 form bank 2i and bits 16-31 form bank 2i+1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="PID" acronym="PID" offset="0x0000" width="32" description="Peripheral ID Register">
		<bitfield id="_RESV" width="8" begin="31" end="24" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="TID" width="8" begin="23" end="16" resetval="0" description="Peripheral type ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="CID" width="8" begin="15" end="8" resetval="0" description="Peripheral class ID" range="" rwaccess="R">
		</bitfield>
		<bitfield id="REV" width="8" begin="7" end="0" resetval="0" description="Peripheral revision number" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="PCR" acronym="PCR" offset="0x0004" width="32" description="Peripheral Control Register">
		<bitfield id="_RESV" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="R">
		</bitfield>
		<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="Used along with FREE bit to determine the emulation suspend mode. Conventionally, when FREE bit is cleared, SOFT bit selects the mode.  GPIO has FREE = 1,  so SOFT bit does not affect functionality" range="" rwaccess="R">
		</bitfield>
		<bitfield id="FREE" width="1" begin="0" end="0" resetval="1" description="For GPIO, the FREE bit is fixed at 1, which means GPIO runs free in emulation suspend mode" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="BINTEN" acronym="BINTEN" offset="0x0008" width="32" description="GPIO Interrupt Per-Bank Enable Register">
		<bitfield id="Reserved" width="23" begin="31" end="9" resetval="" description="" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EN_0" width="1" begin="8" end="8" resetval="0" description="Per-bank interrupt enable  There are 9 banks of 16 GPIOs each. Bit i stands for bank i " range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="EN_1" width="1" begin="7" end="7" resetval="0" description="Per-bank interrupt enable  There are 9 banks of 16 GPIOs each. Bit i stands for bank i " range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="EN_2" width="1" begin="6" end="6" resetval="0" description="Per-bank interrupt enable  There are 9 banks of 16 GPIOs each. Bit i stands for bank i " range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="EN_3" width="1" begin="5" end="5" resetval="0" description="Per-bank interrupt enable  There are 9 banks of 16 GPIOs each. Bit i stands for bank i " range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="EN_4" width="1" begin="4" end="4" resetval="0" description="Per-bank interrupt enable  There are 9 banks of 16 GPIOs each. Bit i stands for bank i " range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="EN_5" width="1" begin="3" end="3" resetval="0" description="Per-bank interrupt enable  There are 9 banks of 16 GPIOs each. Bit i stands for bank i " range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="EN_6" width="1" begin="2" end="2" resetval="0" description="Per-bank interrupt enable  There are 9 banks of 16 GPIOs each. Bit i stands for bank i " range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="EN_7" width="1" begin="1" end="1" resetval="0" description="Per-bank interrupt enable  There are 9 banks of 16 GPIOs each. Bit i stands for bank i " range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
		<bitfield id="EN_8" width="1" begin="0" end="0" resetval="0" description="Per-bank interrupt enable  There are 9 banks of 16 GPIOs each. Bit i stands for bank i " range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description=""/>
			<bitenum id="ENABLE" value="1" token="ENABLE" description=""/>
		</bitfield>
	</register>
</module>
