Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Wed Nov 19 13:34:09 2025

Timing Constraint:
-------------------------------------------------------
create_clock -name {sys_clk} [get_ports {sys_clk}] -period {20.000} -waveform {0.000 10.000}

Inferred clocks commands :
-------------------------------------------------------
create_generated_clock -name {sys_clk|u_pll_0/u_gpll/CLKOUT1_Inferred} -master_clock {sys_clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 40.101010 80.202020} [get_pins {u_pll_0/u_gpll.CLKOUT1}] -add
create_generated_clock -name {sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} -master_clock {sys_clk} -source [get_ports {sys_clk}] -edges {1 2 3} -edge_shift {0.000000 -6.632997 -13.265993} [get_pins {u_pll_0/u_gpll.CLKOUT0}] -add
create_generated_clock -name {sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred|u_pll_1/u_gpll/CLKOUT0_Inferred} -master_clock {sys_clk|u_pll_0/u_gpll/CLKOUT0_Inferred} -source [get_pins {u_pll_0/u_gpll.CLKOUT0}] -edges {1 2 3} -edge_shift {0.000000 -2.693603 -5.387205} [get_pins {u_pll_1/u_gpll.CLKOUT0}] -add


IO Constraint :
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| I/O NAME           | I/O DIRECTION     | LOC     | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_MODE_VALUE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | IN_DELAY     | OUT_DELAY     | IPT     | CAL_MODE     | DDR_RES     | CP_DIFFOUT_DYN_EN     | CP_DIFFIN_DYN_EN     | DIFFOUT_EN0     | DIFFOUT_EN1     | IN_MAG     | HYS     | DYN_TERM     | TX_VCM_0     | TX_VCM_1     | IO_REGISTER     | VIRTUAL_IO     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| tmds_clk_n         | output            | R17     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_clk_p         | output            | R16     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_n[0]     | output            | T15     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_n[1]     | output            | K15     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_n[2]     | output            | R15     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_p[0]     | output            | T14     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_p[1]     | output            | J14     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| tmds_data_p[2]     | output            | P14     | 3.3       | TMDS           | 5         | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
| sys_clk            | input             | P3      | 3.3       | LVCMOS33       |           | NONE           |          |                          |                    |               |                     |                   |                       |                |              |               |         |              |             |                       |                      |                 |                 |            |         |              |              |              |                 |                
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
Clock Signal:
+-----------------------------------------------------------------------------------------------+
| Driver_Pin_Name     | Clk_Source_Inst     | Clk_Inst_Name     | Net_Name        | Fanout     
+-----------------------------------------------------------------------------------------------+
| CLKOUT0             | u_pll_0/u_gpll      | clkbufg_0         | ntclkbufg_0     | 1621       
| CLKOUT0             | u_pll_1/u_gpll      | clkbufg_1         | ntclkbufg_1     | 16         
| CLKOUT1             | u_pll_0/u_gpll      | clkbufg_2         | ntclkbufg_2     | 14         
+-----------------------------------------------------------------------------------------------+


Reset Signal:
+--------------------------------------------------------------------------------------------+
| Net_Name                           | Rst_Source_Inst                         | Fanout     
+--------------------------------------------------------------------------------------------+
| N6                                 | N6                                      | 14         
| sync_vg/N0                         | sync_vg/N0                              | 13         
| sync_vg/x_act[11:0]_or             | sync_vg/x_act[11:0]_or_inv              | 12         
| _$$_GND_$$_                        | _$$_GND_$$_                             | 10         
| sync_vg/N0_cpy_rnmt                | sync_vg/N0_cpy                          | 1425       
| u_dvi_transmitter/reset            | u_dvi_transmitter/reset_syn/reset_2     | 45         
| u_dvi_transmitter/reset_syn/N0     | u_dvi_transmitter/reset_syn/N0          | 2          
+--------------------------------------------------------------------------------------------+


CE Signal:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                                     | CE_Source_Inst                                                                                                               | Fanout     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sync_vg/N82                                                                                                                  | sync_vg/N82_17                                                                                                               | 11         
| video_display/N212                                                                                                           | video_display/N212                                                                                                           | 16         
| video_display/N210                                                                                                           | video_display/N210                                                                                                           | 16         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/N96                                                                   | video_display/u_data_median_filter[0].u_matrix_3x3_red/N96_12                                                                | 11         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/N96                                                                   | video_display/u_data_median_filter[2].u_matrix_3x3_red/N96_12                                                                | 11         
| _$$_VCC_$$_                                                                                                                  | _$$_VCC_$$_                                                                                                                  | 54         
| _$$_GND_$$_                                                                                                                  | _$$_GND_$$_                                                                                                                  | 156        
| video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1     | video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1     | 13         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1      | video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1      | 13         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/rd_fifo_en                                                            | video_display/u_data_median_filter[0].u_matrix_3x3_red/N41_mux10_9                                                           | 4          
| video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1     | video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1     | 13         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1      | video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1      | 13         
| video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1     | video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1     | 13         
| video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1      | video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1      | 13         
| video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1     | video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1     | 13         
| video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1      | video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1      | 13         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1     | video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1     | 13         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1      | video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1      | 13         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/rd_fifo_en                                                            | video_display/u_data_median_filter[2].u_matrix_3x3_red/N41_mux10_8                                                           | 2          
| video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1     | video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1     | 13         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1      | video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1      | 13         
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Other High Fanout Signal:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Net_Name                                                                                                                      | Driver                                                                                                                                       | Fanout     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ntclkbufg_0                                                                                                                   | clkbufg_0                                                                                                                                    | 1621       
| sync_vg/N0_cpy_rnmt                                                                                                           | sync_vg/N0_cpy                                                                                                                               | 1426       
| video_display/rom_addr [15]                                                                                                   | video_display/rom_addr[15]                                                                                                                   | 96         
| video_display/rom_addr [0]                                                                                                    | video_display/rom_addr[0]                                                                                                                    | 96         
| video_display/rom_addr [1]                                                                                                    | video_display/rom_addr[1]                                                                                                                    | 96         
| video_display/rom_addr [2]                                                                                                    | video_display/rom_addr[2]                                                                                                                    | 96         
| video_display/rom_addr [3]                                                                                                    | video_display/rom_addr[3]                                                                                                                    | 96         
| video_display/rom_addr [4]                                                                                                    | video_display/rom_addr[4]                                                                                                                    | 96         
| video_display/rom_addr [5]                                                                                                    | video_display/rom_addr[5]                                                                                                                    | 96         
| video_display/rom_addr [6]                                                                                                    | video_display/rom_addr[6]                                                                                                                    | 96         
| video_display/rom_addr [7]                                                                                                    | video_display/rom_addr[7]                                                                                                                    | 96         
| video_display/rom_addr [8]                                                                                                    | video_display/rom_addr[8]                                                                                                                    | 96         
| video_display/rom_addr [9]                                                                                                    | video_display/rom_addr[9]                                                                                                                    | 96         
| video_display/rom_addr [10]                                                                                                   | video_display/rom_addr[10]                                                                                                                   | 96         
| video_display/rom_addr [11]                                                                                                   | video_display/rom_addr[11]                                                                                                                   | 96         
| video_display/rom_addr [12]                                                                                                   | video_display/rom_addr[12]                                                                                                                   | 96         
| video_display/rom_addr [13]                                                                                                   | video_display/rom_addr[13]                                                                                                                   | 96         
| video_display/rom_addr [14]                                                                                                   | video_display/rom_addr[14]                                                                                                                   | 96         
| u_dvi_transmitter/encoder_b/de_reg                                                                                            | u_dvi_transmitter/encoder_b/de_reg                                                                                                           | 47         
| u_dvi_transmitter/reset                                                                                                       | u_dvi_transmitter/reset_syn/reset_2                                                                                                          | 45         
| rstn_out                                                                                                                      | N42_14                                                                                                                                       | 36         
| video_display/N14                                                                                                             | video_display/N14_4                                                                                                                          | 24         
| video_display/N29                                                                                                             | video_display/N29_1                                                                                                                          | 24         
| video_display/N53                                                                                                             | video_display/N53_1                                                                                                                          | 20         
| video_display/N72                                                                                                             | video_display/N72_3                                                                                                                          | 20         
| u_dvi_transmitter/encoder_r/N202                                                                                              | u_dvi_transmitter/encoder_r/N202                                                                                                             | 19         
| u_dvi_transmitter/encoder_b/N202                                                                                              | u_dvi_transmitter/encoder_b/N101_1                                                                                                           | 19         
| sync_vg/h_count [11]                                                                                                          | sync_vg/h_count[11]                                                                                                                          | 18         
| video_display/u_data_median_filter[0].u_median_filter_3x3/u_sort3_1/N4                                                        | video_display/u_data_median_filter[0].u_median_filter_3x3/u_sort3_1/N4.lt_3                                                                  | 18         
| video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_1/N4                                                        | video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_1/N4.lt_3                                                                  | 18         
| video_display/u_data_median_filter[0].u_median_filter_3x3/u_sort3_2/N4                                                        | video_display/u_data_median_filter[0].u_median_filter_3x3/u_sort3_2/N4.lt_3                                                                  | 18         
| video_display/u_data_median_filter[0].u_median_filter_3x3/u_sort3_3/N4                                                        | video_display/u_data_median_filter[0].u_median_filter_3x3/u_sort3_3/N4.lt_3                                                                  | 18         
| video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_2/N4                                                        | video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_2/N4.lt_3                                                                  | 18         
| video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/N4                                                        | video_display/u_data_median_filter[1].u_median_filter_3x3/u_sort3_3/N4.lt_3                                                                  | 18         
| video_display/u_data_median_filter[2].u_median_filter_3x3/u_sort3_1/N4                                                        | video_display/u_data_median_filter[2].u_median_filter_3x3/u_sort3_1/N4.lt_3                                                                  | 18         
| video_display/u_data_median_filter[2].u_median_filter_3x3/u_sort3_2/N4                                                        | video_display/u_data_median_filter[2].u_median_filter_3x3/u_sort3_2/N4.lt_3                                                                  | 18         
| video_display/u_data_median_filter[2].u_median_filter_3x3/u_sort3_3/N4                                                        | video_display/u_data_median_filter[2].u_median_filter_3x3/u_sort3_3/N4.lt_3                                                                  | 18         
| u_dvi_transmitter/encoder_g/N202                                                                                              | u_dvi_transmitter/encoder_g/N202                                                                                                             | 17         
| video_display/N210                                                                                                            | video_display/N210                                                                                                                           | 16         
| video_display/N212                                                                                                            | video_display/N212                                                                                                                           | 16         
| ntclkbufg_1                                                                                                                   | clkbufg_1                                                                                                                                    | 16         
| video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rempty     | video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty     | 15         
| video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wfull      | video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull      | 15         
| video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rempty     | video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty     | 15         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wfull      | video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull      | 15         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rempty     | video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty     | 15         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wfull      | video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull      | 15         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rempty     | video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty     | 15         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wfull      | video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull      | 15         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rempty     | video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty     | 15         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wfull      | video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull      | 15         
| video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/wfull      | video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_wfull      | 15         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/rempty     | video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/ASYN_CTRL.asyn_rempty     | 15         
| u_dvi_transmitter/encoder_b/decision2                                                                                         | u_dvi_transmitter/encoder_b/N95                                                                                                              | 14         
| ntclkbufg_2                                                                                                                   | clkbufg_2                                                                                                                                    | 14         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/N96                                                                    | video_display/u_data_median_filter[0].u_matrix_3x3_red/N96_12                                                                                | 14         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/N96                                                                    | video_display/u_data_median_filter[2].u_matrix_3x3_red/N96_12                                                                                | 14         
| sync_vg/_N2899                                                                                                                | sync_vg/N62_mux9                                                                                                                             | 14         
| u_dvi_transmitter/encoder_b/q_m_reg [8]                                                                                       | u_dvi_transmitter/encoder_b/q_m_reg[8]                                                                                                       | 14         
| N6                                                                                                                            | N6                                                                                                                                           | 14         
| sync_vg/N0                                                                                                                    | sync_vg/N0                                                                                                                                   | 13         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1       | video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1                      | 13         
| video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1       | video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1                      | 13         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1       | video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1                      | 13         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1      | video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1                     | 13         
| video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1      | video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1                     | 13         
| video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1       | video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1                      | 13         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1      | video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1                     | 13         
| video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1      | video_display/u_data_median_filter[1].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1                     | 13         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1       | video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1                      | 13         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1      | video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1                     | 13         
| video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1       | video_display/u_data_median_filter[2].u_matrix_3x3_red/fifo_line_buf1/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N0_1                      | 13         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1      | video_display/u_data_median_filter[0].u_matrix_3x3_red/fifo_line_buf2/U_ipm2l_fifo_fifo_line_buf/U_ipm2l_fifo_ctrl/N87_1                     | 13         
| u_dvi_transmitter/encoder_g/decision2_cpy                                                                                     | u_dvi_transmitter/encoder_g/N95_cpy                                                                                                          | 12         
| u_dvi_transmitter/encoder_r/q_m_reg [8]                                                                                       | u_dvi_transmitter/encoder_r/q_m_reg[8]                                                                                                       | 12         
| sync_vg/_N24                                                                                                                  | sync_vg/N4_mux7                                                                                                                              | 12         
| sync_vg/h_count [6]                                                                                                           | sync_vg/h_count[6]                                                                                                                           | 12         
| sync_vg/x_act[11:0]_or                                                                                                        | sync_vg/x_act[11:0]_or_inv                                                                                                                   | 12         
| u_dvi_transmitter/encoder_g/q_m_reg [8]                                                                                       | u_dvi_transmitter/encoder_g/q_m_reg[8]                                                                                                       | 12         
| video_display/u_data_median_filter[0].u_matrix_3x3_red/rd_fifo_en                                                             | video_display/u_data_median_filter[0].u_matrix_3x3_red/N41_mux10_9                                                                           | 12         
| video_display/N13                                                                                                             | video_display/rom_addr_previous[15:0]_78                                                                                                     | 12         
| u_dvi_transmitter/encoder_r/decision2_cpy                                                                                     | u_dvi_transmitter/encoder_r/N95_cpy                                                                                                          | 12         
| sync_vg/_N2942                                                                                                                | sync_vg/N45_mux2_6                                                                                                                           | 12         
| u_dvi_transmitter/encoder_r/n1q_m [1]                                                                                         | u_dvi_transmitter/encoder_r/n1q_m[1]                                                                                                         | 11         
| u_dvi_transmitter/encoder_b/n1q_m [1]                                                                                         | u_dvi_transmitter/encoder_b/n1q_m[1]                                                                                                         | 11         
| sync_vg/N82                                                                                                                   | sync_vg/N82_17                                                                                                                               | 11         
| sync_vg/_N172                                                                                                                 | sync_vg/N70_mux5                                                                                                                             | 11         
| u_dvi_transmitter/encoder_b/n1q_m [2]                                                                                         | u_dvi_transmitter/encoder_b/n1q_m[2]                                                                                                         | 11         
| sync_vg/h_count [7]                                                                                                           | sync_vg/h_count[7]                                                                                                                           | 11         
| u_dvi_transmitter/encoder_b/n0q_m [1]                                                                                         | u_dvi_transmitter/encoder_b/n0q_m[1]                                                                                                         | 11         
| u_dvi_transmitter/encoder_b/c0_reg                                                                                            | u_dvi_transmitter/encoder_b/c0_reg                                                                                                           | 10         
| u_dvi_transmitter/encoder_r/n0q_m [3]                                                                                         | u_dvi_transmitter/encoder_r/n0q_m[3]                                                                                                         | 10         
| u_dvi_transmitter/encoder_r/n1q_m [3]                                                                                         | u_dvi_transmitter/encoder_r/n1q_m[3]                                                                                                         | 10         
| u_dvi_transmitter/encoder_g/n1q_m [2]                                                                                         | u_dvi_transmitter/encoder_g/n1q_m[2]                                                                                                         | 10         
| u_dvi_transmitter/encoder_g/n1q_m [1]                                                                                         | u_dvi_transmitter/encoder_g/n1q_m[1]                                                                                                         | 10         
| u_dvi_transmitter/encoder_g/n0q_m [1]                                                                                         | u_dvi_transmitter/encoder_g/n0q_m[1]                                                                                                         | 10         
| u_dvi_transmitter/encoder_r/n0q_m [1]                                                                                         | u_dvi_transmitter/encoder_r/n0q_m[1]                                                                                                         | 10         
| video_display/u_data_median_filter[0].u_median_filter_3x3/u_sort3_2/N38                                                       | video_display/u_data_median_filter[0].u_median_filter_3x3/u_sort3_2/N38.lt_3                                                                 | 9          
| video_display/data_previous [8]                                                                                               | video_display/u_data_delay_inst/genblk1.data_delay[2][8]                                                                                     | 9          
| video_display/data_previous [19]                                                                                              | video_display/u_data_delay_inst/genblk1.data_delay[2][19]                                                                                    | 9          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Converting tech operator to gate operator.
Processing gate operator.
Device Utilization Summary:
+------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------+
| APM                   | 0        | 80            | 0                  
| FF                    | 1519     | 35600         | 5                  
| LUT                   | 1709     | 17800         | 10                 
| Distributed RAM       | 0        | 5500          | 0                  
| DRM                   | 54       | 55            | 99                 
| IO                    | 9        | 150           | 6                  
| RCKB                  | 0        | 12            | 0                  
| SCANCHAIN             | 0        | 1             | 0                  
| USCM                  | 3        | 32            | 10                 
| CCS                   | 1        | 1             | 100                
| ADC                   | 0        | 1             | 0                  
| DDR_PHY               | 0        | 12            | 0                  
| HSSTLP                | 0        | 1             | 0                  
| GPLL                  | 2        | 3             | 67                 
| PPLL                  | 0        | 3             | 0                  
| DDRPHY_CPD            | 0        | 6             | 0                  
| HCKB                  | 0        | 48            | 0                  
| IOCKB                 | 0        | 12            | 0                  
| MRCKB                 | 0        | 6             | 0                  
| PCIE                  | 0        | 1             | 0                  
| DDRPHY_IOCLK_DIV      | 0        | 3             | 0                  
| ANALOG                | 0        | 1             | 0                  
| TSERDES               | 0        | 24            | 0                  
| KEYRAM                | 0        | 1             | 0                  
+------------------------------------------------------------------------+

Virtual IO Port Info:
NULL
Device mapping done.
Total device mapping takes 0.42 sec.


Inputs and Outputs :
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                                                       
+-----------------------------------------------------------------------------------------------------------------------------------------------+
| Input      | E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/synthesize/hdmi_picture_mid_filter_syn.adf     
| Output     | E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/device_map/hdmi_picture_mid_filter_map.adf     
|            | E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/device_map/hdmi_picture_mid_filter_dmr.prt     
|            | E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/device_map/hdmi_picture_mid_filter.dmr         
|            | E:/User/Files/project_self/OPHW_25H/workspace/18_HDMI_picture_mid_filter/project/device_map/dmr.db                              
+-----------------------------------------------------------------------------------------------------------------------------------------------+


Flow Command: dev_map 
Peak memory: 356 MB
Total CPU time to dev_map completion : 0h:0m:10s
Process Total CPU time to dev_map completion : 0h:0m:10s
Total real time to dev_map completion : 0h:0m:12s
