#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x15bf04a60 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15bf04bd0 .scope module, "testbench" "testbench" 3 1;
 .timescale 0 0;
v0x15bf15d60_0 .var "a1", 3 0;
v0x15bf15df0_0 .var "a2", 3 0;
v0x15bf15e80_0 .var "b1", 3 0;
v0x15bf15f30_0 .var "b2", 3 0;
v0x15bf15fe0_0 .net "carry", 0 0, L_0x15bf166e0;  1 drivers
v0x15bf160b0_0 .var "clk", 0 0;
v0x15bf16160_0 .var/i "file", 31 0;
v0x15bf161f0_0 .var "reset", 0 0;
v0x15bf162a0_0 .var "sel", 0 0;
v0x15bf163d0_0 .net "sum", 3 0, L_0x15bf167c0;  1 drivers
E_0x15bf04d50 .event negedge, v0x15bf159f0_0;
S_0x15bf04d80 .scope module, "adder1" "adder" 3 14, 4 2 0, S_0x15bf04bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "a1";
    .port_info 3 /INPUT 4 "a2";
    .port_info 4 /INPUT 4 "b1";
    .port_info 5 /INPUT 4 "b2";
    .port_info 6 /INPUT 1 "sel";
    .port_info 7 /OUTPUT 4 "sum";
    .port_info 8 /OUTPUT 1 "carry";
P_0x15bf04f50 .param/l "add_bit" 0 4 4, +C4<00000000000000000000000000000100>;
L_0x160068010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15bf05180_0 .net *"_ivl_10", 0 0, L_0x160068010;  1 drivers
v0x15bf15240_0 .net *"_ivl_11", 4 0, L_0x15bf16a00;  1 drivers
L_0x160068058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15bf152e0_0 .net *"_ivl_14", 0 0, L_0x160068058;  1 drivers
v0x15bf15370_0 .net *"_ivl_15", 4 0, L_0x15bf16b20;  1 drivers
v0x15bf15400_0 .net *"_ivl_7", 4 0, L_0x15bf168e0;  1 drivers
v0x15bf154d0_0 .net "a", 3 0, L_0x15bf16460;  1 drivers
v0x15bf15580_0 .net "a1", 3 0, v0x15bf15d60_0;  1 drivers
v0x15bf15630_0 .net "a2", 3 0, v0x15bf15df0_0;  1 drivers
v0x15bf156e0_0 .net "b", 3 0, L_0x15bf165c0;  1 drivers
v0x15bf157f0_0 .net "b1", 3 0, v0x15bf15e80_0;  1 drivers
v0x15bf158a0_0 .net "b2", 3 0, v0x15bf15f30_0;  1 drivers
v0x15bf15950_0 .net "carry", 0 0, L_0x15bf166e0;  alias, 1 drivers
v0x15bf159f0_0 .net "clk", 0 0, v0x15bf160b0_0;  1 drivers
v0x15bf15a90_0 .net "reset", 0 0, v0x15bf161f0_0;  1 drivers
v0x15bf15b30_0 .net "sel", 0 0, v0x15bf162a0_0;  1 drivers
v0x15bf15bd0_0 .net "sum", 3 0, L_0x15bf167c0;  alias, 1 drivers
L_0x15bf16460 .functor MUXZ 4, v0x15bf15df0_0, v0x15bf15d60_0, v0x15bf162a0_0, C4<>;
L_0x15bf165c0 .functor MUXZ 4, v0x15bf15f30_0, v0x15bf15e80_0, v0x15bf162a0_0, C4<>;
L_0x15bf166e0 .part L_0x15bf16b20, 4, 1;
L_0x15bf167c0 .part L_0x15bf16b20, 0, 4;
L_0x15bf168e0 .concat [ 4 1 0 0], L_0x15bf16460, L_0x160068010;
L_0x15bf16a00 .concat [ 4 1 0 0], L_0x15bf165c0, L_0x160068058;
L_0x15bf16b20 .arith/sum 5, L_0x15bf168e0, L_0x15bf16a00;
    .scope S_0x15bf04bd0;
T_0 ;
    %delay 5, 0;
    %load/vec4 v0x15bf160b0_0;
    %inv;
    %store/vec4 v0x15bf160b0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x15bf04bd0;
T_1 ;
    %vpi_func 3 26 "$fopen" 32, "./testbench.txt", "r" {0 0 0};
    %store/vec4 v0x15bf16160_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15bf160b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15bf161f0_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x15bf161f0_0, 0, 1;
T_1.0 ;
    %vpi_func 3 30 "$feof" 32, v0x15bf16160_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.1, 8;
    %wait E_0x15bf04d50;
    %vpi_call/w 3 32 "$fscanf", v0x15bf16160_0, "%d %d %d %d %d", v0x15bf15d60_0, v0x15bf15df0_0, v0x15bf15e80_0, v0x15bf15f30_0, v0x15bf162a0_0 {0 0 0};
    %vpi_call/w 3 33 "$display", "a1 = %d, a2 = %d, b1 = %d, b2 = %d, sel = %d, sum = %d, carry = %d", v0x15bf15d60_0, v0x15bf15df0_0, v0x15bf15e80_0, v0x15bf15f30_0, v0x15bf162a0_0, v0x15bf163d0_0, v0x15bf15fe0_0 {0 0 0};
    %jmp T_1.0;
T_1.1 ;
    %vpi_call/w 3 36 "$fclose", v0x15bf16160_0 {0 0 0};
    %delay 10, 0;
    %vpi_call/w 3 37 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "testbench/adder_tb.sv";
    "verilog/adder.sv";
