<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml UART_test_echo.twx UART_test_echo.ncd -o
UART_test_echo.twr UART_test_echo.pcf -ucf UART_test_repeat.ucf

</twCmdLine><twDesign>UART_test_echo.ncd</twDesign><twDesignPath>UART_test_echo.ncd</twDesignPath><twPCF>UART_test_echo.pcf</twPCF><twPcfPath>UART_test_echo.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="vq100"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2012-07-09</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="TIMESPEC TS_CLK = PERIOD &quot;CLK&quot; 170 MHz HIGH 50%;" ScopeName="">TS_CLK = PERIOD TIMEGRP &quot;CLK&quot; 170 MHz HIGH 50%;</twConstName><twItemCnt>2231</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>407</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.863</twMinPer></twConstHead><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_module/uart_tx_unit/b_reg_0 (SLICE_X34Y36.F1), 18 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.019</twSlack><twSrc BELType="FF">UART_module/uart_tx_unit/state_reg_FSM_FFd1</twSrc><twDest BELType="FF">UART_module/uart_tx_unit/b_reg_0</twDest><twTotPathDel>5.859</twTotPathDel><twClkSkew dest = "0.103" src = "0.107">0.004</twClkSkew><twDelConst>5.882</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>UART_module/uart_tx_unit/state_reg_FSM_FFd1</twSrc><twDest BELType='FF'>UART_module/uart_tx_unit/b_reg_0</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y42.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>UART_module/uart_tx_unit/state_reg_FSM_FFd1</twComp><twBEL>UART_module/uart_tx_unit/state_reg_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.G3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>UART_module/uart_tx_unit/state_reg_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N72</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>UART_module/uart_tx_unit/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/uart_tx_unit/b_reg&lt;6&gt;</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y36.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>UART_module/uart_tx_unit/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y36.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>UART_module/uart_tx_unit/b_reg&lt;0&gt;</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;0&gt;14</twBEL><twBEL>UART_module/uart_tx_unit/b_reg_0</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>3.300</twRouteDel><twTotDel>5.859</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twDestClk><twPctLog>43.7</twPctLog><twPctRoute>56.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.422</twSlack><twSrc BELType="FF">UART_module/baud_gen_unit/r_reg_6</twSrc><twDest BELType="FF">UART_module/uart_tx_unit/b_reg_0</twDest><twTotPathDel>5.458</twTotPathDel><twClkSkew dest = "0.103" src = "0.105">0.002</twClkSkew><twDelConst>5.882</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>UART_module/baud_gen_unit/r_reg_6</twSrc><twDest BELType='FF'>UART_module/uart_tx_unit/b_reg_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;6&gt;</twComp><twBEL>UART_module/baud_gen_unit/r_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y50.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;6&gt;</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y47.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg_not0001</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.G4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>UART_module/tick</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/uart_tx_unit/b_reg&lt;6&gt;</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y36.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>UART_module/uart_tx_unit/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y36.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>UART_module/uart_tx_unit/b_reg&lt;0&gt;</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;0&gt;14</twBEL><twBEL>UART_module/uart_tx_unit/b_reg_0</twBEL></twPathDel><twLogDel>3.123</twLogDel><twRouteDel>2.335</twRouteDel><twTotDel>5.458</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twDestClk><twPctLog>57.2</twPctLog><twPctRoute>42.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.570</twSlack><twSrc BELType="FF">UART_module/baud_gen_unit/r_reg_2</twSrc><twDest BELType="FF">UART_module/uart_tx_unit/b_reg_0</twDest><twTotPathDel>5.309</twTotPathDel><twClkSkew dest = "0.103" src = "0.106">0.003</twClkSkew><twDelConst>5.882</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>UART_module/baud_gen_unit/r_reg_2</twSrc><twDest BELType='FF'>UART_module/uart_tx_unit/b_reg_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y48.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;3&gt;</twComp><twBEL>UART_module/baud_gen_unit/r_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;5&gt;</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y47.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>UART_module/baud_gen_unit/MAX_TICK_bdd2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg_not0001</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.G4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>UART_module/tick</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/uart_tx_unit/b_reg&lt;6&gt;</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y36.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.703</twDelInfo><twComp>UART_module/uart_tx_unit/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y36.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>UART_module/uart_tx_unit/b_reg&lt;0&gt;</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;0&gt;14</twBEL><twBEL>UART_module/uart_tx_unit/b_reg_0</twBEL></twPathDel><twLogDel>3.179</twLogDel><twRouteDel>2.130</twRouteDel><twTotDel>5.309</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twDestClk><twPctLog>59.9</twPctLog><twPctRoute>40.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="18" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_module/uart_tx_unit/b_reg_5 (SLICE_X32Y39.F1), 18 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.072</twSlack><twSrc BELType="FF">UART_module/uart_tx_unit/state_reg_FSM_FFd1</twSrc><twDest BELType="FF">UART_module/uart_tx_unit/b_reg_5</twDest><twTotPathDel>5.807</twTotPathDel><twClkSkew dest = "0.012" src = "0.015">0.003</twClkSkew><twDelConst>5.882</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>UART_module/uart_tx_unit/state_reg_FSM_FFd1</twSrc><twDest BELType='FF'>UART_module/uart_tx_unit/b_reg_5</twDest><twLogLvls>3</twLogLvls><twSrcSite>SLICE_X33Y42.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y42.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>UART_module/uart_tx_unit/state_reg_FSM_FFd1</twComp><twBEL>UART_module/uart_tx_unit/state_reg_FSM_FFd1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y37.G3</twSite><twDelType>net</twDelType><twFanCnt>26</twFanCnt><twDelInfo twEdge="twRising">1.454</twDelInfo><twComp>UART_module/uart_tx_unit/state_reg_FSM_FFd1</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y37.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>N72</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;0&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.143</twDelInfo><twComp>UART_module/uart_tx_unit/N6</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/uart_tx_unit/b_reg&lt;6&gt;</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y39.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>UART_module/uart_tx_unit/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y39.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>UART_module/uart_tx_unit/b_reg&lt;5&gt;</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;5&gt;14</twBEL><twBEL>UART_module/uart_tx_unit/b_reg_5</twBEL></twPathDel><twLogDel>2.559</twLogDel><twRouteDel>3.248</twRouteDel><twTotDel>5.807</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.475</twSlack><twSrc BELType="FF">UART_module/baud_gen_unit/r_reg_6</twSrc><twDest BELType="FF">UART_module/uart_tx_unit/b_reg_5</twDest><twTotPathDel>5.406</twTotPathDel><twClkSkew dest = "0.104" src = "0.105">0.001</twClkSkew><twDelConst>5.882</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>UART_module/baud_gen_unit/r_reg_6</twSrc><twDest BELType='FF'>UART_module/uart_tx_unit/b_reg_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;6&gt;</twComp><twBEL>UART_module/baud_gen_unit/r_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y50.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;6&gt;</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y47.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg_not0001</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.G4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>UART_module/tick</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/uart_tx_unit/b_reg&lt;6&gt;</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y39.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>UART_module/uart_tx_unit/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y39.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>UART_module/uart_tx_unit/b_reg&lt;5&gt;</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;5&gt;14</twBEL><twBEL>UART_module/uart_tx_unit/b_reg_5</twBEL></twPathDel><twLogDel>3.123</twLogDel><twRouteDel>2.283</twRouteDel><twTotDel>5.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twDestClk><twPctLog>57.8</twPctLog><twPctRoute>42.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.623</twSlack><twSrc BELType="FF">UART_module/baud_gen_unit/r_reg_2</twSrc><twDest BELType="FF">UART_module/uart_tx_unit/b_reg_5</twDest><twTotPathDel>5.257</twTotPathDel><twClkSkew dest = "0.104" src = "0.106">0.002</twClkSkew><twDelConst>5.882</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>UART_module/baud_gen_unit/r_reg_2</twSrc><twDest BELType='FF'>UART_module/uart_tx_unit/b_reg_5</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y48.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;3&gt;</twComp><twBEL>UART_module/baud_gen_unit/r_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;5&gt;</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y47.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>UART_module/baud_gen_unit/MAX_TICK_bdd2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg_not0001</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y40.G4</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.668</twDelInfo><twComp>UART_module/tick</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y40.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/uart_tx_unit/b_reg&lt;6&gt;</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;0&gt;11</twBEL></twPathDel><twPathDel><twSite>SLICE_X32Y39.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.651</twDelInfo><twComp>UART_module/uart_tx_unit/N01</twComp></twPathDel><twPathDel><twSite>SLICE_X32Y39.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>UART_module/uart_tx_unit/b_reg&lt;5&gt;</twComp><twBEL>UART_module/uart_tx_unit/b_reg_mux0000&lt;5&gt;14</twBEL><twBEL>UART_module/uart_tx_unit/b_reg_5</twBEL></twPathDel><twLogDel>3.179</twLogDel><twRouteDel>2.078</twRouteDel><twTotDel>5.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twDestClk><twPctLog>60.5</twPctLog><twPctRoute>39.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_module/fifo_tx_unit/empty_reg (SLICE_X34Y39.F1), 14 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.114</twSlack><twSrc BELType="FF">UART_module/baud_gen_unit/r_reg_6</twSrc><twDest BELType="FF">UART_module/fifo_tx_unit/empty_reg</twDest><twTotPathDel>5.768</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.882</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>UART_module/baud_gen_unit/r_reg_6</twSrc><twDest BELType='FF'>UART_module/fifo_tx_unit/empty_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X37Y50.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y50.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;6&gt;</twComp><twBEL>UART_module/baud_gen_unit/r_reg_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y50.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.649</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y50.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;6&gt;</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y47.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.315</twDelInfo><twComp>N51</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg_not0001</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>UART_module/tick</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>UART_module/fifo_tx_unit/r_ptr_reg&lt;0&gt;</twComp><twBEL>UART_module/uart_tx_unit/TX_DONE_TICK1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y39.F1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>UART_module/tx_done_tick</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y39.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>UART_module/fifo_tx_unit/empty_reg</twComp><twBEL>UART_module/fifo_tx_unit/Mmux_empty_reg_mux00003</twBEL><twBEL>UART_module/fifo_tx_unit/empty_reg</twBEL></twPathDel><twLogDel>3.171</twLogDel><twRouteDel>2.597</twRouteDel><twTotDel>5.768</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twDestClk><twPctLog>55.0</twPctLog><twPctRoute>45.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.262</twSlack><twSrc BELType="FF">UART_module/baud_gen_unit/r_reg_2</twSrc><twDest BELType="FF">UART_module/fifo_tx_unit/empty_reg</twDest><twTotPathDel>5.619</twTotPathDel><twClkSkew dest = "0.105" src = "0.106">0.001</twClkSkew><twDelConst>5.882</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>UART_module/baud_gen_unit/r_reg_2</twSrc><twDest BELType='FF'>UART_module/fifo_tx_unit/empty_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y48.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;3&gt;</twComp><twBEL>UART_module/baud_gen_unit/r_reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.482</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;5&gt;</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y47.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>UART_module/baud_gen_unit/MAX_TICK_bdd2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg_not0001</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>UART_module/tick</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>UART_module/fifo_tx_unit/r_ptr_reg&lt;0&gt;</twComp><twBEL>UART_module/uart_tx_unit/TX_DONE_TICK1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y39.F1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>UART_module/tx_done_tick</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y39.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>UART_module/fifo_tx_unit/empty_reg</twComp><twBEL>UART_module/fifo_tx_unit/Mmux_empty_reg_mux00003</twBEL><twBEL>UART_module/fifo_tx_unit/empty_reg</twBEL></twPathDel><twLogDel>3.227</twLogDel><twRouteDel>2.392</twRouteDel><twTotDel>5.619</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.275</twSlack><twSrc BELType="FF">UART_module/baud_gen_unit/r_reg_3</twSrc><twDest BELType="FF">UART_module/fifo_tx_unit/empty_reg</twDest><twTotPathDel>5.606</twTotPathDel><twClkSkew dest = "0.105" src = "0.106">0.001</twClkSkew><twDelConst>5.882</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>UART_module/baud_gen_unit/r_reg_3</twSrc><twDest BELType='FF'>UART_module/fifo_tx_unit/empty_reg</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X36Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y48.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;3&gt;</twComp><twBEL>UART_module/baud_gen_unit/r_reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y49.G1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y49.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/baud_gen_unit/r_reg&lt;5&gt;</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK21</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y47.G4</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>UART_module/baud_gen_unit/MAX_TICK_bdd2</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y47.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg_not0001</twComp><twBEL>UART_module/baud_gen_unit/MAX_TICK</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>36</twFanCnt><twDelInfo twEdge="twRising">0.665</twDelInfo><twComp>UART_module/tick</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>UART_module/fifo_tx_unit/r_ptr_reg&lt;0&gt;</twComp><twBEL>UART_module/uart_tx_unit/TX_DONE_TICK1</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y39.F1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.968</twDelInfo><twComp>UART_module/tx_done_tick</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y39.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>UART_module/fifo_tx_unit/empty_reg</twComp><twBEL>UART_module/fifo_tx_unit/Mmux_empty_reg_mux00003</twBEL><twBEL>UART_module/fifo_tx_unit/empty_reg</twBEL></twPathDel><twLogDel>3.175</twLogDel><twRouteDel>2.431</twRouteDel><twTotDel>5.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twDestClk><twPctLog>56.6</twPctLog><twPctRoute>43.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_CLK = PERIOD TIMEGRP &quot;CLK&quot; 170 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_module/uart_rx_unit/b_reg_3 (SLICE_X37Y41.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.848</twSlack><twSrc BELType="FF">UART_module/uart_rx_unit/b_reg_4</twSrc><twDest BELType="FF">UART_module/uart_rx_unit/b_reg_3</twDest><twTotPathDel>0.848</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>UART_module/uart_rx_unit/b_reg_4</twSrc><twDest BELType='FF'>UART_module/uart_rx_unit/b_reg_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y40.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg&lt;5&gt;</twComp><twBEL>UART_module/uart_rx_unit/b_reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y41.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.359</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y41.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg&lt;3&gt;</twComp><twBEL>UART_module/uart_rx_unit/b_reg_3</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.359</twRouteDel><twTotDel>0.848</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twDestClk><twPctLog>57.7</twPctLog><twPctRoute>42.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_module/uart_rx_unit/b_reg_4 (SLICE_X37Y40.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.901</twSlack><twSrc BELType="FF">UART_module/uart_rx_unit/b_reg_5</twSrc><twDest BELType="FF">UART_module/uart_rx_unit/b_reg_4</twDest><twTotPathDel>0.901</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>UART_module/uart_rx_unit/b_reg_5</twSrc><twDest BELType='FF'>UART_module/uart_rx_unit/b_reg_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X37Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X37Y40.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg&lt;5&gt;</twComp><twBEL>UART_module/uart_rx_unit/b_reg_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y40.BY</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.373</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X37Y40.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.117</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg&lt;5&gt;</twComp><twBEL>UART_module/uart_rx_unit/b_reg_4</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>0.373</twRouteDel><twTotDel>0.901</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point UART_module/fifo_rx_unit/array_reg_2_1 (SLICE_X36Y38.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.902</twSlack><twSrc BELType="FF">UART_module/uart_rx_unit/b_reg_1</twSrc><twDest BELType="FF">UART_module/fifo_rx_unit/array_reg_2_1</twDest><twTotPathDel>0.902</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>UART_module/uart_rx_unit/b_reg_1</twSrc><twDest BELType='FF'>UART_module/fifo_rx_unit/array_reg_2_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X36Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X36Y39.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.412</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg&lt;1&gt;</twComp><twBEL>UART_module/uart_rx_unit/b_reg_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y38.BX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.374</twDelInfo><twComp>UART_module/uart_rx_unit/b_reg&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X36Y38.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.116</twDelInfo><twComp>UART_module/fifo_rx_unit/array_reg_2_1</twComp><twBEL>UART_module/fifo_rx_unit/array_reg_2_1</twBEL></twPathDel><twLogDel>0.528</twLogDel><twRouteDel>0.374</twRouteDel><twTotDel>0.902</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="5.882">CLK_BUFGP</twDestClk><twPctLog>58.5</twPctLog><twPctRoute>41.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_CLK = PERIOD TIMEGRP &quot;CLK&quot; 170 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINLOWPULSE" name="Trpw" slack="3.106" period="5.882" constraintValue="2.941" deviceLimit="1.388" physResource="UART_module/uart_rx_unit/s_reg&lt;3&gt;/SR" logResource="UART_module/uart_rx_unit/s_reg_3/SR" locationPin="SLICE_X39Y56.SR" clockNet="reset_signal"/><twPinLimit anchorID="34" type="MINHIGHPULSE" name="Trpw" slack="3.106" period="5.882" constraintValue="2.941" deviceLimit="1.388" physResource="UART_module/uart_rx_unit/s_reg&lt;3&gt;/SR" logResource="UART_module/uart_rx_unit/s_reg_3/SR" locationPin="SLICE_X39Y56.SR" clockNet="reset_signal"/><twPinLimit anchorID="35" type="MINLOWPULSE" name="Trpw" slack="3.106" period="5.882" constraintValue="2.941" deviceLimit="1.388" physResource="UART_module/uart_tx_unit/b_reg&lt;6&gt;/SR" logResource="UART_module/uart_tx_unit/b_reg_6/SR" locationPin="SLICE_X33Y40.SR" clockNet="reset_signal"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="36">0</twUnmetConstCnt><twDataSheet anchorID="37" twNameLen="15"><twClk2SUList anchorID="38" twDestWidth="3"><twDest>CLK</twDest><twClk2SU><twSrc>CLK</twSrc><twRiseRise>5.863</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="39"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>2231</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>877</twConnCnt></twConstCov><twStats anchorID="40"><twMinPer>5.863</twMinPer><twFootnote number="1" /><twMaxFreq>170.561</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Jan 14 19:05:15 2015 </twTimestamp></twFoot><twClientInfo anchorID="41"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 181 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
