{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_rx.v@84:94@HdlIdDef", "reg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_1g_rx.v@86:96", "reg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@83:93", "reg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@86:96", "reg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@85:95", "reg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@83:93", "reg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@81:91", "\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@88:98", "reg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@92:102", "\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\nassign output_axis_tuser = output_axis_tuser_reg;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@86:96", "reg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@84:94", "reg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@87:97", "\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nreg [31:0] crc_state3 = 32'hFFFFFFFF;\n\nwire [31:0] crc_next0;\nwire [31:0] crc_next1;\nwire [31:0] crc_next2;\nwire [31:0] crc_next3;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@84:94", "reg gmii_rx_er_d2 = 0;\nreg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@84:94", "reg gmii_rx_er_d2 = 0;\nreg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@89:99", "reg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/eth_mac_10g_rx.v@81:91", "\nreg [63:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg [7:0] output_axis_tkeep_reg = 0, output_axis_tkeep_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@89:99", "reg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign output_axis_tdata = output_axis_tdata_reg;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@85:95", "reg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@88:98", "reg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@91:101", "reg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\nassign output_axis_tdata = output_axis_tdata_reg;\nassign output_axis_tvalid = output_axis_tvalid_reg;\nassign output_axis_tlast = output_axis_tlast_reg;\n"]], "Diff Content": {"Delete": [[89, "reg error_bad_fcs_reg = 0, error_bad_fcs_next;\n"]], "Add": [[89, "reg error_bad_frame_reg = 1'b0, error_bad_frame_next;\n"], [89, "reg error_bad_fcs_reg = 1'b0, error_bad_fcs_next;\n"]]}}