// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _knn_HH_
#define _knn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "calculate_distance.h"
#include "knn_mux_53_16_1_1.h"
#include "knn_train_1.h"
#include "knn_train_2.h"
#include "knn_train_3.h"
#include "knn_train_4.h"
#include "knn_train_5.h"
#include "knn_train_6.h"
#include "knn_train_7.h"
#include "knn_train_8.h"
#include "knn_train_9.h"
#include "knn_train_10.h"
#include "knn_train_11.h"
#include "knn_train_12.h"
#include "knn_train_13.h"
#include "knn_train_14.h"
#include "knn_train_15.h"
#include "knn_train_16.h"
#include "knn_train_17.h"
#include "knn_train_18.h"
#include "knn_train_19.h"
#include "knn_train_20.h"
#include "knn_train_21.h"
#include "knn_train_22.h"
#include "knn_train_23.h"
#include "knn_train_24.h"
#include "knn_train_25.h"
#include "knn_train_26.h"
#include "knn_train_27.h"
#include "knn_train_28.h"
#include "knn_train_29.h"
#include "knn_train_30.h"
#include "knn_train_31.h"
#include "knn_train_32.h"
#include "knn_train_33.h"
#include "knn_train_34.h"
#include "knn_train_35.h"
#include "knn_train_36.h"
#include "knn_train_37.h"
#include "knn_train_38.h"
#include "knn_train_39.h"
#include "knn_train_40.h"
#include "knn_train_41.h"
#include "knn_train_42.h"
#include "knn_train_43.h"
#include "knn_train_44.h"
#include "knn_train_45.h"
#include "knn_train_46.h"
#include "knn_train_47.h"
#include "knn_train_48.h"
#include "knn_train_49.h"
#include "knn_train_50.h"
#include "knn_train_0.h"
#include "knn_freq.h"
#include "knn_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 9,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct knn : public sc_module {
    // Port declarations 20
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    knn(sc_module_name name);
    SC_HAS_PROCESS(knn);

    ~knn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    knn_train_1* train_1_U;
    knn_train_2* train_2_U;
    knn_train_3* train_3_U;
    knn_train_4* train_4_U;
    knn_train_5* train_5_U;
    knn_train_6* train_6_U;
    knn_train_7* train_7_U;
    knn_train_8* train_8_U;
    knn_train_9* train_9_U;
    knn_train_10* train_10_U;
    knn_train_11* train_11_U;
    knn_train_12* train_12_U;
    knn_train_13* train_13_U;
    knn_train_14* train_14_U;
    knn_train_15* train_15_U;
    knn_train_16* train_16_U;
    knn_train_17* train_17_U;
    knn_train_18* train_18_U;
    knn_train_19* train_19_U;
    knn_train_20* train_20_U;
    knn_train_21* train_21_U;
    knn_train_22* train_22_U;
    knn_train_23* train_23_U;
    knn_train_24* train_24_U;
    knn_train_25* train_25_U;
    knn_train_26* train_26_U;
    knn_train_27* train_27_U;
    knn_train_28* train_28_U;
    knn_train_29* train_29_U;
    knn_train_30* train_30_U;
    knn_train_31* train_31_U;
    knn_train_32* train_32_U;
    knn_train_33* train_33_U;
    knn_train_34* train_34_U;
    knn_train_35* train_35_U;
    knn_train_36* train_36_U;
    knn_train_37* train_37_U;
    knn_train_38* train_38_U;
    knn_train_39* train_39_U;
    knn_train_40* train_40_U;
    knn_train_41* train_41_U;
    knn_train_42* train_42_U;
    knn_train_43* train_43_U;
    knn_train_44* train_44_U;
    knn_train_45* train_45_U;
    knn_train_46* train_46_U;
    knn_train_47* train_47_U;
    knn_train_48* train_48_U;
    knn_train_49* train_49_U;
    knn_train_50* train_50_U;
    knn_train_0* train_0_U;
    knn_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* knn_AXILiteS_s_axi_U;
    knn_freq* freq_U;
    calculate_distance* grp_calculate_distance_fu_1730;
    knn_mux_53_16_1_1<1,1,16,16,16,16,16,3,16>* knn_mux_53_16_1_1_U3;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<9> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<8> > input_0;
    sc_signal< sc_lv<8> > input_1;
    sc_signal< sc_lv<8> > input_2;
    sc_signal< sc_lv<8> > input_3;
    sc_signal< sc_lv<8> > input_4;
    sc_signal< sc_lv<8> > input_5;
    sc_signal< sc_lv<8> > input_6;
    sc_signal< sc_lv<8> > input_7;
    sc_signal< sc_lv<8> > input_8;
    sc_signal< sc_lv<8> > input_9;
    sc_signal< sc_lv<8> > input_10;
    sc_signal< sc_lv<8> > input_11;
    sc_signal< sc_lv<8> > input_12;
    sc_signal< sc_lv<8> > input_13;
    sc_signal< sc_lv<8> > input_14;
    sc_signal< sc_lv<8> > input_15;
    sc_signal< sc_lv<8> > input_16;
    sc_signal< sc_lv<8> > input_17;
    sc_signal< sc_lv<8> > input_18;
    sc_signal< sc_lv<8> > input_19;
    sc_signal< sc_lv<8> > input_20;
    sc_signal< sc_lv<8> > input_21;
    sc_signal< sc_lv<8> > input_22;
    sc_signal< sc_lv<8> > input_23;
    sc_signal< sc_lv<8> > input_24;
    sc_signal< sc_lv<8> > input_25;
    sc_signal< sc_lv<8> > input_26;
    sc_signal< sc_lv<8> > input_27;
    sc_signal< sc_lv<8> > input_28;
    sc_signal< sc_lv<8> > input_29;
    sc_signal< sc_lv<8> > input_30;
    sc_signal< sc_lv<8> > input_31;
    sc_signal< sc_lv<8> > input_32;
    sc_signal< sc_lv<8> > input_33;
    sc_signal< sc_lv<8> > input_34;
    sc_signal< sc_lv<8> > input_35;
    sc_signal< sc_lv<8> > input_36;
    sc_signal< sc_lv<8> > input_37;
    sc_signal< sc_lv<8> > input_38;
    sc_signal< sc_lv<8> > input_39;
    sc_signal< sc_lv<8> > input_40;
    sc_signal< sc_lv<8> > input_41;
    sc_signal< sc_lv<8> > input_42;
    sc_signal< sc_lv<8> > input_43;
    sc_signal< sc_lv<8> > input_44;
    sc_signal< sc_lv<8> > input_45;
    sc_signal< sc_lv<8> > input_46;
    sc_signal< sc_lv<8> > input_47;
    sc_signal< sc_lv<8> > input_48;
    sc_signal< sc_lv<8> > input_49;
    sc_signal< sc_lv<8> > input_50;
    sc_signal< sc_lv<1> > output_V;
    sc_signal< sc_logic > output_V_ap_vld;
    sc_signal< sc_lv<13> > train_1_address0;
    sc_signal< sc_logic > train_1_ce0;
    sc_signal< sc_lv<8> > train_1_q0;
    sc_signal< sc_lv<13> > train_2_address0;
    sc_signal< sc_logic > train_2_ce0;
    sc_signal< sc_lv<6> > train_2_q0;
    sc_signal< sc_lv<13> > train_3_address0;
    sc_signal< sc_logic > train_3_ce0;
    sc_signal< sc_lv<8> > train_3_q0;
    sc_signal< sc_lv<13> > train_4_address0;
    sc_signal< sc_logic > train_4_ce0;
    sc_signal< sc_lv<8> > train_4_q0;
    sc_signal< sc_lv<13> > train_5_address0;
    sc_signal< sc_logic > train_5_ce0;
    sc_signal< sc_lv<8> > train_5_q0;
    sc_signal< sc_lv<13> > train_6_address0;
    sc_signal< sc_logic > train_6_ce0;
    sc_signal< sc_lv<8> > train_6_q0;
    sc_signal< sc_lv<13> > train_7_address0;
    sc_signal< sc_logic > train_7_ce0;
    sc_signal< sc_lv<8> > train_7_q0;
    sc_signal< sc_lv<13> > train_8_address0;
    sc_signal< sc_logic > train_8_ce0;
    sc_signal< sc_lv<8> > train_8_q0;
    sc_signal< sc_lv<13> > train_9_address0;
    sc_signal< sc_logic > train_9_ce0;
    sc_signal< sc_lv<8> > train_9_q0;
    sc_signal< sc_lv<13> > train_10_address0;
    sc_signal< sc_logic > train_10_ce0;
    sc_signal< sc_lv<8> > train_10_q0;
    sc_signal< sc_lv<13> > train_11_address0;
    sc_signal< sc_logic > train_11_ce0;
    sc_signal< sc_lv<8> > train_11_q0;
    sc_signal< sc_lv<13> > train_12_address0;
    sc_signal< sc_logic > train_12_ce0;
    sc_signal< sc_lv<8> > train_12_q0;
    sc_signal< sc_lv<13> > train_13_address0;
    sc_signal< sc_logic > train_13_ce0;
    sc_signal< sc_lv<8> > train_13_q0;
    sc_signal< sc_lv<13> > train_14_address0;
    sc_signal< sc_logic > train_14_ce0;
    sc_signal< sc_lv<8> > train_14_q0;
    sc_signal< sc_lv<13> > train_15_address0;
    sc_signal< sc_logic > train_15_ce0;
    sc_signal< sc_lv<8> > train_15_q0;
    sc_signal< sc_lv<13> > train_16_address0;
    sc_signal< sc_logic > train_16_ce0;
    sc_signal< sc_lv<7> > train_16_q0;
    sc_signal< sc_lv<13> > train_17_address0;
    sc_signal< sc_logic > train_17_ce0;
    sc_signal< sc_lv<8> > train_17_q0;
    sc_signal< sc_lv<13> > train_18_address0;
    sc_signal< sc_logic > train_18_ce0;
    sc_signal< sc_lv<8> > train_18_q0;
    sc_signal< sc_lv<13> > train_19_address0;
    sc_signal< sc_logic > train_19_ce0;
    sc_signal< sc_lv<8> > train_19_q0;
    sc_signal< sc_lv<13> > train_20_address0;
    sc_signal< sc_logic > train_20_ce0;
    sc_signal< sc_lv<8> > train_20_q0;
    sc_signal< sc_lv<13> > train_21_address0;
    sc_signal< sc_logic > train_21_ce0;
    sc_signal< sc_lv<8> > train_21_q0;
    sc_signal< sc_lv<13> > train_22_address0;
    sc_signal< sc_logic > train_22_ce0;
    sc_signal< sc_lv<8> > train_22_q0;
    sc_signal< sc_lv<13> > train_23_address0;
    sc_signal< sc_logic > train_23_ce0;
    sc_signal< sc_lv<7> > train_23_q0;
    sc_signal< sc_lv<13> > train_24_address0;
    sc_signal< sc_logic > train_24_ce0;
    sc_signal< sc_lv<8> > train_24_q0;
    sc_signal< sc_lv<13> > train_25_address0;
    sc_signal< sc_logic > train_25_ce0;
    sc_signal< sc_lv<8> > train_25_q0;
    sc_signal< sc_lv<13> > train_26_address0;
    sc_signal< sc_logic > train_26_ce0;
    sc_signal< sc_lv<8> > train_26_q0;
    sc_signal< sc_lv<13> > train_27_address0;
    sc_signal< sc_logic > train_27_ce0;
    sc_signal< sc_lv<8> > train_27_q0;
    sc_signal< sc_lv<13> > train_28_address0;
    sc_signal< sc_logic > train_28_ce0;
    sc_signal< sc_lv<8> > train_28_q0;
    sc_signal< sc_lv<13> > train_29_address0;
    sc_signal< sc_logic > train_29_ce0;
    sc_signal< sc_lv<8> > train_29_q0;
    sc_signal< sc_lv<13> > train_30_address0;
    sc_signal< sc_logic > train_30_ce0;
    sc_signal< sc_lv<7> > train_30_q0;
    sc_signal< sc_lv<13> > train_31_address0;
    sc_signal< sc_logic > train_31_ce0;
    sc_signal< sc_lv<8> > train_31_q0;
    sc_signal< sc_lv<13> > train_32_address0;
    sc_signal< sc_logic > train_32_ce0;
    sc_signal< sc_lv<8> > train_32_q0;
    sc_signal< sc_lv<13> > train_33_address0;
    sc_signal< sc_logic > train_33_ce0;
    sc_signal< sc_lv<8> > train_33_q0;
    sc_signal< sc_lv<13> > train_34_address0;
    sc_signal< sc_logic > train_34_ce0;
    sc_signal< sc_lv<8> > train_34_q0;
    sc_signal< sc_lv<13> > train_35_address0;
    sc_signal< sc_logic > train_35_ce0;
    sc_signal< sc_lv<8> > train_35_q0;
    sc_signal< sc_lv<13> > train_36_address0;
    sc_signal< sc_logic > train_36_ce0;
    sc_signal< sc_lv<8> > train_36_q0;
    sc_signal< sc_lv<13> > train_37_address0;
    sc_signal< sc_logic > train_37_ce0;
    sc_signal< sc_lv<6> > train_37_q0;
    sc_signal< sc_lv<13> > train_38_address0;
    sc_signal< sc_logic > train_38_ce0;
    sc_signal< sc_lv<8> > train_38_q0;
    sc_signal< sc_lv<13> > train_39_address0;
    sc_signal< sc_logic > train_39_ce0;
    sc_signal< sc_lv<8> > train_39_q0;
    sc_signal< sc_lv<13> > train_40_address0;
    sc_signal< sc_logic > train_40_ce0;
    sc_signal< sc_lv<8> > train_40_q0;
    sc_signal< sc_lv<13> > train_41_address0;
    sc_signal< sc_logic > train_41_ce0;
    sc_signal< sc_lv<8> > train_41_q0;
    sc_signal< sc_lv<13> > train_42_address0;
    sc_signal< sc_logic > train_42_ce0;
    sc_signal< sc_lv<8> > train_42_q0;
    sc_signal< sc_lv<13> > train_43_address0;
    sc_signal< sc_logic > train_43_ce0;
    sc_signal< sc_lv<8> > train_43_q0;
    sc_signal< sc_lv<13> > train_44_address0;
    sc_signal< sc_logic > train_44_ce0;
    sc_signal< sc_lv<6> > train_44_q0;
    sc_signal< sc_lv<13> > train_45_address0;
    sc_signal< sc_logic > train_45_ce0;
    sc_signal< sc_lv<8> > train_45_q0;
    sc_signal< sc_lv<13> > train_46_address0;
    sc_signal< sc_logic > train_46_ce0;
    sc_signal< sc_lv<8> > train_46_q0;
    sc_signal< sc_lv<13> > train_47_address0;
    sc_signal< sc_logic > train_47_ce0;
    sc_signal< sc_lv<8> > train_47_q0;
    sc_signal< sc_lv<13> > train_48_address0;
    sc_signal< sc_logic > train_48_ce0;
    sc_signal< sc_lv<8> > train_48_q0;
    sc_signal< sc_lv<13> > train_49_address0;
    sc_signal< sc_logic > train_49_ce0;
    sc_signal< sc_lv<8> > train_49_q0;
    sc_signal< sc_lv<13> > train_50_address0;
    sc_signal< sc_logic > train_50_ce0;
    sc_signal< sc_lv<8> > train_50_q0;
    sc_signal< sc_lv<13> > train_0_address0;
    sc_signal< sc_logic > train_0_ce0;
    sc_signal< sc_lv<4> > train_0_q0;
    sc_signal< sc_lv<16> > distances_4_1_0_reg_1564;
    sc_signal< sc_lv<16> > distances_3_1_0_reg_1576;
    sc_signal< sc_lv<16> > distances_2_1_0_reg_1588;
    sc_signal< sc_lv<16> > distances_1_1_0_reg_1600;
    sc_signal< sc_lv<16> > distances_0_1_0_reg_1612;
    sc_signal< sc_lv<16> > distances_4_0_0_reg_1624;
    sc_signal< sc_lv<16> > distances_3_0_0_reg_1636;
    sc_signal< sc_lv<16> > distances_2_0_0_reg_1648;
    sc_signal< sc_lv<16> > distances_1_0_0_reg_1660;
    sc_signal< sc_lv<16> > distances_0_0_0_reg_1672;
    sc_signal< sc_lv<13> > i2_0_reg_1684;
    sc_signal< sc_lv<392> > tmp_fu_1736_p50;
    sc_signal< sc_lv<392> > tmp_reg_2773;
    sc_signal< sc_lv<4> > test_label_V_fu_1838_p1;
    sc_signal< sc_lv<4> > test_label_V_reg_2778;
    sc_signal< sc_lv<1> > icmp_ln3109_fu_1842_p2;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter10;
    sc_signal< bool > ap_block_state13_pp0_stage0_iter11;
    sc_signal< bool > ap_block_state14_pp0_stage0_iter12;
    sc_signal< bool > ap_block_state15_pp0_stage0_iter13;
    sc_signal< bool > ap_block_state16_pp0_stage0_iter14;
    sc_signal< bool > ap_block_state17_pp0_stage0_iter15;
    sc_signal< bool > ap_block_state18_pp0_stage0_iter16;
    sc_signal< bool > ap_block_state19_pp0_stage0_iter17;
    sc_signal< bool > ap_block_state20_pp0_stage0_iter18;
    sc_signal< bool > ap_block_state21_pp0_stage0_iter19;
    sc_signal< bool > ap_block_state22_pp0_stage0_iter20;
    sc_signal< bool > ap_block_state23_pp0_stage0_iter21;
    sc_signal< bool > ap_block_state24_pp0_stage0_iter22;
    sc_signal< bool > ap_block_state25_pp0_stage0_iter23;
    sc_signal< bool > ap_block_state26_pp0_stage0_iter24;
    sc_signal< bool > ap_block_state27_pp0_stage0_iter25;
    sc_signal< bool > ap_block_state28_pp0_stage0_iter26;
    sc_signal< bool > ap_block_state29_pp0_stage0_iter27;
    sc_signal< bool > ap_block_state30_pp0_stage0_iter28;
    sc_signal< bool > ap_block_state31_pp0_stage0_iter29;
    sc_signal< bool > ap_block_state32_pp0_stage0_iter30;
    sc_signal< bool > ap_block_state33_pp0_stage0_iter31;
    sc_signal< bool > ap_block_state34_pp0_stage0_iter32;
    sc_signal< bool > ap_block_state35_pp0_stage0_iter33;
    sc_signal< bool > ap_block_state36_pp0_stage0_iter34;
    sc_signal< bool > ap_block_state37_pp0_stage0_iter35;
    sc_signal< bool > ap_block_state38_pp0_stage0_iter36;
    sc_signal< bool > ap_block_state39_pp0_stage0_iter37;
    sc_signal< bool > ap_block_state40_pp0_stage0_iter38;
    sc_signal< bool > ap_block_state41_pp0_stage0_iter39;
    sc_signal< bool > ap_block_state42_pp0_stage0_iter40;
    sc_signal< bool > ap_block_state43_pp0_stage0_iter41;
    sc_signal< bool > ap_block_state44_pp0_stage0_iter42;
    sc_signal< bool > ap_block_state45_pp0_stage0_iter43;
    sc_signal< bool > ap_block_state46_pp0_stage0_iter44;
    sc_signal< bool > ap_block_state47_pp0_stage0_iter45;
    sc_signal< bool > ap_block_state48_pp0_stage0_iter46;
    sc_signal< bool > ap_block_state49_pp0_stage0_iter47;
    sc_signal< bool > ap_block_state50_pp0_stage0_iter48;
    sc_signal< bool > ap_block_state51_pp0_stage0_iter49;
    sc_signal< bool > ap_block_state52_pp0_stage0_iter50;
    sc_signal< bool > ap_block_state53_pp0_stage0_iter51;
    sc_signal< bool > ap_block_state54_pp0_stage0_iter52;
    sc_signal< bool > ap_block_state55_pp0_stage0_iter53;
    sc_signal< bool > ap_block_state56_pp0_stage0_iter54;
    sc_signal< bool > ap_block_state57_pp0_stage0_iter55;
    sc_signal< bool > ap_block_state58_pp0_stage0_iter56;
    sc_signal< bool > ap_block_state59_pp0_stage0_iter57;
    sc_signal< bool > ap_block_state60_pp0_stage0_iter58;
    sc_signal< bool > ap_block_state61_pp0_stage0_iter59;
    sc_signal< bool > ap_block_state62_pp0_stage0_iter60;
    sc_signal< bool > ap_block_state63_pp0_stage0_iter61;
    sc_signal< bool > ap_block_state64_pp0_stage0_iter62;
    sc_signal< bool > ap_block_state65_pp0_stage0_iter63;
    sc_signal< bool > ap_block_state66_pp0_stage0_iter64;
    sc_signal< bool > ap_block_state67_pp0_stage0_iter65;
    sc_signal< bool > ap_block_state68_pp0_stage0_iter66;
    sc_signal< bool > ap_block_state69_pp0_stage0_iter67;
    sc_signal< bool > ap_block_state70_pp0_stage0_iter68;
    sc_signal< bool > ap_block_state71_pp0_stage0_iter69;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter5_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter6_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter7_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter8_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter9_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter10_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter11_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter12_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter13_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter14_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter15_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter16_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter17_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter18_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter19_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter20_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter21_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter22_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter23_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter24_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter25_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter26_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter27_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter28_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter29_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter30_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter31_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter32_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter33_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter34_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter35_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter36_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter37_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter38_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter39_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter40_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter41_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter42_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter43_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter44_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter45_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter46_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter47_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter48_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter49_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter50_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter51_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter52_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter53_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter54_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter55_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter56_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter57_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter58_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter59_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter60_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter61_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter62_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter63_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter64_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter65_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter66_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter67_reg;
    sc_signal< sc_lv<1> > icmp_ln3109_reg_2783_pp0_iter68_reg;
    sc_signal< sc_lv<13> > i_1_fu_1848_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<8> > tmp_2_fu_1909_p4;
    sc_signal< sc_lv<8> > tmp_2_reg_3047;
    sc_signal< sc_lv<6> > train_2_load_reg_3052;
    sc_signal< sc_lv<8> > train_3_load_reg_3057;
    sc_signal< sc_lv<8> > train_4_load_reg_3062;
    sc_signal< sc_lv<8> > train_5_load_reg_3067;
    sc_signal< sc_lv<8> > train_6_load_reg_3072;
    sc_signal< sc_lv<8> > train_7_load_reg_3077;
    sc_signal< sc_lv<8> > train_8_load_reg_3082;
    sc_signal< sc_lv<8> > train_9_load_reg_3087;
    sc_signal< sc_lv<8> > train_10_load_reg_3092;
    sc_signal< sc_lv<8> > train_11_load_reg_3097;
    sc_signal< sc_lv<8> > train_12_load_reg_3102;
    sc_signal< sc_lv<8> > train_13_load_reg_3107;
    sc_signal< sc_lv<8> > train_14_load_reg_3112;
    sc_signal< sc_lv<8> > train_15_load_reg_3117;
    sc_signal< sc_lv<7> > train_16_load_reg_3122;
    sc_signal< sc_lv<8> > train_17_load_reg_3127;
    sc_signal< sc_lv<8> > train_18_load_reg_3132;
    sc_signal< sc_lv<8> > train_19_load_reg_3137;
    sc_signal< sc_lv<8> > train_20_load_reg_3142;
    sc_signal< sc_lv<8> > train_21_load_reg_3147;
    sc_signal< sc_lv<8> > train_22_load_reg_3152;
    sc_signal< sc_lv<7> > train_23_load_reg_3157;
    sc_signal< sc_lv<8> > train_24_load_reg_3162;
    sc_signal< sc_lv<8> > train_25_load_reg_3167;
    sc_signal< sc_lv<8> > train_26_load_reg_3172;
    sc_signal< sc_lv<8> > train_27_load_reg_3177;
    sc_signal< sc_lv<8> > train_28_load_reg_3182;
    sc_signal< sc_lv<8> > train_29_load_reg_3187;
    sc_signal< sc_lv<7> > train_30_load_reg_3192;
    sc_signal< sc_lv<8> > train_31_load_reg_3197;
    sc_signal< sc_lv<8> > train_32_load_reg_3202;
    sc_signal< sc_lv<8> > train_33_load_reg_3207;
    sc_signal< sc_lv<8> > train_34_load_reg_3212;
    sc_signal< sc_lv<8> > train_35_load_reg_3217;
    sc_signal< sc_lv<8> > train_36_load_reg_3222;
    sc_signal< sc_lv<6> > train_37_load_reg_3227;
    sc_signal< sc_lv<8> > train_38_load_reg_3232;
    sc_signal< sc_lv<8> > train_39_load_reg_3237;
    sc_signal< sc_lv<8> > train_40_load_reg_3242;
    sc_signal< sc_lv<8> > train_41_load_reg_3247;
    sc_signal< sc_lv<8> > train_42_load_reg_3252;
    sc_signal< sc_lv<8> > train_43_load_reg_3257;
    sc_signal< sc_lv<6> > train_44_load_reg_3262;
    sc_signal< sc_lv<8> > train_45_load_reg_3267;
    sc_signal< sc_lv<8> > train_46_load_reg_3272;
    sc_signal< sc_lv<8> > train_47_load_reg_3277;
    sc_signal< sc_lv<8> > train_48_load_reg_3282;
    sc_signal< sc_lv<8> > train_49_load_reg_3287;
    sc_signal< sc_lv<8> > train_50_load_reg_3292;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter2_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter3_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter4_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter5_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter6_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter7_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter8_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter9_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter10_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter11_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter12_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter13_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter14_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter15_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter16_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter17_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter18_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter19_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter20_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter21_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter22_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter23_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter24_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter25_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter26_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter27_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter28_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter29_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter30_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter31_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter32_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter33_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter34_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter35_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter36_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter37_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter38_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter39_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter40_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter41_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter42_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter43_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter44_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter45_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter46_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter47_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter48_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter49_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter50_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter51_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter52_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter53_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter54_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter55_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter56_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter57_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter58_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter59_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter60_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter61_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter62_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter63_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter64_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter65_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter66_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter67_reg;
    sc_signal< sc_lv<4> > curr_label_V_reg_3297_pp0_iter68_reg;
    sc_signal< sc_lv<16> > distances_0_1_1_fu_2503_p3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter69;
    sc_signal< sc_lv<16> > distances_0_0_2_fu_2511_p3;
    sc_signal< sc_lv<16> > distances_1_1_1_fu_2548_p3;
    sc_signal< sc_lv<16> > distances_1_0_2_fu_2556_p3;
    sc_signal< sc_lv<16> > distances_2_1_1_fu_2594_p3;
    sc_signal< sc_lv<16> > distances_2_0_2_fu_2602_p3;
    sc_signal< sc_lv<16> > distances_3_1_1_fu_2640_p3;
    sc_signal< sc_lv<16> > distances_3_0_2_fu_2648_p3;
    sc_signal< sc_lv<16> > distances_4_1_1_fu_2682_p3;
    sc_signal< sc_lv<16> > distances_4_0_1_fu_2690_p3;
    sc_signal< sc_lv<3> > i_fu_2704_p2;
    sc_signal< sc_lv<3> > i_reg_3361;
    sc_signal< sc_logic > ap_CS_fsm_state77;
    sc_signal< sc_lv<16> > tmp_3_fu_2710_p7;
    sc_signal< sc_lv<16> > tmp_3_reg_3366;
    sc_signal< sc_lv<1> > icmp_ln3144_fu_2698_p2;
    sc_signal< sc_lv<4> > freq_addr_1_reg_3371;
    sc_signal< sc_lv<32> > select_ln3148_fu_2757_p3;
    sc_signal< sc_logic > ap_CS_fsm_state78;
    sc_signal< sc_lv<32> > select_ln3148_1_fu_2765_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter10;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter11;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter12;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter13;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter14;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter15;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter16;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter17;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter18;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter19;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter20;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter21;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter22;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter23;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter24;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter25;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter26;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter27;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter28;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter29;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter30;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter31;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter32;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter33;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter34;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter35;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter36;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter37;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter38;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter39;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter40;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter41;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter42;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter43;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter44;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter45;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter46;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter47;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter48;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter49;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter50;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter51;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter52;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter53;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter54;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter55;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter56;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter57;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter58;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter59;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter60;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter61;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter62;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter63;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter64;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter65;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter66;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter67;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter68;
    sc_signal< sc_lv<4> > freq_address0;
    sc_signal< sc_logic > freq_ce0;
    sc_signal< sc_logic > freq_we0;
    sc_signal< sc_lv<32> > freq_q0;
    sc_signal< sc_lv<4> > freq_address1;
    sc_signal< sc_logic > freq_ce1;
    sc_signal< sc_logic > freq_we1;
    sc_signal< sc_lv<32> > freq_d1;
    sc_signal< sc_lv<400> > grp_calculate_distance_fu_1730_b_V;
    sc_signal< sc_lv<9> > grp_calculate_distance_fu_1730_ap_return;
    sc_signal< sc_lv<32> > most_freq_0_reg_1695;
    sc_signal< sc_logic > ap_CS_fsm_state76;
    sc_signal< sc_lv<32> > max_freq_0_reg_1707;
    sc_signal< sc_lv<3> > i4_0_reg_1719;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > zext_ln3113_fu_1854_p1;
    sc_signal< sc_logic > ap_CS_fsm_state72;
    sc_signal< sc_logic > ap_CS_fsm_state73;
    sc_signal< sc_logic > ap_CS_fsm_state74;
    sc_signal< sc_logic > ap_CS_fsm_state75;
    sc_signal< sc_lv<64> > zext_ln3147_fu_2726_p1;
    sc_signal< sc_lv<32> > max_freq_fu_2744_p2;
    sc_signal< sc_lv<400> > zext_ln388_fu_1919_p1;
    sc_signal< sc_lv<8> > zext_ln3113_1_fu_1922_p1;
    sc_signal< sc_lv<400> > p_Result_1_fu_1925_p5;
    sc_signal< sc_lv<400> > p_Result_2_fu_1937_p5;
    sc_signal< sc_lv<400> > p_Result_3_fu_1948_p5;
    sc_signal< sc_lv<400> > p_Result_4_fu_1959_p5;
    sc_signal< sc_lv<400> > p_Result_5_fu_1970_p5;
    sc_signal< sc_lv<400> > p_Result_6_fu_1981_p5;
    sc_signal< sc_lv<400> > p_Result_7_fu_1992_p5;
    sc_signal< sc_lv<400> > p_Result_8_fu_2003_p5;
    sc_signal< sc_lv<400> > p_Result_9_fu_2014_p5;
    sc_signal< sc_lv<400> > p_Result_s_fu_2025_p5;
    sc_signal< sc_lv<400> > p_Result_10_fu_2036_p5;
    sc_signal< sc_lv<400> > p_Result_11_fu_2047_p5;
    sc_signal< sc_lv<400> > p_Result_12_fu_2058_p5;
    sc_signal< sc_lv<400> > p_Result_13_fu_2069_p5;
    sc_signal< sc_lv<8> > zext_ln3113_2_fu_2080_p1;
    sc_signal< sc_lv<400> > p_Result_14_fu_2083_p5;
    sc_signal< sc_lv<400> > p_Result_15_fu_2095_p5;
    sc_signal< sc_lv<400> > p_Result_16_fu_2106_p5;
    sc_signal< sc_lv<400> > p_Result_17_fu_2117_p5;
    sc_signal< sc_lv<400> > p_Result_18_fu_2128_p5;
    sc_signal< sc_lv<400> > p_Result_19_fu_2139_p5;
    sc_signal< sc_lv<400> > p_Result_20_fu_2150_p5;
    sc_signal< sc_lv<8> > zext_ln3113_3_fu_2161_p1;
    sc_signal< sc_lv<400> > p_Result_21_fu_2164_p5;
    sc_signal< sc_lv<400> > p_Result_22_fu_2176_p5;
    sc_signal< sc_lv<400> > p_Result_23_fu_2187_p5;
    sc_signal< sc_lv<400> > p_Result_24_fu_2198_p5;
    sc_signal< sc_lv<400> > p_Result_25_fu_2209_p5;
    sc_signal< sc_lv<400> > p_Result_26_fu_2220_p5;
    sc_signal< sc_lv<400> > p_Result_27_fu_2231_p5;
    sc_signal< sc_lv<8> > zext_ln3113_4_fu_2242_p1;
    sc_signal< sc_lv<400> > p_Result_28_fu_2245_p5;
    sc_signal< sc_lv<400> > p_Result_29_fu_2257_p5;
    sc_signal< sc_lv<400> > p_Result_30_fu_2268_p5;
    sc_signal< sc_lv<400> > p_Result_31_fu_2279_p5;
    sc_signal< sc_lv<400> > p_Result_32_fu_2290_p5;
    sc_signal< sc_lv<400> > p_Result_33_fu_2301_p5;
    sc_signal< sc_lv<400> > p_Result_34_fu_2312_p5;
    sc_signal< sc_lv<8> > zext_ln3113_5_fu_2323_p1;
    sc_signal< sc_lv<400> > p_Result_35_fu_2326_p5;
    sc_signal< sc_lv<400> > p_Result_36_fu_2338_p5;
    sc_signal< sc_lv<400> > p_Result_37_fu_2349_p5;
    sc_signal< sc_lv<400> > p_Result_38_fu_2360_p5;
    sc_signal< sc_lv<400> > p_Result_39_fu_2371_p5;
    sc_signal< sc_lv<400> > p_Result_40_fu_2382_p5;
    sc_signal< sc_lv<400> > p_Result_41_fu_2393_p5;
    sc_signal< sc_lv<8> > zext_ln3113_6_fu_2404_p1;
    sc_signal< sc_lv<400> > p_Result_42_fu_2407_p5;
    sc_signal< sc_lv<400> > p_Result_43_fu_2419_p5;
    sc_signal< sc_lv<400> > p_Result_44_fu_2430_p5;
    sc_signal< sc_lv<400> > p_Result_45_fu_2441_p5;
    sc_signal< sc_lv<400> > p_Result_46_fu_2452_p5;
    sc_signal< sc_lv<400> > p_Result_47_fu_2463_p5;
    sc_signal< sc_lv<16> > curr_dist_2_fu_2486_p1;
    sc_signal< sc_lv<1> > icmp_ln3121_fu_2490_p2;
    sc_signal< sc_lv<16> > distances_0_1_fu_2500_p1;
    sc_signal< sc_lv<4> > trunc_ln300_fu_2496_p1;
    sc_signal< sc_lv<16> > distances_0_0_fu_2526_p3;
    sc_signal< sc_lv<4> > select_ln3121_fu_2519_p3;
    sc_signal< sc_lv<1> > icmp_ln3121_1_fu_2534_p2;
    sc_signal< sc_lv<16> > distances_1_1_fu_2544_p1;
    sc_signal< sc_lv<4> > trunc_ln300_1_fu_2540_p1;
    sc_signal< sc_lv<16> > distances_1_0_fu_2572_p3;
    sc_signal< sc_lv<4> > select_ln3121_4_fu_2564_p3;
    sc_signal< sc_lv<1> > icmp_ln3121_2_fu_2580_p2;
    sc_signal< sc_lv<16> > distances_2_1_fu_2590_p1;
    sc_signal< sc_lv<4> > trunc_ln300_2_fu_2586_p1;
    sc_signal< sc_lv<16> > distances_2_0_fu_2618_p3;
    sc_signal< sc_lv<4> > select_ln3121_8_fu_2610_p3;
    sc_signal< sc_lv<1> > icmp_ln3121_3_fu_2626_p2;
    sc_signal< sc_lv<16> > distances_3_1_fu_2636_p1;
    sc_signal< sc_lv<4> > trunc_ln300_3_fu_2632_p1;
    sc_signal< sc_lv<16> > distances_3_0_fu_2664_p3;
    sc_signal< sc_lv<4> > select_ln3121_12_fu_2656_p3;
    sc_signal< sc_lv<1> > icmp_ln3121_4_fu_2672_p2;
    sc_signal< sc_lv<16> > distances_4_1_fu_2678_p1;
    sc_signal< sc_lv<32> > zext_ln3155_fu_2731_p1;
    sc_signal< sc_lv<1> > icmp_ln3148_fu_2751_p2;
    sc_signal< sc_lv<32> > most_freq_fu_2741_p1;
    sc_signal< sc_lv<9> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<9> ap_ST_fsm_state1;
    static const sc_lv<9> ap_ST_fsm_pp0_stage0;
    static const sc_lv<9> ap_ST_fsm_state72;
    static const sc_lv<9> ap_ST_fsm_state73;
    static const sc_lv<9> ap_ST_fsm_state74;
    static const sc_lv<9> ap_ST_fsm_state75;
    static const sc_lv<9> ap_ST_fsm_state76;
    static const sc_lv<9> ap_ST_fsm_state77;
    static const sc_lv<9> ap_ST_fsm_state78;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_1;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<16> ap_const_lv16_FFFF;
    static const sc_lv<16> ap_const_lv16_320;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<32> ap_const_lv32_FFFFFFFF;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<13> ap_const_lv13_1770;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_28;
    static const sc_lv<32> ap_const_lv32_37;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_47;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_48;
    static const sc_lv<32> ap_const_lv32_57;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_58;
    static const sc_lv<32> ap_const_lv32_67;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_68;
    static const sc_lv<32> ap_const_lv32_77;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_78;
    static const sc_lv<32> ap_const_lv32_87;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_8F;
    static const sc_lv<32> ap_const_lv32_88;
    static const sc_lv<32> ap_const_lv32_97;
    static const sc_lv<32> ap_const_lv32_90;
    static const sc_lv<32> ap_const_lv32_9F;
    static const sc_lv<32> ap_const_lv32_98;
    static const sc_lv<32> ap_const_lv32_A7;
    static const sc_lv<32> ap_const_lv32_A0;
    static const sc_lv<32> ap_const_lv32_AF;
    static const sc_lv<32> ap_const_lv32_A8;
    static const sc_lv<32> ap_const_lv32_B7;
    static const sc_lv<32> ap_const_lv32_B0;
    static const sc_lv<32> ap_const_lv32_BF;
    static const sc_lv<32> ap_const_lv32_B8;
    static const sc_lv<32> ap_const_lv32_C7;
    static const sc_lv<32> ap_const_lv32_C0;
    static const sc_lv<32> ap_const_lv32_CF;
    static const sc_lv<32> ap_const_lv32_C8;
    static const sc_lv<32> ap_const_lv32_D7;
    static const sc_lv<32> ap_const_lv32_D0;
    static const sc_lv<32> ap_const_lv32_DF;
    static const sc_lv<32> ap_const_lv32_D8;
    static const sc_lv<32> ap_const_lv32_E7;
    static const sc_lv<32> ap_const_lv32_E0;
    static const sc_lv<32> ap_const_lv32_EF;
    static const sc_lv<32> ap_const_lv32_E8;
    static const sc_lv<32> ap_const_lv32_F7;
    static const sc_lv<32> ap_const_lv32_F0;
    static const sc_lv<32> ap_const_lv32_FF;
    static const sc_lv<32> ap_const_lv32_F8;
    static const sc_lv<32> ap_const_lv32_107;
    static const sc_lv<32> ap_const_lv32_100;
    static const sc_lv<32> ap_const_lv32_10F;
    static const sc_lv<32> ap_const_lv32_108;
    static const sc_lv<32> ap_const_lv32_117;
    static const sc_lv<32> ap_const_lv32_110;
    static const sc_lv<32> ap_const_lv32_11F;
    static const sc_lv<32> ap_const_lv32_118;
    static const sc_lv<32> ap_const_lv32_127;
    static const sc_lv<32> ap_const_lv32_120;
    static const sc_lv<32> ap_const_lv32_12F;
    static const sc_lv<32> ap_const_lv32_128;
    static const sc_lv<32> ap_const_lv32_137;
    static const sc_lv<32> ap_const_lv32_130;
    static const sc_lv<32> ap_const_lv32_13F;
    static const sc_lv<32> ap_const_lv32_138;
    static const sc_lv<32> ap_const_lv32_147;
    static const sc_lv<32> ap_const_lv32_140;
    static const sc_lv<32> ap_const_lv32_14F;
    static const sc_lv<32> ap_const_lv32_148;
    static const sc_lv<32> ap_const_lv32_157;
    static const sc_lv<32> ap_const_lv32_150;
    static const sc_lv<32> ap_const_lv32_15F;
    static const sc_lv<32> ap_const_lv32_158;
    static const sc_lv<32> ap_const_lv32_167;
    static const sc_lv<32> ap_const_lv32_160;
    static const sc_lv<32> ap_const_lv32_16F;
    static const sc_lv<32> ap_const_lv32_168;
    static const sc_lv<32> ap_const_lv32_177;
    static const sc_lv<32> ap_const_lv32_170;
    static const sc_lv<32> ap_const_lv32_17F;
    static const sc_lv<32> ap_const_lv32_178;
    static const sc_lv<32> ap_const_lv32_187;
    static const sc_lv<32> ap_const_lv32_180;
    static const sc_lv<32> ap_const_lv32_18F;
    static const sc_lv<32> ap_const_lv32_188;
    static const sc_lv<3> ap_const_lv3_5;
    static const sc_lv<3> ap_const_lv3_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state72();
    void thread_ap_CS_fsm_state73();
    void thread_ap_CS_fsm_state74();
    void thread_ap_CS_fsm_state75();
    void thread_ap_CS_fsm_state76();
    void thread_ap_CS_fsm_state77();
    void thread_ap_CS_fsm_state78();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state12_pp0_stage0_iter10();
    void thread_ap_block_state13_pp0_stage0_iter11();
    void thread_ap_block_state14_pp0_stage0_iter12();
    void thread_ap_block_state15_pp0_stage0_iter13();
    void thread_ap_block_state16_pp0_stage0_iter14();
    void thread_ap_block_state17_pp0_stage0_iter15();
    void thread_ap_block_state18_pp0_stage0_iter16();
    void thread_ap_block_state19_pp0_stage0_iter17();
    void thread_ap_block_state20_pp0_stage0_iter18();
    void thread_ap_block_state21_pp0_stage0_iter19();
    void thread_ap_block_state22_pp0_stage0_iter20();
    void thread_ap_block_state23_pp0_stage0_iter21();
    void thread_ap_block_state24_pp0_stage0_iter22();
    void thread_ap_block_state25_pp0_stage0_iter23();
    void thread_ap_block_state26_pp0_stage0_iter24();
    void thread_ap_block_state27_pp0_stage0_iter25();
    void thread_ap_block_state28_pp0_stage0_iter26();
    void thread_ap_block_state29_pp0_stage0_iter27();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state30_pp0_stage0_iter28();
    void thread_ap_block_state31_pp0_stage0_iter29();
    void thread_ap_block_state32_pp0_stage0_iter30();
    void thread_ap_block_state33_pp0_stage0_iter31();
    void thread_ap_block_state34_pp0_stage0_iter32();
    void thread_ap_block_state35_pp0_stage0_iter33();
    void thread_ap_block_state36_pp0_stage0_iter34();
    void thread_ap_block_state37_pp0_stage0_iter35();
    void thread_ap_block_state38_pp0_stage0_iter36();
    void thread_ap_block_state39_pp0_stage0_iter37();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state40_pp0_stage0_iter38();
    void thread_ap_block_state41_pp0_stage0_iter39();
    void thread_ap_block_state42_pp0_stage0_iter40();
    void thread_ap_block_state43_pp0_stage0_iter41();
    void thread_ap_block_state44_pp0_stage0_iter42();
    void thread_ap_block_state45_pp0_stage0_iter43();
    void thread_ap_block_state46_pp0_stage0_iter44();
    void thread_ap_block_state47_pp0_stage0_iter45();
    void thread_ap_block_state48_pp0_stage0_iter46();
    void thread_ap_block_state49_pp0_stage0_iter47();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state50_pp0_stage0_iter48();
    void thread_ap_block_state51_pp0_stage0_iter49();
    void thread_ap_block_state52_pp0_stage0_iter50();
    void thread_ap_block_state53_pp0_stage0_iter51();
    void thread_ap_block_state54_pp0_stage0_iter52();
    void thread_ap_block_state55_pp0_stage0_iter53();
    void thread_ap_block_state56_pp0_stage0_iter54();
    void thread_ap_block_state57_pp0_stage0_iter55();
    void thread_ap_block_state58_pp0_stage0_iter56();
    void thread_ap_block_state59_pp0_stage0_iter57();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state60_pp0_stage0_iter58();
    void thread_ap_block_state61_pp0_stage0_iter59();
    void thread_ap_block_state62_pp0_stage0_iter60();
    void thread_ap_block_state63_pp0_stage0_iter61();
    void thread_ap_block_state64_pp0_stage0_iter62();
    void thread_ap_block_state65_pp0_stage0_iter63();
    void thread_ap_block_state66_pp0_stage0_iter64();
    void thread_ap_block_state67_pp0_stage0_iter65();
    void thread_ap_block_state68_pp0_stage0_iter66();
    void thread_ap_block_state69_pp0_stage0_iter67();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state70_pp0_stage0_iter68();
    void thread_ap_block_state71_pp0_stage0_iter69();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_curr_dist_2_fu_2486_p1();
    void thread_distances_0_0_2_fu_2511_p3();
    void thread_distances_0_0_fu_2526_p3();
    void thread_distances_0_1_1_fu_2503_p3();
    void thread_distances_0_1_fu_2500_p1();
    void thread_distances_1_0_2_fu_2556_p3();
    void thread_distances_1_0_fu_2572_p3();
    void thread_distances_1_1_1_fu_2548_p3();
    void thread_distances_1_1_fu_2544_p1();
    void thread_distances_2_0_2_fu_2602_p3();
    void thread_distances_2_0_fu_2618_p3();
    void thread_distances_2_1_1_fu_2594_p3();
    void thread_distances_2_1_fu_2590_p1();
    void thread_distances_3_0_2_fu_2648_p3();
    void thread_distances_3_0_fu_2664_p3();
    void thread_distances_3_1_1_fu_2640_p3();
    void thread_distances_3_1_fu_2636_p1();
    void thread_distances_4_0_1_fu_2690_p3();
    void thread_distances_4_1_1_fu_2682_p3();
    void thread_distances_4_1_fu_2678_p1();
    void thread_freq_address0();
    void thread_freq_address1();
    void thread_freq_ce0();
    void thread_freq_ce1();
    void thread_freq_d1();
    void thread_freq_we0();
    void thread_freq_we1();
    void thread_grp_calculate_distance_fu_1730_b_V();
    void thread_i_1_fu_1848_p2();
    void thread_i_fu_2704_p2();
    void thread_icmp_ln3109_fu_1842_p2();
    void thread_icmp_ln3121_1_fu_2534_p2();
    void thread_icmp_ln3121_2_fu_2580_p2();
    void thread_icmp_ln3121_3_fu_2626_p2();
    void thread_icmp_ln3121_4_fu_2672_p2();
    void thread_icmp_ln3121_fu_2490_p2();
    void thread_icmp_ln3144_fu_2698_p2();
    void thread_icmp_ln3148_fu_2751_p2();
    void thread_max_freq_fu_2744_p2();
    void thread_most_freq_fu_2741_p1();
    void thread_output_V();
    void thread_output_V_ap_vld();
    void thread_p_Result_10_fu_2036_p5();
    void thread_p_Result_11_fu_2047_p5();
    void thread_p_Result_12_fu_2058_p5();
    void thread_p_Result_13_fu_2069_p5();
    void thread_p_Result_14_fu_2083_p5();
    void thread_p_Result_15_fu_2095_p5();
    void thread_p_Result_16_fu_2106_p5();
    void thread_p_Result_17_fu_2117_p5();
    void thread_p_Result_18_fu_2128_p5();
    void thread_p_Result_19_fu_2139_p5();
    void thread_p_Result_1_fu_1925_p5();
    void thread_p_Result_20_fu_2150_p5();
    void thread_p_Result_21_fu_2164_p5();
    void thread_p_Result_22_fu_2176_p5();
    void thread_p_Result_23_fu_2187_p5();
    void thread_p_Result_24_fu_2198_p5();
    void thread_p_Result_25_fu_2209_p5();
    void thread_p_Result_26_fu_2220_p5();
    void thread_p_Result_27_fu_2231_p5();
    void thread_p_Result_28_fu_2245_p5();
    void thread_p_Result_29_fu_2257_p5();
    void thread_p_Result_2_fu_1937_p5();
    void thread_p_Result_30_fu_2268_p5();
    void thread_p_Result_31_fu_2279_p5();
    void thread_p_Result_32_fu_2290_p5();
    void thread_p_Result_33_fu_2301_p5();
    void thread_p_Result_34_fu_2312_p5();
    void thread_p_Result_35_fu_2326_p5();
    void thread_p_Result_36_fu_2338_p5();
    void thread_p_Result_37_fu_2349_p5();
    void thread_p_Result_38_fu_2360_p5();
    void thread_p_Result_39_fu_2371_p5();
    void thread_p_Result_3_fu_1948_p5();
    void thread_p_Result_40_fu_2382_p5();
    void thread_p_Result_41_fu_2393_p5();
    void thread_p_Result_42_fu_2407_p5();
    void thread_p_Result_43_fu_2419_p5();
    void thread_p_Result_44_fu_2430_p5();
    void thread_p_Result_45_fu_2441_p5();
    void thread_p_Result_46_fu_2452_p5();
    void thread_p_Result_47_fu_2463_p5();
    void thread_p_Result_4_fu_1959_p5();
    void thread_p_Result_5_fu_1970_p5();
    void thread_p_Result_6_fu_1981_p5();
    void thread_p_Result_7_fu_1992_p5();
    void thread_p_Result_8_fu_2003_p5();
    void thread_p_Result_9_fu_2014_p5();
    void thread_p_Result_s_fu_2025_p5();
    void thread_select_ln3121_12_fu_2656_p3();
    void thread_select_ln3121_4_fu_2564_p3();
    void thread_select_ln3121_8_fu_2610_p3();
    void thread_select_ln3121_fu_2519_p3();
    void thread_select_ln3148_1_fu_2765_p3();
    void thread_select_ln3148_fu_2757_p3();
    void thread_test_label_V_fu_1838_p1();
    void thread_tmp_2_fu_1909_p4();
    void thread_tmp_fu_1736_p50();
    void thread_train_0_address0();
    void thread_train_0_ce0();
    void thread_train_10_address0();
    void thread_train_10_ce0();
    void thread_train_11_address0();
    void thread_train_11_ce0();
    void thread_train_12_address0();
    void thread_train_12_ce0();
    void thread_train_13_address0();
    void thread_train_13_ce0();
    void thread_train_14_address0();
    void thread_train_14_ce0();
    void thread_train_15_address0();
    void thread_train_15_ce0();
    void thread_train_16_address0();
    void thread_train_16_ce0();
    void thread_train_17_address0();
    void thread_train_17_ce0();
    void thread_train_18_address0();
    void thread_train_18_ce0();
    void thread_train_19_address0();
    void thread_train_19_ce0();
    void thread_train_1_address0();
    void thread_train_1_ce0();
    void thread_train_20_address0();
    void thread_train_20_ce0();
    void thread_train_21_address0();
    void thread_train_21_ce0();
    void thread_train_22_address0();
    void thread_train_22_ce0();
    void thread_train_23_address0();
    void thread_train_23_ce0();
    void thread_train_24_address0();
    void thread_train_24_ce0();
    void thread_train_25_address0();
    void thread_train_25_ce0();
    void thread_train_26_address0();
    void thread_train_26_ce0();
    void thread_train_27_address0();
    void thread_train_27_ce0();
    void thread_train_28_address0();
    void thread_train_28_ce0();
    void thread_train_29_address0();
    void thread_train_29_ce0();
    void thread_train_2_address0();
    void thread_train_2_ce0();
    void thread_train_30_address0();
    void thread_train_30_ce0();
    void thread_train_31_address0();
    void thread_train_31_ce0();
    void thread_train_32_address0();
    void thread_train_32_ce0();
    void thread_train_33_address0();
    void thread_train_33_ce0();
    void thread_train_34_address0();
    void thread_train_34_ce0();
    void thread_train_35_address0();
    void thread_train_35_ce0();
    void thread_train_36_address0();
    void thread_train_36_ce0();
    void thread_train_37_address0();
    void thread_train_37_ce0();
    void thread_train_38_address0();
    void thread_train_38_ce0();
    void thread_train_39_address0();
    void thread_train_39_ce0();
    void thread_train_3_address0();
    void thread_train_3_ce0();
    void thread_train_40_address0();
    void thread_train_40_ce0();
    void thread_train_41_address0();
    void thread_train_41_ce0();
    void thread_train_42_address0();
    void thread_train_42_ce0();
    void thread_train_43_address0();
    void thread_train_43_ce0();
    void thread_train_44_address0();
    void thread_train_44_ce0();
    void thread_train_45_address0();
    void thread_train_45_ce0();
    void thread_train_46_address0();
    void thread_train_46_ce0();
    void thread_train_47_address0();
    void thread_train_47_ce0();
    void thread_train_48_address0();
    void thread_train_48_ce0();
    void thread_train_49_address0();
    void thread_train_49_ce0();
    void thread_train_4_address0();
    void thread_train_4_ce0();
    void thread_train_50_address0();
    void thread_train_50_ce0();
    void thread_train_5_address0();
    void thread_train_5_ce0();
    void thread_train_6_address0();
    void thread_train_6_ce0();
    void thread_train_7_address0();
    void thread_train_7_ce0();
    void thread_train_8_address0();
    void thread_train_8_ce0();
    void thread_train_9_address0();
    void thread_train_9_ce0();
    void thread_trunc_ln300_1_fu_2540_p1();
    void thread_trunc_ln300_2_fu_2586_p1();
    void thread_trunc_ln300_3_fu_2632_p1();
    void thread_trunc_ln300_fu_2496_p1();
    void thread_zext_ln3113_1_fu_1922_p1();
    void thread_zext_ln3113_2_fu_2080_p1();
    void thread_zext_ln3113_3_fu_2161_p1();
    void thread_zext_ln3113_4_fu_2242_p1();
    void thread_zext_ln3113_5_fu_2323_p1();
    void thread_zext_ln3113_6_fu_2404_p1();
    void thread_zext_ln3113_fu_1854_p1();
    void thread_zext_ln3147_fu_2726_p1();
    void thread_zext_ln3155_fu_2731_p1();
    void thread_zext_ln388_fu_1919_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
