#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_007889A0 .scope module, "teste" "teste" 2 12;
 .timescale 0 0;
v007CF920_0 .var "adr", 0 0;
v007CF978_0 .net "clok", 0 0, v007CF8C8_0; 1 drivers
v007CF9D0_0 .var "clr", 0 0;
v007CFA28_0 .var "in", 3 0;
v007CFA80_0 .var "rw", 0 0;
v007CFAD8_0 .net "s", 3 0, v0079A9D0_0; 1 drivers
S_00788AB0 .scope module, "clk" "clock" 2 13, 3 1, S_007889A0;
 .timescale 0 0;
v007CF8C8_0 .var "clk", 0 0;
S_00788890 .scope module, "r1" "ram2x4" 2 17, 4 13, S_007889A0;
 .timescale 0 0;
L_007D0D60 .functor NOT 1, v007CF920_0, C4<0>, C4<0>, C4<0>;
v007CF608_0 .net "adr", 0 0, v007CF920_0; 1 drivers
v007CF660_0 .alias "clk", 0 0, v007CF978_0;
v007CF6B8_0 .net "clr", 0 0, v007CF9D0_0; 1 drivers
v007CF710_0 .net "data", 3 0, v007CFA28_0; 1 drivers
v007CF768_0 .net "rw", 0 0, v007CFA80_0; 1 drivers
v007CF7C0_0 .alias "s", 3 0, v007CFAD8_0;
v007CF818_0 .net "stmp", 3 0, v007CF5B0_0; 1 drivers
v007CF870_0 .net "stmp1", 3 0, v007CE8C8_0; 1 drivers
S_00788DE0 .scope module, "r1" "ram1x4" 4 19, 5 10, S_00788890;
 .timescale 0 0;
L_0079CD08 .functor AND 1, v007CF920_0, v007CF8C8_0, v007CFA80_0, C4<1>;
L_0079CB10 .functor NOT 1, L_007CFC68, C4<0>, C4<0>, C4<0>;
L_0079CD78 .functor NOT 1, L_007CFDC8, C4<0>, C4<0>, C4<0>;
L_0079CDE8 .functor NOT 1, L_007CFF28, C4<0>, C4<0>, C4<0>;
L_0079CD40 .functor NOT 1, L_007D0088, C4<0>, C4<0>, C4<0>;
v007CF190_0 .net *"_s18", 0 0, L_007CFDC8; 1 drivers
v007CF1E8_0 .net *"_s28", 0 0, L_007CFF28; 1 drivers
v007CF240_0 .net *"_s38", 0 0, L_007D0088; 1 drivers
v007CF298_0 .net *"_s8", 0 0, L_007CFC68; 1 drivers
v007CF2F0_0 .alias "adr", 0 0, v007CF608_0;
v007CF348_0 .alias "clk", 0 0, v007CF978_0;
v007CF3A0_0 .net "clock", 0 0, L_0079CD08; 1 drivers
v007CF3F8_0 .alias "clr", 0 0, v007CF6B8_0;
v007CF450_0 .alias "data", 3 0, v007CF710_0;
RS_0079F4FC .resolv tri, L_007CFB30, L_007CFCC0, L_007CFE20, L_007CFF80;
v007CF4A8_0 .net8 "q", 3 0, RS_0079F4FC; 4 drivers
RS_0079F514 .resolv tri, L_007CFB88, L_007CFD18, L_007CFE78, L_007CFFD8;
v007CF500_0 .net8 "qnot", 3 0, RS_0079F514; 4 drivers
v007CF558_0 .alias "rw", 0 0, v007CF768_0;
v007CF5B0_0 .var "s", 3 0;
E_00793C78 .event edge, v007CE920_0;
L_007CFB30 .part/pv v007CF0E0_0, 0, 1, 4;
L_007CFB88 .part/pv v007CF138_0, 0, 1, 4;
L_007CFC10 .part v007CFA28_0, 0, 1;
L_007CFC68 .part v007CFA28_0, 0, 1;
L_007CFCC0 .part/pv v007CEED0_0, 1, 1, 4;
L_007CFD18 .part/pv v007CEF28_0, 1, 1, 4;
L_007CFD70 .part v007CFA28_0, 1, 1;
L_007CFDC8 .part v007CFA28_0, 1, 1;
L_007CFE20 .part/pv v007CECC0_0, 2, 1, 4;
L_007CFE78 .part/pv v007CED18_0, 2, 1, 4;
L_007CFED0 .part v007CFA28_0, 2, 1;
L_007CFF28 .part v007CFA28_0, 2, 1;
L_007CFF80 .part/pv v007CEA80_0, 3, 1, 4;
L_007CFFD8 .part/pv v007CEAD8_0, 3, 1, 4;
L_007D0030 .part v007CFA28_0, 3, 1;
L_007D0088 .part v007CFA28_0, 3, 1;
S_00788B38 .scope module, "j1" "jkff" 5 17, 6 1, S_00788DE0;
 .timescale 0 0;
v007CEF80_0 .alias "clk", 0 0, v007CF3A0_0;
v007CEFD8_0 .alias "clr", 0 0, v007CF6B8_0;
v007CF030_0 .net "j", 0 0, L_007CFC10; 1 drivers
v007CF088_0 .net "k", 0 0, L_0079CB10; 1 drivers
v007CF0E0_0 .var "q", 0 0;
v007CF138_0 .var "qnot", 0 0;
S_00788C48 .scope module, "j2" "jkff" 5 18, 6 1, S_00788DE0;
 .timescale 0 0;
v007CED70_0 .alias "clk", 0 0, v007CF3A0_0;
v007CEDC8_0 .alias "clr", 0 0, v007CF6B8_0;
v007CEE20_0 .net "j", 0 0, L_007CFD70; 1 drivers
v007CEE78_0 .net "k", 0 0, L_0079CD78; 1 drivers
v007CEED0_0 .var "q", 0 0;
v007CEF28_0 .var "qnot", 0 0;
S_00788CD0 .scope module, "j3" "jkff" 5 19, 6 1, S_00788DE0;
 .timescale 0 0;
v007CEB30_0 .alias "clk", 0 0, v007CF3A0_0;
v007CEB88_0 .alias "clr", 0 0, v007CF6B8_0;
v007CEC10_0 .net "j", 0 0, L_007CFED0; 1 drivers
v007CEC68_0 .net "k", 0 0, L_0079CDE8; 1 drivers
v007CECC0_0 .var "q", 0 0;
v007CED18_0 .var "qnot", 0 0;
S_00788D58 .scope module, "j4" "jkff" 5 20, 6 1, S_00788DE0;
 .timescale 0 0;
v007CE920_0 .alias "clk", 0 0, v007CF3A0_0;
v007CE978_0 .alias "clr", 0 0, v007CF6B8_0;
v007CE9D0_0 .net "j", 0 0, L_007D0030; 1 drivers
v007CEA28_0 .net "k", 0 0, L_0079CD40; 1 drivers
v007CEA80_0 .var "q", 0 0;
v007CEAD8_0 .var "qnot", 0 0;
E_00793C98 .event posedge, v007CE920_0;
S_00789088 .scope module, "r2" "ram1x4" 4 20, 5 10, S_00788890;
 .timescale 0 0;
L_0079CAD8 .functor AND 1, L_007D0D60, v007CF8C8_0, v007CFA80_0, C4<1>;
L_0079CE90 .functor NOT 1, L_007D01E8, C4<0>, C4<0>, C4<0>;
L_007D0C48 .functor NOT 1, L_007D0348, C4<0>, C4<0>, C4<0>;
L_007D0CB8 .functor NOT 1, L_007D04A8, C4<0>, C4<0>, C4<0>;
L_007D0C10 .functor NOT 1, L_007D0608, C4<0>, C4<0>, C4<0>;
v007CE4A8_0 .net *"_s18", 0 0, L_007D0348; 1 drivers
v007CE500_0 .net *"_s28", 0 0, L_007D04A8; 1 drivers
v007CE558_0 .net *"_s38", 0 0, L_007D0608; 1 drivers
v007CE5B0_0 .net *"_s8", 0 0, L_007D01E8; 1 drivers
v007CE608_0 .net "adr", 0 0, L_007D0D60; 1 drivers
v007CE660_0 .alias "clk", 0 0, v007CF978_0;
v007CE6B8_0 .net "clock", 0 0, L_0079CAD8; 1 drivers
v007CE710_0 .alias "clr", 0 0, v007CF6B8_0;
v007CE768_0 .alias "data", 3 0, v007CF710_0;
RS_0079F2BC .resolv tri, L_007D00E0, L_007D0240, L_007D03A0, L_007D0500;
v007CE7C0_0 .net8 "q", 3 0, RS_0079F2BC; 4 drivers
RS_0079F2D4 .resolv tri, L_007D0138, L_007D0298, L_007D03F8, L_007D0558;
v007CE818_0 .net8 "qnot", 3 0, RS_0079F2D4; 4 drivers
v007CE870_0 .alias "rw", 0 0, v007CF768_0;
v007CE8C8_0 .var "s", 3 0;
E_00788040 .event edge, v007CDC68_0;
L_007D00E0 .part/pv v007CE3F8_0, 0, 1, 4;
L_007D0138 .part/pv v007CE450_0, 0, 1, 4;
L_007D0190 .part v007CFA28_0, 0, 1;
L_007D01E8 .part v007CFA28_0, 0, 1;
L_007D0240 .part/pv v007CE1E8_0, 1, 1, 4;
L_007D0298 .part/pv v007CE240_0, 1, 1, 4;
L_007D02F0 .part v007CFA28_0, 1, 1;
L_007D0348 .part v007CFA28_0, 1, 1;
L_007D03A0 .part/pv v007CDFD8_0, 2, 1, 4;
L_007D03F8 .part/pv v007CE030_0, 2, 1, 4;
L_007D0450 .part v007CFA28_0, 2, 1;
L_007D04A8 .part v007CFA28_0, 2, 1;
L_007D0500 .part/pv v007CDDC8_0, 3, 1, 4;
L_007D0558 .part/pv v007CDE20_0, 3, 1, 4;
L_007D05B0 .part v007CFA28_0, 3, 1;
L_007D0608 .part v007CFA28_0, 3, 1;
S_00788EF0 .scope module, "j1" "jkff" 5 17, 6 1, S_00789088;
 .timescale 0 0;
v007CE298_0 .alias "clk", 0 0, v007CE6B8_0;
v007CE2F0_0 .alias "clr", 0 0, v007CF6B8_0;
v007CE348_0 .net "j", 0 0, L_007D0190; 1 drivers
v007CE3A0_0 .net "k", 0 0, L_0079CE90; 1 drivers
v007CE3F8_0 .var "q", 0 0;
v007CE450_0 .var "qnot", 0 0;
S_00788808 .scope module, "j2" "jkff" 5 18, 6 1, S_00789088;
 .timescale 0 0;
v007CE088_0 .alias "clk", 0 0, v007CE6B8_0;
v007CE0E0_0 .alias "clr", 0 0, v007CF6B8_0;
v007CE138_0 .net "j", 0 0, L_007D02F0; 1 drivers
v007CE190_0 .net "k", 0 0, L_007D0C48; 1 drivers
v007CE1E8_0 .var "q", 0 0;
v007CE240_0 .var "qnot", 0 0;
S_00788F78 .scope module, "j3" "jkff" 5 19, 6 1, S_00789088;
 .timescale 0 0;
v007CDE78_0 .alias "clk", 0 0, v007CE6B8_0;
v007CDED0_0 .alias "clr", 0 0, v007CF6B8_0;
v007CDF28_0 .net "j", 0 0, L_007D0450; 1 drivers
v007CDF80_0 .net "k", 0 0, L_007D0CB8; 1 drivers
v007CDFD8_0 .var "q", 0 0;
v007CE030_0 .var "qnot", 0 0;
S_00789000 .scope module, "j4" "jkff" 5 20, 6 1, S_00789088;
 .timescale 0 0;
v007CDC68_0 .alias "clk", 0 0, v007CE6B8_0;
v007CDCC0_0 .alias "clr", 0 0, v007CF6B8_0;
v007CDD18_0 .net "j", 0 0, L_007D05B0; 1 drivers
v007CDD70_0 .net "k", 0 0, L_007D0C10; 1 drivers
v007CDDC8_0 .var "q", 0 0;
v007CDE20_0 .var "qnot", 0 0;
E_00787F80 .event posedge, v007CDC68_0;
S_00789198 .scope module, "m1" "mux" 4 22, 7 10, S_00788890;
 .timescale 0 0;
v005ED4F0_0 .net *"_s3", 0 0, L_007D0660; 1 drivers
v005ED8C8_0 .alias "d1", 3 0, v007CF818_0;
v0078BEE0_0 .alias "d2", 3 0, v007CF870_0;
v0079A9D0_0 .var "s", 3 0;
v007CDC10_0 .alias "selec", 0 0, v007CF608_0;
E_00787EA0 .event edge, L_007D0660, v007CDC10_0;
L_007D0660 .reduce/nor v007CF920_0;
    .scope S_00788AB0;
T_0 ;
    %set/v v007CF8C8_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00788AB0;
T_1 ;
    %delay 12, 0;
    %load/v 8, v007CF8C8_0, 1;
    %inv 8, 1;
    %set/v v007CF8C8_0, 8, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_00788B38;
T_2 ;
    %wait E_00793C98;
    %load/v 8, v007CEFD8_0, 1;
    %load/v 9, v007CF030_0, 1;
    %inv 9, 1;
    %load/v 10, v007CF088_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_2.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF0E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF138_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/v 8, v007CF030_0, 1;
    %load/v 9, v007CF088_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF0E0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF138_0, 0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/v 8, v007CF030_0, 1;
    %load/v 9, v007CF088_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_2.4, 8;
    %load/v 8, v007CF0E0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF0E0_0, 0, 8;
    %load/v 8, v007CF138_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CF138_0, 0, 8;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00788C48;
T_3 ;
    %wait E_00793C98;
    %load/v 8, v007CEDC8_0, 1;
    %load/v 9, v007CEE20_0, 1;
    %inv 9, 1;
    %load/v 10, v007CEE78_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_3.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEED0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEF28_0, 0, 1;
    %jmp T_3.1;
T_3.0 ;
    %load/v 8, v007CEE20_0, 1;
    %load/v 9, v007CEE78_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEED0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEF28_0, 0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/v 8, v007CEE20_0, 1;
    %load/v 9, v007CEE78_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_3.4, 8;
    %load/v 8, v007CEED0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEED0_0, 0, 8;
    %load/v 8, v007CEF28_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEF28_0, 0, 8;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00788CD0;
T_4 ;
    %wait E_00793C98;
    %load/v 8, v007CEB88_0, 1;
    %load/v 9, v007CEC10_0, 1;
    %inv 9, 1;
    %load/v 10, v007CEC68_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_4.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CECC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CED18_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/v 8, v007CEC10_0, 1;
    %load/v 9, v007CEC68_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CECC0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CED18_0, 0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/v 8, v007CEC10_0, 1;
    %load/v 9, v007CEC68_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_4.4, 8;
    %load/v 8, v007CECC0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CECC0_0, 0, 8;
    %load/v 8, v007CED18_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CED18_0, 0, 8;
T_4.4 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00788D58;
T_5 ;
    %wait E_00793C98;
    %load/v 8, v007CE978_0, 1;
    %load/v 9, v007CE9D0_0, 1;
    %inv 9, 1;
    %load/v 10, v007CEA28_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_5.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEA80_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEAD8_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/v 8, v007CE9D0_0, 1;
    %load/v 9, v007CEA28_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEA80_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEAD8_0, 0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/v 8, v007CE9D0_0, 1;
    %load/v 9, v007CEA28_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_5.4, 8;
    %load/v 8, v007CEA80_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEA80_0, 0, 8;
    %load/v 8, v007CEAD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CEAD8_0, 0, 8;
T_5.4 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00788DE0;
T_6 ;
    %wait E_00793C78;
    %load/v 8, v007CF3F8_0, 1;
    %jmp/0xz  T_6.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v007CF5B0_0, 0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/v 8, v007CF4A8_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v007CF5B0_0, 0, 8;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00788EF0;
T_7 ;
    %wait E_00787F80;
    %load/v 8, v007CE2F0_0, 1;
    %load/v 9, v007CE348_0, 1;
    %inv 9, 1;
    %load/v 10, v007CE3A0_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_7.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE3F8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE450_0, 0, 1;
    %jmp T_7.1;
T_7.0 ;
    %load/v 8, v007CE348_0, 1;
    %load/v 9, v007CE3A0_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE3F8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE450_0, 0, 0;
    %jmp T_7.3;
T_7.2 ;
    %load/v 8, v007CE348_0, 1;
    %load/v 9, v007CE3A0_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_7.4, 8;
    %load/v 8, v007CE3F8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE3F8_0, 0, 8;
    %load/v 8, v007CE450_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE450_0, 0, 8;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00788808;
T_8 ;
    %wait E_00787F80;
    %load/v 8, v007CE0E0_0, 1;
    %load/v 9, v007CE138_0, 1;
    %inv 9, 1;
    %load/v 10, v007CE190_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_8.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE1E8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE240_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/v 8, v007CE138_0, 1;
    %load/v 9, v007CE190_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE1E8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE240_0, 0, 0;
    %jmp T_8.3;
T_8.2 ;
    %load/v 8, v007CE138_0, 1;
    %load/v 9, v007CE190_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_8.4, 8;
    %load/v 8, v007CE1E8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE1E8_0, 0, 8;
    %load/v 8, v007CE240_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE240_0, 0, 8;
T_8.4 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00788F78;
T_9 ;
    %wait E_00787F80;
    %load/v 8, v007CDED0_0, 1;
    %load/v 9, v007CDF28_0, 1;
    %inv 9, 1;
    %load/v 10, v007CDF80_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_9.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDFD8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE030_0, 0, 1;
    %jmp T_9.1;
T_9.0 ;
    %load/v 8, v007CDF28_0, 1;
    %load/v 9, v007CDF80_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDFD8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE030_0, 0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/v 8, v007CDF28_0, 1;
    %load/v 9, v007CDF80_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_9.4, 8;
    %load/v 8, v007CDFD8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDFD8_0, 0, 8;
    %load/v 8, v007CE030_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CE030_0, 0, 8;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00789000;
T_10 ;
    %wait E_00787F80;
    %load/v 8, v007CDCC0_0, 1;
    %load/v 9, v007CDD18_0, 1;
    %inv 9, 1;
    %load/v 10, v007CDD70_0, 1;
    %and 9, 10, 1;
    %or 8, 9, 1;
    %jmp/0xz  T_10.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDDC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDE20_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %load/v 8, v007CDD18_0, 1;
    %load/v 9, v007CDD70_0, 1;
    %inv 9, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.2, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDDC8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDE20_0, 0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/v 8, v007CDD18_0, 1;
    %load/v 9, v007CDD70_0, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_10.4, 8;
    %load/v 8, v007CDDC8_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDDC8_0, 0, 8;
    %load/v 8, v007CDE20_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v007CDE20_0, 0, 8;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00789088;
T_11 ;
    %wait E_00788040;
    %load/v 8, v007CE710_0, 1;
    %jmp/0xz  T_11.0, 8;
    %ix/load 0, 4, 0;
    %assign/v0 v007CE8C8_0, 0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/v 8, v007CE7C0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v007CE8C8_0, 0, 8;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00789198;
T_12 ;
    %wait E_00787EA0;
    %load/v 8, v007CDC10_0, 1;
    %jmp/0xz  T_12.0, 8;
    %load/v 8, v005ED8C8_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0079A9D0_0, 0, 8;
    %jmp T_12.1;
T_12.0 ;
    %load/v 8, v0078BEE0_0, 4;
    %ix/load 0, 4, 0;
    %assign/v0 v0079A9D0_0, 0, 8;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_007889A0;
T_13 ;
    %set/v v007CF920_0, 0, 1;
    %set/v v007CFA80_0, 0, 1;
    %set/v v007CF9D0_0, 0, 1;
    %movi 8, 5, 4;
    %set/v v007CFA28_0, 8, 4;
    %delay 12, 0;
    %vpi_call 2 23 "$monitor", "Tempo %d -> Address = %b, Valor --> %b, %b, %b, %b", $time, v007CF920_0, &PV<v007CFAD8_0, 3, 1>, &PV<v007CFAD8_0, 2, 1>, &PV<v007CFAD8_0, 1, 1>, &PV<v007CFAD8_0, 0, 1>;
    %vpi_call 2 24 "$dumpfile", "Exercicio02.vcd";
    %vpi_call 2 25 "$dumpvars";
    %set/v v007CF920_0, 1, 1;
    %delay 1, 0;
    %set/v v007CFA80_0, 1, 1;
    %delay 5, 0;
    %set/v v007CFA80_0, 0, 1;
    %delay 5, 0;
    %set/v v007CF920_0, 0, 1;
    %delay 5, 0;
    %set/v v007CF920_0, 1, 1;
    %delay 50, 0;
    %movi 8, 11, 4;
    %set/v v007CFA28_0, 8, 4;
    %set/v v007CF920_0, 0, 1;
    %delay 5, 0;
    %set/v v007CFA80_0, 1, 1;
    %delay 5, 0;
    %set/v v007CFA80_0, 0, 1;
    %set/v v007CF920_0, 1, 1;
    %delay 5, 0;
    %set/v v007CF920_0, 0, 1;
    %delay 10, 0;
    %set/v v007CF920_0, 1, 1;
    %delay 10, 0;
    %set/v v007CF920_0, 0, 1;
    %delay 10, 0;
    %set/v v007CF920_0, 1, 1;
    %delay 10, 0;
    %set/v v007CF920_0, 0, 1;
    %delay 10, 0;
    %set/v v007CF920_0, 1, 1;
    %delay 10, 0;
    %set/v v007CF920_0, 0, 1;
    %delay 500, 0;
    %vpi_call 2 57 "$finish";
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "Exercicio02.v";
    "./Clock.v";
    "./Ram2x4.v";
    "./Ram1x4.v";
    "./FlipFlopJK.v";
    "./mux.v";
