

================================================================
== Vivado HLS Report for 'conv1_p'
================================================================
* Date:           Fri Dec 21 18:33:34 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       try_single_function
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  4828892|  4828892|  4828892|  4828892|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  |  Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1                     |      659|      659|        13|          1|          1|    648|    yes   |
        |- Loop 2                     |    24577|    24577|         3|          1|          1|  24576|    yes   |
        |- Loop 3                     |  4754496|  4754496|    148578|          -|          -|     32|    no    |
        | + Loop 3.1                  |   148576|   148576|      4643|          -|          -|     32|    no    |
        |  ++ Loop 3.1.1              |     4641|     4641|      1547|          -|          -|      3|    no    |
        |   +++ Loop 3.1.1.1          |     1545|     1545|       515|          -|          -|      3|    no    |
        |    ++++ Loop 3.1.1.1.1      |      513|      513|       171|          -|          -|      3|    no    |
        |     +++++ Loop 3.1.1.1.1.1  |      169|      169|         7|          -|          -|     24|    no    |
        |- Loop 4                     |    49153|    49153|         4|          2|          1|  24576|    yes   |
        +-----------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|     914|   1040|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        1|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    593|
|Register         |        -|      -|     723|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        1|      0|    1637|   1697|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |weight_temp_V_U  |conv1_p_weight_tebkb  |        1|  0|   0|   648|    8|     1|         5184|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total            |                      |        1|  0|   0|   648|    8|     1|         5184|
    +-----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |            Variable Name           | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |p_Val2_67_fu_1344_p2                |     *    |      0|    0|  62|           8|           8|
    |ci_16_fu_1161_p2                    |     +    |      0|   11|   8|           2|           1|
    |co_34_fu_1310_p2                    |     +    |      0|   20|  10|           1|           5|
    |h_34_fu_996_p2                      |     +    |      0|   23|  11|           6|           1|
    |i_6_fu_556_p2                       |     +    |      0|   20|  10|           1|           5|
    |i_7_fu_855_p2                       |     +    |      0|   20|  10|           5|           1|
    |i_8_fu_1578_p2                      |     +    |      0|   20|  10|           5|           1|
    |indvar_flatten13_op_fu_542_p2       |     +    |      0|   23|  11|           1|           6|
    |indvar_flatten44_op_fu_841_p2       |     +    |      0|   41|  17|          12|           1|
    |indvar_flatten66_op_fu_1638_p2      |     +    |      0|   41|  17|          12|           1|
    |indvar_flatten_next2_2_fu_797_p2    |     +    |      0|   50|  20|          15|           1|
    |indvar_flatten_next2_4_fu_1572_p2   |     +    |      0|   50|  20|          15|           1|
    |indvar_flatten_next2_fu_530_p2      |     +    |      0|   35|  15|          10|           1|
    |indvar_flatten_op_fu_612_p2         |     +    |      0|   17|   9|           1|           4|
    |j_6_fu_593_p2                       |     +    |      0|   11|   8|           1|           2|
    |j_7_fu_910_p2                       |     +    |      0|   23|  11|           6|           1|
    |j_8_fu_1680_p2                      |     +    |      0|   23|  11|           6|           1|
    |k_4_fu_933_p2                       |     +    |      0|   23|  11|           6|           1|
    |k_5_fu_707_p2                       |     +    |      0|   11|   8|           1|           2|
    |k_6_fu_1701_p2                      |     +    |      0|   23|  11|           6|           1|
    |m_7_fu_1012_p2                      |     +    |      0|   11|   8|           2|           1|
    |n_7_fu_1054_p2                      |     +    |      0|   11|   8|           2|           1|
    |p_1_fu_749_p2                       |     +    |      0|   11|   8|           1|           2|
    |p_Val2_68_fu_1369_p2                |     +    |      0|   53|  21|          16|          16|
    |p_Val2_70_fu_1403_p2                |     +    |      0|   29|  13|           8|           8|
    |sum_fu_780_p2                       |     +    |      0|  101|  37|          32|          32|
    |tmp1_fu_1018_p2                     |     +    |      0|   11|   8|           2|           2|
    |tmp2_fu_1060_p2                     |     +    |      0|   11|   8|           2|           2|
    |tmp_150_fu_1070_p2                  |     +    |      0|   23|  11|           6|           6|
    |tmp_619_fu_663_p2                   |     +    |      0|   32|  14|           9|           9|
    |tmp_622_fu_743_p2                   |     +    |      0|    0|  12|          32|          32|
    |tmp_624_fu_774_p2                   |     +    |      0|    0|  12|          32|          32|
    |tmp_627_fu_904_p2                   |     +    |      0|    0|  12|          11|          11|
    |tmp_629_fu_927_p2                   |     +    |      0|    0|  12|          11|          11|
    |tmp_630_fu_956_p2                   |     +    |      0|    0|  12|          16|          16|
    |tmp_631_fu_965_p2                   |     +    |      0|    0|  12|          16|          16|
    |tmp_634_fu_1674_p2                  |     +    |      0|    0|  12|          11|          11|
    |tmp_636_fu_1695_p2                  |     +    |      0|    0|  12|          11|          11|
    |tmp_637_fu_1724_p2                  |     +    |      0|    0|  12|          16|          16|
    |tmp_638_fu_1733_p2                  |     +    |      0|    0|  12|          16|          16|
    |tmp_641_fu_1108_p2                  |     +    |      0|    0|  12|           8|           8|
    |tmp_642_fu_1114_p2                  |     +    |      0|    0|  12|           8|           8|
    |tmp_643_fu_1139_p2                  |     +    |      0|    0|  12|          13|          13|
    |tmp_644_fu_1145_p2                  |     +    |      0|    0|  12|          13|          13|
    |tmp_647_fu_1195_p2                  |     +    |      0|    0|  12|          11|          11|
    |tmp_648_fu_1201_p2                  |     +    |      0|    0|  12|          11|          11|
    |tmp_649_fu_1226_p2                  |     +    |      0|    0|  12|          16|          16|
    |tmp_650_fu_1232_p2                  |     +    |      0|    0|  12|          16|          16|
    |tmp_653_fu_1264_p2                  |     +    |      0|   32|  14|           9|           9|
    |tmp_655_fu_1291_p2                  |     +    |      0|    0|  12|          32|          32|
    |tmp_657_fu_1328_p2                  |     +    |      0|    0|  12|          11|          11|
    |tmp_s_fu_1028_p2                    |     +    |      0|   23|  11|           6|           6|
    |w_44_fu_1038_p2                     |     +    |      0|   23|  11|           6|           1|
    |tmp_617_fu_632_p2                   |     -    |      0|   29|  13|           8|           8|
    |tmp_620_fu_685_p2                   |     -    |      0|    0|  12|          32|          32|
    |tmp_623_fu_766_p2                   |     -    |      0|    0|  12|          32|          32|
    |tmp_652_fu_1254_p2                  |     -    |      0|   29|  13|           8|           8|
    |tmp_654_fu_1285_p2                  |     -    |      0|    0|  12|          32|          32|
    |tmp_656_fu_1323_p2                  |     -    |      0|    0|  12|          11|          11|
    |ap_block_pp0_stage0_flag00001001    |    and   |      0|    0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter11  |    and   |      0|    0|   2|           1|           1|
    |ap_block_state6_io                  |    and   |      0|    0|   2|           1|           1|
    |brmerge40_demorgan_i_fu_1508_p2     |    and   |      0|    0|   2|           1|           1|
    |carry_fu_1423_p2                    |    and   |      0|    0|   2|           1|           1|
    |exitcond79_mid_fu_821_p2            |    and   |      0|    0|   2|           1|           1|
    |exitcond82_mid1_fu_701_p2           |    and   |      0|    0|   2|           1|           1|
    |exitcond82_mid_fu_648_p2            |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten_mid_fu_587_p2      |    and   |      0|    0|   2|           1|           1|
    |exitcond_mid_fu_1618_p2             |    and   |      0|    0|   2|           1|           1|
    |overflow_fu_1502_p2                 |    and   |      0|    0|   2|           1|           1|
    |p_38_i_i_fu_1481_p2                 |    and   |      0|    0|   2|           1|           1|
    |p_41_i_i_fu_1469_p2                 |    and   |      0|    0|   2|           1|           1|
    |underflow_fu_1525_p2                |    and   |      0|    0|   2|           1|           1|
    |Range1_all_ones_fu_1446_p2          |   icmp   |      0|    0|   1|           2|           2|
    |Range1_all_zeros_fu_1451_p2         |   icmp   |      0|    0|   1|           2|           1|
    |exitcond51_fu_815_p2                |   icmp   |      0|    0|   3|           6|           6|
    |exitcond52_fu_980_p2                |   icmp   |      0|    0|   3|           6|           6|
    |exitcond53_fu_990_p2                |   icmp   |      0|    0|   3|           6|           6|
    |exitcond54_fu_1612_p2               |   icmp   |      0|    0|   3|           6|           6|
    |exitcond55_fu_1006_p2               |   icmp   |      0|    0|   1|           2|           2|
    |exitcond56_fu_1048_p2               |   icmp   |      0|    0|   1|           2|           2|
    |exitcond57_fu_1155_p2               |   icmp   |      0|    0|   1|           2|           2|
    |exitcond58_fu_1304_p2               |   icmp   |      0|    0|   2|           5|           5|
    |exitcond_flatten18_fu_536_p2        |   icmp   |      0|    0|   3|           6|           5|
    |exitcond_flatten19_fu_581_p2        |   icmp   |      0|    0|   2|           4|           4|
    |exitcond_flatten20_fu_791_p2        |   icmp   |      0|    0|   8|          15|          15|
    |exitcond_flatten21_fu_803_p2        |   icmp   |      0|    0|   6|          12|          11|
    |exitcond_flatten22_fu_1566_p2       |   icmp   |      0|    0|   8|          15|          15|
    |exitcond_flatten23_fu_1584_p2       |   icmp   |      0|    0|   6|          12|          11|
    |exitcond_flatten_fu_524_p2          |   icmp   |      0|    0|   5|          10|          10|
    |exitcond_fu_642_p2                  |   icmp   |      0|    0|   1|           2|           2|
    |ap_block_pp0_stage0_flag00011001    |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_fu_1492_p2              |    or    |      0|    0|   2|           1|           1|
    |brmerge_i_i_i_fu_1530_p2            |    or    |      0|    0|   2|           1|           1|
    |not_exitcond_flatten_4_fu_696_p2    |    or    |      0|    0|   2|           1|           1|
    |tmp3_demorgan_fu_1513_p2            |    or    |      0|    0|   2|           1|           1|
    |tmp4_fu_1536_p2                     |    or    |      0|    0|   2|           1|           1|
    |tmp_2139_fu_718_p2                  |    or    |      0|    0|   2|           1|           1|
    |tmp_618_fu_599_p2                   |    or    |      0|    0|   2|           1|           1|
    |tmp_621_fu_713_p2                   |    or    |      0|    0|   2|           1|           1|
    |tmp_628_fu_827_p2                   |    or    |      0|    0|   2|           1|           1|
    |tmp_635_fu_1624_p2                  |    or    |      0|    0|   2|           1|           1|
    |underflow_not_fu_1540_p2            |    or    |      0|    0|   2|           1|           1|
    |deleted_ones_fu_1474_p3             |  select  |      0|    0|   2|           1|           1|
    |deleted_zeros_fu_1456_p3            |  select  |      0|    0|   2|           1|           1|
    |i_1_cast_mid2_v_fu_868_p3           |  select  |      0|    0|   5|           1|           5|
    |i_2_cast7_mid2_v_fu_1598_p3         |  select  |      0|    0|   5|           1|           5|
    |i_cast_mid2_v_fu_569_p3             |  select  |      0|    0|   5|           1|           5|
    |indvar_flatten_next1_fu_548_p3      |  select  |      0|    0|   6|           1|           1|
    |indvar_flatten_next2_1_fu_847_p3    |  select  |      0|    0|  12|           1|           1|
    |indvar_flatten_next2_3_fu_1644_p3   |  select  |      0|    0|  12|           1|           1|
    |indvar_flatten_next_fu_755_p3       |  select  |      0|    0|   4|           1|           1|
    |j_1_cast_mid2_fu_916_p3             |  select  |      0|    0|   6|           1|           6|
    |j_1_mid_fu_861_p3                   |  select  |      0|    0|   6|           1|           1|
    |j_2_cast6_mid2_fu_1685_p3           |  select  |      0|    0|   6|           1|           6|
    |j_2_mid_fu_1590_p3                  |  select  |      0|    0|   6|           1|           1|
    |j_cast_mid2_fu_604_p3               |  select  |      0|    0|   2|           1|           2|
    |j_mid_fu_562_p3                     |  select  |      0|    0|   2|           1|           1|
    |k_1_mid2_fu_833_p3                  |  select  |      0|    0|   6|           1|           1|
    |k_2_mid2_fu_1630_p3                 |  select  |      0|    0|   6|           1|           1|
    |k_cast_mid2_fu_731_p3               |  select  |      0|    0|   2|           1|           2|
    |k_mid_fu_653_p3                     |  select  |      0|    0|   2|           1|           1|
    |p_Val2_187_mux_fu_1545_p3           |  select  |      0|    0|   8|           1|           7|
    |p_Val2_s_504_fu_1551_p3             |  select  |      0|    0|   9|           1|           9|
    |p_mid2_fu_723_p3                    |  select  |      0|    0|   2|           1|           1|
    |this_assign_1_fu_1557_p3            |  select  |      0|    0|   8|           1|           8|
    |ap_enable_pp0                       |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_pp1                       |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_pp2                       |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1             |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1             |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp2_iter1             |    xor   |      0|    0|   2|           1|           2|
    |exitcond_flatten_not_fu_691_p2      |    xor   |      0|    0|   2|           1|           2|
    |not_exitcond_flatten_1_fu_809_p2    |    xor   |      0|    0|   2|           1|           2|
    |not_exitcond_flatten_2_fu_1606_p2   |    xor   |      0|    0|   2|           1|           2|
    |not_exitcond_flatten_fu_576_p2      |    xor   |      0|    0|   2|           1|           2|
    |p_not_i_i_fu_1486_p2                |    xor   |      0|    0|   2|           1|           2|
    |tmp3_fu_1519_p2                     |    xor   |      0|    0|   2|           1|           2|
    |tmp_156_fu_1417_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_157_fu_1463_p2                  |    xor   |      0|    0|   2|           1|           2|
    |tmp_159_fu_1497_p2                  |    xor   |      0|    0|   2|           1|           2|
    +------------------------------------+----------+-------+-----+----+------------+------------+
    |Total                               |          |      0|  914|1040|         834|         809|
    +------------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+-----+-----------+-----+-----------+
    |                  Name                 | LUT | Input Size| Bits| Total Bits|
    +---------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                              |  107|         21|    1|         21|
    |ap_enable_reg_pp0_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter12               |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1                |    9|          2|    1|          2|
    |ap_enable_reg_pp1_iter2                |    9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                |   15|          3|    1|          3|
    |ap_sig_ioackin_m_axi_weight_V_ARREADY  |    9|          2|    1|          2|
    |ci_reg_447                             |    9|          2|    2|          4|
    |co_reg_458                             |    9|          2|    5|         10|
    |h_reg_401                              |    9|          2|    6|         12|
    |i_1_phi_fu_359_p4                      |    9|          2|    5|         10|
    |i_1_reg_355                            |    9|          2|    5|         10|
    |i_2_phi_fu_484_p4                      |    9|          2|    5|         10|
    |i_2_reg_480                            |    9|          2|    5|         10|
    |i_phi_fu_277_p4                        |    9|          2|    5|         10|
    |i_reg_273                              |    9|          2|    5|         10|
    |indvar_flatten13_reg_285               |    9|          2|    6|         12|
    |indvar_flatten14_reg_262               |    9|          2|   10|         20|
    |indvar_flatten15_reg_344               |    9|          2|   15|         30|
    |indvar_flatten16_reg_367               |    9|          2|   12|         24|
    |indvar_flatten17_phi_fu_473_p4         |    9|          2|   15|         30|
    |indvar_flatten17_reg_469               |    9|          2|   15|         30|
    |indvar_flatten18_phi_fu_495_p4         |    9|          2|   12|         24|
    |indvar_flatten18_reg_491               |    9|          2|   12|         24|
    |indvar_flatten_phi_fu_312_p4           |    9|          2|    4|          8|
    |indvar_flatten_reg_308                 |    9|          2|    4|          8|
    |j_1_phi_fu_382_p4                      |    9|          2|    6|         12|
    |j_1_reg_378                            |    9|          2|    6|         12|
    |j_2_phi_fu_506_p4                      |    9|          2|    6|         12|
    |j_2_reg_502                            |    9|          2|    6|         12|
    |j_phi_fu_300_p4                        |    9|          2|    2|          4|
    |j_reg_296                              |    9|          2|    2|          4|
    |k_1_phi_fu_394_p4                      |    9|          2|    6|         12|
    |k_1_reg_390                            |    9|          2|    6|         12|
    |k_2_phi_fu_517_p4                      |    9|          2|    6|         12|
    |k_2_reg_513                            |    9|          2|    6|         12|
    |k_phi_fu_324_p4                        |    9|          2|    2|          4|
    |k_reg_320                              |    9|          2|    2|          4|
    |m_reg_425                              |    9|          2|    2|          4|
    |n_reg_436                              |    9|          2|    2|          4|
    |output_V_address0                      |   27|          5|   15|         75|
    |output_V_d0                            |   21|          4|    8|         32|
    |p_phi_fu_336_p4                        |    9|          2|    2|          4|
    |p_reg_332                              |    9|          2|    2|          4|
    |w_reg_413                              |    9|          2|    6|         12|
    |weight_V_blk_n_AR                      |    9|          2|    1|          2|
    |weight_V_blk_n_R                       |    9|          2|    1|          2|
    |weight_temp_V_address0                 |   21|          4|   10|         40|
    |weight_temp_V_d0                       |   15|          3|    8|         24|
    +---------------------------------------+-----+-----------+-----+-----------+
    |Total                                  |  593|        126|  268|        645|
    +---------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  20|   0|   20|          0|
    |ap_enable_reg_pp0_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1                       |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0                       |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1                       |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_weight_V_ARREADY         |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_flatten18_reg_1766  |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_exitcond_flatten20_reg_1862  |   1|   0|    1|          0|
    |ap_reg_pp1_iter1_k_1_mid2_reg_1882            |   6|   0|    6|          0|
    |brmerge40_demorgan_i_reg_2101                 |   1|   0|    1|          0|
    |brmerge_i_i_i_reg_2111                        |   1|   0|    1|          0|
    |carry_reg_2078                                |   1|   0|    1|          0|
    |ci_16_reg_1995                                |   2|   0|    2|          0|
    |ci_cast9_cast_reg_1982                        |   2|   0|    9|          7|
    |ci_reg_447                                    |   2|   0|    2|          0|
    |co_34_reg_2019                                |   5|   0|    5|          0|
    |co_reg_458                                    |   5|   0|    5|          0|
    |exitcond58_reg_2015                           |   1|   0|    1|          0|
    |exitcond79_mid_reg_1877                       |   1|   0|    1|          0|
    |exitcond_flatten18_reg_1766                   |   1|   0|    1|          0|
    |exitcond_flatten19_reg_1793                   |   1|   0|    1|          0|
    |exitcond_flatten20_reg_1862                   |   1|   0|    1|          0|
    |exitcond_flatten21_reg_1871                   |   1|   0|    1|          0|
    |exitcond_flatten22_reg_2116                   |   1|   0|    1|          0|
    |exitcond_flatten_mid_reg_1798                 |   1|   0|    1|          0|
    |exitcond_flatten_reg_1757                     |   1|   0|    1|          0|
    |exitcond_mid_reg_2138                         |   1|   0|    1|          0|
    |h_cast_cast_reg_1919                          |   6|   0|   11|          5|
    |h_reg_401                                     |   6|   0|    6|          0|
    |i_1_cast_mid2_v_reg_1893                      |   5|   0|    5|          0|
    |i_1_reg_355                                   |   5|   0|    5|          0|
    |i_2_cast7_mid2_v_reg_2131                     |   5|   0|    5|          0|
    |i_2_reg_480                                   |   5|   0|    5|          0|
    |i_cast_mid2_v_reg_1781                        |   5|   0|    5|          0|
    |i_reg_273                                     |   5|   0|    5|          0|
    |indvar_flatten13_reg_285                      |   6|   0|    6|          0|
    |indvar_flatten14_reg_262                      |  10|   0|   10|          0|
    |indvar_flatten15_reg_344                      |  15|   0|   15|          0|
    |indvar_flatten16_reg_367                      |  12|   0|   12|          0|
    |indvar_flatten17_reg_469                      |  15|   0|   15|          0|
    |indvar_flatten18_reg_491                      |  12|   0|   12|          0|
    |indvar_flatten_next2_3_reg_2149               |  12|   0|   12|          0|
    |indvar_flatten_next2_4_reg_2120               |  15|   0|   15|          0|
    |indvar_flatten_op_reg_1815                    |   4|   0|    4|          0|
    |indvar_flatten_reg_308                        |   4|   0|    4|          0|
    |input_V_addr_reg_1987                         |  12|   0|   12|          0|
    |input_V_load_reg_2034                         |   8|   0|    8|          0|
    |j_1_cast_mid2_reg_1898                        |   6|   0|    6|          0|
    |j_1_reg_378                                   |   6|   0|    6|          0|
    |j_2_cast6_mid2_reg_2154                       |   6|   0|    6|          0|
    |j_2_mid_reg_2125                              |   6|   0|    6|          0|
    |j_2_reg_502                                   |   6|   0|    6|          0|
    |j_cast_mid2_reg_1809                          |   2|   0|    2|          0|
    |j_reg_296                                     |   2|   0|    2|          0|
    |k_1_mid2_reg_1882                             |   6|   0|    6|          0|
    |k_1_reg_390                                   |   6|   0|    6|          0|
    |k_2_mid2_reg_2143                             |   6|   0|    6|          0|
    |k_2_reg_513                                   |   6|   0|    6|          0|
    |k_6_reg_2165                                  |   6|   0|    6|          0|
    |k_cast_mid2_reg_1825                          |   2|   0|    2|          0|
    |k_reg_320                                     |   2|   0|    2|          0|
    |m_7_reg_1949                                  |   2|   0|    2|          0|
    |m_cast_reg_1941                               |   2|   0|   32|         30|
    |m_reg_425                                     |   2|   0|    2|          0|
    |n_7_reg_1972                                  |   2|   0|    2|          0|
    |n_cast_cast_reg_1964                          |   2|   0|   11|          9|
    |n_reg_436                                     |   2|   0|    2|          0|
    |newsignbit_reg_2072                           |   1|   0|    1|          0|
    |not_exitcond_flatten_reg_1788                 |   1|   0|    1|          0|
    |output_V_addr_1_reg_2170                      |  15|   0|   15|          0|
    |output_V_addr_2_reg_2000                      |  15|   0|   15|          0|
    |p_1_reg_1836                                  |   2|   0|    2|          0|
    |p_38_i_i_reg_2091                             |   1|   0|    1|          0|
    |p_Val2_67_reg_2039                            |  16|   0|   16|          0|
    |p_Val2_68_reg_2054                            |  16|   0|   16|          0|
    |p_Val2_70_reg_2066                            |   8|   0|    8|          0|
    |p_Val2_s_reg_2044                             |   8|   0|    8|          0|
    |p_mid2_reg_1820                               |   2|   0|    2|          0|
    |p_reg_332                                     |   2|   0|    2|          0|
    |signbit_reg_2059                              |   1|   0|    1|          0|
    |tmp_150_cast_cast_reg_1977                    |   6|   0|   13|          7|
    |tmp_159_reg_2096                              |   1|   0|    1|          0|
    |tmp_2147_reg_2005                             |  11|   0|   11|          0|
    |tmp_2148_reg_2010                             |   9|   0|    9|          0|
    |tmp_2150_reg_2049                             |   1|   0|    1|          0|
    |tmp_254_reg_2085                              |   2|   0|    2|          0|
    |tmp_618_reg_1803                              |   1|   0|    1|          0|
    |tmp_622_reg_1830                              |  32|   0|   32|          0|
    |tmp_624_reg_1846                              |  32|   0|   32|          0|
    |tmp_629_reg_1903                              |  11|   0|   11|          0|
    |tmp_636_reg_2159                              |  11|   0|   11|          0|
    |tmp_cast_cast_reg_1954                        |   6|   0|    8|          2|
    |underflow_reg_2106                            |   1|   0|    1|          0|
    |w_cast_cast_reg_1928                          |   6|   0|   16|         10|
    |w_reg_413                                     |   6|   0|    6|          0|
    |weight_V_addr_read_reg_1857                   |   8|   0|    8|          0|
    |weight_V_addr_reg_1851                        |  32|   0|   32|          0|
    |weight_temp_V_load_reg_2029                   |   8|   0|    8|          0|
    |exitcond_flatten_reg_1757                     |  64|  32|    1|          0|
    |tmp_624_reg_1846                              |  64|  32|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 723|  64|  698|         70|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     conv1_p     | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     conv1_p     | return value |
|input_V_address0         | out |   12|  ap_memory |     input_V     |     array    |
|input_V_ce0              | out |    1|  ap_memory |     input_V     |     array    |
|input_V_q0               |  in |    8|  ap_memory |     input_V     |     array    |
|m_axi_weight_V_AWVALID   | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWREADY   |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWADDR    | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWID      | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWLEN     | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWSIZE    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWBURST   | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWLOCK    | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWCACHE   | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWPROT    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWQOS     | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWREGION  | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_AWUSER    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WVALID    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WREADY    |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WDATA     | out |    8|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WSTRB     | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WLAST     | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WID       | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_WUSER     | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARVALID   | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARREADY   |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARADDR    | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARID      | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARLEN     | out |   32|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARSIZE    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARBURST   | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARLOCK    | out |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARCACHE   | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARPROT    | out |    3|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARQOS     | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARREGION  | out |    4|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_ARUSER    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RVALID    |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RREADY    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RDATA     |  in |    8|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RLAST     |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RID       |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RUSER     |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_RRESP     |  in |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BVALID    |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BREADY    | out |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BRESP     |  in |    2|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BID       |  in |    1|    m_axi   |     weight_V    |    pointer   |
|m_axi_weight_V_BUSER     |  in |    1|    m_axi   |     weight_V    |    pointer   |
|conv1_weight_V3          |  in |   32|   ap_none  | conv1_weight_V3 |    scalar    |
|bias_V_address0          | out |    5|  ap_memory |      bias_V     |     array    |
|bias_V_ce0               | out |    1|  ap_memory |      bias_V     |     array    |
|bias_V_q0                |  in |    8|  ap_memory |      bias_V     |     array    |
|output_V_address0        | out |   15|  ap_memory |     output_V    |     array    |
|output_V_ce0             | out |    1|  ap_memory |     output_V    |     array    |
|output_V_we0             | out |    1|  ap_memory |     output_V    |     array    |
|output_V_d0              | out |    8|  ap_memory |     output_V    |     array    |
|output_V_q0              |  in |    8|  ap_memory |     output_V    |     array    |
+-------------------------+-----+-----+------------+-----------------+--------------+

