;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	MOV <721, 610
	SUB 170, @152
	SLT #-60, 1
	ADD #-60, 1
	ADD 270, 60
	SUB @127, 106
	SLT -700, 0
	SUB 910, @-102
	SPL @170, #152
	SUB 270, 60
	SUB @127, 106
	JMP @72, #200
	ADD #-210, @-40
	SUB 270, 60
	CMP #1, <-26
	MOV -7, <-20
	SUB @127, 106
	SUB @127, 106
	MOV -7, <-20
	SUB @127, 106
	CMP -7, <-20
	CMP -7, <-20
	ADD 3, @20
	DJN <127, 106
	SLT -700, 0
	SPL 0, <-2
	SLT -700, 0
	SLT -700, 0
	DJN 0, #0
	SUB #1, <-26
	DJN <127, 106
	SUB -1, <-0
	SUB 910, @-102
	SLT 0, 792
	SUB -1, <-0
	SUB 130, 9
	JMZ <721, 610
	ADD #-210, @-40
	SPL 0
	JMZ <721, 610
	DAT #0, <-2
	MOV -7, <-20
	SUB <0, @0
	SUB <0, @0
	MOV -1, <-20
	MOV -1, <-20
