# Advanced-Physical-Design-Using-OpenLANE-SKY130
</br>![advanced_physical_design](https://user-images.githubusercontent.com/66528639/182838346-13fe85b8-a877-4628-b6aa-13480eea9e3d.png)
</br>Content of Workshop</br>
</br>Day1 – Inception of open-source EDA, OpenLANE and Sky130 PDK

</br>How to talk to computers
</br>SoC design and OpenLANE
</br>Starting RISC-V SoC Reference design
</br>Get familiar to open-source EDA tools
</br>Day 2 - Understand importance of good floorplan vs bad floorplan and introduction to library cells

</br>Chip Floor planning considerations
</br>Library Binding and Placement
</br>Cell design and characterization flows
</br>General timing characterization parameters
</br>Day 3 - Design and characterize one library cell using Magic Layout tool and ngspice

</br>Labs for CMOS inverter ngspice simulations
</br>Inception of Layout – CMOS fabrication process
</br>Sky130 Tech File Labs
</br>Day 4 - Pre-layout timing analysis and importance of good clock tree

</br>Timing modelling using delay tables
</br>Timing analysis with ideal clocks using openSTA
</br>Clock tree synthesis TritonCTS and signal integrity
</br>Timing analysis with real clocks using openSTA
</br>Day 5 - Final steps for RTL2GDS

</br>Routing and design rule check (DRC)
</br>PNR interactive flow tutorial
</br>Installation
</br>Please refer to: https://github.com/nickson-jose/openlane_build_script for installation steps
</br>
