{
  "logicalNegationOfConstantEqualToZeroInUnaryExpression": {
    "inputCircuit": "module main(inout a(4)) a ^= !0",
    "expectedCircuit": "module main(inout a(4)) a[0] ^= 1"
  },
  "logicalNegationOfConstantEqualToOneInUnaryExpression": {
    "inputCircuit": "module main(inout a(4)) a ^= !1",
    "expectedCircuit": "module main(inout a(4)) a[0] ^= 0"
  },
  "logicalNegationOfConstantLargerThanOneInUnaryExpression": {
    "inputCircuit": "module main(inout a(4)) a ^= !6",
    "expectedCircuit": "module main(inout a(4)) a[0] ^= 0"
  },
  "logicalNegationOfBitAccessOfVariable": {
    "inputCircuit": "module main(inout a(4)) a.0 ^= !a.1",
    "expectedCircuit": "module main(inout a(4)) a[0].0 ^= !a[0].1"
  },
  "logicalNegationOfVariableAccessWithBitwidthOfOne": {
    "inputCircuit": "module main(inout a(2), in b(1)) a.1 ^= !b",
    "expectedCircuit": "module main(inout a(2), in b(1)) a[0].1 ^= !b[0]"
  },
  "logicalNegationOfAccessOnValueOfDimensionOfVariable": {
    "inputCircuit": "module main(inout a(2), in b[3](2)) a.1 ^= !b[1].1",
    "expectedCircuit": "module main(inout a(2), in b[3](2)) a[0].1 ^= !b[1].1"
  },
  "logicalNegationOfUnaryExpression": {
    "inputCircuit": "module main(inout a(4), in b(2)) a.0 += !(a.2:3 > b)",
    "expectedCircuit": "module main(inout a(4), in b(2)) a[0].0 += !(a[0].2:3 > b[0])"
  },
  "logicalNegationOfShiftExpression": {
    "inputCircuit": "module main(inout a(4)) a.0 += !(a.2 >> 0)",
    "expectedCircuit": "module main(inout a(4)) a[0].0 += !a[0].2"
  },
  "logicalNegationOfBinaryExpression": {
    "inputCircuit": "module main(inout a(4)) a.0 ^= !((a.1 != 0) && (a.2 != 1))",
    "expectedCircuit": "module main(inout a(4)) a[0].0 ^= !((a[0].1 != 0) && (a[0].2 != 1))"
  },

  "bitwiseNegationOfConstantEqualToZeroInUnaryExpression": {
    "inputCircuit": "module main(inout a(4)) a ^= ~0",
    "expectedCircuit": "module main(inout a(4)) a[0] ^= 1"
  },
  "bitwiseNegationOfConstantEqualToOneInUnaryExpression": {
    "inputCircuit": "module main(inout a(4)) a ^= ~1",
    "expectedCircuit": "module main(inout a(4)) a[0] ^= 0"
  },
  "bitwiseNegationOfConstantLargerThanOneInUnaryExpression": {
    "inputCircuit": "module main(inout a(4)) a ^= ~6",
    "expectedCircuit": "module main(inout a(4)) a[0] ^= 0"
  },
  "bitwiseNegationOfBitAccessOfVariable": {
    "inputCircuit": "module main(inout a(4)) a.0 ^= ~a.1",
    "expectedCircuit": "module main(inout a(4)) a[0].0 ^= ~a[0].1"
  },
  "bitwiseNegationOfBitAccessWithUnknownIndicesOnVariable": {
    "inputCircuit": "module main(inout a(4), out b(1)) for $i = 0 to (#a - 1) do b ^= ~a.$i rof",
    "expectedCircuit": "module main(inout a(4), out b(1)) for $i = 0 to 3 step 1 do b[0] ^= ~a[0].$i rof"
  },
  "bitwiseNegationOfBitrangeAccessWithKnownIndicesOnVariable": {
    "inputCircuit": "module main(inout a(4), out b(2)) b ^= ~a.1:0",
    "expectedCircuit": "module main(inout a(4), out b(2)) b[0] ^= ~a[0].1:0"
  },
  "bitwiseNegationOfBitrangeAccessWithUnknownIndicesOnVariable": {
    "inputCircuit": "module main(inout a(4), out b(2)) for $i = 0 to (#a - 2) do b ^= ~a.$i:($i + 1) rof",
    "expectedCircuit": "module main(inout a(4), out b(2)) for $i = 0 to 2 step 1 do b[0] ^= ~a[0].$i:($i + 1) rof"
  },
  "bitwiseNegationOfVariableAccessWithBitwidthOfOne": {
    "inputCircuit": "module main(inout a(4), in b(1)) a.0 ^= ~b",
    "expectedCircuit": "module main(inout a(4), in b(1)) a[0].0 ^= ~b[0]"
  },
  "bitwiseNegationOfVariableAccessWithBitwidthLargerThanOne": {
    "inputCircuit": "module main(inout a(4), in b(4)) a ^= ~b",
    "expectedCircuit": "module main(inout a(4), in b(4)) a[0] ^= ~b[0]"
  },
  "bitwiseNegationOfAccessOnValueOfVariable": {
    "inputCircuit": "module main(inout a(2), in b[3](2)) a ^= ~b[1]",
    "expectedCircuit": "module main(inout a(2), in b[3](2)) a[0] ^= ~b[1]"
  },
  "bitwiseNegationOfUnaryExpression": {
    "inputCircuit": "module main(inout a(4), in b(2)) a.0:1 ^= ~(b - a.2:3)",
    "expectedCircuit": "module main(inout a(4), in b(2)) a[0].0:1 ^= ~(b[0] - a[0].2:3)"
  },
  "bitwiseNegationOfShiftExpression": {
    "inputCircuit": "module main(inout a(4)) a.0:1 ^= ~(a.2:3 >> 1)",
    "expectedCircuit": "module main(inout a(4)) a[0].0:1 ^= ~(a[0].2:3 >> 1)"
  },
  "bitwiseNegationOfBinaryExpression": {
    "inputCircuit": "module main(inout a(2), in b[3](2)) a ^= ~((b[1] + b[0]) * b[2])",
    "expectedCircuit": "module main(inout a(2), in b[3](2)) a[0] ^= ~((b[1] + b[0]) * b[2])"
  }
}
