5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd case1.1.vcd -o case1.1.cdd -v case1.1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" case1.1.v 1 32 1
2 1 6 110015 b 1 100c 0 0 1 1 clock
2 2 6 90015 11 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 8 40007 1 0 21004 0 0 1 16 0 0
2 4 7 80008 7 1 100e 0 0 1 1 a
2 5 8 0 5 2d 114e 3 4 1 18 0 1 1 1 0 0
2 6 9 40007 1 0 21008 0 0 1 16 1 0
2 7 9 0 2 2d 120a 6 4 1 18 0 1 0 1 0 0
2 8 10 0 0 30 1002 0 0 1 18 0 1 0 0 0 0
2 9 10 140017 0 0 21010 0 0 1 16 0 1
2 10 10 f000f 0 1 1410 0 0 1 1 b
2 11 10 f0017 0 38 32 9 10
2 12 9 140017 1 0 21004 0 0 1 16 0 0
2 13 9 f000f 0 1 1410 0 0 1 1 b
2 14 9 f0017 2 38 16 12 13
2 15 8 140017 1 0 21008 0 0 1 16 1 0
2 16 8 f000f 0 1 1410 0 0 1 1 b
2 17 8 f0017 3 38 a 15 16
2 18 22 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 clock 3 70004 1 0 0 0 1 17 0 1 1 1 0
1 a 4 870004 1 0 0 0 1 17 0 1 1 1 0
1 b 4 70007 1 0 0 0 1 17 0 1 1 1 0
4 11 6 2 2
4 8 4 11 2
4 14 6 2 2
4 7 0 14 8
4 17 6 2 2
4 5 0 17 7
4 2 1 5 0
4 18 1 0 0
3 1 main.$u0 "main.$u0" case1.1.v 0 20 1
3 1 main.$u1 "main.$u1" case1.1.v 0 30 1
2 19 23 50008 1 0 21004 0 0 1 16 0 0
2 20 23 10001 0 1 1410 0 0 1 1 a
2 21 23 10008 1 37 16 19 20
2 22 24 20003 1 0 1008 0 0 32 48 16 0
2 23 24 10003 2 2c 900a 22 0 32 18 0 ffffffff 0 0 0 0
2 24 25 50008 1 0 21008 0 0 1 16 1 0
2 25 25 10001 0 1 1410 0 0 1 1 a
2 26 25 10008 1 37 1a 24 25
2 27 26 20003 1 0 1008 0 0 32 48 16 0
2 28 26 10003 2 2c 900a 27 0 32 18 0 ffffffff 0 0 0 0
2 29 27 50008 1 0 21004 0 0 1 16 0 0
2 30 27 10001 0 1 1410 0 0 1 1 a
2 31 27 10008 1 37 16 29 30
2 32 28 20002 1 0 1008 0 0 32 48 7 0
2 33 28 10002 2 2c 900a 32 0 32 18 0 ffffffff 0 0 0 0
2 34 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 34 0 0 0
4 33 0 34 0
4 31 0 33 33
4 28 0 31 0
4 26 0 28 28
4 23 0 26 0
4 21 11 23 23
