#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May  6 14:06:21 2025
# Process ID         : 24140
# Current directory  : D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.runs/synth_1
# Command line       : vivado.exe -log Top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top.tcl
# Log file           : D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.runs/synth_1/Top.vds
# Journal file       : D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.runs/synth_1\vivado.jou
# Running On         : LAPTOP-6I7OJEUU
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : 13th Gen Intel(R) Core(TM) i9-13980HX
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 16779 MB
# Swap memory        : 7417 MB
# Total Virtual      : 24197 MB
# Available Virtual  : 12855 MB
#-----------------------------------------------------------
source Top.tcl -notrace
Command: synth_design -top Top -part xc7k160tffg676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tffg676-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 32252
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1045.586 ; gain = 467.027
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Top.v:23]
INFO: [Synth 8-6157] synthesizing module 'clkdiv' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clkdiv' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/clk_div.v:23]
INFO: [Synth 8-6157] synthesizing module 'Load_Gen' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Load_Gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'pbdebounce' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/pbdebounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pbdebounce' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/pbdebounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Load_Gen' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Load_Gen.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'Load_out' does not match port width (1) of module 'Load_Gen' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Top.v:44]
INFO: [Synth 8-6157] synthesizing module 'MyRegister4b' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/MyRegister4b.v:23]
INFO: [Synth 8-6155] done synthesizing module 'MyRegister4b' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/MyRegister4b.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'Load' does not match port width (1) of module 'MyRegister4b' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Top.v:45]
INFO: [Synth 8-6157] synthesizing module 'AddSub4b' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/AddSub4b.v:36]
INFO: [Synth 8-6157] synthesizing module 'AddSub1b' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/AddSub4b.v:17]
INFO: [Synth 8-6157] synthesizing module 'Adder1b' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/AddSub4b.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Adder1b' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/AddSub4b.v:6]
INFO: [Synth 8-6155] done synthesizing module 'AddSub1b' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/AddSub4b.v:17]
INFO: [Synth 8-6155] done synthesizing module 'AddSub4b' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/AddSub4b.v:36]
WARNING: [Synth 8-7071] port 'Co' of module 'AddSub4b' is unconnected for instance 'ASA' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Top.v:46]
WARNING: [Synth 8-7023] instance 'ASA' of module 'AddSub4b' has 5 connections declared, but only 4 given [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Top.v:46]
WARNING: [Synth 8-689] width (4) of port connection 'Load_out' does not match port width (1) of module 'Load_Gen' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Top.v:50]
WARNING: [Synth 8-689] width (4) of port connection 'Load' does not match port width (1) of module 'MyRegister4b' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Top.v:51]
WARNING: [Synth 8-7071] port 'Co' of module 'AddSub4b' is unconnected for instance 'ASB' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Top.v:52]
WARNING: [Synth 8-7023] instance 'ASB' of module 'AddSub4b' has 5 connections declared, but only 4 given [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Top.v:52]
INFO: [Synth 8-6157] synthesizing module 'ALU4b' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/ALU4b.v:5]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1b4' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/DispNum.v:28]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1b4' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/DispNum.v:28]
INFO: [Synth 8-6157] synthesizing module 'Mux4to1' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/DispNum.v:20]
INFO: [Synth 8-6155] done synthesizing module 'Mux4to1' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/DispNum.v:20]
INFO: [Synth 8-6155] done synthesizing module 'ALU4b' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/ALU4b.v:5]
WARNING: [Synth 8-689] width (4) of port connection 'Load_out' does not match port width (1) of module 'Load_Gen' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Top.v:57]
WARNING: [Synth 8-689] width (4) of port connection 'Load' does not match port width (1) of module 'MyRegister4b' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Top.v:58]
INFO: [Synth 8-6157] synthesizing module 'DispNum' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/DispNum.v:92]
INFO: [Synth 8-6157] synthesizing module 'Decoder2' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/DispNum.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Decoder2' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/DispNum.v:6]
INFO: [Synth 8-6157] synthesizing module 'MyMC14495' [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/DispNum.v:58]
INFO: [Synth 8-6155] done synthesizing module 'MyMC14495' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/DispNum.v:58]
INFO: [Synth 8-6155] done synthesizing module 'DispNum' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/DispNum.v:92]
INFO: [Synth 8-6155] done synthesizing module 'Top' (0#1) [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/Top.v:23]
WARNING: [Synth 8-3917] design Top has port BTNX4 driven by constant 0
WARNING: [Synth 8-7129] Port BTN[0] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module Top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1152.305 ; gain = 573.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1152.305 ; gain = 573.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1152.305 ; gain = 573.746
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1152.305 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/constrs_1/new/K7.xdc]
Finished Parsing XDC File [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/constrs_1/new/K7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/constrs_1/new/K7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1247.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1247.211 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.211 ; gain = 668.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.211 ; gain = 668.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.211 ; gain = 668.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1247.211 ; gain = 668.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 12    
	   2 Input      1 Bit         XORs := 12    
+---Registers : 
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'LA/p0/pbshift_reg' and it is trimmed from '8' to '7' bits. [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/pbdebounce.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'LB/p0/pbshift_reg' and it is trimmed from '8' to '7' bits. [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/pbdebounce.v:32]
WARNING: [Synth 8-3936] Found unconnected internal register 'LC/p0/pbshift_reg' and it is trimmed from '8' to '7' bits. [D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.srcs/sources_1/new/pbdebounce.v:32]
WARNING: [Synth 8-3917] design Top has port BTNX4 driven by constant 0
WARNING: [Synth 8-7129] Port BTN[0] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[14] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[13] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[12] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[11] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[10] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[9] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[4] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[3] in module Top is either unconnected or has no load
WARNING: [Synth 8-7129] Port SW[2] in module Top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1247.211 ; gain = 668.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1353.848 ; gain = 775.289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1379.211 ; gain = 800.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1390.656 ; gain = 812.098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1583.234 ; gain = 1004.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1583.234 ; gain = 1004.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1583.234 ; gain = 1004.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1583.234 ; gain = 1004.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1583.234 ; gain = 1004.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1583.234 ; gain = 1004.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     9|
|5     |LUT3   |     2|
|6     |LUT4   |    13|
|7     |LUT5   |     8|
|8     |LUT6   |    26|
|9     |FDRE   |    61|
|10    |IBUF   |    11|
|11    |OBUF   |    13|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1583.234 ; gain = 1004.676
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1583.234 ; gain = 909.770
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 1583.234 ; gain = 1004.676
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1592.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1598.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7c36d2d4
INFO: [Common 17-83] Releasing license: Synthesis
43 Infos, 36 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 1598.258 ; gain = 1230.617
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1598.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx/Project/experiment_eleven/Register_Transfer_ALU/Register_Transfer_ALU.runs/synth_1/Top.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file Top_utilization_synth.rpt -pb Top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  6 14:06:45 2025...
