// Seed: 2949406799
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_4;
  logic id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd14,
    parameter id_7 = 32'd52
) (
    input tri1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output logic id_3,
    output tri _id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri1 _id_7,
    input tri1 id_8,
    input uwire id_9,
    inout wand id_10,
    output wire id_11,
    output tri0 id_12,
    input tri id_13
);
  assign id_12 = -1;
  logic id_15;
  ;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
  logic [-1 : id_4  >>  id_7] id_16;
  always begin : LABEL_0
    id_3 <= id_0;
  end
endmodule
