// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _hls_2DFilter_HH_
#define _hls_2DFilter_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "hls_2DFilter_linebkb.h"
#include "hls_2DFilter_linecud.h"
#include "hls_2DFilter_lineeOg.h"

namespace ap_rtl {

struct hls_2DFilter : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<7> > input_mat_data_V_dout;
    sc_in< sc_logic > input_mat_data_V_empty_n;
    sc_out< sc_logic > input_mat_data_V_read;
    sc_out< sc_lv<1> > output_mat_data_V_din;
    sc_in< sc_logic > output_mat_data_V_full_n;
    sc_out< sc_logic > output_mat_data_V_write;


    // Module declarations
    hls_2DFilter(sc_module_name name);
    SC_HAS_PROCESS(hls_2DFilter);

    ~hls_2DFilter();

    sc_trace_file* mVcdFile;

    hls_2DFilter_linebkb* line_buffer_0_0_va_U;
    hls_2DFilter_linecud* line_buffer_1_0_va_U;
    hls_2DFilter_linecud* line_buffer_2_0_va_U;
    hls_2DFilter_lineeOg* line_buffer_3_0_va_U;
    hls_2DFilter_linebkb* line_buffer_4_0_va_U;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<5> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_logic > input_mat_data_V_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage1;
    sc_signal< sc_lv<1> > exitcond3_reg_882;
    sc_signal< sc_lv<1> > tmp_s_reg_870;
    sc_signal< sc_logic > output_mat_data_V_blk_n;
    sc_signal< sc_lv<1> > tmp_1_reg_874;
    sc_signal< sc_lv<11> > col_reg_358;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > exitcond2_fu_369_p2;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > row_1_fu_375_p2;
    sc_signal< sc_lv<10> > row_1_reg_865;
    sc_signal< sc_lv<1> > tmp_s_fu_381_p2;
    sc_signal< sc_lv<1> > tmp_1_fu_387_p2;
    sc_signal< sc_lv<1> > tmp_4_fu_393_p2;
    sc_signal< sc_lv<1> > tmp_4_reg_878;
    sc_signal< sc_lv<1> > exitcond3_fu_426_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<11> > col_1_fu_432_p2;
    sc_signal< sc_lv<11> > col_1_reg_886;
    sc_signal< sc_lv<1> > tmp_5_fu_438_p2;
    sc_signal< sc_lv<1> > tmp_5_reg_891;
    sc_signal< sc_lv<1> > tmp_6_fu_444_p2;
    sc_signal< sc_lv<1> > tmp_6_reg_895;
    sc_signal< sc_lv<11> > tmp_7_fu_450_p2;
    sc_signal< sc_lv<11> > tmp_7_reg_899;
    sc_signal< sc_lv<1> > tmp_8_i_fu_674_p2;
    sc_signal< sc_lv<1> > tmp_8_i_reg_919;
    sc_signal< sc_lv<64> > tmp_12_fu_731_p1;
    sc_signal< sc_lv<64> > tmp_12_reg_924;
    sc_signal< sc_lv<64> > tmp_12_reg_924_pp0_iter1_reg;
    sc_signal< sc_lv<11> > line_buffer_1_0_va_4_reg_935;
    sc_signal< sc_lv<11> > line_buffer_2_0_va_4_reg_941;
    sc_signal< sc_lv<11> > line_buffer_3_0_va_2_reg_947;
    sc_signal< sc_lv<11> > line_buffer_3_0_va_2_reg_947_pp0_iter1_reg;
    sc_signal< sc_lv<11> > line_buffer_4_0_va_6_gep_fu_304_p3;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< bool > ap_predicate_op129_read_state4;
    sc_signal< bool > ap_predicate_op146_write_state4;
    sc_signal< bool > ap_block_state4_pp0_stage1_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage1_iter1;
    sc_signal< bool > ap_block_pp0_stage1_subdone;
    sc_signal< sc_lv<11> > line_buffer_0_0_va_address0;
    sc_signal< sc_logic > line_buffer_0_0_va_ce0;
    sc_signal< sc_logic > line_buffer_0_0_va_we0;
    sc_signal< sc_lv<7> > line_buffer_0_0_va_q0;
    sc_signal< sc_lv<11> > line_buffer_0_0_va_address1;
    sc_signal< sc_logic > line_buffer_0_0_va_ce1;
    sc_signal< sc_logic > line_buffer_0_0_va_we1;
    sc_signal< sc_lv<11> > line_buffer_1_0_va_address0;
    sc_signal< sc_logic > line_buffer_1_0_va_ce0;
    sc_signal< sc_logic > line_buffer_1_0_va_we0;
    sc_signal< sc_lv<7> > line_buffer_1_0_va_q0;
    sc_signal< sc_lv<11> > line_buffer_1_0_va_address1;
    sc_signal< sc_logic > line_buffer_1_0_va_ce1;
    sc_signal< sc_logic > line_buffer_1_0_va_we1;
    sc_signal< sc_lv<7> > line_buffer_1_0_va_q1;
    sc_signal< sc_lv<11> > line_buffer_2_0_va_address0;
    sc_signal< sc_logic > line_buffer_2_0_va_ce0;
    sc_signal< sc_logic > line_buffer_2_0_va_we0;
    sc_signal< sc_lv<7> > line_buffer_2_0_va_q0;
    sc_signal< sc_lv<11> > line_buffer_2_0_va_address1;
    sc_signal< sc_logic > line_buffer_2_0_va_ce1;
    sc_signal< sc_logic > line_buffer_2_0_va_we1;
    sc_signal< sc_lv<7> > line_buffer_2_0_va_q1;
    sc_signal< sc_lv<11> > line_buffer_3_0_va_address0;
    sc_signal< sc_logic > line_buffer_3_0_va_ce0;
    sc_signal< sc_logic > line_buffer_3_0_va_we0;
    sc_signal< sc_lv<7> > line_buffer_3_0_va_q0;
    sc_signal< sc_lv<11> > line_buffer_4_0_va_address0;
    sc_signal< sc_logic > line_buffer_4_0_va_ce0;
    sc_signal< sc_logic > line_buffer_4_0_va_we0;
    sc_signal< sc_lv<7> > line_buffer_4_0_va_q0;
    sc_signal< sc_lv<11> > line_buffer_4_0_va_address1;
    sc_signal< sc_logic > line_buffer_4_0_va_ce1;
    sc_signal< sc_logic > line_buffer_4_0_va_we1;
    sc_signal< sc_lv<10> > row_reg_347;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<11> > ap_phi_mux_col_phi_fu_362_p4;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > tmp_10_fu_471_p1;
    sc_signal< sc_lv<64> > tmp_8_fu_738_p1;
    sc_signal< bool > ap_block_pp0_stage1_11001;
    sc_signal< bool > ap_block_pp0_stage1_01001;
    sc_signal< sc_lv<8> > IN_WINDOW_val_val_0_3_fu_86;
    sc_signal< sc_lv<8> > IN_WINDOW_val_val_0_2_fu_90;
    sc_signal< sc_lv<8> > IN_WINDOW_val_val_0_1_fu_94;
    sc_signal< sc_lv<8> > IN_WINDOW_val_0_val_fu_98;
    sc_signal< sc_lv<8> > IN_WINDOW_val_0_val_4_fu_742_p1;
    sc_signal< sc_lv<8> > IN_WINDOW_val_val_1_3_fu_102;
    sc_signal< sc_lv<8> > IN_WINDOW_val_val_1_2_fu_106;
    sc_signal< sc_lv<8> > IN_WINDOW_val_val_1_1_fu_110;
    sc_signal< sc_lv<8> > IN_WINDOW_val_1_val_fu_114;
    sc_signal< sc_lv<8> > IN_WINDOW_val_1_val_4_fu_746_p1;
    sc_signal< sc_lv<8> > IN_WINDOW_val_val_2_3_fu_118;
    sc_signal< sc_lv<8> > IN_WINDOW_val_val_2_2_fu_122;
    sc_signal< sc_lv<8> > IN_WINDOW_val_2_val_fu_126;
    sc_signal< sc_lv<8> > IN_WINDOW_val_2_val_1_fu_130;
    sc_signal< sc_lv<8> > IN_WINDOW_val_2_val_5_fu_750_p1;
    sc_signal< sc_lv<11> > tmp_9_fu_465_p2;
    sc_signal< sc_lv<8> > tmp_15_fu_490_p2;
    sc_signal< sc_lv<8> > tmp7_fu_520_p2;
    sc_signal< sc_lv<8> > tmp_14_fu_484_p2;
    sc_signal< sc_lv<8> > tmp_17_fu_502_p2;
    sc_signal< sc_lv<8> > tmp9_fu_532_p2;
    sc_signal< sc_lv<8> > tmp_13_fu_478_p2;
    sc_signal< sc_lv<8> > tmp8_fu_538_p2;
    sc_signal< sc_lv<8> > tmp6_fu_526_p2;
    sc_signal< sc_lv<8> > tmp_18_fu_508_p2;
    sc_signal< sc_lv<8> > tmp_16_fu_496_p2;
    sc_signal< sc_lv<8> > tmp_fu_550_p2;
    sc_signal< sc_lv<8> > tmp_19_fu_514_p2;
    sc_signal< sc_lv<8> > tmp2_fu_562_p2;
    sc_signal< sc_lv<8> > tmp3_fu_568_p2;
    sc_signal< sc_lv<8> > tmp1_fu_556_p2;
    sc_signal< sc_lv<8> > x_mag_2_2_2_i_fu_544_p2;
    sc_signal< sc_lv<9> > tmp_i_cast_fu_584_p1;
    sc_signal< sc_lv<9> > xs_V_3_fu_588_p2;
    sc_signal< sc_lv<32> > xs_V_1_i_i_i_cast_fu_594_p1;
    sc_signal< sc_lv<1> > p_Result_s_fu_608_p3;
    sc_signal< sc_lv<32> > p_Result_3_fu_598_p4;
    sc_signal< sc_lv<32> > p_Val2_1_fu_580_p1;
    sc_signal< sc_lv<8> > y_mag_2_2_2_i_fu_574_p2;
    sc_signal< sc_lv<9> > tmp_5_i_cast_fu_628_p1;
    sc_signal< sc_lv<9> > xs_V_4_fu_632_p2;
    sc_signal< sc_lv<32> > xs_V_1_i_i1_i_cast_fu_638_p1;
    sc_signal< sc_lv<1> > p_Result_2_fu_652_p3;
    sc_signal< sc_lv<32> > p_Result_4_fu_642_p4;
    sc_signal< sc_lv<32> > p_Val2_3_fu_624_p1;
    sc_signal< sc_lv<32> > agg_result_V_i_i_i_fu_616_p3;
    sc_signal< sc_lv<32> > agg_result_V_i_i4_i_fu_660_p3;
    sc_signal< sc_lv<32> > tmp_7_i_fu_668_p2;
    sc_signal< sc_lv<11> > tmp_11_fu_725_p2;
    sc_signal< sc_lv<5> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< bool > ap_condition_70;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<5> ap_ST_fsm_state1;
    static const sc_lv<5> ap_ST_fsm_state2;
    static const sc_lv<5> ap_ST_fsm_pp0_stage0;
    static const sc_lv<5> ap_ST_fsm_pp0_stage1;
    static const sc_lv<5> ap_ST_fsm_state7;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_500;
    static const sc_lv<64> ap_const_lv64_4FF;
    static const sc_lv<10> ap_const_lv10_2D3;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<10> ap_const_lv10_2D0;
    static const sc_lv<10> ap_const_lv10_2;
    static const sc_lv<11> ap_const_lv11_500;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<11> ap_const_lv11_4FF;
    static const sc_lv<11> ap_const_lv11_2;
    static const sc_lv<8> ap_const_lv8_1;
    static const sc_lv<8> ap_const_lv8_2;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_C8;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_IN_WINDOW_val_0_val_4_fu_742_p1();
    void thread_IN_WINDOW_val_1_val_4_fu_746_p1();
    void thread_IN_WINDOW_val_2_val_5_fu_750_p1();
    void thread_agg_result_V_i_i4_i_fu_660_p3();
    void thread_agg_result_V_i_i_i_fu_616_p3();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_pp0_stage1();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state7();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_pp0_stage1();
    void thread_ap_block_pp0_stage1_01001();
    void thread_ap_block_pp0_stage1_11001();
    void thread_ap_block_pp0_stage1_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state3_pp0_stage0_iter0();
    void thread_ap_block_state4_pp0_stage1_iter0();
    void thread_ap_block_state5_pp0_stage0_iter1();
    void thread_ap_block_state6_pp0_stage1_iter1();
    void thread_ap_condition_70();
    void thread_ap_condition_pp0_exit_iter0_state3();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_col_phi_fu_362_p4();
    void thread_ap_predicate_op129_read_state4();
    void thread_ap_predicate_op146_write_state4();
    void thread_ap_ready();
    void thread_col_1_fu_432_p2();
    void thread_exitcond2_fu_369_p2();
    void thread_exitcond3_fu_426_p2();
    void thread_input_mat_data_V_blk_n();
    void thread_input_mat_data_V_read();
    void thread_internal_ap_ready();
    void thread_line_buffer_0_0_va_address0();
    void thread_line_buffer_0_0_va_address1();
    void thread_line_buffer_0_0_va_ce0();
    void thread_line_buffer_0_0_va_ce1();
    void thread_line_buffer_0_0_va_we0();
    void thread_line_buffer_0_0_va_we1();
    void thread_line_buffer_1_0_va_address0();
    void thread_line_buffer_1_0_va_address1();
    void thread_line_buffer_1_0_va_ce0();
    void thread_line_buffer_1_0_va_ce1();
    void thread_line_buffer_1_0_va_we0();
    void thread_line_buffer_1_0_va_we1();
    void thread_line_buffer_2_0_va_address0();
    void thread_line_buffer_2_0_va_address1();
    void thread_line_buffer_2_0_va_ce0();
    void thread_line_buffer_2_0_va_ce1();
    void thread_line_buffer_2_0_va_we0();
    void thread_line_buffer_2_0_va_we1();
    void thread_line_buffer_3_0_va_address0();
    void thread_line_buffer_3_0_va_ce0();
    void thread_line_buffer_3_0_va_we0();
    void thread_line_buffer_4_0_va_6_gep_fu_304_p3();
    void thread_line_buffer_4_0_va_address0();
    void thread_line_buffer_4_0_va_address1();
    void thread_line_buffer_4_0_va_ce0();
    void thread_line_buffer_4_0_va_ce1();
    void thread_line_buffer_4_0_va_we0();
    void thread_line_buffer_4_0_va_we1();
    void thread_output_mat_data_V_blk_n();
    void thread_output_mat_data_V_din();
    void thread_output_mat_data_V_write();
    void thread_p_Result_2_fu_652_p3();
    void thread_p_Result_3_fu_598_p4();
    void thread_p_Result_4_fu_642_p4();
    void thread_p_Result_s_fu_608_p3();
    void thread_p_Val2_1_fu_580_p1();
    void thread_p_Val2_3_fu_624_p1();
    void thread_real_start();
    void thread_row_1_fu_375_p2();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp1_fu_556_p2();
    void thread_tmp2_fu_562_p2();
    void thread_tmp3_fu_568_p2();
    void thread_tmp6_fu_526_p2();
    void thread_tmp7_fu_520_p2();
    void thread_tmp8_fu_538_p2();
    void thread_tmp9_fu_532_p2();
    void thread_tmp_10_fu_471_p1();
    void thread_tmp_11_fu_725_p2();
    void thread_tmp_12_fu_731_p1();
    void thread_tmp_13_fu_478_p2();
    void thread_tmp_14_fu_484_p2();
    void thread_tmp_15_fu_490_p2();
    void thread_tmp_16_fu_496_p2();
    void thread_tmp_17_fu_502_p2();
    void thread_tmp_18_fu_508_p2();
    void thread_tmp_19_fu_514_p2();
    void thread_tmp_1_fu_387_p2();
    void thread_tmp_4_fu_393_p2();
    void thread_tmp_5_fu_438_p2();
    void thread_tmp_5_i_cast_fu_628_p1();
    void thread_tmp_6_fu_444_p2();
    void thread_tmp_7_fu_450_p2();
    void thread_tmp_7_i_fu_668_p2();
    void thread_tmp_8_fu_738_p1();
    void thread_tmp_8_i_fu_674_p2();
    void thread_tmp_9_fu_465_p2();
    void thread_tmp_fu_550_p2();
    void thread_tmp_i_cast_fu_584_p1();
    void thread_tmp_s_fu_381_p2();
    void thread_x_mag_2_2_2_i_fu_544_p2();
    void thread_xs_V_1_i_i1_i_cast_fu_638_p1();
    void thread_xs_V_1_i_i_i_cast_fu_594_p1();
    void thread_xs_V_3_fu_588_p2();
    void thread_xs_V_4_fu_632_p2();
    void thread_y_mag_2_2_2_i_fu_574_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
