# 32bits_MIPS_CPU
Using Verilog to achieve a 32 bits pipeline CPU
There are three floders. 
1.The ISE floder includes Xilink ISE files. 
2.The SIM floder includes simulation results and test bench files.
3.The SRC floder includes source files.
