{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1595195766170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1595195766171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 20 09:56:06 2020 " "Processing started: Mon Jul 20 09:56:06 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1595195766171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595195766171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led_counter -c led_counter " "Command: quartus_map --read_settings_files=on --write_settings_files=off led_counter -c led_counter" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595195766171 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1595195766329 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1595195766329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_counter.sv 1 1 " "Found 1 design units, including 1 entities, in source file led_counter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 led_counter " "Found entity 1: led_counter" {  } { { "led_counter.sv" "" { Text "/home/ubuntu/QuartusProjects/seven_segment_counter/led_counter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595195775136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1595195775136 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "led_counter.sv(46) " "Verilog HDL Instantiation warning at led_counter.sv(46): instance has no name" {  } { { "led_counter.sv" "" { Text "/home/ubuntu/QuartusProjects/seven_segment_counter/led_counter.sv" 46 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1595195775136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "led_counter " "Elaborating entity \"led_counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1595195775175 ""}
{ "Warning" "WSGN_SEARCH_FILE" "next_digit.sv 1 1 " "Using design file next_digit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 next_digit " "Found entity 1: next_digit" {  } { { "next_digit.sv" "" { Text "/home/ubuntu/QuartusProjects/seven_segment_counter/next_digit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1595195775187 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1595195775187 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i next_digit.sv(11) " "Verilog HDL error at next_digit.sv(11): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "next_digit.sv" "" { Text "/home/ubuntu/QuartusProjects/seven_segment_counter/next_digit.sv" 11 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1595195775187 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i next_digit.sv(12) " "Verilog HDL error at next_digit.sv(12): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "next_digit.sv" "" { Text "/home/ubuntu/QuartusProjects/seven_segment_counter/next_digit.sv" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1595195775187 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i next_digit.sv(13) " "Verilog HDL error at next_digit.sv(13): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "next_digit.sv" "" { Text "/home/ubuntu/QuartusProjects/seven_segment_counter/next_digit.sv" 13 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1595195775188 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i next_digit.sv(16) " "Verilog HDL error at next_digit.sv(16): object \"i\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "next_digit.sv" "" { Text "/home/ubuntu/QuartusProjects/seven_segment_counter/next_digit.sv" 16 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1595195775188 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "866 " "Peak virtual memory: 866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1595195775222 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 20 09:56:15 2020 " "Processing ended: Mon Jul 20 09:56:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1595195775222 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1595195775222 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1595195775222 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1595195775222 ""}
