Startpoint: _9044_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: out3[1] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ _9044_/CLK (sky130_fd_sc_hd__dfxtp_4)
   0.68    0.68 v _9044_/Q (sky130_fd_sc_hd__dfxtp_4)
   0.09    0.76 ^ _7226_/Y (sky130_fd_sc_hd__inv_8)
   0.80    1.56 ^ _7227_/X (sky130_fd_sc_hd__buf_1)
   0.77    2.34 ^ _7228_/X (sky130_fd_sc_hd__buf_1)
   1.18    3.52 ^ _7229_/X (sky130_fd_sc_hd__buf_1)
   0.92    4.44 ^ _7231_/X (sky130_fd_sc_hd__o22a_4)
   0.03    4.47 ^ out3[1] (out)
           4.47   data arrival time

 129.20  129.20   clock clk (rise edge)
   0.00  129.20   clock network delay (ideal)
   0.00  129.20   clock reconvergence pessimism
 -25.84  103.36   output external delay
         103.36   data required time
---------------------------------------------------------
         103.36   data required time
          -4.47   data arrival time
---------------------------------------------------------
          98.89   slack (MET)


