5 10 101 4 *
8 /Users/trevorw/projects/devel/covered/diags/verilog -t main -vcd negate1.vcd -o negate1.cdd -v negate1.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" negate1.v 10 33 1
2 1 14 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 12 87000b 1 0 39 0 40 17 0 ffffffff ffffffff 0 0 0 ff ff 0 0
1 b 12 87000e 1 0 39 0 40 17 0 ffffffff 2 0 0 0 ff 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" negate1.v 0 24 1
2 2 15 50009 1 0 61004 0 0 40 16 0 0 0 0
2 3 15 10001 0 1 1410 0 0 40 1 a
2 4 15 10009 1 37 16 2 3
2 5 16 50009 1 0 61008 0 0 40 16 1 0 0 0
2 6 16 10001 0 1 1410 0 0 40 1 b
2 7 16 10009 1 37 1a 5 6
2 8 17 d000d 1 1 1018 0 0 40 1 b
2 9 17 c000c 1 4d 1028 8 0 40 50 0 ffffffff 0 ffffffff 0 0 0 ff 0 ff 0 0
2 10 17 80008 0 1 1410 0 0 40 1 a
2 11 17 8000d 1 37 3a 9 10
2 12 18 20002 1 0 1008 0 0 32 48 5 0
2 13 18 10002 2 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 19 f0012 1 0 21008 0 0 1 16 1 0
2 15 19 a000a 1 0 1408 0 0 32 48 1 0
2 16 19 8000b 0 23 1410 0 15 1 18 0 1 0 0 0 0 b
2 17 19 80012 1 37 1a 14 16
2 18 20 8000b 1 0 21000 0 0 1 16 0 1
2 19 20 30003 1 0 1408 0 0 32 48 3 0
2 20 20 10004 0 23 1410 0 19 1 18 0 1 0 0 0 0 b
2 21 20 1000b 1 37 12 18 20
2 22 21 60006 1 1 1000 0 0 40 1 b
2 23 21 50005 1 4d 1000 22 0 40 50 0 ffffffff 0 0 0 0 0 ff 0 0 0 0
2 24 21 10001 0 1 1410 0 0 40 1 a
2 25 21 10006 1 37 12 23 24
2 26 22 20002 1 0 1008 0 0 32 48 5 0
2 27 22 10002 2 2c 900a 26 0 32 18 0 ffffffff 0 0 0 0
2 28 0 0 1 5a 1002 0 0 1 18 0 1 0 0 0 0
4 28 0 0 0
4 27 0 28 0
4 25 0 27 27
4 21 0 25 25
4 17 0 21 21
4 13 0 17 0
4 11 0 13 13
4 7 0 11 11
4 4 11 7 7
3 1 main.$u1 "main.$u1" negate1.v 0 31 1
