--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Feb 15 01:40:26 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design:     uart_send
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 1000.000000 -name clk0 [get_nets sys_clk_c]
            915 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 990.078ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             clk_cnt_178__i15  (from sys_clk_c +)
   Destination:    FD1S3AX    D              tx_data_i1  (to sys_clk_c +)

   Delay:                   9.762ns  (29.8% logic, 70.2% route), 6 logic levels.

 Constraint Details:

      9.762ns data_path clk_cnt_178__i15 to tx_data_i1 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 990.078ns

 Path Details: clk_cnt_178__i15 to tx_data_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clk_cnt_178__i15 (from sys_clk_c)
Route         2   e 1.198                                  clk_cnt[15]
LUT4        ---     0.493              C to Z              i6_4_lut
Route         1   e 0.941                                  n15
LUT4        ---     0.493              A to Z              i8_4_lut
Route         3   e 1.258                                  n464
LUT4        ---     0.493              D to Z              i2_3_lut_4_lut
Route         1   e 0.941                                  n6
LUT4        ---     0.493              C to Z              i2_4_lut_adj_4
Route         9   e 1.574                                  n638
LUT4        ---     0.493              D to Z              i300_4_lut
Route         1   e 0.941                                  n491
                  --------
                    9.762  (29.8% logic, 70.2% route), 6 logic levels.


Passed:  The following path meets requirements by 990.078ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             clk_cnt_178__i15  (from sys_clk_c +)
   Destination:    FD1S3AX    D              tx_data_i2  (to sys_clk_c +)

   Delay:                   9.762ns  (29.8% logic, 70.2% route), 6 logic levels.

 Constraint Details:

      9.762ns data_path clk_cnt_178__i15 to tx_data_i2 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 990.078ns

 Path Details: clk_cnt_178__i15 to tx_data_i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clk_cnt_178__i15 (from sys_clk_c)
Route         2   e 1.198                                  clk_cnt[15]
LUT4        ---     0.493              C to Z              i6_4_lut
Route         1   e 0.941                                  n15
LUT4        ---     0.493              A to Z              i8_4_lut
Route         3   e 1.258                                  n464
LUT4        ---     0.493              D to Z              i2_3_lut_4_lut
Route         1   e 0.941                                  n6
LUT4        ---     0.493              C to Z              i2_4_lut_adj_4
Route         9   e 1.574                                  n638
LUT4        ---     0.493              D to Z              i302_4_lut
Route         1   e 0.941                                  n493
                  --------
                    9.762  (29.8% logic, 70.2% route), 6 logic levels.


Passed:  The following path meets requirements by 990.078ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             clk_cnt_178__i15  (from sys_clk_c +)
   Destination:    FD1S3AX    D              tx_data_i3  (to sys_clk_c +)

   Delay:                   9.762ns  (29.8% logic, 70.2% route), 6 logic levels.

 Constraint Details:

      9.762ns data_path clk_cnt_178__i15 to tx_data_i3 meets
    1000.000ns delay constraint less
      0.160ns L_S requirement (totaling 999.840ns) by 990.078ns

 Path Details: clk_cnt_178__i15 to tx_data_i3

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              clk_cnt_178__i15 (from sys_clk_c)
Route         2   e 1.198                                  clk_cnt[15]
LUT4        ---     0.493              C to Z              i6_4_lut
Route         1   e 0.941                                  n15
LUT4        ---     0.493              A to Z              i8_4_lut
Route         3   e 1.258                                  n464
LUT4        ---     0.493              D to Z              i2_3_lut_4_lut
Route         1   e 0.941                                  n6
LUT4        ---     0.493              C to Z              i2_4_lut_adj_4
Route         9   e 1.574                                  n638
LUT4        ---     0.493              D to Z              i304_4_lut
Route         1   e 0.941                                  n495
                  --------
                    9.762  (29.8% logic, 70.2% route), 6 logic levels.

Report: 9.922 ns is the maximum delay for this constraint.


Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 1000.000000 -name  |             |             |
clk0 [get_nets sys_clk_c]               |  1000.000 ns|     9.922 ns|     6  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover  915 paths, 104 nets, and 274 connections (95.8% coverage)


Peak memory: 59142144 bytes, TRCE: 1757184 bytes, DLYMAN: 0 bytes
CPU_TIME_REPORT: 0 secs 
