$comment
	File created using the following command:
		vcd file TX_RX.msim.vcd -direction
$end
$date
	Fri Dec 17 14:20:24 2021
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module TX_RX_vlg_vec_tst $end
$var reg 4 ! A [3:0] $end
$var reg 4 " B [3:0] $end
$var reg 4 # C [3:0] $end
$var reg 4 $ D [3:0] $end
$var reg 1 % clk $end
$var reg 1 & ld_A $end
$var reg 1 ' ld_B $end
$var reg 1 ( ld_C $end
$var reg 1 ) ld_D $end
$var reg 1 * transmit $end
$var wire 1 + received $end
$var wire 1 , recevA [3] $end
$var wire 1 - recevA [2] $end
$var wire 1 . recevA [1] $end
$var wire 1 / recevA [0] $end
$var wire 1 0 recevB [3] $end
$var wire 1 1 recevB [2] $end
$var wire 1 2 recevB [1] $end
$var wire 1 3 recevB [0] $end
$var wire 1 4 recevC [3] $end
$var wire 1 5 recevC [2] $end
$var wire 1 6 recevC [1] $end
$var wire 1 7 recevC [0] $end
$var wire 1 8 recevD [3] $end
$var wire 1 9 recevD [2] $end
$var wire 1 : recevD [1] $end
$var wire 1 ; recevD [0] $end

$scope module i1 $end
$var wire 1 < gnd $end
$var wire 1 = vcc $end
$var wire 1 > unknown $end
$var tri1 1 ? devclrn $end
$var tri1 1 @ devpor $end
$var tri1 1 A devoe $end
$var wire 1 B recevA[0]~output_o $end
$var wire 1 C recevA[1]~output_o $end
$var wire 1 D recevA[2]~output_o $end
$var wire 1 E recevA[3]~output_o $end
$var wire 1 F recevB[0]~output_o $end
$var wire 1 G recevB[1]~output_o $end
$var wire 1 H recevB[2]~output_o $end
$var wire 1 I recevB[3]~output_o $end
$var wire 1 J recevC[0]~output_o $end
$var wire 1 K recevC[1]~output_o $end
$var wire 1 L recevC[2]~output_o $end
$var wire 1 M recevC[3]~output_o $end
$var wire 1 N recevD[0]~output_o $end
$var wire 1 O recevD[1]~output_o $end
$var wire 1 P recevD[2]~output_o $end
$var wire 1 Q recevD[3]~output_o $end
$var wire 1 R received~output_o $end
$var wire 1 S clk~input_o $end
$var wire 1 T C[0]~input_o $end
$var wire 1 U C[1]~input_o $end
$var wire 1 V C[2]~input_o $end
$var wire 1 W C[3]~input_o $end
$var wire 1 X ld_C~input_o $end
$var wire 1 Y tx|regC|Aux~4_combout $end
$var wire 1 Z transmit~input_o $end
$var wire 1 [ rx|wordcontador|Q~2_combout $end
$var wire 1 \ rx|bitcontador|Q~0_combout $end
$var wire 1 ] rx|bitcontador|Q~1_combout $end
$var wire 1 ^ rx|wordcontador|Q[0]~1_combout $end
$var wire 1 _ rx|wordcontador|Q~0_combout $end
$var wire 1 ` rx|FFJK2|Qp~0_combout $end
$var wire 1 a rx|FFJK2|Qp~1_combout $end
$var wire 1 b rx|FFJK2|Qp~q $end
$var wire 1 c rx|FFD1|Q~q $end
$var wire 1 d tx|regC|Aux[0]~1_combout $end
$var wire 1 e tx|regC|Aux~3_combout $end
$var wire 1 f tx|regC|Aux~2_combout $end
$var wire 1 g tx|regC|Aux~0_combout $end
$var wire 1 h B[0]~input_o $end
$var wire 1 i B[1]~input_o $end
$var wire 1 j B[2]~input_o $end
$var wire 1 k B[3]~input_o $end
$var wire 1 l ld_B~input_o $end
$var wire 1 m tx|regB|Aux~4_combout $end
$var wire 1 n tx|regB|Aux[0]~1_combout $end
$var wire 1 o tx|regB|Aux~3_combout $end
$var wire 1 p tx|regB|Aux~2_combout $end
$var wire 1 q tx|regB|Aux~0_combout $end
$var wire 1 r A[0]~input_o $end
$var wire 1 s A[1]~input_o $end
$var wire 1 t A[2]~input_o $end
$var wire 1 u A[3]~input_o $end
$var wire 1 v ld_A~input_o $end
$var wire 1 w tx|regA|Aux~4_combout $end
$var wire 1 x tx|regA|Aux[0]~1_combout $end
$var wire 1 y tx|regA|Aux~3_combout $end
$var wire 1 z tx|regA|Aux~2_combout $end
$var wire 1 { tx|regA|Aux~0_combout $end
$var wire 1 | tx|mut|Mux0~0_combout $end
$var wire 1 } D[0]~input_o $end
$var wire 1 ~ D[1]~input_o $end
$var wire 1 !! D[2]~input_o $end
$var wire 1 "! D[3]~input_o $end
$var wire 1 #! ld_D~input_o $end
$var wire 1 $! tx|regD|Aux~4_combout $end
$var wire 1 %! tx|regD|Aux[0]~1_combout $end
$var wire 1 &! tx|regD|Aux~3_combout $end
$var wire 1 '! tx|regD|Aux~2_combout $end
$var wire 1 (! tx|regD|Aux~0_combout $end
$var wire 1 )! tx|mut|Mux0~1_combout $end
$var wire 1 *! rx|comb~0_combout $end
$var wire 1 +! rx|comb~1_combout $end
$var wire 1 ,! rx|comb~2_combout $end
$var wire 1 -! rx|comb~3_combout $end
$var wire 1 .! tx|regC|Aux [3] $end
$var wire 1 /! tx|regC|Aux [2] $end
$var wire 1 0! tx|regC|Aux [1] $end
$var wire 1 1! tx|regC|Aux [0] $end
$var wire 1 2! rx|regA|Out [3] $end
$var wire 1 3! rx|regA|Out [2] $end
$var wire 1 4! rx|regA|Out [1] $end
$var wire 1 5! rx|regA|Out [0] $end
$var wire 1 6! rx|regB|Out [3] $end
$var wire 1 7! rx|regB|Out [2] $end
$var wire 1 8! rx|regB|Out [1] $end
$var wire 1 9! rx|regB|Out [0] $end
$var wire 1 :! rx|regC|Out [3] $end
$var wire 1 ;! rx|regC|Out [2] $end
$var wire 1 <! rx|regC|Out [1] $end
$var wire 1 =! rx|regC|Out [0] $end
$var wire 1 >! rx|regD|Out [3] $end
$var wire 1 ?! rx|regD|Out [2] $end
$var wire 1 @! rx|regD|Out [1] $end
$var wire 1 A! rx|regD|Out [0] $end
$var wire 1 B! tx|regB|Aux [3] $end
$var wire 1 C! tx|regB|Aux [2] $end
$var wire 1 D! tx|regB|Aux [1] $end
$var wire 1 E! tx|regB|Aux [0] $end
$var wire 1 F! rx|wordcontador|Q [1] $end
$var wire 1 G! rx|wordcontador|Q [0] $end
$var wire 1 H! tx|regA|Aux [3] $end
$var wire 1 I! tx|regA|Aux [2] $end
$var wire 1 J! tx|regA|Aux [1] $end
$var wire 1 K! tx|regA|Aux [0] $end
$var wire 1 L! tx|regD|Aux [3] $end
$var wire 1 M! tx|regD|Aux [2] $end
$var wire 1 N! tx|regD|Aux [1] $end
$var wire 1 O! tx|regD|Aux [0] $end
$var wire 1 P! rx|bitcontador|Q [1] $end
$var wire 1 Q! rx|bitcontador|Q [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1110 !
b1000 "
b1010 #
b110 $
0%
0&
0'
0(
0)
0*
0+
0/
0.
0-
0,
03
02
01
00
07
06
05
04
0;
0:
09
08
0<
1=
x>
1?
1@
1A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
0N
0O
0P
0Q
0R
0S
0T
1U
0V
1W
0X
0Y
0Z
0[
0\
0]
1^
0_
1`
1a
0b
0c
0d
0e
0f
0g
0h
0i
0j
1k
0l
0m
0n
0o
0p
0q
0r
1s
1t
1u
0v
0w
0x
0y
0z
0{
0|
0}
1~
1!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
01!
00!
0/!
0.!
05!
04!
03!
02!
09!
08!
07!
06!
0=!
0<!
0;!
0:!
0A!
0@!
0?!
0>!
0E!
0D!
0C!
0B!
0G!
0F!
0K!
0J!
0I!
0H!
0O!
0N!
0M!
0L!
0Q!
0P!
$end
#10000
1%
1S
1b
1R
0^
1+
1[
#20000
1&
1'
1(
1)
0%
1v
1l
1X
1#!
0S
1x
1n
1d
1%!
1z
1y
1w
1m
1f
1Y
1'!
1&!
#30000
1%
1S
1N!
1M!
1J!
1I!
1H!
1B!
10!
1.!
#40000
0%
0S
#50000
1%
1S
#60000
0%
0S
#70000
0&
0'
0(
0)
1%
0v
0l
0X
0#!
1S
0x
0n
0d
0%!
1{
0w
1o
0m
1g
0f
1e
0Y
1(!
0&!
#80000
1*
0%
1Z
0S
1c
1*!
1%!
1x
1n
1d
1\
#90000
1%
1S
1O!
0M!
1K!
0H!
1C!
0B!
11!
00!
1/!
0.!
1Q!
1|
1$!
0'!
1w
0y
1p
0o
1Y
0g
1f
0e
1]
0\
1)!
#100000
0%
0S
#110000
1%
1S
0N!
1L!
0I!
1H!
1D!
0C!
01!
10!
0/!
1.!
1P!
0Q!
12!
1E
1,
0(!
1&!
0z
1y
1q
0p
0Y
1g
0f
1e
1\
#120000
0*
0%
0Z
0S
#130000
1%
1S
0O!
1M!
0J!
1I!
1E!
0D!
11!
00!
1/!
0.!
1Q!
13!
1D
1^
1-
0$!
1'!
0{
1z
1m
0q
1Y
0g
1f
0e
0]
0\
#140000
0%
0S
#150000
1%
1S
1N!
0L!
0K!
1J!
0E!
1B!
01!
10!
0/!
1.!
1G!
0P!
0Q!
14!
1C
0|
1+!
0*!
0^
1.
1(!
0&!
0w
1{
0m
1o
0Y
1g
0f
1e
1_
0[
1\
0)!
#160000
0%
0S
#170000
1%
1S
1O!
0M!
1K!
0H!
1C!
0B!
11!
00!
1/!
0.!
1Q!
1$!
0'!
1w
0y
1p
0o
1Y
0g
1f
0e
1]
0\
#180000
0%
0S
#190000
1%
1S
0N!
1L!
0I!
1H!
1D!
0C!
01!
10!
0/!
1.!
1P!
0Q!
0(!
1&!
0z
1y
1q
0p
0Y
1g
0f
1e
1\
#200000
0%
0S
#210000
1%
1S
0O!
1M!
0J!
1I!
1E!
0D!
11!
00!
1/!
0.!
1Q!
1|
1^
0$!
1'!
0{
1z
1m
0q
1Y
0g
1f
0e
0]
0\
1)!
#220000
0%
0S
#230000
1%
1S
1N!
0L!
0K!
1J!
0E!
1B!
01!
10!
0/!
1.!
1F!
0G!
0P!
0Q!
16!
1I
0|
1,!
0+!
0^
10
1(!
0&!
0w
1{
0m
1o
0)!
0Y
1g
0f
1e
1[
1\
#240000
0%
0S
#250000
1%
1S
1O!
0M!
1K!
0H!
1C!
0B!
11!
00!
1/!
0.!
1Q!
1)!
1$!
0'!
1w
0y
1p
0o
1Y
0g
1f
0e
1]
0\
#260000
0%
0S
#270000
1%
1S
0N!
1L!
0I!
1H!
1D!
0C!
01!
10!
0/!
1.!
1P!
0Q!
1:!
1M
14
0(!
1&!
0z
1y
1q
0p
0)!
0Y
1g
0f
1e
1\
#280000
0%
0S
#290000
1%
1S
0O!
1M!
0J!
1I!
1E!
0D!
11!
00!
1/!
0.!
1Q!
1;!
0:!
0M
1L
1^
15
04
1)!
0$!
1'!
0{
1z
1m
0q
1Y
0g
1f
0e
0]
0\
#300000
0%
0S
#310000
1%
1S
1N!
0L!
0K!
1J!
0E!
1B!
01!
10!
0/!
1.!
1G!
0P!
0Q!
1<!
0;!
1:!
1M
0L
1K
1|
1-!
0,!
0^
16
05
14
1(!
0&!
0w
1{
0m
1o
0)!
0Y
1g
0f
1e
0_
0[
1\
#320000
0%
0S
#330000
1%
1S
1O!
0M!
1K!
0H!
1C!
0B!
11!
00!
1/!
0.!
1Q!
1)!
1$!
0'!
1w
0y
1p
0o
1Y
0g
1f
0e
1]
0\
#340000
0%
0S
#350000
1%
1S
0N!
1L!
0I!
1H!
1D!
0C!
01!
10!
0/!
1.!
1P!
0Q!
1>!
1Q
18
0(!
1&!
0z
1y
1q
0p
0Y
1g
0f
1e
1\
#360000
0%
0S
#370000
1%
1S
0O!
1M!
0J!
1I!
1E!
0D!
11!
00!
1/!
0.!
1Q!
1?!
1P
0`
1^
19
0)!
0$!
1'!
0{
1z
1m
0q
1Y
0g
1f
0e
0]
0\
0a
#380000
0%
0S
#390000
1%
1S
1N!
0L!
0K!
1J!
0E!
1B!
01!
10!
0/!
1.!
0F!
0G!
0P!
0Q!
1@!
0>!
0b
0R
0Q
1O
0|
0-!
1*!
1`
1:
08
0+
1(!
0&!
0w
1{
0m
1o
1)!
0Y
1g
0f
1e
1a
0)!
0c
0*!
0%!
0x
0n
0d
#400000
0%
0S
#410000
1%
1S
1b
1R
0^
1+
1[
#420000
0%
0S
#430000
1%
1S
#440000
0%
0S
#450000
1%
1S
#460000
0%
0S
#470000
1%
1S
#480000
0%
0S
#490000
1%
1S
#500000
0%
0S
#510000
1%
1S
#520000
0%
0S
#530000
1%
1S
#540000
0%
0S
#550000
1%
1S
#560000
0%
0S
#570000
1%
1S
#580000
0%
0S
#590000
1%
1S
#600000
0%
0S
#610000
1%
1S
#620000
0%
0S
#630000
1%
1S
#640000
0%
0S
#650000
1%
1S
#660000
0%
0S
#670000
1%
1S
#680000
0%
0S
#690000
1%
1S
#700000
0%
0S
#710000
1%
1S
#720000
0%
0S
#730000
1%
1S
#740000
0%
0S
#750000
1%
1S
#760000
0%
0S
#770000
1%
1S
#780000
0%
0S
#790000
1%
1S
#800000
0%
0S
#810000
1%
1S
#820000
0%
0S
#830000
1%
1S
#840000
0%
0S
#850000
1%
1S
#860000
0%
0S
#870000
1%
1S
#880000
0%
0S
#890000
1%
1S
#900000
0%
0S
#910000
1%
1S
#920000
0%
0S
#930000
1%
1S
#940000
0%
0S
#950000
1%
1S
#960000
0%
0S
#970000
1%
1S
#980000
0%
0S
#990000
1%
1S
#1000000
