#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x1d494e0 .scope module, "zap_top" "zap_top" 2 31;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_valid"
    .port_info 4 /INPUT 1 "i_instr_abort"
    .port_info 5 /OUTPUT 1 "o_read_en"
    .port_info 6 /OUTPUT 1 "o_write_en"
    .port_info 7 /OUTPUT 32 "o_address"
    .port_info 8 /OUTPUT 1 "o_unsigned_byte_en"
    .port_info 9 /OUTPUT 1 "o_signed_byte_en"
    .port_info 10 /OUTPUT 1 "o_unsigned_halfword_en"
    .port_info 11 /OUTPUT 1 "o_signed_halfword_en"
    .port_info 12 /OUTPUT 1 "o_mem_translate"
    .port_info 13 /INPUT 1 "i_data_stall"
    .port_info 14 /INPUT 1 "i_data_abort"
    .port_info 15 /INPUT 32 "i_rd_data"
    .port_info 16 /OUTPUT 32 "o_wr_data"
    .port_info 17 /INPUT 1 "i_fiq"
    .port_info 18 /INPUT 1 "i_irq"
    .port_info 19 /OUTPUT 1 "o_fiq_ack"
    .port_info 20 /OUTPUT 1 "o_irq_ack"
    .port_info 21 /OUTPUT 32 "o_pc"
    .port_info 22 /OUTPUT 32 "o_cpsr"
    .port_info 23 /OUTPUT 32 "o_cp15_r0_id_reg_ro"
    .port_info 24 /OUTPUT 32 "o_cp15_r1_control_rw"
    .port_info 25 /OUTPUT 32 "o_cp15_r2_ttbase_rw"
    .port_info 26 /OUTPUT 32 "o_cp15_r3_dac_rw"
    .port_info 27 /OUTPUT 32 "o_cp15_r5_fsr_ro"
    .port_info 28 /OUTPUT 32 "o_cp15_r6_far_ro"
    .port_info 29 /OUTPUT 1 "o_inv_cache"
    .port_info 30 /OUTPUT 1 "o_inv_tlb"
    .port_info 31 /OUTPUT 32 "o_inv_tlb_specific"
    .port_info 32 /OUTPUT 1 "o_inv_tlb_specific_en"
    .port_info 33 /INPUT 32 "i_fsr"
    .port_info 34 /INPUT 1 "i_fsr_dav"
    .port_info 35 /INPUT 32 "i_far"
    .port_info 36 /INPUT 1 "i_far_dav"
P_0x1b1d000 .param/l "ALU_OPS" 0 2 40, +C4<00000000000000000000000000100000>;
P_0x1b1d040 .param/l "ARCH_REGS" 0 2 36, +C4<00000000000000000000000000100000>;
P_0x1b1d080 .param/l "DATA_ABORT_VECTOR" 0 2 54, C4<00000000000000000000000000010000>;
P_0x1b1d0c0 .param/l "FIQ_VECTOR" 0 2 55, C4<00000000000000000000000000011100>;
P_0x1b1d100 .param/l "FLAG_WDT" 0 2 51, +C4<00000000000000000000000000100000>;
P_0x1b1d140 .param/l "INSTRUCTION_ABORT_VECTOR" 0 2 57, C4<00000000000000000000000000001100>;
P_0x1b1d180 .param/l "IRQ_VECTOR" 0 2 56, C4<00000000000000000000000000011000>;
P_0x1b1d1c0 .param/l "PHY_REGS" 0 2 48, +C4<00000000000000000000000001000000>;
P_0x1b1d200 .param/l "SHIFT_OPS" 0 2 44, +C4<00000000000000000000000000000101>;
P_0x1b1d240 .param/l "SWI_VECTOR" 0 2 58, C4<00000000000000000000000000001000>;
P_0x1b1d280 .param/l "UND_VECTOR" 0 2 59, C4<00000000000000000000000000000100>;
L_0x1d913f0 .functor BUFZ 32, v0x1b977c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1e06fe0 .functor BUFZ 1, v0x1c63170_0, C4<0>, C4<0>, C4<0>;
v0x1de2ea0_0 .net "alu_abt_ff", 0 0, v0x1cf9920_0;  1 drivers
v0x1de2fb0_0 .net "alu_alu_result_ff", 31 0, v0x1cf99e0_0;  1 drivers
v0x1deadb0_0 .net "alu_alu_result_nxt", 31 0, v0x1cf8720_0;  1 drivers
v0x1deae50_0 .net "alu_dav_ff", 0 0, v0x1cf7cf0_0;  1 drivers
v0x1deaef0_0 .net "alu_dav_nxt", 0 0, v0x1cf7db0_0;  1 drivers
v0x1deb030_0 .net "alu_destination_index_ff", 5 0, v0x1a24980_0;  1 drivers
v0x1deb0d0_0 .net "alu_fiq_ff", 0 0, v0x1b97640_0;  1 drivers
v0x1deb1c0_0 .net "alu_flag_update_ff", 0 0, v0x1b97700_0;  1 drivers
v0x1deb2b0_0 .net "alu_flags_ff", 31 0, v0x1b977c0_0;  1 drivers
v0x1deb3e0_0 .net "alu_irq_ff", 0 0, v0x1c62ff0_0;  1 drivers
v0x1deb4d0_0 .net "alu_mem_load_ff", 0 0, v0x1c63170_0;  1 drivers
v0x1deb570_0 .net "alu_mem_srcdest_index_ff", 5 0, v0x1d96750_0;  1 drivers
v0x1deb630_0 .net "alu_pc_plus_8_ff", 31 0, v0x1ac10a0_0;  1 drivers
v0x1deb740_0 .net "alu_swi_ff", 0 0, v0x1a14a40_0;  1 drivers
v0x1deb830_0 .net "alu_und_ff", 0 0, v0x1a14b00_0;  1 drivers
v0x1deb920_0 .net "clear_from_alu", 0 0, v0x1cf8800_0;  1 drivers
v0x1debad0_0 .net "clear_from_writeback", 0 0, v0x1dde040_0;  1 drivers
v0x1debc80_0 .net "cpsr", 31 0, v0x1dde620_0;  1 drivers
v0x1debd20_0 .net "cpsr_nxt", 31 0, L_0x1e070e0;  1 drivers
v0x1debdc0_0 .net "decode_abt_ff", 0 0, v0x1dbd870_0;  1 drivers
v0x1debeb0_0 .net "decode_alu_operation_ff", 4 0, v0x1dbd9d0_0;  1 drivers
v0x1debfa0_0 .net "decode_alu_source_ff", 32 0, v0x1dbdb70_0;  1 drivers
v0x1dec090_0 .net "decode_condition_code", 3 0, v0x1dbdd10_0;  1 drivers
v0x1dec1a0_0 .net "decode_destination_index", 5 0, v0x1dbdeb0_0;  1 drivers
v0x1dec2b0_0 .net "decode_fiq_ff", 0 0, v0x1dbc620_0;  1 drivers
v0x1dec3a0_0 .net "decode_flag_update_ff", 0 0, v0x1dbc780_0;  1 drivers
v0x1dec490_0 .net "decode_force32_ff", 0 0, v0x1dbe4c0_0;  1 drivers
v0x1dec580_0 .net "decode_irq_ff", 0 0, v0x1dbe630_0;  1 drivers
v0x1dec670_0 .net "decode_mem_load_ff", 0 0, v0x1dbe7a0_0;  1 drivers
v0x1dec760_0 .net "decode_mem_pre_index_ff", 0 0, v0x1dbe910_0;  1 drivers
v0x1dec850_0 .net "decode_mem_signed_byte_enable_ff", 0 0, v0x1dbea80_0;  1 drivers
v0x1dec940_0 .net "decode_mem_signed_halfword_enable_ff", 0 0, v0x1dbebf0_0;  1 drivers
v0x1deca30_0 .net "decode_mem_srcdest_index_ff", 5 0, v0x1dbed60_0;  1 drivers
v0x1debbe0_0 .net "decode_mem_store_ff", 0 0, v0x1dbef00_0;  1 drivers
v0x1decd30_0 .net "decode_mem_translate_ff", 0 0, v0x1dbf090_0;  1 drivers
v0x1dece20_0 .net "decode_mem_unsigned_byte_enable_ff", 0 0, v0x1dbf200_0;  1 drivers
v0x1decf10_0 .net "decode_mem_unsigned_halfword_enable_ff", 0 0, v0x1dbf370_0;  1 drivers
v0x1ded000_0 .net "decode_pc_plus_8_ff", 31 0, v0x1dbf4e0_0;  1 drivers
v0x1ded110_0 .net "decode_shift_length_ff", 32 0, v0x1dbf5a0_0;  1 drivers
v0x1ded220_0 .net "decode_shift_operation_ff", 2 0, v0x1dbf760_0;  1 drivers
v0x1ded330_0 .net "decode_shift_source_ff", 32 0, v0x1dbf930_0;  1 drivers
v0x1ded440_0 .net "decode_swi_ff", 0 0, v0x1dbfbb0_0;  1 drivers
v0x1ded530_0 .net "decode_switch_ff", 0 0, v0x1dbfd30_0;  1 drivers
v0x1ded620_0 .net "decode_und_ff", 0 0, v0x1dbff60_0;  1 drivers
v0x1ded710_0 .net "fetch_instr_abort", 0 0, v0x1dc1cd0_0;  1 drivers
v0x1ded800_0 .net "fetch_instruction", 31 0, v0x1dc1da0_0;  1 drivers
v0x1ded8c0_0 .net "fetch_pc_plus_8_ff", 31 0, v0x1dc1e40_0;  1 drivers
v0x1ded9d0_0 .net "fetch_valid", 0 0, v0x1dc1f00_0;  1 drivers
o0x7f3ba0b808b8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1deda70_0 .net "i_clk", 0 0, o0x7f3ba0b808b8;  0 drivers
o0x7f3ba0b80978 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dedb10_0 .net "i_data_abort", 0 0, o0x7f3ba0b80978;  0 drivers
o0x7f3ba0b809a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dedc00_0 .net "i_data_stall", 0 0, o0x7f3ba0b809a8;  0 drivers
o0x7f3ba0b88838 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1dedca0_0 .net "i_far", 31 0, o0x7f3ba0b88838;  0 drivers
o0x7f3ba0b88868 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dedd60_0 .net "i_far_dav", 0 0, o0x7f3ba0b88868;  0 drivers
o0x7f3ba0b838e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dede00_0 .net "i_fiq", 0 0, o0x7f3ba0b838e8;  0 drivers
o0x7f3ba0b888c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1dedef0_0 .net "i_fsr", 31 0, o0x7f3ba0b888c8;  0 drivers
o0x7f3ba0b888f8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dedf90_0 .net "i_fsr_dav", 0 0, o0x7f3ba0b888f8;  0 drivers
o0x7f3ba0b85ad8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dee030_0 .net "i_instr_abort", 0 0, o0x7f3ba0b85ad8;  0 drivers
o0x7f3ba0b85b08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1dee0d0_0 .net "i_instruction", 31 0, o0x7f3ba0b85b08;  0 drivers
o0x7f3ba0b83978 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dee170_0 .net "i_irq", 0 0, o0x7f3ba0b83978;  0 drivers
o0x7f3ba0b86618 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x1dee260_0 .net "i_rd_data", 31 0, o0x7f3ba0b86618;  0 drivers
o0x7f3ba0b80cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dee350_0 .net "i_reset", 0 0, o0x7f3ba0b80cd8;  0 drivers
o0x7f3ba0b85b68 .functor BUFZ 1, C4<z>; HiZ drive
v0x1dee3f0_0 .net "i_valid", 0 0, o0x7f3ba0b85b68;  0 drivers
v0x1dee490_0 .net "issue_abt_ff", 0 0, v0x1dcd8f0_0;  1 drivers
v0x1dee580_0 .net "issue_alu_operation_ff", 4 0, v0x1dcd990_0;  1 drivers
v0x1dee670_0 .net "issue_alu_source_ff", 32 0, v0x1dcda30_0;  1 drivers
v0x1dcb580_0 .net "issue_alu_source_value_ff", 31 0, v0x1dcdb10_0;  1 drivers
v0x1decad0_0 .net "issue_condition_code_ff", 3 0, v0x1dcdcd0_0;  1 drivers
v0x1decbc0_0 .net "issue_destination_index_ff", 5 0, v0x1dcddb0_0;  1 drivers
v0x1deeb20_0 .net "issue_fiq_ff", 0 0, v0x1dcde90_0;  1 drivers
v0x1deebc0_0 .net "issue_flag_update_ff", 0 0, v0x1dcdf50_0;  1 drivers
v0x1deecb0_0 .net "issue_force32_ff", 0 0, v0x1dce010_0;  1 drivers
v0x1deeda0_0 .net "issue_irq_ff", 0 0, v0x1dce0d0_0;  1 drivers
v0x1deee90_0 .net "issue_mem_load_ff", 0 0, v0x1dce190_0;  1 drivers
v0x1deef80_0 .net "issue_mem_pre_index_ff", 0 0, v0x1dcc8c0_0;  1 drivers
v0x1def070_0 .net "issue_mem_signed_byte_enable_ff", 0 0, v0x1dcc980_0;  1 drivers
v0x1def160_0 .net "issue_mem_signed_halfword_enable_ff", 0 0, v0x1dce640_0;  1 drivers
v0x1def250_0 .net "issue_mem_srcdest_index_ff", 5 0, v0x1dce6e0_0;  1 drivers
v0x1def340_0 .net "issue_mem_srcdest_value_ff", 31 0, v0x1dce780_0;  1 drivers
v0x1def430_0 .net "issue_mem_store_ff", 0 0, v0x1dce8c0_0;  1 drivers
v0x1def520_0 .net "issue_mem_translate_ff", 0 0, v0x1dce980_0;  1 drivers
v0x1def610_0 .net "issue_mem_unsigned_byte_enable_ff", 0 0, v0x1dcea40_0;  1 drivers
v0x1def700_0 .net "issue_mem_unsigned_halfword_enable_ff", 0 0, v0x1dceb00_0;  1 drivers
v0x1def7f0_0 .net "issue_pc_plus_8_ff", 31 0, v0x1dcebc0_0;  1 drivers
v0x1def8e0_0 .net "issue_shift_length_ff", 32 0, v0x1dcf020_0;  1 drivers
v0x1def9d0_0 .net "issue_shift_length_value_ff", 31 0, v0x1dcf100_0;  1 drivers
v0x1defa70_0 .net "issue_shift_operation_ff", 2 0, v0x1dcf2c0_0;  1 drivers
v0x1defb10_0 .net "issue_shift_source_ff", 32 0, v0x1dcf3a0_0;  1 drivers
v0x1defc00_0 .net "issue_shift_source_value_ff", 31 0, v0x1dcf480_0;  1 drivers
v0x1defd30_0 .net "issue_shifter_disable_ff", 0 0, v0x1dcf640_0;  1 drivers
v0x1defdd0_0 .net "issue_swi_ff", 0 0, v0x1dcf8f0_0;  1 drivers
v0x1defec0_0 .net "issue_switch_ff", 0 0, v0x1dcf9b0_0;  1 drivers
v0x1deffb0_0 .net "issue_und_ff", 0 0, v0x1dcfa70_0;  1 drivers
v0x1df00a0_0 .net "memory_alu_result_ff", 31 0, v0x1dd53e0_0;  1 drivers
v0x1df0140_0 .net "memory_data_abt_ff", 0 0, v0x1dd5940_0;  1 drivers
v0x1df0230_0 .net "memory_dav_ff", 0 0, v0x1dd5480_0;  1 drivers
v0x1df02d0_0 .net "memory_destination_index_ff", 5 0, v0x1dd5550_0;  1 drivers
v0x1df0370_0 .net "memory_fiq_ff", 0 0, v0x1dd5620_0;  1 drivers
v0x1df0460_0 .net "memory_flag_update_ff", 0 0, v0x1dd56c0_0;  1 drivers
v0x1df0550_0 .net "memory_flags_ff", 31 0, v0x1dd5760_0;  1 drivers
v0x1df0640_0 .net "memory_instr_abort_ff", 0 0, v0x1dd5800_0;  1 drivers
v0x1df0730_0 .net "memory_irq_ff", 0 0, v0x1dd58a0_0;  1 drivers
v0x1df0820_0 .net "memory_mem_load_ff", 0 0, v0x1dd59e0_0;  1 drivers
v0x1df08c0_0 .net "memory_mem_rd_data_ff", 31 0, v0x1dd5ab0_0;  1 drivers
v0x1df09b0_0 .net "memory_mem_srcdest_index_ff", 5 0, v0x1dd5b50_0;  1 drivers
v0x1df0a50_0 .net "memory_pc_plus_8_ff", 31 0, v0x1dd5c40_0;  1 drivers
v0x1df0b40_0 .net "memory_swi_ff", 0 0, v0x1dd5d00_0;  1 drivers
v0x1df0c30_0 .net "memory_und_ff", 0 0, v0x1dd51b0_0;  1 drivers
v0x1df0d20_0 .net "o_address", 31 0, v0x1c63090_0;  1 drivers
v0x1df0dc0_0 .net "o_cp15_r0_id_reg_ro", 31 0, v0x1dde0e0_0;  1 drivers
v0x1df0e60_0 .net "o_cp15_r1_control_rw", 31 0, v0x1dde1c0_0;  1 drivers
v0x1df0f00_0 .net "o_cp15_r2_ttbase_rw", 31 0, v0x1dde2a0_0;  1 drivers
v0x1df0fa0_0 .net "o_cp15_r3_dac_rw", 31 0, v0x1dde380_0;  1 drivers
v0x1df1040_0 .net "o_cp15_r5_fsr_ro", 31 0, v0x1dde460_0;  1 drivers
v0x1df10e0_0 .net "o_cp15_r6_far_ro", 31 0, v0x1dde540_0;  1 drivers
v0x1df1180_0 .net "o_cpsr", 31 0, L_0x1d913f0;  1 drivers
v0x1df12b0_0 .net "o_fiq_ack", 0 0, v0x1dde780_0;  1 drivers
v0x1df1350_0 .net "o_inv_cache", 0 0, v0x1dde820_0;  1 drivers
v0x1df13f0_0 .net "o_inv_tlb", 0 0, v0x1dde8e0_0;  1 drivers
v0x1df1490_0 .net "o_inv_tlb_specific", 31 0, v0x1dde9a0_0;  1 drivers
v0x1df1530_0 .net "o_inv_tlb_specific_en", 0 0, v0x1ddea80_0;  1 drivers
v0x1df15d0_0 .net "o_irq_ack", 0 0, v0x1ddeb40_0;  1 drivers
v0x1df1670_0 .net "o_mem_translate", 0 0, v0x1b66000_0;  1 drivers
v0x1df1710_0 .net "o_pc", 31 0, v0x1ddec00_0;  1 drivers
v0x1df17b0_0 .net "o_read_en", 0 0, L_0x1e06fe0;  1 drivers
v0x1df1850_0 .net "o_signed_byte_en", 0 0, v0x1d965d0_0;  1 drivers
v0x1df18f0_0 .net "o_signed_halfword_en", 0 0, v0x1d96690_0;  1 drivers
v0x1df1990_0 .net "o_unsigned_byte_en", 0 0, v0x1ac0e40_0;  1 drivers
v0x1df1a30_0 .net "o_unsigned_halfword_en", 0 0, v0x1ac0f00_0;  1 drivers
v0x1df1ad0_0 .net "o_wr_data", 31 0, v0x1b65e60_0;  1 drivers
v0x1dee710_0 .net "o_write_en", 0 0, v0x1b65f40_0;  1 drivers
v0x1dee7b0_0 .net "pc_from_alu", 31 0, v0x1ac0fc0_0;  1 drivers
v0x1dee8a0_0 .net "rd_data_0", 31 0, v0x1ddecc0_0;  1 drivers
v0x1dee990_0 .net "rd_data_1", 31 0, v0x1dded90_0;  1 drivers
v0x1deea80_0 .net "rd_data_2", 31 0, v0x1ddee60_0;  1 drivers
v0x1df2380_0 .net "rd_data_3", 31 0, v0x1ddef30_0;  1 drivers
v0x1df2420_0 .net "rd_index_0", 5 0, v0x1dceca0_0;  1 drivers
v0x1df2510_0 .net "rd_index_1", 5 0, v0x1dced80_0;  1 drivers
v0x1df2600_0 .net "rd_index_2", 5 0, v0x1dcee60_0;  1 drivers
v0x1df26f0_0 .net "rd_index_3", 5 0, v0x1dcef40_0;  1 drivers
v0x1df27e0_0 .net "shifter_abt_ff", 0 0, v0x1de88c0_0;  1 drivers
v0x1df28d0_0 .net "shifter_alu_operation_ff", 4 0, v0x1de8990_0;  1 drivers
v0x1df29c0_0 .net "shifter_alu_source_value_ff", 31 0, v0x1de8a60_0;  1 drivers
v0x1df2ab0_0 .net "shifter_condition_code_ff", 3 0, v0x1de8b30_0;  1 drivers
v0x1df2ba0_0 .net "shifter_destination_index_ff", 5 0, v0x1de8c00_0;  1 drivers
v0x1df2c40_0 .net "shifter_fiq_ff", 0 0, v0x1de8cf0_0;  1 drivers
v0x1df2d30_0 .net "shifter_flag_update_ff", 0 0, v0x1de8d90_0;  1 drivers
v0x1df2e20_0 .net "shifter_force32_ff", 0 0, v0x1de8e60_0;  1 drivers
v0x1df2f10_0 .net "shifter_irq_ff", 0 0, v0x1de8f30_0;  1 drivers
v0x1df3000_0 .net "shifter_mem_load_ff", 0 0, v0x1de9000_0;  1 drivers
v0x1df30a0_0 .net "shifter_mem_pre_index_ff", 0 0, v0x1de90f0_0;  1 drivers
v0x1df3190_0 .net "shifter_mem_signed_byte_enable_ff", 0 0, v0x1de9190_0;  1 drivers
v0x1df3280_0 .net "shifter_mem_signed_halfword_enable_ff", 0 0, v0x1de9260_0;  1 drivers
v0x1df3370_0 .net "shifter_mem_srcdest_index_ff", 5 0, v0x1de9330_0;  1 drivers
v0x1df3410_0 .net "shifter_mem_srcdest_value_ff", 31 0, v0x1de9420_0;  1 drivers
v0x1df3500_0 .net "shifter_mem_store_ff", 0 0, v0x1de94c0_0;  1 drivers
v0x1df35f0_0 .net "shifter_mem_translate_ff", 0 0, v0x1de9590_0;  1 drivers
v0x1df36e0_0 .net "shifter_mem_unsigned_byte_enable_ff", 0 0, v0x1de9660_0;  1 drivers
v0x1df37d0_0 .net "shifter_mem_unsigned_halfword_enable_ff", 0 0, v0x1de9730_0;  1 drivers
v0x1df38c0_0 .net "shifter_pc_plus_8_ff", 31 0, v0x1de9800_0;  1 drivers
v0x1df39b0_0 .net "shifter_rrx_ff", 0 0, v0x1de98d0_0;  1 drivers
v0x1df3aa0_0 .net "shifter_shift_carry_ff", 0 0, v0x1de99a0_0;  1 drivers
v0x1df3b90_0 .net "shifter_shift_operation_ff", 2 0, v0x1de9a70_0;  1 drivers
v0x1df3c30_0 .net "shifter_shifted_source_value_ff", 31 0, v0x1de9b10_0;  1 drivers
v0x1df3d20_0 .net "shifter_swi_ff", 0 0, v0x1de9c80_0;  1 drivers
v0x1df3e10_0 .net "shifter_switch_ff", 0 0, v0x1de8360_0;  1 drivers
v0x1df3f00_0 .net "shifter_und_ff", 0 0, v0x1de8400_0;  1 drivers
v0x1df3ff0_0 .net "shifter_use_old_carry_ff", 0 0, v0x1de84d0_0;  1 drivers
v0x1df40e0_0 .net "stall_from_decode", 0 0, v0x1dbfaf0_0;  1 drivers
v0x1df4180_0 .net "stall_from_issue", 0 0, v0x1dcf7c0_0;  1 drivers
v0x1df4220_0 .net "stall_from_shifter", 0 0, v0x1de5b90_0;  1 drivers
L_0x1e07150 .reduce/nor o0x7f3ba0b85b68;
S_0x1d92650 .scope module, "u_zap_alu_main" "zap_alu_main" 2 579, 3 25 0, S_0x1d494e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_cpsr_ff"
    .port_info 3 /INPUT 32 "i_cpsr_nxt"
    .port_info 4 /INPUT 1 "i_switch_ff"
    .port_info 5 /INPUT 1 "i_clear_from_writeback"
    .port_info 6 /INPUT 1 "i_data_stall"
    .port_info 7 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 8 /INPUT 32 "i_alu_source_value_ff"
    .port_info 9 /INPUT 32 "i_shifted_source_value_ff"
    .port_info 10 /INPUT 1 "i_shift_carry_ff"
    .port_info 11 /INPUT 1 "i_rrx_ff"
    .port_info 12 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 13 /INPUT 1 "i_abt_ff"
    .port_info 14 /INPUT 1 "i_irq_ff"
    .port_info 15 /INPUT 1 "i_fiq_ff"
    .port_info 16 /INPUT 1 "i_swi_ff"
    .port_info 17 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 18 /INPUT 1 "i_mem_load_ff"
    .port_info 19 /INPUT 1 "i_mem_store_ff"
    .port_info 20 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 21 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 23 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 24 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 25 /INPUT 1 "i_mem_translate_ff"
    .port_info 26 /INPUT 4 "i_condition_code_ff"
    .port_info 27 /INPUT 6 "i_destination_index_ff"
    .port_info 28 /INPUT 5 "i_alu_operation_ff"
    .port_info 29 /INPUT 1 "i_flag_update_ff"
    .port_info 30 /INPUT 1 "i_force32align_ff"
    .port_info 31 /INPUT 1 "i_use_old_carry_ff"
    .port_info 32 /INPUT 1 "i_und_ff"
    .port_info 33 /OUTPUT 1 "o_und_ff"
    .port_info 34 /INPUT 1 "i_data_mem_fault"
    .port_info 35 /OUTPUT 32 "o_alu_result_nxt"
    .port_info 36 /OUTPUT 32 "o_alu_result_ff"
    .port_info 37 /OUTPUT 1 "o_abt_ff"
    .port_info 38 /OUTPUT 1 "o_irq_ff"
    .port_info 39 /OUTPUT 1 "o_fiq_ff"
    .port_info 40 /OUTPUT 1 "o_swi_ff"
    .port_info 41 /OUTPUT 1 "o_dav_ff"
    .port_info 42 /OUTPUT 1 "o_dav_nxt"
    .port_info 43 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 44 /OUTPUT 32 "o_mem_address_ff"
    .port_info 45 /OUTPUT 1 "o_clear_from_alu"
    .port_info 46 /OUTPUT 32 "o_pc_from_alu"
    .port_info 47 /OUTPUT 6 "o_destination_index_ff"
    .port_info 48 /OUTPUT 32 "o_flags_ff"
    .port_info 49 /OUTPUT 1 "o_flag_update_ff"
    .port_info 50 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 51 /OUTPUT 1 "o_mem_load_ff"
    .port_info 52 /OUTPUT 1 "o_mem_store_ff"
    .port_info 53 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 54 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 55 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 56 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 57 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 58 /OUTPUT 1 "o_mem_translate_ff"
P_0x1d97240 .param/l "ABT" 0 4 4, C4<10111>;
P_0x1d97280 .param/l "ADC" 0 5 7, C4<0101>;
P_0x1d972c0 .param/l "ADD" 0 5 6, C4<0100>;
P_0x1d97300 .param/l "AL" 0 6 16, C4<1110>;
P_0x1d97340 .param/l "ALU_OPS" 0 3 28, +C4<00000000000000000000000000100000>;
P_0x1d97380 .param/l "AND" 0 5 2, C4<0000>;
P_0x1d973c0 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x1d97400 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x1d97440 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x1d97480 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x1d974c0 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x1d97500 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x1d97540 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x1d97580 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x1d975c0 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x1d97600 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x1d97640 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x1d97680 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x1d976c0 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x1d97700 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x1d97740 .param/l "BIC" 0 5 16, C4<1110>;
P_0x1d97780 .param/l "C" 0 8 4, +C4<00000000000000000000000000011101>;
P_0x1d977c0 .param/l "CC" 0 6 5, C4<0011>;
P_0x1d97800 .param/l "CLZ" 0 5 26, C4<11000>;
P_0x1d97840 .param/l "CMN" 0 5 13, C4<1011>;
P_0x1d97880 .param/l "CMP" 0 5 12, C4<1010>;
P_0x1d978c0 .param/l "CP15_R0" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x1d97900 .param/l "CP15_R1" 0 7 86, +C4<00000000000000000000000000101100>;
P_0x1d97940 .param/l "CP15_R2" 0 7 87, +C4<00000000000000000000000000101101>;
P_0x1d97980 .param/l "CP15_R3" 0 7 88, +C4<00000000000000000000000000101110>;
P_0x1d979c0 .param/l "CP15_R4" 0 7 89, +C4<00000000000000000000000000101111>;
P_0x1d97a00 .param/l "CP15_R5" 0 7 90, +C4<00000000000000000000000000110000>;
P_0x1d97a40 .param/l "CP15_R6" 0 7 91, +C4<00000000000000000000000000110001>;
P_0x1d97a80 .param/l "CP15_R7" 0 7 92, +C4<00000000000000000000000000110010>;
P_0x1d97ac0 .param/l "CP15_R8" 0 7 93, +C4<00000000000000000000000000110011>;
P_0x1d97b00 .param/l "CS" 0 6 4, C4<0010>;
P_0x1d97b40 .param/l "EOR" 0 5 3, C4<0001>;
P_0x1d97b80 .param/l "EQ" 0 6 2, C4<0000>;
P_0x1d97bc0 .param/l "F" 0 8 7, +C4<00000000000000000000000000000110>;
P_0x1d97c00 .param/l "FIQ" 0 4 2, C4<10001>;
P_0x1d97c40 .param/l "FLAG_WDT" 0 3 29, +C4<00000000000000000000000000100000>;
P_0x1d97c80 .param/l "FMOV" 0 5 20, C4<10010>;
P_0x1d97cc0 .param/l "GE" 0 6 12, C4<1010>;
P_0x1d97d00 .param/l "GT" 0 6 14, C4<1100>;
P_0x1d97d40 .param/l "HI" 0 6 10, C4<1000>;
P_0x1d97d80 .param/l "I" 0 8 6, +C4<00000000000000000000000000000111>;
P_0x1d97dc0 .param/l "IRQ" 0 4 3, C4<00000000000000000000000000010010>;
P_0x1d97e00 .param/l "LE" 0 6 15, C4<1101>;
P_0x1d97e40 .param/l "LS" 0 6 11, C4<1001>;
P_0x1d97e80 .param/l "LT" 0 6 13, C4<1011>;
P_0x1d97ec0 .param/l "MI" 0 6 6, C4<0100>;
P_0x1d97f00 .param/l "MLA" 0 5 19, C4<10001>;
P_0x1d97f40 .param/l "MMOV" 0 5 21, C4<10011>;
P_0x1d97f80 .param/l "MOV" 0 5 15, C4<1101>;
P_0x1d97fc0 .param/l "MUL" 0 5 18, C4<10000>;
P_0x1d98000 .param/l "MVN" 0 5 17, C4<1111>;
P_0x1d98040 .param/l "N" 0 8 2, +C4<00000000000000000000000000011111>;
P_0x1d98080 .param/l "NE" 0 6 3, C4<0001>;
P_0x1d980c0 .param/l "NV" 0 6 17, C4<1111>;
P_0x1d98100 .param/l "ORR" 0 5 14, C4<1100>;
P_0x1d98140 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x1d98180 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x1d981c0 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x1d98200 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x1d98240 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x1d98280 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x1d982c0 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x1d98300 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x1d98340 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x1d98380 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x1d983c0 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x1d98400 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x1d98440 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x1d98480 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x1d984c0 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x1d98500 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x1d98540 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x1d98580 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x1d985c0 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x1d98600 .param/l "PHY_REGS" 0 3 26, +C4<00000000000000000000000001000000>;
P_0x1d98640 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x1d98680 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x1d986c0 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x1d98700 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x1d98740 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x1d98780 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x1d987c0 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x1d98800 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x1d98840 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x1d98880 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x1d988c0 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x1d98900 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x1d98940 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x1d98980 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x1d989c0 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x1d98a00 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x1d98a40 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x1d98a80 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x1d98ac0 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x1d98b00 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x1d98b40 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x1d98b80 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x1d98bc0 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x1d98c00 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x1d98c40 .param/l "PL" 0 6 7, C4<0101>;
P_0x1d98c80 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x1d98cc0 .param/l "RSB" 0 5 5, C4<0011>;
P_0x1d98d00 .param/l "RSC" 0 5 9, C4<0111>;
P_0x1d98d40 .param/l "SBC" 0 5 8, C4<0110>;
P_0x1d98d80 .param/l "SHIFT_OPS" 0 3 27, +C4<00000000000000000000000000000101>;
P_0x1d98dc0 .param/l "SMLAL" 0 5 25, C4<10111>;
P_0x1d98e00 .param/l "SMULL" 0 5 24, C4<10110>;
P_0x1d98e40 .param/l "SUB" 0 5 4, C4<0010>;
P_0x1d98e80 .param/l "SVC" 0 4 5, C4<10011>;
P_0x1d98ec0 .param/l "SYS" 0 4 7, C4<11111>;
P_0x1d98f00 .param/l "T" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x1d98f40 .param/l "TEQ" 0 5 11, C4<1001>;
P_0x1d98f80 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x1d98fc0 .param/l "TOTAL_PHY_REGS" 0 7 95, +C4<00000000000000000000000000110100>;
P_0x1d99000 .param/l "TST" 0 5 10, C4<1000>;
P_0x1d99040 .param/l "UMLAL" 0 5 23, C4<10101>;
P_0x1d99080 .param/l "UMULL" 0 5 22, C4<10100>;
P_0x1d990c0 .param/l "UND" 0 4 8, C4<11011>;
P_0x1d99100 .param/l "USR" 0 4 6, C4<10000>;
P_0x1d99140 .param/l "V" 0 8 5, +C4<00000000000000000000000000100110>;
P_0x1d99180 .param/l "VC" 0 6 9, C4<0111>;
P_0x1d991c0 .param/l "VS" 0 6 8, C4<0110>;
P_0x1d99200 .param/l "Z" 0 8 3, +C4<00000000000000000000000000011110>;
P_0x1d99240 .param/l "_C" 1 3 126, +C4<00000000000000000000000000000001>;
P_0x1d99280 .param/l "_N" 1 3 124, +C4<00000000000000000000000000000011>;
P_0x1d992c0 .param/l "_V" 1 3 127, +C4<00000000000000000000000000000000>;
P_0x1d99300 .param/l "_Z" 1 3 125, +C4<00000000000000000000000000000010>;
v0x1c59b80_0 .var "flags_ff", 31 0;
v0x1d448b0_0 .var "flags_nxt", 31 0;
v0x1d90b10_0 .net "i_abt_ff", 0 0, v0x1de88c0_0;  alias, 1 drivers
v0x1d90bb0_0 .net "i_alu_operation_ff", 4 0, v0x1de8990_0;  alias, 1 drivers
v0x1d48ff0_0 .net "i_alu_source_value_ff", 31 0, v0x1de8a60_0;  alias, 1 drivers
v0x1d0e4d0_0 .net "i_clear_from_writeback", 0 0, v0x1dde040_0;  alias, 1 drivers
v0x1d0e590_0 .net "i_clk", 0 0, o0x7f3ba0b808b8;  alias, 0 drivers
v0x1d06830_0 .net "i_condition_code_ff", 3 0, v0x1de8b30_0;  alias, 1 drivers
v0x1cf9040_0 .net "i_cpsr_ff", 31 0, v0x1dde620_0;  alias, 1 drivers
v0x1cf66b0_0 .net "i_cpsr_nxt", 31 0, L_0x1e070e0;  alias, 1 drivers
v0x1bc3030_0 .net "i_data_mem_fault", 0 0, o0x7f3ba0b80978;  alias, 0 drivers
v0x1bc30f0_0 .net "i_data_stall", 0 0, o0x7f3ba0b809a8;  alias, 0 drivers
v0x1d96fd0_0 .net "i_destination_index_ff", 5 0, v0x1de8c00_0;  alias, 1 drivers
v0x1d78380_0 .net "i_fiq_ff", 0 0, v0x1de8cf0_0;  alias, 1 drivers
v0x1d78440_0 .net "i_flag_update_ff", 0 0, v0x1de8d90_0;  alias, 1 drivers
v0x1ccf340_0 .net "i_force32align_ff", 0 0, v0x1de8e60_0;  alias, 1 drivers
v0x1ccf3e0_0 .net "i_irq_ff", 0 0, v0x1de8f30_0;  alias, 1 drivers
v0x1cf8210_0 .net "i_mem_load_ff", 0 0, v0x1de9000_0;  alias, 1 drivers
v0x1cf82d0_0 .net "i_mem_pre_index_ff", 0 0, v0x1de90f0_0;  alias, 1 drivers
v0x1c7cc90_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x1de9190_0;  alias, 1 drivers
v0x1c7cd30_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x1de9260_0;  alias, 1 drivers
v0x1c62c30_0 .net "i_mem_srcdest_index_ff", 5 0, v0x1de9330_0;  alias, 1 drivers
v0x1c62d10_0 .net "i_mem_srcdest_value_ff", 31 0, v0x1de9420_0;  alias, 1 drivers
v0x1c75760_0 .net "i_mem_store_ff", 0 0, v0x1de94c0_0;  alias, 1 drivers
v0x1c75800_0 .net "i_mem_translate_ff", 0 0, v0x1de9590_0;  alias, 1 drivers
v0x1cf8c40_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x1de9660_0;  alias, 1 drivers
v0x1cf8d00_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x1de9730_0;  alias, 1 drivers
v0x1d0d7a0_0 .net "i_pc_plus_8_ff", 31 0, v0x1de9800_0;  alias, 1 drivers
v0x1d0d880_0 .net "i_reset", 0 0, o0x7f3ba0b80cd8;  alias, 0 drivers
v0x1d0b1e0_0 .net "i_rrx_ff", 0 0, v0x1de98d0_0;  alias, 1 drivers
v0x1d0b2a0_0 .net "i_shift_carry_ff", 0 0, v0x1de99a0_0;  alias, 1 drivers
v0x1d08c20_0 .net "i_shifted_source_value_ff", 31 0, v0x1de9b10_0;  alias, 1 drivers
v0x1d08d00_0 .net "i_swi_ff", 0 0, v0x1de9c80_0;  alias, 1 drivers
v0x1cf77e0_0 .net "i_switch_ff", 0 0, v0x1de8360_0;  alias, 1 drivers
v0x1cf78a0_0 .net "i_und_ff", 0 0, v0x1de8400_0;  alias, 1 drivers
v0x1b4fb50_0 .net "i_use_old_carry_ff", 0 0, v0x1de84d0_0;  alias, 1 drivers
v0x1b4fbf0_0 .var "mem_address_nxt", 31 0;
v0x1cf9920_0 .var "o_abt_ff", 0 0;
v0x1cf99e0_0 .var "o_alu_result_ff", 31 0;
v0x1cf8720_0 .var "o_alu_result_nxt", 31 0;
v0x1cf8800_0 .var "o_clear_from_alu", 0 0;
v0x1cf7cf0_0 .var "o_dav_ff", 0 0;
v0x1cf7db0_0 .var "o_dav_nxt", 0 0;
v0x1a24980_0 .var "o_destination_index_ff", 5 0;
v0x1a24a60_0 .var "o_destination_index_nxt", 5 0;
v0x1b97640_0 .var "o_fiq_ff", 0 0;
v0x1b97700_0 .var "o_flag_update_ff", 0 0;
v0x1b977c0_0 .var "o_flags_ff", 31 0;
v0x1c62ff0_0 .var "o_irq_ff", 0 0;
v0x1c63090_0 .var "o_mem_address_ff", 31 0;
v0x1c63170_0 .var "o_mem_load_ff", 0 0;
v0x1d965d0_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x1d96690_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x1d96750_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x1b65e60_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x1b65f40_0 .var "o_mem_store_ff", 0 0;
v0x1b66000_0 .var "o_mem_translate_ff", 0 0;
v0x1ac0e40_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x1ac0f00_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x1ac0fc0_0 .var "o_pc_from_alu", 31 0;
v0x1ac10a0_0 .var "o_pc_plus_8_ff", 31 0;
v0x1a14a40_0 .var "o_swi_ff", 0 0;
v0x1a14b00_0 .var "o_und_ff", 0 0;
v0x1a14bc0_0 .var "rm", 31 0;
v0x1a14ca0_0 .var "rn", 31 0;
v0x1a14d40_0 .var "sleep_ff", 0 0;
v0x19db220_0 .var "sleep_nxt", 0 0;
E_0x1bd1df0/0 .event edge, v0x1d90bb0_0, v0x1a14d40_0, v0x1c59b80_0, v0x1d96fd0_0;
E_0x1bd1df0/1 .event edge, v0x1d06830_0, v0x1d2e680_0, v0x1a14ca0_0, v0x1a14bc0_0;
E_0x1bd1df0/2 .event edge, v0x1d0b1e0_0, v0x1d78440_0, v0x1d01ae0_0, v0x1d05ab0_0;
E_0x1bd1df0/3 .event edge, v0x1cc7bd0_0, v0x1ccf3e0_0, v0x1d78380_0, v0x1d90b10_0;
E_0x1bd1df0/4 .event edge, v0x1d08d00_0, v0x1cf78a0_0, v0x1d448b0_0, v0x1cf7db0_0;
E_0x1bd1df0/5 .event edge, v0x1d0d7a0_0, v0x1cf77e0_0, v0x1c62c30_0, v0x1cf8210_0;
E_0x1bd1df0 .event/or E_0x1bd1df0/0, E_0x1bd1df0/1, E_0x1bd1df0/2, E_0x1bd1df0/3, E_0x1bd1df0/4, E_0x1bd1df0/5;
E_0x1bd3750 .event edge, v0x1cf82d0_0, v0x1a14ca0_0, v0x1cf8720_0, v0x1ccf340_0;
E_0x1bd68a0 .event posedge, v0x1d0e590_0;
E_0x1bd6760 .event edge, v0x1d08c20_0, v0x1d48ff0_0, v0x1c59b80_0;
S_0x1cf7310 .scope begin, "blk1" "blk1" 3 297, 3 297 0, S_0x1d92650;
 .timescale 0 0;
v0x1d2e680_0 .var "opcode", 4 0;
v0x1cc7bd0_0 .var "rd", 31 0;
S_0x1cf6ec0 .scope begin, "blk2" "blk2" 3 321, 3 321 0, S_0x1cf7310;
 .timescale 0 0;
v0x1d05ab0_0 .var "exp_mask", 31 0;
v0x1d01ae0_0 .var/i "i", 31 0;
S_0x1cf6a70 .scope begin, "blk3" "blk3" 3 340, 3 340 0, S_0x1cf7310;
 .timescale 0 0;
S_0x1cf9dc0 .scope function, "count_leading_zeros" "count_leading_zeros" 3 554, 3 554 0, S_0x1d92650;
 .timescale 0 0;
v0x1d48ce0_0 .var "count_leading_zeros", 5 0;
v0x1d54880_0 .var "in", 31 0;
TD_zap_top.u_zap_alu_main.count_leading_zeros ;
    %fork t_1, S_0x1cf9450;
    %jmp t_0;
    .scope S_0x1cf9450;
t_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d76c60_0, 0, 1;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x1d3c390_0, 0, 6;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0x1d7d5c0_0, 0, 32;
T_0.0 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1d7d5c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x1d76c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0x1d54880_0;
    %load/vec4 v0x1d7d5c0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d76c60_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x1d3c390_0;
    %subi 1, 0, 6;
    %store/vec4 v0x1d3c390_0, 0, 6;
T_0.5 ;
T_0.2 ;
    %load/vec4 v0x1d7d5c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1d7d5c0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0x1d3c390_0;
    %store/vec4 v0x1d48ce0_0, 0, 6;
    %end;
    .scope S_0x1cf9dc0;
t_0 %join;
    %end;
S_0x1cf9450 .scope begin, "clzBlk" "clzBlk" 3 555, 3 555 0, S_0x1cf9dc0;
 .timescale 0 0;
v0x1d3c390_0 .var "cnt", 5 0;
v0x1d76c60_0 .var "done", 0 0;
v0x1d7d5c0_0 .var/i "i", 31 0;
S_0x1c62a40 .scope function, "is_cc_satisfied" "is_cc_satisfied" 3 521, 3 521 0, S_0x1d92650;
 .timescale 0 0;
v0x1d79ef0_0 .var "c", 0 0;
v0x1bbbfd0_0 .var "cc", 3 0;
v0x1b91690_0 .var "fl", 3 0;
v0x1b67620_0 .var "is_cc_satisfied", 0 0;
v0x1b6b910_0 .var "n", 0 0;
v0x1b51250_0 .var "ok", 0 0;
v0x1b0bc10_0 .var "v", 0 0;
v0x1b1f9b0_0 .var "z", 0 0;
TD_zap_top.u_zap_alu_main.is_cc_satisfied ;
    %load/vec4 v0x1b91690_0;
    %split/vec4 1;
    %store/vec4 v0x1b0bc10_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1d79ef0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x1b1f9b0_0, 0, 1;
    %store/vec4 v0x1b6b910_0, 0, 1;
    %load/vec4 v0x1bbbfd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %jmp T_1.22;
T_1.6 ;
    %load/vec4 v0x1b1f9b0_0;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.7 ;
    %load/vec4 v0x1b1f9b0_0;
    %nor/r;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.8 ;
    %load/vec4 v0x1d79ef0_0;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.9 ;
    %load/vec4 v0x1d79ef0_0;
    %nor/r;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.10 ;
    %load/vec4 v0x1b6b910_0;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.11 ;
    %load/vec4 v0x1b6b910_0;
    %nor/r;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.12 ;
    %load/vec4 v0x1b0bc10_0;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.13 ;
    %load/vec4 v0x1b0bc10_0;
    %nor/r;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.14 ;
    %load/vec4 v0x1d79ef0_0;
    %load/vec4 v0x1b1f9b0_0;
    %nor/r;
    %and;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.15 ;
    %load/vec4 v0x1d79ef0_0;
    %nor/r;
    %load/vec4 v0x1b1f9b0_0;
    %or;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.16 ;
    %load/vec4 v0x1b6b910_0;
    %load/vec4 v0x1b0bc10_0;
    %xor;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.17 ;
    %load/vec4 v0x1b6b910_0;
    %load/vec4 v0x1b0bc10_0;
    %xor;
    %nor/r;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.18 ;
    %load/vec4 v0x1b6b910_0;
    %load/vec4 v0x1b0bc10_0;
    %xor;
    %load/vec4 v0x1b1f9b0_0;
    %nor/r;
    %and;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.19 ;
    %load/vec4 v0x1b6b910_0;
    %load/vec4 v0x1b0bc10_0;
    %xor;
    %nor/r;
    %load/vec4 v0x1b1f9b0_0;
    %or;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b51250_0, 0, 1;
    %jmp T_1.22;
T_1.22 ;
    %pop/vec4 1;
    %load/vec4 v0x1b51250_0;
    %store/vec4 v0x1b67620_0, 0, 1;
    %end;
S_0x1d90620 .scope function, "process_arithmetic_instructions" "process_arithmetic_instructions" 3 461, 3 461 0, S_0x1d92650;
 .timescale 0 0;
v0x1a30740_0 .var "flags", 3 0;
v0x1a34c90_0 .var "i_flag_upd", 0 0;
v0x1a17890_0 .var "op", 4 0;
v0x1ac1320_0 .var "process_arithmetic_instructions", 35 0;
v0x1ac70d0_0 .var "rm", 31 0;
v0x1ad70c0_0 .var "rn", 31 0;
v0x19ddb50_0 .var "rrx", 0 0;
TD_zap_top.u_zap_alu_main.process_arithmetic_instructions ;
    %fork t_3, S_0x1d92410;
    %jmp t_2;
    .scope S_0x1d92410;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1a762d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a77bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a1d670_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b064d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1a50290_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1a83c40_0, 0, 4;
    %load/vec4 v0x19ddb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.23, 8;
    %load/vec4 v0x1a30740_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1ac70d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1ac70d0_0, 0, 32;
T_2.23 ;
    %load/vec4 v0x1a17890_0;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %jmp T_2.34;
T_2.25 ;
    %load/vec4 v0x1ad70c0_0;
    %pad/u 33;
    %load/vec4 v0x1ac70d0_0;
    %pad/u 33;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x1a762d0_0, 0, 32;
    %store/vec4 v0x1b064d0_0, 0, 1;
    %jmp T_2.34;
T_2.26 ;
    %load/vec4 v0x1ad70c0_0;
    %pad/u 33;
    %load/vec4 v0x1ac70d0_0;
    %pad/u 33;
    %add;
    %load/vec4 v0x1a30740_0;
    %parti/s 1, 1, 2;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x1a762d0_0, 0, 32;
    %store/vec4 v0x1b064d0_0, 0, 1;
    %jmp T_2.34;
T_2.27 ;
    %load/vec4 v0x1ad70c0_0;
    %pad/u 33;
    %load/vec4 v0x1ac70d0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x1a762d0_0, 0, 32;
    %store/vec4 v0x1b064d0_0, 0, 1;
    %jmp T_2.34;
T_2.28 ;
    %load/vec4 v0x1ad70c0_0;
    %pad/u 33;
    %load/vec4 v0x1ac70d0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x1a762d0_0, 0, 32;
    %store/vec4 v0x1b064d0_0, 0, 1;
    %jmp T_2.34;
T_2.29 ;
    %load/vec4 v0x1ad70c0_0;
    %pad/u 33;
    %load/vec4 v0x1ac70d0_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0x1a30740_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x1a762d0_0, 0, 32;
    %store/vec4 v0x1b064d0_0, 0, 1;
    %jmp T_2.34;
T_2.30 ;
    %load/vec4 v0x1ac70d0_0;
    %pad/u 33;
    %load/vec4 v0x1ad70c0_0;
    %pad/u 33;
    %inv;
    %add;
    %load/vec4 v0x1a30740_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v0x1a762d0_0, 0, 32;
    %store/vec4 v0x1b064d0_0, 0, 1;
    %jmp T_2.34;
T_2.31 ;
    %load/vec4 v0x1ac70d0_0;
    %pad/u 33;
    %load/vec4 v0x1ad70c0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 0, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x1a762d0_0, 0, 32;
    %store/vec4 v0x1b064d0_0, 0, 1;
    %jmp T_2.34;
T_2.32 ;
    %load/vec4 v0x1ac70d0_0;
    %pad/u 33;
    %load/vec4 v0x1ad70c0_0;
    %pad/u 33;
    %inv;
    %add;
    %addi 1, 0, 33;
    %split/vec4 32;
    %store/vec4 v0x1a762d0_0, 0, 32;
    %store/vec4 v0x1b064d0_0, 0, 1;
    %jmp T_2.34;
T_2.34 ;
    %pop/vec4 1;
    %load/vec4 v0x1a30740_0;
    %store/vec4 v0x1a83c40_0, 0, 4;
    %load/vec4 v0x1a34c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.35, 8;
    %load/vec4 v0x1a762d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.37, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a83c40_0, 4, 1;
T_2.37 ;
    %load/vec4 v0x1a762d0_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.39, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a83c40_0, 4, 1;
T_2.39 ;
    %load/vec4 v0x1b064d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.41, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a83c40_0, 4, 1;
T_2.41 ;
    %load/vec4 v0x1ad70c0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x1ac70d0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1a762d0_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x1ad70c0_0;
    %parti/s 1, 31, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.43, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1a83c40_0, 4, 1;
T_2.43 ;
T_2.35 ;
    %load/vec4 v0x1a83c40_0;
    %load/vec4 v0x1a762d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1ac1320_0, 0, 36;
    %end;
    .scope S_0x1d90620;
t_2 %join;
    %end;
S_0x1d92410 .scope begin, "blk3" "blk3" 3 463, 3 463 0, S_0x1d90620;
 .timescale 0 0;
v0x1b064d0_0 .var "c", 0 0;
v0x1a83c40_0 .var "flags_out", 3 0;
v0x1a77bd0_0 .var "n", 0 0;
v0x1a762d0_0 .var "rd", 31 0;
v0x1a50290_0 .var "v", 0 0;
v0x1a1d670_0 .var "z", 0 0;
S_0x1d92140 .scope function, "process_logical_instructions" "process_logical_instructions" 3 397, 3 397 0, S_0x1d92650;
 .timescale 0 0;
v0x1a4af10_0 .var "flags", 3 0;
v0x1a16000_0 .var "i_flag_upd", 0 0;
v0x1ac5940_0 .var "op", 4 0;
v0x1d779c0_0 .var "process_logical_instructions", 35 0;
v0x1d4c6d0_0 .var "rm", 31 0;
v0x1cc5250_0 .var "rn", 31 0;
v0x1d2f950_0 .var "rrx", 0 0;
TD_zap_top.u_zap_alu_main.process_logical_instructions ;
    %fork t_5, S_0x1d91e70;
    %jmp t_4;
    .scope S_0x1d91e70;
t_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x19e5200_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x19d0b30_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b1d2d0_0, 0, 1;
    %load/vec4 v0x1d2f950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.45, 8;
    %load/vec4 v0x1a4af10_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x1d4c6d0_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1d4c6d0_0, 0, 32;
    %load/vec4 v0x1d4c6d0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x1b1d2d0_0, 0, 1;
    %jmp T_3.46;
T_3.45 ;
    %load/vec4 v0x1b4fb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.47, 8;
    %load/vec4 v0x1a4af10_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x1b1d2d0_0, 0, 1;
    %jmp T_3.48;
T_3.47 ;
    %load/vec4 v0x1d0b2a0_0;
    %store/vec4 v0x1b1d2d0_0, 0, 1;
T_3.48 ;
T_3.46 ;
    %load/vec4 v0x1ac5940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.49, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_3.50, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_3.51, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_3.52, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_3.53, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.54, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_3.55, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_3.56, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_3.57, 6;
    %jmp T_3.59;
T_3.49 ;
    %load/vec4 v0x1cc5250_0;
    %load/vec4 v0x1d4c6d0_0;
    %and;
    %store/vec4 v0x19e5200_0, 0, 32;
    %jmp T_3.59;
T_3.50 ;
    %load/vec4 v0x1cc5250_0;
    %load/vec4 v0x1d4c6d0_0;
    %xor;
    %store/vec4 v0x19e5200_0, 0, 32;
    %jmp T_3.59;
T_3.51 ;
    %load/vec4 v0x1cc5250_0;
    %load/vec4 v0x1d4c6d0_0;
    %inv;
    %and;
    %store/vec4 v0x19e5200_0, 0, 32;
    %jmp T_3.59;
T_3.52 ;
    %load/vec4 v0x1d4c6d0_0;
    %store/vec4 v0x19e5200_0, 0, 32;
    %jmp T_3.59;
T_3.53 ;
    %load/vec4 v0x1d4c6d0_0;
    %inv;
    %store/vec4 v0x19e5200_0, 0, 32;
    %jmp T_3.59;
T_3.54 ;
    %load/vec4 v0x1cc5250_0;
    %load/vec4 v0x1d4c6d0_0;
    %or;
    %store/vec4 v0x19e5200_0, 0, 32;
    %jmp T_3.59;
T_3.55 ;
    %load/vec4 v0x1cc5250_0;
    %load/vec4 v0x1d4c6d0_0;
    %and;
    %store/vec4 v0x19e5200_0, 0, 32;
    %jmp T_3.59;
T_3.56 ;
    %load/vec4 v0x1cc5250_0;
    %load/vec4 v0x1cc5250_0;
    %xor;
    %store/vec4 v0x19e5200_0, 0, 32;
    %jmp T_3.59;
T_3.57 ;
    %load/vec4 v0x1d4c6d0_0;
    %store/vec4 v0x1d54880_0, 0, 32;
    %fork TD_zap_top.u_zap_alu_main.count_leading_zeros, S_0x1cf9dc0;
    %join;
    %load/vec4  v0x1d48ce0_0;
    %pad/u 32;
    %store/vec4 v0x19e5200_0, 0, 32;
    %jmp T_3.59;
T_3.59 ;
    %pop/vec4 1;
    %load/vec4 v0x1a4af10_0;
    %store/vec4 v0x19d0b30_0, 0, 4;
    %load/vec4 v0x1a16000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.60, 8;
    %load/vec4 v0x1b1d2d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19d0b30_0, 4, 1;
T_3.60 ;
    %load/vec4 v0x19e5200_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1a16000_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.62, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19d0b30_0, 4, 1;
T_3.62 ;
    %load/vec4 v0x19e5200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x1a16000_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.64, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x19d0b30_0, 4, 1;
T_3.64 ;
    %load/vec4 v0x19d0b30_0;
    %load/vec4 v0x19e5200_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1d779c0_0, 0, 36;
    %end;
    .scope S_0x1d92140;
t_4 %join;
    %end;
S_0x1d91e70 .scope begin, "blk2" "blk2" 3 399, 3 399 0, S_0x1d92140;
 .timescale 0 0;
v0x19d0b30_0 .var "flags_out", 3 0;
v0x19e5200_0 .var "rd", 31 0;
v0x1b1d2d0_0 .var "tmp_carry", 0 0;
S_0x1d77750 .scope module, "u_zap_decode_main" "zap_decode_main" 2 320, 9 25 0, S_0x1d494e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_shifter"
    .port_info 6 /INPUT 1 "i_stall_from_issue"
    .port_info 7 /INPUT 1 "i_irq"
    .port_info 8 /INPUT 1 "i_fiq"
    .port_info 9 /INPUT 1 "i_abt"
    .port_info 10 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 11 /INPUT 32 "i_cpu_mode"
    .port_info 12 /INPUT 32 "i_instruction"
    .port_info 13 /INPUT 1 "i_instruction_valid"
    .port_info 14 /OUTPUT 4 "o_condition_code_ff"
    .port_info 15 /OUTPUT 6 "o_destination_index_ff"
    .port_info 16 /OUTPUT 33 "o_alu_source_ff"
    .port_info 17 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 18 /OUTPUT 33 "o_shift_source_ff"
    .port_info 19 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 20 /OUTPUT 33 "o_shift_length_ff"
    .port_info 21 /OUTPUT 1 "o_flag_update_ff"
    .port_info 22 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 23 /OUTPUT 1 "o_mem_load_ff"
    .port_info 24 /OUTPUT 1 "o_mem_store_ff"
    .port_info 25 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 26 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 27 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 28 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 29 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 30 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 31 /OUTPUT 1 "o_stall_from_decode"
    .port_info 32 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 33 /OUTPUT 1 "o_switch_ff"
    .port_info 34 /OUTPUT 1 "o_irq_ff"
    .port_info 35 /OUTPUT 1 "o_fiq_ff"
    .port_info 36 /OUTPUT 1 "o_abt_ff"
    .port_info 37 /OUTPUT 1 "o_und_ff"
    .port_info 38 /OUTPUT 1 "o_swi_ff"
    .port_info 39 /OUTPUT 1 "o_force32align_ff"
P_0x1d99d40 .param/l "ABT" 0 4 4, C4<10111>;
P_0x1d99d80 .param/l "AL" 0 6 16, C4<1110>;
P_0x1d99dc0 .param/l "ALU_OPS" 0 9 32, +C4<00000000000000000000000000100000>;
P_0x1d99e00 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x1d99e40 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x1d99e80 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x1d99ec0 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x1d99f00 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x1d99f40 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x1d99f80 .param/l "ARCH_REGS" 0 9 28, +C4<00000000000000000000000000100000>;
P_0x1d99fc0 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x1d9a000 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x1d9a040 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x1d9a080 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x1d9a0c0 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x1d9a100 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x1d9a140 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x1d9a180 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x1d9a1c0 .param/l "C" 0 8 4, +C4<00000000000000000000000000011101>;
P_0x1d9a200 .param/l "CC" 0 6 5, C4<0011>;
P_0x1d9a240 .param/l "CP15_R0" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x1d9a280 .param/l "CP15_R1" 0 7 86, +C4<00000000000000000000000000101100>;
P_0x1d9a2c0 .param/l "CP15_R2" 0 7 87, +C4<00000000000000000000000000101101>;
P_0x1d9a300 .param/l "CP15_R3" 0 7 88, +C4<00000000000000000000000000101110>;
P_0x1d9a340 .param/l "CP15_R4" 0 7 89, +C4<00000000000000000000000000101111>;
P_0x1d9a380 .param/l "CP15_R5" 0 7 90, +C4<00000000000000000000000000110000>;
P_0x1d9a3c0 .param/l "CP15_R6" 0 7 91, +C4<00000000000000000000000000110001>;
P_0x1d9a400 .param/l "CP15_R7" 0 7 92, +C4<00000000000000000000000000110010>;
P_0x1d9a440 .param/l "CP15_R8" 0 7 93, +C4<00000000000000000000000000110011>;
P_0x1d9a480 .param/l "CS" 0 6 4, C4<0010>;
P_0x1d9a4c0 .param/l "EQ" 0 6 2, C4<0000>;
P_0x1d9a500 .param/l "F" 0 8 7, +C4<00000000000000000000000000000110>;
P_0x1d9a540 .param/l "FIQ" 0 4 2, C4<10001>;
P_0x1d9a580 .param/l "GE" 0 6 12, C4<1010>;
P_0x1d9a5c0 .param/l "GT" 0 6 14, C4<1100>;
P_0x1d9a600 .param/l "HI" 0 6 10, C4<1000>;
P_0x1d9a640 .param/l "I" 0 8 6, +C4<00000000000000000000000000000111>;
P_0x1d9a680 .param/l "IMMED_EN" 0 10 5, C4<1>;
P_0x1d9a6c0 .param/l "INDEX_EN" 0 10 4, C4<0>;
P_0x1d9a700 .param/l "IRQ" 0 4 3, C4<00000000000000000000000000010010>;
P_0x1d9a740 .param/l "LE" 0 6 15, C4<1101>;
P_0x1d9a780 .param/l "LS" 0 6 11, C4<1001>;
P_0x1d9a7c0 .param/l "LT" 0 6 13, C4<1011>;
P_0x1d9a800 .param/l "MI" 0 6 6, C4<0100>;
P_0x1d9a840 .param/l "N" 0 8 2, +C4<00000000000000000000000000011111>;
P_0x1d9a880 .param/l "NE" 0 6 3, C4<0001>;
P_0x1d9a8c0 .param/l "NV" 0 6 17, C4<1111>;
P_0x1d9a900 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x1d9a940 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x1d9a980 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x1d9a9c0 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x1d9aa00 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x1d9aa40 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x1d9aa80 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x1d9aac0 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x1d9ab00 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x1d9ab40 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x1d9ab80 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x1d9abc0 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x1d9ac00 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x1d9ac40 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x1d9ac80 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x1d9acc0 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x1d9ad00 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x1d9ad40 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x1d9ad80 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x1d9adc0 .param/l "PHY_REGS" 0 9 39, +C4<00000000000000000000000001000000>;
P_0x1d9ae00 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x1d9ae40 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x1d9ae80 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x1d9aec0 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x1d9af00 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x1d9af40 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x1d9af80 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x1d9afc0 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x1d9b000 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x1d9b040 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x1d9b080 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x1d9b0c0 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x1d9b100 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x1d9b140 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x1d9b180 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x1d9b1c0 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x1d9b200 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x1d9b240 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x1d9b280 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x1d9b2c0 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x1d9b300 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x1d9b340 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x1d9b380 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x1d9b3c0 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x1d9b400 .param/l "PL" 0 6 7, C4<0101>;
P_0x1d9b440 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x1d9b480 .param/l "SHIFT_OPS" 0 9 36, +C4<00000000000000000000000000000101>;
P_0x1d9b4c0 .param/l "SVC" 0 4 5, C4<10011>;
P_0x1d9b500 .param/l "SYS" 0 4 7, C4<11111>;
P_0x1d9b540 .param/l "T" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x1d9b580 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x1d9b5c0 .param/l "TOTAL_PHY_REGS" 0 7 95, +C4<00000000000000000000000000110100>;
P_0x1d9b600 .param/l "UND" 0 4 8, C4<11011>;
P_0x1d9b640 .param/l "USR" 0 4 6, C4<10000>;
P_0x1d9b680 .param/l "V" 0 8 5, +C4<00000000000000000000000000100110>;
P_0x1d9b6c0 .param/l "VC" 0 6 9, C4<0111>;
P_0x1d9b700 .param/l "VS" 0 6 8, C4<0110>;
P_0x1d9b740 .param/l "Z" 0 8 3, +C4<00000000000000000000000000011110>;
L_0x1d914a0 .functor BUFZ 1, v0x1dc1cd0_0, C4<0>, C4<0>, C4<0>;
L_0x7f3ba0b37018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1df5370 .functor XNOR 1, L_0x1df5280, L_0x7f3ba0b37018, C4<0>, C4<0>;
L_0x7f3ba0b370a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1e05ac0 .functor XNOR 1, L_0x1e05a20, L_0x7f3ba0b370a8, C4<0>, C4<0>;
L_0x7f3ba0b37138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x1df1220 .functor XNOR 1, L_0x1e062a0, L_0x7f3ba0b37138, C4<0>, C4<0>;
v0x1dba910_0 .net/2u *"_s10", 0 0, L_0x7f3ba0b37018;  1 drivers
v0x1dba9b0_0 .net *"_s12", 0 0, L_0x1df5370;  1 drivers
v0x1dbaa50_0 .net *"_s15", 4 0, L_0x1df5430;  1 drivers
v0x1dbab60_0 .net *"_s19", 5 0, L_0x1df54d0;  1 drivers
v0x1dbac40_0 .net *"_s21", 4 0, L_0x1df55c0;  1 drivers
v0x1dbad70_0 .net *"_s22", 32 0, L_0x1df56b0;  1 drivers
L_0x7f3ba0b37060 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1dbae50_0 .net *"_s25", 26 0, L_0x7f3ba0b37060;  1 drivers
v0x1dbaf30_0 .net *"_s29", 0 0, L_0x1e05a20;  1 drivers
v0x1dbb010_0 .net *"_s3", 4 0, L_0x1df50f0;  1 drivers
v0x1dbb180_0 .net/2u *"_s30", 0 0, L_0x7f3ba0b370a8;  1 drivers
v0x1dbb260_0 .net *"_s32", 0 0, L_0x1e05ac0;  1 drivers
v0x1dbb320_0 .net *"_s35", 4 0, L_0x1e05bd0;  1 drivers
v0x1dbb400_0 .net *"_s39", 5 0, L_0x1e05d80;  1 drivers
v0x1dbb4e0_0 .net *"_s41", 4 0, L_0x1e05e20;  1 drivers
v0x1dbb5c0_0 .net *"_s42", 32 0, L_0x1e05f10;  1 drivers
L_0x7f3ba0b370f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1dbb6a0_0 .net *"_s45", 26 0, L_0x7f3ba0b370f0;  1 drivers
v0x1dbb780_0 .net *"_s49", 0 0, L_0x1e062a0;  1 drivers
v0x1dbb930_0 .net/2u *"_s50", 0 0, L_0x7f3ba0b37138;  1 drivers
v0x1dbb9d0_0 .net *"_s52", 0 0, L_0x1df1220;  1 drivers
v0x1dbba90_0 .net *"_s55", 4 0, L_0x1e06430;  1 drivers
v0x1dbbb70_0 .net *"_s59", 5 0, L_0x1e06560;  1 drivers
v0x1dbbc50_0 .net *"_s61", 4 0, L_0x1e06650;  1 drivers
v0x1dbbd30_0 .net *"_s62", 32 0, L_0x1e067e0;  1 drivers
L_0x7f3ba0b37180 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1dbbe10_0 .net *"_s65", 26 0, L_0x7f3ba0b37180;  1 drivers
v0x1dbbef0_0 .net *"_s69", 4 0, L_0x1e06ab0;  1 drivers
v0x1dbbfd0_0 .net *"_s9", 0 0, L_0x1df5280;  1 drivers
v0x1dbc0b0_0 .net "alu_source_nxt", 32 0, v0x1da2620_0;  1 drivers
v0x1dbc170_0 .net "arm_fiq", 0 0, v0x1db15a0_0;  1 drivers
v0x1dbc210_0 .net "arm_instruction", 34 0, v0x1db17b0_0;  1 drivers
v0x1dbc300_0 .net "arm_instruction_valid", 0 0, v0x1db1890_0;  1 drivers
v0x1dbc3f0_0 .net "arm_irq", 0 0, v0x1db1950_0;  1 drivers
v0x1dbc4e0_0 .net "bl_fetch_stall", 0 0, v0x1b59fd0_0;  1 drivers
v0x1dbc580_0 .net "bl_instruction", 34 0, v0x1b59d70_0;  1 drivers
v0x1dbb870_0 .net "bl_instruction_valid", 0 0, v0x1b59e50_0;  1 drivers
v0x1dbc880_0 .net "destination_index_nxt", 4 0, v0x1da2810_0;  1 drivers
v0x1dbc920_0 .net "i_abt", 0 0, v0x1dc1cd0_0;  alias, 1 drivers
v0x1dbc9c0_0 .net "i_clear_from_alu", 0 0, v0x1cf8800_0;  alias, 1 drivers
v0x1dbca60_0 .net "i_clear_from_writeback", 0 0, v0x1dde040_0;  alias, 1 drivers
v0x1dbcb00_0 .net "i_clk", 0 0, o0x7f3ba0b808b8;  alias, 0 drivers
v0x1dbcc30_0 .net "i_cpu_mode", 31 0, L_0x1d913f0;  alias, 1 drivers
v0x1dbccf0_0 .net "i_data_stall", 0 0, o0x7f3ba0b809a8;  alias, 0 drivers
v0x1dbcd90_0 .net "i_fiq", 0 0, o0x7f3ba0b838e8;  alias, 0 drivers
v0x1dbce30_0 .net "i_instruction", 31 0, v0x1dc1da0_0;  alias, 1 drivers
v0x1dbced0_0 .net "i_instruction_valid", 0 0, v0x1dc1f00_0;  alias, 1 drivers
v0x1dbcf70_0 .net "i_irq", 0 0, o0x7f3ba0b83978;  alias, 0 drivers
v0x1dbd010_0 .net "i_pc_plus_8_ff", 31 0, v0x1dc1e40_0;  alias, 1 drivers
v0x1dbd0b0_0 .net "i_reset", 0 0, o0x7f3ba0b80cd8;  alias, 0 drivers
v0x1dbd1e0_0 .net "i_stall_from_issue", 0 0, v0x1dcf7c0_0;  alias, 1 drivers
v0x1dbd280_0 .net "i_stall_from_shifter", 0 0, v0x1de5b90_0;  alias, 1 drivers
v0x1dbd370_0 .net "mem_fetch_stall", 0 0, v0x1db9cc0_0;  1 drivers
v0x1dbd410_0 .net "mem_fiq", 0 0, v0x1db9a10_0;  1 drivers
v0x1dbd500_0 .net "mem_instruction", 34 0, v0x1db9ab0_0;  1 drivers
v0x1dbd5f0_0 .net "mem_instruction_valid", 0 0, v0x1db9b50_0;  1 drivers
v0x1dbd6e0_0 .net "mem_irq", 0 0, v0x1db9bf0_0;  1 drivers
v0x1dbd7d0_0 .net "mem_srcdest_index_nxt", 4 0, v0x1da2d40_0;  1 drivers
v0x1dbd870_0 .var "o_abt_ff", 0 0;
v0x1dbd910_0 .net "o_abt_nxt", 0 0, L_0x1d914a0;  1 drivers
v0x1dbd9d0_0 .var "o_alu_operation_ff", 4 0;
v0x1dbdab0_0 .net "o_alu_operation_nxt", 4 0, v0x1da2550_0;  1 drivers
v0x1dbdb70_0 .var "o_alu_source_ff", 32 0;
v0x1dbdc30_0 .net "o_alu_source_nxt", 32 0, L_0x1e05800;  1 drivers
v0x1dbdd10_0 .var "o_condition_code_ff", 3 0;
v0x1dbddf0_0 .net "o_condition_code_nxt", 3 0, v0x1da26e0_0;  1 drivers
v0x1dbdeb0_0 .var "o_destination_index_ff", 5 0;
v0x1dbdf70_0 .net "o_destination_index_nxt", 5 0, L_0x1df5190;  1 drivers
v0x1dbc620_0 .var "o_fiq_ff", 0 0;
v0x1dbc6e0_0 .net "o_fiq_nxt", 0 0, v0x1b59cb0_0;  1 drivers
v0x1dbc780_0 .var "o_flag_update_ff", 0 0;
v0x1dbe420_0 .net "o_flag_update_nxt", 0 0, v0x1da28f0_0;  1 drivers
v0x1dbe4c0_0 .var "o_force32align_ff", 0 0;
v0x1dbe560_0 .net "o_force32align_nxt", 0 0, v0x1db1660_0;  1 drivers
v0x1dbe630_0 .var "o_irq_ff", 0 0;
v0x1dbe6d0_0 .net "o_irq_nxt", 0 0, v0x1b59f10_0;  1 drivers
v0x1dbe7a0_0 .var "o_mem_load_ff", 0 0;
v0x1dbe840_0 .net "o_mem_load_nxt", 0 0, v0x1da29b0_0;  1 drivers
v0x1dbe910_0 .var "o_mem_pre_index_ff", 0 0;
v0x1dbe9b0_0 .net "o_mem_pre_index_nxt", 0 0, v0x1da2a70_0;  1 drivers
v0x1dbea80_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x1dbeb20_0 .net "o_mem_signed_byte_enable_nxt", 0 0, v0x1da2bc0_0;  1 drivers
v0x1dbebf0_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x1dbec90_0 .net "o_mem_signed_halfword_enable_nxt", 0 0, v0x1da2c80_0;  1 drivers
v0x1dbed60_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x1dbee20_0 .net "o_mem_srcdest_index_nxt", 5 0, L_0x1e06b50;  1 drivers
v0x1dbef00_0 .var "o_mem_store_ff", 0 0;
v0x1dbefc0_0 .net "o_mem_store_nxt", 0 0, v0x1da2e20_0;  1 drivers
v0x1dbf090_0 .var "o_mem_translate_ff", 0 0;
v0x1dbf130_0 .net "o_mem_translate_nxt", 0 0, v0x1da2ee0_0;  1 drivers
v0x1dbf200_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x1dbf2a0_0 .net "o_mem_unsigned_byte_enable_nxt", 0 0, v0x1da2fa0_0;  1 drivers
v0x1dbf370_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x1dbf410_0 .net "o_mem_unsigned_halfword_enable_nxt", 0 0, v0x1da3060_0;  1 drivers
v0x1dbf4e0_0 .var "o_pc_plus_8_ff", 31 0;
v0x1dbf5a0_0 .var "o_shift_length_ff", 32 0;
v0x1dbf680_0 .net "o_shift_length_nxt", 32 0, L_0x1e068d0;  1 drivers
v0x1dbf760_0 .var "o_shift_operation_ff", 2 0;
v0x1dbf840_0 .net "o_shift_operation_nxt", 2 0, v0x1da32d0_0;  1 drivers
v0x1dbf930_0 .var "o_shift_source_ff", 32 0;
v0x1dbfa10_0 .net "o_shift_source_nxt", 32 0, L_0x1e06050;  1 drivers
v0x1dbfaf0_0 .var "o_stall_from_decode", 0 0;
v0x1dbfbb0_0 .var "o_swi_ff", 0 0;
v0x1dbfc70_0 .var "o_swi_nxt", 0 0;
v0x1dbfd30_0 .var "o_switch_ff", 0 0;
v0x1dbfdf0_0 .net "o_switch_nxt", 0 0, v0x1da3450_0;  1 drivers
v0x1dbfe90_0 .net "o_thumb_und_nxt", 0 0, v0x1db1a10_0;  1 drivers
v0x1dbff60_0 .var "o_und_ff", 0 0;
v0x1dc0000_0 .net "o_und_nxt", 0 0, v0x1da3510_0;  1 drivers
v0x1dc00d0_0 .net "shift_length_nxt", 32 0, v0x1da3120_0;  1 drivers
v0x1dc01a0_0 .net "shift_source_nxt", 32 0, v0x1da3370_0;  1 drivers
E_0x1ba1500 .event edge, v0x1b59fd0_0, v0x1db9cc0_0;
E_0x1ba12e0 .event edge, v0x1db1220_0;
E_0x1ba1b60 .event edge, v0x1da2d40_0, v0x1b492e0_0;
E_0x1ba11d0 .event edge, v0x1da3120_0, v0x1b492e0_0;
E_0x1ba1c70 .event edge, v0x1da3370_0, v0x1b492e0_0;
E_0x1ba0350 .event edge, v0x1da2620_0, v0x1b492e0_0;
E_0x1b9f510 .event edge, v0x1da2810_0, v0x1b492e0_0;
L_0x1df50f0 .part L_0x1d913f0, 0, 5;
L_0x1df5190 .ufunc/e TD_zap_top.u_zap_decode_main.translate, 6, E_0x1b9f510, v0x1da2810_0, L_0x1df50f0 (v0x1a740a0_0, v0x1a73fc0_0) v0x1a74180_0 S_0x1a48ad0;
L_0x1df5280 .part v0x1da2620_0, 32, 1;
L_0x1df5430 .part L_0x1d913f0, 0, 5;
L_0x1df54d0 .ufunc/e TD_zap_top.u_zap_decode_main.translate, 6, E_0x1ba0350, L_0x1df55c0, L_0x1df5430 (v0x1a740a0_0, v0x1a73fc0_0) v0x1a74180_0 S_0x1a48ad0;
L_0x1df55c0 .part v0x1da2620_0, 0, 5;
L_0x1df56b0 .concat [ 6 27 0 0], L_0x1df54d0, L_0x7f3ba0b37060;
L_0x1e05800 .functor MUXZ 33, L_0x1df56b0, v0x1da2620_0, L_0x1df5370, C4<>;
L_0x1e05a20 .part v0x1da3370_0, 32, 1;
L_0x1e05bd0 .part L_0x1d913f0, 0, 5;
L_0x1e05d80 .ufunc/e TD_zap_top.u_zap_decode_main.translate, 6, E_0x1ba1c70, L_0x1e05e20, L_0x1e05bd0 (v0x1a740a0_0, v0x1a73fc0_0) v0x1a74180_0 S_0x1a48ad0;
L_0x1e05e20 .part v0x1da3370_0, 0, 5;
L_0x1e05f10 .concat [ 6 27 0 0], L_0x1e05d80, L_0x7f3ba0b370f0;
L_0x1e06050 .functor MUXZ 33, L_0x1e05f10, v0x1da3370_0, L_0x1e05ac0, C4<>;
L_0x1e062a0 .part v0x1da3120_0, 32, 1;
L_0x1e06430 .part L_0x1d913f0, 0, 5;
L_0x1e06560 .ufunc/e TD_zap_top.u_zap_decode_main.translate, 6, E_0x1ba11d0, L_0x1e06650, L_0x1e06430 (v0x1a740a0_0, v0x1a73fc0_0) v0x1a74180_0 S_0x1a48ad0;
L_0x1e06650 .part v0x1da3120_0, 0, 5;
L_0x1e067e0 .concat [ 6 27 0 0], L_0x1e06560, L_0x7f3ba0b37180;
L_0x1e068d0 .functor MUXZ 33, L_0x1e067e0, v0x1da3120_0, L_0x1df1220, C4<>;
L_0x1e06ab0 .part L_0x1d913f0, 0, 5;
L_0x1e06b50 .ufunc/e TD_zap_top.u_zap_decode_main.translate, 6, E_0x1ba1b60, v0x1da2d40_0, L_0x1e06ab0 (v0x1a740a0_0, v0x1a73fc0_0) v0x1a74180_0 S_0x1a48ad0;
S_0x1a48900 .scope task, "clear" "clear" 9 221, 9 221 0, S_0x1d77750;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.clear ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbe630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbc620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbfbb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbd870_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1dbdd10_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dbdeb0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1dbdb70_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1dbd9d0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1dbf930_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1dbf760_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1dbf5a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbc780_0, 0;
    %pushi/vec4 16, 0, 6;
    %assign/vec4 v0x1dbed60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbe7a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbef00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbe910_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbf200_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbea80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbebf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbf370_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbf090_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x1dbf4e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbff60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbfd30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dbe4c0_0, 0;
    %end;
S_0x1a48ad0 .scope function, "translate" "translate" 11 4, 11 4 0, S_0x1d77750;
 .timescale 0 0;
v0x1a73fc0_0 .var "cpu_mode", 4 0;
v0x1a740a0_0 .var "index", 4 0;
v0x1a74180_0 .var "translate", 5 0;
TD_zap_top.u_zap_decode_main.translate ;
    %load/vec4 v0x1a740a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.66, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.67, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.68, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.69, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.70, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.71, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.72, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.73, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.74, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.75, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.76, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.77, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.78, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.79, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.80, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_5.81, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.82, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.83, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.84, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_5.85, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_5.86, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 5;
    %cmp/u;
    %jmp/1 T_5.87, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 5;
    %cmp/u;
    %jmp/1 T_5.88, 6;
    %dup/vec4;
    %pushi/vec4 22, 0, 5;
    %cmp/u;
    %jmp/1 T_5.89, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_5.90, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 5;
    %cmp/u;
    %jmp/1 T_5.91, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 5;
    %cmp/u;
    %jmp/1 T_5.92, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_5.93, 6;
    %jmp T_5.94;
T_5.66 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.67 ;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.68 ;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.69 ;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.70 ;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.71 ;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.72 ;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.73 ;
    %pushi/vec4 7, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.74 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.75 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.76 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.77 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.78 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.79 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.80 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.81 ;
    %pushi/vec4 15, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.82 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.83 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.84 ;
    %pushi/vec4 17, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.85 ;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.86 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.87 ;
    %pushi/vec4 10, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.88 ;
    %pushi/vec4 11, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.89 ;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.90 ;
    %pushi/vec4 13, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.91 ;
    %pushi/vec4 14, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.92 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.93 ;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.94;
T_5.94 ;
    %pop/vec4 1;
    %load/vec4 v0x1a73fc0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.95, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_5.96, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_5.97, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.98, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_5.99, 6;
    %jmp T_5.100;
T_5.95 ;
    %load/vec4 v0x1a740a0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.101, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.102, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.103, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.104, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.105, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.106, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.107, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.108, 6;
    %jmp T_5.109;
T_5.101 ;
    %pushi/vec4 18, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.109;
T_5.102 ;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.109;
T_5.103 ;
    %pushi/vec4 20, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.109;
T_5.104 ;
    %pushi/vec4 21, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.109;
T_5.105 ;
    %pushi/vec4 22, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.109;
T_5.106 ;
    %pushi/vec4 23, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.109;
T_5.107 ;
    %pushi/vec4 24, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.109;
T_5.108 ;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.109;
T_5.109 ;
    %pop/vec4 1;
    %jmp T_5.100;
T_5.96 ;
    %load/vec4 v0x1a740a0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.110, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.111, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.112, 6;
    %jmp T_5.113;
T_5.110 ;
    %pushi/vec4 25, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.113;
T_5.111 ;
    %pushi/vec4 26, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.113;
T_5.112 ;
    %pushi/vec4 38, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.113;
T_5.113 ;
    %pop/vec4 1;
    %jmp T_5.100;
T_5.97 ;
    %load/vec4 v0x1a740a0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.114, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.115, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.116, 6;
    %jmp T_5.117;
T_5.114 ;
    %pushi/vec4 31, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.117;
T_5.115 ;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.117;
T_5.116 ;
    %pushi/vec4 41, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.117;
T_5.117 ;
    %pop/vec4 1;
    %jmp T_5.100;
T_5.98 ;
    %load/vec4 v0x1a740a0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.118, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.119, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.120, 6;
    %jmp T_5.121;
T_5.118 ;
    %pushi/vec4 29, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.121;
T_5.119 ;
    %pushi/vec4 30, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.121;
T_5.120 ;
    %pushi/vec4 40, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.121;
T_5.121 ;
    %pop/vec4 1;
    %jmp T_5.100;
T_5.99 ;
    %load/vec4 v0x1a740a0_0;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.122, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.123, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_5.124, 6;
    %jmp T_5.125;
T_5.122 ;
    %pushi/vec4 27, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.125;
T_5.123 ;
    %pushi/vec4 28, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.125;
T_5.124 ;
    %pushi/vec4 39, 0, 6;
    %store/vec4 v0x1a74180_0, 0, 6;
    %jmp T_5.125;
T_5.125 ;
    %pop/vec4 1;
    %jmp T_5.100;
T_5.100 ;
    %pop/vec4 1;
    %end;
S_0x1b033d0 .scope module, "u_zap_bl_fsm" "zap_decode_bl_fsm" 9 314, 12 30 0, S_0x1d77750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_fiq"
    .port_info 3 /INPUT 1 "i_irq"
    .port_info 4 /INPUT 32 "i_cpsr_ff"
    .port_info 5 /INPUT 1 "i_clear_from_writeback"
    .port_info 6 /INPUT 1 "i_data_stall"
    .port_info 7 /INPUT 1 "i_clear_from_alu"
    .port_info 8 /INPUT 1 "i_stall_from_shifter"
    .port_info 9 /INPUT 1 "i_stall_from_issue"
    .port_info 10 /INPUT 35 "i_instruction"
    .port_info 11 /INPUT 1 "i_instruction_valid"
    .port_info 12 /OUTPUT 35 "o_instruction"
    .port_info 13 /OUTPUT 1 "o_instruction_valid"
    .port_info 14 /OUTPUT 1 "o_stall_from_decode"
    .port_info 15 /OUTPUT 1 "o_fiq"
    .port_info 16 /OUTPUT 1 "o_irq"
P_0x1b0b6f0 .param/l "C" 0 8 4, +C4<00000000000000000000000000011101>;
P_0x1b0b730 .param/l "F" 0 8 7, +C4<00000000000000000000000000000110>;
P_0x1b0b770 .param/l "I" 0 8 6, +C4<00000000000000000000000000000111>;
P_0x1b0b7b0 .param/l "N" 0 8 2, +C4<00000000000000000000000000011111>;
P_0x1b0b7f0 .param/l "S0" 1 12 74, +C4<00000000000000000000000000000000>;
P_0x1b0b830 .param/l "S1" 1 12 75, +C4<00000000000000000000000000000001>;
P_0x1b0b870 .param/l "T" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x1b0b8b0 .param/l "V" 0 8 5, +C4<00000000000000000000000000100110>;
P_0x1b0b8f0 .param/l "Z" 0 8 3, +C4<00000000000000000000000000011110>;
v0x1b0b9c0_0 .net "i_clear_from_alu", 0 0, v0x1cf8800_0;  alias, 1 drivers
v0x1a74270_0 .net "i_clear_from_writeback", 0 0, v0x1dde040_0;  alias, 1 drivers
v0x1b491e0_0 .net "i_clk", 0 0, o0x7f3ba0b808b8;  alias, 0 drivers
v0x1b492e0_0 .net "i_cpsr_ff", 31 0, L_0x1d913f0;  alias, 1 drivers
v0x1b49380_0 .net "i_data_stall", 0 0, o0x7f3ba0b809a8;  alias, 0 drivers
v0x1b49420_0 .net "i_fiq", 0 0, v0x1db9a10_0;  alias, 1 drivers
v0x1b494c0_0 .net "i_instruction", 34 0, v0x1db9ab0_0;  alias, 1 drivers
v0x1b86ed0_0 .net "i_instruction_valid", 0 0, v0x1db9b50_0;  alias, 1 drivers
v0x1b86f70_0 .net "i_irq", 0 0, v0x1db9bf0_0;  alias, 1 drivers
v0x1b87030_0 .net "i_reset", 0 0, o0x7f3ba0b80cd8;  alias, 0 drivers
v0x1b870d0_0 .net "i_stall_from_issue", 0 0, v0x1dcf7c0_0;  alias, 1 drivers
v0x1b87170_0 .net "i_stall_from_shifter", 0 0, v0x1de5b90_0;  alias, 1 drivers
v0x1b59cb0_0 .var "o_fiq", 0 0;
v0x1b59d70_0 .var "o_instruction", 34 0;
v0x1b59e50_0 .var "o_instruction_valid", 0 0;
v0x1b59f10_0 .var "o_irq", 0 0;
v0x1b59fd0_0 .var "o_stall_from_decode", 0 0;
v0x1b91250_0 .var "state_ff", 0 0;
v0x1b912f0_0 .var "state_nxt", 0 0;
E_0x1b66310/0 .event edge, v0x1b494c0_0, v0x1b86ed0_0, v0x1b86f70_0, v0x1b49420_0;
E_0x1b66310/1 .event edge, v0x1b91250_0, v0x1b492e0_0;
E_0x1b66310 .event/or E_0x1b66310/0, E_0x1b66310/1;
S_0x1bbbad0 .scope module, "u_zap_decode" "zap_decode" 9 372, 13 33 0, S_0x1d77750;
 .timescale 0 0;
    .port_info 0 /INPUT 35 "i_instruction"
    .port_info 1 /INPUT 1 "i_instruction_valid"
    .port_info 2 /OUTPUT 4 "o_condition_code"
    .port_info 3 /OUTPUT 5 "o_destination_index"
    .port_info 4 /OUTPUT 33 "o_alu_source"
    .port_info 5 /OUTPUT 5 "o_alu_operation"
    .port_info 6 /OUTPUT 33 "o_shift_source"
    .port_info 7 /OUTPUT 3 "o_shift_operation"
    .port_info 8 /OUTPUT 33 "o_shift_length"
    .port_info 9 /OUTPUT 1 "o_flag_update"
    .port_info 10 /OUTPUT 5 "o_mem_srcdest_index"
    .port_info 11 /OUTPUT 1 "o_mem_load"
    .port_info 12 /OUTPUT 1 "o_mem_store"
    .port_info 13 /OUTPUT 1 "o_mem_pre_index"
    .port_info 14 /OUTPUT 1 "o_mem_unsigned_byte_enable"
    .port_info 15 /OUTPUT 1 "o_mem_signed_byte_enable"
    .port_info 16 /OUTPUT 1 "o_mem_signed_halfword_enable"
    .port_info 17 /OUTPUT 1 "o_mem_unsigned_halfword_enable"
    .port_info 18 /OUTPUT 1 "o_mem_translate"
    .port_info 19 /OUTPUT 1 "o_und"
    .port_info 20 /OUTPUT 1 "o_switch"
P_0x1d9b790 .param/l "ABT" 0 4 4, C4<10111>;
P_0x1d9b7d0 .param/l "ADC" 0 5 7, C4<0101>;
P_0x1d9b810 .param/l "ADD" 0 5 6, C4<0100>;
P_0x1d9b850 .param/l "AL" 0 6 16, C4<1110>;
P_0x1d9b890 .param/l "ALU_OPS" 0 13 43, +C4<00000000000000000000000000100000>;
P_0x1d9b8d0 .param/l "AND" 0 5 2, C4<0000>;
P_0x1d9b910 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x1d9b950 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x1d9b990 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x1d9b9d0 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x1d9ba10 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x1d9ba50 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x1d9ba90 .param/l "ARCH_REGS" 0 13 39, +C4<00000000000000000000000000100000>;
P_0x1d9bad0 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x1d9bb10 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x1d9bb50 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x1d9bb90 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x1d9bbd0 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x1d9bc10 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x1d9bc50 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x1d9bc90 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x1d9bcd0 .param/l "ASR" 0 14 4, C4<10>;
P_0x1d9bd10 .param/l "BIC" 0 5 16, C4<1110>;
P_0x1d9bd50 .param/l "BRANCH_INSTRUCTION" 1 15 12, C4<zzzz101zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1d9bd90 .param/l "BX_INST" 1 15 24, C4<zzzz000100101111111111110001zzzz>;
P_0x1d9bdd0 .param/l "C" 0 8 4, +C4<00000000000000000000000000011101>;
P_0x1d9be10 .param/l "CC" 0 6 5, C4<0011>;
P_0x1d9be50 .param/l "CLZ" 0 5 26, C4<11000>;
P_0x1d9be90 .param/l "CLZ_INST" 1 15 22, C4<zzzzz00010110000zzzz00000001zzzz>;
P_0x1d9bed0 .param/l "CMN" 0 5 13, C4<1011>;
P_0x1d9bf10 .param/l "CMP" 0 5 12, C4<1010>;
P_0x1d9bf50 .param/l "CP15_R0" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x1d9bf90 .param/l "CP15_R1" 0 7 86, +C4<00000000000000000000000000101100>;
P_0x1d9bfd0 .param/l "CP15_R2" 0 7 87, +C4<00000000000000000000000000101101>;
P_0x1d9c010 .param/l "CP15_R3" 0 7 88, +C4<00000000000000000000000000101110>;
P_0x1d9c050 .param/l "CP15_R4" 0 7 89, +C4<00000000000000000000000000101111>;
P_0x1d9c090 .param/l "CP15_R5" 0 7 90, +C4<00000000000000000000000000110000>;
P_0x1d9c0d0 .param/l "CP15_R6" 0 7 91, +C4<00000000000000000000000000110001>;
P_0x1d9c110 .param/l "CP15_R7" 0 7 92, +C4<00000000000000000000000000110010>;
P_0x1d9c150 .param/l "CP15_R8" 0 7 93, +C4<00000000000000000000000000110011>;
P_0x1d9c190 .param/l "CS" 0 6 4, C4<0010>;
P_0x1d9c1d0 .param/l "DATA_PROCESSING_IMMEDIATE" 1 15 7, C4<zzzz001zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1d9c210 .param/l "DATA_PROCESSING_INSTRUCTION_SPECIFIED_SHIFT" 1 15 9, C4<zzzz000zzzzzzzzzzzzzzzzzzzz0zzzz>;
P_0x1d9c250 .param/l "DATA_PROCESSING_REGISTER_SPECIFIED_SHIFT" 1 15 8, C4<zzzz000zzzzzzzzzzzzzzzzz0zz1zzzz>;
P_0x1d9c290 .param/l "EOR" 0 5 3, C4<0001>;
P_0x1d9c2d0 .param/l "EQ" 0 6 2, C4<0000>;
P_0x1d9c310 .param/l "F" 0 8 7, +C4<00000000000000000000000000000110>;
P_0x1d9c350 .param/l "FIQ" 0 4 2, C4<10001>;
P_0x1d9c390 .param/l "FMOV" 0 5 20, C4<10010>;
P_0x1d9c3d0 .param/l "GE" 0 6 12, C4<1010>;
P_0x1d9c410 .param/l "GT" 0 6 14, C4<1100>;
P_0x1d9c450 .param/l "HALFWORD_LS" 1 15 29, C4<zzzz000zzzzzzzzzzzzzzzzz1zz1zzzz>;
P_0x1d9c490 .param/l "HI" 0 6 10, C4<1000>;
P_0x1d9c4d0 .param/l "I" 0 8 6, +C4<00000000000000000000000000000111>;
P_0x1d9c510 .param/l "IMMED_EN" 0 10 5, C4<1>;
P_0x1d9c550 .param/l "INDEX_EN" 0 10 4, C4<0>;
P_0x1d9c590 .param/l "IRQ" 0 4 3, C4<00000000000000000000000000010010>;
P_0x1d9c5d0 .param/l "LE" 0 6 15, C4<1101>;
P_0x1d9c610 .param/l "LS" 0 6 11, C4<1001>;
P_0x1d9c650 .param/l "LSL" 0 14 2, C4<00>;
P_0x1d9c690 .param/l "LSR" 0 14 3, C4<01>;
P_0x1d9c6d0 .param/l "LS_IMMEDIATE" 1 15 20, C4<zzzz010zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1d9c710 .param/l "LS_INSTRUCTION_SPECIFIED_SHIFT" 1 15 19, C4<zzzz011zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1d9c750 .param/l "LT" 0 6 13, C4<1011>;
P_0x1d9c790 .param/l "MCR" 1 15 38, C4<zzzz1110zzz0zzzzzzzz1111zzz1zzzz>;
P_0x1d9c7d0 .param/l "MI" 0 6 6, C4<0100>;
P_0x1d9c810 .param/l "MLA" 0 5 19, C4<10001>;
P_0x1d9c850 .param/l "MMOV" 0 5 21, C4<10011>;
P_0x1d9c890 .param/l "MOV" 0 5 15, C4<1101>;
P_0x1d9c8d0 .param/l "MRC" 1 15 41, C4<zzzz1110zzz1zzzzzzzz1111zzz1zzzz>;
P_0x1d9c910 .param/l "MRS" 1 15 14, C4<zzzz00010z001111zzzzzzzzzzzzzzzz>;
P_0x1d9c950 .param/l "MSR" 1 15 17, C4<zzzz00010z10zzzz1111zzzzzzzzzzzz>;
P_0x1d9c990 .param/l "MSR_IMMEDIATE" 1 15 15, C4<zzzz00110z10zzzz1111zzzzzzzzzzzz>;
P_0x1d9c9d0 .param/l "MUL" 0 5 18, C4<10000>;
P_0x1d9ca10 .param/l "MULT_INST" 1 15 26, C4<zzzz000000zzzzzzzzzzzzzz1001zzzz>;
P_0x1d9ca50 .param/l "MVN" 0 5 17, C4<1111>;
P_0x1d9ca90 .param/l "N" 0 8 2, +C4<00000000000000000000000000011111>;
P_0x1d9cad0 .param/l "NE" 0 6 3, C4<0001>;
P_0x1d9cb10 .param/l "NV" 0 6 17, C4<1111>;
P_0x1d9cb50 .param/l "ORR" 0 5 14, C4<1100>;
P_0x1d9cb90 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x1d9cbd0 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x1d9cc10 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x1d9cc50 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x1d9cc90 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x1d9ccd0 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x1d9cd10 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x1d9cd50 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x1d9cd90 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x1d9cdd0 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x1d9ce10 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x1d9ce50 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x1d9ce90 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x1d9ced0 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x1d9cf10 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x1d9cf50 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x1d9cf90 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x1d9cfd0 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x1d9d010 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x1d9d050 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x1d9d090 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x1d9d0d0 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x1d9d110 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x1d9d150 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x1d9d190 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x1d9d1d0 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x1d9d210 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x1d9d250 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x1d9d290 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x1d9d2d0 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x1d9d310 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x1d9d350 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x1d9d390 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x1d9d3d0 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x1d9d410 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x1d9d450 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x1d9d490 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x1d9d4d0 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x1d9d510 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x1d9d550 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x1d9d590 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x1d9d5d0 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x1d9d610 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x1d9d650 .param/l "PL" 0 6 7, C4<0101>;
P_0x1d9d690 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x1d9d6d0 .param/l "ROR" 0 14 5, C4<11>;
P_0x1d9d710 .param/l "RORI" 0 14 6, C4<100>;
P_0x1d9d750 .param/l "RSB" 0 5 5, C4<0011>;
P_0x1d9d790 .param/l "RSC" 0 5 9, C4<0111>;
P_0x1d9d7d0 .param/l "SBC" 0 5 8, C4<0110>;
P_0x1d9d810 .param/l "SHIFT_OPS" 0 13 47, +C4<00000000000000000000000000000101>;
P_0x1d9d850 .param/l "SIGNED_BYTE" 0 16 1, C4<00>;
P_0x1d9d890 .param/l "SIGNED_HALF_WORD" 0 16 3, C4<10>;
P_0x1d9d8d0 .param/l "SMLAL" 0 5 25, C4<10111>;
P_0x1d9d910 .param/l "SMULL" 0 5 24, C4<10110>;
P_0x1d9d950 .param/l "SOFTWARE_INTERRUPT" 1 15 32, C4<zzzz1111zzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1d9d990 .param/l "SUB" 0 5 4, C4<0010>;
P_0x1d9d9d0 .param/l "SVC" 0 4 5, C4<10011>;
P_0x1d9da10 .param/l "SWAP" 1 15 35, C4<zzzz00010z00zzzzzzzz00001001zzzz>;
P_0x1d9da50 .param/l "SYS" 0 4 7, C4<11111>;
P_0x1d9da90 .param/l "T" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x1d9dad0 .param/l "TEQ" 0 5 11, C4<1001>;
P_0x1d9db10 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x1d9db50 .param/l "TOTAL_PHY_REGS" 0 7 95, +C4<00000000000000000000000000110100>;
P_0x1d9db90 .param/l "TST" 0 5 10, C4<1000>;
P_0x1d9dbd0 .param/l "T_ADD_SUB_LO" 1 15 58, C4<00011zzzzzzzzzzz>;
P_0x1d9dc10 .param/l "T_ALU_HI" 1 15 67, C4<010001zzzzzzzzzz>;
P_0x1d9dc50 .param/l "T_ALU_LO" 1 15 64, C4<010000zzzzzzzzzz>;
P_0x1d9dc90 .param/l "T_BL" 1 15 48, C4<1111zzzzzzzzzzzz>;
P_0x1d9dcd0 .param/l "T_BRANCH_COND" 1 15 46, C4<1101zzzzzzzzzzzz>;
P_0x1d9dd10 .param/l "T_BRANCH_NOCOND" 1 15 47, C4<11100zzzzzzzzzzz>;
P_0x1d9dd50 .param/l "T_BX" 1 15 49, C4<010001110zzzz000>;
P_0x1d9dd90 .param/l "T_GET_ADDR" 1 15 70, C4<1010zzzzzzzzzzzz>;
P_0x1d9ddd0 .param/l "T_LDMIA_STMIA" 1 15 91, C4<1100zzzzzzzzzzzz>;
P_0x1d9de10 .param/l "T_LDRH_STRH_5BIT_OFF" 1 15 82, C4<1000zzzzzzzzzzzz>;
P_0x1d9de50 .param/l "T_LDRH_STRH_REG" 1 15 85, C4<0101zzzzzzzzzzzz>;
P_0x1d9de90 .param/l "T_LDR_STR_5BIT_OFF" 1 15 79, C4<011zzzzzzzzzzzzz>;
P_0x1d9ded0 .param/l "T_MCAS_IMM" 1 15 61, C4<001zzzzzzzzzzzzz>;
P_0x1d9df10 .param/l "T_MOD_SP" 1 15 73, C4<10110000zzzzzzzz>;
P_0x1d9df50 .param/l "T_PC_REL_LOAD" 1 15 76, C4<01001zzzzzzzzzzz>;
P_0x1d9df90 .param/l "T_POP_PUSH" 1 15 94, C4<1011z10zzzzzzzzz>;
P_0x1d9dfd0 .param/l "T_SHIFT" 1 15 55, C4<000zzzzzzzzzzzzz>;
P_0x1d9e010 .param/l "T_SP_REL_LDR_STR" 1 15 88, C4<1001zzzzzzzzzzzz>;
P_0x1d9e050 .param/l "T_SWI" 1 15 52, C4<11011111zzzzzzzz>;
P_0x1d9e090 .param/l "UMLAL" 0 5 23, C4<10101>;
P_0x1d9e0d0 .param/l "UMULL" 0 5 22, C4<10100>;
P_0x1d9e110 .param/l "UND" 0 4 8, C4<11011>;
P_0x1d9e150 .param/l "UNSIGNED_HALF_WORD" 0 16 2, C4<01>;
P_0x1d9e190 .param/l "USR" 0 4 6, C4<10000>;
P_0x1d9e1d0 .param/l "V" 0 8 5, +C4<00000000000000000000000000100110>;
P_0x1d9e210 .param/l "VC" 0 6 9, C4<0111>;
P_0x1d9e250 .param/l "VS" 0 6 8, C4<0110>;
P_0x1d9e290 .param/l "Z" 0 8 3, +C4<00000000000000000000000000011110>;
v0x1da2370_0 .net "i_instruction", 34 0, v0x1b59d70_0;  alias, 1 drivers
v0x1da2480_0 .net "i_instruction_valid", 0 0, v0x1b59e50_0;  alias, 1 drivers
v0x1da2550_0 .var "o_alu_operation", 4 0;
v0x1da2620_0 .var "o_alu_source", 32 0;
v0x1da26e0_0 .var "o_condition_code", 3 0;
v0x1da2810_0 .var "o_destination_index", 4 0;
v0x1da28f0_0 .var "o_flag_update", 0 0;
v0x1da29b0_0 .var "o_mem_load", 0 0;
v0x1da2a70_0 .var "o_mem_pre_index", 0 0;
v0x1da2bc0_0 .var "o_mem_signed_byte_enable", 0 0;
v0x1da2c80_0 .var "o_mem_signed_halfword_enable", 0 0;
v0x1da2d40_0 .var "o_mem_srcdest_index", 4 0;
v0x1da2e20_0 .var "o_mem_store", 0 0;
v0x1da2ee0_0 .var "o_mem_translate", 0 0;
v0x1da2fa0_0 .var "o_mem_unsigned_byte_enable", 0 0;
v0x1da3060_0 .var "o_mem_unsigned_halfword_enable", 0 0;
v0x1da3120_0 .var "o_shift_length", 32 0;
v0x1da32d0_0 .var "o_shift_operation", 2 0;
v0x1da3370_0 .var "o_shift_source", 32 0;
v0x1da3450_0 .var "o_switch", 0 0;
v0x1da3510_0 .var "o_und", 0 0;
E_0x19e0490 .event edge, v0x1b59e50_0, v0x1b59d70_0;
S_0x1d9e2e0 .scope task, "decode_branch" "decode_branch" 13 483, 13 483 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1d94ec0_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_branch ;
    %load/vec4 v0x1d94ec0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1da26e0_0, 0, 4;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x1da2550_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x1da2810_0, 0, 5;
    %pushi/vec4 15, 0, 33;
    %store/vec4 v0x1da2620_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da2620_0, 4, 1;
    %load/vec4 v0x1d94ec0_0;
    %parti/s 24, 0, 2;
    %pad/s 33;
    %store/vec4 v0x1da3370_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da3370_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1da32d0_0, 0, 3;
    %load/vec4 v0x1d94ec0_0;
    %parti/s 1, 34, 7;
    %flag_set/vec4 8;
    %jmp/0 T_6.126, 8;
    %pushi/vec4 1, 0, 33;
    %jmp/1 T_6.127, 8;
T_6.126 ; End of true expr.
    %pushi/vec4 2, 0, 33;
    %jmp/0 T_6.127, 8;
 ; End of false expr.
    %blend;
T_6.127;
    %store/vec4 v0x1da3120_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da3120_0, 4, 1;
    %end;
S_0x1d9e460 .scope task, "decode_bx" "decode_bx" 13 335, 13 335 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1d9e8a0_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_bx ;
    %fork t_7, S_0x1d9e630;
    %jmp t_6;
    .scope S_0x1d9e630;
t_7 ;
    %load/vec4 v0x1d9e8a0_0;
    %pad/u 32;
    %store/vec4 v0x1d9e800_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9e800_0, 4, 8;
    %load/vec4 v0x1d9e800_0;
    %parti/s 12, 0, 2;
    %pad/u 35;
    %store/vec4 v0x1da1fa0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x1da1dd0;
    %join;
    %load/vec4 v0x1d9e8a0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1da26e0_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x1da2550_0, 0, 5;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x1da2810_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1da2620_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da2620_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1da3450_0, 0, 1;
    %end;
    .scope S_0x1d9e460;
t_6 %join;
    %end;
S_0x1d9e630 .scope begin, "tskDecodeBx" "tskDecodeBx" 13 336, 13 336 0, S_0x1d9e460;
 .timescale 0 0;
v0x1d9e800_0 .var "temp", 31 0;
S_0x1d9e940 .scope task, "decode_clz" "decode_clz" 13 362, 13 362 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1d9ed80_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_clz ;
    %fork t_9, S_0x1d9eb10;
    %jmp t_8;
    .scope S_0x1d9eb10;
t_9 ;
    %load/vec4 v0x1d9ed80_0;
    %pad/u 32;
    %store/vec4 v0x1d9ece0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9ece0_0, 4, 1;
    %load/vec4 v0x1d9ece0_0;
    %parti/s 12, 0, 2;
    %pad/u 35;
    %store/vec4 v0x1da1fa0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x1da1dd0;
    %join;
    %load/vec4 v0x1d9ed80_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x1d9ed80_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1da2810_0, 0, 5;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x1da2550_0, 0, 5;
    %load/vec4 v0x1d9ed80_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1da26e0_0, 0, 4;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1da2620_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da2620_0, 4, 1;
    %end;
    .scope S_0x1d9e940;
t_8 %join;
    %end;
S_0x1d9eb10 .scope begin, "tskDecodeClz" "tskDecodeClz" 13 363, 13 363 0, S_0x1d9e940;
 .timescale 0 0;
v0x1d9ece0_0 .var "temp", 31 0;
S_0x1d9ee20 .scope task, "decode_data_processing" "decode_data_processing" 13 505, 13 505 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1d9eff0_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing ;
    %load/vec4 v0x1d9eff0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1da26e0_0, 0, 4;
    %load/vec4 v0x1d9eff0_0;
    %parti/s 4, 21, 6;
    %pad/u 5;
    %store/vec4 v0x1da2550_0, 0, 5;
    %load/vec4 v0x1d9eff0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x1da28f0_0, 0, 1;
    %load/vec4 v0x1d9eff0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x1d9eff0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1da2810_0, 0, 5;
    %load/vec4 v0x1d9eff0_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %store/vec4 v0x1da2620_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da2620_0, 4, 1;
    %load/vec4 v0x1da2550_0;
    %cmpi/e 10, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x1da2550_0;
    %cmpi/e 11, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1da2550_0;
    %cmpi/e 8, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1da2550_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_9.128, 4;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x1da2810_0, 0, 5;
T_9.128 ;
    %load/vec4 v0x1d9eff0_0;
    %parti/s 1, 25, 6;
    %load/vec4 v0x1d9eff0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d9eff0_0;
    %parti/s 1, 4, 4;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 4, 3, 3;
    %cmp/z;
    %jmp/1 T_9.130, 4;
    %dup/vec4;
    %pushi/vec4 0, 2, 3;
    %cmp/z;
    %jmp/1 T_9.131, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/z;
    %jmp/1 T_9.132, 4;
    %vpi_call 13 532 "$display", "This should never happen! Check the RTL..!" {0 0 0};
    %vpi_call 13 533 "$finish" {0 0 0};
    %jmp T_9.134;
T_9.130 ;
    %load/vec4 v0x1d9eff0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x1da1cd0_0, 0, 12;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x1da1b00;
    %join;
    %jmp T_9.134;
T_9.131 ;
    %load/vec4 v0x1d9eff0_0;
    %parti/s 12, 0, 2;
    %pad/u 35;
    %store/vec4 v0x1da1fa0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x1da1dd0;
    %join;
    %jmp T_9.134;
T_9.132 ;
    %load/vec4 v0x1d9eff0_0;
    %parti/s 12, 0, 2;
    %pad/u 35;
    %store/vec4 v0x1da2270_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift, S_0x1da20a0;
    %join;
    %jmp T_9.134;
T_9.134 ;
    %pop/vec4 1;
    %end;
S_0x1d9f090 .scope task, "decode_halfword_ls" "decode_halfword_ls" 13 249, 13 249 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1d9f5c0_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls ;
    %fork t_11, S_0x1d9f2b0;
    %jmp t_10;
    .scope S_0x1d9f2b0;
t_11 ;
    %load/vec4 v0x1d9f5c0_0;
    %pad/u 12;
    %store/vec4 v0x1d9f480_0, 0, 12;
    %load/vec4 v0x1d9f5c0_0;
    %pad/u 12;
    %store/vec4 v0x1d9f520_0, 0, 12;
    %load/vec4 v0x1d9f5c0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1da26e0_0, 0, 4;
    %load/vec4 v0x1d9f480_0;
    %parti/s 4, 8, 5;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9f480_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9f480_0, 4, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9f520_0, 4, 8;
    %load/vec4 v0x1d9f5c0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.135, 8;
    %load/vec4 v0x1d9f480_0;
    %store/vec4 v0x1da1cd0_0, 0, 12;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x1da1b00;
    %join;
    %jmp T_10.136;
T_10.135 ;
    %load/vec4 v0x1d9f520_0;
    %pad/u 35;
    %store/vec4 v0x1da1fa0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x1da1dd0;
    %join;
T_10.136 ;
    %load/vec4 v0x1d9f5c0_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_10.137, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_10.138, 8;
T_10.137 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_10.138, 8;
 ; End of false expr.
    %blend;
T_10.138;
    %store/vec4 v0x1da2550_0, 0, 5;
    %load/vec4 v0x1d9f5c0_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x1d9f5c0_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x1da2620_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da2620_0, 4, 1;
    %load/vec4 v0x1d9f5c0_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x1da29b0_0, 0, 1;
    %load/vec4 v0x1da29b0_0;
    %nor/r;
    %store/vec4 v0x1da2e20_0, 0, 1;
    %load/vec4 v0x1d9f5c0_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x1da2a70_0, 0, 1;
    %load/vec4 v0x1d9f5c0_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0x1da2a70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_10.139, 9;
    %load/vec4 v0x1da2620_0;
    %jmp/1 T_10.140, 9;
T_10.139 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_10.140, 9;
 ; End of false expr.
    %blend;
T_10.140;
    %pad/u 5;
    %store/vec4 v0x1da2810_0, 0, 5;
    %load/vec4 v0x1d9f5c0_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x1d9f5c0_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1da2d40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da2fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da3060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da2c80_0, 0, 1;
    %load/vec4 v0x1d9f5c0_0;
    %parti/s 2, 5, 4;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.141, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.142, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.143, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da2fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da3060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da2c80_0, 0, 1;
    %jmp T_10.145;
T_10.141 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1da2bc0_0, 0, 1;
    %jmp T_10.145;
T_10.142 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1da3060_0, 0, 1;
    %jmp T_10.145;
T_10.143 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1da2c80_0, 0, 1;
    %jmp T_10.145;
T_10.145 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d9f090;
t_10 %join;
    %end;
S_0x1d9f2b0 .scope begin, "tskDecodeHalfWordLs" "tskDecodeHalfWordLs" 13 250, 13 250 0, S_0x1d9f090;
 .timescale 0 0;
v0x1d9f480_0 .var "temp", 11 0;
v0x1d9f520_0 .var "temp1", 11 0;
S_0x1d9f660 .scope task, "decode_ls" "decode_ls" 13 388, 13 388 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1d9fa00_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_ls ;
    %fork t_13, S_0x1d9f830;
    %jmp t_12;
    .scope S_0x1d9f830;
t_13 ;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1da26e0_0, 0, 4;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 1, 25, 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.146, 8;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 12, 0, 2;
    %pad/u 33;
    %store/vec4 v0x1da3370_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da3370_0, 4, 1;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1da3120_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da3120_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1da32d0_0, 0, 3;
    %jmp T_11.147;
T_11.146 ;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 12, 0, 2;
    %pad/u 35;
    %store/vec4 v0x1da1fa0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x1da1dd0;
    %join;
T_11.147 ;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 1, 23, 6;
    %flag_set/vec4 8;
    %jmp/0 T_11.148, 8;
    %pushi/vec4 4, 0, 5;
    %jmp/1 T_11.149, 8;
T_11.148 ; End of true expr.
    %pushi/vec4 2, 0, 5;
    %jmp/0 T_11.149, 8;
 ; End of false expr.
    %blend;
T_11.149;
    %store/vec4 v0x1da2550_0, 0, 5;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x1da2620_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da2620_0, 4, 1;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x1da29b0_0, 0, 1;
    %load/vec4 v0x1da29b0_0;
    %nor/r;
    %store/vec4 v0x1da2e20_0, 0, 1;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x1da2a70_0, 0, 1;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %load/vec4 v0x1da2a70_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0 T_11.150, 9;
    %load/vec4 v0x1da2620_0;
    %jmp/1 T_11.151, 9;
T_11.150 ; End of true expr.
    %pushi/vec4 16, 0, 33;
    %jmp/0 T_11.151, 9;
 ; End of false expr.
    %blend;
T_11.151;
    %pad/u 5;
    %store/vec4 v0x1da2810_0, 0, 5;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x1da2fa0_0, 0, 1;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1da2d40_0, 0, 5;
    %load/vec4 v0x1da2a70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.152, 8;
    %load/vec4 v0x1d9fa00_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.154, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1da2ee0_0, 0, 1;
T_11.154 ;
T_11.152 ;
    %end;
    .scope S_0x1d9f660;
t_12 %join;
    %end;
S_0x1d9f830 .scope begin, "tskDecodeLs" "tskDecodeLs" 13 389, 13 389 0, S_0x1d9f660;
 .timescale 0 0;
S_0x1d9faa0 .scope task, "decode_mcr" "decode_mcr" 13 156, 13 156 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1da0040_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_mcr ;
    %fork t_15, S_0x1d9fc70;
    %jmp t_14;
    .scope S_0x1d9fc70;
t_15 ;
    %load/vec4 v0x1da0040_0;
    %parti/s 4, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_12.156, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_12.157, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_12.158, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_12.159, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_12.160, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_12.161, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_12.162, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_12.163, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_12.164, 6;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x1d9fe40_0, 0, 5;
    %jmp T_12.166;
T_12.156 ;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x1d9fe40_0, 0, 5;
    %jmp T_12.166;
T_12.157 ;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x1d9fe40_0, 0, 5;
    %jmp T_12.166;
T_12.158 ;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x1d9fe40_0, 0, 5;
    %jmp T_12.166;
T_12.159 ;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x1d9fe40_0, 0, 5;
    %jmp T_12.166;
T_12.160 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x1d9fe40_0, 0, 5;
    %jmp T_12.166;
T_12.161 ;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x1d9fe40_0, 0, 5;
    %jmp T_12.166;
T_12.162 ;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x1d9fe40_0, 0, 5;
    %jmp T_12.166;
T_12.163 ;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x1d9fe40_0, 0, 5;
    %jmp T_12.166;
T_12.164 ;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x1d9fe40_0, 0, 5;
    %jmp T_12.166;
T_12.166 ;
    %pop/vec4 1;
    %load/vec4 v0x1da0040_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x1d9ff80_0, 0, 4;
    %load/vec4 v0x1da0040_0;
    %parti/s 4, 28, 6;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1d9ff80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1d9fee0_0, 0, 35;
    %load/vec4 v0x1d9fe40_0;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9fee0_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9fee0_0, 4, 1;
    %load/vec4 v0x1d9fe40_0;
    %pad/u 32;
    %pushi/vec4 51, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1da0040_0;
    %parti/s 4, 0, 2;
    %pushi/vec4 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.167, 8;
    %pushi/vec4 11, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9fee0_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d9fee0_0, 4, 1;
T_12.167 ;
    %load/vec4 v0x1d9fee0_0;
    %store/vec4 v0x1d9eff0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x1d9ee20;
    %join;
    %end;
    .scope S_0x1d9faa0;
t_14 %join;
    %end;
S_0x1d9fc70 .scope begin, "decMcrTsk" "decMcrTsk" 13 157, 13 157 0, S_0x1d9faa0;
 .timescale 0 0;
v0x1d9fe40_0 .var "coproc_reg", 4 0;
v0x1d9fee0_0 .var "instruction", 34 0;
v0x1d9ff80_0 .var "src_reg", 3 0;
S_0x1da0140 .scope task, "decode_mrc" "decode_mrc" 13 191, 13 191 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1da07d0_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_mrc ;
    %fork t_17, S_0x1da0310;
    %jmp t_16;
    .scope S_0x1da0310;
t_17 ;
    %load/vec4 v0x1da07d0_0;
    %parti/s 4, 16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_13.169, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_13.170, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_13.171, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_13.172, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_13.173, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_13.174, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_13.175, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_13.176, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_13.177, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1da0500_0, 0, 4;
    %jmp T_13.179;
T_13.169 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x1da0500_0, 0, 4;
    %jmp T_13.179;
T_13.170 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x1da0500_0, 0, 4;
    %jmp T_13.179;
T_13.171 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x1da0500_0, 0, 4;
    %jmp T_13.179;
T_13.172 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0x1da0500_0, 0, 4;
    %jmp T_13.179;
T_13.173 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1da0500_0, 0, 4;
    %jmp T_13.179;
T_13.174 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1da0500_0, 0, 4;
    %jmp T_13.179;
T_13.175 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x1da0500_0, 0, 4;
    %jmp T_13.179;
T_13.176 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x1da0500_0, 0, 4;
    %jmp T_13.179;
T_13.177 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x1da0500_0, 0, 4;
    %jmp T_13.179;
T_13.179 ;
    %pop/vec4 1;
    %load/vec4 v0x1da07d0_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x1da0600_0, 0, 4;
    %load/vec4 v0x1da07d0_0;
    %parti/s 4, 28, 6;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x1da0600_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 35;
    %store/vec4 v0x1da06e0_0, 0, 35;
    %load/vec4 v0x1da0500_0;
    %pad/u 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da06e0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da06e0_0, 4, 1;
    %load/vec4 v0x1da06e0_0;
    %store/vec4 v0x1d9eff0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x1d9ee20;
    %join;
    %end;
    .scope S_0x1da0140;
t_16 %join;
    %end;
S_0x1da0310 .scope begin, "decMrcTsk" "decMrcTsk" 13 192, 13 192 0, S_0x1da0140;
 .timescale 0 0;
v0x1da0500_0 .var "coproc_reg", 3 0;
v0x1da0600_0 .var "dest_reg", 3 0;
v0x1da06e0_0 .var "instruction", 34 0;
S_0x1da08d0 .scope task, "decode_mrs" "decode_mrs" 13 440, 13 440 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1da0b30_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs ;
    %load/vec4 v0x1da0b30_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x1da1cd0_0, 0, 12;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x1da1b00;
    %join;
    %load/vec4 v0x1da0b30_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1da26e0_0, 0, 4;
    %load/vec4 v0x1da0b30_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x1da0b30_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1da2810_0, 0, 5;
    %load/vec4 v0x1da0b30_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_14.180, 8;
    %pushi/vec4 27, 0, 33;
    %jmp/1 T_14.181, 8;
T_14.180 ; End of true expr.
    %pushi/vec4 17, 0, 33;
    %jmp/0 T_14.181, 8;
 ; End of false expr.
    %blend;
T_14.181;
    %store/vec4 v0x1da2620_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da2620_0, 4, 1;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x1da2550_0, 0, 5;
    %end;
S_0x1da0c30 .scope task, "decode_msr" "decode_msr" 13 457, 13 457 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1da0db0_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_msr ;
    %load/vec4 v0x1da0db0_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.182, 8;
    %load/vec4 v0x1da0db0_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x1da1cd0_0, 0, 12;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_immediate, S_0x1da1b00;
    %join;
    %jmp T_15.183;
T_15.182 ;
    %load/vec4 v0x1da0db0_0;
    %parti/s 12, 0, 2;
    %pad/u 35;
    %store/vec4 v0x1da1fa0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift, S_0x1da1dd0;
    %join;
T_15.183 ;
    %load/vec4 v0x1da0db0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_15.184, 8;
    %pushi/vec4 17, 0, 32;
    %jmp/1 T_15.185, 8;
T_15.184 ; End of true expr.
    %pushi/vec4 27, 0, 32;
    %jmp/0 T_15.185, 8;
 ; End of false expr.
    %blend;
T_15.185;
    %pad/s 5;
    %store/vec4 v0x1da2810_0, 0, 5;
    %load/vec4 v0x1da0db0_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1da26e0_0, 0, 4;
    %load/vec4 v0x1da0db0_0;
    %parti/s 1, 22, 6;
    %flag_set/vec4 8;
    %jmp/0 T_15.186, 8;
    %pushi/vec4 18, 0, 5;
    %jmp/1 T_15.187, 8;
T_15.186 ; End of true expr.
    %pushi/vec4 19, 0, 5;
    %jmp/0 T_15.187, 8;
 ; End of false expr.
    %blend;
T_15.187;
    %store/vec4 v0x1da2550_0, 0, 5;
    %load/vec4 v0x1da0db0_0;
    %parti/s 1, 25, 6;
    %flag_set/vec4 8;
    %jmp/0 T_15.188, 8;
    %load/vec4 v0x1da0db0_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %pushi/vec4 8, 0, 33;
    %and;
    %jmp/1 T_15.189, 8;
T_15.188 ; End of true expr.
    %load/vec4 v0x1da0db0_0;
    %parti/s 4, 16, 6;
    %pad/u 33;
    %jmp/0 T_15.189, 8;
 ; End of false expr.
    %blend;
T_15.189;
    %store/vec4 v0x1da2620_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da2620_0, 4, 1;
    %end;
S_0x1da0eb0 .scope task, "decode_mult" "decode_mult" 13 310, 13 310 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1da1270_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_mult ;
    %fork t_19, S_0x1da1080;
    %jmp t_18;
    .scope S_0x1da1080;
t_19 ;
    %load/vec4 v0x1da1270_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1da26e0_0, 0, 4;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x1da2550_0, 0, 5;
    %load/vec4 v0x1da1270_0;
    %parti/s 1, 33, 7;
    %load/vec4 v0x1da1270_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1da2810_0, 0, 5;
    %load/vec4 v0x1da1270_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0x1da2620_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da2620_0, 4, 1;
    %load/vec4 v0x1da1270_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x1da1270_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x1da3370_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da3370_0, 4, 1;
    %load/vec4 v0x1da1270_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0 T_16.190, 8;
    %load/vec4 v0x1da1270_0;
    %parti/s 1, 34, 7;
    %load/vec4 v0x1da1270_0;
    %parti/s 4, 12, 5;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %jmp/1 T_16.191, 8;
T_16.190 ; End of true expr.
    %pushi/vec4 0, 0, 33;
    %jmp/0 T_16.191, 8;
 ; End of false expr.
    %blend;
T_16.191;
    %store/vec4 v0x1da3120_0, 0, 33;
    %load/vec4 v0x1da1270_0;
    %parti/s 1, 24, 6;
    %flag_set/vec4 8;
    %jmp/0 T_16.192, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_16.193, 8;
T_16.192 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_16.193, 8;
 ; End of false expr.
    %blend;
T_16.193;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da3120_0, 4, 1;
    %end;
    .scope S_0x1da0eb0;
t_18 %join;
    %end;
S_0x1da1080 .scope begin, "tskDecodeMult" "tskDecodeMult" 13 311, 13 311 0, S_0x1da0eb0;
 .timescale 0 0;
S_0x1da1370 .scope task, "decode_swi" "decode_swi" 13 228, 13 228 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1da1730_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_swi ;
    %fork t_21, S_0x1da1540;
    %jmp t_20;
    .scope S_0x1da1540;
t_21 ;
    %load/vec4 v0x1da1730_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1da26e0_0, 0, 4;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x1da2550_0, 0, 5;
    %pushi/vec4 16, 0, 33;
    %store/vec4 v0x1da2620_0, 0, 33;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1da2620_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da2620_0, 4, 1;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x1da2810_0, 0, 5;
    %load/vec4 v0x1da1730_0;
    %parti/s 24, 0, 2;
    %pad/u 33;
    %store/vec4 v0x1da3370_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1da32d0_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1da3120_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da3120_0, 4, 1;
    %end;
    .scope S_0x1da1370;
t_20 %join;
    %end;
S_0x1da1540 .scope begin, "tskDecodeSWI" "tskDecodeSWI" 13 229, 13 229 0, S_0x1da1370;
 .timescale 0 0;
S_0x1da1830 .scope task, "decode_und" "decode_und" 13 221, 13 221 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1da1a00_0 .var "i_instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.decode_und ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1da3510_0, 0, 1;
    %end;
S_0x1da1b00 .scope task, "process_immediate" "process_immediate" 13 540, 13 540 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1da1cd0_0 .var "instruction", 11 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.process_immediate ;
    %load/vec4 v0x1da1cd0_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1da3120_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da3120_0, 4, 1;
    %load/vec4 v0x1da1cd0_0;
    %parti/s 8, 0, 2;
    %pad/u 33;
    %store/vec4 v0x1da3370_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da3370_0, 4, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1da32d0_0, 0, 3;
    %end;
S_0x1da1dd0 .scope task, "process_instruction_specified_shift" "process_instruction_specified_shift" 13 556, 13 556 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1da1fa0_0 .var "instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.process_instruction_specified_shift ;
    %load/vec4 v0x1da1fa0_0;
    %parti/s 5, 7, 4;
    %pad/u 33;
    %store/vec4 v0x1da3120_0, 0, 33;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da3120_0, 4, 1;
    %load/vec4 v0x1da2370_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x1da1fa0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x1da3370_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da3370_0, 4, 1;
    %load/vec4 v0x1da1fa0_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0x1da32d0_0, 0, 3;
    %load/vec4 v0x1da32d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.194, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.195, 6;
    %jmp T_20.196;
T_20.194 ;
    %load/vec4 v0x1da3120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.197, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0x1da3120_0, 0, 33;
T_20.197 ;
    %jmp T_20.196;
T_20.195 ;
    %load/vec4 v0x1da3120_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.199, 8;
    %pushi/vec4 32, 0, 33;
    %store/vec4 v0x1da3120_0, 0, 33;
T_20.199 ;
    %jmp T_20.196;
T_20.196 ;
    %pop/vec4 1;
    %end;
S_0x1da20a0 .scope task, "process_register_specified_shift" "process_register_specified_shift" 13 578, 13 578 0, S_0x1bbbad0;
 .timescale 0 0;
v0x1da2270_0 .var "instruction", 34 0;
TD_zap_top.u_zap_decode_main.u_zap_decode.process_register_specified_shift ;
    %load/vec4 v0x1da2270_0;
    %parti/s 4, 8, 5;
    %pad/u 33;
    %store/vec4 v0x1da3120_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da3120_0, 4, 1;
    %load/vec4 v0x1da2370_0;
    %parti/s 1, 32, 7;
    %load/vec4 v0x1da2270_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 33;
    %store/vec4 v0x1da3370_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1da3370_0, 4, 1;
    %load/vec4 v0x1da2270_0;
    %parti/s 2, 5, 4;
    %pad/u 3;
    %store/vec4 v0x1da32d0_0, 0, 3;
    %end;
S_0x1da3920 .scope module, "u_zap_decode_thumb" "zap_decode_thumb" 9 275, 17 21 0, S_0x1d77750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 32 "i_instruction"
    .port_info 3 /INPUT 1 "i_instruction_valid"
    .port_info 4 /INPUT 1 "i_irq"
    .port_info 5 /INPUT 1 "i_fiq"
    .port_info 6 /INPUT 32 "i_cpsr_ff"
    .port_info 7 /OUTPUT 35 "o_instruction"
    .port_info 8 /OUTPUT 1 "o_instruction_valid"
    .port_info 9 /OUTPUT 1 "o_und"
    .port_info 10 /OUTPUT 1 "o_force32_align"
    .port_info 11 /OUTPUT 1 "o_irq"
    .port_info 12 /OUTPUT 1 "o_fiq"
P_0x1da3aa0 .param/l "ADC" 0 5 7, C4<0101>;
P_0x1da3ae0 .param/l "ADD" 0 5 6, C4<0100>;
P_0x1da3b20 .param/l "AL" 0 6 16, C4<1110>;
P_0x1da3b60 .param/l "AND" 0 5 2, C4<0000>;
P_0x1da3ba0 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x1da3be0 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x1da3c20 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x1da3c60 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x1da3ca0 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x1da3ce0 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x1da3d20 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x1da3d60 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x1da3da0 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x1da3de0 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x1da3e20 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x1da3e60 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x1da3ea0 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x1da3ee0 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x1da3f20 .param/l "ASR" 0 14 4, C4<10>;
P_0x1da3f60 .param/l "BIC" 0 5 16, C4<1110>;
P_0x1da3fa0 .param/l "BRANCH_INSTRUCTION" 1 15 12, C4<zzzz101zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1da3fe0 .param/l "BX_INST" 1 15 24, C4<zzzz000100101111111111110001zzzz>;
P_0x1da4020 .param/l "C" 0 8 4, +C4<00000000000000000000000000011101>;
P_0x1da4060 .param/l "CC" 0 6 5, C4<0011>;
P_0x1da40a0 .param/l "CLZ" 0 5 26, C4<11000>;
P_0x1da40e0 .param/l "CLZ_INST" 1 15 22, C4<zzzzz00010110000zzzz00000001zzzz>;
P_0x1da4120 .param/l "CMN" 0 5 13, C4<1011>;
P_0x1da4160 .param/l "CMP" 0 5 12, C4<1010>;
P_0x1da41a0 .param/l "CP15_R0" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x1da41e0 .param/l "CP15_R1" 0 7 86, +C4<00000000000000000000000000101100>;
P_0x1da4220 .param/l "CP15_R2" 0 7 87, +C4<00000000000000000000000000101101>;
P_0x1da4260 .param/l "CP15_R3" 0 7 88, +C4<00000000000000000000000000101110>;
P_0x1da42a0 .param/l "CP15_R4" 0 7 89, +C4<00000000000000000000000000101111>;
P_0x1da42e0 .param/l "CP15_R5" 0 7 90, +C4<00000000000000000000000000110000>;
P_0x1da4320 .param/l "CP15_R6" 0 7 91, +C4<00000000000000000000000000110001>;
P_0x1da4360 .param/l "CP15_R7" 0 7 92, +C4<00000000000000000000000000110010>;
P_0x1da43a0 .param/l "CP15_R8" 0 7 93, +C4<00000000000000000000000000110011>;
P_0x1da43e0 .param/l "CS" 0 6 4, C4<0010>;
P_0x1da4420 .param/l "DATA_PROCESSING_IMMEDIATE" 1 15 7, C4<zzzz001zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1da4460 .param/l "DATA_PROCESSING_INSTRUCTION_SPECIFIED_SHIFT" 1 15 9, C4<zzzz000zzzzzzzzzzzzzzzzzzzz0zzzz>;
P_0x1da44a0 .param/l "DATA_PROCESSING_REGISTER_SPECIFIED_SHIFT" 1 15 8, C4<zzzz000zzzzzzzzzzzzzzzzz0zz1zzzz>;
P_0x1da44e0 .param/l "EOR" 0 5 3, C4<0001>;
P_0x1da4520 .param/l "EQ" 0 6 2, C4<0000>;
P_0x1da4560 .param/l "F" 0 8 7, +C4<00000000000000000000000000000110>;
P_0x1da45a0 .param/l "FMOV" 0 5 20, C4<10010>;
P_0x1da45e0 .param/l "GE" 0 6 12, C4<1010>;
P_0x1da4620 .param/l "GT" 0 6 14, C4<1100>;
P_0x1da4660 .param/l "HALFWORD_LS" 1 15 29, C4<zzzz000zzzzzzzzzzzzzzzzz1zz1zzzz>;
P_0x1da46a0 .param/l "HI" 0 6 10, C4<1000>;
P_0x1da46e0 .param/l "I" 0 8 6, +C4<00000000000000000000000000000111>;
P_0x1da4720 .param/l "LE" 0 6 15, C4<1101>;
P_0x1da4760 .param/l "LS" 0 6 11, C4<1001>;
P_0x1da47a0 .param/l "LSL" 0 14 2, C4<00>;
P_0x1da47e0 .param/l "LSR" 0 14 3, C4<01>;
P_0x1da4820 .param/l "LS_IMMEDIATE" 1 15 20, C4<zzzz010zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1da4860 .param/l "LS_INSTRUCTION_SPECIFIED_SHIFT" 1 15 19, C4<zzzz011zzzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1da48a0 .param/l "LT" 0 6 13, C4<1011>;
P_0x1da48e0 .param/l "MCR" 1 15 38, C4<zzzz1110zzz0zzzzzzzz1111zzz1zzzz>;
P_0x1da4920 .param/l "MI" 0 6 6, C4<0100>;
P_0x1da4960 .param/l "MLA" 0 5 19, C4<10001>;
P_0x1da49a0 .param/l "MMOV" 0 5 21, C4<10011>;
P_0x1da49e0 .param/l "MOV" 0 5 15, C4<1101>;
P_0x1da4a20 .param/l "MRC" 1 15 41, C4<zzzz1110zzz1zzzzzzzz1111zzz1zzzz>;
P_0x1da4a60 .param/l "MRS" 1 15 14, C4<zzzz00010z001111zzzzzzzzzzzzzzzz>;
P_0x1da4aa0 .param/l "MSR" 1 15 17, C4<zzzz00010z10zzzz1111zzzzzzzzzzzz>;
P_0x1da4ae0 .param/l "MSR_IMMEDIATE" 1 15 15, C4<zzzz00110z10zzzz1111zzzzzzzzzzzz>;
P_0x1da4b20 .param/l "MUL" 0 5 18, C4<10000>;
P_0x1da4b60 .param/l "MULT_INST" 1 15 26, C4<zzzz000000zzzzzzzzzzzzzz1001zzzz>;
P_0x1da4ba0 .param/l "MVN" 0 5 17, C4<1111>;
P_0x1da4be0 .param/l "N" 0 8 2, +C4<00000000000000000000000000011111>;
P_0x1da4c20 .param/l "NE" 0 6 3, C4<0001>;
P_0x1da4c60 .param/l "NV" 0 6 17, C4<1111>;
P_0x1da4ca0 .param/l "ORR" 0 5 14, C4<1100>;
P_0x1da4ce0 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x1da4d20 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x1da4d60 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x1da4da0 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x1da4de0 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x1da4e20 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x1da4e60 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x1da4ea0 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x1da4ee0 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x1da4f20 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x1da4f60 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x1da4fa0 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x1da4fe0 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x1da5020 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x1da5060 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x1da50a0 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x1da50e0 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x1da5120 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x1da5160 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x1da51a0 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x1da51e0 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x1da5220 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x1da5260 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x1da52a0 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x1da52e0 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x1da5320 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x1da5360 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x1da53a0 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x1da53e0 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x1da5420 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x1da5460 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x1da54a0 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x1da54e0 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x1da5520 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x1da5560 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x1da55a0 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x1da55e0 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x1da5620 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x1da5660 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x1da56a0 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x1da56e0 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x1da5720 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x1da5760 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x1da57a0 .param/l "PL" 0 6 7, C4<0101>;
P_0x1da57e0 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x1da5820 .param/l "ROR" 0 14 5, C4<11>;
P_0x1da5860 .param/l "RORI" 0 14 6, C4<100>;
P_0x1da58a0 .param/l "RSB" 0 5 5, C4<0011>;
P_0x1da58e0 .param/l "RSC" 0 5 9, C4<0111>;
P_0x1da5920 .param/l "SBC" 0 5 8, C4<0110>;
P_0x1da5960 .param/l "SMLAL" 0 5 25, C4<10111>;
P_0x1da59a0 .param/l "SMULL" 0 5 24, C4<10110>;
P_0x1da59e0 .param/l "SOFTWARE_INTERRUPT" 1 15 32, C4<zzzz1111zzzzzzzzzzzzzzzzzzzzzzzz>;
P_0x1da5a20 .param/l "SUB" 0 5 4, C4<0010>;
P_0x1da5a60 .param/l "SWAP" 1 15 35, C4<zzzz00010z00zzzzzzzz00001001zzzz>;
P_0x1da5aa0 .param/l "T" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x1da5ae0 .param/l "TEQ" 0 5 11, C4<1001>;
P_0x1da5b20 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x1da5b60 .param/l "TOTAL_PHY_REGS" 0 7 95, +C4<00000000000000000000000000110100>;
P_0x1da5ba0 .param/l "TST" 0 5 10, C4<1000>;
P_0x1da5be0 .param/l "T_ADD_SUB_LO" 1 15 58, C4<00011zzzzzzzzzzz>;
P_0x1da5c20 .param/l "T_ALU_HI" 1 15 67, C4<010001zzzzzzzzzz>;
P_0x1da5c60 .param/l "T_ALU_LO" 1 15 64, C4<010000zzzzzzzzzz>;
P_0x1da5ca0 .param/l "T_BL" 1 15 48, C4<1111zzzzzzzzzzzz>;
P_0x1da5ce0 .param/l "T_BRANCH_COND" 1 15 46, C4<1101zzzzzzzzzzzz>;
P_0x1da5d20 .param/l "T_BRANCH_NOCOND" 1 15 47, C4<11100zzzzzzzzzzz>;
P_0x1da5d60 .param/l "T_BX" 1 15 49, C4<010001110zzzz000>;
P_0x1da5da0 .param/l "T_GET_ADDR" 1 15 70, C4<1010zzzzzzzzzzzz>;
P_0x1da5de0 .param/l "T_LDMIA_STMIA" 1 15 91, C4<1100zzzzzzzzzzzz>;
P_0x1da5e20 .param/l "T_LDRH_STRH_5BIT_OFF" 1 15 82, C4<1000zzzzzzzzzzzz>;
P_0x1da5e60 .param/l "T_LDRH_STRH_REG" 1 15 85, C4<0101zzzzzzzzzzzz>;
P_0x1da5ea0 .param/l "T_LDR_STR_5BIT_OFF" 1 15 79, C4<011zzzzzzzzzzzzz>;
P_0x1da5ee0 .param/l "T_MCAS_IMM" 1 15 61, C4<001zzzzzzzzzzzzz>;
P_0x1da5f20 .param/l "T_MOD_SP" 1 15 73, C4<10110000zzzzzzzz>;
P_0x1da5f60 .param/l "T_PC_REL_LOAD" 1 15 76, C4<01001zzzzzzzzzzz>;
P_0x1da5fa0 .param/l "T_POP_PUSH" 1 15 94, C4<1011z10zzzzzzzzz>;
P_0x1da5fe0 .param/l "T_SHIFT" 1 15 55, C4<000zzzzzzzzzzzzz>;
P_0x1da6020 .param/l "T_SP_REL_LDR_STR" 1 15 88, C4<1001zzzzzzzzzzzz>;
P_0x1da6060 .param/l "T_SWI" 1 15 52, C4<11011111zzzzzzzz>;
P_0x1da60a0 .param/l "UMLAL" 0 5 23, C4<10101>;
P_0x1da60e0 .param/l "UMULL" 0 5 22, C4<10100>;
P_0x1da6120 .param/l "V" 0 8 5, +C4<00000000000000000000000000100110>;
P_0x1da6160 .param/l "VC" 0 6 9, C4<0111>;
P_0x1da61a0 .param/l "VS" 0 6 8, C4<0110>;
P_0x1da61e0 .param/l "Z" 0 8 3, +C4<00000000000000000000000000011110>;
v0x1db0f80_0 .net "i_clk", 0 0, o0x7f3ba0b808b8;  alias, 0 drivers
v0x1db1090_0 .net "i_cpsr_ff", 31 0, L_0x1d913f0;  alias, 1 drivers
v0x1db1150_0 .net "i_fiq", 0 0, o0x7f3ba0b838e8;  alias, 0 drivers
v0x1db1220_0 .net "i_instruction", 31 0, v0x1dc1da0_0;  alias, 1 drivers
v0x1db12e0_0 .net "i_instruction_valid", 0 0, v0x1dc1f00_0;  alias, 1 drivers
v0x1db13f0_0 .net "i_irq", 0 0, o0x7f3ba0b83978;  alias, 0 drivers
v0x1db14b0_0 .net "i_reset", 0 0, o0x7f3ba0b80cd8;  alias, 0 drivers
v0x1db15a0_0 .var "o_fiq", 0 0;
v0x1db1660_0 .var "o_force32_align", 0 0;
v0x1db17b0_0 .var "o_instruction", 34 0;
v0x1db1890_0 .var "o_instruction_valid", 0 0;
v0x1db1950_0 .var "o_irq", 0 0;
v0x1db1a10_0 .var "o_und", 0 0;
v0x1db1ad0_0 .var "offset_ff", 11 0;
v0x1db1bb0_0 .var "offset_nxt", 11 0;
E_0x1dab040/0 .event edge, v0x1db12e0_0, v0x1db1220_0, v0x1db13f0_0, v0x1db1150_0;
E_0x1dab040/1 .event edge, v0x1b492e0_0;
E_0x1dab040 .event/or E_0x1dab040/0, E_0x1dab040/1;
S_0x1dab0b0 .scope task, "decode_add_sub_lo" "decode_add_sub_lo" 17 386, 17 386 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_add_sub_lo ;
    %fork t_23, S_0x1dab280;
    %jmp t_22;
    .scope S_0x1dab280;
t_23 ;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 6, 4;
    %pad/u 4;
    %store/vec4 v0x1dab650_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 0, 2;
    %pad/u 4;
    %store/vec4 v0x1dab570_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 3, 3;
    %pad/u 4;
    %store/vec4 v0x1dab740_0, 0, 4;
    %load/vec4 v0x1dab650_0;
    %pad/u 12;
    %store/vec4 v0x1dab470_0, 0, 12;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 9, 5;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 10, 5;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_22.201, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_22.202, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_22.203, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_22.204, 6;
    %jmp T_22.205;
T_22.201 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 4, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dab740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dab570_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dab650_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_22.205;
T_22.202 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 4, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dab650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dab570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dab470_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_22.205;
T_22.203 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 2, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dab740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dab570_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dab650_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_22.205;
T_22.204 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 2, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dab650_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dab570_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dab470_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_22.205;
T_22.205 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dab0b0;
t_22 %join;
    %end;
S_0x1dab280 .scope begin, "tskDecodeAddSubLo" "tskDecodeAddSubLo" 17 387, 17 387 0, S_0x1dab0b0;
 .timescale 0 0;
v0x1dab470_0 .var "imm", 11 0;
v0x1dab570_0 .var "rd", 3 0;
v0x1dab650_0 .var "rn", 3 0;
v0x1dab740_0 .var "rs", 3 0;
S_0x1dab820 .scope task, "decode_alu_hi" "decode_alu_hi" 17 288, 17 288 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_alu_hi ;
    %fork t_25, S_0x1daba10;
    %jmp t_24;
    .scope S_0x1daba10;
t_25 ;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %load/vec4 v0x1db1220_0;
    %parti/s 2, 8, 5;
    %store/vec4 v0x1dabbe0_0, 0, 2;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 7, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1dabce0_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 6, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1dabdc0_0, 0, 4;
    %load/vec4 v0x1dabbe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_23.206, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_23.207, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_23.208, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_23.209, 6;
    %jmp T_23.210;
T_23.206 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 4, 0, 4;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x1dabce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dabce0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dabdc0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_23.210;
T_23.207 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 10, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dabce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dabce0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dabdc0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_23.210;
T_23.208 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x1dabce0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dabce0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dabdc0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_23.210;
T_23.209 ;
    %vpi_call 17 310 "$finish" {0 0 0};
    %jmp T_23.210;
T_23.210 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dab820;
t_24 %join;
    %end;
S_0x1daba10 .scope begin, "dcAluHi" "dcAluHi" 17 289, 17 289 0, S_0x1dab820;
 .timescale 0 0;
v0x1dabbe0_0 .var "op", 1 0;
v0x1dabce0_0 .var "rd", 3 0;
v0x1dabdc0_0 .var "rs", 3 0;
S_0x1dabeb0 .scope task, "decode_alu_lo" "decode_alu_lo" 17 316, 17 316 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_alu_lo ;
    %fork t_27, S_0x1dac0b0;
    %jmp t_26;
    .scope S_0x1dac0b0;
t_27 ;
    %load/vec4 v0x1db1220_0;
    %parti/s 4, 6, 4;
    %store/vec4 v0x1dac280_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 3, 3;
    %pad/u 4;
    %store/vec4 v0x1dac460_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 0, 2;
    %pad/u 4;
    %store/vec4 v0x1dac380_0, 0, 4;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %load/vec4 v0x1dac280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_24.211, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_24.212, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_24.213, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_24.214, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_24.215, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_24.216, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_24.217, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_24.218, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_24.219, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_24.220, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_24.221, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_24.222, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_24.223, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_24.224, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_24.225, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_24.226, 6;
    %jmp T_24.227;
T_24.211 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.212 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.213 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.214 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 2;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.215 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concati/vec4 2, 0, 2;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.216 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 5, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.217 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 6, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.218 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concati/vec4 3, 0, 2;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.219 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 8, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.220 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 3, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.221 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 10, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.222 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 11, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.223 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 12, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.224 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 3;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 9, 0, 4;
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.225 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 14, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.226 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 15, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dac380_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1dac460_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_24.227;
T_24.227 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1dabeb0;
t_26 %join;
    %end;
S_0x1dac0b0 .scope begin, "tskDecAluLo" "tskDecAluLo" 17 317, 17 317 0, S_0x1dabeb0;
 .timescale 0 0;
v0x1dac280_0 .var "op", 3 0;
v0x1dac380_0 .var "rd", 3 0;
v0x1dac460_0 .var "rs", 3 0;
S_0x1dac550 .scope task, "decode_bl" "decode_bl" 17 439, 17 439 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_bl ;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 11, 5;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_25.228, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_25.229, 6;
    %jmp T_25.230;
T_25.228 ;
    %load/vec4 v0x1db1220_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x1db1bb0_0, 0, 12;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db1950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db15a0_0, 0, 1;
    %jmp T_25.230;
T_25.229 ;
    %pushi/vec4 2640314368, 0, 32;
    %concati/vec4 0, 0, 3;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %load/vec4 v0x1db1bb0_0;
    %pad/u 24;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x1db1ad0_0;
    %pad/u 24;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 24;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db1950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db15a0_0, 0, 1;
    %jmp T_25.230;
T_25.230 ;
    %pop/vec4 1;
    %end;
S_0x1dac720 .scope task, "decode_bx" "decode_bx" 17 462, 17 462 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_bx ;
    %pushi/vec4 19922704, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %pushi/vec4 14, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 4, 3, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 4;
    %end;
S_0x1dac940 .scope task, "decode_conditional_branch" "decode_conditional_branch" 17 423, 17 423 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_conditional_branch ;
    %pushi/vec4 1, 0, 1;
    %concati/vec4 0, 0, 2;
    %load/vec4 v0x1db1220_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 24;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %load/vec4 v0x1db1220_0;
    %parti/s 8, 0, 2;
    %pad/s 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 24;
    %end;
S_0x1dacb10 .scope task, "decode_get_addr" "decode_get_addr" 17 103, 17 103 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_get_addr ;
    %fork t_29, S_0x1dacce0;
    %jmp t_28;
    .scope S_0x1dacce0;
t_29 ;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 8, 5;
    %pad/u 4;
    %store/vec4 v0x1dacfd0_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1daced0_0, 4, 8;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1daced0_0, 4, 4;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 4, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 15, 0, 4;
    %load/vec4 v0x1dacfd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daced0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 11, 5;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.231, 8;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 4, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %load/vec4 v0x1dacfd0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daced0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
T_28.231 ;
    %end;
    .scope S_0x1dacb10;
t_28 %join;
    %end;
S_0x1dacce0 .scope begin, "dcdGetAddr" "dcdGetAddr" 17 104, 17 104 0, S_0x1dacb10;
 .timescale 0 0;
v0x1daced0_0 .var "imm", 11 0;
v0x1dacfd0_0 .var "rd", 3 0;
S_0x1dad0b0 .scope task, "decode_ldmia_stmia" "decode_ldmia_stmia" 17 168, 17 168 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_ldmia_stmia ;
    %fork t_31, S_0x1dad280;
    %jmp t_30;
    .scope S_0x1dad280;
t_31 ;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 8, 5;
    %pad/u 4;
    %store/vec4 v0x1dad470_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 8, 0, 2;
    %pad/u 16;
    %store/vec4 v0x1dad570_0, 0, 16;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 4, 0, 3;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dad470_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dad570_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %end;
    .scope S_0x1dad0b0;
t_30 %join;
    %end;
S_0x1dad280 .scope begin, "dcdLdmiaStmia" "dcdLdmiaStmia" 17 169, 17 169 0, S_0x1dad0b0;
 .timescale 0 0;
v0x1dad470_0 .var "base", 3 0;
v0x1dad570_0 .var "reglist", 15 0;
S_0x1dad650 .scope task, "decode_ldr_str_5bit_off" "decode_ldr_str_5bit_off" 17 254, 17 254 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_ldr_str_5bit_off ;
    %fork t_33, S_0x1dad8b0;
    %jmp t_32;
    .scope S_0x1dad8b0;
t_33 ;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 3, 3;
    %pad/u 4;
    %store/vec4 v0x1dadc30_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 0, 2;
    %pad/u 4;
    %store/vec4 v0x1dadb50_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 12, 5;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_30.233, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 5, 6, 4;
    %pad/u 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1dada50_0, 0, 12;
    %jmp T_30.234;
T_30.233 ;
    %load/vec4 v0x1db1220_0;
    %parti/s 5, 6, 4;
    %pad/u 12;
    %store/vec4 v0x1dada50_0, 0, 12;
T_30.234 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 2, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 12, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dadc30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dadb50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dada50_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %end;
    .scope S_0x1dad650;
t_32 %join;
    %end;
S_0x1dad8b0 .scope begin, "dcLdrStr5BitOff" "dcLdrStr5BitOff" 17 255, 17 255 0, S_0x1dad650;
 .timescale 0 0;
v0x1dada50_0 .var "imm", 11 0;
v0x1dadb50_0 .var "rd", 3 0;
v0x1dadc30_0 .var "rn", 3 0;
S_0x1dadcf0 .scope task, "decode_ldrh_strh_5bit_off" "decode_ldrh_strh_5bit_off" 17 236, 17 236 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_ldrh_strh_5bit_off ;
    %fork t_35, S_0x1dadec0;
    %jmp t_34;
    .scope S_0x1dadec0;
t_35 ;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 3, 3;
    %pad/u 4;
    %store/vec4 v0x1dae290_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 0, 2;
    %pad/u 4;
    %store/vec4 v0x1dae1b0_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 5, 6, 4;
    %pad/u 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1dae0b0_0, 0, 8;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dae290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dae1b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dae0b0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 2;
    %load/vec4 v0x1dae0b0_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %end;
    .scope S_0x1dadcf0;
t_34 %join;
    %end;
S_0x1dadec0 .scope begin, "dcdLdrhStrh5BitOff" "dcdLdrhStrh5BitOff" 17 237, 17 237 0, S_0x1dadcf0;
 .timescale 0 0;
v0x1dae0b0_0 .var "imm", 7 0;
v0x1dae1b0_0 .var "rd", 3 0;
v0x1dae290_0 .var "rn", 3 0;
S_0x1dae380 .scope task, "decode_ldrh_strh_reg" "decode_ldrh_strh_reg" 17 198, 17 198 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_ldrh_strh_reg ;
    %fork t_37, S_0x1dae550;
    %jmp t_36;
    .scope S_0x1dae550;
t_37 ;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 9, 5;
    %store/vec4 v0x1dae8e0_0, 0, 1;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 10, 5;
    %store/vec4 v0x1dae820_0, 0, 1;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 11, 5;
    %store/vec4 v0x1dae740_0, 0, 1;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 0, 2;
    %pad/u 4;
    %store/vec4 v0x1daebc0_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 3, 3;
    %pad/u 4;
    %store/vec4 v0x1dae9b0_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 6, 4;
    %pad/u 12;
    %store/vec4 v0x1daea90_0, 0, 12;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %load/vec4 v0x1dae8e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.235, 4;
    %load/vec4 v0x1dae740_0;
    %load/vec4 v0x1dae820_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.237, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.238, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.239, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.240, 6;
    %jmp T_32.241;
T_32.237 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 3, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x1dae9b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daebc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daea90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %jmp T_32.241;
T_32.238 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 3, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x1dae9b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daebc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daea90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %jmp T_32.241;
T_32.239 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 3, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dae9b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daebc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daea90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %jmp T_32.241;
T_32.240 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 3, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dae9b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daebc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daea90_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %jmp T_32.241;
T_32.241 ;
    %pop/vec4 1;
    %jmp T_32.236;
T_32.235 ;
    %load/vec4 v0x1dae820_0;
    %load/vec4 v0x1dae740_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.242, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.243, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.244, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.245, 6;
    %jmp T_32.246;
T_32.242 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x1dae9b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daebc0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 1, 0, 2;
    %load/vec4 v0x1daea90_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %jmp T_32.246;
T_32.243 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dae9b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daebc0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 1, 0, 2;
    %load/vec4 v0x1daea90_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %jmp T_32.246;
T_32.244 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dae9b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daebc0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 2, 0, 2;
    %load/vec4 v0x1daea90_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %jmp T_32.246;
T_32.245 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1dae9b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daebc0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 3, 0, 2;
    %load/vec4 v0x1daea90_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %jmp T_32.246;
T_32.246 ;
    %pop/vec4 1;
T_32.236 ;
    %end;
    .scope S_0x1dae380;
t_36 %join;
    %end;
S_0x1dae550 .scope begin, "dcdLdrhStrh" "dcdLdrhStrh" 17 199, 17 199 0, S_0x1dae380;
 .timescale 0 0;
v0x1dae740_0 .var "H", 0 0;
v0x1dae820_0 .var "S", 0 0;
v0x1dae8e0_0 .var "X", 0 0;
v0x1dae9b0_0 .var "base", 3 0;
v0x1daea90_0 .var "offset", 11 0;
v0x1daebc0_0 .var "srcdest", 3 0;
S_0x1daeca0 .scope task, "decode_mcas_imm" "decode_mcas_imm" 17 349, 17 349 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_mcas_imm ;
    %fork t_39, S_0x1daee70;
    %jmp t_38;
    .scope S_0x1daee70;
t_39 ;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %load/vec4 v0x1db1220_0;
    %parti/s 2, 11, 5;
    %store/vec4 v0x1daf160_0, 0, 2;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 8, 5;
    %pad/u 4;
    %store/vec4 v0x1daf240_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 8, 0, 2;
    %pad/u 12;
    %store/vec4 v0x1daf060_0, 0, 12;
    %load/vec4 v0x1daf160_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.247, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.248, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.249, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.250, 6;
    %jmp T_33.251;
T_33.247 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1daf240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daf240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daf060_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_33.251;
T_33.248 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 10, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1daf240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daf240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daf060_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_33.251;
T_33.249 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 4, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1daf240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daf240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daf060_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_33.251;
T_33.250 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 2, 0, 4;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1daf240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daf240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1daf060_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %jmp T_33.251;
T_33.251 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1daeca0;
t_38 %join;
    %end;
S_0x1daee70 .scope begin, "tskDecodeMcasImm" "tskDecodeMcasImm" 17 350, 17 350 0, S_0x1daeca0;
 .timescale 0 0;
v0x1daf060_0 .var "imm", 11 0;
v0x1daf160_0 .var "op", 1 0;
v0x1daf240_0 .var "rd", 3 0;
S_0x1daf300 .scope task, "decode_mod_sp" "decode_mod_sp" 17 125, 17 125 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_mod_sp ;
    %fork t_41, S_0x1daf4d0;
    %jmp t_40;
    .scope S_0x1daf4d0;
t_41 ;
    %load/vec4 v0x1db1220_0;
    %parti/s 7, 0, 2;
    %pad/u 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1daf6c0_0, 4, 8;
    %pushi/vec4 15, 0, 4;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1daf6c0_0, 4, 4;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 4, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 13, 0, 4;
    %load/vec4 v0x1daf6c0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_34.252, 4;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 0, 0, 2;
    %concati/vec4 1, 0, 1;
    %concati/vec4 2, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 13, 0, 4;
    %load/vec4 v0x1daf6c0_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 32;
T_34.252 ;
    %end;
    .scope S_0x1daf300;
t_40 %join;
    %end;
S_0x1daf4d0 .scope begin, "dcdModSp" "dcdModSp" 17 126, 17 126 0, S_0x1daf300;
 .timescale 0 0;
v0x1daf6c0_0 .var "imm", 11 0;
S_0x1daf7c0 .scope task, "decode_pc_rel_load" "decode_pc_rel_load" 17 274, 17 274 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_pc_rel_load ;
    %fork t_43, S_0x1daf990;
    %jmp t_42;
    .scope S_0x1daf990;
t_43 ;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 8, 5;
    %pad/u 4;
    %store/vec4 v0x1dafc80_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 8, 0, 2;
    %pad/u 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1dafb80_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db1660_0, 0, 1;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 2, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %concati/vec4 15, 0, 4;
    %load/vec4 v0x1dafc80_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1dafb80_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %end;
    .scope S_0x1daf7c0;
t_42 %join;
    %end;
S_0x1daf990 .scope begin, "dcPcRelLoad" "dcPcRelLoad" 17 275, 17 275 0, S_0x1daf7c0;
 .timescale 0 0;
v0x1dafb80_0 .var "imm", 11 0;
v0x1dafc80_0 .var "rd", 3 0;
S_0x1dafd60 .scope task, "decode_pop_push" "decode_pop_push" 17 144, 17 144 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_pop_push ;
    %fork t_45, S_0x1daff30;
    %jmp t_44;
    .scope S_0x1daff30;
t_45 ;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %load/vec4 v0x1db1220_0;
    %parti/s 8, 0, 2;
    %pad/u 16;
    %store/vec4 v0x1db0220_0, 0, 16;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 11, 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.254, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db0220_0, 4, 1;
    %jmp T_36.255;
T_36.254 ;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 11, 5;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.256, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db0220_0, 4, 1;
T_36.256 ;
T_36.255 ;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 4, 0, 3;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1db0120_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1db0220_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %end;
    .scope S_0x1dafd60;
t_44 %join;
    %end;
S_0x1daff30 .scope begin, "decodePopPush" "decodePopPush" 17 145, 17 145 0, S_0x1dafd60;
 .timescale 0 0;
v0x1db0120_0 .var "base", 3 0;
v0x1db0220_0 .var "reglist", 15 0;
S_0x1db0300 .scope task, "decode_shift" "decode_shift" 17 480, 17 480 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_shift ;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %pushi/vec4 14, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 4;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 2;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 1;
    %pushi/vec4 13, 0, 4;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 0, 2;
    %pad/u 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 5, 6, 4;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 5;
    %load/vec4 v0x1db1220_0;
    %parti/s 2, 11, 5;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 2;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 3, 3;
    %pad/u 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 4;
    %end;
S_0x1db04d0 .scope task, "decode_sp_rel_ldr_str" "decode_sp_rel_ldr_str" 17 183, 17 183 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_sp_rel_ldr_str ;
    %fork t_47, S_0x1db07b0;
    %jmp t_46;
    .scope S_0x1db07b0;
t_47 ;
    %load/vec4 v0x1db1220_0;
    %parti/s 3, 8, 5;
    %pad/u 4;
    %store/vec4 v0x1db0af0_0, 0, 4;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0x1db0930_0, 0, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 8, 0, 2;
    %pad/u 12;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x1db0a10_0, 0, 12;
    %pushi/vec4 0, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %pushi/vec4 14, 0, 4;
    %concati/vec4 2, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x1db1220_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1db0930_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1db0af0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1db0a10_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %end;
    .scope S_0x1db04d0;
t_46 %join;
    %end;
S_0x1db07b0 .scope begin, "dcdLdrRelStr" "dcdLdrRelStr" 17 184, 17 184 0, S_0x1db04d0;
 .timescale 0 0;
v0x1db0930_0 .var "base", 3 0;
v0x1db0a10_0 .var "imm", 11 0;
v0x1db0af0_0 .var "srcdest", 3 0;
S_0x1db0be0 .scope task, "decode_swi" "decode_swi" 17 471, 17 471 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_swi ;
    %pushi/vec4 251658240, 0, 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %pushi/vec4 14, 0, 4;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 4;
    %load/vec4 v0x1db1220_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 8;
    %end;
S_0x1db0db0 .scope task, "decode_unconditional_branch" "decode_unconditional_branch" 17 431, 17 431 0, S_0x1da3920;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_unconditional_branch ;
    %pushi/vec4 2638217216, 0, 32;
    %concati/vec4 0, 0, 3;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %load/vec4 v0x1db1220_0;
    %parti/s 11, 0, 2;
    %pad/s 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db17b0_0, 4, 24;
    %end;
S_0x1db1ea0 .scope module, "u_zap_mem_fsm" "zap_decode_mem_fsm" 9 292, 18 29 0, S_0x1d77750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 35 "i_instruction"
    .port_info 3 /INPUT 1 "i_instruction_valid"
    .port_info 4 /INPUT 1 "i_irq"
    .port_info 5 /INPUT 1 "i_fiq"
    .port_info 6 /INPUT 1 "i_clear_from_writeback"
    .port_info 7 /INPUT 1 "i_data_stall"
    .port_info 8 /INPUT 1 "i_clear_from_alu"
    .port_info 9 /INPUT 1 "i_stall_from_shifter"
    .port_info 10 /INPUT 1 "i_issue_stall"
    .port_info 11 /OUTPUT 35 "o_instruction"
    .port_info 12 /OUTPUT 1 "o_instruction_valid"
    .port_info 13 /OUTPUT 1 "o_stall_from_decode"
    .port_info 14 /OUTPUT 1 "o_irq"
    .port_info 15 /OUTPUT 1 "o_fiq"
P_0x1db2020 .param/l "ADC" 0 5 7, C4<0101>;
P_0x1db2060 .param/l "ADD" 0 5 6, C4<0100>;
P_0x1db20a0 .param/l "AND" 0 5 2, C4<0000>;
P_0x1db20e0 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x1db2120 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x1db2160 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x1db21a0 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x1db21e0 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x1db2220 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x1db2260 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x1db22a0 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x1db22e0 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x1db2320 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x1db2360 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x1db23a0 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x1db23e0 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x1db2420 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x1db2460 .param/l "BIC" 0 5 16, C4<1110>;
P_0x1db24a0 .param/l "CLZ" 0 5 26, C4<11000>;
P_0x1db24e0 .param/l "CMN" 0 5 13, C4<1011>;
P_0x1db2520 .param/l "CMP" 0 5 12, C4<1010>;
P_0x1db2560 .param/l "CP15_R0" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x1db25a0 .param/l "CP15_R1" 0 7 86, +C4<00000000000000000000000000101100>;
P_0x1db25e0 .param/l "CP15_R2" 0 7 87, +C4<00000000000000000000000000101101>;
P_0x1db2620 .param/l "CP15_R3" 0 7 88, +C4<00000000000000000000000000101110>;
P_0x1db2660 .param/l "CP15_R4" 0 7 89, +C4<00000000000000000000000000101111>;
P_0x1db26a0 .param/l "CP15_R5" 0 7 90, +C4<00000000000000000000000000110000>;
P_0x1db26e0 .param/l "CP15_R6" 0 7 91, +C4<00000000000000000000000000110001>;
P_0x1db2720 .param/l "CP15_R7" 0 7 92, +C4<00000000000000000000000000110010>;
P_0x1db2760 .param/l "CP15_R8" 0 7 93, +C4<00000000000000000000000000110011>;
P_0x1db27a0 .param/l "EOR" 0 5 3, C4<0001>;
P_0x1db27e0 .param/l "FMOV" 0 5 20, C4<10010>;
P_0x1db2820 .param/l "IDLE" 1 18 85, +C4<00000000000000000000000000000000>;
P_0x1db2860 .param/l "MEMOP" 1 18 86, +C4<00000000000000000000000000000001>;
P_0x1db28a0 .param/l "MLA" 0 5 19, C4<10001>;
P_0x1db28e0 .param/l "MMOV" 0 5 21, C4<10011>;
P_0x1db2920 .param/l "MOV" 0 5 15, C4<1101>;
P_0x1db2960 .param/l "MUL" 0 5 18, C4<10000>;
P_0x1db29a0 .param/l "MVN" 0 5 17, C4<1111>;
P_0x1db29e0 .param/l "ORR" 0 5 14, C4<1100>;
P_0x1db2a20 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x1db2a60 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x1db2aa0 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x1db2ae0 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x1db2b20 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x1db2b60 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x1db2ba0 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x1db2be0 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x1db2c20 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x1db2c60 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x1db2ca0 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x1db2ce0 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x1db2d20 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x1db2d60 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x1db2da0 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x1db2de0 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x1db2e20 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x1db2e60 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x1db2ea0 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x1db2ee0 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x1db2f20 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x1db2f60 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x1db2fa0 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x1db2fe0 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x1db3020 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x1db3060 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x1db30a0 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x1db30e0 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x1db3120 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x1db3160 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x1db31a0 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x1db31e0 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x1db3220 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x1db3260 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x1db32a0 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x1db32e0 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x1db3320 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x1db3360 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x1db33a0 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x1db33e0 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x1db3420 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x1db3460 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x1db34a0 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x1db34e0 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x1db3520 .param/l "RSB" 0 5 5, C4<0011>;
P_0x1db3560 .param/l "RSC" 0 5 9, C4<0111>;
P_0x1db35a0 .param/l "SBC" 0 5 8, C4<0110>;
P_0x1db35e0 .param/l "SMLAL" 0 5 25, C4<10111>;
P_0x1db3620 .param/l "SMULL" 0 5 24, C4<10110>;
P_0x1db3660 .param/l "SUB" 0 5 4, C4<0010>;
P_0x1db36a0 .param/l "SWAP1" 1 18 88, +C4<00000000000000000000000000000011>;
P_0x1db36e0 .param/l "SWAP2" 1 18 89, +C4<00000000000000000000000000000100>;
P_0x1db3720 .param/l "TEQ" 0 5 11, C4<1001>;
P_0x1db3760 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x1db37a0 .param/l "TOTAL_PHY_REGS" 0 7 95, +C4<00000000000000000000000000110100>;
P_0x1db37e0 .param/l "TST" 0 5 10, C4<1000>;
P_0x1db3820 .param/l "UMLAL" 0 5 23, C4<10101>;
P_0x1db3860 .param/l "UMULL" 0 5 22, C4<10100>;
P_0x1db38a0 .param/l "WRITE_PC" 1 18 87, +C4<00000000000000000000000000000010>;
v0x1db8b40_0 .net "base", 3 0, L_0x1df4660;  1 drivers
v0x1db8c40_0 .net "branch_offset", 11 0, L_0x1df5050;  1 drivers
v0x1db8d20_0 .net "cc", 3 0, L_0x1df4830;  1 drivers
v0x1db8de0_0 .net "i_clear_from_alu", 0 0, v0x1cf8800_0;  alias, 1 drivers
v0x1db8ed0_0 .net "i_clear_from_writeback", 0 0, v0x1dde040_0;  alias, 1 drivers
v0x1db9010_0 .net "i_clk", 0 0, o0x7f3ba0b808b8;  alias, 0 drivers
v0x1db90b0_0 .net "i_data_stall", 0 0, o0x7f3ba0b809a8;  alias, 0 drivers
v0x1db91a0_0 .net "i_fiq", 0 0, v0x1db15a0_0;  alias, 1 drivers
v0x1db9240_0 .net "i_instruction", 34 0, v0x1db17b0_0;  alias, 1 drivers
v0x1db9370_0 .net "i_instruction_valid", 0 0, v0x1db1890_0;  alias, 1 drivers
v0x1db9410_0 .net "i_irq", 0 0, v0x1db1950_0;  alias, 1 drivers
v0x1db94e0_0 .net "i_issue_stall", 0 0, v0x1dcf7c0_0;  alias, 1 drivers
v0x1db95b0_0 .net "i_reset", 0 0, o0x7f3ba0b80cd8;  alias, 0 drivers
v0x1db9650_0 .net "i_stall_from_shifter", 0 0, v0x1de5b90_0;  alias, 1 drivers
v0x1db9720_0 .net "id", 2 0, L_0x1df48d0;  1 drivers
v0x1db97c0_0 .net "link", 0 0, L_0x1df4f40;  1 drivers
v0x1db9860_0 .net "load", 0 0, L_0x1df4d00;  1 drivers
v0x1db9a10_0 .var "o_fiq", 0 0;
v0x1db9ab0_0 .var "o_instruction", 34 0;
v0x1db9b50_0 .var "o_instruction_valid", 0 0;
v0x1db9bf0_0 .var "o_irq", 0 0;
v0x1db9cc0_0 .var "o_stall_from_decode", 0 0;
v0x1db9d60_0 .net "pre_index", 0 0, L_0x1df4970;  1 drivers
v0x1db9e00_0 .net "reglist", 15 0, L_0x1df4ea0;  1 drivers
v0x1db9ea0_0 .var "reglist_ff", 15 0;
v0x1db9f80_0 .var "reglist_nxt", 15 0;
v0x1dba020_0 .net "s_bit", 0 0, L_0x1df4bc0;  1 drivers
v0x1dba0c0_0 .net "srcdest", 3 0, L_0x1df4700;  1 drivers
v0x1dba180_0 .var "state_ff", 2 0;
v0x1dba260_0 .var "state_nxt", 2 0;
v0x1dba340_0 .net "store", 0 0, L_0x1df4da0;  1 drivers
v0x1dba400_0 .net "up", 0 0, L_0x1df4a10;  1 drivers
v0x1dba4c0_0 .net "writeback", 0 0, L_0x1df4c60;  1 drivers
E_0x1db6c60/0 .event edge, v0x1dba180_0, v0x1db17b0_0, v0x1db1890_0, v0x1db9720_0;
E_0x1db6c60/1 .event edge, v0x1db8d20_0, v0x1db8b40_0, v0x1db9e00_0, v0x1db1950_0;
E_0x1db6c60/2 .event edge, v0x1db15a0_0, v0x1db6f10_0, v0x1db9ea0_0, v0x1db9860_0;
E_0x1db6c60/3 .event edge, v0x1db82b0_0, v0x1dba020_0;
E_0x1db6c60 .event/or E_0x1db6c60/0, E_0x1db6c60/1, E_0x1db6c60/2, E_0x1db6c60/3;
L_0x1df4660 .part v0x1db17b0_0, 16, 4;
L_0x1df4700 .part v0x1db17b0_0, 12, 4;
L_0x1df4830 .part v0x1db17b0_0, 28, 4;
L_0x1df48d0 .part v0x1db17b0_0, 25, 3;
L_0x1df4970 .part v0x1db17b0_0, 24, 1;
L_0x1df4a10 .part v0x1db17b0_0, 23, 1;
L_0x1df4bc0 .part v0x1db17b0_0, 22, 1;
L_0x1df4c60 .part v0x1db17b0_0, 21, 1;
L_0x1df4d00 .part v0x1db17b0_0, 20, 1;
L_0x1df4da0 .reduce/nor L_0x1df4d00;
L_0x1df4ea0 .part v0x1db17b0_0, 0, 16;
L_0x1df4f40 .part v0x1db17b0_0, 24, 1;
L_0x1df5050 .part v0x1db17b0_0, 0, 12;
S_0x1db6d20 .scope begin, "SWP2BLK" "SWP2BLK" 18 184, 18 184 0, S_0x1db1ea0;
 .timescale 0 0;
v0x1db6f10_0 .var "rd", 3 0;
S_0x1db7010 .scope task, "clear" "clear" 18 372, 18 372 0, S_0x1db1ea0;
 .timescale 0 0;
TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1dba180_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1db9ea0_0, 0;
    %end;
S_0x1db7200 .scope function, "map" "map" 18 256, 18 256 0, S_0x1db1ea0;
 .timescale 0 0;
v0x1db7400_0 .var "base", 3 0;
v0x1db74c0_0 .var "cc", 3 0;
v0x1db75a0_0 .var "enc", 3 0;
v0x1db7690_0 .var "id", 2 0;
v0x1db7770_0 .var "instr", 31 0;
v0x1db78a0_0 .var "list", 15 0;
v0x1db7980_0 .var "load", 0 0;
v0x1db7a40_0 .var "map", 33 0;
v0x1db7b20_0 .var "pre_index", 0 0;
v0x1db7c70_0 .var "reglist", 15 0;
v0x1db7d50_0 .var "s_bit", 0 0;
v0x1db7e10_0 .var "srcdest", 3 0;
v0x1db7ef0_0 .var "store", 0 0;
v0x1db7fb0_0 .var "up", 0 0;
v0x1db8070_0 .var "writeback", 0 0;
TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.map ;
    %load/vec4 v0x1db7770_0;
    %parti/s 4, 16, 6;
    %store/vec4 v0x1db7400_0, 0, 4;
    %load/vec4 v0x1db7770_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x1db7e10_0, 0, 4;
    %load/vec4 v0x1db7770_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1db74c0_0, 0, 4;
    %load/vec4 v0x1db7770_0;
    %parti/s 3, 25, 6;
    %store/vec4 v0x1db7690_0, 0, 3;
    %load/vec4 v0x1db7770_0;
    %parti/s 1, 24, 6;
    %store/vec4 v0x1db7b20_0, 0, 1;
    %load/vec4 v0x1db7770_0;
    %parti/s 1, 23, 6;
    %store/vec4 v0x1db7fb0_0, 0, 1;
    %load/vec4 v0x1db7770_0;
    %parti/s 1, 22, 6;
    %store/vec4 v0x1db7d50_0, 0, 1;
    %load/vec4 v0x1db7770_0;
    %parti/s 1, 21, 6;
    %store/vec4 v0x1db8070_0, 0, 1;
    %load/vec4 v0x1db7770_0;
    %parti/s 1, 20, 6;
    %store/vec4 v0x1db7980_0, 0, 1;
    %load/vec4 v0x1db7980_0;
    %nor/r;
    %store/vec4 v0x1db7ef0_0, 0, 1;
    %load/vec4 v0x1db7770_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x1db7c70_0, 0, 16;
    %load/vec4 v0x1db7770_0;
    %pad/u 34;
    %store/vec4 v0x1db7a40_0, 0, 34;
    %load/vec4 v0x1db7a40_0;
    %pushi/vec4 4293918719, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0x1db7a40_0, 0, 34;
    %load/vec4 v0x1db7a40_0;
    %pushi/vec4 4286578687, 0, 32;
    %concati/vec4 3, 0, 2;
    %and;
    %store/vec4 v0x1db7a40_0, 0, 34;
    %pushi/vec4 4, 0, 12;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 12;
    %pushi/vec4 1, 0, 2;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 2;
    %load/vec4 v0x1db75a0_0;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 4;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 1;
    %load/vec4 v0x1db7b20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.258, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 1;
T_42.258 ;
    %load/vec4 v0x1db78a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_42.260, 4;
    %load/vec4 v0x1db8070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.262, 8;
    %load/vec4 v0x1db74c0_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x1db7400_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 34;
    %store/vec4 v0x1db7a40_0, 0, 34;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 1;
    %jmp T_42.263;
T_42.262 ;
    %pushi/vec4 0, 0, 34;
    %store/vec4 v0x1db7a40_0, 0, 34;
T_42.263 ;
    %jmp T_42.261;
T_42.260 ;
    %load/vec4 v0x1db7ef0_0;
    %load/vec4 v0x1db7d50_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x1db7980_0;
    %load/vec4 v0x1db7d50_0;
    %and;
    %load/vec4 v0x1db78a0_0;
    %parti/s 1, 15, 5;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_42.264, 9;
    %load/vec4 v0x1db7a40_0;
    %parti/s 4, 12, 5;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_42.266, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_42.267, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_42.268, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_42.269, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_42.270, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_42.271, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_42.272, 6;
    %jmp T_42.273;
T_42.266 ;
    %pushi/vec4 18, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 1;
    %jmp T_42.273;
T_42.267 ;
    %pushi/vec4 19, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 1;
    %jmp T_42.273;
T_42.268 ;
    %pushi/vec4 20, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 1;
    %jmp T_42.273;
T_42.269 ;
    %pushi/vec4 21, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 1;
    %jmp T_42.273;
T_42.270 ;
    %pushi/vec4 22, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 1;
    %jmp T_42.273;
T_42.271 ;
    %pushi/vec4 23, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 1;
    %jmp T_42.273;
T_42.272 ;
    %pushi/vec4 24, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 1;
    %jmp T_42.273;
T_42.273 ;
    %pop/vec4 1;
    %jmp T_42.265;
T_42.264 ;
    %load/vec4 v0x1db7980_0;
    %load/vec4 v0x1db75a0_0;
    %pad/u 32;
    %pushi/vec4 15, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.274, 8;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db7a40_0, 4, 1;
T_42.274 ;
T_42.265 ;
T_42.261 ;
    %end;
S_0x1db8130 .scope begin, "mem_op_blk_1" "mem_op_blk_1" 18 204, 18 204 0, S_0x1db1ea0;
 .timescale 0 0;
v0x1db82b0_0 .var "pri_enc_out", 3 0;
S_0x1db83b0 .scope function, "pri_enc" "pri_enc" 18 334, 18 334 0, S_0x1db1ea0;
 .timescale 0 0;
v0x1db88c0_0 .var "in", 15 0;
v0x1db89c0_0 .var "load", 0 0;
v0x1db8a80_0 .var "pri_enc", 3 0;
TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc ;
    %fork t_49, S_0x1db85d0;
    %jmp t_48;
    .scope S_0x1db85d0;
t_49 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x1db8a80_0, 0, 4;
    %load/vec4 v0x1db89c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.276, 8;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x1db87c0_0, 0, 32;
T_43.278 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x1db87c0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_43.279, 5;
    %load/vec4 v0x1db88c0_0;
    %load/vec4 v0x1db87c0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_43.280, 4;
    %load/vec4 v0x1db87c0_0;
    %pad/s 4;
    %store/vec4 v0x1db8a80_0, 0, 4;
T_43.280 ;
    %load/vec4 v0x1db87c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x1db87c0_0, 0, 32;
    %jmp T_43.278;
T_43.279 ;
    %jmp T_43.277;
T_43.276 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1db87c0_0, 0, 32;
T_43.282 ;
    %load/vec4 v0x1db87c0_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_43.283, 5;
    %load/vec4 v0x1db88c0_0;
    %load/vec4 v0x1db87c0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_43.284, 4;
    %load/vec4 v0x1db87c0_0;
    %pad/s 4;
    %store/vec4 v0x1db8a80_0, 0, 4;
T_43.284 ;
    %load/vec4 v0x1db87c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1db87c0_0, 0, 32;
    %jmp T_43.282;
T_43.283 ;
T_43.277 ;
    %end;
    .scope S_0x1db83b0;
t_48 %join;
    %end;
S_0x1db85d0 .scope begin, "priEncFn" "priEncFn" 18 335, 18 335 0, S_0x1db83b0;
 .timescale 0 0;
v0x1db87c0_0 .var/i "i", 31 0;
S_0x1dc0880 .scope module, "u_zap_fetch_main" "zap_fetch_main" 2 289, 19 17 0, S_0x1d494e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_shifter"
    .port_info 6 /INPUT 1 "i_stall_from_issue"
    .port_info 7 /INPUT 1 "i_stall_from_decode"
    .port_info 8 /INPUT 32 "i_pc_ff"
    .port_info 9 /INPUT 32 "i_cpsr_ff"
    .port_info 10 /INPUT 32 "i_instruction"
    .port_info 11 /INPUT 1 "i_valid"
    .port_info 12 /INPUT 1 "i_instr_abort"
    .port_info 13 /OUTPUT 32 "o_instruction"
    .port_info 14 /OUTPUT 1 "o_valid"
    .port_info 15 /OUTPUT 1 "o_instr_abort"
    .port_info 16 /OUTPUT 32 "o_pc_plus_8_ff"
P_0x1dc0a00 .param/l "ABORT_PAYLOAD" 1 19 59, C4<00000000000000000000000000000000>;
P_0x1dc0a40 .param/l "C" 0 8 4, +C4<00000000000000000000000000011101>;
P_0x1dc0a80 .param/l "F" 0 8 7, +C4<00000000000000000000000000000110>;
P_0x1dc0ac0 .param/l "I" 0 8 6, +C4<00000000000000000000000000000111>;
P_0x1dc0b00 .param/l "N" 0 8 2, +C4<00000000000000000000000000011111>;
P_0x1dc0b40 .param/l "T" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x1dc0b80 .param/l "V" 0 8 5, +C4<00000000000000000000000000100110>;
P_0x1dc0bc0 .param/l "Z" 0 8 3, +C4<00000000000000000000000000011110>;
v0x1dc11a0_0 .net "i_clear_from_alu", 0 0, v0x1cf8800_0;  alias, 1 drivers
v0x1dc12d0_0 .net "i_clear_from_writeback", 0 0, v0x1dde040_0;  alias, 1 drivers
v0x1dc1420_0 .net "i_clk", 0 0, o0x7f3ba0b808b8;  alias, 0 drivers
v0x1dc14f0_0 .net "i_cpsr_ff", 31 0, L_0x1d913f0;  alias, 1 drivers
v0x1dc1590_0 .net "i_data_stall", 0 0, o0x7f3ba0b809a8;  alias, 0 drivers
v0x1dc16c0_0 .net "i_instr_abort", 0 0, o0x7f3ba0b85ad8;  alias, 0 drivers
v0x1dc1760_0 .net "i_instruction", 31 0, o0x7f3ba0b85b08;  alias, 0 drivers
v0x1dc1840_0 .net "i_pc_ff", 31 0, v0x1ddec00_0;  alias, 1 drivers
v0x1dc1920_0 .net "i_reset", 0 0, o0x7f3ba0b80cd8;  alias, 0 drivers
v0x1dc1a50_0 .net "i_stall_from_decode", 0 0, v0x1dbfaf0_0;  alias, 1 drivers
v0x1dc1af0_0 .net "i_stall_from_issue", 0 0, v0x1dcf7c0_0;  alias, 1 drivers
v0x1dc1b90_0 .net "i_stall_from_shifter", 0 0, v0x1de5b90_0;  alias, 1 drivers
v0x1dc1c30_0 .net "i_valid", 0 0, o0x7f3ba0b85b68;  alias, 0 drivers
v0x1dc1cd0_0 .var "o_instr_abort", 0 0;
v0x1dc1da0_0 .var "o_instruction", 31 0;
v0x1dc1e40_0 .var "o_pc_plus_8_ff", 31 0;
v0x1dc1f00_0 .var "o_valid", 0 0;
v0x1dc20b0_0 .var "sleep_ff", 0 0;
S_0x1dc2370 .scope module, "u_zap_issue_main" "zap_issue_main" 2 374, 20 22 0, S_0x1d494e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 1 "i_stall_from_shifter"
    .port_info 6 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 7 /INPUT 4 "i_condition_code_ff"
    .port_info 8 /INPUT 6 "i_destination_index_ff"
    .port_info 9 /INPUT 33 "i_alu_source_ff"
    .port_info 10 /INPUT 5 "i_alu_operation_ff"
    .port_info 11 /INPUT 33 "i_shift_source_ff"
    .port_info 12 /INPUT 3 "i_shift_operation_ff"
    .port_info 13 /INPUT 33 "i_shift_length_ff"
    .port_info 14 /INPUT 1 "i_flag_update_ff"
    .port_info 15 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 16 /INPUT 1 "i_mem_load_ff"
    .port_info 17 /INPUT 1 "i_mem_store_ff"
    .port_info 18 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 19 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 20 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 21 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 22 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 23 /INPUT 1 "i_mem_translate_ff"
    .port_info 24 /INPUT 1 "i_irq_ff"
    .port_info 25 /INPUT 1 "i_fiq_ff"
    .port_info 26 /INPUT 1 "i_abt_ff"
    .port_info 27 /INPUT 1 "i_swi_ff"
    .port_info 28 /INPUT 32 "i_rd_data_0"
    .port_info 29 /INPUT 32 "i_rd_data_1"
    .port_info 30 /INPUT 32 "i_rd_data_2"
    .port_info 31 /INPUT 32 "i_rd_data_3"
    .port_info 32 /INPUT 1 "i_force32align_ff"
    .port_info 33 /OUTPUT 1 "o_force32align_ff"
    .port_info 34 /INPUT 1 "i_und_ff"
    .port_info 35 /OUTPUT 1 "o_und_ff"
    .port_info 36 /INPUT 6 "i_shifter_destination_index_ff"
    .port_info 37 /INPUT 6 "i_alu_destination_index_ff"
    .port_info 38 /INPUT 6 "i_memory_destination_index_ff"
    .port_info 39 /INPUT 1 "i_alu_dav_nxt"
    .port_info 40 /INPUT 1 "i_alu_dav_ff"
    .port_info 41 /INPUT 1 "i_memory_dav_ff"
    .port_info 42 /INPUT 32 "i_alu_destination_value_nxt"
    .port_info 43 /INPUT 32 "i_alu_destination_value_ff"
    .port_info 44 /INPUT 32 "i_memory_destination_value_ff"
    .port_info 45 /INPUT 6 "i_shifter_mem_srcdest_index_ff"
    .port_info 46 /INPUT 6 "i_alu_mem_srcdest_index_ff"
    .port_info 47 /INPUT 6 "i_memory_mem_srcdest_index_ff"
    .port_info 48 /INPUT 1 "i_shifter_mem_load_ff"
    .port_info 49 /INPUT 1 "i_alu_mem_load_ff"
    .port_info 50 /INPUT 1 "i_memory_mem_load_ff"
    .port_info 51 /INPUT 32 "i_memory_mem_srcdest_value_ff"
    .port_info 52 /INPUT 1 "i_switch_ff"
    .port_info 53 /OUTPUT 1 "o_switch_ff"
    .port_info 54 /OUTPUT 6 "o_rd_index_0"
    .port_info 55 /OUTPUT 6 "o_rd_index_1"
    .port_info 56 /OUTPUT 6 "o_rd_index_2"
    .port_info 57 /OUTPUT 6 "o_rd_index_3"
    .port_info 58 /OUTPUT 4 "o_condition_code_ff"
    .port_info 59 /OUTPUT 6 "o_destination_index_ff"
    .port_info 60 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 61 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 62 /OUTPUT 1 "o_flag_update_ff"
    .port_info 63 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 64 /OUTPUT 1 "o_mem_load_ff"
    .port_info 65 /OUTPUT 1 "o_mem_store_ff"
    .port_info 66 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 67 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 68 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 69 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 70 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 71 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 72 /OUTPUT 1 "o_irq_ff"
    .port_info 73 /OUTPUT 1 "o_fiq_ff"
    .port_info 74 /OUTPUT 1 "o_abt_ff"
    .port_info 75 /OUTPUT 1 "o_swi_ff"
    .port_info 76 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 77 /OUTPUT 32 "o_shift_source_value_ff"
    .port_info 78 /OUTPUT 32 "o_shift_length_value_ff"
    .port_info 79 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 80 /OUTPUT 33 "o_alu_source_ff"
    .port_info 81 /OUTPUT 33 "o_shift_source_ff"
    .port_info 82 /OUTPUT 33 "o_shift_length_ff"
    .port_info 83 /OUTPUT 1 "o_stall_from_issue"
    .port_info 84 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 85 /OUTPUT 1 "o_shifter_disable_ff"
P_0x1dc24f0 .param/l "ADC" 0 5 7, C4<0101>;
P_0x1dc2530 .param/l "ADD" 0 5 6, C4<0100>;
P_0x1dc2570 .param/l "AL" 0 6 16, C4<1110>;
P_0x1dc25b0 .param/l "ALU_OPS" 0 20 31, +C4<00000000000000000000000000100000>;
P_0x1dc25f0 .param/l "AND" 0 5 2, C4<0000>;
P_0x1dc2630 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x1dc2670 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x1dc26b0 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x1dc26f0 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x1dc2730 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x1dc2770 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x1dc27b0 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x1dc27f0 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x1dc2830 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x1dc2870 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x1dc28b0 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x1dc28f0 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x1dc2930 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x1dc2970 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x1dc29b0 .param/l "ASR" 0 14 4, C4<10>;
P_0x1dc29f0 .param/l "BIC" 0 5 16, C4<1110>;
P_0x1dc2a30 .param/l "CC" 0 6 5, C4<0011>;
P_0x1dc2a70 .param/l "CLZ" 0 5 26, C4<11000>;
P_0x1dc2ab0 .param/l "CMN" 0 5 13, C4<1011>;
P_0x1dc2af0 .param/l "CMP" 0 5 12, C4<1010>;
P_0x1dc2b30 .param/l "CP15_R0" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x1dc2b70 .param/l "CP15_R1" 0 7 86, +C4<00000000000000000000000000101100>;
P_0x1dc2bb0 .param/l "CP15_R2" 0 7 87, +C4<00000000000000000000000000101101>;
P_0x1dc2bf0 .param/l "CP15_R3" 0 7 88, +C4<00000000000000000000000000101110>;
P_0x1dc2c30 .param/l "CP15_R4" 0 7 89, +C4<00000000000000000000000000101111>;
P_0x1dc2c70 .param/l "CP15_R5" 0 7 90, +C4<00000000000000000000000000110000>;
P_0x1dc2cb0 .param/l "CP15_R6" 0 7 91, +C4<00000000000000000000000000110001>;
P_0x1dc2cf0 .param/l "CP15_R7" 0 7 92, +C4<00000000000000000000000000110010>;
P_0x1dc2d30 .param/l "CP15_R8" 0 7 93, +C4<00000000000000000000000000110011>;
P_0x1dc2d70 .param/l "CS" 0 6 4, C4<0010>;
P_0x1dc2db0 .param/l "EOR" 0 5 3, C4<0001>;
P_0x1dc2df0 .param/l "EQ" 0 6 2, C4<0000>;
P_0x1dc2e30 .param/l "FMOV" 0 5 20, C4<10010>;
P_0x1dc2e70 .param/l "GE" 0 6 12, C4<1010>;
P_0x1dc2eb0 .param/l "GT" 0 6 14, C4<1100>;
P_0x1dc2ef0 .param/l "HI" 0 6 10, C4<1000>;
P_0x1dc2f30 .param/l "IMMED_EN" 0 10 5, C4<1>;
P_0x1dc2f70 .param/l "INDEX_EN" 0 10 4, C4<0>;
P_0x1dc2fb0 .param/l "LE" 0 6 15, C4<1101>;
P_0x1dc2ff0 .param/l "LS" 0 6 11, C4<1001>;
P_0x1dc3030 .param/l "LSL" 0 14 2, C4<00>;
P_0x1dc3070 .param/l "LSR" 0 14 3, C4<01>;
P_0x1dc30b0 .param/l "LT" 0 6 13, C4<1011>;
P_0x1dc30f0 .param/l "MI" 0 6 6, C4<0100>;
P_0x1dc3130 .param/l "MLA" 0 5 19, C4<10001>;
P_0x1dc3170 .param/l "MMOV" 0 5 21, C4<10011>;
P_0x1dc31b0 .param/l "MOV" 0 5 15, C4<1101>;
P_0x1dc31f0 .param/l "MUL" 0 5 18, C4<10000>;
P_0x1dc3230 .param/l "MVN" 0 5 17, C4<1111>;
P_0x1dc3270 .param/l "NE" 0 6 3, C4<0001>;
P_0x1dc32b0 .param/l "NV" 0 6 17, C4<1111>;
P_0x1dc32f0 .param/l "ORR" 0 5 14, C4<1100>;
P_0x1dc3330 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x1dc3370 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x1dc33b0 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x1dc33f0 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x1dc3430 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x1dc3470 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x1dc34b0 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x1dc34f0 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x1dc3530 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x1dc3570 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x1dc35b0 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x1dc35f0 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x1dc3630 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x1dc3670 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x1dc36b0 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x1dc36f0 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x1dc3730 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x1dc3770 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x1dc37b0 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x1dc37f0 .param/l "PHY_REGS" 0 20 27, +C4<00000000000000000000000001000000>;
P_0x1dc3830 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x1dc3870 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x1dc38b0 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x1dc38f0 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x1dc3930 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x1dc3970 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x1dc39b0 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x1dc39f0 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x1dc3a30 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x1dc3a70 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x1dc3ab0 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x1dc3af0 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x1dc3b30 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x1dc3b70 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x1dc3bb0 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x1dc3bf0 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x1dc3c30 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x1dc3c70 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x1dc3cb0 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x1dc3cf0 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x1dc3d30 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x1dc3d70 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x1dc3db0 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x1dc3df0 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x1dc3e30 .param/l "PL" 0 6 7, C4<0101>;
P_0x1dc3e70 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x1dc3eb0 .param/l "ROR" 0 14 5, C4<11>;
P_0x1dc3ef0 .param/l "RORI" 0 14 6, C4<100>;
P_0x1dc3f30 .param/l "RSB" 0 5 5, C4<0011>;
P_0x1dc3f70 .param/l "RSC" 0 5 9, C4<0111>;
P_0x1dc3fb0 .param/l "SBC" 0 5 8, C4<0110>;
P_0x1dc3ff0 .param/l "SHIFT_OPS" 0 20 35, +C4<00000000000000000000000000000101>;
P_0x1dc4030 .param/l "SMLAL" 0 5 25, C4<10111>;
P_0x1dc4070 .param/l "SMULL" 0 5 24, C4<10110>;
P_0x1dc40b0 .param/l "SUB" 0 5 4, C4<0010>;
P_0x1dc40f0 .param/l "TEQ" 0 5 11, C4<1001>;
P_0x1dc4130 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x1dc4170 .param/l "TOTAL_PHY_REGS" 0 7 95, +C4<00000000000000000000000000110100>;
P_0x1dc41b0 .param/l "TST" 0 5 10, C4<1000>;
P_0x1dc41f0 .param/l "UMLAL" 0 5 23, C4<10101>;
P_0x1dc4230 .param/l "UMULL" 0 5 22, C4<10100>;
P_0x1dc4270 .param/l "VC" 0 6 9, C4<0111>;
P_0x1dc42b0 .param/l "VS" 0 6 8, C4<0110>;
v0x1dcadf0_0 .net "i_abt_ff", 0 0, v0x1dbd870_0;  alias, 1 drivers
v0x1dcaee0_0 .net "i_alu_dav_ff", 0 0, v0x1cf7cf0_0;  alias, 1 drivers
v0x1dcafb0_0 .net "i_alu_dav_nxt", 0 0, v0x1cf7db0_0;  alias, 1 drivers
v0x1dcb0b0_0 .net "i_alu_destination_index_ff", 5 0, v0x1a24980_0;  alias, 1 drivers
v0x1dcb180_0 .net "i_alu_destination_value_ff", 31 0, v0x1cf99e0_0;  alias, 1 drivers
v0x1dcb270_0 .net "i_alu_destination_value_nxt", 31 0, v0x1cf8720_0;  alias, 1 drivers
v0x1dcb340_0 .net "i_alu_mem_load_ff", 0 0, v0x1c63170_0;  alias, 1 drivers
v0x1dcb410_0 .net "i_alu_mem_srcdest_index_ff", 5 0, v0x1d96750_0;  alias, 1 drivers
v0x1dcb4e0_0 .net "i_alu_operation_ff", 4 0, v0x1dbd9d0_0;  alias, 1 drivers
v0x1dcb640_0 .net "i_alu_source_ff", 32 0, v0x1dbdb70_0;  alias, 1 drivers
v0x1dcb710_0 .net "i_clear_from_alu", 0 0, v0x1cf8800_0;  alias, 1 drivers
v0x1dcb7b0_0 .net "i_clear_from_writeback", 0 0, v0x1dde040_0;  alias, 1 drivers
v0x1dcb850_0 .net "i_clk", 0 0, o0x7f3ba0b808b8;  alias, 0 drivers
v0x1dcb8f0_0 .net "i_condition_code_ff", 3 0, v0x1dbdd10_0;  alias, 1 drivers
v0x1dcb9c0_0 .net "i_data_stall", 0 0, o0x7f3ba0b809a8;  alias, 0 drivers
v0x1dcba60_0 .net "i_destination_index_ff", 5 0, v0x1dbdeb0_0;  alias, 1 drivers
v0x1dcbb30_0 .net "i_fiq_ff", 0 0, v0x1dbc620_0;  alias, 1 drivers
v0x1dcbce0_0 .net "i_flag_update_ff", 0 0, v0x1dbc780_0;  alias, 1 drivers
v0x1dcbd80_0 .net "i_force32align_ff", 0 0, v0x1dbe4c0_0;  alias, 1 drivers
v0x1dcbe20_0 .net "i_irq_ff", 0 0, v0x1dbe630_0;  alias, 1 drivers
v0x1dcbef0_0 .net "i_mem_load_ff", 0 0, v0x1dbe7a0_0;  alias, 1 drivers
v0x1dcbfc0_0 .net "i_mem_pre_index_ff", 0 0, v0x1dbe910_0;  alias, 1 drivers
v0x1dcc090_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x1dbea80_0;  alias, 1 drivers
v0x1dcc160_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x1dbebf0_0;  alias, 1 drivers
v0x1dcc230_0 .net "i_mem_srcdest_index_ff", 5 0, v0x1dbed60_0;  alias, 1 drivers
v0x1dcc300_0 .net "i_mem_store_ff", 0 0, v0x1dbef00_0;  alias, 1 drivers
v0x1dcc3d0_0 .net "i_mem_translate_ff", 0 0, v0x1dbf090_0;  alias, 1 drivers
v0x1dcc4a0_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x1dbf200_0;  alias, 1 drivers
v0x1dcc570_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x1dbf370_0;  alias, 1 drivers
v0x1dcc640_0 .net "i_memory_dav_ff", 0 0, v0x1dd5480_0;  alias, 1 drivers
v0x1dcc6e0_0 .net "i_memory_destination_index_ff", 5 0, v0x1dd5550_0;  alias, 1 drivers
v0x1dcc780_0 .net "i_memory_destination_value_ff", 31 0, v0x1dd53e0_0;  alias, 1 drivers
v0x1dcc820_0 .net "i_memory_mem_load_ff", 0 0, v0x1dd59e0_0;  alias, 1 drivers
v0x1dcbbd0_0 .net "i_memory_mem_srcdest_index_ff", 5 0, v0x1dd5b50_0;  alias, 1 drivers
v0x1dccad0_0 .net "i_memory_mem_srcdest_value_ff", 31 0, o0x7f3ba0b86618;  alias, 0 drivers
v0x1dccb70_0 .net "i_pc_plus_8_ff", 31 0, v0x1dbf4e0_0;  alias, 1 drivers
v0x1dccc10_0 .net "i_rd_data_0", 31 0, v0x1ddecc0_0;  alias, 1 drivers
v0x1dcccb0_0 .net "i_rd_data_1", 31 0, v0x1dded90_0;  alias, 1 drivers
v0x1dccd50_0 .net "i_rd_data_2", 31 0, v0x1ddee60_0;  alias, 1 drivers
v0x1dccdf0_0 .net "i_rd_data_3", 31 0, v0x1ddef30_0;  alias, 1 drivers
v0x1dcce90_0 .net "i_reset", 0 0, o0x7f3ba0b80cd8;  alias, 0 drivers
v0x1dccf30_0 .net "i_shift_length_ff", 32 0, v0x1dbf5a0_0;  alias, 1 drivers
v0x1dcd000_0 .net "i_shift_operation_ff", 2 0, v0x1dbf760_0;  alias, 1 drivers
v0x1dcd0d0_0 .net "i_shift_source_ff", 32 0, v0x1dbf930_0;  alias, 1 drivers
v0x1dcd1a0_0 .net "i_shifter_destination_index_ff", 5 0, v0x1de8c00_0;  alias, 1 drivers
v0x1dcd270_0 .net "i_shifter_mem_load_ff", 0 0, v0x1de9000_0;  alias, 1 drivers
v0x1dcd340_0 .net "i_shifter_mem_srcdest_index_ff", 5 0, v0x1de9330_0;  alias, 1 drivers
v0x1dcd410_0 .net "i_stall_from_shifter", 0 0, v0x1de5b90_0;  alias, 1 drivers
v0x1dcd540_0 .net "i_swi_ff", 0 0, v0x1dbfbb0_0;  alias, 1 drivers
v0x1dcd610_0 .net "i_switch_ff", 0 0, v0x1dbfd30_0;  alias, 1 drivers
v0x1dcd6e0_0 .net "i_und_ff", 0 0, v0x1dbff60_0;  alias, 1 drivers
v0x1dcd7b0_0 .var "load_lock", 0 0;
v0x1dcd850_0 .var "lock", 0 0;
v0x1dcd8f0_0 .var "o_abt_ff", 0 0;
v0x1dcd990_0 .var "o_alu_operation_ff", 4 0;
v0x1dcda30_0 .var "o_alu_source_ff", 32 0;
v0x1dcdb10_0 .var "o_alu_source_value_ff", 31 0;
v0x1dcdbf0_0 .var "o_alu_source_value_nxt", 31 0;
v0x1dcdcd0_0 .var "o_condition_code_ff", 3 0;
v0x1dcddb0_0 .var "o_destination_index_ff", 5 0;
v0x1dcde90_0 .var "o_fiq_ff", 0 0;
v0x1dcdf50_0 .var "o_flag_update_ff", 0 0;
v0x1dce010_0 .var "o_force32align_ff", 0 0;
v0x1dce0d0_0 .var "o_irq_ff", 0 0;
v0x1dce190_0 .var "o_mem_load_ff", 0 0;
v0x1dcc8c0_0 .var "o_mem_pre_index_ff", 0 0;
v0x1dcc980_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x1dce640_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x1dce6e0_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x1dce780_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x1dce820_0 .var "o_mem_srcdest_value_nxt", 31 0;
v0x1dce8c0_0 .var "o_mem_store_ff", 0 0;
v0x1dce980_0 .var "o_mem_translate_ff", 0 0;
v0x1dcea40_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x1dceb00_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x1dcebc0_0 .var "o_pc_plus_8_ff", 31 0;
v0x1dceca0_0 .var "o_rd_index_0", 5 0;
v0x1dced80_0 .var "o_rd_index_1", 5 0;
v0x1dcee60_0 .var "o_rd_index_2", 5 0;
v0x1dcef40_0 .var "o_rd_index_3", 5 0;
v0x1dcf020_0 .var "o_shift_length_ff", 32 0;
v0x1dcf100_0 .var "o_shift_length_value_ff", 31 0;
v0x1dcf1e0_0 .var "o_shift_length_value_nxt", 31 0;
v0x1dcf2c0_0 .var "o_shift_operation_ff", 2 0;
v0x1dcf3a0_0 .var "o_shift_source_ff", 32 0;
v0x1dcf480_0 .var "o_shift_source_value_ff", 31 0;
v0x1dcf560_0 .var "o_shift_source_value_nxt", 31 0;
v0x1dcf640_0 .var "o_shifter_disable_ff", 0 0;
v0x1dcf700_0 .var "o_shifter_disable_nxt", 0 0;
v0x1dcf7c0_0 .var "o_stall_from_issue", 0 0;
v0x1dcf8f0_0 .var "o_swi_ff", 0 0;
v0x1dcf9b0_0 .var "o_switch_ff", 0 0;
v0x1dcfa70_0 .var "o_und_ff", 0 0;
v0x1dcfb30_0 .var "shift_lock", 0 0;
E_0x1dc8810/0 .event edge, v0x1dbdb70_0, v0x1dce6e0_0, v0x1dcdcd0_0, v0x1dce190_0;
E_0x1dc8810/1 .event edge, v0x1c62c30_0, v0x1cf7db0_0, v0x1cf8210_0, v0x1d96750_0;
E_0x1dc8810/2 .event edge, v0x1cf7cf0_0, v0x1c63170_0, v0x1dbf930_0, v0x1dbf5a0_0;
E_0x1dc8810/3 .event edge, v0x1dbf760_0, v0x1dcddb0_0, v0x1dbd9d0_0;
E_0x1dc8810 .event/or E_0x1dc8810/0, E_0x1dc8810/1, E_0x1dc8810/2, E_0x1dc8810/3;
E_0x1dc88d0 .event edge, v0x1dcd850_0;
E_0x1dc8930 .event edge, v0x1dbdb70_0, v0x1dbf930_0, v0x1dbf5a0_0, v0x1dbed60_0;
E_0x1dc89a0/0 .event edge, v0x1dbdb70_0, v0x1d96fd0_0, v0x1cf7db0_0, v0x1cf8720_0;
E_0x1dc89a0/1 .event edge, v0x1cf99e0_0, v0x1a24980_0, v0x1cf7cf0_0, v0x1dcc6e0_0;
E_0x1dc89a0/2 .event edge, v0x1dcc640_0, v0x1dcbbd0_0, v0x1dcc820_0, v0x1dccc10_0;
E_0x1dc89a0/3 .event edge, v0x1dcccb0_0, v0x1dccd50_0, v0x1dccdf0_0, v0x1dbf930_0;
E_0x1dc89a0/4 .event edge, v0x1dbf5a0_0, v0x1dbed60_0;
E_0x1dc89a0 .event/or E_0x1dc89a0/0, E_0x1dc89a0/1, E_0x1dc89a0/2, E_0x1dc89a0/3, E_0x1dc89a0/4;
E_0x1dc8ab0 .event edge, v0x1dcfb30_0, v0x1dcd7b0_0;
S_0x1dc8af0 .scope function, "determine_load_lock" "determine_load_lock" 20 583, 20 583 0, S_0x1dc2370;
 .timescale 0 0;
v0x1dc8ce0_0 .var "determine_load_lock", 0 0;
v0x1dc8dc0_0 .var "i_alu_dav_ff", 0 0;
v0x1dc8e80_0 .var "i_alu_dav_nxt", 0 0;
v0x1dc8f50_0 .var "i_alu_mem_load_ff", 0 0;
v0x1dc9010_0 .var "i_alu_mem_srcdest_index_ff", 5 0;
v0x1dc9140_0 .var "i_shifter_mem_load_ff", 0 0;
v0x1dc9200_0 .var "i_shifter_mem_srcdest_index_ff", 5 0;
v0x1dc92e0_0 .var "index", 32 0;
v0x1dc93c0_0 .var "o_condition_code_ff", 3 0;
v0x1dc9530_0 .var "o_mem_load_ff", 0 0;
v0x1dc95f0_0 .var "o_mem_srcdest_index_ff", 5 0;
TD_zap_top.u_zap_issue_main.determine_load_lock ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc8ce0_0, 0, 1;
    %load/vec4 v0x1dc92e0_0;
    %load/vec4 v0x1dc95f0_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dc93c0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x1dc9530_0;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x1dc92e0_0;
    %load/vec4 v0x1dc9200_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dc8e80_0;
    %and;
    %load/vec4 v0x1dc9140_0;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x1dc92e0_0;
    %load/vec4 v0x1dc9010_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dc8dc0_0;
    %and;
    %load/vec4 v0x1dc8f50_0;
    %and;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_44.286, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dc8ce0_0, 0, 1;
T_44.286 ;
    %load/vec4 v0x1dc92e0_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_44.288, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dc8ce0_0, 0, 1;
T_44.288 ;
    %end;
S_0x1dc96d0 .scope function, "get_register_value" "get_register_value" 20 403, 20 403 0, S_0x1dc2370;
 .timescale 0 0;
v0x1dc9870_0 .var "get", 31 0;
v0x1dc9950_0 .var "get_register_value", 31 0;
v0x1dc9a30_0 .var "i_alu_dav_ff", 0 0;
v0x1dc9ad0_0 .var "i_alu_dav_nxt", 0 0;
v0x1dc9b90_0 .var "i_alu_destination_index_ff", 5 0;
v0x1dc9cc0_0 .var "i_alu_destination_value_ff", 31 0;
v0x1dc9da0_0 .var "i_alu_destination_value_nxt", 31 0;
v0x1dc9e80_0 .var "i_memory_dav_ff", 0 0;
v0x1dc9f40_0 .var "i_memory_destination_index_ff", 5 0;
v0x1dca0b0_0 .var "i_memory_mem_load_ff", 0 0;
v0x1dca170_0 .var "i_memory_mem_srcdest_index_ff", 5 0;
v0x1dca250_0 .var "i_rd_data_0", 31 0;
v0x1dca330_0 .var "i_rd_data_1", 31 0;
v0x1dca410_0 .var "i_rd_data_2", 31 0;
v0x1dca4f0_0 .var "i_rd_data_3", 31 0;
v0x1dca5d0_0 .var "i_shifter_destination_index_ff", 32 0;
v0x1dca6b0_0 .var "index", 32 0;
v0x1dca860_0 .var "rd_port", 1 0;
TD_zap_top.u_zap_issue_main.get_register_value ;
    %load/vec4 v0x1dca6b0_0;
    %parti/s 1, 32, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.290, 8;
    %load/vec4 v0x1dca6b0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1dc9870_0, 0, 32;
    %jmp T_45.291;
T_45.290 ;
    %load/vec4 v0x1dca6b0_0;
    %cmpi/e 15, 0, 33;
    %jmp/0xz  T_45.292, 4;
    %load/vec4 v0x1dccb70_0;
    %store/vec4 v0x1dc9870_0, 0, 32;
    %jmp T_45.293;
T_45.292 ;
    %load/vec4 v0x1dca6b0_0;
    %load/vec4 v0x1dca5d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dc9ad0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.294, 8;
    %load/vec4 v0x1dc9da0_0;
    %store/vec4 v0x1dc9870_0, 0, 32;
    %jmp T_45.295;
T_45.294 ;
    %load/vec4 v0x1dca6b0_0;
    %load/vec4 v0x1dc9b90_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dc9a30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.296, 8;
    %load/vec4 v0x1dc9cc0_0;
    %store/vec4 v0x1dc9870_0, 0, 32;
    %jmp T_45.297;
T_45.296 ;
    %load/vec4 v0x1dca6b0_0;
    %load/vec4 v0x1dc9f40_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dc9e80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.298, 8;
    %load/vec4 v0x1dcc780_0;
    %store/vec4 v0x1dc9870_0, 0, 32;
    %jmp T_45.299;
T_45.298 ;
    %load/vec4 v0x1dca860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_45.300, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_45.301, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_45.302, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_45.303, 6;
    %jmp T_45.304;
T_45.300 ;
    %load/vec4 v0x1dca250_0;
    %store/vec4 v0x1dc9870_0, 0, 32;
    %jmp T_45.304;
T_45.301 ;
    %load/vec4 v0x1dca330_0;
    %store/vec4 v0x1dc9870_0, 0, 32;
    %jmp T_45.304;
T_45.302 ;
    %load/vec4 v0x1dca410_0;
    %store/vec4 v0x1dc9870_0, 0, 32;
    %jmp T_45.304;
T_45.303 ;
    %load/vec4 v0x1dca4f0_0;
    %store/vec4 v0x1dc9870_0, 0, 32;
    %jmp T_45.304;
T_45.304 ;
    %pop/vec4 1;
T_45.299 ;
T_45.297 ;
T_45.295 ;
T_45.293 ;
T_45.291 ;
    %load/vec4 v0x1dca6b0_0;
    %load/vec4 v0x1dca170_0;
    %pad/u 33;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dca0b0_0;
    %and;
    %load/vec4 v0x1dc9e80_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.305, 8;
    %load/vec4 v0x1dccad0_0;
    %store/vec4 v0x1dc9870_0, 0, 32;
T_45.305 ;
    %load/vec4 v0x1dc9870_0;
    %store/vec4 v0x1dc9950_0, 0, 32;
    %end;
S_0x1dca900 .scope function, "shifter_lock_check" "shifter_lock_check" 20 564, 20 564 0, S_0x1dc2370;
 .timescale 0 0;
v0x1dcaa80_0 .var "index", 32 0;
v0x1dcab60_0 .var "o_condition_code_ff", 3 0;
v0x1dcac40_0 .var "o_destination_index_ff", 5 0;
v0x1dcad30_0 .var "shifter_lock_check", 0 0;
TD_zap_top.u_zap_issue_main.shifter_lock_check ;
    %load/vec4 v0x1dcac40_0;
    %pad/u 33;
    %load/vec4 v0x1dcaa80_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dcab60_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.307, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dcad30_0, 0, 1;
    %jmp T_46.308;
T_46.307 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dcad30_0, 0, 1;
T_46.308 ;
    %load/vec4 v0x1dcaa80_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_46.309, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dcad30_0, 0, 1;
T_46.309 ;
    %end;
S_0x1dc7d30 .scope module, "u_zap_memory_main" "zap_memory_main" 2 664, 21 13 0, S_0x1d494e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_mem_load_ff"
    .port_info 5 /INPUT 32 "i_mem_rd_data"
    .port_info 6 /INPUT 1 "i_mem_fault"
    .port_info 7 /OUTPUT 1 "o_mem_fault"
    .port_info 8 /INPUT 1 "i_dav_ff"
    .port_info 9 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 10 /INPUT 32 "i_alu_result_ff"
    .port_info 11 /INPUT 32 "i_flags_ff"
    .port_info 12 /INPUT 1 "i_flag_update_ff"
    .port_info 13 /INPUT 6 "i_destination_index_ff"
    .port_info 14 /INPUT 1 "i_irq_ff"
    .port_info 15 /INPUT 1 "i_fiq_ff"
    .port_info 16 /INPUT 1 "i_instr_abort_ff"
    .port_info 17 /INPUT 1 "i_swi_ff"
    .port_info 18 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 19 /INPUT 1 "i_und_ff"
    .port_info 20 /OUTPUT 1 "o_und_ff"
    .port_info 21 /OUTPUT 32 "o_alu_result_ff"
    .port_info 22 /OUTPUT 32 "o_flags_ff"
    .port_info 23 /OUTPUT 1 "o_flag_update_ff"
    .port_info 24 /OUTPUT 6 "o_destination_index_ff"
    .port_info 25 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 26 /OUTPUT 1 "o_dav_ff"
    .port_info 27 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 28 /OUTPUT 1 "o_irq_ff"
    .port_info 29 /OUTPUT 1 "o_fiq_ff"
    .port_info 30 /OUTPUT 1 "o_swi_ff"
    .port_info 31 /OUTPUT 1 "o_instr_abort_ff"
    .port_info 32 /OUTPUT 1 "o_mem_load_ff"
    .port_info 33 /OUTPUT 32 "o_mem_rd_data_ff"
P_0x1dd0970 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x1dd09b0 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x1dd09f0 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x1dd0a30 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x1dd0a70 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x1dd0ab0 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x1dd0af0 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x1dd0b30 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x1dd0b70 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x1dd0bb0 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x1dd0bf0 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x1dd0c30 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x1dd0c70 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x1dd0cb0 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x1dd0cf0 .param/l "CP15_R0" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x1dd0d30 .param/l "CP15_R1" 0 7 86, +C4<00000000000000000000000000101100>;
P_0x1dd0d70 .param/l "CP15_R2" 0 7 87, +C4<00000000000000000000000000101101>;
P_0x1dd0db0 .param/l "CP15_R3" 0 7 88, +C4<00000000000000000000000000101110>;
P_0x1dd0df0 .param/l "CP15_R4" 0 7 89, +C4<00000000000000000000000000101111>;
P_0x1dd0e30 .param/l "CP15_R5" 0 7 90, +C4<00000000000000000000000000110000>;
P_0x1dd0e70 .param/l "CP15_R6" 0 7 91, +C4<00000000000000000000000000110001>;
P_0x1dd0eb0 .param/l "CP15_R7" 0 7 92, +C4<00000000000000000000000000110010>;
P_0x1dd0ef0 .param/l "CP15_R8" 0 7 93, +C4<00000000000000000000000000110011>;
P_0x1dd0f30 .param/l "FLAG_WDT" 0 21 15, +C4<00000000000000000000000000100000>;
P_0x1dd0f70 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x1dd0fb0 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x1dd0ff0 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x1dd1030 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x1dd1070 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x1dd10b0 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x1dd10f0 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x1dd1130 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x1dd1170 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x1dd11b0 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x1dd11f0 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x1dd1230 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x1dd1270 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x1dd12b0 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x1dd12f0 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x1dd1330 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x1dd1370 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x1dd13b0 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x1dd13f0 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x1dd1430 .param/l "PHY_REGS" 0 21 17, +C4<00000000000000000000000001000000>;
P_0x1dd1470 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x1dd14b0 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x1dd14f0 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x1dd1530 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x1dd1570 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x1dd15b0 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x1dd15f0 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x1dd1630 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x1dd1670 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x1dd16b0 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x1dd16f0 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x1dd1730 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x1dd1770 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x1dd17b0 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x1dd17f0 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x1dd1830 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x1dd1870 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x1dd18b0 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x1dd18f0 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x1dd1930 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x1dd1970 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x1dd19b0 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x1dd19f0 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x1dd1a30 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x1dd1a70 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x1dd1ab0 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x1dd1af0 .param/l "TOTAL_PHY_REGS" 0 7 95, +C4<00000000000000000000000000110100>;
v0x1dd4400_0 .net "i_alu_result_ff", 31 0, v0x1cf99e0_0;  alias, 1 drivers
v0x1dd4510_0 .net "i_clear_from_writeback", 0 0, v0x1dde040_0;  alias, 1 drivers
v0x1dd45d0_0 .net "i_clk", 0 0, o0x7f3ba0b808b8;  alias, 0 drivers
v0x1dd4670_0 .net "i_data_stall", 0 0, o0x7f3ba0b809a8;  alias, 0 drivers
v0x1dd4710_0 .net "i_dav_ff", 0 0, v0x1cf7cf0_0;  alias, 1 drivers
v0x1dd4850_0 .net "i_destination_index_ff", 5 0, v0x1a24980_0;  alias, 1 drivers
v0x1dd4940_0 .net "i_fiq_ff", 0 0, v0x1b97640_0;  alias, 1 drivers
v0x1dd49e0_0 .net "i_flag_update_ff", 0 0, v0x1b97700_0;  alias, 1 drivers
v0x1dd4a80_0 .net "i_flags_ff", 31 0, v0x1b977c0_0;  alias, 1 drivers
v0x1dd4bb0_0 .net "i_instr_abort_ff", 0 0, v0x1cf9920_0;  alias, 1 drivers
v0x1dd4c80_0 .net "i_irq_ff", 0 0, v0x1c62ff0_0;  alias, 1 drivers
v0x1dd4d50_0 .net "i_mem_fault", 0 0, o0x7f3ba0b80978;  alias, 0 drivers
v0x1dd4e20_0 .net "i_mem_load_ff", 0 0, v0x1c63170_0;  alias, 1 drivers
v0x1dd4ec0_0 .net "i_mem_rd_data", 31 0, o0x7f3ba0b86618;  alias, 0 drivers
v0x1dd4f60_0 .net "i_mem_srcdest_index_ff", 5 0, v0x1d96750_0;  alias, 1 drivers
v0x1dd5050_0 .net "i_pc_plus_8_ff", 31 0, v0x1ac10a0_0;  alias, 1 drivers
v0x1dd50f0_0 .net "i_reset", 0 0, o0x7f3ba0b80cd8;  alias, 0 drivers
v0x1dd52a0_0 .net "i_swi_ff", 0 0, v0x1a14a40_0;  alias, 1 drivers
v0x1dd5340_0 .net "i_und_ff", 0 0, v0x1a14b00_0;  alias, 1 drivers
v0x1dd53e0_0 .var "o_alu_result_ff", 31 0;
v0x1dd5480_0 .var "o_dav_ff", 0 0;
v0x1dd5550_0 .var "o_destination_index_ff", 5 0;
v0x1dd5620_0 .var "o_fiq_ff", 0 0;
v0x1dd56c0_0 .var "o_flag_update_ff", 0 0;
v0x1dd5760_0 .var "o_flags_ff", 31 0;
v0x1dd5800_0 .var "o_instr_abort_ff", 0 0;
v0x1dd58a0_0 .var "o_irq_ff", 0 0;
v0x1dd5940_0 .var "o_mem_fault", 0 0;
v0x1dd59e0_0 .var "o_mem_load_ff", 0 0;
v0x1dd5ab0_0 .var "o_mem_rd_data_ff", 31 0;
v0x1dd5b50_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x1dd5c40_0 .var "o_pc_plus_8_ff", 31 0;
v0x1dd5d00_0 .var "o_swi_ff", 0 0;
v0x1dd51b0_0 .var "o_und_ff", 0 0;
S_0x1dd64f0 .scope module, "u_zap_regf" "zap_register_file" 2 721, 22 22 0, S_0x1d494e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_valid"
    .port_info 3 /INPUT 1 "i_code_stall"
    .port_info 4 /INPUT 1 "i_data_stall"
    .port_info 5 /INPUT 1 "i_clear_from_alu"
    .port_info 6 /INPUT 32 "i_pc_from_alu"
    .port_info 7 /INPUT 1 "i_stall_from_decode"
    .port_info 8 /INPUT 1 "i_stall_from_issue"
    .port_info 9 /INPUT 1 "i_stall_from_shifter"
    .port_info 10 /INPUT 1 "i_flag_update_ff"
    .port_info 11 /INPUT 32 "i_data_abort_vector"
    .port_info 12 /INPUT 32 "i_fiq_vector"
    .port_info 13 /INPUT 32 "i_irq_vector"
    .port_info 14 /INPUT 32 "i_instruction_abort_vector"
    .port_info 15 /INPUT 32 "i_swi_vector"
    .port_info 16 /INPUT 32 "i_und_vector"
    .port_info 17 /INPUT 6 "i_rd_index_0"
    .port_info 18 /INPUT 6 "i_rd_index_1"
    .port_info 19 /INPUT 6 "i_rd_index_2"
    .port_info 20 /INPUT 6 "i_rd_index_3"
    .port_info 21 /INPUT 1 "i_mem_load_ff"
    .port_info 22 /INPUT 6 "i_wr_index"
    .port_info 23 /INPUT 32 "i_wr_data"
    .port_info 24 /INPUT 32 "i_flags"
    .port_info 25 /INPUT 6 "i_wr_index_1"
    .port_info 26 /INPUT 32 "i_wr_data_1"
    .port_info 27 /INPUT 1 "i_irq"
    .port_info 28 /INPUT 1 "i_fiq"
    .port_info 29 /INPUT 1 "i_instr_abt"
    .port_info 30 /INPUT 1 "i_data_abt"
    .port_info 31 /INPUT 1 "i_swi"
    .port_info 32 /INPUT 1 "i_und"
    .port_info 33 /INPUT 32 "i_pc_buf_ff"
    .port_info 34 /OUTPUT 32 "o_rd_data_0"
    .port_info 35 /OUTPUT 32 "o_rd_data_1"
    .port_info 36 /OUTPUT 32 "o_rd_data_2"
    .port_info 37 /OUTPUT 32 "o_rd_data_3"
    .port_info 38 /OUTPUT 32 "o_pc"
    .port_info 39 /OUTPUT 32 "o_cpsr"
    .port_info 40 /OUTPUT 32 "o_cpsr_nxt"
    .port_info 41 /OUTPUT 1 "o_clear_from_writeback"
    .port_info 42 /OUTPUT 1 "o_fiq_ack"
    .port_info 43 /OUTPUT 1 "o_irq_ack"
    .port_info 44 /OUTPUT 32 "o_cp15_r0_id_reg_ro"
    .port_info 45 /OUTPUT 32 "o_cp15_r1_control_rw"
    .port_info 46 /OUTPUT 32 "o_cp15_r2_ttbase_rw"
    .port_info 47 /OUTPUT 32 "o_cp15_r3_dac_rw"
    .port_info 48 /OUTPUT 32 "o_cp15_r5_fsr_ro"
    .port_info 49 /OUTPUT 32 "o_cp15_r6_far_ro"
    .port_info 50 /OUTPUT 1 "o_inv_cache"
    .port_info 51 /OUTPUT 1 "o_inv_tlb"
    .port_info 52 /OUTPUT 32 "o_inv_tlb_specific"
    .port_info 53 /OUTPUT 1 "o_inv_tlb_specific_en"
    .port_info 54 /INPUT 32 "i_fsr"
    .port_info 55 /INPUT 1 "i_fsr_dav"
    .port_info 56 /INPUT 32 "i_far"
    .port_info 57 /INPUT 1 "i_far_dav"
P_0x1dd6670 .param/l "ABT" 0 4 4, C4<10111>;
P_0x1dd66b0 .param/l "ARCH_CPSR" 0 7 23, +C4<00000000000000000000000000010001>;
P_0x1dd66f0 .param/l "ARCH_CURR_SPSR" 0 7 24, +C4<00000000000000000000000000011011>;
P_0x1dd6730 .param/l "ARCH_DUMMY_REG0" 0 7 19, +C4<00000000000000000000000000011001>;
P_0x1dd6770 .param/l "ARCH_DUMMY_REG1" 0 7 20, +C4<00000000000000000000000000011010>;
P_0x1dd67b0 .param/l "ARCH_LR" 0 7 5, C4<1110>;
P_0x1dd67f0 .param/l "ARCH_PC" 0 7 6, C4<1111>;
P_0x1dd6830 .param/l "ARCH_SP" 0 7 4, C4<1101>;
P_0x1dd6870 .param/l "ARCH_USR2_R10" 0 7 12, +C4<00000000000000000000000000010100>;
P_0x1dd68b0 .param/l "ARCH_USR2_R11" 0 7 13, +C4<00000000000000000000000000010101>;
P_0x1dd68f0 .param/l "ARCH_USR2_R12" 0 7 14, +C4<00000000000000000000000000010110>;
P_0x1dd6930 .param/l "ARCH_USR2_R13" 0 7 15, +C4<00000000000000000000000000010111>;
P_0x1dd6970 .param/l "ARCH_USR2_R14" 0 7 16, +C4<00000000000000000000000000011000>;
P_0x1dd69b0 .param/l "ARCH_USR2_R8" 0 7 10, +C4<00000000000000000000000000010010>;
P_0x1dd69f0 .param/l "ARCH_USR2_R9" 0 7 11, +C4<00000000000000000000000000010011>;
P_0x1dd6a30 .param/l "C" 0 8 4, +C4<00000000000000000000000000011101>;
P_0x1dd6a70 .param/l "CP15_R0" 0 7 85, +C4<00000000000000000000000000101011>;
P_0x1dd6ab0 .param/l "CP15_R1" 0 7 86, +C4<00000000000000000000000000101100>;
P_0x1dd6af0 .param/l "CP15_R2" 0 7 87, +C4<00000000000000000000000000101101>;
P_0x1dd6b30 .param/l "CP15_R3" 0 7 88, +C4<00000000000000000000000000101110>;
P_0x1dd6b70 .param/l "CP15_R4" 0 7 89, +C4<00000000000000000000000000101111>;
P_0x1dd6bb0 .param/l "CP15_R5" 0 7 90, +C4<00000000000000000000000000110000>;
P_0x1dd6bf0 .param/l "CP15_R6" 0 7 91, +C4<00000000000000000000000000110001>;
P_0x1dd6c30 .param/l "CP15_R7" 0 7 92, +C4<00000000000000000000000000110010>;
P_0x1dd6c70 .param/l "CP15_R8" 0 7 93, +C4<00000000000000000000000000110011>;
P_0x1dd6cb0 .param/l "F" 0 8 7, +C4<00000000000000000000000000000110>;
P_0x1dd6cf0 .param/l "FIQ" 0 4 2, C4<10001>;
P_0x1dd6d30 .param/l "FLAG_WDT" 0 22 23, +C4<00000000000000000000000000100000>;
P_0x1dd6d70 .param/l "I" 0 8 6, +C4<00000000000000000000000000000111>;
P_0x1dd6db0 .param/l "IRQ" 0 4 3, C4<00000000000000000000000000010010>;
P_0x1dd6df0 .param/l "N" 0 8 2, +C4<00000000000000000000000000011111>;
P_0x1dd6e30 .param/l "PHY_ABT_R13" 0 7 69, +C4<00000000000000000000000000011111>;
P_0x1dd6e70 .param/l "PHY_ABT_R14" 0 7 70, +C4<00000000000000000000000000100000>;
P_0x1dd6eb0 .param/l "PHY_ABT_SPSR" 0 7 82, +C4<00000000000000000000000000101001>;
P_0x1dd6ef0 .param/l "PHY_CPSR" 0 7 34, +C4<00000000000000000000000000010001>;
P_0x1dd6f30 .param/l "PHY_DUMMY_REG0" 0 7 75, +C4<00000000000000000000000000100011>;
P_0x1dd6f70 .param/l "PHY_DUMMY_REG1" 0 7 76, +C4<00000000000000000000000000100100>;
P_0x1dd6fb0 .param/l "PHY_FIQ_R10" 0 7 54, +C4<00000000000000000000000000010100>;
P_0x1dd6ff0 .param/l "PHY_FIQ_R11" 0 7 55, +C4<00000000000000000000000000010101>;
P_0x1dd7030 .param/l "PHY_FIQ_R12" 0 7 56, +C4<00000000000000000000000000010110>;
P_0x1dd7070 .param/l "PHY_FIQ_R13" 0 7 57, +C4<00000000000000000000000000010111>;
P_0x1dd70b0 .param/l "PHY_FIQ_R14" 0 7 58, +C4<00000000000000000000000000011000>;
P_0x1dd70f0 .param/l "PHY_FIQ_R8" 0 7 52, +C4<00000000000000000000000000010010>;
P_0x1dd7130 .param/l "PHY_FIQ_R9" 0 7 53, +C4<00000000000000000000000000010011>;
P_0x1dd7170 .param/l "PHY_FIQ_SPSR" 0 7 78, +C4<00000000000000000000000000100101>;
P_0x1dd71b0 .param/l "PHY_IRQ_R13" 0 7 60, +C4<00000000000000000000000000011001>;
P_0x1dd71f0 .param/l "PHY_IRQ_R14" 0 7 61, +C4<00000000000000000000000000011010>;
P_0x1dd7230 .param/l "PHY_IRQ_SPSR" 0 7 79, +C4<00000000000000000000000000100110>;
P_0x1dd7270 .param/l "PHY_PC" 0 7 32, +C4<00000000000000000000000000001111>;
P_0x1dd72b0 .param/l "PHY_RAZ_REGISTER" 0 7 33, +C4<00000000000000000000000000010000>;
P_0x1dd72f0 .param/l "PHY_REGS" 0 22 24, +C4<00000000000000000000000001000000>;
P_0x1dd7330 .param/l "PHY_SVC_R13" 0 7 63, +C4<00000000000000000000000000011011>;
P_0x1dd7370 .param/l "PHY_SVC_R14" 0 7 64, +C4<00000000000000000000000000011100>;
P_0x1dd73b0 .param/l "PHY_SVC_SPSR" 0 7 80, +C4<00000000000000000000000000100111>;
P_0x1dd73f0 .param/l "PHY_SWI_R13" 0 7 72, +C4<00000000000000000000000000100001>;
P_0x1dd7430 .param/l "PHY_SWI_R14" 0 7 73, +C4<00000000000000000000000000100010>;
P_0x1dd7470 .param/l "PHY_SWI_SPSR" 0 7 83, +C4<00000000000000000000000000101010>;
P_0x1dd74b0 .param/l "PHY_UND_R13" 0 7 66, +C4<00000000000000000000000000011101>;
P_0x1dd74f0 .param/l "PHY_UND_R14" 0 7 67, +C4<00000000000000000000000000011110>;
P_0x1dd7530 .param/l "PHY_UND_SPSR" 0 7 81, +C4<00000000000000000000000000101000>;
P_0x1dd7570 .param/l "PHY_USR_R0" 0 7 36, +C4<00000000000000000000000000000000>;
P_0x1dd75b0 .param/l "PHY_USR_R1" 0 7 37, +C4<00000000000000000000000000000001>;
P_0x1dd75f0 .param/l "PHY_USR_R10" 0 7 46, +C4<00000000000000000000000000001010>;
P_0x1dd7630 .param/l "PHY_USR_R11" 0 7 47, +C4<00000000000000000000000000001011>;
P_0x1dd7670 .param/l "PHY_USR_R12" 0 7 48, +C4<00000000000000000000000000001100>;
P_0x1dd76b0 .param/l "PHY_USR_R13" 0 7 49, +C4<00000000000000000000000000001101>;
P_0x1dd76f0 .param/l "PHY_USR_R14" 0 7 50, +C4<00000000000000000000000000001110>;
P_0x1dd7730 .param/l "PHY_USR_R2" 0 7 38, +C4<00000000000000000000000000000010>;
P_0x1dd7770 .param/l "PHY_USR_R3" 0 7 39, +C4<00000000000000000000000000000011>;
P_0x1dd77b0 .param/l "PHY_USR_R4" 0 7 40, +C4<00000000000000000000000000000100>;
P_0x1dd77f0 .param/l "PHY_USR_R5" 0 7 41, +C4<00000000000000000000000000000101>;
P_0x1dd7830 .param/l "PHY_USR_R6" 0 7 42, +C4<00000000000000000000000000000110>;
P_0x1dd7870 .param/l "PHY_USR_R7" 0 7 43, +C4<00000000000000000000000000000111>;
P_0x1dd78b0 .param/l "PHY_USR_R8" 0 7 44, +C4<00000000000000000000000000001000>;
P_0x1dd78f0 .param/l "PHY_USR_R9" 0 7 45, +C4<00000000000000000000000000001001>;
P_0x1dd7930 .param/l "RAZ_REGISTER" 0 7 7, +C4<00000000000000000000000000010000>;
P_0x1dd7970 .param/l "SVC" 0 4 5, C4<10011>;
P_0x1dd79b0 .param/l "SYS" 0 4 7, C4<11111>;
P_0x1dd79f0 .param/l "T" 0 8 8, +C4<00000000000000000000000000000101>;
P_0x1dd7a30 .param/l "TOTAL_ARCH_REGS" 0 7 27, +C4<00000000000000000000000000011100>;
P_0x1dd7a70 .param/l "TOTAL_PHY_REGS" 0 7 95, +C4<00000000000000000000000000110100>;
P_0x1dd7ab0 .param/l "UND" 0 4 8, C4<11011>;
P_0x1dd7af0 .param/l "USR" 0 4 6, C4<10000>;
P_0x1dd7b30 .param/l "V" 0 8 5, +C4<00000000000000000000000000100110>;
P_0x1dd7b70 .param/l "Z" 0 8 3, +C4<00000000000000000000000000011110>;
v0x1ddfab0_17 .array/port v0x1ddfab0, 17;
L_0x1e070e0 .functor BUFZ 32, v0x1ddfab0_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1ddbf60_0 .net "i_clear_from_alu", 0 0, v0x1cf8800_0;  alias, 1 drivers
v0x1ddc020_0 .net "i_clk", 0 0, o0x7f3ba0b808b8;  alias, 0 drivers
v0x1ddc1f0_0 .net "i_code_stall", 0 0, L_0x1e07150;  1 drivers
L_0x7f3ba0b37210 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v0x1ddc290_0 .net "i_data_abort_vector", 31 0, L_0x7f3ba0b37210;  1 drivers
v0x1ddc330_0 .net "i_data_abt", 0 0, v0x1dd5940_0;  alias, 1 drivers
v0x1ddc420_0 .net "i_data_stall", 0 0, o0x7f3ba0b809a8;  alias, 0 drivers
v0x1ddc4c0_0 .net "i_far", 31 0, o0x7f3ba0b88838;  alias, 0 drivers
v0x1ddc560_0 .net "i_far_dav", 0 0, o0x7f3ba0b88868;  alias, 0 drivers
v0x1ddc600_0 .net "i_fiq", 0 0, v0x1dd5620_0;  alias, 1 drivers
L_0x7f3ba0b37258 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x1ddc760_0 .net "i_fiq_vector", 31 0, L_0x7f3ba0b37258;  1 drivers
v0x1ddc820_0 .net "i_flag_update_ff", 0 0, v0x1dd56c0_0;  alias, 1 drivers
v0x1ddc8f0_0 .net "i_flags", 31 0, v0x1dd5760_0;  alias, 1 drivers
v0x1ddc9c0_0 .net "i_fsr", 31 0, o0x7f3ba0b888c8;  alias, 0 drivers
v0x1ddca80_0 .net "i_fsr_dav", 0 0, o0x7f3ba0b888f8;  alias, 0 drivers
v0x1ddcb40_0 .net "i_instr_abt", 0 0, v0x1dd5800_0;  alias, 1 drivers
L_0x7f3ba0b372e8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x1ddcc10_0 .net "i_instruction_abort_vector", 31 0, L_0x7f3ba0b372e8;  1 drivers
v0x1ddccd0_0 .net "i_irq", 0 0, v0x1dd58a0_0;  alias, 1 drivers
L_0x7f3ba0b372a0 .functor BUFT 1, C4<00000000000000000000000000011000>, C4<0>, C4<0>, C4<0>;
v0x1ddce80_0 .net "i_irq_vector", 31 0, L_0x7f3ba0b372a0;  1 drivers
v0x1ddcf20_0 .net "i_mem_load_ff", 0 0, v0x1dd59e0_0;  alias, 1 drivers
v0x1ddcfc0_0 .net "i_pc_buf_ff", 31 0, v0x1dd5c40_0;  alias, 1 drivers
v0x1ddd060_0 .net "i_pc_from_alu", 31 0, v0x1ac0fc0_0;  alias, 1 drivers
v0x1ddd130_0 .net "i_rd_index_0", 5 0, v0x1dceca0_0;  alias, 1 drivers
v0x1ddd200_0 .net "i_rd_index_1", 5 0, v0x1dced80_0;  alias, 1 drivers
v0x1ddd2d0_0 .net "i_rd_index_2", 5 0, v0x1dcee60_0;  alias, 1 drivers
v0x1ddd3a0_0 .net "i_rd_index_3", 5 0, v0x1dcef40_0;  alias, 1 drivers
v0x1ddd470_0 .net "i_reset", 0 0, o0x7f3ba0b80cd8;  alias, 0 drivers
v0x1ddd620_0 .net "i_stall_from_decode", 0 0, v0x1dbfaf0_0;  alias, 1 drivers
v0x1ddd6c0_0 .net "i_stall_from_issue", 0 0, v0x1dcf7c0_0;  alias, 1 drivers
v0x1ddd760_0 .net "i_stall_from_shifter", 0 0, v0x1de5b90_0;  alias, 1 drivers
v0x1ddd800_0 .net "i_swi", 0 0, v0x1dd5d00_0;  alias, 1 drivers
L_0x7f3ba0b37330 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v0x1ddd8a0_0 .net "i_swi_vector", 31 0, L_0x7f3ba0b37330;  1 drivers
v0x1ddd940_0 .net "i_und", 0 0, v0x1dd51b0_0;  alias, 1 drivers
L_0x7f3ba0b37378 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x1ddd9e0_0 .net "i_und_vector", 31 0, L_0x7f3ba0b37378;  1 drivers
v0x1ddcd70_0 .net "i_valid", 0 0, v0x1dd5480_0;  alias, 1 drivers
v0x1dddc90_0 .net "i_wr_data", 31 0, v0x1dd53e0_0;  alias, 1 drivers
v0x1dddd80_0 .net "i_wr_data_1", 31 0, v0x1dd5ab0_0;  alias, 1 drivers
v0x1ddde40_0 .net "i_wr_index", 5 0, v0x1dd5550_0;  alias, 1 drivers
v0x1dddf30_0 .net "i_wr_index_1", 5 0, v0x1dd5b50_0;  alias, 1 drivers
v0x1dde040_0 .var "o_clear_from_writeback", 0 0;
v0x1dde0e0_0 .var "o_cp15_r0_id_reg_ro", 31 0;
v0x1dde1c0_0 .var "o_cp15_r1_control_rw", 31 0;
v0x1dde2a0_0 .var "o_cp15_r2_ttbase_rw", 31 0;
v0x1dde380_0 .var "o_cp15_r3_dac_rw", 31 0;
v0x1dde460_0 .var "o_cp15_r5_fsr_ro", 31 0;
v0x1dde540_0 .var "o_cp15_r6_far_ro", 31 0;
v0x1dde620_0 .var "o_cpsr", 31 0;
v0x1dde6e0_0 .net "o_cpsr_nxt", 31 0, L_0x1e070e0;  alias, 1 drivers
v0x1dde780_0 .var "o_fiq_ack", 0 0;
v0x1dde820_0 .var "o_inv_cache", 0 0;
v0x1dde8e0_0 .var "o_inv_tlb", 0 0;
v0x1dde9a0_0 .var "o_inv_tlb_specific", 31 0;
v0x1ddea80_0 .var "o_inv_tlb_specific_en", 0 0;
v0x1ddeb40_0 .var "o_irq_ack", 0 0;
v0x1ddec00_0 .var "o_pc", 31 0;
v0x1ddecc0_0 .var "o_rd_data_0", 31 0;
v0x1dded90_0 .var "o_rd_data_1", 31 0;
v0x1ddee60_0 .var "o_rd_data_2", 31 0;
v0x1ddef30_0 .var "o_rd_data_3", 31 0;
v0x1ddf000 .array "r_ff", 0 63, 31 0;
v0x1ddfab0 .array "r_nxt", 0 63, 31 0;
v0x1ddf000_0 .array/port v0x1ddf000, 0;
v0x1ddf000_1 .array/port v0x1ddf000, 1;
v0x1ddf000_2 .array/port v0x1ddf000, 2;
E_0x1ddaeb0/0 .event edge, v0x1ddb8b0_0, v0x1ddf000_0, v0x1ddf000_1, v0x1ddf000_2;
v0x1ddf000_3 .array/port v0x1ddf000, 3;
v0x1ddf000_4 .array/port v0x1ddf000, 4;
v0x1ddf000_5 .array/port v0x1ddf000, 5;
v0x1ddf000_6 .array/port v0x1ddf000, 6;
E_0x1ddaeb0/1 .event edge, v0x1ddf000_3, v0x1ddf000_4, v0x1ddf000_5, v0x1ddf000_6;
v0x1ddf000_7 .array/port v0x1ddf000, 7;
v0x1ddf000_8 .array/port v0x1ddf000, 8;
v0x1ddf000_9 .array/port v0x1ddf000, 9;
v0x1ddf000_10 .array/port v0x1ddf000, 10;
E_0x1ddaeb0/2 .event edge, v0x1ddf000_7, v0x1ddf000_8, v0x1ddf000_9, v0x1ddf000_10;
v0x1ddf000_11 .array/port v0x1ddf000, 11;
v0x1ddf000_12 .array/port v0x1ddf000, 12;
v0x1ddf000_13 .array/port v0x1ddf000, 13;
v0x1ddf000_14 .array/port v0x1ddf000, 14;
E_0x1ddaeb0/3 .event edge, v0x1ddf000_11, v0x1ddf000_12, v0x1ddf000_13, v0x1ddf000_14;
v0x1ddf000_15 .array/port v0x1ddf000, 15;
v0x1ddf000_16 .array/port v0x1ddf000, 16;
v0x1ddf000_17 .array/port v0x1ddf000, 17;
v0x1ddf000_18 .array/port v0x1ddf000, 18;
E_0x1ddaeb0/4 .event edge, v0x1ddf000_15, v0x1ddf000_16, v0x1ddf000_17, v0x1ddf000_18;
v0x1ddf000_19 .array/port v0x1ddf000, 19;
v0x1ddf000_20 .array/port v0x1ddf000, 20;
v0x1ddf000_21 .array/port v0x1ddf000, 21;
v0x1ddf000_22 .array/port v0x1ddf000, 22;
E_0x1ddaeb0/5 .event edge, v0x1ddf000_19, v0x1ddf000_20, v0x1ddf000_21, v0x1ddf000_22;
v0x1ddf000_23 .array/port v0x1ddf000, 23;
v0x1ddf000_24 .array/port v0x1ddf000, 24;
v0x1ddf000_25 .array/port v0x1ddf000, 25;
v0x1ddf000_26 .array/port v0x1ddf000, 26;
E_0x1ddaeb0/6 .event edge, v0x1ddf000_23, v0x1ddf000_24, v0x1ddf000_25, v0x1ddf000_26;
v0x1ddf000_27 .array/port v0x1ddf000, 27;
v0x1ddf000_28 .array/port v0x1ddf000, 28;
v0x1ddf000_29 .array/port v0x1ddf000, 29;
v0x1ddf000_30 .array/port v0x1ddf000, 30;
E_0x1ddaeb0/7 .event edge, v0x1ddf000_27, v0x1ddf000_28, v0x1ddf000_29, v0x1ddf000_30;
v0x1ddf000_31 .array/port v0x1ddf000, 31;
v0x1ddf000_32 .array/port v0x1ddf000, 32;
v0x1ddf000_33 .array/port v0x1ddf000, 33;
v0x1ddf000_34 .array/port v0x1ddf000, 34;
E_0x1ddaeb0/8 .event edge, v0x1ddf000_31, v0x1ddf000_32, v0x1ddf000_33, v0x1ddf000_34;
v0x1ddf000_35 .array/port v0x1ddf000, 35;
v0x1ddf000_36 .array/port v0x1ddf000, 36;
v0x1ddf000_37 .array/port v0x1ddf000, 37;
v0x1ddf000_38 .array/port v0x1ddf000, 38;
E_0x1ddaeb0/9 .event edge, v0x1ddf000_35, v0x1ddf000_36, v0x1ddf000_37, v0x1ddf000_38;
v0x1ddf000_39 .array/port v0x1ddf000, 39;
v0x1ddf000_40 .array/port v0x1ddf000, 40;
v0x1ddf000_41 .array/port v0x1ddf000, 41;
v0x1ddf000_42 .array/port v0x1ddf000, 42;
E_0x1ddaeb0/10 .event edge, v0x1ddf000_39, v0x1ddf000_40, v0x1ddf000_41, v0x1ddf000_42;
v0x1ddf000_43 .array/port v0x1ddf000, 43;
v0x1ddf000_44 .array/port v0x1ddf000, 44;
v0x1ddf000_45 .array/port v0x1ddf000, 45;
v0x1ddf000_46 .array/port v0x1ddf000, 46;
E_0x1ddaeb0/11 .event edge, v0x1ddf000_43, v0x1ddf000_44, v0x1ddf000_45, v0x1ddf000_46;
v0x1ddf000_47 .array/port v0x1ddf000, 47;
v0x1ddf000_48 .array/port v0x1ddf000, 48;
v0x1ddf000_49 .array/port v0x1ddf000, 49;
v0x1ddf000_50 .array/port v0x1ddf000, 50;
E_0x1ddaeb0/12 .event edge, v0x1ddf000_47, v0x1ddf000_48, v0x1ddf000_49, v0x1ddf000_50;
v0x1ddf000_51 .array/port v0x1ddf000, 51;
v0x1ddf000_52 .array/port v0x1ddf000, 52;
v0x1ddf000_53 .array/port v0x1ddf000, 53;
v0x1ddf000_54 .array/port v0x1ddf000, 54;
E_0x1ddaeb0/13 .event edge, v0x1ddf000_51, v0x1ddf000_52, v0x1ddf000_53, v0x1ddf000_54;
v0x1ddf000_55 .array/port v0x1ddf000, 55;
v0x1ddf000_56 .array/port v0x1ddf000, 56;
v0x1ddf000_57 .array/port v0x1ddf000, 57;
v0x1ddf000_58 .array/port v0x1ddf000, 58;
E_0x1ddaeb0/14 .event edge, v0x1ddf000_55, v0x1ddf000_56, v0x1ddf000_57, v0x1ddf000_58;
v0x1ddf000_59 .array/port v0x1ddf000, 59;
v0x1ddf000_60 .array/port v0x1ddf000, 60;
v0x1ddf000_61 .array/port v0x1ddf000, 61;
v0x1ddf000_62 .array/port v0x1ddf000, 62;
E_0x1ddaeb0/15 .event edge, v0x1ddf000_59, v0x1ddf000_60, v0x1ddf000_61, v0x1ddf000_62;
v0x1ddf000_63 .array/port v0x1ddf000, 63;
E_0x1ddaeb0/16 .event edge, v0x1ddf000_63, v0x1ddc560_0, v0x1ddc4c0_0, v0x1ddca80_0;
E_0x1ddaeb0/17 .event edge, v0x1ddc9c0_0, v0x1ddc1f0_0, v0x1bc30f0_0, v0x1cf8800_0;
E_0x1ddaeb0/18 .event edge, v0x1ac0fc0_0, v0x1dbfaf0_0, v0x1b870d0_0, v0x1b87170_0;
E_0x1ddaeb0/19 .event edge, v0x1dd5940_0, v0x1dd5620_0, v0x1dd58a0_0, v0x1dd5800_0;
E_0x1ddaeb0/20 .event edge, v0x1dd5d00_0, v0x1dd51b0_0, v0x1ddc290_0, v0x1dd5c40_0;
E_0x1ddaeb0/21 .event edge, v0x1ddc760_0, v0x1ddce80_0, v0x1ddcc10_0, v0x1ddd8a0_0;
E_0x1ddaeb0/22 .event edge, v0x1ddd9e0_0, v0x1dcc640_0, v0x1dd5760_0, v0x1dcc780_0;
E_0x1ddaeb0/23 .event edge, v0x1dcc6e0_0, v0x1dcc820_0, v0x1dd5ab0_0, v0x1dcbbd0_0;
E_0x1ddaeb0/24 .event edge, v0x1dd56c0_0;
E_0x1ddaeb0 .event/or E_0x1ddaeb0/0, E_0x1ddaeb0/1, E_0x1ddaeb0/2, E_0x1ddaeb0/3, E_0x1ddaeb0/4, E_0x1ddaeb0/5, E_0x1ddaeb0/6, E_0x1ddaeb0/7, E_0x1ddaeb0/8, E_0x1ddaeb0/9, E_0x1ddaeb0/10, E_0x1ddaeb0/11, E_0x1ddaeb0/12, E_0x1ddaeb0/13, E_0x1ddaeb0/14, E_0x1ddaeb0/15, E_0x1ddaeb0/16, E_0x1ddaeb0/17, E_0x1ddaeb0/18, E_0x1ddaeb0/19, E_0x1ddaeb0/20, E_0x1ddaeb0/21, E_0x1ddaeb0/22, E_0x1ddaeb0/23, E_0x1ddaeb0/24;
E_0x1ddb200/0 .event edge, v0x1dceca0_0, v0x1ddf000_0, v0x1ddf000_1, v0x1ddf000_2;
E_0x1ddb200/1 .event edge, v0x1ddf000_3, v0x1ddf000_4, v0x1ddf000_5, v0x1ddf000_6;
E_0x1ddb200/2 .event edge, v0x1ddf000_7, v0x1ddf000_8, v0x1ddf000_9, v0x1ddf000_10;
E_0x1ddb200/3 .event edge, v0x1ddf000_11, v0x1ddf000_12, v0x1ddf000_13, v0x1ddf000_14;
E_0x1ddb200/4 .event edge, v0x1ddf000_15, v0x1ddf000_16, v0x1ddf000_17, v0x1ddf000_18;
E_0x1ddb200/5 .event edge, v0x1ddf000_19, v0x1ddf000_20, v0x1ddf000_21, v0x1ddf000_22;
E_0x1ddb200/6 .event edge, v0x1ddf000_23, v0x1ddf000_24, v0x1ddf000_25, v0x1ddf000_26;
E_0x1ddb200/7 .event edge, v0x1ddf000_27, v0x1ddf000_28, v0x1ddf000_29, v0x1ddf000_30;
E_0x1ddb200/8 .event edge, v0x1ddf000_31, v0x1ddf000_32, v0x1ddf000_33, v0x1ddf000_34;
E_0x1ddb200/9 .event edge, v0x1ddf000_35, v0x1ddf000_36, v0x1ddf000_37, v0x1ddf000_38;
E_0x1ddb200/10 .event edge, v0x1ddf000_39, v0x1ddf000_40, v0x1ddf000_41, v0x1ddf000_42;
E_0x1ddb200/11 .event edge, v0x1ddf000_43, v0x1ddf000_44, v0x1ddf000_45, v0x1ddf000_46;
E_0x1ddb200/12 .event edge, v0x1ddf000_47, v0x1ddf000_48, v0x1ddf000_49, v0x1ddf000_50;
E_0x1ddb200/13 .event edge, v0x1ddf000_51, v0x1ddf000_52, v0x1ddf000_53, v0x1ddf000_54;
E_0x1ddb200/14 .event edge, v0x1ddf000_55, v0x1ddf000_56, v0x1ddf000_57, v0x1ddf000_58;
E_0x1ddb200/15 .event edge, v0x1ddf000_59, v0x1ddf000_60, v0x1ddf000_61, v0x1ddf000_62;
E_0x1ddb200/16 .event edge, v0x1ddf000_63, v0x1dced80_0, v0x1dcee60_0, v0x1dcef40_0;
E_0x1ddb200 .event/or E_0x1ddb200/0, E_0x1ddb200/1, E_0x1ddb200/2, E_0x1ddb200/3, E_0x1ddb200/4, E_0x1ddb200/5, E_0x1ddb200/6, E_0x1ddb200/7, E_0x1ddb200/8, E_0x1ddb200/9, E_0x1ddb200/10, E_0x1ddb200/11, E_0x1ddb200/12, E_0x1ddb200/13, E_0x1ddb200/14, E_0x1ddb200/15, E_0x1ddb200/16;
E_0x1ddb470/0 .event edge, v0x1ddf000_0, v0x1ddf000_1, v0x1ddf000_2, v0x1ddf000_3;
E_0x1ddb470/1 .event edge, v0x1ddf000_4, v0x1ddf000_5, v0x1ddf000_6, v0x1ddf000_7;
E_0x1ddb470/2 .event edge, v0x1ddf000_8, v0x1ddf000_9, v0x1ddf000_10, v0x1ddf000_11;
E_0x1ddb470/3 .event edge, v0x1ddf000_12, v0x1ddf000_13, v0x1ddf000_14, v0x1ddf000_15;
E_0x1ddb470/4 .event edge, v0x1ddf000_16, v0x1ddf000_17, v0x1ddf000_18, v0x1ddf000_19;
E_0x1ddb470/5 .event edge, v0x1ddf000_20, v0x1ddf000_21, v0x1ddf000_22, v0x1ddf000_23;
E_0x1ddb470/6 .event edge, v0x1ddf000_24, v0x1ddf000_25, v0x1ddf000_26, v0x1ddf000_27;
E_0x1ddb470/7 .event edge, v0x1ddf000_28, v0x1ddf000_29, v0x1ddf000_30, v0x1ddf000_31;
E_0x1ddb470/8 .event edge, v0x1ddf000_32, v0x1ddf000_33, v0x1ddf000_34, v0x1ddf000_35;
E_0x1ddb470/9 .event edge, v0x1ddf000_36, v0x1ddf000_37, v0x1ddf000_38, v0x1ddf000_39;
E_0x1ddb470/10 .event edge, v0x1ddf000_40, v0x1ddf000_41, v0x1ddf000_42, v0x1ddf000_43;
E_0x1ddb470/11 .event edge, v0x1ddf000_44, v0x1ddf000_45, v0x1ddf000_46, v0x1ddf000_47;
E_0x1ddb470/12 .event edge, v0x1ddf000_48, v0x1ddf000_49, v0x1ddf000_50, v0x1ddf000_51;
E_0x1ddb470/13 .event edge, v0x1ddf000_52, v0x1ddf000_53, v0x1ddf000_54, v0x1ddf000_55;
E_0x1ddb470/14 .event edge, v0x1ddf000_56, v0x1ddf000_57, v0x1ddf000_58, v0x1ddf000_59;
E_0x1ddb470/15 .event edge, v0x1ddf000_60, v0x1ddf000_61, v0x1ddf000_62, v0x1ddf000_63;
E_0x1ddb470 .event/or E_0x1ddb470/0, E_0x1ddb470/1, E_0x1ddb470/2, E_0x1ddb470/3, E_0x1ddb470/4, E_0x1ddb470/5, E_0x1ddb470/6, E_0x1ddb470/7, E_0x1ddb470/8, E_0x1ddb470/9, E_0x1ddb470/10, E_0x1ddb470/11, E_0x1ddb470/12, E_0x1ddb470/13, E_0x1ddb470/14, E_0x1ddb470/15;
S_0x1ddb6c0 .scope begin, "blk1" "blk1" 22 213, 22 213 0, S_0x1dd64f0;
 .timescale 0 0;
v0x1ddb8b0_0 .var/i "i", 31 0;
S_0x1ddb9b0 .scope begin, "otherBlock" "otherBlock" 22 467, 22 467 0, S_0x1dd64f0;
 .timescale 0 0;
v0x1ddbba0_0 .var/i "i", 31 0;
S_0x1ddbc80 .scope begin, "rstBlk" "rstBlk" 22 449, 22 449 0, S_0x1dd64f0;
 .timescale 0 0;
v0x1ddbe80_0 .var/i "i", 31 0;
S_0x1dda750 .scope module, "u_zap_shifter_main" "zap_shifter_main" 2 484, 23 12 0, S_0x1d494e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear_from_writeback"
    .port_info 3 /INPUT 1 "i_data_stall"
    .port_info 4 /INPUT 1 "i_clear_from_alu"
    .port_info 5 /INPUT 4 "i_condition_code_ff"
    .port_info 6 /INPUT 6 "i_destination_index_ff"
    .port_info 7 /INPUT 5 "i_alu_operation_ff"
    .port_info 8 /INPUT 3 "i_shift_operation_ff"
    .port_info 9 /INPUT 1 "i_flag_update_ff"
    .port_info 10 /INPUT 6 "i_mem_srcdest_index_ff"
    .port_info 11 /INPUT 1 "i_mem_load_ff"
    .port_info 12 /INPUT 1 "i_mem_store_ff"
    .port_info 13 /INPUT 1 "i_mem_pre_index_ff"
    .port_info 14 /INPUT 1 "i_mem_unsigned_byte_enable_ff"
    .port_info 15 /INPUT 1 "i_mem_signed_byte_enable_ff"
    .port_info 16 /INPUT 1 "i_mem_signed_halfword_enable_ff"
    .port_info 17 /INPUT 1 "i_mem_unsigned_halfword_enable_ff"
    .port_info 18 /INPUT 1 "i_mem_translate_ff"
    .port_info 19 /INPUT 1 "i_irq_ff"
    .port_info 20 /INPUT 1 "i_fiq_ff"
    .port_info 21 /INPUT 1 "i_abt_ff"
    .port_info 22 /INPUT 1 "i_swi_ff"
    .port_info 23 /INPUT 33 "i_alu_source_ff"
    .port_info 24 /INPUT 33 "i_shift_source_ff"
    .port_info 25 /INPUT 33 "i_shift_length_ff"
    .port_info 26 /INPUT 32 "i_alu_source_value_ff"
    .port_info 27 /INPUT 32 "i_shift_source_value_ff"
    .port_info 28 /INPUT 32 "i_shift_length_value_ff"
    .port_info 29 /INPUT 32 "i_mem_srcdest_value_ff"
    .port_info 30 /INPUT 32 "i_pc_plus_8_ff"
    .port_info 31 /INPUT 1 "i_disable_shifter_ff"
    .port_info 32 /INPUT 1 "i_und_ff"
    .port_info 33 /OUTPUT 1 "o_und_ff"
    .port_info 34 /INPUT 32 "i_alu_value_nxt"
    .port_info 35 /INPUT 1 "i_force32align_ff"
    .port_info 36 /OUTPUT 1 "o_force32align_ff"
    .port_info 37 /INPUT 1 "i_switch_ff"
    .port_info 38 /OUTPUT 1 "o_switch_ff"
    .port_info 39 /OUTPUT 32 "o_mem_srcdest_value_ff"
    .port_info 40 /OUTPUT 32 "o_alu_source_value_ff"
    .port_info 41 /OUTPUT 32 "o_shifted_source_value_ff"
    .port_info 42 /OUTPUT 1 "o_shift_carry_ff"
    .port_info 43 /OUTPUT 1 "o_rrx_ff"
    .port_info 44 /OUTPUT 1 "o_use_old_carry_ff"
    .port_info 45 /OUTPUT 32 "o_pc_plus_8_ff"
    .port_info 46 /OUTPUT 1 "o_irq_ff"
    .port_info 47 /OUTPUT 1 "o_fiq_ff"
    .port_info 48 /OUTPUT 1 "o_abt_ff"
    .port_info 49 /OUTPUT 1 "o_swi_ff"
    .port_info 50 /OUTPUT 6 "o_mem_srcdest_index_ff"
    .port_info 51 /OUTPUT 1 "o_mem_load_ff"
    .port_info 52 /OUTPUT 1 "o_mem_store_ff"
    .port_info 53 /OUTPUT 1 "o_mem_pre_index_ff"
    .port_info 54 /OUTPUT 1 "o_mem_unsigned_byte_enable_ff"
    .port_info 55 /OUTPUT 1 "o_mem_signed_byte_enable_ff"
    .port_info 56 /OUTPUT 1 "o_mem_signed_halfword_enable_ff"
    .port_info 57 /OUTPUT 1 "o_mem_unsigned_halfword_enable_ff"
    .port_info 58 /OUTPUT 1 "o_mem_translate_ff"
    .port_info 59 /OUTPUT 4 "o_condition_code_ff"
    .port_info 60 /OUTPUT 6 "o_destination_index_ff"
    .port_info 61 /OUTPUT 5 "o_alu_operation_ff"
    .port_info 62 /OUTPUT 3 "o_shift_operation_ff"
    .port_info 63 /OUTPUT 1 "o_flag_update_ff"
    .port_info 64 /OUTPUT 1 "o_stall_from_shifter"
P_0x1de0ea0 .param/l "ADC" 0 5 7, C4<0101>;
P_0x1de0ee0 .param/l "ADD" 0 5 6, C4<0100>;
P_0x1de0f20 .param/l "AL" 0 6 16, C4<1110>;
P_0x1de0f60 .param/l "ALU_OPS" 0 23 15, +C4<00000000000000000000000000100000>;
P_0x1de0fa0 .param/l "AND" 0 5 2, C4<0000>;
P_0x1de0fe0 .param/l "BIC" 0 5 16, C4<1110>;
P_0x1de1020 .param/l "CC" 0 6 5, C4<0011>;
P_0x1de1060 .param/l "CLZ" 0 5 26, C4<11000>;
P_0x1de10a0 .param/l "CMN" 0 5 13, C4<1011>;
P_0x1de10e0 .param/l "CMP" 0 5 12, C4<1010>;
P_0x1de1120 .param/l "CS" 0 6 4, C4<0010>;
P_0x1de1160 .param/l "EOR" 0 5 3, C4<0001>;
P_0x1de11a0 .param/l "EQ" 0 6 2, C4<0000>;
P_0x1de11e0 .param/l "FMOV" 0 5 20, C4<10010>;
P_0x1de1220 .param/l "GE" 0 6 12, C4<1010>;
P_0x1de1260 .param/l "GT" 0 6 14, C4<1100>;
P_0x1de12a0 .param/l "HI" 0 6 10, C4<1000>;
P_0x1de12e0 .param/l "IMMED_EN" 0 10 5, C4<1>;
P_0x1de1320 .param/l "INDEX_EN" 0 10 4, C4<0>;
P_0x1de1360 .param/l "LE" 0 6 15, C4<1101>;
P_0x1de13a0 .param/l "LS" 0 6 11, C4<1001>;
P_0x1de13e0 .param/l "LT" 0 6 13, C4<1011>;
P_0x1de1420 .param/l "MI" 0 6 6, C4<0100>;
P_0x1de1460 .param/l "MLA" 0 5 19, C4<10001>;
P_0x1de14a0 .param/l "MMOV" 0 5 21, C4<10011>;
P_0x1de14e0 .param/l "MOV" 0 5 15, C4<1101>;
P_0x1de1520 .param/l "MUL" 0 5 18, C4<10000>;
P_0x1de1560 .param/l "MVN" 0 5 17, C4<1111>;
P_0x1de15a0 .param/l "NE" 0 6 3, C4<0001>;
P_0x1de15e0 .param/l "NV" 0 6 17, C4<1111>;
P_0x1de1620 .param/l "ORR" 0 5 14, C4<1100>;
P_0x1de1660 .param/l "PHY_REGS" 0 23 14, +C4<00000000000000000000000001000000>;
P_0x1de16a0 .param/l "PL" 0 6 7, C4<0101>;
P_0x1de16e0 .param/l "RSB" 0 5 5, C4<0011>;
P_0x1de1720 .param/l "RSC" 0 5 9, C4<0111>;
P_0x1de1760 .param/l "SBC" 0 5 8, C4<0110>;
P_0x1de17a0 .param/l "SHIFT_OPS" 0 23 16, +C4<00000000000000000000000000000101>;
P_0x1de17e0 .param/l "SMLAL" 0 5 25, C4<10111>;
P_0x1de1820 .param/l "SMULL" 0 5 24, C4<10110>;
P_0x1de1860 .param/l "SUB" 0 5 4, C4<0010>;
P_0x1de18a0 .param/l "TEQ" 0 5 11, C4<1001>;
P_0x1de18e0 .param/l "TST" 0 5 10, C4<1000>;
P_0x1de1920 .param/l "UMLAL" 0 5 23, C4<10101>;
P_0x1de1960 .param/l "UMULL" 0 5 22, C4<10100>;
P_0x1de19a0 .param/l "VC" 0 6 9, C4<0111>;
P_0x1de19e0 .param/l "VS" 0 6 8, C4<0110>;
L_0x1e06d50 .functor OR 1, v0x1dde040_0, v0x1cf8800_0, C4<0>, C4<0>;
L_0x7f3ba0b371c8 .functor BUFT 1, C4<10001>, C4<0>, C4<0>, C4<0>;
v0x1de6810_0 .net/2u *"_s2", 4 0, L_0x7f3ba0b371c8;  1 drivers
v0x1de6910_0 .net "i_abt_ff", 0 0, v0x1dcd8f0_0;  alias, 1 drivers
v0x1de69d0_0 .net "i_alu_operation_ff", 4 0, v0x1dcd990_0;  alias, 1 drivers
v0x1de6ad0_0 .net "i_alu_source_ff", 32 0, v0x1dcda30_0;  alias, 1 drivers
v0x1de6ba0_0 .net "i_alu_source_value_ff", 31 0, v0x1dcdb10_0;  alias, 1 drivers
v0x1de6c90_0 .net "i_alu_value_nxt", 31 0, v0x1cf8720_0;  alias, 1 drivers
v0x1de6d80_0 .net "i_clear_from_alu", 0 0, v0x1cf8800_0;  alias, 1 drivers
v0x1de6e20_0 .net "i_clear_from_writeback", 0 0, v0x1dde040_0;  alias, 1 drivers
v0x1de6fd0_0 .net "i_clk", 0 0, o0x7f3ba0b808b8;  alias, 0 drivers
v0x1de7070_0 .net "i_condition_code_ff", 3 0, v0x1dcdcd0_0;  alias, 1 drivers
v0x1de7110_0 .net "i_data_stall", 0 0, o0x7f3ba0b809a8;  alias, 0 drivers
v0x1de72c0_0 .net "i_destination_index_ff", 5 0, v0x1dcddb0_0;  alias, 1 drivers
v0x1de7360_0 .net "i_disable_shifter_ff", 0 0, v0x1dcf640_0;  alias, 1 drivers
v0x1de7400_0 .net "i_fiq_ff", 0 0, v0x1dcde90_0;  alias, 1 drivers
v0x1de74a0_0 .net "i_flag_update_ff", 0 0, v0x1dcdf50_0;  alias, 1 drivers
v0x1de7540_0 .net "i_force32align_ff", 0 0, v0x1dce010_0;  alias, 1 drivers
v0x1de75e0_0 .net "i_irq_ff", 0 0, v0x1dce0d0_0;  alias, 1 drivers
v0x1de7790_0 .net "i_mem_load_ff", 0 0, v0x1dce190_0;  alias, 1 drivers
v0x1de7830_0 .net "i_mem_pre_index_ff", 0 0, v0x1dcc8c0_0;  alias, 1 drivers
v0x1de78d0_0 .net "i_mem_signed_byte_enable_ff", 0 0, v0x1dcc980_0;  alias, 1 drivers
v0x1de79a0_0 .net "i_mem_signed_halfword_enable_ff", 0 0, v0x1dce640_0;  alias, 1 drivers
v0x1de7a70_0 .net "i_mem_srcdest_index_ff", 5 0, v0x1dce6e0_0;  alias, 1 drivers
v0x1de7b10_0 .net "i_mem_srcdest_value_ff", 31 0, v0x1dce780_0;  alias, 1 drivers
v0x1de7bb0_0 .net "i_mem_store_ff", 0 0, v0x1dce8c0_0;  alias, 1 drivers
v0x1de7c80_0 .net "i_mem_translate_ff", 0 0, v0x1dce980_0;  alias, 1 drivers
v0x1de7d50_0 .net "i_mem_unsigned_byte_enable_ff", 0 0, v0x1dcea40_0;  alias, 1 drivers
v0x1de7e20_0 .net "i_mem_unsigned_halfword_enable_ff", 0 0, v0x1dceb00_0;  alias, 1 drivers
v0x1de7ef0_0 .net "i_pc_plus_8_ff", 31 0, v0x1dcebc0_0;  alias, 1 drivers
v0x1de7fc0_0 .net "i_reset", 0 0, o0x7f3ba0b80cd8;  alias, 0 drivers
v0x1de8060_0 .net "i_shift_length_ff", 32 0, v0x1dcf020_0;  alias, 1 drivers
v0x1de8130_0 .net "i_shift_length_value_ff", 31 0, v0x1dcf100_0;  alias, 1 drivers
v0x1de81d0_0 .net "i_shift_operation_ff", 2 0, v0x1dcf2c0_0;  alias, 1 drivers
v0x1de82c0_0 .net "i_shift_source_ff", 32 0, v0x1dcf3a0_0;  alias, 1 drivers
v0x1de7680_0 .net "i_shift_source_value_ff", 31 0, v0x1dcf480_0;  alias, 1 drivers
v0x1de8570_0 .net "i_swi_ff", 0 0, v0x1dcf8f0_0;  alias, 1 drivers
v0x1de8610_0 .net "i_switch_ff", 0 0, v0x1dcf9b0_0;  alias, 1 drivers
v0x1de86b0_0 .net "i_und_ff", 0 0, v0x1dcfa70_0;  alias, 1 drivers
v0x1de8750_0 .var "mem_srcdest_value", 31 0;
v0x1de87f0_0 .net "mult_out", 31 0, L_0x1e06970;  1 drivers
v0x1de88c0_0 .var "o_abt_ff", 0 0;
v0x1de8990_0 .var "o_alu_operation_ff", 4 0;
v0x1de8a60_0 .var "o_alu_source_value_ff", 31 0;
v0x1de8b30_0 .var "o_condition_code_ff", 3 0;
v0x1de8c00_0 .var "o_destination_index_ff", 5 0;
v0x1de8cf0_0 .var "o_fiq_ff", 0 0;
v0x1de8d90_0 .var "o_flag_update_ff", 0 0;
v0x1de8e60_0 .var "o_force32align_ff", 0 0;
v0x1de8f30_0 .var "o_irq_ff", 0 0;
v0x1de9000_0 .var "o_mem_load_ff", 0 0;
v0x1de90f0_0 .var "o_mem_pre_index_ff", 0 0;
v0x1de9190_0 .var "o_mem_signed_byte_enable_ff", 0 0;
v0x1de9260_0 .var "o_mem_signed_halfword_enable_ff", 0 0;
v0x1de9330_0 .var "o_mem_srcdest_index_ff", 5 0;
v0x1de9420_0 .var "o_mem_srcdest_value_ff", 31 0;
v0x1de94c0_0 .var "o_mem_store_ff", 0 0;
v0x1de9590_0 .var "o_mem_translate_ff", 0 0;
v0x1de9660_0 .var "o_mem_unsigned_byte_enable_ff", 0 0;
v0x1de9730_0 .var "o_mem_unsigned_halfword_enable_ff", 0 0;
v0x1de9800_0 .var "o_pc_plus_8_ff", 31 0;
v0x1de98d0_0 .var "o_rrx_ff", 0 0;
v0x1de99a0_0 .var "o_shift_carry_ff", 0 0;
v0x1de9a70_0 .var "o_shift_operation_ff", 2 0;
v0x1de9b10_0 .var "o_shifted_source_value_ff", 31 0;
v0x1de9be0_0 .net "o_stall_from_shifter", 0 0, v0x1de5b90_0;  alias, 1 drivers
v0x1de9c80_0 .var "o_swi_ff", 0 0;
v0x1de8360_0 .var "o_switch_ff", 0 0;
v0x1de8400_0 .var "o_und_ff", 0 0;
v0x1de84d0_0 .var "o_use_old_carry_ff", 0 0;
v0x1dea130_0 .net "old_carry_nxt", 0 0, v0x1de4560_0;  1 drivers
v0x1dea1d0_0 .var "rm", 31 0;
v0x1dea270_0 .var "rn", 31 0;
v0x1dea310_0 .net "rrx", 0 0, v0x1de44a0_0;  1 drivers
v0x1dea3e0_0 .net "shcarry", 0 0, v0x1de42f0_0;  1 drivers
v0x1dea4b0_0 .net "shout", 31 0, v0x1de4390_0;  1 drivers
E_0x1de36d0 .event edge, v0x1dce6e0_0, v0x1dce780_0, v0x1d96fd0_0, v0x1cf8720_0;
E_0x1de3740/0 .event edge, v0x1dcd990_0, v0x1de5c30_0, v0x1dcf640_0, v0x1de4390_0;
E_0x1de3740/1 .event edge, v0x1dcf3a0_0, v0x1dcf480_0, v0x1d96fd0_0, v0x1cf8720_0;
E_0x1de3740 .event/or E_0x1de3740/0, E_0x1de3740/1;
E_0x1de37d0 .event edge, v0x1dcda30_0, v0x1dcdb10_0, v0x1d96fd0_0, v0x1cf8720_0;
L_0x1e06dc0 .cmp/eq 5, v0x1dcd990_0, L_0x7f3ba0b371c8;
L_0x1e06eb0 .part v0x1dcf100_0, 0, 8;
S_0x1de3840 .scope module, "U_SHIFT" "zap_shift_shifter" 23 301, 24 12 0, S_0x1dda750;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "i_source"
    .port_info 1 /INPUT 8 "i_amount"
    .port_info 2 /INPUT 3 "i_shift_type"
    .port_info 3 /OUTPUT 32 "o_result"
    .port_info 4 /OUTPUT 1 "o_carry"
    .port_info 5 /OUTPUT 1 "o_rrx"
    .port_info 6 /OUTPUT 1 "o_use_old_carry"
P_0x1de3a30 .param/l "ASR" 0 14 4, C4<10>;
P_0x1de3a70 .param/l "LSL" 0 14 2, C4<00>;
P_0x1de3ab0 .param/l "LSR" 0 14 3, C4<01>;
P_0x1de3af0 .param/l "ROR" 0 14 5, C4<11>;
P_0x1de3b30 .param/l "RORI" 0 14 6, C4<100>;
P_0x1de3b70 .param/l "SHIFT_OPS" 0 24 14, +C4<00000000000000000000000000000101>;
v0x1de4000_0 .net "i_amount", 7 0, L_0x1e06eb0;  1 drivers
v0x1de4100_0 .net "i_shift_type", 2 0, v0x1dcf2c0_0;  alias, 1 drivers
v0x1de41f0_0 .net "i_source", 31 0, v0x1dcf480_0;  alias, 1 drivers
v0x1de42f0_0 .var "o_carry", 0 0;
v0x1de4390_0 .var "o_result", 31 0;
v0x1de44a0_0 .var "o_rrx", 0 0;
v0x1de4560_0 .var "o_use_old_carry", 0 0;
E_0x1de3ea0 .event edge, v0x1dcf480_0, v0x1dcf2c0_0, v0x1de4000_0, v0x1de4390_0;
S_0x1de4740 .scope function, "resolve_conflict" "resolve_conflict" 23 358, 23 358 0, S_0x1dda750;
 .timescale 0 0;
v0x1de4930_0 .var "index_from_issue", 32 0;
v0x1de4a10_0 .var "index_from_this_stage", 5 0;
v0x1de4af0_0 .var "resolve_conflict", 31 0;
v0x1de4bb0_0 .var "result_from_alu", 31 0;
v0x1de4c90_0 .var "value_from_issue", 31 0;
TD_zap_top.u_zap_shifter_main.resolve_conflict ;
    %load/vec4 v0x1de4930_0;
    %parti/s 1, 32, 7;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_47.311, 4;
    %load/vec4 v0x1de4930_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x1de4af0_0, 0, 32;
    %jmp T_47.312;
T_47.311 ;
    %load/vec4 v0x1de4a10_0;
    %load/vec4 v0x1de4930_0;
    %parti/s 6, 0, 2;
    %cmp/e;
    %jmp/0xz  T_47.313, 4;
    %load/vec4 v0x1de4bb0_0;
    %store/vec4 v0x1de4af0_0, 0, 32;
    %jmp T_47.314;
T_47.313 ;
    %load/vec4 v0x1de4c90_0;
    %store/vec4 v0x1de4af0_0, 0, 32;
T_47.314 ;
T_47.312 ;
    %end;
S_0x1de4dc0 .scope module, "u_zap_multiply" "zap_multiply" 23 152, 25 13 0, S_0x1dda750;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_clk"
    .port_info 1 /INPUT 1 "i_reset"
    .port_info 2 /INPUT 1 "i_clear"
    .port_info 3 /INPUT 1 "i_start"
    .port_info 4 /INPUT 32 "i_rm"
    .port_info 5 /INPUT 32 "i_rn"
    .port_info 6 /INPUT 32 "i_rs"
    .port_info 7 /OUTPUT 32 "o_rd"
    .port_info 8 /OUTPUT 1 "o_busy"
P_0x1de4f90 .param/l "IDLE" 0 25 40, +C4<00000000000000000000000000000000>;
P_0x1de4fd0 .param/l "S0" 0 25 42, +C4<00000000000000000000000000000010>;
P_0x1de5010 .param/l "S1" 0 25 43, +C4<00000000000000000000000000000011>;
P_0x1de5050 .param/l "S2" 0 25 44, +C4<00000000000000000000000000000100>;
P_0x1de5090 .param/l "S3" 0 25 45, +C4<00000000000000000000000000000101>;
P_0x1de50d0 .param/l "SX" 0 25 41, +C4<00000000000000000000000000000001>;
L_0x1e06970 .functor BUFZ 32, v0x1de5e80_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x1de55d0_0 .net "i_clear", 0 0, L_0x1e06d50;  1 drivers
v0x1de56b0_0 .net "i_clk", 0 0, o0x7f3ba0b808b8;  alias, 0 drivers
v0x1de5770_0 .net "i_reset", 0 0, o0x7f3ba0b80cd8;  alias, 0 drivers
v0x1de5840_0 .net "i_rm", 31 0, v0x1dcdb10_0;  alias, 1 drivers
v0x1de5910_0 .net "i_rn", 31 0, v0x1dcf100_0;  alias, 1 drivers
v0x1de5a00_0 .net "i_rs", 31 0, v0x1dcf480_0;  alias, 1 drivers
v0x1de5af0_0 .net "i_start", 0 0, L_0x1e06dc0;  1 drivers
v0x1de5b90_0 .var "o_busy", 0 0;
v0x1de5c30_0 .net "o_rd", 31 0, L_0x1e06970;  alias, 1 drivers
v0x1de5da0_0 .var "out_ff", 31 0;
v0x1de5e80_0 .var "out_nxt", 31 0;
v0x1de5f60_0 .var "prodhilo_ff", 15 0;
v0x1de6040_0 .var "prodhilo_nxt", 15 0;
v0x1de6120_0 .var "prodlohi_ff", 15 0;
v0x1de6200_0 .var "prodlohi_nxt", 15 0;
v0x1de62e0_0 .var "prodlolo_ff", 15 0;
v0x1de63c0_0 .var "prodlolo_nxt", 15 0;
v0x1de6570_0 .var "state_ff", 2 0;
v0x1de6610_0 .var "state_nxt", 2 0;
E_0x1de5430/0 .event edge, v0x1de62e0_0, v0x1de6120_0, v0x1de5f60_0, v0x1de6570_0;
E_0x1de5430/1 .event edge, v0x1de5da0_0, v0x1de5af0_0, v0x1dcdb10_0, v0x1dcf480_0;
E_0x1de5430/2 .event edge, v0x1dcf100_0;
E_0x1de5430 .event/or E_0x1de5430/0, E_0x1de5430/1, E_0x1de5430/2;
    .scope S_0x1dc0880;
T_48 ;
    %wait E_0x1bd68a0;
    %load/vec4 v0x1dc1920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc1f00_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dc1da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc1cd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc20b0_0, 0;
    %pushi/vec4 8, 0, 32;
    %assign/vec4 v0x1dc1e40_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x1dc12d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc1cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dc1da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc20b0_0, 0;
    %jmp T_48.3;
T_48.2 ;
    %load/vec4 v0x1dc1590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.4, 8;
    %jmp T_48.5;
T_48.4 ;
    %load/vec4 v0x1dc11a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc1cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dc1da0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc20b0_0, 0;
    %jmp T_48.7;
T_48.6 ;
    %load/vec4 v0x1dc1b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.8, 8;
    %jmp T_48.9;
T_48.8 ;
    %load/vec4 v0x1dc1af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.10, 8;
    %jmp T_48.11;
T_48.10 ;
    %load/vec4 v0x1dc1a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.12, 8;
    %jmp T_48.13;
T_48.12 ;
    %load/vec4 v0x1dc20b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc1f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dc1cd0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dc1da0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dc20b0_0, 0;
    %jmp T_48.15;
T_48.14 ;
    %load/vec4 v0x1dc1c30_0;
    %assign/vec4 v0x1dc1f00_0, 0;
    %load/vec4 v0x1dc1760_0;
    %assign/vec4 v0x1dc1da0_0, 0;
    %load/vec4 v0x1dc16c0_0;
    %assign/vec4 v0x1dc1cd0_0, 0;
    %load/vec4 v0x1dc16c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dc20b0_0, 0;
T_48.16 ;
    %load/vec4 v0x1dc1840_0;
    %load/vec4 v0x1dc14f0_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_48.18, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_48.19, 8;
T_48.18 ; End of true expr.
    %pushi/vec4 8, 0, 32;
    %jmp/0 T_48.19, 8;
 ; End of false expr.
    %blend;
T_48.19;
    %add;
    %assign/vec4 v0x1dc1e40_0, 0;
T_48.15 ;
T_48.13 ;
T_48.11 ;
T_48.9 ;
T_48.7 ;
T_48.5 ;
T_48.3 ;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x1da3920;
T_49 ;
    %wait E_0x1dab040;
    %load/vec4 v0x1db12e0_0;
    %store/vec4 v0x1db1890_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db1a10_0, 0, 1;
    %load/vec4 v0x1db1220_0;
    %pad/u 35;
    %store/vec4 v0x1db17b0_0, 0, 35;
    %load/vec4 v0x1db1220_0;
    %parti/s 12, 0, 2;
    %store/vec4 v0x1db1bb0_0, 0, 12;
    %load/vec4 v0x1db13f0_0;
    %store/vec4 v0x1db1950_0, 0, 1;
    %load/vec4 v0x1db1150_0;
    %store/vec4 v0x1db15a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db1660_0, 0, 1;
    %load/vec4 v0x1db1090_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0x1db12e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x1db1220_0;
    %parti/s 16, 0, 2;
    %dup/vec4;
    %pushi/vec4 53248, 4095, 16;
    %cmp/z;
    %jmp/1 T_49.2, 4;
    %dup/vec4;
    %pushi/vec4 57344, 2047, 16;
    %cmp/z;
    %jmp/1 T_49.3, 4;
    %dup/vec4;
    %pushi/vec4 61440, 4095, 16;
    %cmp/z;
    %jmp/1 T_49.4, 4;
    %dup/vec4;
    %pushi/vec4 18176, 120, 16;
    %cmp/z;
    %jmp/1 T_49.5, 4;
    %dup/vec4;
    %pushi/vec4 57088, 255, 16;
    %cmp/z;
    %jmp/1 T_49.6, 4;
    %dup/vec4;
    %pushi/vec4 0, 8191, 16;
    %cmp/z;
    %jmp/1 T_49.7, 4;
    %dup/vec4;
    %pushi/vec4 6144, 2047, 16;
    %cmp/z;
    %jmp/1 T_49.8, 4;
    %dup/vec4;
    %pushi/vec4 8192, 8191, 16;
    %cmp/z;
    %jmp/1 T_49.9, 4;
    %dup/vec4;
    %pushi/vec4 16384, 1023, 16;
    %cmp/z;
    %jmp/1 T_49.10, 4;
    %dup/vec4;
    %pushi/vec4 17408, 1023, 16;
    %cmp/z;
    %jmp/1 T_49.11, 4;
    %dup/vec4;
    %pushi/vec4 18432, 2047, 16;
    %cmp/z;
    %jmp/1 T_49.12, 4;
    %dup/vec4;
    %pushi/vec4 24576, 8191, 16;
    %cmp/z;
    %jmp/1 T_49.13, 4;
    %dup/vec4;
    %pushi/vec4 32768, 4095, 16;
    %cmp/z;
    %jmp/1 T_49.14, 4;
    %dup/vec4;
    %pushi/vec4 20480, 4095, 16;
    %cmp/z;
    %jmp/1 T_49.15, 4;
    %dup/vec4;
    %pushi/vec4 36864, 4095, 16;
    %cmp/z;
    %jmp/1 T_49.16, 4;
    %dup/vec4;
    %pushi/vec4 49152, 4095, 16;
    %cmp/z;
    %jmp/1 T_49.17, 4;
    %dup/vec4;
    %pushi/vec4 46080, 2559, 16;
    %cmp/z;
    %jmp/1 T_49.18, 4;
    %dup/vec4;
    %pushi/vec4 40960, 4095, 16;
    %cmp/z;
    %jmp/1 T_49.19, 4;
    %dup/vec4;
    %pushi/vec4 45056, 255, 16;
    %cmp/z;
    %jmp/1 T_49.20, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db1a10_0, 0, 1;
    %jmp T_49.22;
T_49.2 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_conditional_branch, S_0x1dac940;
    %join;
    %jmp T_49.22;
T_49.3 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_unconditional_branch, S_0x1db0db0;
    %join;
    %jmp T_49.22;
T_49.4 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_bl, S_0x1dac550;
    %join;
    %jmp T_49.22;
T_49.5 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_bx, S_0x1dac720;
    %join;
    %jmp T_49.22;
T_49.6 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_swi, S_0x1db0be0;
    %join;
    %jmp T_49.22;
T_49.7 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_shift, S_0x1db0300;
    %join;
    %jmp T_49.22;
T_49.8 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_add_sub_lo, S_0x1dab0b0;
    %join;
    %jmp T_49.22;
T_49.9 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_mcas_imm, S_0x1daeca0;
    %join;
    %jmp T_49.22;
T_49.10 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_alu_lo, S_0x1dabeb0;
    %join;
    %jmp T_49.22;
T_49.11 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_alu_hi, S_0x1dab820;
    %join;
    %jmp T_49.22;
T_49.12 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_pc_rel_load, S_0x1daf7c0;
    %join;
    %jmp T_49.22;
T_49.13 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_ldr_str_5bit_off, S_0x1dad650;
    %join;
    %jmp T_49.22;
T_49.14 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_ldrh_strh_5bit_off, S_0x1dadcf0;
    %join;
    %jmp T_49.22;
T_49.15 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_ldrh_strh_reg, S_0x1dae380;
    %join;
    %jmp T_49.22;
T_49.16 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_sp_rel_ldr_str, S_0x1db04d0;
    %join;
    %jmp T_49.22;
T_49.17 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_ldmia_stmia, S_0x1dad0b0;
    %join;
    %jmp T_49.22;
T_49.18 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_pop_push, S_0x1dafd60;
    %join;
    %jmp T_49.22;
T_49.19 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_get_addr, S_0x1dacb10;
    %join;
    %jmp T_49.22;
T_49.20 ;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode_thumb.decode_mod_sp, S_0x1daf300;
    %join;
    %jmp T_49.22;
T_49.22 ;
    %pop/vec4 1;
T_49.0 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0x1db1ea0;
T_50 ;
    %wait E_0x1db6c60;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9a10_0, 0, 1;
    %load/vec4 v0x1dba180_0;
    %store/vec4 v0x1dba260_0, 0, 3;
    %load/vec4 v0x1db9240_0;
    %store/vec4 v0x1db9ab0_0, 0, 35;
    %load/vec4 v0x1db9370_0;
    %store/vec4 v0x1db9b50_0, 0, 1;
    %load/vec4 v0x1dba180_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_50.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_50.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_50.4, 6;
    %jmp T_50.5;
T_50.0 ;
    %load/vec4 v0x1db9720_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1db9370_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.6, 8;
    %load/vec4 v0x1db8d20_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 8;
    %load/vec4 v0x1db8b40_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db9ab0_0, 0, 35;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db9ab0_0, 4, 4;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db9ab0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db9b50_0, 0, 1;
    %load/vec4 v0x1db9e00_0;
    %store/vec4 v0x1db9f80_0, 0, 16;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1dba260_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db9cc0_0, 0, 1;
    %load/vec4 v0x1db9410_0;
    %store/vec4 v0x1db9bf0_0, 0, 1;
    %load/vec4 v0x1db91a0_0;
    %store/vec4 v0x1db9a10_0, 0, 1;
    %jmp T_50.7;
T_50.6 ;
    %load/vec4 v0x1db9240_0;
    %parti/s 5, 23, 6;
    %pushi/vec4 2, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1db9240_0;
    %parti/s 2, 20, 6;
    %pushi/vec4 0, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1db9240_0;
    %parti/s 8, 4, 4;
    %pushi/vec4 9, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.8, 8;
    %load/vec4 v0x1db9410_0;
    %store/vec4 v0x1db9bf0_0, 0, 1;
    %load/vec4 v0x1db91a0_0;
    %store/vec4 v0x1db9a10_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1dba260_0, 0, 3;
    %load/vec4 v0x1db8d20_0;
    %concati/vec4 2, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x1db9240_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concati/vec4 1, 0, 1;
    %load/vec4 v0x1db9240_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 0, 0, 12;
    %pad/u 35;
    %store/vec4 v0x1db9ab0_0, 0, 35;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db9ab0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db9ab0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db9b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db9cc0_0, 0, 1;
    %jmp T_50.9;
T_50.8 ;
    %load/vec4 v0x1dba180_0;
    %store/vec4 v0x1dba260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9cc0_0, 0, 1;
    %load/vec4 v0x1db9240_0;
    %store/vec4 v0x1db9ab0_0, 0, 35;
    %load/vec4 v0x1db9370_0;
    %store/vec4 v0x1db9b50_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1db9f80_0, 0, 16;
    %load/vec4 v0x1db9410_0;
    %store/vec4 v0x1db9bf0_0, 0, 1;
    %load/vec4 v0x1db91a0_0;
    %store/vec4 v0x1db9a10_0, 0, 1;
T_50.9 ;
T_50.7 ;
    %jmp T_50.5;
T_50.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db9cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db9b50_0, 0, 1;
    %load/vec4 v0x1db8d20_0;
    %concati/vec4 2, 0, 3;
    %concati/vec4 1, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x1db9240_0;
    %parti/s 1, 22, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 1;
    %load/vec4 v0x1db9240_0;
    %parti/s 4, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1db9240_0;
    %parti/s 4, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 35;
    %store/vec4 v0x1db9ab0_0, 0, 35;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1dba260_0, 0, 3;
    %jmp T_50.5;
T_50.2 ;
    %fork t_51, S_0x1db6d20;
    %jmp t_50;
    .scope S_0x1db6d20;
t_51 ;
    %load/vec4 v0x1db9240_0;
    %parti/s 4, 12, 5;
    %store/vec4 v0x1db6f10_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db9b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9a10_0, 0, 1;
    %load/vec4 v0x1db8d20_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %concati/vec4 0, 0, 1;
    %concati/vec4 0, 0, 4;
    %load/vec4 v0x1db6f10_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 12;
    %pad/u 35;
    %store/vec4 v0x1db9ab0_0, 0, 35;
    %pushi/vec4 25, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db9ab0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db9ab0_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1dba260_0, 0, 3;
    %end;
    .scope S_0x1db1ea0;
t_50 %join;
    %jmp T_50.5;
T_50.3 ;
    %fork t_53, S_0x1db8130;
    %jmp t_52;
    .scope S_0x1db8130;
t_53 ;
    %load/vec4 v0x1db9ea0_0;
    %load/vec4 v0x1db9860_0;
    %store/vec4 v0x1db89c0_0, 0, 1;
    %store/vec4 v0x1db88c0_0, 0, 16;
    %fork TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.pri_enc, S_0x1db83b0;
    %join;
    %load/vec4  v0x1db8a80_0;
    %store/vec4 v0x1db82b0_0, 0, 4;
    %load/vec4 v0x1db9ea0_0;
    %pushi/vec4 1, 0, 16;
    %ix/getv 4, v0x1db82b0_0;
    %shiftl 4;
    %inv;
    %and;
    %store/vec4 v0x1db9f80_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9a10_0, 0, 1;
    %load/vec4 v0x1db9240_0;
    %load/vec4 v0x1db82b0_0;
    %load/vec4 v0x1db9ea0_0;
    %store/vec4 v0x1db78a0_0, 0, 16;
    %store/vec4 v0x1db75a0_0, 0, 4;
    %store/vec4 v0x1db7770_0, 0, 32;
    %fork TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.map, S_0x1db7200;
    %join;
    %load/vec4  v0x1db7a40_0;
    %pad/u 35;
    %store/vec4 v0x1db9ab0_0, 0, 35;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db9b50_0, 0, 1;
    %load/vec4 v0x1db9ea0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_50.10, 4;
    %load/vec4 v0x1db9240_0;
    %parti/s 1, 15, 5;
    %load/vec4 v0x1db9860_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db9cc0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1dba260_0, 0, 3;
    %jmp T_50.13;
T_50.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9cc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1dba260_0, 0, 3;
T_50.13 ;
    %jmp T_50.11;
T_50.10 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1dba260_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db9cc0_0, 0, 1;
T_50.11 ;
    %end;
    .scope S_0x1db1ea0;
t_52 %join;
    %jmp T_50.5;
T_50.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1dba260_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9cc0_0, 0, 1;
    %load/vec4 v0x1db8d20_0;
    %concati/vec4 0, 0, 2;
    %concati/vec4 0, 0, 1;
    %concati/vec4 13, 0, 4;
    %load/vec4 v0x1dba020_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 4;
    %concati/vec4 15, 0, 4;
    %concati/vec4 0, 0, 8;
    %concati/vec4 0, 0, 4;
    %pad/u 35;
    %store/vec4 v0x1db9ab0_0, 0, 35;
    %pushi/vec4 26, 0, 5;
    %split/vec4 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db9ab0_0, 4, 4;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1db9ab0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1db9b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1db9a10_0, 0, 1;
    %jmp T_50.5;
T_50.5 ;
    %pop/vec4 1;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x1db1ea0;
T_51 ;
    %wait E_0x1bd68a0;
    %load/vec4 v0x1db95b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %fork TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x1db7010;
    %join;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x1db8ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.2, 8;
    %fork TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x1db7010;
    %join;
    %jmp T_51.3;
T_51.2 ;
    %load/vec4 v0x1db90b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.4, 8;
    %jmp T_51.5;
T_51.4 ;
    %load/vec4 v0x1db8de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.6, 8;
    %fork TD_zap_top.u_zap_decode_main.u_zap_mem_fsm.clear, S_0x1db7010;
    %join;
    %jmp T_51.7;
T_51.6 ;
    %load/vec4 v0x1db9650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.8, 8;
    %jmp T_51.9;
T_51.8 ;
    %load/vec4 v0x1db94e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.10, 8;
    %jmp T_51.11;
T_51.10 ;
    %load/vec4 v0x1dba260_0;
    %assign/vec4 v0x1dba180_0, 0;
    %load/vec4 v0x1db9f80_0;
    %assign/vec4 v0x1db9ea0_0, 0;
T_51.11 ;
T_51.9 ;
T_51.7 ;
T_51.5 ;
T_51.3 ;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0x1b033d0;
T_52 ;
    %wait E_0x1b66310;
    %load/vec4 v0x1b494c0_0;
    %store/vec4 v0x1b59d70_0, 0, 35;
    %load/vec4 v0x1b86ed0_0;
    %store/vec4 v0x1b59e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b59fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b912f0_0, 0, 1;
    %load/vec4 v0x1b86f70_0;
    %store/vec4 v0x1b59f10_0, 0, 1;
    %load/vec4 v0x1b49420_0;
    %store/vec4 v0x1b59cb0_0, 0, 1;
    %load/vec4 v0x1b86ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %load/vec4 v0x1b91250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %jmp T_52.4;
T_52.2 ;
    %load/vec4 v0x1b494c0_0;
    %parti/s 3, 25, 6;
    %pushi/vec4 5, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1b494c0_0;
    %parti/s 1, 24, 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b912f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b59fd0_0, 0, 1;
    %load/vec4 v0x1b492e0_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_52.7, 4;
    %load/vec4 v0x1b494c0_0;
    %parti/s 4, 28, 6;
    %concati/vec4 38789124, 0, 28;
    %pad/u 35;
    %store/vec4 v0x1b59d70_0, 0, 35;
    %jmp T_52.8;
T_52.7 ;
    %load/vec4 v0x1b494c0_0;
    %parti/s 4, 28, 6;
    %concati/vec4 38789121, 0, 28;
    %pad/u 35;
    %store/vec4 v0x1b59d70_0, 0, 35;
T_52.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1b59e50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b59f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b59cb0_0, 0, 1;
T_52.5 ;
    %jmp T_52.4;
T_52.3 ;
    %load/vec4 v0x1b494c0_0;
    %pushi/vec4 4292870143, 0, 32;
    %concati/vec4 7, 0, 3;
    %and;
    %store/vec4 v0x1b59d70_0, 0, 35;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b912f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b59fd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b59f10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1b59cb0_0, 0, 1;
    %jmp T_52.4;
T_52.4 ;
    %pop/vec4 1;
T_52.0 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x1b033d0;
T_53 ;
    %wait E_0x1bd68a0;
    %load/vec4 v0x1b87030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b91250_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x1a74270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b91250_0, 0;
    %jmp T_53.3;
T_53.2 ;
    %load/vec4 v0x1b0b9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b91250_0, 0;
    %jmp T_53.5;
T_53.4 ;
    %load/vec4 v0x1b87170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.6, 8;
    %load/vec4 v0x1b91250_0;
    %assign/vec4 v0x1b91250_0, 0;
    %jmp T_53.7;
T_53.6 ;
    %load/vec4 v0x1b870d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.8, 8;
    %load/vec4 v0x1b91250_0;
    %assign/vec4 v0x1b91250_0, 0;
    %jmp T_53.9;
T_53.8 ;
    %load/vec4 v0x1b912f0_0;
    %assign/vec4 v0x1b91250_0, 0;
T_53.9 ;
T_53.7 ;
T_53.5 ;
T_53.3 ;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0x1bbbad0;
T_54 ;
    %wait E_0x19e0490;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0x1da26e0_0, 0, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1da2810_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1da2620_0, 0, 33;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1da2550_0, 0, 5;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1da3370_0, 0, 33;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1da32d0_0, 0, 3;
    %pushi/vec4 0, 0, 33;
    %store/vec4 v0x1da3120_0, 0, 33;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da28f0_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1da2d40_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da29b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da2e20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da2ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da2a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da2fa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da2bc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da2c80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da3060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da2ee0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da3510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1da3450_0, 0, 1;
    %load/vec4 v0x1da2480_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v0x1da2370_0;
    %parti/s 32, 0, 2;
    %dup/vec4;
    %pushi/vec4 33554432, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_54.2, 4;
    %dup/vec4;
    %pushi/vec4 16, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_54.3, 4;
    %dup/vec4;
    %pushi/vec4 0, 4060086255, 32;
    %cmp/z;
    %jmp/1 T_54.4, 4;
    %dup/vec4;
    %pushi/vec4 167772160, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_54.5, 4;
    %dup/vec4;
    %pushi/vec4 17760256, 4030791679, 32;
    %cmp/z;
    %jmp/1 T_54.6, 4;
    %dup/vec4;
    %pushi/vec4 18935808, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_54.7, 4;
    %dup/vec4;
    %pushi/vec4 52490240, 4031713279, 32;
    %cmp/z;
    %jmp/1 T_54.8, 4;
    %dup/vec4;
    %pushi/vec4 100663296, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_54.9, 4;
    %dup/vec4;
    %pushi/vec4 67108864, 4060086271, 32;
    %cmp/z;
    %jmp/1 T_54.10, 4;
    %dup/vec4;
    %pushi/vec4 11534352, 4160811023, 32;
    %cmp/z;
    %jmp/1 T_54.11, 4;
    %dup/vec4;
    %pushi/vec4 19922704, 4026531855, 32;
    %cmp/z;
    %jmp/1 T_54.12, 4;
    %dup/vec4;
    %pushi/vec4 144, 4030725903, 32;
    %cmp/z;
    %jmp/1 T_54.13, 4;
    %dup/vec4;
    %pushi/vec4 144, 4060086127, 32;
    %cmp/z;
    %jmp/1 T_54.14, 4;
    %dup/vec4;
    %pushi/vec4 251658240, 4043309055, 32;
    %cmp/z;
    %jmp/1 T_54.15, 4;
    %dup/vec4;
    %pushi/vec4 234884880, 4042256623, 32;
    %cmp/z;
    %jmp/1 T_54.16, 4;
    %dup/vec4;
    %pushi/vec4 235933456, 4042256623, 32;
    %cmp/z;
    %jmp/1 T_54.17, 4;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1da1a00_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_und, S_0x1da1830;
    %join;
    %jmp T_54.19;
T_54.2 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1d9eff0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x1d9ee20;
    %join;
    %jmp T_54.19;
T_54.3 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1d9eff0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x1d9ee20;
    %join;
    %jmp T_54.19;
T_54.4 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1d9eff0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_data_processing, S_0x1d9ee20;
    %join;
    %jmp T_54.19;
T_54.5 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1d94ec0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_branch, S_0x1d9e2e0;
    %join;
    %jmp T_54.19;
T_54.6 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1da0b30_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_mrs, S_0x1da08d0;
    %join;
    %jmp T_54.19;
T_54.7 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1da0db0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0x1da0c30;
    %join;
    %jmp T_54.19;
T_54.8 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1da0db0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_msr, S_0x1da0c30;
    %join;
    %jmp T_54.19;
T_54.9 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1d9fa00_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0x1d9f660;
    %join;
    %jmp T_54.19;
T_54.10 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1d9fa00_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_ls, S_0x1d9f660;
    %join;
    %jmp T_54.19;
T_54.11 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1d9ed80_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_clz, S_0x1d9e940;
    %join;
    %jmp T_54.19;
T_54.12 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1d9e8a0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_bx, S_0x1d9e460;
    %join;
    %jmp T_54.19;
T_54.13 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1da1270_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_mult, S_0x1da0eb0;
    %join;
    %jmp T_54.19;
T_54.14 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1d9f5c0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_halfword_ls, S_0x1d9f090;
    %join;
    %jmp T_54.19;
T_54.15 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1da1730_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_swi, S_0x1da1370;
    %join;
    %jmp T_54.19;
T_54.16 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1da0040_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_mcr, S_0x1d9faa0;
    %join;
    %jmp T_54.19;
T_54.17 ;
    %load/vec4 v0x1da2370_0;
    %store/vec4 v0x1da07d0_0, 0, 35;
    %fork TD_zap_top.u_zap_decode_main.u_zap_decode.decode_mrc, S_0x1da0140;
    %join;
    %jmp T_54.19;
T_54.19 ;
    %pop/vec4 1;
T_54.0 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x1d77750;
T_55 ;
    %wait E_0x1ba12e0;
    %load/vec4 v0x1dbce30_0;
    %parti/s 4, 24, 6;
    %and/r;
    %store/vec4 v0x1dbfc70_0, 0, 1;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x1d77750;
T_56 ;
    %wait E_0x1bd68a0;
    %load/vec4 v0x1dbd0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %fork TD_zap_top.u_zap_decode_main.clear, S_0x1a48900;
    %join;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x1dbca60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.2, 8;
    %fork TD_zap_top.u_zap_decode_main.clear, S_0x1a48900;
    %join;
    %jmp T_56.3;
T_56.2 ;
    %load/vec4 v0x1dbccf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.4, 8;
    %jmp T_56.5;
T_56.4 ;
    %load/vec4 v0x1dbc9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.6, 8;
    %fork TD_zap_top.u_zap_decode_main.clear, S_0x1a48900;
    %join;
    %jmp T_56.7;
T_56.6 ;
    %load/vec4 v0x1dbd280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.8, 8;
    %jmp T_56.9;
T_56.8 ;
    %load/vec4 v0x1dbd1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.10, 8;
    %jmp T_56.11;
T_56.10 ;
    %load/vec4 v0x1dbe6d0_0;
    %load/vec4 v0x1dbcc30_0;
    %parti/s 1, 7, 4;
    %nor/r;
    %and;
    %assign/vec4 v0x1dbe630_0, 0;
    %load/vec4 v0x1dbc6e0_0;
    %load/vec4 v0x1dbcc30_0;
    %parti/s 1, 6, 4;
    %nor/r;
    %and;
    %assign/vec4 v0x1dbc620_0, 0;
    %load/vec4 v0x1dbfc70_0;
    %assign/vec4 v0x1dbfbb0_0, 0;
    %load/vec4 v0x1dbd910_0;
    %assign/vec4 v0x1dbd870_0, 0;
    %load/vec4 v0x1dc0000_0;
    %load/vec4 v0x1dbfe90_0;
    %or;
    %load/vec4 v0x1dbced0_0;
    %and;
    %assign/vec4 v0x1dbff60_0, 0;
    %load/vec4 v0x1dbddf0_0;
    %assign/vec4 v0x1dbdd10_0, 0;
    %load/vec4 v0x1dbdf70_0;
    %assign/vec4 v0x1dbdeb0_0, 0;
    %load/vec4 v0x1dbdc30_0;
    %assign/vec4 v0x1dbdb70_0, 0;
    %load/vec4 v0x1dbdab0_0;
    %assign/vec4 v0x1dbd9d0_0, 0;
    %load/vec4 v0x1dbfa10_0;
    %assign/vec4 v0x1dbf930_0, 0;
    %load/vec4 v0x1dbf840_0;
    %assign/vec4 v0x1dbf760_0, 0;
    %load/vec4 v0x1dbf680_0;
    %assign/vec4 v0x1dbf5a0_0, 0;
    %load/vec4 v0x1dbe420_0;
    %assign/vec4 v0x1dbc780_0, 0;
    %load/vec4 v0x1dbee20_0;
    %assign/vec4 v0x1dbed60_0, 0;
    %load/vec4 v0x1dbe840_0;
    %assign/vec4 v0x1dbe7a0_0, 0;
    %load/vec4 v0x1dbefc0_0;
    %assign/vec4 v0x1dbef00_0, 0;
    %load/vec4 v0x1dbe9b0_0;
    %assign/vec4 v0x1dbe910_0, 0;
    %load/vec4 v0x1dbf2a0_0;
    %assign/vec4 v0x1dbf200_0, 0;
    %load/vec4 v0x1dbeb20_0;
    %assign/vec4 v0x1dbea80_0, 0;
    %load/vec4 v0x1dbec90_0;
    %assign/vec4 v0x1dbebf0_0, 0;
    %load/vec4 v0x1dbf410_0;
    %assign/vec4 v0x1dbf370_0, 0;
    %load/vec4 v0x1dbf130_0;
    %assign/vec4 v0x1dbf090_0, 0;
    %load/vec4 v0x1dbd010_0;
    %assign/vec4 v0x1dbf4e0_0, 0;
    %load/vec4 v0x1dbfdf0_0;
    %assign/vec4 v0x1dbfd30_0, 0;
    %load/vec4 v0x1dbe560_0;
    %assign/vec4 v0x1dbe4c0_0, 0;
T_56.11 ;
T_56.9 ;
T_56.7 ;
T_56.5 ;
T_56.3 ;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x1d77750;
T_57 ;
    %wait E_0x1ba1500;
    %load/vec4 v0x1dbc4e0_0;
    %load/vec4 v0x1dbd370_0;
    %or;
    %store/vec4 v0x1dbfaf0_0, 0, 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0x1dc2370;
T_58 ;
    %wait E_0x1dc8ab0;
    %load/vec4 v0x1dcfb30_0;
    %load/vec4 v0x1dcd7b0_0;
    %or;
    %store/vec4 v0x1dcd850_0, 0, 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0x1dc2370;
T_59 ;
    %wait E_0x1bd68a0;
    %load/vec4 v0x1dcce90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1dcdcd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dcddb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1dcd990_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1dcf2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcdf50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dce6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcc8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcea40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcc980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dceb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcde90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcd8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcf8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dcebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcf640_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1dcda30_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1dcf3a0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1dcf020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dcdb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dcf480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dcf100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dce780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcf9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcfa70_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x1dcb9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %jmp T_59.3;
T_59.2 ;
    %load/vec4 v0x1dcb710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.4, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1dcdcd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dcddb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1dcd990_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1dcf2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcdf50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dce6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcc8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcea40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcc980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dceb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcde90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcd8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcf8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dcebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcf640_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1dcda30_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1dcf3a0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1dcf020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dcdb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dcf480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dcf100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dce780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcf9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcfa70_0, 0;
    %jmp T_59.5;
T_59.4 ;
    %load/vec4 v0x1dcd410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.6, 8;
    %jmp T_59.7;
T_59.6 ;
    %load/vec4 v0x1dcd850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.8, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1dcdcd0_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dcddb0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1dcd990_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1dcf2c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcdf50_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dce6e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcc8c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcea40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcc980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dceb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce980_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce0d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcde90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcd8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcf8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dcebc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcf640_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1dcda30_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1dcf3a0_0, 0;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x1dcf020_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dcdb10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dcf480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dcf100_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dce780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcf9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dce010_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dcfa70_0, 0;
    %jmp T_59.9;
T_59.8 ;
    %load/vec4 v0x1dcb8f0_0;
    %assign/vec4 v0x1dcdcd0_0, 0;
    %load/vec4 v0x1dcba60_0;
    %assign/vec4 v0x1dcddb0_0, 0;
    %load/vec4 v0x1dcb4e0_0;
    %assign/vec4 v0x1dcd990_0, 0;
    %load/vec4 v0x1dcd000_0;
    %assign/vec4 v0x1dcf2c0_0, 0;
    %load/vec4 v0x1dcbce0_0;
    %assign/vec4 v0x1dcdf50_0, 0;
    %load/vec4 v0x1dcc230_0;
    %assign/vec4 v0x1dce6e0_0, 0;
    %load/vec4 v0x1dcbef0_0;
    %assign/vec4 v0x1dce190_0, 0;
    %load/vec4 v0x1dcc300_0;
    %assign/vec4 v0x1dce8c0_0, 0;
    %load/vec4 v0x1dcbfc0_0;
    %assign/vec4 v0x1dcc8c0_0, 0;
    %load/vec4 v0x1dcc4a0_0;
    %assign/vec4 v0x1dcea40_0, 0;
    %load/vec4 v0x1dcc090_0;
    %assign/vec4 v0x1dcc980_0, 0;
    %load/vec4 v0x1dcc160_0;
    %assign/vec4 v0x1dce640_0, 0;
    %load/vec4 v0x1dcc570_0;
    %assign/vec4 v0x1dceb00_0, 0;
    %load/vec4 v0x1dcc3d0_0;
    %assign/vec4 v0x1dce980_0, 0;
    %load/vec4 v0x1dcbe20_0;
    %assign/vec4 v0x1dce0d0_0, 0;
    %load/vec4 v0x1dcbb30_0;
    %assign/vec4 v0x1dcde90_0, 0;
    %load/vec4 v0x1dcadf0_0;
    %assign/vec4 v0x1dcd8f0_0, 0;
    %load/vec4 v0x1dcd540_0;
    %assign/vec4 v0x1dcf8f0_0, 0;
    %load/vec4 v0x1dccb70_0;
    %assign/vec4 v0x1dcebc0_0, 0;
    %load/vec4 v0x1dcf700_0;
    %assign/vec4 v0x1dcf640_0, 0;
    %load/vec4 v0x1dcb640_0;
    %assign/vec4 v0x1dcda30_0, 0;
    %load/vec4 v0x1dcd0d0_0;
    %assign/vec4 v0x1dcf3a0_0, 0;
    %load/vec4 v0x1dccf30_0;
    %assign/vec4 v0x1dcf020_0, 0;
    %load/vec4 v0x1dcdbf0_0;
    %assign/vec4 v0x1dcdb10_0, 0;
    %load/vec4 v0x1dcf560_0;
    %assign/vec4 v0x1dcf480_0, 0;
    %load/vec4 v0x1dcf1e0_0;
    %assign/vec4 v0x1dcf100_0, 0;
    %load/vec4 v0x1dce820_0;
    %assign/vec4 v0x1dce780_0, 0;
    %load/vec4 v0x1dcd610_0;
    %assign/vec4 v0x1dcf9b0_0, 0;
    %load/vec4 v0x1dcbd80_0;
    %assign/vec4 v0x1dce010_0, 0;
    %load/vec4 v0x1dcd6e0_0;
    %assign/vec4 v0x1dcfa70_0, 0;
T_59.9 ;
T_59.7 ;
T_59.5 ;
T_59.3 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x1dc2370;
T_60 ;
    %wait E_0x1dc89a0;
    %load/vec4 v0x1dcb640_0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x1dcd1a0_0;
    %pad/u 33;
    %load/vec4 v0x1dcafb0_0;
    %load/vec4 v0x1dcb270_0;
    %load/vec4 v0x1dcb180_0;
    %load/vec4 v0x1dcb0b0_0;
    %load/vec4 v0x1dcaee0_0;
    %load/vec4 v0x1dcc6e0_0;
    %load/vec4 v0x1dcc640_0;
    %load/vec4 v0x1dcbbd0_0;
    %load/vec4 v0x1dcc820_0;
    %load/vec4 v0x1dccc10_0;
    %load/vec4 v0x1dcccb0_0;
    %load/vec4 v0x1dccd50_0;
    %load/vec4 v0x1dccdf0_0;
    %store/vec4 v0x1dca4f0_0, 0, 32;
    %store/vec4 v0x1dca410_0, 0, 32;
    %store/vec4 v0x1dca330_0, 0, 32;
    %store/vec4 v0x1dca250_0, 0, 32;
    %store/vec4 v0x1dca0b0_0, 0, 1;
    %store/vec4 v0x1dca170_0, 0, 6;
    %store/vec4 v0x1dc9e80_0, 0, 1;
    %store/vec4 v0x1dc9f40_0, 0, 6;
    %store/vec4 v0x1dc9a30_0, 0, 1;
    %store/vec4 v0x1dc9b90_0, 0, 6;
    %store/vec4 v0x1dc9cc0_0, 0, 32;
    %store/vec4 v0x1dc9da0_0, 0, 32;
    %store/vec4 v0x1dc9ad0_0, 0, 1;
    %store/vec4 v0x1dca5d0_0, 0, 33;
    %store/vec4 v0x1dca860_0, 0, 2;
    %store/vec4 v0x1dca6b0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.get_register_value, S_0x1dc96d0;
    %join;
    %load/vec4  v0x1dc9950_0;
    %store/vec4 v0x1dcdbf0_0, 0, 32;
    %load/vec4 v0x1dcd0d0_0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x1dcd1a0_0;
    %pad/u 33;
    %load/vec4 v0x1dcafb0_0;
    %load/vec4 v0x1dcb270_0;
    %load/vec4 v0x1dcb180_0;
    %load/vec4 v0x1dcb0b0_0;
    %load/vec4 v0x1dcaee0_0;
    %load/vec4 v0x1dcc6e0_0;
    %load/vec4 v0x1dcc640_0;
    %load/vec4 v0x1dcbbd0_0;
    %load/vec4 v0x1dcc820_0;
    %load/vec4 v0x1dccc10_0;
    %load/vec4 v0x1dcccb0_0;
    %load/vec4 v0x1dccd50_0;
    %load/vec4 v0x1dccdf0_0;
    %store/vec4 v0x1dca4f0_0, 0, 32;
    %store/vec4 v0x1dca410_0, 0, 32;
    %store/vec4 v0x1dca330_0, 0, 32;
    %store/vec4 v0x1dca250_0, 0, 32;
    %store/vec4 v0x1dca0b0_0, 0, 1;
    %store/vec4 v0x1dca170_0, 0, 6;
    %store/vec4 v0x1dc9e80_0, 0, 1;
    %store/vec4 v0x1dc9f40_0, 0, 6;
    %store/vec4 v0x1dc9a30_0, 0, 1;
    %store/vec4 v0x1dc9b90_0, 0, 6;
    %store/vec4 v0x1dc9cc0_0, 0, 32;
    %store/vec4 v0x1dc9da0_0, 0, 32;
    %store/vec4 v0x1dc9ad0_0, 0, 1;
    %store/vec4 v0x1dca5d0_0, 0, 33;
    %store/vec4 v0x1dca860_0, 0, 2;
    %store/vec4 v0x1dca6b0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.get_register_value, S_0x1dc96d0;
    %join;
    %load/vec4  v0x1dc9950_0;
    %store/vec4 v0x1dcf560_0, 0, 32;
    %load/vec4 v0x1dccf30_0;
    %pushi/vec4 2, 0, 2;
    %load/vec4 v0x1dcd1a0_0;
    %pad/u 33;
    %load/vec4 v0x1dcafb0_0;
    %load/vec4 v0x1dcb270_0;
    %load/vec4 v0x1dcb180_0;
    %load/vec4 v0x1dcb0b0_0;
    %load/vec4 v0x1dcaee0_0;
    %load/vec4 v0x1dcc6e0_0;
    %load/vec4 v0x1dcc640_0;
    %load/vec4 v0x1dcbbd0_0;
    %load/vec4 v0x1dcc820_0;
    %load/vec4 v0x1dccc10_0;
    %load/vec4 v0x1dcccb0_0;
    %load/vec4 v0x1dccd50_0;
    %load/vec4 v0x1dccdf0_0;
    %store/vec4 v0x1dca4f0_0, 0, 32;
    %store/vec4 v0x1dca410_0, 0, 32;
    %store/vec4 v0x1dca330_0, 0, 32;
    %store/vec4 v0x1dca250_0, 0, 32;
    %store/vec4 v0x1dca0b0_0, 0, 1;
    %store/vec4 v0x1dca170_0, 0, 6;
    %store/vec4 v0x1dc9e80_0, 0, 1;
    %store/vec4 v0x1dc9f40_0, 0, 6;
    %store/vec4 v0x1dc9a30_0, 0, 1;
    %store/vec4 v0x1dc9b90_0, 0, 6;
    %store/vec4 v0x1dc9cc0_0, 0, 32;
    %store/vec4 v0x1dc9da0_0, 0, 32;
    %store/vec4 v0x1dc9ad0_0, 0, 1;
    %store/vec4 v0x1dca5d0_0, 0, 33;
    %store/vec4 v0x1dca860_0, 0, 2;
    %store/vec4 v0x1dca6b0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.get_register_value, S_0x1dc96d0;
    %join;
    %load/vec4  v0x1dc9950_0;
    %store/vec4 v0x1dcf1e0_0, 0, 32;
    %load/vec4 v0x1dcc230_0;
    %pad/u 33;
    %pushi/vec4 3, 0, 2;
    %load/vec4 v0x1dcd1a0_0;
    %pad/u 33;
    %load/vec4 v0x1dcafb0_0;
    %load/vec4 v0x1dcb270_0;
    %load/vec4 v0x1dcb180_0;
    %load/vec4 v0x1dcb0b0_0;
    %load/vec4 v0x1dcaee0_0;
    %load/vec4 v0x1dcc6e0_0;
    %load/vec4 v0x1dcc640_0;
    %load/vec4 v0x1dcbbd0_0;
    %load/vec4 v0x1dcc820_0;
    %load/vec4 v0x1dccc10_0;
    %load/vec4 v0x1dcccb0_0;
    %load/vec4 v0x1dccd50_0;
    %load/vec4 v0x1dccdf0_0;
    %store/vec4 v0x1dca4f0_0, 0, 32;
    %store/vec4 v0x1dca410_0, 0, 32;
    %store/vec4 v0x1dca330_0, 0, 32;
    %store/vec4 v0x1dca250_0, 0, 32;
    %store/vec4 v0x1dca0b0_0, 0, 1;
    %store/vec4 v0x1dca170_0, 0, 6;
    %store/vec4 v0x1dc9e80_0, 0, 1;
    %store/vec4 v0x1dc9f40_0, 0, 6;
    %store/vec4 v0x1dc9a30_0, 0, 1;
    %store/vec4 v0x1dc9b90_0, 0, 6;
    %store/vec4 v0x1dc9cc0_0, 0, 32;
    %store/vec4 v0x1dc9da0_0, 0, 32;
    %store/vec4 v0x1dc9ad0_0, 0, 1;
    %store/vec4 v0x1dca5d0_0, 0, 33;
    %store/vec4 v0x1dca860_0, 0, 2;
    %store/vec4 v0x1dca6b0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.get_register_value, S_0x1dc96d0;
    %join;
    %load/vec4  v0x1dc9950_0;
    %store/vec4 v0x1dce820_0, 0, 32;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_0x1dc2370;
T_61 ;
    %wait E_0x1dc8930;
    %load/vec4 v0x1dcb640_0;
    %pad/u 6;
    %store/vec4 v0x1dceca0_0, 0, 6;
    %load/vec4 v0x1dcd0d0_0;
    %pad/u 6;
    %store/vec4 v0x1dced80_0, 0, 6;
    %load/vec4 v0x1dccf30_0;
    %pad/u 6;
    %store/vec4 v0x1dcee60_0, 0, 6;
    %load/vec4 v0x1dcc230_0;
    %store/vec4 v0x1dcef40_0, 0, 6;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0x1dc2370;
T_62 ;
    %wait E_0x1dc88d0;
    %load/vec4 v0x1dcd850_0;
    %store/vec4 v0x1dcf7c0_0, 0, 1;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_0x1dc2370;
T_63 ;
    %wait E_0x1dc8810;
    %load/vec4 v0x1dcb640_0;
    %load/vec4 v0x1dce6e0_0;
    %load/vec4 v0x1dcdcd0_0;
    %load/vec4 v0x1dce190_0;
    %load/vec4 v0x1dcd340_0;
    %load/vec4 v0x1dcafb0_0;
    %load/vec4 v0x1dcd270_0;
    %load/vec4 v0x1dcb410_0;
    %load/vec4 v0x1dcaee0_0;
    %load/vec4 v0x1dcb340_0;
    %store/vec4 v0x1dc8f50_0, 0, 1;
    %store/vec4 v0x1dc8dc0_0, 0, 1;
    %store/vec4 v0x1dc9010_0, 0, 6;
    %store/vec4 v0x1dc9140_0, 0, 1;
    %store/vec4 v0x1dc8e80_0, 0, 1;
    %store/vec4 v0x1dc9200_0, 0, 6;
    %store/vec4 v0x1dc9530_0, 0, 1;
    %store/vec4 v0x1dc93c0_0, 0, 4;
    %store/vec4 v0x1dc95f0_0, 0, 6;
    %store/vec4 v0x1dc92e0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.determine_load_lock, S_0x1dc8af0;
    %join;
    %load/vec4  v0x1dc8ce0_0;
    %load/vec4 v0x1dcd0d0_0;
    %load/vec4 v0x1dce6e0_0;
    %load/vec4 v0x1dcdcd0_0;
    %load/vec4 v0x1dce190_0;
    %load/vec4 v0x1dcd340_0;
    %load/vec4 v0x1dcafb0_0;
    %load/vec4 v0x1dcd270_0;
    %load/vec4 v0x1dcb410_0;
    %load/vec4 v0x1dcaee0_0;
    %load/vec4 v0x1dcb340_0;
    %store/vec4 v0x1dc8f50_0, 0, 1;
    %store/vec4 v0x1dc8dc0_0, 0, 1;
    %store/vec4 v0x1dc9010_0, 0, 6;
    %store/vec4 v0x1dc9140_0, 0, 1;
    %store/vec4 v0x1dc8e80_0, 0, 1;
    %store/vec4 v0x1dc9200_0, 0, 6;
    %store/vec4 v0x1dc9530_0, 0, 1;
    %store/vec4 v0x1dc93c0_0, 0, 4;
    %store/vec4 v0x1dc95f0_0, 0, 6;
    %store/vec4 v0x1dc92e0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.determine_load_lock, S_0x1dc8af0;
    %join;
    %load/vec4  v0x1dc8ce0_0;
    %or;
    %load/vec4 v0x1dccf30_0;
    %load/vec4 v0x1dce6e0_0;
    %load/vec4 v0x1dcdcd0_0;
    %load/vec4 v0x1dce190_0;
    %load/vec4 v0x1dcd340_0;
    %load/vec4 v0x1dcafb0_0;
    %load/vec4 v0x1dcd270_0;
    %load/vec4 v0x1dcb410_0;
    %load/vec4 v0x1dcaee0_0;
    %load/vec4 v0x1dcb340_0;
    %store/vec4 v0x1dc8f50_0, 0, 1;
    %store/vec4 v0x1dc8dc0_0, 0, 1;
    %store/vec4 v0x1dc9010_0, 0, 6;
    %store/vec4 v0x1dc9140_0, 0, 1;
    %store/vec4 v0x1dc8e80_0, 0, 1;
    %store/vec4 v0x1dc9200_0, 0, 6;
    %store/vec4 v0x1dc9530_0, 0, 1;
    %store/vec4 v0x1dc93c0_0, 0, 4;
    %store/vec4 v0x1dc95f0_0, 0, 6;
    %store/vec4 v0x1dc92e0_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.determine_load_lock, S_0x1dc8af0;
    %join;
    %load/vec4  v0x1dc8ce0_0;
    %or;
    %store/vec4 v0x1dcd7b0_0, 0, 1;
    %load/vec4 v0x1dcd000_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dccf30_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1dccf30_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %nor/r;
    %load/vec4 v0x1dcd000_0;
    %pushi/vec4 4, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %nor/r;
    %and;
    %load/vec4 v0x1dcd0d0_0;
    %load/vec4 v0x1dcddb0_0;
    %load/vec4 v0x1dcdcd0_0;
    %store/vec4 v0x1dcab60_0, 0, 4;
    %store/vec4 v0x1dcac40_0, 0, 6;
    %store/vec4 v0x1dcaa80_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.shifter_lock_check, S_0x1dca900;
    %join;
    %load/vec4  v0x1dcad30_0;
    %load/vec4 v0x1dccf30_0;
    %load/vec4 v0x1dcddb0_0;
    %load/vec4 v0x1dcdcd0_0;
    %store/vec4 v0x1dcab60_0, 0, 4;
    %store/vec4 v0x1dcac40_0, 0, 6;
    %store/vec4 v0x1dcaa80_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.shifter_lock_check, S_0x1dca900;
    %join;
    %load/vec4  v0x1dcad30_0;
    %or;
    %load/vec4 v0x1dcb640_0;
    %load/vec4 v0x1dcddb0_0;
    %load/vec4 v0x1dcdcd0_0;
    %store/vec4 v0x1dcab60_0, 0, 4;
    %store/vec4 v0x1dcac40_0, 0, 6;
    %store/vec4 v0x1dcaa80_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.shifter_lock_check, S_0x1dca900;
    %join;
    %load/vec4  v0x1dcad30_0;
    %or;
    %and;
    %load/vec4 v0x1dcb4e0_0;
    %pushi/vec4 17, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dcd0d0_0;
    %load/vec4 v0x1dcddb0_0;
    %load/vec4 v0x1dcdcd0_0;
    %store/vec4 v0x1dcab60_0, 0, 4;
    %store/vec4 v0x1dcac40_0, 0, 6;
    %store/vec4 v0x1dcaa80_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.shifter_lock_check, S_0x1dca900;
    %join;
    %load/vec4  v0x1dcad30_0;
    %load/vec4 v0x1dccf30_0;
    %load/vec4 v0x1dcddb0_0;
    %load/vec4 v0x1dcdcd0_0;
    %store/vec4 v0x1dcab60_0, 0, 4;
    %store/vec4 v0x1dcac40_0, 0, 6;
    %store/vec4 v0x1dcaa80_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.shifter_lock_check, S_0x1dca900;
    %join;
    %load/vec4  v0x1dcad30_0;
    %or;
    %load/vec4 v0x1dcb640_0;
    %load/vec4 v0x1dcddb0_0;
    %load/vec4 v0x1dcdcd0_0;
    %store/vec4 v0x1dcab60_0, 0, 4;
    %store/vec4 v0x1dcac40_0, 0, 6;
    %store/vec4 v0x1dcaa80_0, 0, 33;
    %fork TD_zap_top.u_zap_issue_main.shifter_lock_check, S_0x1dca900;
    %join;
    %load/vec4  v0x1dcad30_0;
    %or;
    %and;
    %or;
    %store/vec4 v0x1dcfb30_0, 0, 1;
    %load/vec4 v0x1dcd000_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1dccf30_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x1dccf30_0;
    %parti/s 1, 32, 7;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %store/vec4 v0x1dcf700_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_0x1de4dc0;
T_64 ;
    %wait E_0x1de5430;
    %load/vec4 v0x1de62e0_0;
    %store/vec4 v0x1de63c0_0, 0, 16;
    %load/vec4 v0x1de6120_0;
    %store/vec4 v0x1de6200_0, 0, 16;
    %load/vec4 v0x1de5f60_0;
    %store/vec4 v0x1de6040_0, 0, 16;
    %load/vec4 v0x1de6570_0;
    %store/vec4 v0x1de6610_0, 0, 3;
    %load/vec4 v0x1de5da0_0;
    %store/vec4 v0x1de5e80_0, 0, 32;
    %load/vec4 v0x1de6570_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_64.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_64.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_64.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_64.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_64.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_64.5, 6;
    %jmp T_64.6;
T_64.0 ;
    %load/vec4 v0x1de5af0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_64.7, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x1de6610_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de5b90_0, 0, 1;
    %jmp T_64.8;
T_64.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1de6610_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de5b90_0, 0, 1;
T_64.8 ;
    %jmp T_64.6;
T_64.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de5b90_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x1de6610_0, 0, 3;
    %load/vec4 v0x1de5840_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x1de5a00_0;
    %parti/s 16, 0, 2;
    %mul;
    %store/vec4 v0x1de63c0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1de5e80_0, 0, 32;
    %jmp T_64.6;
T_64.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de5b90_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x1de6610_0, 0, 3;
    %load/vec4 v0x1de5840_0;
    %parti/s 16, 0, 2;
    %load/vec4 v0x1de5a00_0;
    %parti/s 16, 16, 6;
    %mul;
    %store/vec4 v0x1de6200_0, 0, 16;
    %jmp T_64.6;
T_64.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de5b90_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x1de6610_0, 0, 3;
    %load/vec4 v0x1de5840_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x1de5a00_0;
    %parti/s 16, 0, 2;
    %mul;
    %store/vec4 v0x1de6040_0, 0, 16;
    %load/vec4 v0x1de62e0_0;
    %pad/u 32;
    %load/vec4 v0x1de6120_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1de5e80_0, 0, 32;
    %jmp T_64.6;
T_64.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x1de6610_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de5b90_0, 0, 1;
    %load/vec4 v0x1de5da0_0;
    %load/vec4 v0x1de6120_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x1de5e80_0, 0, 32;
    %jmp T_64.6;
T_64.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1de6610_0, 0, 3;
    %load/vec4 v0x1de5da0_0;
    %load/vec4 v0x1de5910_0;
    %add;
    %store/vec4 v0x1de5e80_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de5b90_0, 0, 1;
    %jmp T_64.6;
T_64.6 ;
    %pop/vec4 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x1de4dc0;
T_65 ;
    %wait E_0x1bd68a0;
    %load/vec4 v0x1de5770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1de5da0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1de6570_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1de62e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1de6120_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x1de5f60_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v0x1de6610_0;
    %assign/vec4 v0x1de6570_0, 0;
    %load/vec4 v0x1de5e80_0;
    %assign/vec4 v0x1de5da0_0, 0;
    %load/vec4 v0x1de63c0_0;
    %assign/vec4 v0x1de62e0_0, 0;
    %load/vec4 v0x1de6200_0;
    %assign/vec4 v0x1de6120_0, 0;
    %load/vec4 v0x1de6040_0;
    %assign/vec4 v0x1de5f60_0, 0;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_0x1de3840;
T_66 ;
    %wait E_0x1de3ea0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de44a0_0, 0, 1;
    %load/vec4 v0x1de41f0_0;
    %store/vec4 v0x1de4390_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de42f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1de4560_0, 0, 1;
    %load/vec4 v0x1de4100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_66.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_66.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_66.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_66.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_66.4, 6;
    %jmp T_66.5;
T_66.0 ;
    %load/vec4 v0x1de41f0_0;
    %pad/u 33;
    %ix/getv 4, v0x1de4000_0;
    %shiftl 4;
    %split/vec4 32;
    %store/vec4 v0x1de4390_0, 0, 32;
    %store/vec4 v0x1de42f0_0, 0, 1;
    %jmp T_66.5;
T_66.1 ;
    %load/vec4 v0x1de41f0_0;
    %concati/vec4 0, 0, 1;
    %ix/getv 4, v0x1de4000_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0x1de42f0_0, 0, 1;
    %store/vec4 v0x1de4390_0, 0, 32;
    %jmp T_66.5;
T_66.2 ;
    %load/vec4 v0x1de41f0_0;
    %pad/s 33;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %ix/getv 4, v0x1de4000_0;
    %shiftr 4;
    %split/vec4 1;
    %store/vec4 v0x1de42f0_0, 0, 1;
    %store/vec4 v0x1de4390_0, 0, 32;
    %jmp T_66.5;
T_66.3 ;
    %load/vec4 v0x1de41f0_0;
    %load/vec4 v0x1de4000_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x1de41f0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x1de4000_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x1de4390_0, 0, 32;
    %load/vec4 v0x1de4000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_66.6, 4;
    %load/vec4 v0x1de41f0_0;
    %store/vec4 v0x1de4390_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de44a0_0, 0, 1;
T_66.6 ;
    %jmp T_66.5;
T_66.4 ;
    %load/vec4 v0x1de41f0_0;
    %load/vec4 v0x1de4000_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %load/vec4 v0x1de41f0_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0x1de4000_0;
    %parti/s 5, 0, 2;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %or;
    %store/vec4 v0x1de4390_0, 0, 32;
    %load/vec4 v0x1de4390_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x1de42f0_0, 0, 1;
    %jmp T_66.5;
T_66.5 ;
    %pop/vec4 1;
    %load/vec4 v0x1de4000_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_66.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1de4560_0, 0, 1;
T_66.8 ;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x1dda750;
T_67 ;
    %wait E_0x1bd68a0;
    %load/vec4 v0x1de7fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.0, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1de8b30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1de8c00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1de8990_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1de9a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8d90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1de9330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de94c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de90f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de88c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1de9800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1de9420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1de8a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1de9b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de98d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de84d0_0, 0;
    %jmp T_67.1;
T_67.0 ;
    %load/vec4 v0x1de6e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.2, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1de8b30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1de8c00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1de8990_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1de9a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8d90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1de9330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de94c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de90f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de88c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1de9800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1de9420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1de8a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1de9b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de98d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de84d0_0, 0;
    %jmp T_67.3;
T_67.2 ;
    %load/vec4 v0x1de7110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.4, 8;
    %jmp T_67.5;
T_67.4 ;
    %load/vec4 v0x1de6d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_67.6, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x1de8b30_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1de8c00_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x1de8990_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x1de9a70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8d90_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1de9330_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de94c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de90f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9660_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9190_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9260_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8cf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de88c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de9c80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1de9800_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1de9420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1de8a60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1de9b10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de99a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de98d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de8e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1de84d0_0, 0;
    %jmp T_67.7;
T_67.6 ;
    %load/vec4 v0x1de7070_0;
    %assign/vec4 v0x1de8b30_0, 0;
    %load/vec4 v0x1de72c0_0;
    %assign/vec4 v0x1de8c00_0, 0;
    %load/vec4 v0x1de69d0_0;
    %cmpi/e 17, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_67.8, 8;
    %pushi/vec4 13, 0, 5;
    %jmp/1 T_67.9, 8;
T_67.8 ; End of true expr.
    %load/vec4 v0x1de69d0_0;
    %jmp/0 T_67.9, 8;
 ; End of false expr.
    %blend;
T_67.9;
    %assign/vec4 v0x1de8990_0, 0;
    %load/vec4 v0x1de81d0_0;
    %assign/vec4 v0x1de9a70_0, 0;
    %load/vec4 v0x1de74a0_0;
    %assign/vec4 v0x1de8d90_0, 0;
    %load/vec4 v0x1de7a70_0;
    %assign/vec4 v0x1de9330_0, 0;
    %load/vec4 v0x1de7790_0;
    %assign/vec4 v0x1de9000_0, 0;
    %load/vec4 v0x1de7bb0_0;
    %assign/vec4 v0x1de94c0_0, 0;
    %load/vec4 v0x1de7830_0;
    %assign/vec4 v0x1de90f0_0, 0;
    %load/vec4 v0x1de7d50_0;
    %assign/vec4 v0x1de9660_0, 0;
    %load/vec4 v0x1de78d0_0;
    %assign/vec4 v0x1de9190_0, 0;
    %load/vec4 v0x1de79a0_0;
    %assign/vec4 v0x1de9260_0, 0;
    %load/vec4 v0x1de7e20_0;
    %assign/vec4 v0x1de9730_0, 0;
    %load/vec4 v0x1de7c80_0;
    %assign/vec4 v0x1de9590_0, 0;
    %load/vec4 v0x1de75e0_0;
    %assign/vec4 v0x1de8f30_0, 0;
    %load/vec4 v0x1de7400_0;
    %assign/vec4 v0x1de8cf0_0, 0;
    %load/vec4 v0x1de6910_0;
    %assign/vec4 v0x1de88c0_0, 0;
    %load/vec4 v0x1de8570_0;
    %assign/vec4 v0x1de9c80_0, 0;
    %load/vec4 v0x1de7ef0_0;
    %assign/vec4 v0x1de9800_0, 0;
    %load/vec4 v0x1de8750_0;
    %assign/vec4 v0x1de9420_0, 0;
    %load/vec4 v0x1dea270_0;
    %assign/vec4 v0x1de8a60_0, 0;
    %load/vec4 v0x1dea1d0_0;
    %assign/vec4 v0x1de9b10_0, 0;
    %load/vec4 v0x1dea3e0_0;
    %assign/vec4 v0x1de99a0_0, 0;
    %load/vec4 v0x1dea310_0;
    %assign/vec4 v0x1de98d0_0, 0;
    %load/vec4 v0x1de8610_0;
    %assign/vec4 v0x1de8360_0, 0;
    %load/vec4 v0x1de86b0_0;
    %assign/vec4 v0x1de8400_0, 0;
    %load/vec4 v0x1de7540_0;
    %assign/vec4 v0x1de8e60_0, 0;
    %load/vec4 v0x1dea130_0;
    %assign/vec4 v0x1de84d0_0, 0;
T_67.7 ;
T_67.5 ;
T_67.3 ;
T_67.1 ;
    %jmp T_67;
    .thread T_67;
    .scope S_0x1dda750;
T_68 ;
    %wait E_0x1de37d0;
    %load/vec4 v0x1de6ad0_0;
    %load/vec4 v0x1de6ba0_0;
    %load/vec4 v0x1de8c00_0;
    %load/vec4 v0x1de6c90_0;
    %store/vec4 v0x1de4bb0_0, 0, 32;
    %store/vec4 v0x1de4a10_0, 0, 6;
    %store/vec4 v0x1de4c90_0, 0, 32;
    %store/vec4 v0x1de4930_0, 0, 33;
    %fork TD_zap_top.u_zap_shifter_main.resolve_conflict, S_0x1de4740;
    %join;
    %load/vec4  v0x1de4af0_0;
    %store/vec4 v0x1dea270_0, 0, 32;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x1dda750;
T_69 ;
    %wait E_0x1de3740;
    %load/vec4 v0x1de69d0_0;
    %cmpi/e 17, 0, 5;
    %jmp/0xz  T_69.0, 4;
    %load/vec4 v0x1de87f0_0;
    %store/vec4 v0x1dea1d0_0, 0, 32;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0x1de7360_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_69.2, 8;
    %load/vec4 v0x1dea4b0_0;
    %store/vec4 v0x1dea1d0_0, 0, 32;
    %jmp T_69.3;
T_69.2 ;
    %load/vec4 v0x1de82c0_0;
    %load/vec4 v0x1de7680_0;
    %load/vec4 v0x1de8c00_0;
    %load/vec4 v0x1de6c90_0;
    %store/vec4 v0x1de4bb0_0, 0, 32;
    %store/vec4 v0x1de4a10_0, 0, 6;
    %store/vec4 v0x1de4c90_0, 0, 32;
    %store/vec4 v0x1de4930_0, 0, 33;
    %fork TD_zap_top.u_zap_shifter_main.resolve_conflict, S_0x1de4740;
    %join;
    %load/vec4  v0x1de4af0_0;
    %store/vec4 v0x1dea1d0_0, 0, 32;
T_69.3 ;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x1dda750;
T_70 ;
    %wait E_0x1de36d0;
    %load/vec4 v0x1de7a70_0;
    %pad/u 33;
    %load/vec4 v0x1de7b10_0;
    %load/vec4 v0x1de8c00_0;
    %load/vec4 v0x1de6c90_0;
    %store/vec4 v0x1de4bb0_0, 0, 32;
    %store/vec4 v0x1de4a10_0, 0, 6;
    %store/vec4 v0x1de4c90_0, 0, 32;
    %store/vec4 v0x1de4930_0, 0, 33;
    %fork TD_zap_top.u_zap_shifter_main.resolve_conflict, S_0x1de4740;
    %join;
    %load/vec4  v0x1de4af0_0;
    %store/vec4 v0x1de8750_0, 0, 32;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0x1d92650;
T_71 ;
    %wait E_0x1bd6760;
    %load/vec4 v0x1d08c20_0;
    %store/vec4 v0x1a14bc0_0, 0, 32;
    %load/vec4 v0x1d48ff0_0;
    %store/vec4 v0x1a14ca0_0, 0, 32;
    %load/vec4 v0x1c59b80_0;
    %store/vec4 v0x1b977c0_0, 0, 32;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0x1d92650;
T_72 ;
    %wait E_0x1bd68a0;
    %load/vec4 v0x1d0d880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf99e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf7cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1ac10a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c63090_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1a24980_0, 0;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x1c59b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf9920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c62ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b97640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a14a40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1d96750_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1d96750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c63170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b65f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac0e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d965d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d96690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac0f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b66000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1b65e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a14d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b97700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a14b00_0, 0;
    %jmp T_72.1;
T_72.0 ;
    %load/vec4 v0x1d0e4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf99e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf7cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1ac10a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c63090_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1a24980_0, 0;
    %load/vec4 v0x1cf66b0_0;
    %assign/vec4 v0x1c59b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf9920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c62ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b97640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a14a40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1d96750_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1d96750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c63170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b65f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac0e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d965d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d96690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac0f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b66000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1b65e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a14d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b97700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a14b00_0, 0;
    %jmp T_72.3;
T_72.2 ;
    %load/vec4 v0x1bc30f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.4, 8;
    %jmp T_72.5;
T_72.4 ;
    %load/vec4 v0x1bc3030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.6, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf99e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf7cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1ac10a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c63090_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1a24980_0, 0;
    %load/vec4 v0x1c59b80_0;
    %assign/vec4 v0x1c59b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf9920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c62ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b97640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a14a40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1d96750_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1d96750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c63170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b65f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac0e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d965d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d96690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac0f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b66000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1b65e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b97700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a14d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a14b00_0, 0;
    %jmp T_72.7;
T_72.6 ;
    %load/vec4 v0x1a14d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_72.8, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1cf99e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf7cf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1ac10a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1c63090_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1a24980_0, 0;
    %load/vec4 v0x1c59b80_0;
    %assign/vec4 v0x1c59b80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1cf9920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c62ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b97640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a14a40_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1d96750_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1d96750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1c63170_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b65f40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac0e40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d965d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d96690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ac0f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b66000_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1b65e60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1b97700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1a14d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1a14b00_0, 0;
    %jmp T_72.9;
T_72.8 ;
    %load/vec4 v0x1cf8720_0;
    %assign/vec4 v0x1cf99e0_0, 0;
    %load/vec4 v0x1cf7db0_0;
    %assign/vec4 v0x1cf7cf0_0, 0;
    %load/vec4 v0x1d0d7a0_0;
    %assign/vec4 v0x1ac10a0_0, 0;
    %load/vec4 v0x1b4fbf0_0;
    %assign/vec4 v0x1c63090_0, 0;
    %load/vec4 v0x1a24a60_0;
    %assign/vec4 v0x1a24980_0, 0;
    %load/vec4 v0x1d448b0_0;
    %assign/vec4 v0x1c59b80_0, 0;
    %load/vec4 v0x1d90b10_0;
    %assign/vec4 v0x1cf9920_0, 0;
    %load/vec4 v0x1ccf3e0_0;
    %assign/vec4 v0x1c62ff0_0, 0;
    %load/vec4 v0x1d78380_0;
    %assign/vec4 v0x1b97640_0, 0;
    %load/vec4 v0x1d08d00_0;
    %assign/vec4 v0x1a14a40_0, 0;
    %load/vec4 v0x1c62c30_0;
    %assign/vec4 v0x1d96750_0, 0;
    %load/vec4 v0x1c62c30_0;
    %assign/vec4 v0x1d96750_0, 0;
    %load/vec4 v0x1cf8210_0;
    %assign/vec4 v0x1c63170_0, 0;
    %load/vec4 v0x1c75760_0;
    %assign/vec4 v0x1b65f40_0, 0;
    %load/vec4 v0x1cf8c40_0;
    %assign/vec4 v0x1ac0e40_0, 0;
    %load/vec4 v0x1c7cc90_0;
    %assign/vec4 v0x1d965d0_0, 0;
    %load/vec4 v0x1c7cd30_0;
    %assign/vec4 v0x1d96690_0, 0;
    %load/vec4 v0x1cf8d00_0;
    %assign/vec4 v0x1ac0f00_0, 0;
    %load/vec4 v0x1c75800_0;
    %assign/vec4 v0x1b66000_0, 0;
    %load/vec4 v0x1c62d10_0;
    %assign/vec4 v0x1b65e60_0, 0;
    %load/vec4 v0x19db220_0;
    %assign/vec4 v0x1a14d40_0, 0;
    %load/vec4 v0x1d78440_0;
    %assign/vec4 v0x1b97700_0, 0;
    %load/vec4 v0x1cf78a0_0;
    %assign/vec4 v0x1a14b00_0, 0;
T_72.9 ;
T_72.7 ;
T_72.5 ;
T_72.3 ;
T_72.1 ;
    %jmp T_72;
    .thread T_72;
    .scope S_0x1d92650;
T_73 ;
    %wait E_0x1bd3750;
    %load/vec4 v0x1cf82d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_73.0, 4;
    %load/vec4 v0x1a14ca0_0;
    %store/vec4 v0x1b4fbf0_0, 0, 32;
    %jmp T_73.1;
T_73.0 ;
    %load/vec4 v0x1cf8720_0;
    %store/vec4 v0x1b4fbf0_0, 0, 32;
T_73.1 ;
    %load/vec4 v0x1ccf340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_73.2, 8;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1b4fbf0_0, 4, 2;
T_73.2 ;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_0x1d92650;
T_74 ;
    %wait E_0x1bd1df0;
    %fork t_55, S_0x1cf7310;
    %jmp t_54;
    .scope S_0x1cf7310;
t_55 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf8800_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ac0fc0_0, 0, 32;
    %load/vec4 v0x1d90bb0_0;
    %store/vec4 v0x1d2e680_0, 0, 5;
    %load/vec4 v0x1a14d40_0;
    %store/vec4 v0x19db220_0, 0, 1;
    %load/vec4 v0x1c59b80_0;
    %store/vec4 v0x1d448b0_0, 0, 32;
    %load/vec4 v0x1d96fd0_0;
    %store/vec4 v0x1a24a60_0, 0, 6;
    %load/vec4 v0x1d06830_0;
    %load/vec4 v0x1c59b80_0;
    %parti/s 4, 28, 6;
    %store/vec4 v0x1b91690_0, 0, 4;
    %store/vec4 v0x1bbbfd0_0, 0, 4;
    %fork TD_zap_top.u_zap_alu_main.is_cc_satisfied, S_0x1c62a40;
    %join;
    %load/vec4  v0x1b67620_0;
    %store/vec4 v0x1cf7db0_0, 0, 1;
    %load/vec4 v0x1d2e680_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x1d2e680_0;
    %cmpi/e 1, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1d2e680_0;
    %cmpi/e 13, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1d2e680_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1d2e680_0;
    %cmpi/e 14, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x1d2e680_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_74.0, 4;
    %load/vec4 v0x1a14ca0_0;
    %load/vec4 v0x1a14bc0_0;
    %load/vec4 v0x1c59b80_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1d2e680_0;
    %load/vec4 v0x1d0b1e0_0;
    %load/vec4 v0x1d78440_0;
    %store/vec4 v0x1a16000_0, 0, 1;
    %store/vec4 v0x1d2f950_0, 0, 1;
    %store/vec4 v0x1ac5940_0, 0, 5;
    %store/vec4 v0x1a4af10_0, 0, 4;
    %store/vec4 v0x1d4c6d0_0, 0, 32;
    %store/vec4 v0x1cc5250_0, 0, 32;
    %fork TD_zap_top.u_zap_alu_main.process_logical_instructions, S_0x1d92140;
    %join;
    %load/vec4  v0x1d779c0_0;
    %split/vec4 32;
    %store/vec4 v0x1cc7bd0_0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d448b0_0, 4, 4;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v0x1d2e680_0;
    %cmpi/e 18, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x1d2e680_0;
    %cmpi/e 19, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_74.2, 4;
    %fork t_57, S_0x1cf6ec0;
    %jmp t_56;
    .scope S_0x1cf6ec0;
t_57 ;
    %load/vec4 v0x1c59b80_0;
    %store/vec4 v0x1cc7bd0_0, 0, 32;
    %load/vec4 v0x1a14ca0_0;
    %parti/s 1, 3, 3;
    %replicate 8;
    %load/vec4 v0x1a14ca0_0;
    %parti/s 1, 2, 3;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a14ca0_0;
    %parti/s 1, 1, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1a14ca0_0;
    %parti/s 1, 0, 2;
    %replicate 8;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x1d05ab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1d01ae0_0, 0, 32;
T_74.4 ;
    %load/vec4 v0x1d01ae0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_74.5, 5;
    %load/vec4 v0x1d05ab0_0;
    %load/vec4 v0x1d01ae0_0;
    %part/s 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.6, 8;
    %load/vec4 v0x1a14bc0_0;
    %load/vec4 v0x1d01ae0_0;
    %part/s 1;
    %ix/getv/s 4, v0x1d01ae0_0;
    %store/vec4 v0x1cc7bd0_0, 4, 1;
T_74.6 ;
    %load/vec4 v0x1d01ae0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1d01ae0_0, 0, 32;
    %jmp T_74.4;
T_74.5 ;
    %load/vec4 v0x1d2e680_0;
    %cmpi/e 18, 0, 5;
    %jmp/0xz  T_74.8, 4;
    %load/vec4 v0x1cc7bd0_0;
    %store/vec4 v0x1d448b0_0, 0, 32;
T_74.8 ;
    %end;
    .scope S_0x1cf7310;
t_56 %join;
    %jmp T_74.3;
T_74.2 ;
    %fork t_59, S_0x1cf6a70;
    %jmp t_58;
    .scope S_0x1cf6a70;
t_59 ;
    %load/vec4 v0x1a14ca0_0;
    %load/vec4 v0x1a14bc0_0;
    %load/vec4 v0x1c59b80_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x1d2e680_0;
    %load/vec4 v0x1d0b1e0_0;
    %load/vec4 v0x1d78440_0;
    %store/vec4 v0x1a34c90_0, 0, 1;
    %store/vec4 v0x19ddb50_0, 0, 1;
    %store/vec4 v0x1a17890_0, 0, 5;
    %store/vec4 v0x1a30740_0, 0, 4;
    %store/vec4 v0x1ac70d0_0, 0, 32;
    %store/vec4 v0x1ad70c0_0, 0, 32;
    %fork TD_zap_top.u_zap_alu_main.process_arithmetic_instructions, S_0x1d90620;
    %join;
    %load/vec4  v0x1ac1320_0;
    %split/vec4 32;
    %store/vec4 v0x1cc7bd0_0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d448b0_0, 4, 4;
    %end;
    .scope S_0x1cf7310;
t_58 %join;
T_74.3 ;
T_74.1 ;
    %load/vec4 v0x1ccf3e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1d78380_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x1d90b10_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x1d08d00_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x1cf78a0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %jmp/0xz  T_74.10, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1cf7db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19db220_0, 0, 1;
    %jmp T_74.11;
T_74.10 ;
    %load/vec4 v0x1d448b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x1c59b80_0;
    %parti/s 8, 0, 2;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x1cf7db0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.12, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf8800_0, 0, 1;
    %load/vec4 v0x1d0d7a0_0;
    %subi 4, 0, 32;
    %store/vec4 v0x1ac0fc0_0, 0, 32;
    %load/vec4 v0x1d448b0_0;
    %parti/s 5, 0, 2;
    %cmpi/e 16, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_74.14, 8;
    %pushi/vec4 16, 0, 5;
    %jmp/1 T_74.15, 8;
T_74.14 ; End of true expr.
    %load/vec4 v0x1d448b0_0;
    %parti/s 5, 0, 2;
    %jmp/0 T_74.15, 8;
 ; End of false expr.
    %blend;
T_74.15;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d448b0_0, 4, 5;
    %jmp T_74.13;
T_74.12 ;
    %load/vec4 v0x1d96fd0_0;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1cf7db0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.16, 8;
    %load/vec4 v0x1d78440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.18, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19db220_0, 0, 1;
    %jmp T_74.19;
T_74.18 ;
    %pushi/vec4 16, 0, 6;
    %store/vec4 v0x1a24a60_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cf8800_0, 0, 1;
    %load/vec4 v0x1cc7bd0_0;
    %store/vec4 v0x1ac0fc0_0, 0, 32;
    %load/vec4 v0x1cf77e0_0;
    %flag_set/vec4 8;
    %jmp/0 T_74.20, 8;
    %load/vec4 v0x1cc7bd0_0;
    %parti/s 1, 0, 2;
    %jmp/1 T_74.21, 8;
T_74.20 ; End of true expr.
    %load/vec4 v0x1c59b80_0;
    %parti/s 1, 5, 4;
    %jmp/0 T_74.21, 8;
 ; End of false expr.
    %blend;
T_74.21;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d448b0_0, 4, 1;
T_74.19 ;
    %jmp T_74.17;
T_74.16 ;
    %load/vec4 v0x1c62c30_0;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1cf7db0_0;
    %and;
    %load/vec4 v0x1cf8210_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.22, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x19db220_0, 0, 1;
T_74.22 ;
T_74.17 ;
T_74.13 ;
T_74.11 ;
    %load/vec4 v0x1cc7bd0_0;
    %store/vec4 v0x1cf8720_0, 0, 32;
    %load/vec4 v0x1cf7db0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_74.24, 4;
    %load/vec4 v0x1c59b80_0;
    %store/vec4 v0x1d448b0_0, 0, 32;
T_74.24 ;
    %end;
    .scope S_0x1d92650;
t_54 %join;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x1dc7d30;
T_75 ;
    %wait E_0x1bd68a0;
    %load/vec4 v0x1dd50f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dd53e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dd5760_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dd5b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd5480_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dd5550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dd5c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd58a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd5620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd5d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd5800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd59e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd56c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dd5ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd51b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd5940_0, 0;
    %jmp T_75.1;
T_75.0 ;
    %load/vec4 v0x1dd4510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dd53e0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dd5760_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dd5b50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd5480_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x1dd5550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dd5c40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd58a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd5620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd5d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd5800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd59e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd56c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dd5ab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd51b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dd5940_0, 0;
    %jmp T_75.3;
T_75.2 ;
    %load/vec4 v0x1dd4670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_75.4, 8;
    %jmp T_75.5;
T_75.4 ;
    %load/vec4 v0x1dd4400_0;
    %assign/vec4 v0x1dd53e0_0, 0;
    %load/vec4 v0x1dd4a80_0;
    %assign/vec4 v0x1dd5760_0, 0;
    %load/vec4 v0x1dd4f60_0;
    %assign/vec4 v0x1dd5b50_0, 0;
    %load/vec4 v0x1dd4710_0;
    %assign/vec4 v0x1dd5480_0, 0;
    %load/vec4 v0x1dd4850_0;
    %assign/vec4 v0x1dd5550_0, 0;
    %load/vec4 v0x1dd5050_0;
    %assign/vec4 v0x1dd5c40_0, 0;
    %load/vec4 v0x1dd4c80_0;
    %assign/vec4 v0x1dd58a0_0, 0;
    %load/vec4 v0x1dd4940_0;
    %assign/vec4 v0x1dd5620_0, 0;
    %load/vec4 v0x1dd52a0_0;
    %assign/vec4 v0x1dd5d00_0, 0;
    %load/vec4 v0x1dd4bb0_0;
    %assign/vec4 v0x1dd5800_0, 0;
    %load/vec4 v0x1dd4e20_0;
    %assign/vec4 v0x1dd59e0_0, 0;
    %load/vec4 v0x1dd49e0_0;
    %assign/vec4 v0x1dd56c0_0, 0;
    %load/vec4 v0x1dd4ec0_0;
    %assign/vec4 v0x1dd5ab0_0, 0;
    %load/vec4 v0x1dd5340_0;
    %assign/vec4 v0x1dd51b0_0, 0;
    %load/vec4 v0x1dd4d50_0;
    %assign/vec4 v0x1dd5940_0, 0;
T_75.5 ;
T_75.3 ;
T_75.1 ;
    %jmp T_75;
    .thread T_75;
    .scope S_0x1dd64f0;
T_76 ;
    %wait E_0x1ddb470;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %store/vec4 v0x1dde0e0_0, 0, 32;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %store/vec4 v0x1dde1c0_0, 0, 32;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %store/vec4 v0x1dde2a0_0, 0, 32;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %store/vec4 v0x1dde380_0, 0, 32;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %store/vec4 v0x1dde460_0, 0, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %store/vec4 v0x1dde540_0, 0, 32;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x1dd64f0;
T_77 ;
    %wait E_0x1bd68a0;
    %load/vec4 v0x1ddd470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dde820_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dde8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ddea80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dde9a0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x1ddcd70_0;
    %load/vec4 v0x1ddde40_0;
    %pad/u 32;
    %pushi/vec4 50, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dde820_0, 0;
    %jmp T_77.3;
T_77.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dde820_0, 0;
T_77.3 ;
    %load/vec4 v0x1ddcd70_0;
    %load/vec4 v0x1ddde40_0;
    %pad/u 32;
    %pushi/vec4 51, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1dde8e0_0, 0;
    %jmp T_77.5;
T_77.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1dde8e0_0, 0;
T_77.5 ;
    %load/vec4 v0x1ddcd70_0;
    %load/vec4 v0x1ddde40_0;
    %pad/u 32;
    %pushi/vec4 43, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.6, 8;
    %load/vec4 v0x1dddc90_0;
    %assign/vec4 v0x1dde9a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1ddea80_0, 0;
    %jmp T_77.7;
T_77.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1ddea80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x1dde9a0_0, 0;
T_77.7 ;
T_77.1 ;
    %jmp T_77;
    .thread T_77;
    .scope S_0x1dd64f0;
T_78 ;
    %wait E_0x1ddb470;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %store/vec4 v0x1dde620_0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %store/vec4 v0x1ddec00_0, 0, 32;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_0x1dd64f0;
T_79 ;
    %wait E_0x1ddb200;
    %load/vec4 v0x1ddd130_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1ddf000, 4;
    %store/vec4 v0x1ddecc0_0, 0, 32;
    %load/vec4 v0x1ddd200_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1ddf000, 4;
    %store/vec4 v0x1dded90_0, 0, 32;
    %load/vec4 v0x1ddd2d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1ddf000, 4;
    %store/vec4 v0x1ddee60_0, 0, 32;
    %load/vec4 v0x1ddd3a0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x1ddf000, 4;
    %store/vec4 v0x1ddef30_0, 0, 32;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_0x1dd64f0;
T_80 ;
    %wait E_0x1ddaeb0;
    %fork t_61, S_0x1ddb6c0;
    %jmp t_60;
    .scope S_0x1ddb6c0;
t_61 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dde040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1dde780_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ddeb40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ddb8b0_0, 0, 32;
T_80.0 ;
    %load/vec4 v0x1ddb8b0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_80.1, 5;
    %ix/getv/s 4, v0x1ddb8b0_0;
    %load/vec4a v0x1ddf000, 4;
    %ix/getv/s 4, v0x1ddb8b0_0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %load/vec4 v0x1ddb8b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1ddb8b0_0, 0, 32;
    %jmp T_80.0;
T_80.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %load/vec4 v0x1ddc560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v0x1ddc4c0_0;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
T_80.2 ;
    %load/vec4 v0x1ddca80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.4, 8;
    %load/vec4 v0x1ddc9c0_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
T_80.4 ;
    %load/vec4 v0x1ddc1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.6, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %vpi_call 22 248 "$display", "Code Stall!" {0 0 0};
    %jmp T_80.7;
T_80.6 ;
    %load/vec4 v0x1ddc420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.8, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %vpi_call 22 253 "$display", "Data Stall!" {0 0 0};
    %jmp T_80.9;
T_80.8 ;
    %load/vec4 v0x1ddbf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.10, 8;
    %load/vec4 v0x1ddd060_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %vpi_call 22 258 "$display", "Clear from ALU!" {0 0 0};
    %jmp T_80.11;
T_80.10 ;
    %load/vec4 v0x1ddd620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.12, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %vpi_call 22 263 "$display", "Stall from decode!" {0 0 0};
    %jmp T_80.13;
T_80.12 ;
    %load/vec4 v0x1ddd6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.14, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %vpi_call 22 268 "$display", "Stall from issue!" {0 0 0};
    %jmp T_80.15;
T_80.14 ;
    %load/vec4 v0x1ddd760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.16, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %vpi_call 22 273 "$display", "Stall from shifter!" {0 0 0};
    %jmp T_80.17;
T_80.16 ;
    %vpi_call 22 277 "$display", "Normal PC update!" {0 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0 T_80.18, 8;
    %pushi/vec4 2, 0, 32;
    %jmp/1 T_80.19, 8;
T_80.18 ; End of true expr.
    %pushi/vec4 4, 0, 32;
    %jmp/0 T_80.19, 8;
 ; End of false expr.
    %blend;
T_80.19;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
T_80.17 ;
T_80.15 ;
T_80.13 ;
T_80.11 ;
T_80.9 ;
T_80.7 ;
    %load/vec4 v0x1ddc330_0;
    %flag_set/vec4 8;
    %load/vec4 v0x1ddc600_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x1ddccd0_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x1ddcb40_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %load/vec4 v0x1ddd800_0;
    %flag_set/vec4 8;
    %flag_or 8, 9;
    %load/vec4 v0x1ddd940_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_80.20, 9;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dde040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 5, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %vpi_call 22 301 "$display", "Interrupt detected! Clearing from writeback..." {0 0 0};
T_80.20 ;
    %load/vec4 v0x1ddc330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.22, 8;
    %load/vec4 v0x1ddc290_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.24, 8;
    %load/vec4 v0x1ddcfc0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %jmp T_80.25;
T_80.24 ;
    %load/vec4 v0x1ddcfc0_0;
    %addi 4, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
T_80.25 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %pushi/vec4 23, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %jmp T_80.23;
T_80.22 ;
    %load/vec4 v0x1ddc600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.26, 8;
    %load/vec4 v0x1ddc760_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.28, 8;
    %load/vec4 v0x1ddcfc0_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %jmp T_80.29;
T_80.28 ;
    %load/vec4 v0x1ddcfc0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
T_80.29 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %pushi/vec4 17, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dde780_0, 0, 1;
    %jmp T_80.27;
T_80.26 ;
    %load/vec4 v0x1ddccd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.30, 8;
    %load/vec4 v0x1ddce80_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.32, 8;
    %load/vec4 v0x1ddcfc0_0;
    %subi 4, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %jmp T_80.33;
T_80.32 ;
    %load/vec4 v0x1ddcfc0_0;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
T_80.33 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %pushi/vec4 18, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ddeb40_0, 0, 1;
    %jmp T_80.31;
T_80.30 ;
    %load/vec4 v0x1ddcb40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.34, 8;
    %load/vec4 v0x1ddcc10_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.36, 8;
    %load/vec4 v0x1ddcfc0_0;
    %subi 4, 0, 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %jmp T_80.37;
T_80.36 ;
    %load/vec4 v0x1ddcfc0_0;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
T_80.37 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %pushi/vec4 23, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %jmp T_80.35;
T_80.34 ;
    %load/vec4 v0x1ddd800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.38, 8;
    %load/vec4 v0x1ddd8a0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.40, 8;
    %load/vec4 v0x1ddcfc0_0;
    %subi 4, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %jmp T_80.41;
T_80.40 ;
    %load/vec4 v0x1ddcfc0_0;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
T_80.41 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %pushi/vec4 19, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %jmp T_80.39;
T_80.38 ;
    %load/vec4 v0x1ddd940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.42, 8;
    %load/vec4 v0x1ddd9e0_0;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %parti/s 1, 5, 4;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.44, 8;
    %load/vec4 v0x1ddcfc0_0;
    %subi 4, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %jmp T_80.45;
T_80.44 ;
    %load/vec4 v0x1ddcfc0_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
T_80.45 ;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %pushi/vec4 27, 0, 5;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x1ddfab0, 4, 5;
    %jmp T_80.43;
T_80.42 ;
    %load/vec4 v0x1ddcd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.46, 8;
    %load/vec4 v0x1ddc8f0_0;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %load/vec4 v0x1dddc90_0;
    %load/vec4 v0x1ddde40_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x1ddfab0, 4, 0;
    %load/vec4 v0x1ddcf20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.48, 8;
    %load/vec4 v0x1dddd80_0;
    %load/vec4 v0x1dddf30_0;
    %pad/u 8;
    %ix/vec4 4;
    %store/vec4a v0x1ddfab0, 4, 0;
T_80.48 ;
    %load/vec4 v0x1ddde40_0;
    %cmpi/e 15, 0, 6;
    %jmp/0xz  T_80.50, 4;
    %load/vec4 v0x1ddc820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.52, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %parti/s 5, 0, 2;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_80.54, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 5;
    %cmp/u;
    %jmp/1 T_80.55, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 5;
    %cmp/u;
    %jmp/1 T_80.56, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 5;
    %cmp/u;
    %jmp/1 T_80.57, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 5;
    %cmp/u;
    %jmp/1 T_80.58, 6;
    %jmp T_80.59;
T_80.54 ;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %jmp T_80.59;
T_80.55 ;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %jmp T_80.59;
T_80.56 ;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %jmp T_80.59;
T_80.57 ;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %jmp T_80.59;
T_80.58 ;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x1ddf000, 4;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x1ddfab0, 4, 0;
    %jmp T_80.59;
T_80.59 ;
    %pop/vec4 1;
T_80.52 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dde040_0, 0, 1;
T_80.50 ;
    %load/vec4 v0x1dddf30_0;
    %pushi/vec4 15, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x1ddcf20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.60, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1dde040_0, 0, 1;
T_80.60 ;
T_80.46 ;
T_80.43 ;
T_80.39 ;
T_80.35 ;
T_80.31 ;
T_80.27 ;
T_80.23 ;
    %end;
    .scope S_0x1dd64f0;
t_60 %join;
    %jmp T_80;
    .thread T_80, $push;
    .scope S_0x1dd64f0;
T_81 ;
    %wait E_0x1bd68a0;
    %load/vec4 v0x1ddd470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_81.0, 8;
    %fork t_63, S_0x1ddbc80;
    %jmp t_62;
    .scope S_0x1ddbc80;
t_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ddbe80_0, 0, 32;
T_81.2 ;
    %load/vec4 v0x1ddbe80_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_81.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x1ddbe80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ddf000, 0, 4;
    %load/vec4 v0x1ddbe80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1ddbe80_0, 0, 32;
    %jmp T_81.2;
T_81.3 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ddf000, 0, 4;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ddf000, 0, 4;
    %pushi/vec4 1098936832, 0, 32;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ddf000, 0, 4;
    %end;
    .scope S_0x1dd64f0;
t_62 %join;
    %jmp T_81.1;
T_81.0 ;
    %fork t_65, S_0x1ddb9b0;
    %jmp t_64;
    .scope S_0x1ddb9b0;
t_65 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ddbba0_0, 0, 32;
T_81.4 ;
    %load/vec4 v0x1ddbba0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_81.5, 5;
    %ix/getv/s 4, v0x1ddbba0_0;
    %load/vec4a v0x1ddfab0, 4;
    %ix/getv/s 3, v0x1ddbba0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ddf000, 0, 4;
    %load/vec4 v0x1ddbba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1ddbba0_0, 0, 32;
    %jmp T_81.4;
T_81.5 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ddf000, 0, 4;
    %pushi/vec4 1098936832, 0, 32;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x1ddf000, 0, 4;
    %end;
    .scope S_0x1dd64f0;
t_64 %join;
T_81.1 ;
    %jmp T_81;
    .thread T_81;
# The file index is used to find the file name in the following table.
:file_names 26;
    "N/A";
    "<interactive>";
    "../rtl/zap_top.v";
    "../rtl/zap_alu/zap_alu_main.v";
    "../includes//modes.vh";
    "../includes//opcodes.vh";
    "../includes//cc.vh";
    "../includes//regs.vh";
    "../includes//cpsr.vh";
    "../rtl/zap_decode/zap_decode_main.v";
    "../includes//index_immed.vh";
    "../includes//translate.vh";
    "../rtl/zap_decode/zap_decode_bl_fsm.v";
    "../rtl/zap_decode/zap_decode.v";
    "../includes//shtype.vh";
    "../includes//instruction_patterns.vh";
    "../includes//sh_params.vh";
    "../rtl/zap_decode/zap_decode_thumb.v";
    "../rtl/zap_decode/zap_decode_mem_fsm.v";
    "../rtl/zap_fetch/zap_fetch_main.v";
    "../rtl/zap_issue/zap_issue_main.v";
    "../rtl/zap_memory/zap_memory_main.v";
    "../rtl/zap_regf/zap_register_file.v";
    "../rtl/zap_shift/zap_shifter_main.v";
    "../rtl/zap_shift/zap_shift_shifter.v";
    "../rtl/zap_shift/zap_multiply.v";
