# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SR_Latch.srcs/sources_1/imports/lab5_1_1/SR_latch_dataflow.v" \
"../../../../SR_Latch.srcs/sim_1/imports/lab5_1_1/SR_latch_dataflow_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
