
IO_Tile_1_17

 (3 1)  (45 273)  (45 273)  IO control bit: IOUP_REN_1

 (5 4)  (35 276)  (35 276)  routing T_1_17.span4_horz_r_13 <X> T_1_17.lc_trk_g0_5
 (7 4)  (37 276)  (37 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (38 276)  (38 276)  routing T_1_17.span4_horz_r_13 <X> T_1_17.lc_trk_g0_5
 (2 6)  (44 279)  (44 279)  IO control bit: IOUP_REN_0

 (3 6)  (45 279)  (45 279)  IO control bit: IOUP_IE_1

 (3 9)  (45 281)  (45 281)  IO control bit: IOUP_IE_0

 (13 10)  (53 283)  (53 283)  routing T_1_17.lc_trk_g0_5 <X> T_1_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (22 283)  (22 283)  IOB_1 IO Functioning bit
 (13 11)  (53 282)  (53 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (23 285)  (23 285)  IOB_1 IO Functioning bit
 (16 14)  (22 287)  (22 287)  IOB_1 IO Functioning bit


IO_Tile_2_17

 (3 1)  (99 273)  (99 273)  IO control bit: IOUP_REN_1

 (5 4)  (89 276)  (89 276)  routing T_2_17.span4_horz_r_5 <X> T_2_17.lc_trk_g0_5
 (7 4)  (91 276)  (91 276)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (8 5)  (92 277)  (92 277)  routing T_2_17.span4_horz_r_5 <X> T_2_17.lc_trk_g0_5
 (2 6)  (98 279)  (98 279)  IO control bit: IOUP_REN_0

 (3 6)  (99 279)  (99 279)  IO control bit: IOUP_IE_1

 (3 9)  (99 281)  (99 281)  IO control bit: IOUP_IE_0

 (13 10)  (107 283)  (107 283)  routing T_2_17.lc_trk_g0_5 <X> T_2_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (76 283)  (76 283)  IOB_1 IO Functioning bit
 (13 11)  (107 282)  (107 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (77 285)  (77 285)  IOB_1 IO Functioning bit
 (16 14)  (76 287)  (76 287)  IOB_1 IO Functioning bit


IO_Tile_3_17

 (3 1)  (153 273)  (153 273)  IO control bit: IOUP_REN_1

 (2 6)  (152 279)  (152 279)  IO control bit: IOUP_REN_0

 (3 6)  (153 279)  (153 279)  IO control bit: IOUP_IE_1

 (3 9)  (153 281)  (153 281)  IO control bit: IOUP_IE_0

 (12 10)  (160 283)  (160 283)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 283)  (161 283)  routing T_3_17.lc_trk_g1_4 <X> T_3_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 283)  (130 283)  IOB_1 IO Functioning bit
 (13 11)  (161 282)  (161 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (142 284)  (142 284)  routing T_3_17.span4_horz_r_12 <X> T_3_17.lc_trk_g1_4
 (5 13)  (143 285)  (143 285)  routing T_3_17.span4_horz_r_12 <X> T_3_17.lc_trk_g1_4
 (7 13)  (145 285)  (145 285)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_12 lc_trk_g1_4
 (17 13)  (131 285)  (131 285)  IOB_1 IO Functioning bit
 (16 14)  (130 287)  (130 287)  IOB_1 IO Functioning bit


IO_Tile_4_17

 (12 0)  (202 272)  (202 272)  routing T_4_17.span4_vert_25 <X> T_4_17.span4_horz_l_12
 (16 0)  (172 272)  (172 272)  IOB_0 IO Functioning bit
 (3 1)  (195 273)  (195 273)  IO control bit: IOUP_REN_1

 (17 3)  (173 274)  (173 274)  IOB_0 IO Functioning bit
 (12 4)  (202 276)  (202 276)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (172 276)  (172 276)  IOB_0 IO Functioning bit
 (12 5)  (202 277)  (202 277)  routing T_4_17.lc_trk_g1_3 <X> T_4_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (203 277)  (203 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (194 279)  (194 279)  IO control bit: IOUP_REN_0

 (3 6)  (195 279)  (195 279)  IO control bit: IOUP_IE_1

 (4 8)  (184 280)  (184 280)  routing T_4_17.span4_vert_32 <X> T_4_17.lc_trk_g1_0
 (3 9)  (195 281)  (195 281)  IO control bit: IOUP_IE_0

 (5 9)  (185 281)  (185 281)  routing T_4_17.span4_vert_32 <X> T_4_17.lc_trk_g1_0
 (6 9)  (186 281)  (186 281)  routing T_4_17.span4_vert_32 <X> T_4_17.lc_trk_g1_0
 (7 9)  (187 281)  (187 281)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_32 lc_trk_g1_0
 (6 10)  (186 283)  (186 283)  routing T_4_17.span12_vert_11 <X> T_4_17.lc_trk_g1_3
 (7 10)  (187 283)  (187 283)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_11 lc_trk_g1_3
 (12 10)  (202 283)  (202 283)  routing T_4_17.lc_trk_g1_0 <X> T_4_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (172 283)  (172 283)  IOB_1 IO Functioning bit
 (13 11)  (203 282)  (203 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (173 285)  (173 285)  IOB_1 IO Functioning bit
 (16 14)  (172 287)  (172 287)  IOB_1 IO Functioning bit


IO_Tile_5_17

 (6 0)  (240 272)  (240 272)  routing T_5_17.span4_vert_9 <X> T_5_17.lc_trk_g0_1
 (7 0)  (241 272)  (241 272)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (242 272)  (242 272)  routing T_5_17.span4_vert_9 <X> T_5_17.lc_trk_g0_1
 (16 0)  (226 272)  (226 272)  IOB_0 IO Functioning bit
 (3 1)  (249 273)  (249 273)  IO control bit: IOUP_REN_1

 (8 1)  (242 273)  (242 273)  routing T_5_17.span4_vert_9 <X> T_5_17.lc_trk_g0_1
 (4 2)  (238 275)  (238 275)  routing T_5_17.span4_vert_34 <X> T_5_17.lc_trk_g0_2
 (11 2)  (255 275)  (255 275)  routing T_5_17.span4_horz_r_1 <X> T_5_17.span4_horz_l_13
 (5 3)  (239 274)  (239 274)  routing T_5_17.span4_vert_34 <X> T_5_17.lc_trk_g0_2
 (6 3)  (240 274)  (240 274)  routing T_5_17.span4_vert_34 <X> T_5_17.lc_trk_g0_2
 (7 3)  (241 274)  (241 274)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_34 lc_trk_g0_2
 (17 3)  (227 274)  (227 274)  IOB_0 IO Functioning bit
 (16 4)  (226 276)  (226 276)  IOB_0 IO Functioning bit
 (12 5)  (256 277)  (256 277)  routing T_5_17.lc_trk_g0_2 <X> T_5_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (257 277)  (257 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (248 279)  (248 279)  IO control bit: IOUP_REN_0

 (3 6)  (249 279)  (249 279)  IO control bit: IOUP_IE_1

 (3 9)  (249 281)  (249 281)  IO control bit: IOUP_IE_0

 (16 10)  (226 283)  (226 283)  IOB_1 IO Functioning bit
 (13 11)  (257 282)  (257 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (227 285)  (227 285)  IOB_1 IO Functioning bit
 (16 14)  (226 287)  (226 287)  IOB_1 IO Functioning bit


IO_Tile_6_17

 (4 0)  (292 272)  (292 272)  routing T_6_17.span4_vert_0 <X> T_6_17.lc_trk_g0_0
 (16 0)  (280 272)  (280 272)  IOB_0 IO Functioning bit
 (3 1)  (303 273)  (303 273)  IO control bit: GIOUP1_REN_1

 (6 1)  (294 273)  (294 273)  routing T_6_17.span4_vert_0 <X> T_6_17.lc_trk_g0_0
 (7 1)  (295 273)  (295 273)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_0 lc_trk_g0_0
 (17 3)  (281 274)  (281 274)  IOB_0 IO Functioning bit
 (16 4)  (280 276)  (280 276)  IOB_0 IO Functioning bit
 (13 5)  (311 277)  (311 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (302 279)  (302 279)  IO control bit: GIOUP1_REN_0

 (3 6)  (303 279)  (303 279)  IO control bit: GIOUP1_IE_1

 (3 9)  (303 281)  (303 281)  IO control bit: GIOUP1_IE_0

 (12 10)  (310 283)  (310 283)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (311 283)  (311 283)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (280 283)  (280 283)  IOB_1 IO Functioning bit
 (12 11)  (310 282)  (310 282)  routing T_6_17.lc_trk_g1_6 <X> T_6_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (311 282)  (311 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (281 285)  (281 285)  IOB_1 IO Functioning bit
 (4 14)  (292 287)  (292 287)  routing T_6_17.span12_vert_6 <X> T_6_17.lc_trk_g1_6
 (16 14)  (280 287)  (280 287)  IOB_1 IO Functioning bit
 (4 15)  (292 286)  (292 286)  routing T_6_17.span12_vert_6 <X> T_6_17.lc_trk_g1_6
 (5 15)  (293 286)  (293 286)  routing T_6_17.span12_vert_6 <X> T_6_17.lc_trk_g1_6
 (7 15)  (295 286)  (295 286)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_6 lc_trk_g1_6


IO_Tile_7_17

 (16 0)  (338 272)  (338 272)  IOB_0 IO Functioning bit
 (3 1)  (361 273)  (361 273)  IO control bit: GIOUP0_REN_1

 (17 3)  (339 274)  (339 274)  IOB_0 IO Functioning bit
 (12 4)  (368 276)  (368 276)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (338 276)  (338 276)  IOB_0 IO Functioning bit
 (12 5)  (368 277)  (368 277)  routing T_7_17.lc_trk_g1_3 <X> T_7_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (369 277)  (369 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (360 279)  (360 279)  IO control bit: GIOUP0_REN_0

 (3 6)  (361 279)  (361 279)  IO control bit: GIOUP0_IE_1

 (3 9)  (361 281)  (361 281)  IO control bit: GIOUP0_IE_0

 (6 10)  (352 283)  (352 283)  routing T_7_17.span4_vert_11 <X> T_7_17.lc_trk_g1_3
 (7 10)  (353 283)  (353 283)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_11 lc_trk_g1_3
 (8 10)  (354 283)  (354 283)  routing T_7_17.span4_vert_11 <X> T_7_17.lc_trk_g1_3
 (8 11)  (354 282)  (354 282)  routing T_7_17.span4_vert_11 <X> T_7_17.lc_trk_g1_3


IO_Tile_8_17

 (4 0)  (404 272)  (404 272)  routing T_8_17.span4_vert_40 <X> T_8_17.lc_trk_g0_0
 (16 0)  (392 272)  (392 272)  IOB_0 IO Functioning bit
 (3 1)  (415 273)  (415 273)  IO control bit: BIOUP_REN_1

 (4 1)  (404 273)  (404 273)  routing T_8_17.span4_vert_40 <X> T_8_17.lc_trk_g0_0
 (5 1)  (405 273)  (405 273)  routing T_8_17.span4_vert_40 <X> T_8_17.lc_trk_g0_0
 (6 1)  (406 273)  (406 273)  routing T_8_17.span4_vert_40 <X> T_8_17.lc_trk_g0_0
 (7 1)  (407 273)  (407 273)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (17 3)  (393 274)  (393 274)  IOB_0 IO Functioning bit
 (16 4)  (392 276)  (392 276)  IOB_0 IO Functioning bit
 (13 5)  (423 277)  (423 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (414 279)  (414 279)  IO control bit: BIOUP_REN_0

 (3 6)  (415 279)  (415 279)  IO control bit: BIOUP_IE_1

 (3 9)  (415 281)  (415 281)  IO control bit: BIOUP_IE_0

 (12 10)  (422 283)  (422 283)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (392 283)  (392 283)  IOB_1 IO Functioning bit
 (5 11)  (405 282)  (405 282)  routing T_8_17.logic_op_bnr_2 <X> T_8_17.lc_trk_g1_2
 (7 11)  (407 282)  (407 282)  Enable bit of Mux _local_links/g1_mux_2 => logic_op_bnr_2 lc_trk_g1_2
 (12 11)  (422 282)  (422 282)  routing T_8_17.lc_trk_g1_2 <X> T_8_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (423 282)  (423 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (393 285)  (393 285)  IOB_1 IO Functioning bit
 (16 14)  (392 287)  (392 287)  IOB_1 IO Functioning bit


IO_Tile_9_17

 (16 0)  (446 272)  (446 272)  IOB_0 IO Functioning bit
 (3 1)  (469 273)  (469 273)  IO control bit: IOUP_REN_1

 (11 2)  (475 275)  (475 275)  routing T_9_17.span4_vert_7 <X> T_9_17.span4_horz_l_13
 (12 2)  (476 275)  (476 275)  routing T_9_17.span4_vert_7 <X> T_9_17.span4_horz_l_13
 (17 3)  (447 274)  (447 274)  IOB_0 IO Functioning bit
 (4 4)  (458 276)  (458 276)  routing T_9_17.span4_vert_12 <X> T_9_17.lc_trk_g0_4
 (13 4)  (477 276)  (477 276)  routing T_9_17.lc_trk_g0_4 <X> T_9_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (446 276)  (446 276)  IOB_0 IO Functioning bit
 (4 5)  (458 277)  (458 277)  routing T_9_17.span4_vert_12 <X> T_9_17.lc_trk_g0_4
 (6 5)  (460 277)  (460 277)  routing T_9_17.span4_vert_12 <X> T_9_17.lc_trk_g0_4
 (7 5)  (461 277)  (461 277)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (13 5)  (477 277)  (477 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (468 279)  (468 279)  IO control bit: IOUP_REN_0

 (4 8)  (458 280)  (458 280)  routing T_9_17.logic_op_bot_0 <X> T_9_17.lc_trk_g1_0
 (4 9)  (458 281)  (458 281)  routing T_9_17.logic_op_bot_0 <X> T_9_17.lc_trk_g1_0
 (7 9)  (461 281)  (461 281)  Enable bit of Mux _local_links/g1_mux_0 => logic_op_bot_0 lc_trk_g1_0
 (12 10)  (476 283)  (476 283)  routing T_9_17.lc_trk_g1_0 <X> T_9_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (446 283)  (446 283)  IOB_1 IO Functioning bit
 (13 11)  (477 282)  (477 282)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (447 285)  (447 285)  IOB_1 IO Functioning bit
 (16 14)  (446 287)  (446 287)  IOB_1 IO Functioning bit


IO_Tile_10_17

 (13 0)  (531 272)  (531 272)  routing T_10_17.span4_horz_r_0 <X> T_10_17.span4_vert_1
 (14 0)  (532 272)  (532 272)  routing T_10_17.span4_horz_r_0 <X> T_10_17.span4_vert_1
 (3 1)  (523 273)  (523 273)  IO control bit: IOUP_REN_1

 (17 3)  (501 274)  (501 274)  IOB_0 IO Functioning bit
 (2 6)  (522 279)  (522 279)  IO control bit: IOUP_REN_0

 (3 6)  (523 279)  (523 279)  IO control bit: IOUP_IE_1

 (1 9)  (521 281)  (521 281)  Enable bit of Mux _out_links/OutMux1_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_12
 (3 9)  (523 281)  (523 281)  IO control bit: IOUP_IE_0

 (17 13)  (501 285)  (501 285)  IOB_1 IO Functioning bit


IO_Tile_11_17

 (3 1)  (565 273)  (565 273)  IO control bit: IOUP_REN_1

 (2 6)  (564 279)  (564 279)  IO control bit: IOUP_REN_0

 (3 9)  (565 281)  (565 281)  IO control bit: IOUP_IE_0

 (0 11)  (561 282)  (561 282)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (543 285)  (543 285)  IOB_1 IO Functioning bit


IO_Tile_12_17

 (3 1)  (619 273)  (619 273)  IO control bit: IOUP_REN_1

 (1 2)  (617 275)  (617 275)  Enable bit of Mux _out_links/OutMux8_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_8
 (17 3)  (597 274)  (597 274)  IOB_0 IO Functioning bit
 (2 6)  (618 279)  (618 279)  IO control bit: IOUP_REN_0

 (0 11)  (615 282)  (615 282)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_44
 (17 13)  (597 285)  (597 285)  IOB_1 IO Functioning bit


IO_Tile_0_16

 (3 1)  (14 257)  (14 257)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 262)  (15 262)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 262)  (14 262)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 265)  (14 265)  IO control bit: IOLEFT_IE_0



LogicTile_8_16

 (11 6)  (399 262)  (399 262)  routing T_8_16.sp4_v_b_9 <X> T_8_16.sp4_v_t_40
 (13 6)  (401 262)  (401 262)  routing T_8_16.sp4_v_b_9 <X> T_8_16.sp4_v_t_40


LogicTile_9_16

 (0 0)  (442 256)  (442 256)  Negative Clock bit

 (22 0)  (464 256)  (464 256)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (465 256)  (465 256)  routing T_9_16.sp4_v_b_19 <X> T_9_16.lc_trk_g0_3
 (24 0)  (466 256)  (466 256)  routing T_9_16.sp4_v_b_19 <X> T_9_16.lc_trk_g0_3
 (29 0)  (471 256)  (471 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (472 256)  (472 256)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (474 256)  (474 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (35 0)  (477 256)  (477 256)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.input_2_0
 (36 0)  (478 256)  (478 256)  LC_0 Logic Functioning bit
 (37 0)  (479 256)  (479 256)  LC_0 Logic Functioning bit
 (38 0)  (480 256)  (480 256)  LC_0 Logic Functioning bit
 (41 0)  (483 256)  (483 256)  LC_0 Logic Functioning bit
 (43 0)  (485 256)  (485 256)  LC_0 Logic Functioning bit
 (45 0)  (487 256)  (487 256)  LC_0 Logic Functioning bit
 (28 1)  (470 257)  (470 257)  routing T_9_16.lc_trk_g2_0 <X> T_9_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 257)  (471 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (472 257)  (472 257)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_0/in_1
 (31 1)  (473 257)  (473 257)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (474 257)  (474 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (475 257)  (475 257)  routing T_9_16.lc_trk_g2_4 <X> T_9_16.input_2_0
 (36 1)  (478 257)  (478 257)  LC_0 Logic Functioning bit
 (37 1)  (479 257)  (479 257)  LC_0 Logic Functioning bit
 (0 2)  (442 258)  (442 258)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (2 2)  (444 258)  (444 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (464 258)  (464 258)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (465 258)  (465 258)  routing T_9_16.sp4_v_b_23 <X> T_9_16.lc_trk_g0_7
 (24 2)  (466 258)  (466 258)  routing T_9_16.sp4_v_b_23 <X> T_9_16.lc_trk_g0_7
 (25 2)  (467 258)  (467 258)  routing T_9_16.sp4_h_r_14 <X> T_9_16.lc_trk_g0_6
 (27 2)  (469 258)  (469 258)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (28 2)  (470 258)  (470 258)  routing T_9_16.lc_trk_g3_1 <X> T_9_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 258)  (471 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (473 258)  (473 258)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 258)  (474 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (476 258)  (476 258)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (36 2)  (478 258)  (478 258)  LC_1 Logic Functioning bit
 (38 2)  (480 258)  (480 258)  LC_1 Logic Functioning bit
 (43 2)  (485 258)  (485 258)  LC_1 Logic Functioning bit
 (45 2)  (487 258)  (487 258)  LC_1 Logic Functioning bit
 (0 3)  (442 259)  (442 259)  routing T_9_16.glb_netwk_3 <X> T_9_16.wire_logic_cluster/lc_7/clk
 (22 3)  (464 259)  (464 259)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_14 lc_trk_g0_6
 (23 3)  (465 259)  (465 259)  routing T_9_16.sp4_h_r_14 <X> T_9_16.lc_trk_g0_6
 (24 3)  (466 259)  (466 259)  routing T_9_16.sp4_h_r_14 <X> T_9_16.lc_trk_g0_6
 (26 3)  (468 259)  (468 259)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (471 259)  (471 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (473 259)  (473 259)  routing T_9_16.lc_trk_g1_7 <X> T_9_16.wire_logic_cluster/lc_1/in_3
 (32 3)  (474 259)  (474 259)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (475 259)  (475 259)  routing T_9_16.lc_trk_g2_1 <X> T_9_16.input_2_1
 (36 3)  (478 259)  (478 259)  LC_1 Logic Functioning bit
 (37 3)  (479 259)  (479 259)  LC_1 Logic Functioning bit
 (38 3)  (480 259)  (480 259)  LC_1 Logic Functioning bit
 (42 3)  (484 259)  (484 259)  LC_1 Logic Functioning bit
 (48 3)  (490 259)  (490 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (0 4)  (442 260)  (442 260)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 4)  (443 260)  (443 260)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (468 260)  (468 260)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (471 260)  (471 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 260)  (472 260)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (32 4)  (474 260)  (474 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (477 260)  (477 260)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.input_2_2
 (36 4)  (478 260)  (478 260)  LC_2 Logic Functioning bit
 (37 4)  (479 260)  (479 260)  LC_2 Logic Functioning bit
 (38 4)  (480 260)  (480 260)  LC_2 Logic Functioning bit
 (41 4)  (483 260)  (483 260)  LC_2 Logic Functioning bit
 (43 4)  (485 260)  (485 260)  LC_2 Logic Functioning bit
 (45 4)  (487 260)  (487 260)  LC_2 Logic Functioning bit
 (0 5)  (442 261)  (442 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (1 5)  (443 261)  (443 261)  routing T_9_16.lc_trk_g3_3 <X> T_9_16.wire_logic_cluster/lc_7/cen
 (26 5)  (468 261)  (468 261)  routing T_9_16.lc_trk_g0_6 <X> T_9_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 261)  (471 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (472 261)  (472 261)  routing T_9_16.lc_trk_g0_7 <X> T_9_16.wire_logic_cluster/lc_2/in_1
 (31 5)  (473 261)  (473 261)  routing T_9_16.lc_trk_g0_3 <X> T_9_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (474 261)  (474 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (475 261)  (475 261)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.input_2_2
 (34 5)  (476 261)  (476 261)  routing T_9_16.lc_trk_g3_5 <X> T_9_16.input_2_2
 (36 5)  (478 261)  (478 261)  LC_2 Logic Functioning bit
 (37 5)  (479 261)  (479 261)  LC_2 Logic Functioning bit
 (22 6)  (464 262)  (464 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (465 262)  (465 262)  routing T_9_16.sp4_v_b_23 <X> T_9_16.lc_trk_g1_7
 (24 6)  (466 262)  (466 262)  routing T_9_16.sp4_v_b_23 <X> T_9_16.lc_trk_g1_7
 (14 8)  (456 264)  (456 264)  routing T_9_16.sp4_v_b_24 <X> T_9_16.lc_trk_g2_0
 (15 8)  (457 264)  (457 264)  routing T_9_16.sp4_h_r_33 <X> T_9_16.lc_trk_g2_1
 (16 8)  (458 264)  (458 264)  routing T_9_16.sp4_h_r_33 <X> T_9_16.lc_trk_g2_1
 (17 8)  (459 264)  (459 264)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (460 264)  (460 264)  routing T_9_16.sp4_h_r_33 <X> T_9_16.lc_trk_g2_1
 (16 9)  (458 265)  (458 265)  routing T_9_16.sp4_v_b_24 <X> T_9_16.lc_trk_g2_0
 (17 9)  (459 265)  (459 265)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (15 11)  (457 267)  (457 267)  routing T_9_16.tnr_op_4 <X> T_9_16.lc_trk_g2_4
 (17 11)  (459 267)  (459 267)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (17 12)  (459 268)  (459 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (463 268)  (463 268)  routing T_9_16.sp4_v_t_14 <X> T_9_16.lc_trk_g3_3
 (22 12)  (464 268)  (464 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (465 268)  (465 268)  routing T_9_16.sp4_v_t_14 <X> T_9_16.lc_trk_g3_3
 (0 14)  (442 270)  (442 270)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 270)  (443 270)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (459 270)  (459 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (0 15)  (442 271)  (442 271)  routing T_9_16.glb_netwk_6 <X> T_9_16.wire_logic_cluster/lc_7/s_r
 (18 15)  (460 271)  (460 271)  routing T_9_16.sp4_r_v_b_45 <X> T_9_16.lc_trk_g3_5


LogicTile_11_16

 (5 14)  (543 270)  (543 270)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_h_l_44
 (6 15)  (544 271)  (544 271)  routing T_11_16.sp4_v_t_44 <X> T_11_16.sp4_h_l_44


LogicTile_12_16

 (5 6)  (597 262)  (597 262)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_l_38
 (4 7)  (596 263)  (596 263)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_l_38
 (6 7)  (598 263)  (598 263)  routing T_12_16.sp4_v_t_44 <X> T_12_16.sp4_h_l_38


IO_Tile_13_16

 (3 1)  (649 257)  (649 257)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 262)  (648 262)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 262)  (649 262)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 265)  (649 265)  IO control bit: IORIGHT_IE_0



IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: IOLEFT_REN_1

 (11 2)  (6 242)  (6 242)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_t_13
 (12 2)  (5 242)  (5 242)  routing T_0_15.span4_horz_7 <X> T_0_15.span4_vert_t_13
 (2 6)  (15 246)  (15 246)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 246)  (14 246)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 249)  (14 249)  IO control bit: IOLEFT_IE_0



RAM_Tile_3_15

 (7 1)  (133 241)  (133 241)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_15

 (8 3)  (176 243)  (176 243)  routing T_4_15.sp4_h_r_7 <X> T_4_15.sp4_v_t_36
 (9 3)  (177 243)  (177 243)  routing T_4_15.sp4_h_r_7 <X> T_4_15.sp4_v_t_36
 (10 3)  (178 243)  (178 243)  routing T_4_15.sp4_h_r_7 <X> T_4_15.sp4_v_t_36
 (8 10)  (176 250)  (176 250)  routing T_4_15.sp4_h_r_11 <X> T_4_15.sp4_h_l_42
 (10 10)  (178 250)  (178 250)  routing T_4_15.sp4_h_r_11 <X> T_4_15.sp4_h_l_42
 (11 10)  (179 250)  (179 250)  routing T_4_15.sp4_v_b_5 <X> T_4_15.sp4_v_t_45
 (12 11)  (180 251)  (180 251)  routing T_4_15.sp4_v_b_5 <X> T_4_15.sp4_v_t_45


LogicTile_5_15

 (9 15)  (231 255)  (231 255)  routing T_5_15.sp4_v_b_10 <X> T_5_15.sp4_v_t_47


LogicTile_6_15

 (19 2)  (295 242)  (295 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_8_15

 (8 10)  (396 250)  (396 250)  routing T_8_15.sp4_h_r_11 <X> T_8_15.sp4_h_l_42
 (10 10)  (398 250)  (398 250)  routing T_8_15.sp4_h_r_11 <X> T_8_15.sp4_h_l_42
 (11 15)  (399 255)  (399 255)  routing T_8_15.sp4_h_r_3 <X> T_8_15.sp4_h_l_46
 (13 15)  (401 255)  (401 255)  routing T_8_15.sp4_h_r_3 <X> T_8_15.sp4_h_l_46


LogicTile_9_15

 (0 0)  (442 240)  (442 240)  Negative Clock bit

 (17 1)  (459 241)  (459 241)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (0 2)  (442 242)  (442 242)  routing T_9_15.glb_netwk_3 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (2 2)  (444 242)  (444 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (442 243)  (442 243)  routing T_9_15.glb_netwk_3 <X> T_9_15.wire_logic_cluster/lc_7/clk
 (0 4)  (442 244)  (442 244)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (1 4)  (443 244)  (443 244)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (15 4)  (457 244)  (457 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (16 4)  (458 244)  (458 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (17 4)  (459 244)  (459 244)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (460 244)  (460 244)  routing T_9_15.sp4_h_r_9 <X> T_9_15.lc_trk_g1_1
 (27 4)  (469 244)  (469 244)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (471 244)  (471 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (472 244)  (472 244)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (31 4)  (473 244)  (473 244)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (32 4)  (474 244)  (474 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (475 244)  (475 244)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (478 244)  (478 244)  LC_2 Logic Functioning bit
 (37 4)  (479 244)  (479 244)  LC_2 Logic Functioning bit
 (38 4)  (480 244)  (480 244)  LC_2 Logic Functioning bit
 (39 4)  (481 244)  (481 244)  LC_2 Logic Functioning bit
 (40 4)  (482 244)  (482 244)  LC_2 Logic Functioning bit
 (42 4)  (484 244)  (484 244)  LC_2 Logic Functioning bit
 (45 4)  (487 244)  (487 244)  LC_2 Logic Functioning bit
 (0 5)  (442 245)  (442 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (1 5)  (443 245)  (443 245)  routing T_9_15.lc_trk_g3_3 <X> T_9_15.wire_logic_cluster/lc_7/cen
 (22 5)  (464 245)  (464 245)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (27 5)  (469 245)  (469 245)  routing T_9_15.lc_trk_g1_1 <X> T_9_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (471 245)  (471 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (472 245)  (472 245)  routing T_9_15.lc_trk_g1_6 <X> T_9_15.wire_logic_cluster/lc_2/in_1
 (37 5)  (479 245)  (479 245)  LC_2 Logic Functioning bit
 (39 5)  (481 245)  (481 245)  LC_2 Logic Functioning bit
 (40 5)  (482 245)  (482 245)  LC_2 Logic Functioning bit
 (42 5)  (484 245)  (484 245)  LC_2 Logic Functioning bit
 (51 5)  (493 245)  (493 245)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (457 246)  (457 246)  routing T_9_15.bot_op_5 <X> T_9_15.lc_trk_g1_5
 (17 6)  (459 246)  (459 246)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 6)  (468 246)  (468 246)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (28 6)  (470 246)  (470 246)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (471 246)  (471 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (472 246)  (472 246)  routing T_9_15.lc_trk_g2_4 <X> T_9_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (473 246)  (473 246)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (474 246)  (474 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (476 246)  (476 246)  routing T_9_15.lc_trk_g1_5 <X> T_9_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (478 246)  (478 246)  LC_3 Logic Functioning bit
 (38 6)  (480 246)  (480 246)  LC_3 Logic Functioning bit
 (40 6)  (482 246)  (482 246)  LC_3 Logic Functioning bit
 (41 6)  (483 246)  (483 246)  LC_3 Logic Functioning bit
 (42 6)  (484 246)  (484 246)  LC_3 Logic Functioning bit
 (43 6)  (485 246)  (485 246)  LC_3 Logic Functioning bit
 (45 6)  (487 246)  (487 246)  LC_3 Logic Functioning bit
 (46 6)  (488 246)  (488 246)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (22 7)  (464 247)  (464 247)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (466 247)  (466 247)  routing T_9_15.bot_op_6 <X> T_9_15.lc_trk_g1_6
 (28 7)  (470 247)  (470 247)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (471 247)  (471 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (40 7)  (482 247)  (482 247)  LC_3 Logic Functioning bit
 (41 7)  (483 247)  (483 247)  LC_3 Logic Functioning bit
 (42 7)  (484 247)  (484 247)  LC_3 Logic Functioning bit
 (43 7)  (485 247)  (485 247)  LC_3 Logic Functioning bit
 (25 8)  (467 248)  (467 248)  routing T_9_15.sp4_v_t_23 <X> T_9_15.lc_trk_g2_2
 (22 9)  (464 249)  (464 249)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_t_23 lc_trk_g2_2
 (23 9)  (465 249)  (465 249)  routing T_9_15.sp4_v_t_23 <X> T_9_15.lc_trk_g2_2
 (25 9)  (467 249)  (467 249)  routing T_9_15.sp4_v_t_23 <X> T_9_15.lc_trk_g2_2
 (17 10)  (459 250)  (459 250)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (460 250)  (460 250)  routing T_9_15.bnl_op_5 <X> T_9_15.lc_trk_g2_5
 (14 11)  (456 251)  (456 251)  routing T_9_15.sp4_r_v_b_36 <X> T_9_15.lc_trk_g2_4
 (17 11)  (459 251)  (459 251)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (18 11)  (460 251)  (460 251)  routing T_9_15.bnl_op_5 <X> T_9_15.lc_trk_g2_5
 (21 12)  (463 252)  (463 252)  routing T_9_15.bnl_op_3 <X> T_9_15.lc_trk_g3_3
 (22 12)  (464 252)  (464 252)  Enable bit of Mux _local_links/g3_mux_3 => bnl_op_3 lc_trk_g3_3
 (21 13)  (463 253)  (463 253)  routing T_9_15.bnl_op_3 <X> T_9_15.lc_trk_g3_3
 (0 14)  (442 254)  (442 254)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (443 254)  (443 254)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (26 14)  (468 254)  (468 254)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (471 254)  (471 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (474 254)  (474 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (475 254)  (475 254)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (478 254)  (478 254)  LC_7 Logic Functioning bit
 (38 14)  (480 254)  (480 254)  LC_7 Logic Functioning bit
 (43 14)  (485 254)  (485 254)  LC_7 Logic Functioning bit
 (45 14)  (487 254)  (487 254)  LC_7 Logic Functioning bit
 (0 15)  (442 255)  (442 255)  routing T_9_15.glb_netwk_6 <X> T_9_15.wire_logic_cluster/lc_7/s_r
 (28 15)  (470 255)  (470 255)  routing T_9_15.lc_trk_g2_5 <X> T_9_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (471 255)  (471 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (473 255)  (473 255)  routing T_9_15.lc_trk_g2_2 <X> T_9_15.wire_logic_cluster/lc_7/in_3
 (32 15)  (474 255)  (474 255)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_2 input_2_7
 (34 15)  (476 255)  (476 255)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.input_2_7
 (35 15)  (477 255)  (477 255)  routing T_9_15.lc_trk_g1_2 <X> T_9_15.input_2_7
 (36 15)  (478 255)  (478 255)  LC_7 Logic Functioning bit
 (37 15)  (479 255)  (479 255)  LC_7 Logic Functioning bit
 (38 15)  (480 255)  (480 255)  LC_7 Logic Functioning bit
 (42 15)  (484 255)  (484 255)  LC_7 Logic Functioning bit
 (46 15)  (488 255)  (488 255)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14


RAM_Tile_10_15

 (7 1)  (503 241)  (503 241)  Ram config bit: MEMB_Power_Up_Control

 (13 10)  (509 250)  (509 250)  routing T_10_15.sp4_h_r_8 <X> T_10_15.sp4_v_t_45
 (12 11)  (508 251)  (508 251)  routing T_10_15.sp4_h_r_8 <X> T_10_15.sp4_v_t_45


IO_Tile_13_15

 (2 1)  (648 241)  (648 241)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (649 241)  (649 241)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 243)  (663 243)  IOB_0 IO Functioning bit
 (2 6)  (648 246)  (648 246)  IO control bit: IORIGHT_REN_0

 (0 11)  (646 251)  (646 251)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (663 253)  (663 253)  IOB_1 IO Functioning bit


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 230)  (15 230)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 230)  (14 230)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 233)  (14 233)  IO control bit: BIOLEFT_IE_0

 (12 10)  (5 234)  (5 234)  routing T_0_14.lc_trk_g1_4 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 234)  (4 234)  routing T_0_14.lc_trk_g1_4 <X> T_0_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 234)  (1 234)  IOB_1 IO Functioning bit
 (13 11)  (4 235)  (4 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (13 237)  (13 237)  routing T_0_14.span4_vert_b_4 <X> T_0_14.lc_trk_g1_4
 (5 13)  (12 237)  (12 237)  routing T_0_14.span4_vert_b_4 <X> T_0_14.lc_trk_g1_4
 (7 13)  (10 237)  (10 237)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 237)  (0 237)  IOB_1 IO Functioning bit
 (16 14)  (1 238)  (1 238)  IOB_1 IO Functioning bit


LogicTile_4_14

 (0 0)  (168 224)  (168 224)  Negative Clock bit

 (26 0)  (194 224)  (194 224)  routing T_4_14.lc_trk_g0_4 <X> T_4_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (195 224)  (195 224)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (28 0)  (196 224)  (196 224)  routing T_4_14.lc_trk_g3_0 <X> T_4_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 224)  (197 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 224)  (200 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (202 224)  (202 224)  routing T_4_14.lc_trk_g1_2 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (36 0)  (204 224)  (204 224)  LC_0 Logic Functioning bit
 (37 0)  (205 224)  (205 224)  LC_0 Logic Functioning bit
 (38 0)  (206 224)  (206 224)  LC_0 Logic Functioning bit
 (41 0)  (209 224)  (209 224)  LC_0 Logic Functioning bit
 (43 0)  (211 224)  (211 224)  LC_0 Logic Functioning bit
 (45 0)  (213 224)  (213 224)  LC_0 Logic Functioning bit
 (52 0)  (220 224)  (220 224)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (29 1)  (197 225)  (197 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 225)  (199 225)  routing T_4_14.lc_trk_g1_2 <X> T_4_14.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 225)  (200 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_1 input_2_0
 (33 1)  (201 225)  (201 225)  routing T_4_14.lc_trk_g3_1 <X> T_4_14.input_2_0
 (34 1)  (202 225)  (202 225)  routing T_4_14.lc_trk_g3_1 <X> T_4_14.input_2_0
 (36 1)  (204 225)  (204 225)  LC_0 Logic Functioning bit
 (37 1)  (205 225)  (205 225)  LC_0 Logic Functioning bit
 (0 2)  (168 226)  (168 226)  routing T_4_14.glb_netwk_3 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (2 2)  (170 226)  (170 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (182 226)  (182 226)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g0_4
 (0 3)  (168 227)  (168 227)  routing T_4_14.glb_netwk_3 <X> T_4_14.wire_logic_cluster/lc_7/clk
 (14 3)  (182 227)  (182 227)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g0_4
 (15 3)  (183 227)  (183 227)  routing T_4_14.sp12_h_l_3 <X> T_4_14.lc_trk_g0_4
 (17 3)  (185 227)  (185 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (0 4)  (168 228)  (168 228)  routing T_4_14.lc_trk_g3_3 <X> T_4_14.wire_logic_cluster/lc_7/cen
 (1 4)  (169 228)  (169 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (168 229)  (168 229)  routing T_4_14.lc_trk_g3_3 <X> T_4_14.wire_logic_cluster/lc_7/cen
 (1 5)  (169 229)  (169 229)  routing T_4_14.lc_trk_g3_3 <X> T_4_14.wire_logic_cluster/lc_7/cen
 (22 5)  (190 229)  (190 229)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_r_10 lc_trk_g1_2
 (23 5)  (191 229)  (191 229)  routing T_4_14.sp12_h_r_10 <X> T_4_14.lc_trk_g1_2
 (16 12)  (184 236)  (184 236)  routing T_4_14.sp4_v_b_33 <X> T_4_14.lc_trk_g3_1
 (17 12)  (185 236)  (185 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (186 236)  (186 236)  routing T_4_14.sp4_v_b_33 <X> T_4_14.lc_trk_g3_1
 (21 12)  (189 236)  (189 236)  routing T_4_14.sp4_h_r_43 <X> T_4_14.lc_trk_g3_3
 (22 12)  (190 236)  (190 236)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (191 236)  (191 236)  routing T_4_14.sp4_h_r_43 <X> T_4_14.lc_trk_g3_3
 (24 12)  (192 236)  (192 236)  routing T_4_14.sp4_h_r_43 <X> T_4_14.lc_trk_g3_3
 (15 13)  (183 237)  (183 237)  routing T_4_14.sp4_v_t_29 <X> T_4_14.lc_trk_g3_0
 (16 13)  (184 237)  (184 237)  routing T_4_14.sp4_v_t_29 <X> T_4_14.lc_trk_g3_0
 (17 13)  (185 237)  (185 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (18 13)  (186 237)  (186 237)  routing T_4_14.sp4_v_b_33 <X> T_4_14.lc_trk_g3_1
 (21 13)  (189 237)  (189 237)  routing T_4_14.sp4_h_r_43 <X> T_4_14.lc_trk_g3_3
 (0 14)  (168 238)  (168 238)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 238)  (169 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (168 239)  (168 239)  routing T_4_14.glb_netwk_6 <X> T_4_14.wire_logic_cluster/lc_7/s_r


LogicTile_5_14

 (0 0)  (222 224)  (222 224)  Negative Clock bit

 (22 1)  (244 225)  (244 225)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_26 lc_trk_g0_2
 (0 2)  (222 226)  (222 226)  routing T_5_14.glb_netwk_3 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (2 2)  (224 226)  (224 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (237 226)  (237 226)  routing T_5_14.sp4_h_r_21 <X> T_5_14.lc_trk_g0_5
 (16 2)  (238 226)  (238 226)  routing T_5_14.sp4_h_r_21 <X> T_5_14.lc_trk_g0_5
 (17 2)  (239 226)  (239 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (240 226)  (240 226)  routing T_5_14.sp4_h_r_21 <X> T_5_14.lc_trk_g0_5
 (0 3)  (222 227)  (222 227)  routing T_5_14.glb_netwk_3 <X> T_5_14.wire_logic_cluster/lc_7/clk
 (18 3)  (240 227)  (240 227)  routing T_5_14.sp4_h_r_21 <X> T_5_14.lc_trk_g0_5
 (1 4)  (223 228)  (223 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (244 228)  (244 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_3 lc_trk_g1_3
 (23 4)  (245 228)  (245 228)  routing T_5_14.sp4_h_r_3 <X> T_5_14.lc_trk_g1_3
 (24 4)  (246 228)  (246 228)  routing T_5_14.sp4_h_r_3 <X> T_5_14.lc_trk_g1_3
 (29 4)  (251 228)  (251 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 228)  (252 228)  routing T_5_14.lc_trk_g0_5 <X> T_5_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (253 228)  (253 228)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 228)  (254 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (256 228)  (256 228)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (257 228)  (257 228)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.input_2_2
 (45 4)  (267 228)  (267 228)  LC_2 Logic Functioning bit
 (0 5)  (222 229)  (222 229)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_7/cen
 (1 5)  (223 229)  (223 229)  routing T_5_14.lc_trk_g1_3 <X> T_5_14.wire_logic_cluster/lc_7/cen
 (5 5)  (227 229)  (227 229)  routing T_5_14.sp4_h_r_3 <X> T_5_14.sp4_v_b_3
 (21 5)  (243 229)  (243 229)  routing T_5_14.sp4_h_r_3 <X> T_5_14.lc_trk_g1_3
 (27 5)  (249 229)  (249 229)  routing T_5_14.lc_trk_g3_1 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (250 229)  (250 229)  routing T_5_14.lc_trk_g3_1 <X> T_5_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 229)  (251 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (254 229)  (254 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (255 229)  (255 229)  routing T_5_14.lc_trk_g2_4 <X> T_5_14.input_2_2
 (36 5)  (258 229)  (258 229)  LC_2 Logic Functioning bit
 (53 5)  (275 229)  (275 229)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (236 230)  (236 230)  routing T_5_14.sp4_h_l_9 <X> T_5_14.lc_trk_g1_4
 (14 7)  (236 231)  (236 231)  routing T_5_14.sp4_h_l_9 <X> T_5_14.lc_trk_g1_4
 (15 7)  (237 231)  (237 231)  routing T_5_14.sp4_h_l_9 <X> T_5_14.lc_trk_g1_4
 (16 7)  (238 231)  (238 231)  routing T_5_14.sp4_h_l_9 <X> T_5_14.lc_trk_g1_4
 (17 7)  (239 231)  (239 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (5 10)  (227 234)  (227 234)  routing T_5_14.sp4_h_r_3 <X> T_5_14.sp4_h_l_43
 (4 11)  (226 235)  (226 235)  routing T_5_14.sp4_h_r_3 <X> T_5_14.sp4_h_l_43
 (17 11)  (239 235)  (239 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (15 12)  (237 236)  (237 236)  routing T_5_14.sp4_v_t_28 <X> T_5_14.lc_trk_g3_1
 (16 12)  (238 236)  (238 236)  routing T_5_14.sp4_v_t_28 <X> T_5_14.lc_trk_g3_1
 (17 12)  (239 236)  (239 236)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (29 12)  (251 236)  (251 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 236)  (252 236)  routing T_5_14.lc_trk_g0_5 <X> T_5_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (253 236)  (253 236)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (254 236)  (254 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (256 236)  (256 236)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_6/in_3
 (45 12)  (267 236)  (267 236)  LC_6 Logic Functioning bit
 (51 12)  (273 236)  (273 236)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (27 13)  (249 237)  (249 237)  routing T_5_14.lc_trk_g3_1 <X> T_5_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 237)  (250 237)  routing T_5_14.lc_trk_g3_1 <X> T_5_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 237)  (251 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (32 13)  (254 237)  (254 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (257 237)  (257 237)  routing T_5_14.lc_trk_g0_2 <X> T_5_14.input_2_6
 (36 13)  (258 237)  (258 237)  LC_6 Logic Functioning bit
 (0 14)  (222 238)  (222 238)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 238)  (223 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (222 239)  (222 239)  routing T_5_14.glb_netwk_6 <X> T_5_14.wire_logic_cluster/lc_7/s_r


LogicTile_6_14

 (12 8)  (288 232)  (288 232)  routing T_6_14.sp4_v_b_2 <X> T_6_14.sp4_h_r_8
 (11 9)  (287 233)  (287 233)  routing T_6_14.sp4_v_b_2 <X> T_6_14.sp4_h_r_8
 (13 9)  (289 233)  (289 233)  routing T_6_14.sp4_v_b_2 <X> T_6_14.sp4_h_r_8


LogicTile_7_14

 (0 0)  (334 224)  (334 224)  Negative Clock bit

 (29 0)  (363 224)  (363 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (364 224)  (364 224)  routing T_7_14.lc_trk_g0_5 <X> T_7_14.wire_logic_cluster/lc_0/in_1
 (31 0)  (365 224)  (365 224)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 224)  (366 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (368 224)  (368 224)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_0/in_3
 (35 0)  (369 224)  (369 224)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.input_2_0
 (38 0)  (372 224)  (372 224)  LC_0 Logic Functioning bit
 (41 0)  (375 224)  (375 224)  LC_0 Logic Functioning bit
 (45 0)  (379 224)  (379 224)  LC_0 Logic Functioning bit
 (26 1)  (360 225)  (360 225)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (361 225)  (361 225)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 225)  (363 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_3 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 225)  (366 225)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (367 225)  (367 225)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.input_2_0
 (34 1)  (368 225)  (368 225)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.input_2_0
 (35 1)  (369 225)  (369 225)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.input_2_0
 (40 1)  (374 225)  (374 225)  LC_0 Logic Functioning bit
 (53 1)  (387 225)  (387 225)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (334 226)  (334 226)  routing T_7_14.glb_netwk_3 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (2 2)  (336 226)  (336 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (349 226)  (349 226)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g0_5
 (16 2)  (350 226)  (350 226)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g0_5
 (17 2)  (351 226)  (351 226)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (352 226)  (352 226)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g0_5
 (0 3)  (334 227)  (334 227)  routing T_7_14.glb_netwk_3 <X> T_7_14.wire_logic_cluster/lc_7/clk
 (18 3)  (352 227)  (352 227)  routing T_7_14.sp4_h_r_21 <X> T_7_14.lc_trk_g0_5
 (0 4)  (334 228)  (334 228)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_7/cen
 (1 4)  (335 228)  (335 228)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (22 4)  (356 228)  (356 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_3 lc_trk_g1_3
 (0 5)  (334 229)  (334 229)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_7/cen
 (1 5)  (335 229)  (335 229)  routing T_7_14.lc_trk_g3_3 <X> T_7_14.wire_logic_cluster/lc_7/cen
 (17 7)  (351 231)  (351 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (21 10)  (355 234)  (355 234)  routing T_7_14.sp12_v_b_7 <X> T_7_14.lc_trk_g2_7
 (22 10)  (356 234)  (356 234)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (358 234)  (358 234)  routing T_7_14.sp12_v_b_7 <X> T_7_14.lc_trk_g2_7
 (21 11)  (355 235)  (355 235)  routing T_7_14.sp12_v_b_7 <X> T_7_14.lc_trk_g2_7
 (21 12)  (355 236)  (355 236)  routing T_7_14.rgt_op_3 <X> T_7_14.lc_trk_g3_3
 (22 12)  (356 236)  (356 236)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (358 236)  (358 236)  routing T_7_14.rgt_op_3 <X> T_7_14.lc_trk_g3_3
 (0 14)  (334 238)  (334 238)  routing T_7_14.glb_netwk_6 <X> T_7_14.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 238)  (335 238)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (22 14)  (356 238)  (356 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (360 238)  (360 238)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_7/in_0
 (27 14)  (361 238)  (361 238)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (28 14)  (362 238)  (362 238)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (29 14)  (363 238)  (363 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (364 238)  (364 238)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (32 14)  (366 238)  (366 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (368 238)  (368 238)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (369 238)  (369 238)  routing T_7_14.lc_trk_g2_7 <X> T_7_14.input_2_7
 (45 14)  (379 238)  (379 238)  LC_7 Logic Functioning bit
 (51 14)  (385 238)  (385 238)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (0 15)  (334 239)  (334 239)  routing T_7_14.glb_netwk_6 <X> T_7_14.wire_logic_cluster/lc_7/s_r
 (21 15)  (355 239)  (355 239)  routing T_7_14.sp4_r_v_b_47 <X> T_7_14.lc_trk_g3_7
 (27 15)  (361 239)  (361 239)  routing T_7_14.lc_trk_g1_4 <X> T_7_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 239)  (363 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (364 239)  (364 239)  routing T_7_14.lc_trk_g3_7 <X> T_7_14.wire_logic_cluster/lc_7/in_1
 (31 15)  (365 239)  (365 239)  routing T_7_14.lc_trk_g1_3 <X> T_7_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (366 239)  (366 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (367 239)  (367 239)  routing T_7_14.lc_trk_g2_7 <X> T_7_14.input_2_7
 (35 15)  (369 239)  (369 239)  routing T_7_14.lc_trk_g2_7 <X> T_7_14.input_2_7
 (37 15)  (371 239)  (371 239)  LC_7 Logic Functioning bit


LogicTile_8_14

 (14 2)  (402 226)  (402 226)  routing T_8_14.sp4_v_b_4 <X> T_8_14.lc_trk_g0_4
 (17 2)  (405 226)  (405 226)  Enable bit of Mux _local_links/g0_mux_5 => glb2local_1 lc_trk_g0_5
 (16 3)  (404 227)  (404 227)  routing T_8_14.sp4_v_b_4 <X> T_8_14.lc_trk_g0_4
 (17 3)  (405 227)  (405 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_b_4 lc_trk_g0_4
 (21 4)  (409 228)  (409 228)  routing T_8_14.sp4_v_b_3 <X> T_8_14.lc_trk_g1_3
 (22 4)  (410 228)  (410 228)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_3 lc_trk_g1_3
 (23 4)  (411 228)  (411 228)  routing T_8_14.sp4_v_b_3 <X> T_8_14.lc_trk_g1_3
 (27 6)  (415 230)  (415 230)  routing T_8_14.lc_trk_g1_3 <X> T_8_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (417 230)  (417 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (419 230)  (419 230)  routing T_8_14.lc_trk_g0_4 <X> T_8_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (420 230)  (420 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (423 230)  (423 230)  routing T_8_14.lc_trk_g0_5 <X> T_8_14.input_2_3
 (36 6)  (424 230)  (424 230)  LC_3 Logic Functioning bit
 (37 6)  (425 230)  (425 230)  LC_3 Logic Functioning bit
 (40 6)  (428 230)  (428 230)  LC_3 Logic Functioning bit
 (42 6)  (430 230)  (430 230)  LC_3 Logic Functioning bit
 (43 6)  (431 230)  (431 230)  LC_3 Logic Functioning bit
 (27 7)  (415 231)  (415 231)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.wire_logic_cluster/lc_3/in_0
 (28 7)  (416 231)  (416 231)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 231)  (417 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (418 231)  (418 231)  routing T_8_14.lc_trk_g1_3 <X> T_8_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (420 231)  (420 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (424 231)  (424 231)  LC_3 Logic Functioning bit
 (37 7)  (425 231)  (425 231)  LC_3 Logic Functioning bit
 (38 7)  (426 231)  (426 231)  LC_3 Logic Functioning bit
 (39 7)  (427 231)  (427 231)  LC_3 Logic Functioning bit
 (40 7)  (428 231)  (428 231)  LC_3 Logic Functioning bit
 (41 7)  (429 231)  (429 231)  LC_3 Logic Functioning bit
 (42 7)  (430 231)  (430 231)  LC_3 Logic Functioning bit
 (43 7)  (431 231)  (431 231)  LC_3 Logic Functioning bit
 (47 7)  (435 231)  (435 231)  Enable bit of Mux _out_links/OutMux8_3 => wire_logic_cluster/lc_3/out sp4_h_r_38
 (0 8)  (388 232)  (388 232)  routing T_8_14.glb_netwk_6 <X> T_8_14.glb2local_1
 (1 8)  (389 232)  (389 232)  Enable bit of Mux _local_links/global_mux_1 => glb_netwk_6 glb2local_1
 (1 9)  (389 233)  (389 233)  routing T_8_14.glb_netwk_6 <X> T_8_14.glb2local_1
 (27 10)  (415 234)  (415 234)  routing T_8_14.lc_trk_g1_3 <X> T_8_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 234)  (417 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (419 234)  (419 234)  routing T_8_14.lc_trk_g0_4 <X> T_8_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 234)  (420 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (48 10)  (436 234)  (436 234)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (13 11)  (401 235)  (401 235)  routing T_8_14.sp4_v_b_3 <X> T_8_14.sp4_h_l_45
 (27 11)  (415 235)  (415 235)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.wire_logic_cluster/lc_5/in_0
 (28 11)  (416 235)  (416 235)  routing T_8_14.lc_trk_g3_0 <X> T_8_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 235)  (417 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (418 235)  (418 235)  routing T_8_14.lc_trk_g1_3 <X> T_8_14.wire_logic_cluster/lc_5/in_1
 (36 11)  (424 235)  (424 235)  LC_5 Logic Functioning bit
 (38 11)  (426 235)  (426 235)  LC_5 Logic Functioning bit
 (51 11)  (439 235)  (439 235)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (53 11)  (441 235)  (441 235)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (5 12)  (393 236)  (393 236)  routing T_8_14.sp4_v_b_3 <X> T_8_14.sp4_h_r_9
 (8 12)  (396 236)  (396 236)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_h_r_10
 (9 12)  (397 236)  (397 236)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_h_r_10
 (10 12)  (398 236)  (398 236)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_h_r_10
 (4 13)  (392 237)  (392 237)  routing T_8_14.sp4_v_b_3 <X> T_8_14.sp4_h_r_9
 (6 13)  (394 237)  (394 237)  routing T_8_14.sp4_v_b_3 <X> T_8_14.sp4_h_r_9
 (15 13)  (403 237)  (403 237)  routing T_8_14.sp4_v_t_29 <X> T_8_14.lc_trk_g3_0
 (16 13)  (404 237)  (404 237)  routing T_8_14.sp4_v_t_29 <X> T_8_14.lc_trk_g3_0
 (17 13)  (405 237)  (405 237)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (4 15)  (392 239)  (392 239)  routing T_8_14.sp4_v_b_4 <X> T_8_14.sp4_h_l_44


LogicTile_9_14

 (4 2)  (446 226)  (446 226)  routing T_9_14.sp4_h_r_0 <X> T_9_14.sp4_v_t_37
 (21 2)  (463 226)  (463 226)  routing T_9_14.sp4_h_l_10 <X> T_9_14.lc_trk_g0_7
 (22 2)  (464 226)  (464 226)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_10 lc_trk_g0_7
 (23 2)  (465 226)  (465 226)  routing T_9_14.sp4_h_l_10 <X> T_9_14.lc_trk_g0_7
 (24 2)  (466 226)  (466 226)  routing T_9_14.sp4_h_l_10 <X> T_9_14.lc_trk_g0_7
 (5 3)  (447 227)  (447 227)  routing T_9_14.sp4_h_r_0 <X> T_9_14.sp4_v_t_37
 (21 3)  (463 227)  (463 227)  routing T_9_14.sp4_h_l_10 <X> T_9_14.lc_trk_g0_7
 (14 6)  (456 230)  (456 230)  routing T_9_14.sp4_h_l_9 <X> T_9_14.lc_trk_g1_4
 (15 6)  (457 230)  (457 230)  routing T_9_14.sp4_h_r_5 <X> T_9_14.lc_trk_g1_5
 (16 6)  (458 230)  (458 230)  routing T_9_14.sp4_h_r_5 <X> T_9_14.lc_trk_g1_5
 (17 6)  (459 230)  (459 230)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (5 7)  (447 231)  (447 231)  routing T_9_14.sp4_h_l_38 <X> T_9_14.sp4_v_t_38
 (14 7)  (456 231)  (456 231)  routing T_9_14.sp4_h_l_9 <X> T_9_14.lc_trk_g1_4
 (15 7)  (457 231)  (457 231)  routing T_9_14.sp4_h_l_9 <X> T_9_14.lc_trk_g1_4
 (16 7)  (458 231)  (458 231)  routing T_9_14.sp4_h_l_9 <X> T_9_14.lc_trk_g1_4
 (17 7)  (459 231)  (459 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (18 7)  (460 231)  (460 231)  routing T_9_14.sp4_h_r_5 <X> T_9_14.lc_trk_g1_5
 (26 10)  (468 234)  (468 234)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (27 10)  (469 234)  (469 234)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (29 10)  (471 234)  (471 234)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (472 234)  (472 234)  routing T_9_14.lc_trk_g1_5 <X> T_9_14.wire_logic_cluster/lc_5/in_1
 (31 10)  (473 234)  (473 234)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 10)  (474 234)  (474 234)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (475 234)  (475 234)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (34 10)  (476 234)  (476 234)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (35 10)  (477 234)  (477 234)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.input_2_5
 (37 10)  (479 234)  (479 234)  LC_5 Logic Functioning bit
 (39 10)  (481 234)  (481 234)  LC_5 Logic Functioning bit
 (41 10)  (483 234)  (483 234)  LC_5 Logic Functioning bit
 (42 10)  (484 234)  (484 234)  LC_5 Logic Functioning bit
 (43 10)  (485 234)  (485 234)  LC_5 Logic Functioning bit
 (14 11)  (456 235)  (456 235)  routing T_9_14.sp4_r_v_b_36 <X> T_9_14.lc_trk_g2_4
 (17 11)  (459 235)  (459 235)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (26 11)  (468 235)  (468 235)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_5/in_0
 (29 11)  (471 235)  (471 235)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (473 235)  (473 235)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_5/in_3
 (32 11)  (474 235)  (474 235)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (476 235)  (476 235)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.input_2_5
 (37 11)  (479 235)  (479 235)  LC_5 Logic Functioning bit
 (39 11)  (481 235)  (481 235)  LC_5 Logic Functioning bit
 (40 11)  (482 235)  (482 235)  LC_5 Logic Functioning bit
 (42 11)  (484 235)  (484 235)  LC_5 Logic Functioning bit
 (43 11)  (485 235)  (485 235)  LC_5 Logic Functioning bit
 (26 12)  (468 236)  (468 236)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (27 12)  (469 236)  (469 236)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (29 12)  (471 236)  (471 236)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (472 236)  (472 236)  routing T_9_14.lc_trk_g1_4 <X> T_9_14.wire_logic_cluster/lc_6/in_1
 (31 12)  (473 236)  (473 236)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (32 12)  (474 236)  (474 236)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (477 236)  (477 236)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.input_2_6
 (37 12)  (479 236)  (479 236)  LC_6 Logic Functioning bit
 (38 12)  (480 236)  (480 236)  LC_6 Logic Functioning bit
 (39 12)  (481 236)  (481 236)  LC_6 Logic Functioning bit
 (41 12)  (483 236)  (483 236)  LC_6 Logic Functioning bit
 (26 13)  (468 237)  (468 237)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (27 13)  (469 237)  (469 237)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (28 13)  (470 237)  (470 237)  routing T_9_14.lc_trk_g3_7 <X> T_9_14.wire_logic_cluster/lc_6/in_0
 (29 13)  (471 237)  (471 237)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (31 13)  (473 237)  (473 237)  routing T_9_14.lc_trk_g0_7 <X> T_9_14.wire_logic_cluster/lc_6/in_3
 (32 13)  (474 237)  (474 237)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_4 input_2_6
 (33 13)  (475 237)  (475 237)  routing T_9_14.lc_trk_g2_4 <X> T_9_14.input_2_6
 (36 13)  (478 237)  (478 237)  LC_6 Logic Functioning bit
 (38 13)  (480 237)  (480 237)  LC_6 Logic Functioning bit
 (39 13)  (481 237)  (481 237)  LC_6 Logic Functioning bit
 (40 13)  (482 237)  (482 237)  LC_6 Logic Functioning bit
 (41 13)  (483 237)  (483 237)  LC_6 Logic Functioning bit
 (43 13)  (485 237)  (485 237)  LC_6 Logic Functioning bit
 (22 14)  (464 238)  (464 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (465 238)  (465 238)  routing T_9_14.sp4_v_b_47 <X> T_9_14.lc_trk_g3_7
 (24 14)  (466 238)  (466 238)  routing T_9_14.sp4_v_b_47 <X> T_9_14.lc_trk_g3_7


IO_Tile_13_14

 (3 1)  (649 225)  (649 225)  IO control bit: IORIGHT_REN_1

 (0 3)  (646 227)  (646 227)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (663 227)  (663 227)  IOB_0 IO Functioning bit
 (2 6)  (648 230)  (648 230)  IO control bit: IORIGHT_REN_0

 (12 7)  (658 231)  (658 231)  routing T_13_14.span4_vert_b_2 <X> T_13_14.span4_horz_37
 (16 8)  (662 232)  (662 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (663 237)  (663 237)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: BIOLEFT_REN_1

 (17 2)  (0 210)  (0 210)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 211)  (0 211)  IOB_0 IO Functioning bit
 (2 6)  (15 214)  (15 214)  IO control bit: BIOLEFT_REN_0

 (0 9)  (17 217)  (17 217)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (16 9)  (1 217)  (1 217)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 221)  (0 221)  IOB_1 IO Functioning bit


LogicTile_1_13



LogicTile_2_13



RAM_Tile_3_13

 (7 1)  (133 209)  (133 209)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_13

 (8 4)  (176 212)  (176 212)  routing T_4_13.sp4_h_l_41 <X> T_4_13.sp4_h_r_4
 (12 4)  (180 212)  (180 212)  routing T_4_13.sp4_v_b_5 <X> T_4_13.sp4_h_r_5
 (11 5)  (179 213)  (179 213)  routing T_4_13.sp4_v_b_5 <X> T_4_13.sp4_h_r_5
 (13 6)  (181 214)  (181 214)  routing T_4_13.sp4_v_b_5 <X> T_4_13.sp4_v_t_40
 (2 7)  (170 215)  (170 215)  Column buffer control bit: LH_colbuf_cntl_3

 (2 13)  (170 221)  (170 221)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_5_13

 (2 7)  (224 215)  (224 215)  Column buffer control bit: LH_colbuf_cntl_3

 (9 7)  (231 215)  (231 215)  routing T_5_13.sp4_v_b_4 <X> T_5_13.sp4_v_t_41
 (8 12)  (230 220)  (230 220)  routing T_5_13.sp4_v_b_4 <X> T_5_13.sp4_h_r_10
 (9 12)  (231 220)  (231 220)  routing T_5_13.sp4_v_b_4 <X> T_5_13.sp4_h_r_10
 (10 12)  (232 220)  (232 220)  routing T_5_13.sp4_v_b_4 <X> T_5_13.sp4_h_r_10
 (2 13)  (224 221)  (224 221)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_6_13

 (19 2)  (295 210)  (295 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (2 12)  (278 220)  (278 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_7_13

 (2 7)  (336 215)  (336 215)  Column buffer control bit: LH_colbuf_cntl_3

 (2 13)  (336 221)  (336 221)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_8_13

 (3 1)  (391 209)  (391 209)  routing T_8_13.sp12_h_l_23 <X> T_8_13.sp12_v_b_0
 (12 7)  (400 215)  (400 215)  routing T_8_13.sp4_h_l_40 <X> T_8_13.sp4_v_t_40
 (2 13)  (390 221)  (390 221)  Column buffer control bit: LH_colbuf_cntl_6

 (8 13)  (396 221)  (396 221)  routing T_8_13.sp4_h_l_41 <X> T_8_13.sp4_v_b_10
 (9 13)  (397 221)  (397 221)  routing T_8_13.sp4_h_l_41 <X> T_8_13.sp4_v_b_10
 (10 13)  (398 221)  (398 221)  routing T_8_13.sp4_h_l_41 <X> T_8_13.sp4_v_b_10
 (10 15)  (398 223)  (398 223)  routing T_8_13.sp4_h_l_40 <X> T_8_13.sp4_v_t_47


LogicTile_9_13

 (11 4)  (453 212)  (453 212)  routing T_9_13.sp4_h_l_46 <X> T_9_13.sp4_v_b_5
 (13 4)  (455 212)  (455 212)  routing T_9_13.sp4_h_l_46 <X> T_9_13.sp4_v_b_5
 (12 5)  (454 213)  (454 213)  routing T_9_13.sp4_h_l_46 <X> T_9_13.sp4_v_b_5
 (2 7)  (444 215)  (444 215)  Column buffer control bit: LH_colbuf_cntl_3

 (2 13)  (444 221)  (444 221)  Column buffer control bit: LH_colbuf_cntl_6

 (8 15)  (450 223)  (450 223)  routing T_9_13.sp4_h_l_47 <X> T_9_13.sp4_v_t_47


RAM_Tile_10_13

 (3 1)  (499 209)  (499 209)  routing T_10_13.sp12_h_l_23 <X> T_10_13.sp12_v_b_0
 (7 1)  (503 209)  (503 209)  Ram config bit: MEMB_Power_Up_Control

 (4 2)  (500 210)  (500 210)  routing T_10_13.sp4_h_r_0 <X> T_10_13.sp4_v_t_37
 (5 3)  (501 211)  (501 211)  routing T_10_13.sp4_h_r_0 <X> T_10_13.sp4_v_t_37
 (8 7)  (504 215)  (504 215)  routing T_10_13.sp4_h_r_4 <X> T_10_13.sp4_v_t_41
 (9 7)  (505 215)  (505 215)  routing T_10_13.sp4_h_r_4 <X> T_10_13.sp4_v_t_41


LogicTile_11_13



LogicTile_12_13



IO_Tile_13_13

 (1 0)  (647 208)  (647 208)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (649 209)  (649 209)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 211)  (663 211)  IOB_0 IO Functioning bit
 (2 6)  (648 214)  (648 214)  IO control bit: IORIGHT_REN_0

 (1 8)  (647 216)  (647 216)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (17 13)  (663 221)  (663 221)  IOB_1 IO Functioning bit


IO_Tile_0_12

 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1 196)  (1 196)  IOB_0 IO Functioning bit
 (5 5)  (12 197)  (12 197)  routing T_0_12.span4_horz_20 <X> T_0_12.lc_trk_g0_4
 (6 5)  (11 197)  (11 197)  routing T_0_12.span4_horz_20 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: BIOLEFT_IE_1

 (6 6)  (11 198)  (11 198)  routing T_0_12.span4_horz_15 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_15 lc_trk_g0_7
 (8 6)  (9 198)  (9 198)  routing T_0_12.span4_horz_15 <X> T_0_12.lc_trk_g0_7
 (8 7)  (9 199)  (9 199)  routing T_0_12.span4_horz_15 <X> T_0_12.lc_trk_g0_7
 (3 9)  (14 201)  (14 201)  IO control bit: BIOLEFT_IE_0

 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (16 14)  (1 206)  (1 206)  IOB_1 IO Functioning bit


LogicTile_1_12



LogicTile_2_12

 (2 7)  (74 199)  (74 199)  Column buffer control bit: LH_colbuf_cntl_3

 (12 8)  (84 200)  (84 200)  routing T_2_12.sp4_v_b_2 <X> T_2_12.sp4_h_r_8
 (11 9)  (83 201)  (83 201)  routing T_2_12.sp4_v_b_2 <X> T_2_12.sp4_h_r_8
 (13 9)  (85 201)  (85 201)  routing T_2_12.sp4_v_b_2 <X> T_2_12.sp4_h_r_8
 (2 13)  (74 205)  (74 205)  Column buffer control bit: LH_colbuf_cntl_6



RAM_Tile_3_12

 (12 2)  (138 194)  (138 194)  routing T_3_12.sp4_h_r_11 <X> T_3_12.sp4_h_l_39
 (13 3)  (139 195)  (139 195)  routing T_3_12.sp4_h_r_11 <X> T_3_12.sp4_h_l_39
 (4 15)  (130 207)  (130 207)  routing T_3_12.sp4_h_r_1 <X> T_3_12.sp4_h_l_44
 (6 15)  (132 207)  (132 207)  routing T_3_12.sp4_h_r_1 <X> T_3_12.sp4_h_l_44


LogicTile_4_12

 (0 0)  (168 192)  (168 192)  Negative Clock bit

 (14 0)  (182 192)  (182 192)  routing T_4_12.sp12_h_r_0 <X> T_4_12.lc_trk_g0_0
 (14 1)  (182 193)  (182 193)  routing T_4_12.sp12_h_r_0 <X> T_4_12.lc_trk_g0_0
 (15 1)  (183 193)  (183 193)  routing T_4_12.sp12_h_r_0 <X> T_4_12.lc_trk_g0_0
 (17 1)  (185 193)  (185 193)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_0 lc_trk_g0_0
 (0 2)  (168 194)  (168 194)  routing T_4_12.glb_netwk_3 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (2 2)  (170 194)  (170 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 195)  (168 195)  routing T_4_12.glb_netwk_3 <X> T_4_12.wire_logic_cluster/lc_7/clk
 (1 4)  (169 196)  (169 196)  Enable bit of Mux _global_links/ce_mux => lc_trk_g1_3 wire_logic_cluster/lc_7/cen
 (22 4)  (190 196)  (190 196)  Enable bit of Mux _local_links/g1_mux_3 => sp4_r_v_b_27 lc_trk_g1_3
 (0 5)  (168 197)  (168 197)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_7/cen
 (1 5)  (169 197)  (169 197)  routing T_4_12.lc_trk_g1_3 <X> T_4_12.wire_logic_cluster/lc_7/cen
 (15 5)  (183 197)  (183 197)  routing T_4_12.sp4_v_t_5 <X> T_4_12.lc_trk_g1_0
 (16 5)  (184 197)  (184 197)  routing T_4_12.sp4_v_t_5 <X> T_4_12.lc_trk_g1_0
 (17 5)  (185 197)  (185 197)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (21 5)  (189 197)  (189 197)  routing T_4_12.sp4_r_v_b_27 <X> T_4_12.lc_trk_g1_3
 (22 5)  (190 197)  (190 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (191 197)  (191 197)  routing T_4_12.sp4_h_r_2 <X> T_4_12.lc_trk_g1_2
 (24 5)  (192 197)  (192 197)  routing T_4_12.sp4_h_r_2 <X> T_4_12.lc_trk_g1_2
 (25 5)  (193 197)  (193 197)  routing T_4_12.sp4_h_r_2 <X> T_4_12.lc_trk_g1_2
 (16 6)  (184 198)  (184 198)  routing T_4_12.sp4_v_b_5 <X> T_4_12.lc_trk_g1_5
 (17 6)  (185 198)  (185 198)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (186 198)  (186 198)  routing T_4_12.sp4_v_b_5 <X> T_4_12.lc_trk_g1_5
 (2 7)  (170 199)  (170 199)  Column buffer control bit: LH_colbuf_cntl_3

 (14 8)  (182 200)  (182 200)  routing T_4_12.sp4_h_l_21 <X> T_4_12.lc_trk_g2_0
 (27 8)  (195 200)  (195 200)  routing T_4_12.lc_trk_g1_0 <X> T_4_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 200)  (197 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 200)  (200 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 200)  (202 200)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_4/in_3
 (35 8)  (203 200)  (203 200)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.input_2_4
 (36 8)  (204 200)  (204 200)  LC_4 Logic Functioning bit
 (37 8)  (205 200)  (205 200)  LC_4 Logic Functioning bit
 (38 8)  (206 200)  (206 200)  LC_4 Logic Functioning bit
 (41 8)  (209 200)  (209 200)  LC_4 Logic Functioning bit
 (43 8)  (211 200)  (211 200)  LC_4 Logic Functioning bit
 (45 8)  (213 200)  (213 200)  LC_4 Logic Functioning bit
 (51 8)  (219 200)  (219 200)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (15 9)  (183 201)  (183 201)  routing T_4_12.sp4_h_l_21 <X> T_4_12.lc_trk_g2_0
 (16 9)  (184 201)  (184 201)  routing T_4_12.sp4_h_l_21 <X> T_4_12.lc_trk_g2_0
 (17 9)  (185 201)  (185 201)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (29 9)  (197 201)  (197 201)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 201)  (199 201)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_4/in_3
 (32 9)  (200 201)  (200 201)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_5 input_2_4
 (34 9)  (202 201)  (202 201)  routing T_4_12.lc_trk_g1_5 <X> T_4_12.input_2_4
 (36 9)  (204 201)  (204 201)  LC_4 Logic Functioning bit
 (37 9)  (205 201)  (205 201)  LC_4 Logic Functioning bit
 (17 12)  (185 204)  (185 204)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (2 13)  (170 205)  (170 205)  Column buffer control bit: LH_colbuf_cntl_6

 (0 14)  (168 206)  (168 206)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 206)  (169 206)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (4 14)  (172 206)  (172 206)  routing T_4_12.sp4_v_b_9 <X> T_4_12.sp4_v_t_44
 (27 14)  (195 206)  (195 206)  routing T_4_12.lc_trk_g3_1 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (196 206)  (196 206)  routing T_4_12.lc_trk_g3_1 <X> T_4_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 206)  (197 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (32 14)  (200 206)  (200 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 206)  (201 206)  routing T_4_12.lc_trk_g2_0 <X> T_4_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (203 206)  (203 206)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.input_2_7
 (36 14)  (204 206)  (204 206)  LC_7 Logic Functioning bit
 (38 14)  (206 206)  (206 206)  LC_7 Logic Functioning bit
 (43 14)  (211 206)  (211 206)  LC_7 Logic Functioning bit
 (45 14)  (213 206)  (213 206)  LC_7 Logic Functioning bit
 (0 15)  (168 207)  (168 207)  routing T_4_12.glb_netwk_6 <X> T_4_12.wire_logic_cluster/lc_7/s_r
 (16 15)  (184 207)  (184 207)  routing T_4_12.sp12_v_b_12 <X> T_4_12.lc_trk_g3_4
 (17 15)  (185 207)  (185 207)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4
 (26 15)  (194 207)  (194 207)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_7/in_0
 (27 15)  (195 207)  (195 207)  routing T_4_12.lc_trk_g1_2 <X> T_4_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 207)  (197 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (200 207)  (200 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (201 207)  (201 207)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.input_2_7
 (34 15)  (202 207)  (202 207)  routing T_4_12.lc_trk_g3_4 <X> T_4_12.input_2_7
 (36 15)  (204 207)  (204 207)  LC_7 Logic Functioning bit
 (37 15)  (205 207)  (205 207)  LC_7 Logic Functioning bit
 (38 15)  (206 207)  (206 207)  LC_7 Logic Functioning bit
 (42 15)  (210 207)  (210 207)  LC_7 Logic Functioning bit
 (53 15)  (221 207)  (221 207)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_12



LogicTile_6_12

 (2 7)  (278 199)  (278 199)  Column buffer control bit: LH_colbuf_cntl_3

 (2 13)  (278 205)  (278 205)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_7_12

 (9 2)  (343 194)  (343 194)  routing T_7_12.sp4_v_b_1 <X> T_7_12.sp4_h_l_36
 (12 14)  (346 206)  (346 206)  routing T_7_12.sp4_v_b_11 <X> T_7_12.sp4_h_l_46


LogicTile_8_12

 (12 2)  (400 194)  (400 194)  routing T_8_12.sp4_v_t_39 <X> T_8_12.sp4_h_l_39
 (11 3)  (399 195)  (399 195)  routing T_8_12.sp4_v_t_39 <X> T_8_12.sp4_h_l_39


LogicTile_9_12



RAM_Tile_10_12



LogicTile_11_12



LogicTile_12_12



IO_Tile_13_12

 (17 3)  (663 195)  (663 195)  IOB_0 IO Functioning bit
 (17 5)  (663 197)  (663 197)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16


IO_Tile_0_11

 (12 0)  (5 176)  (5 176)  routing T_0_11.span4_horz_25 <X> T_0_11.span4_vert_t_12
 (3 1)  (14 177)  (14 177)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 182)  (15 182)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: BIOLEFT_IE_0



LogicTile_2_11

 (9 2)  (81 178)  (81 178)  routing T_2_11.sp4_h_r_10 <X> T_2_11.sp4_h_l_36
 (10 2)  (82 178)  (82 178)  routing T_2_11.sp4_h_r_10 <X> T_2_11.sp4_h_l_36
 (19 2)  (91 178)  (91 178)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_3_11

 (7 1)  (133 177)  (133 177)  Ram config bit: MEMB_Power_Up_Control

 (3 4)  (129 180)  (129 180)  routing T_3_11.sp12_v_b_0 <X> T_3_11.sp12_h_r_0
 (3 5)  (129 181)  (129 181)  routing T_3_11.sp12_v_b_0 <X> T_3_11.sp12_h_r_0
 (19 13)  (145 189)  (145 189)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_6_11

 (8 3)  (284 179)  (284 179)  routing T_6_11.sp4_h_l_36 <X> T_6_11.sp4_v_t_36
 (10 14)  (286 190)  (286 190)  routing T_6_11.sp4_v_b_5 <X> T_6_11.sp4_h_l_47


RAM_Tile_10_11

 (7 1)  (503 177)  (503 177)  Ram config bit: MEMB_Power_Up_Control

 (11 2)  (507 178)  (507 178)  routing T_10_11.sp4_h_r_8 <X> T_10_11.sp4_v_t_39
 (13 2)  (509 178)  (509 178)  routing T_10_11.sp4_h_r_8 <X> T_10_11.sp4_v_t_39
 (12 3)  (508 179)  (508 179)  routing T_10_11.sp4_h_r_8 <X> T_10_11.sp4_v_t_39


IO_Tile_13_11

 (2 1)  (648 177)  (648 177)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (3 1)  (649 177)  (649 177)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 179)  (663 179)  IOB_0 IO Functioning bit
 (2 6)  (648 182)  (648 182)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 182)  (649 182)  IO control bit: IORIGHT_IE_1

 (2 11)  (648 187)  (648 187)  Enable bit of Mux _out_links/OutMux9_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_b_14
 (17 13)  (663 189)  (663 189)  IOB_1 IO Functioning bit


IO_Tile_0_10

 (16 0)  (1 160)  (1 160)  IOB_0 IO Functioning bit
 (3 1)  (14 161)  (14 161)  IO control bit: BIOLEFT_REN_1

 (5 2)  (12 162)  (12 162)  routing T_0_10.span4_vert_b_11 <X> T_0_10.lc_trk_g0_3
 (7 2)  (10 162)  (10 162)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 162)  (9 162)  routing T_0_10.span4_vert_b_11 <X> T_0_10.lc_trk_g0_3
 (6 3)  (11 163)  (11 163)  routing T_0_10.span12_horz_10 <X> T_0_10.lc_trk_g0_2
 (7 3)  (10 163)  (10 163)  Enable bit of Mux _local_links/g0_mux_2 => span12_horz_10 lc_trk_g0_2
 (17 3)  (0 163)  (0 163)  IOB_0 IO Functioning bit
 (16 4)  (1 164)  (1 164)  IOB_0 IO Functioning bit
 (12 5)  (5 165)  (5 165)  routing T_0_10.lc_trk_g0_2 <X> T_0_10.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 165)  (4 165)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 166)  (15 166)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 166)  (14 166)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 169)  (14 169)  IO control bit: BIOLEFT_IE_0

 (16 10)  (1 170)  (1 170)  IOB_1 IO Functioning bit
 (12 11)  (5 171)  (5 171)  routing T_0_10.lc_trk_g0_3 <X> T_0_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 171)  (4 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 173)  (0 173)  IOB_1 IO Functioning bit
 (16 14)  (1 174)  (1 174)  IOB_1 IO Functioning bit


LogicTile_2_10

 (0 0)  (72 160)  (72 160)  Negative Clock bit

 (0 2)  (72 162)  (72 162)  routing T_2_10.glb_netwk_3 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (2 2)  (74 162)  (74 162)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 163)  (72 163)  routing T_2_10.glb_netwk_3 <X> T_2_10.wire_logic_cluster/lc_7/clk
 (17 4)  (89 164)  (89 164)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (32 6)  (104 166)  (104 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 166)  (106 166)  routing T_2_10.lc_trk_g1_1 <X> T_2_10.wire_logic_cluster/lc_3/in_3
 (36 6)  (108 166)  (108 166)  LC_3 Logic Functioning bit
 (37 6)  (109 166)  (109 166)  LC_3 Logic Functioning bit
 (38 6)  (110 166)  (110 166)  LC_3 Logic Functioning bit
 (39 6)  (111 166)  (111 166)  LC_3 Logic Functioning bit
 (45 6)  (117 166)  (117 166)  LC_3 Logic Functioning bit
 (47 6)  (119 166)  (119 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (36 7)  (108 167)  (108 167)  LC_3 Logic Functioning bit
 (37 7)  (109 167)  (109 167)  LC_3 Logic Functioning bit
 (38 7)  (110 167)  (110 167)  LC_3 Logic Functioning bit
 (39 7)  (111 167)  (111 167)  LC_3 Logic Functioning bit
 (44 7)  (116 167)  (116 167)  LC_3 Logic Functioning bit
 (0 14)  (72 174)  (72 174)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 174)  (73 174)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 175)  (72 175)  routing T_2_10.glb_netwk_6 <X> T_2_10.wire_logic_cluster/lc_7/s_r


LogicTile_4_10

 (12 12)  (180 172)  (180 172)  routing T_4_10.sp4_v_b_11 <X> T_4_10.sp4_h_r_11
 (11 13)  (179 173)  (179 173)  routing T_4_10.sp4_v_b_11 <X> T_4_10.sp4_h_r_11


LogicTile_8_10

 (4 6)  (392 166)  (392 166)  routing T_8_10.sp4_v_b_3 <X> T_8_10.sp4_v_t_38
 (10 7)  (398 167)  (398 167)  routing T_8_10.sp4_h_l_46 <X> T_8_10.sp4_v_t_41


IO_Tile_13_10

 (3 1)  (649 161)  (649 161)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 166)  (648 166)  IO control bit: BIORIGHT_REN_0



IO_Tile_0_9

 (16 0)  (1 144)  (1 144)  IOB_0 IO Functioning bit
 (3 1)  (14 145)  (14 145)  IO control bit: GIOLEFT0_REN_1

 (17 3)  (0 147)  (0 147)  IOB_0 IO Functioning bit
 (5 4)  (12 148)  (12 148)  routing T_0_9.span4_vert_b_13 <X> T_0_9.lc_trk_g0_5
 (7 4)  (10 148)  (10 148)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 148)  (9 148)  routing T_0_9.span4_vert_b_13 <X> T_0_9.lc_trk_g0_5
 (13 4)  (4 148)  (4 148)  routing T_0_9.lc_trk_g0_6 <X> T_0_9.wire_io_cluster/io_0/D_OUT_0
 (15 4)  (2 148)  (2 148)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 wire_gbuf/in
 (16 4)  (1 148)  (1 148)  IOB_0 IO Functioning bit
 (12 5)  (5 149)  (5 149)  routing T_0_9.lc_trk_g0_6 <X> T_0_9.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 149)  (4 149)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (2 149)  (2 149)  routing T_0_9.lc_trk_g0_5 <X> T_0_9.wire_gbuf/in
 (2 6)  (15 150)  (15 150)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 150)  (14 150)  IO control bit: GIOLEFT0_IE_1

 (6 7)  (11 151)  (11 151)  routing T_0_9.span12_horz_14 <X> T_0_9.lc_trk_g0_6
 (7 7)  (10 151)  (10 151)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_14 lc_trk_g0_6
 (3 9)  (14 153)  (14 153)  IO control bit: GIOLEFT0_IE_0

 (6 9)  (11 153)  (11 153)  routing T_0_9.span12_horz_8 <X> T_0_9.lc_trk_g1_0
 (7 9)  (10 153)  (10 153)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_8 lc_trk_g1_0
 (12 10)  (5 154)  (5 154)  routing T_0_9.lc_trk_g1_0 <X> T_0_9.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 154)  (1 154)  IOB_1 IO Functioning bit
 (13 11)  (4 155)  (4 155)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 157)  (0 157)  IOB_1 IO Functioning bit
 (16 14)  (1 158)  (1 158)  IOB_1 IO Functioning bit


LogicTile_2_9

 (0 0)  (72 144)  (72 144)  Negative Clock bit

 (0 2)  (72 146)  (72 146)  routing T_2_9.glb_netwk_3 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (2 2)  (74 146)  (74 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 147)  (72 147)  routing T_2_9.glb_netwk_3 <X> T_2_9.wire_logic_cluster/lc_7/clk
 (31 4)  (103 148)  (103 148)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 148)  (104 148)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (106 148)  (106 148)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (36 4)  (108 148)  (108 148)  LC_2 Logic Functioning bit
 (37 4)  (109 148)  (109 148)  LC_2 Logic Functioning bit
 (38 4)  (110 148)  (110 148)  LC_2 Logic Functioning bit
 (39 4)  (111 148)  (111 148)  LC_2 Logic Functioning bit
 (45 4)  (117 148)  (117 148)  LC_2 Logic Functioning bit
 (47 4)  (119 148)  (119 148)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (31 5)  (103 149)  (103 149)  routing T_2_9.lc_trk_g1_6 <X> T_2_9.wire_logic_cluster/lc_2/in_3
 (36 5)  (108 149)  (108 149)  LC_2 Logic Functioning bit
 (37 5)  (109 149)  (109 149)  LC_2 Logic Functioning bit
 (38 5)  (110 149)  (110 149)  LC_2 Logic Functioning bit
 (39 5)  (111 149)  (111 149)  LC_2 Logic Functioning bit
 (44 5)  (116 149)  (116 149)  LC_2 Logic Functioning bit
 (25 6)  (97 150)  (97 150)  routing T_2_9.sp4_h_l_11 <X> T_2_9.lc_trk_g1_6
 (22 7)  (94 151)  (94 151)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (95 151)  (95 151)  routing T_2_9.sp4_h_l_11 <X> T_2_9.lc_trk_g1_6
 (24 7)  (96 151)  (96 151)  routing T_2_9.sp4_h_l_11 <X> T_2_9.lc_trk_g1_6
 (25 7)  (97 151)  (97 151)  routing T_2_9.sp4_h_l_11 <X> T_2_9.lc_trk_g1_6
 (31 10)  (103 154)  (103 154)  routing T_2_9.lc_trk_g2_6 <X> T_2_9.wire_logic_cluster/lc_5/in_3
 (32 10)  (104 154)  (104 154)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (105 154)  (105 154)  routing T_2_9.lc_trk_g2_6 <X> T_2_9.wire_logic_cluster/lc_5/in_3
 (36 10)  (108 154)  (108 154)  LC_5 Logic Functioning bit
 (37 10)  (109 154)  (109 154)  LC_5 Logic Functioning bit
 (38 10)  (110 154)  (110 154)  LC_5 Logic Functioning bit
 (39 10)  (111 154)  (111 154)  LC_5 Logic Functioning bit
 (45 10)  (117 154)  (117 154)  LC_5 Logic Functioning bit
 (48 10)  (120 154)  (120 154)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (22 11)  (94 155)  (94 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (95 155)  (95 155)  routing T_2_9.sp4_h_r_30 <X> T_2_9.lc_trk_g2_6
 (24 11)  (96 155)  (96 155)  routing T_2_9.sp4_h_r_30 <X> T_2_9.lc_trk_g2_6
 (25 11)  (97 155)  (97 155)  routing T_2_9.sp4_h_r_30 <X> T_2_9.lc_trk_g2_6
 (31 11)  (103 155)  (103 155)  routing T_2_9.lc_trk_g2_6 <X> T_2_9.wire_logic_cluster/lc_5/in_3
 (36 11)  (108 155)  (108 155)  LC_5 Logic Functioning bit
 (37 11)  (109 155)  (109 155)  LC_5 Logic Functioning bit
 (38 11)  (110 155)  (110 155)  LC_5 Logic Functioning bit
 (39 11)  (111 155)  (111 155)  LC_5 Logic Functioning bit
 (44 11)  (116 155)  (116 155)  LC_5 Logic Functioning bit
 (0 14)  (72 158)  (72 158)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 158)  (73 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (72 159)  (72 159)  routing T_2_9.glb_netwk_6 <X> T_2_9.wire_logic_cluster/lc_7/s_r


RAM_Tile_3_9

 (7 1)  (133 145)  (133 145)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_9

 (3 0)  (171 144)  (171 144)  routing T_4_9.sp12_h_r_0 <X> T_4_9.sp12_v_b_0
 (3 1)  (171 145)  (171 145)  routing T_4_9.sp12_h_r_0 <X> T_4_9.sp12_v_b_0
 (5 4)  (173 148)  (173 148)  routing T_4_9.sp4_v_b_9 <X> T_4_9.sp4_h_r_3
 (4 5)  (172 149)  (172 149)  routing T_4_9.sp4_v_b_9 <X> T_4_9.sp4_h_r_3
 (6 5)  (174 149)  (174 149)  routing T_4_9.sp4_v_b_9 <X> T_4_9.sp4_h_r_3
 (11 6)  (179 150)  (179 150)  routing T_4_9.sp4_v_b_9 <X> T_4_9.sp4_v_t_40
 (13 6)  (181 150)  (181 150)  routing T_4_9.sp4_v_b_9 <X> T_4_9.sp4_v_t_40
 (5 8)  (173 152)  (173 152)  routing T_4_9.sp4_v_b_6 <X> T_4_9.sp4_h_r_6
 (6 9)  (174 153)  (174 153)  routing T_4_9.sp4_v_b_6 <X> T_4_9.sp4_h_r_6
 (5 10)  (173 154)  (173 154)  routing T_4_9.sp4_v_b_6 <X> T_4_9.sp4_h_l_43


LogicTile_5_9

 (9 7)  (231 151)  (231 151)  routing T_5_9.sp4_v_b_8 <X> T_5_9.sp4_v_t_41
 (10 7)  (232 151)  (232 151)  routing T_5_9.sp4_v_b_8 <X> T_5_9.sp4_v_t_41
 (12 14)  (234 158)  (234 158)  routing T_5_9.sp4_v_b_11 <X> T_5_9.sp4_h_l_46


LogicTile_6_9

 (0 0)  (276 144)  (276 144)  Negative Clock bit

 (22 1)  (298 145)  (298 145)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (300 145)  (300 145)  routing T_6_9.bot_op_2 <X> T_6_9.lc_trk_g0_2
 (0 2)  (276 146)  (276 146)  routing T_6_9.glb_netwk_3 <X> T_6_9.wire_logic_cluster/lc_7/clk
 (2 2)  (278 146)  (278 146)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (21 2)  (297 146)  (297 146)  routing T_6_9.sp4_v_b_15 <X> T_6_9.lc_trk_g0_7
 (22 2)  (298 146)  (298 146)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (299 146)  (299 146)  routing T_6_9.sp4_v_b_15 <X> T_6_9.lc_trk_g0_7
 (26 2)  (302 146)  (302 146)  routing T_6_9.lc_trk_g0_7 <X> T_6_9.wire_logic_cluster/lc_1/in_0
 (27 2)  (303 146)  (303 146)  routing T_6_9.lc_trk_g1_3 <X> T_6_9.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 146)  (305 146)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (308 146)  (308 146)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (312 146)  (312 146)  LC_1 Logic Functioning bit
 (37 2)  (313 146)  (313 146)  LC_1 Logic Functioning bit
 (38 2)  (314 146)  (314 146)  LC_1 Logic Functioning bit
 (41 2)  (317 146)  (317 146)  LC_1 Logic Functioning bit
 (43 2)  (319 146)  (319 146)  LC_1 Logic Functioning bit
 (45 2)  (321 146)  (321 146)  LC_1 Logic Functioning bit
 (0 3)  (276 147)  (276 147)  routing T_6_9.glb_netwk_3 <X> T_6_9.wire_logic_cluster/lc_7/clk
 (21 3)  (297 147)  (297 147)  routing T_6_9.sp4_v_b_15 <X> T_6_9.lc_trk_g0_7
 (26 3)  (302 147)  (302 147)  routing T_6_9.lc_trk_g0_7 <X> T_6_9.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 147)  (305 147)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 147)  (306 147)  routing T_6_9.lc_trk_g1_3 <X> T_6_9.wire_logic_cluster/lc_1/in_1
 (31 3)  (307 147)  (307 147)  routing T_6_9.lc_trk_g0_2 <X> T_6_9.wire_logic_cluster/lc_1/in_3
 (32 3)  (308 147)  (308 147)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (309 147)  (309 147)  routing T_6_9.lc_trk_g2_1 <X> T_6_9.input_2_1
 (36 3)  (312 147)  (312 147)  LC_1 Logic Functioning bit
 (37 3)  (313 147)  (313 147)  LC_1 Logic Functioning bit
 (39 3)  (315 147)  (315 147)  LC_1 Logic Functioning bit
 (40 3)  (316 147)  (316 147)  LC_1 Logic Functioning bit
 (41 3)  (317 147)  (317 147)  LC_1 Logic Functioning bit
 (42 3)  (318 147)  (318 147)  LC_1 Logic Functioning bit
 (43 3)  (319 147)  (319 147)  LC_1 Logic Functioning bit
 (22 4)  (298 148)  (298 148)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (300 148)  (300 148)  routing T_6_9.bot_op_3 <X> T_6_9.lc_trk_g1_3
 (25 4)  (301 148)  (301 148)  routing T_6_9.sp4_v_b_10 <X> T_6_9.lc_trk_g1_2
 (22 5)  (298 149)  (298 149)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (299 149)  (299 149)  routing T_6_9.sp4_v_b_10 <X> T_6_9.lc_trk_g1_2
 (25 5)  (301 149)  (301 149)  routing T_6_9.sp4_v_b_10 <X> T_6_9.lc_trk_g1_2
 (27 6)  (303 150)  (303 150)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 150)  (304 150)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 150)  (305 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (31 6)  (307 150)  (307 150)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 150)  (308 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 150)  (309 150)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 150)  (312 150)  LC_3 Logic Functioning bit
 (38 6)  (314 150)  (314 150)  LC_3 Logic Functioning bit
 (39 6)  (315 150)  (315 150)  LC_3 Logic Functioning bit
 (40 6)  (316 150)  (316 150)  LC_3 Logic Functioning bit
 (41 6)  (317 150)  (317 150)  LC_3 Logic Functioning bit
 (45 6)  (321 150)  (321 150)  LC_3 Logic Functioning bit
 (52 6)  (328 150)  (328 150)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (302 151)  (302 151)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.wire_logic_cluster/lc_3/in_0
 (27 7)  (303 151)  (303 151)  routing T_6_9.lc_trk_g1_2 <X> T_6_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 151)  (305 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 151)  (306 151)  routing T_6_9.lc_trk_g3_3 <X> T_6_9.wire_logic_cluster/lc_3/in_1
 (31 7)  (307 151)  (307 151)  routing T_6_9.lc_trk_g2_6 <X> T_6_9.wire_logic_cluster/lc_3/in_3
 (32 7)  (308 151)  (308 151)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (309 151)  (309 151)  routing T_6_9.lc_trk_g2_1 <X> T_6_9.input_2_3
 (38 7)  (314 151)  (314 151)  LC_3 Logic Functioning bit
 (39 7)  (315 151)  (315 151)  LC_3 Logic Functioning bit
 (40 7)  (316 151)  (316 151)  LC_3 Logic Functioning bit
 (41 7)  (317 151)  (317 151)  LC_3 Logic Functioning bit
 (44 7)  (320 151)  (320 151)  LC_3 Logic Functioning bit
 (17 8)  (293 152)  (293 152)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (294 152)  (294 152)  routing T_6_9.wire_logic_cluster/lc_1/out <X> T_6_9.lc_trk_g2_1
 (22 11)  (298 155)  (298 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (299 155)  (299 155)  routing T_6_9.sp4_h_r_30 <X> T_6_9.lc_trk_g2_6
 (24 11)  (300 155)  (300 155)  routing T_6_9.sp4_h_r_30 <X> T_6_9.lc_trk_g2_6
 (25 11)  (301 155)  (301 155)  routing T_6_9.sp4_h_r_30 <X> T_6_9.lc_trk_g2_6
 (22 12)  (298 156)  (298 156)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_27 lc_trk_g3_3
 (23 12)  (299 156)  (299 156)  routing T_6_9.sp4_h_r_27 <X> T_6_9.lc_trk_g3_3
 (24 12)  (300 156)  (300 156)  routing T_6_9.sp4_h_r_27 <X> T_6_9.lc_trk_g3_3
 (21 13)  (297 157)  (297 157)  routing T_6_9.sp4_h_r_27 <X> T_6_9.lc_trk_g3_3
 (0 14)  (276 158)  (276 158)  routing T_6_9.glb_netwk_6 <X> T_6_9.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 158)  (277 158)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (276 159)  (276 159)  routing T_6_9.glb_netwk_6 <X> T_6_9.wire_logic_cluster/lc_7/s_r


LogicTile_8_9

 (8 1)  (396 145)  (396 145)  routing T_8_9.sp4_v_t_47 <X> T_8_9.sp4_v_b_1
 (10 1)  (398 145)  (398 145)  routing T_8_9.sp4_v_t_47 <X> T_8_9.sp4_v_b_1
 (11 4)  (399 148)  (399 148)  routing T_8_9.sp4_h_r_0 <X> T_8_9.sp4_v_b_5


LogicTile_9_9

 (11 8)  (453 152)  (453 152)  routing T_9_9.sp4_v_t_40 <X> T_9_9.sp4_v_b_8
 (12 9)  (454 153)  (454 153)  routing T_9_9.sp4_v_t_40 <X> T_9_9.sp4_v_b_8


RAM_Tile_10_9

 (7 1)  (503 145)  (503 145)  Ram config bit: MEMB_Power_Up_Control



LogicTile_12_9

 (6 3)  (598 147)  (598 147)  routing T_12_9.sp4_h_r_0 <X> T_12_9.sp4_h_l_37
 (11 4)  (603 148)  (603 148)  routing T_12_9.sp4_h_r_0 <X> T_12_9.sp4_v_b_5


IO_Tile_13_9

 (0 1)  (646 145)  (646 145)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (3 1)  (649 145)  (649 145)  IO control bit: GIORIGHT0_REN_1

 (2 3)  (648 147)  (648 147)  Enable bit of Mux _out_links/OutMux9_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_b_12
 (17 3)  (663 147)  (663 147)  IOB_0 IO Functioning bit
 (17 5)  (663 149)  (663 149)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (648 150)  (648 150)  IO control bit: GIORIGHT0_REN_0

 (3 6)  (649 150)  (649 150)  IO control bit: GIORIGHT0_IE_1



IO_Tile_0_8

 (0 1)  (17 129)  (17 129)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_0
 (3 1)  (14 129)  (14 129)  IO control bit: GIOLEFT1_REN_1

 (11 2)  (6 130)  (6 130)  routing T_0_8.span4_horz_7 <X> T_0_8.span4_vert_t_13
 (12 2)  (5 130)  (5 130)  routing T_0_8.span4_horz_7 <X> T_0_8.span4_vert_t_13
 (17 3)  (0 131)  (0 131)  IOB_0 IO Functioning bit
 (14 4)  (3 132)  (3 132)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_gbuf/in
 (15 4)  (2 132)  (2 132)  Enable bit of Mux _fablink/Mux => lc_trk_g1_6 wire_gbuf/in
 (14 5)  (3 133)  (3 133)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_gbuf/in
 (15 5)  (2 133)  (2 133)  routing T_0_8.lc_trk_g1_6 <X> T_0_8.wire_gbuf/in
 (2 6)  (15 134)  (15 134)  IO control bit: GIOLEFT1_REN_0

 (0 9)  (17 137)  (17 137)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_horz_19 <X> T_0_8.span4_vert_t_15
 (12 12)  (5 140)  (5 140)  routing T_0_8.span4_horz_19 <X> T_0_8.span4_vert_t_15
 (17 13)  (0 141)  (0 141)  IOB_1 IO Functioning bit
 (6 15)  (11 143)  (11 143)  routing T_0_8.span12_horz_14 <X> T_0_8.lc_trk_g1_6
 (7 15)  (10 143)  (10 143)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


RAM_Tile_3_8

 (6 11)  (132 139)  (132 139)  routing T_3_8.sp4_h_r_6 <X> T_3_8.sp4_h_l_43


LogicTile_4_8

 (11 6)  (179 134)  (179 134)  routing T_4_8.sp4_h_l_37 <X> T_4_8.sp4_v_t_40
 (8 10)  (176 138)  (176 138)  routing T_4_8.sp4_h_r_7 <X> T_4_8.sp4_h_l_42
 (6 14)  (174 142)  (174 142)  routing T_4_8.sp4_h_l_41 <X> T_4_8.sp4_v_t_44
 (22 14)  (190 142)  (190 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (191 142)  (191 142)  routing T_4_8.sp4_h_r_31 <X> T_4_8.lc_trk_g3_7
 (24 14)  (192 142)  (192 142)  routing T_4_8.sp4_h_r_31 <X> T_4_8.lc_trk_g3_7
 (31 14)  (199 142)  (199 142)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 142)  (200 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 142)  (201 142)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (202 142)  (202 142)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_7/in_3
 (40 14)  (208 142)  (208 142)  LC_7 Logic Functioning bit
 (41 14)  (209 142)  (209 142)  LC_7 Logic Functioning bit
 (42 14)  (210 142)  (210 142)  LC_7 Logic Functioning bit
 (43 14)  (211 142)  (211 142)  LC_7 Logic Functioning bit
 (48 14)  (216 142)  (216 142)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (21 15)  (189 143)  (189 143)  routing T_4_8.sp4_h_r_31 <X> T_4_8.lc_trk_g3_7
 (31 15)  (199 143)  (199 143)  routing T_4_8.lc_trk_g3_7 <X> T_4_8.wire_logic_cluster/lc_7/in_3
 (40 15)  (208 143)  (208 143)  LC_7 Logic Functioning bit
 (41 15)  (209 143)  (209 143)  LC_7 Logic Functioning bit
 (42 15)  (210 143)  (210 143)  LC_7 Logic Functioning bit
 (43 15)  (211 143)  (211 143)  LC_7 Logic Functioning bit


LogicTile_5_8

 (0 0)  (222 128)  (222 128)  Negative Clock bit

 (0 2)  (222 130)  (222 130)  routing T_5_8.glb_netwk_3 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (2 2)  (224 130)  (224 130)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (237 130)  (237 130)  routing T_5_8.sp4_v_b_21 <X> T_5_8.lc_trk_g0_5
 (16 2)  (238 130)  (238 130)  routing T_5_8.sp4_v_b_21 <X> T_5_8.lc_trk_g0_5
 (17 2)  (239 130)  (239 130)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (0 3)  (222 131)  (222 131)  routing T_5_8.glb_netwk_3 <X> T_5_8.wire_logic_cluster/lc_7/clk
 (22 3)  (244 131)  (244 131)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (245 131)  (245 131)  routing T_5_8.sp4_v_b_22 <X> T_5_8.lc_trk_g0_6
 (24 3)  (246 131)  (246 131)  routing T_5_8.sp4_v_b_22 <X> T_5_8.lc_trk_g0_6
 (22 4)  (244 132)  (244 132)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (246 132)  (246 132)  routing T_5_8.bot_op_3 <X> T_5_8.lc_trk_g1_3
 (25 6)  (247 134)  (247 134)  routing T_5_8.wire_logic_cluster/lc_6/out <X> T_5_8.lc_trk_g1_6
 (22 7)  (244 135)  (244 135)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (21 10)  (243 138)  (243 138)  routing T_5_8.rgt_op_7 <X> T_5_8.lc_trk_g2_7
 (22 10)  (244 138)  (244 138)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (246 138)  (246 138)  routing T_5_8.rgt_op_7 <X> T_5_8.lc_trk_g2_7
 (25 10)  (247 138)  (247 138)  routing T_5_8.wire_logic_cluster/lc_6/out <X> T_5_8.lc_trk_g2_6
 (22 11)  (244 139)  (244 139)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (25 12)  (247 140)  (247 140)  routing T_5_8.rgt_op_2 <X> T_5_8.lc_trk_g3_2
 (28 12)  (250 140)  (250 140)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 140)  (251 140)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 140)  (252 140)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 140)  (254 140)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 140)  (255 140)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 140)  (256 140)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (35 12)  (257 140)  (257 140)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.input_2_6
 (36 12)  (258 140)  (258 140)  LC_6 Logic Functioning bit
 (37 12)  (259 140)  (259 140)  LC_6 Logic Functioning bit
 (38 12)  (260 140)  (260 140)  LC_6 Logic Functioning bit
 (41 12)  (263 140)  (263 140)  LC_6 Logic Functioning bit
 (43 12)  (265 140)  (265 140)  LC_6 Logic Functioning bit
 (45 12)  (267 140)  (267 140)  LC_6 Logic Functioning bit
 (22 13)  (244 141)  (244 141)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (246 141)  (246 141)  routing T_5_8.rgt_op_2 <X> T_5_8.lc_trk_g3_2
 (26 13)  (248 141)  (248 141)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_6/in_0
 (27 13)  (249 141)  (249 141)  routing T_5_8.lc_trk_g1_3 <X> T_5_8.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 141)  (251 141)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 141)  (252 141)  routing T_5_8.lc_trk_g2_7 <X> T_5_8.wire_logic_cluster/lc_6/in_1
 (31 13)  (253 141)  (253 141)  routing T_5_8.lc_trk_g3_2 <X> T_5_8.wire_logic_cluster/lc_6/in_3
 (32 13)  (254 141)  (254 141)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (255 141)  (255 141)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.input_2_6
 (35 13)  (257 141)  (257 141)  routing T_5_8.lc_trk_g2_6 <X> T_5_8.input_2_6
 (36 13)  (258 141)  (258 141)  LC_6 Logic Functioning bit
 (37 13)  (259 141)  (259 141)  LC_6 Logic Functioning bit
 (39 13)  (261 141)  (261 141)  LC_6 Logic Functioning bit
 (40 13)  (262 141)  (262 141)  LC_6 Logic Functioning bit
 (41 13)  (263 141)  (263 141)  LC_6 Logic Functioning bit
 (42 13)  (264 141)  (264 141)  LC_6 Logic Functioning bit
 (43 13)  (265 141)  (265 141)  LC_6 Logic Functioning bit
 (0 14)  (222 142)  (222 142)  routing T_5_8.glb_netwk_6 <X> T_5_8.wire_logic_cluster/lc_7/s_r
 (1 14)  (223 142)  (223 142)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (21 14)  (243 142)  (243 142)  routing T_5_8.bnl_op_7 <X> T_5_8.lc_trk_g3_7
 (22 14)  (244 142)  (244 142)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (26 14)  (248 142)  (248 142)  routing T_5_8.lc_trk_g0_5 <X> T_5_8.wire_logic_cluster/lc_7/in_0
 (29 14)  (251 142)  (251 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 142)  (252 142)  routing T_5_8.lc_trk_g0_6 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (31 14)  (253 142)  (253 142)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 142)  (254 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 142)  (255 142)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (34 14)  (256 142)  (256 142)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (35 14)  (257 142)  (257 142)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.input_2_7
 (36 14)  (258 142)  (258 142)  LC_7 Logic Functioning bit
 (38 14)  (260 142)  (260 142)  LC_7 Logic Functioning bit
 (39 14)  (261 142)  (261 142)  LC_7 Logic Functioning bit
 (40 14)  (262 142)  (262 142)  LC_7 Logic Functioning bit
 (41 14)  (263 142)  (263 142)  LC_7 Logic Functioning bit
 (45 14)  (267 142)  (267 142)  LC_7 Logic Functioning bit
 (46 14)  (268 142)  (268 142)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (0 15)  (222 143)  (222 143)  routing T_5_8.glb_netwk_6 <X> T_5_8.wire_logic_cluster/lc_7/s_r
 (21 15)  (243 143)  (243 143)  routing T_5_8.bnl_op_7 <X> T_5_8.lc_trk_g3_7
 (29 15)  (251 143)  (251 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 143)  (252 143)  routing T_5_8.lc_trk_g0_6 <X> T_5_8.wire_logic_cluster/lc_7/in_1
 (31 15)  (253 143)  (253 143)  routing T_5_8.lc_trk_g3_7 <X> T_5_8.wire_logic_cluster/lc_7/in_3
 (32 15)  (254 143)  (254 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_6 input_2_7
 (34 15)  (256 143)  (256 143)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.input_2_7
 (35 15)  (257 143)  (257 143)  routing T_5_8.lc_trk_g1_6 <X> T_5_8.input_2_7
 (38 15)  (260 143)  (260 143)  LC_7 Logic Functioning bit
 (39 15)  (261 143)  (261 143)  LC_7 Logic Functioning bit
 (40 15)  (262 143)  (262 143)  LC_7 Logic Functioning bit
 (41 15)  (263 143)  (263 143)  LC_7 Logic Functioning bit
 (44 15)  (266 143)  (266 143)  LC_7 Logic Functioning bit


LogicTile_6_8

 (14 3)  (290 131)  (290 131)  routing T_6_8.sp4_h_r_4 <X> T_6_8.lc_trk_g0_4
 (15 3)  (291 131)  (291 131)  routing T_6_8.sp4_h_r_4 <X> T_6_8.lc_trk_g0_4
 (16 3)  (292 131)  (292 131)  routing T_6_8.sp4_h_r_4 <X> T_6_8.lc_trk_g0_4
 (17 3)  (293 131)  (293 131)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_r_4 lc_trk_g0_4
 (16 4)  (292 132)  (292 132)  routing T_6_8.sp4_v_b_1 <X> T_6_8.lc_trk_g1_1
 (17 4)  (293 132)  (293 132)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (294 132)  (294 132)  routing T_6_8.sp4_v_b_1 <X> T_6_8.lc_trk_g1_1
 (27 4)  (303 132)  (303 132)  routing T_6_8.lc_trk_g3_6 <X> T_6_8.wire_logic_cluster/lc_2/in_1
 (28 4)  (304 132)  (304 132)  routing T_6_8.lc_trk_g3_6 <X> T_6_8.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 132)  (305 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 132)  (306 132)  routing T_6_8.lc_trk_g3_6 <X> T_6_8.wire_logic_cluster/lc_2/in_1
 (32 4)  (308 132)  (308 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (310 132)  (310 132)  routing T_6_8.lc_trk_g1_0 <X> T_6_8.wire_logic_cluster/lc_2/in_3
 (35 4)  (311 132)  (311 132)  routing T_6_8.lc_trk_g0_4 <X> T_6_8.input_2_2
 (37 4)  (313 132)  (313 132)  LC_2 Logic Functioning bit
 (42 4)  (318 132)  (318 132)  LC_2 Logic Functioning bit
 (43 4)  (319 132)  (319 132)  LC_2 Logic Functioning bit
 (15 5)  (291 133)  (291 133)  routing T_6_8.sp4_v_t_5 <X> T_6_8.lc_trk_g1_0
 (16 5)  (292 133)  (292 133)  routing T_6_8.sp4_v_t_5 <X> T_6_8.lc_trk_g1_0
 (17 5)  (293 133)  (293 133)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_t_5 lc_trk_g1_0
 (26 5)  (302 133)  (302 133)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_2/in_0
 (27 5)  (303 133)  (303 133)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 133)  (304 133)  routing T_6_8.lc_trk_g3_3 <X> T_6_8.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 133)  (305 133)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_3 wire_logic_cluster/lc_2/in_0
 (30 5)  (306 133)  (306 133)  routing T_6_8.lc_trk_g3_6 <X> T_6_8.wire_logic_cluster/lc_2/in_1
 (32 5)  (308 133)  (308 133)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_4 input_2_2
 (42 5)  (318 133)  (318 133)  LC_2 Logic Functioning bit
 (26 6)  (302 134)  (302 134)  routing T_6_8.lc_trk_g2_5 <X> T_6_8.wire_logic_cluster/lc_3/in_0
 (27 6)  (303 134)  (303 134)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 134)  (304 134)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 134)  (305 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 134)  (306 134)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 134)  (308 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (310 134)  (310 134)  routing T_6_8.lc_trk_g1_1 <X> T_6_8.wire_logic_cluster/lc_3/in_3
 (40 6)  (316 134)  (316 134)  LC_3 Logic Functioning bit
 (28 7)  (304 135)  (304 135)  routing T_6_8.lc_trk_g2_5 <X> T_6_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 135)  (305 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (308 135)  (308 135)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_3 input_2_3
 (33 7)  (309 135)  (309 135)  routing T_6_8.lc_trk_g2_3 <X> T_6_8.input_2_3
 (35 7)  (311 135)  (311 135)  routing T_6_8.lc_trk_g2_3 <X> T_6_8.input_2_3
 (39 7)  (315 135)  (315 135)  LC_3 Logic Functioning bit
 (40 7)  (316 135)  (316 135)  LC_3 Logic Functioning bit
 (41 7)  (317 135)  (317 135)  LC_3 Logic Functioning bit
 (6 8)  (282 136)  (282 136)  routing T_6_8.sp4_h_r_1 <X> T_6_8.sp4_v_b_6
 (21 8)  (297 136)  (297 136)  routing T_6_8.sp12_v_t_0 <X> T_6_8.lc_trk_g2_3
 (22 8)  (298 136)  (298 136)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (300 136)  (300 136)  routing T_6_8.sp12_v_t_0 <X> T_6_8.lc_trk_g2_3
 (36 8)  (312 136)  (312 136)  LC_4 Logic Functioning bit
 (37 8)  (313 136)  (313 136)  LC_4 Logic Functioning bit
 (38 8)  (314 136)  (314 136)  LC_4 Logic Functioning bit
 (39 8)  (315 136)  (315 136)  LC_4 Logic Functioning bit
 (40 8)  (316 136)  (316 136)  LC_4 Logic Functioning bit
 (41 8)  (317 136)  (317 136)  LC_4 Logic Functioning bit
 (42 8)  (318 136)  (318 136)  LC_4 Logic Functioning bit
 (43 8)  (319 136)  (319 136)  LC_4 Logic Functioning bit
 (51 8)  (327 136)  (327 136)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (297 137)  (297 137)  routing T_6_8.sp12_v_t_0 <X> T_6_8.lc_trk_g2_3
 (36 9)  (312 137)  (312 137)  LC_4 Logic Functioning bit
 (37 9)  (313 137)  (313 137)  LC_4 Logic Functioning bit
 (38 9)  (314 137)  (314 137)  LC_4 Logic Functioning bit
 (39 9)  (315 137)  (315 137)  LC_4 Logic Functioning bit
 (40 9)  (316 137)  (316 137)  LC_4 Logic Functioning bit
 (41 9)  (317 137)  (317 137)  LC_4 Logic Functioning bit
 (42 9)  (318 137)  (318 137)  LC_4 Logic Functioning bit
 (43 9)  (319 137)  (319 137)  LC_4 Logic Functioning bit
 (9 10)  (285 138)  (285 138)  routing T_6_8.sp4_h_r_4 <X> T_6_8.sp4_h_l_42
 (10 10)  (286 138)  (286 138)  routing T_6_8.sp4_h_r_4 <X> T_6_8.sp4_h_l_42
 (16 10)  (292 138)  (292 138)  routing T_6_8.sp4_v_b_37 <X> T_6_8.lc_trk_g2_5
 (17 10)  (293 138)  (293 138)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (294 138)  (294 138)  routing T_6_8.sp4_v_b_37 <X> T_6_8.lc_trk_g2_5
 (18 11)  (294 139)  (294 139)  routing T_6_8.sp4_v_b_37 <X> T_6_8.lc_trk_g2_5
 (22 12)  (298 140)  (298 140)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (299 140)  (299 140)  routing T_6_8.sp4_v_t_30 <X> T_6_8.lc_trk_g3_3
 (24 12)  (300 140)  (300 140)  routing T_6_8.sp4_v_t_30 <X> T_6_8.lc_trk_g3_3
 (16 14)  (292 142)  (292 142)  routing T_6_8.sp12_v_t_10 <X> T_6_8.lc_trk_g3_5
 (17 14)  (293 142)  (293 142)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (26 14)  (302 142)  (302 142)  routing T_6_8.lc_trk_g2_5 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (27 14)  (303 142)  (303 142)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 142)  (304 142)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 142)  (305 142)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 142)  (306 142)  routing T_6_8.lc_trk_g3_5 <X> T_6_8.wire_logic_cluster/lc_7/in_1
 (32 14)  (308 142)  (308 142)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (310 142)  (310 142)  routing T_6_8.lc_trk_g1_1 <X> T_6_8.wire_logic_cluster/lc_7/in_3
 (42 14)  (318 142)  (318 142)  LC_7 Logic Functioning bit
 (22 15)  (298 143)  (298 143)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (299 143)  (299 143)  routing T_6_8.sp12_v_b_14 <X> T_6_8.lc_trk_g3_6
 (28 15)  (304 143)  (304 143)  routing T_6_8.lc_trk_g2_5 <X> T_6_8.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 143)  (305 143)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (32 15)  (308 143)  (308 143)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (309 143)  (309 143)  routing T_6_8.lc_trk_g2_3 <X> T_6_8.input_2_7
 (35 15)  (311 143)  (311 143)  routing T_6_8.lc_trk_g2_3 <X> T_6_8.input_2_7
 (37 15)  (313 143)  (313 143)  LC_7 Logic Functioning bit
 (42 15)  (318 143)  (318 143)  LC_7 Logic Functioning bit
 (43 15)  (319 143)  (319 143)  LC_7 Logic Functioning bit


LogicTile_7_8

 (14 0)  (348 128)  (348 128)  routing T_7_8.sp4_v_b_0 <X> T_7_8.lc_trk_g0_0
 (25 0)  (359 128)  (359 128)  routing T_7_8.wire_logic_cluster/lc_2/out <X> T_7_8.lc_trk_g0_2
 (16 1)  (350 129)  (350 129)  routing T_7_8.sp4_v_b_0 <X> T_7_8.lc_trk_g0_0
 (17 1)  (351 129)  (351 129)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (22 1)  (356 129)  (356 129)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (21 2)  (355 130)  (355 130)  routing T_7_8.sp12_h_l_4 <X> T_7_8.lc_trk_g0_7
 (22 2)  (356 130)  (356 130)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (358 130)  (358 130)  routing T_7_8.sp12_h_l_4 <X> T_7_8.lc_trk_g0_7
 (8 3)  (342 131)  (342 131)  routing T_7_8.sp4_v_b_10 <X> T_7_8.sp4_v_t_36
 (10 3)  (344 131)  (344 131)  routing T_7_8.sp4_v_b_10 <X> T_7_8.sp4_v_t_36
 (21 3)  (355 131)  (355 131)  routing T_7_8.sp12_h_l_4 <X> T_7_8.lc_trk_g0_7
 (21 4)  (355 132)  (355 132)  routing T_7_8.wire_logic_cluster/lc_3/out <X> T_7_8.lc_trk_g1_3
 (22 4)  (356 132)  (356 132)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (29 4)  (363 132)  (363 132)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 132)  (364 132)  routing T_7_8.lc_trk_g0_7 <X> T_7_8.wire_logic_cluster/lc_2/in_1
 (32 4)  (366 132)  (366 132)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 132)  (367 132)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 132)  (368 132)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 132)  (370 132)  LC_2 Logic Functioning bit
 (38 4)  (372 132)  (372 132)  LC_2 Logic Functioning bit
 (12 5)  (346 133)  (346 133)  routing T_7_8.sp4_h_r_5 <X> T_7_8.sp4_v_b_5
 (22 5)  (356 133)  (356 133)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (358 133)  (358 133)  routing T_7_8.bot_op_2 <X> T_7_8.lc_trk_g1_2
 (30 5)  (364 133)  (364 133)  routing T_7_8.lc_trk_g0_7 <X> T_7_8.wire_logic_cluster/lc_2/in_1
 (31 5)  (365 133)  (365 133)  routing T_7_8.lc_trk_g3_2 <X> T_7_8.wire_logic_cluster/lc_2/in_3
 (36 5)  (370 133)  (370 133)  LC_2 Logic Functioning bit
 (38 5)  (372 133)  (372 133)  LC_2 Logic Functioning bit
 (51 5)  (385 133)  (385 133)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (348 134)  (348 134)  routing T_7_8.bnr_op_4 <X> T_7_8.lc_trk_g1_4
 (26 6)  (360 134)  (360 134)  routing T_7_8.lc_trk_g1_4 <X> T_7_8.wire_logic_cluster/lc_3/in_0
 (29 6)  (363 134)  (363 134)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (365 134)  (365 134)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_3/in_3
 (32 6)  (366 134)  (366 134)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 134)  (367 134)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_3/in_3
 (34 6)  (368 134)  (368 134)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 134)  (370 134)  LC_3 Logic Functioning bit
 (38 6)  (372 134)  (372 134)  LC_3 Logic Functioning bit
 (14 7)  (348 135)  (348 135)  routing T_7_8.bnr_op_4 <X> T_7_8.lc_trk_g1_4
 (17 7)  (351 135)  (351 135)  Enable bit of Mux _local_links/g1_mux_4 => bnr_op_4 lc_trk_g1_4
 (27 7)  (361 135)  (361 135)  routing T_7_8.lc_trk_g1_4 <X> T_7_8.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 135)  (363 135)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (365 135)  (365 135)  routing T_7_8.lc_trk_g3_7 <X> T_7_8.wire_logic_cluster/lc_3/in_3
 (36 7)  (370 135)  (370 135)  LC_3 Logic Functioning bit
 (37 7)  (371 135)  (371 135)  LC_3 Logic Functioning bit
 (38 7)  (372 135)  (372 135)  LC_3 Logic Functioning bit
 (39 7)  (373 135)  (373 135)  LC_3 Logic Functioning bit
 (41 7)  (375 135)  (375 135)  LC_3 Logic Functioning bit
 (43 7)  (377 135)  (377 135)  LC_3 Logic Functioning bit
 (27 8)  (361 136)  (361 136)  routing T_7_8.lc_trk_g1_4 <X> T_7_8.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 136)  (363 136)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (364 136)  (364 136)  routing T_7_8.lc_trk_g1_4 <X> T_7_8.wire_logic_cluster/lc_4/in_1
 (32 8)  (366 136)  (366 136)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (368 136)  (368 136)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (36 8)  (370 136)  (370 136)  LC_4 Logic Functioning bit
 (38 8)  (372 136)  (372 136)  LC_4 Logic Functioning bit
 (29 9)  (363 137)  (363 137)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_0 wire_logic_cluster/lc_4/in_0
 (31 9)  (365 137)  (365 137)  routing T_7_8.lc_trk_g1_2 <X> T_7_8.wire_logic_cluster/lc_4/in_3
 (36 9)  (370 137)  (370 137)  LC_4 Logic Functioning bit
 (37 9)  (371 137)  (371 137)  LC_4 Logic Functioning bit
 (38 9)  (372 137)  (372 137)  LC_4 Logic Functioning bit
 (39 9)  (373 137)  (373 137)  LC_4 Logic Functioning bit
 (40 9)  (374 137)  (374 137)  LC_4 Logic Functioning bit
 (42 9)  (376 137)  (376 137)  LC_4 Logic Functioning bit
 (29 10)  (363 138)  (363 138)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (366 138)  (366 138)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (368 138)  (368 138)  routing T_7_8.lc_trk_g1_3 <X> T_7_8.wire_logic_cluster/lc_5/in_3
 (36 10)  (370 138)  (370 138)  LC_5 Logic Functioning bit
 (37 10)  (371 138)  (371 138)  LC_5 Logic Functioning bit
 (39 10)  (373 138)  (373 138)  LC_5 Logic Functioning bit
 (40 10)  (374 138)  (374 138)  LC_5 Logic Functioning bit
 (42 10)  (376 138)  (376 138)  LC_5 Logic Functioning bit
 (43 10)  (377 138)  (377 138)  LC_5 Logic Functioning bit
 (50 10)  (384 138)  (384 138)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (361 139)  (361 139)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.wire_logic_cluster/lc_5/in_0
 (28 11)  (362 139)  (362 139)  routing T_7_8.lc_trk_g3_0 <X> T_7_8.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 139)  (363 139)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 139)  (364 139)  routing T_7_8.lc_trk_g0_2 <X> T_7_8.wire_logic_cluster/lc_5/in_1
 (31 11)  (365 139)  (365 139)  routing T_7_8.lc_trk_g1_3 <X> T_7_8.wire_logic_cluster/lc_5/in_3
 (36 11)  (370 139)  (370 139)  LC_5 Logic Functioning bit
 (37 11)  (371 139)  (371 139)  LC_5 Logic Functioning bit
 (38 11)  (372 139)  (372 139)  LC_5 Logic Functioning bit
 (39 11)  (373 139)  (373 139)  LC_5 Logic Functioning bit
 (41 11)  (375 139)  (375 139)  LC_5 Logic Functioning bit
 (43 11)  (377 139)  (377 139)  LC_5 Logic Functioning bit
 (17 13)  (351 141)  (351 141)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (22 13)  (356 141)  (356 141)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (359 141)  (359 141)  routing T_7_8.sp4_r_v_b_42 <X> T_7_8.lc_trk_g3_2
 (11 14)  (345 142)  (345 142)  routing T_7_8.sp4_v_b_8 <X> T_7_8.sp4_v_t_46
 (22 14)  (356 142)  (356 142)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (12 15)  (346 143)  (346 143)  routing T_7_8.sp4_v_b_8 <X> T_7_8.sp4_v_t_46


LogicTile_8_8

 (2 0)  (390 128)  (390 128)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (9 10)  (397 138)  (397 138)  routing T_8_8.sp4_h_r_4 <X> T_8_8.sp4_h_l_42
 (10 10)  (398 138)  (398 138)  routing T_8_8.sp4_h_r_4 <X> T_8_8.sp4_h_l_42


RAM_Tile_10_8

 (8 2)  (504 130)  (504 130)  routing T_10_8.sp4_h_r_1 <X> T_10_8.sp4_h_l_36
 (11 4)  (507 132)  (507 132)  routing T_10_8.sp4_h_r_0 <X> T_10_8.sp4_v_b_5
 (9 6)  (505 134)  (505 134)  routing T_10_8.sp4_h_r_1 <X> T_10_8.sp4_h_l_41
 (10 6)  (506 134)  (506 134)  routing T_10_8.sp4_h_r_1 <X> T_10_8.sp4_h_l_41


LogicTile_12_8

 (9 6)  (601 134)  (601 134)  routing T_12_8.sp4_v_b_4 <X> T_12_8.sp4_h_l_41


IO_Tile_13_8

 (1 0)  (647 128)  (647 128)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (649 129)  (649 129)  IO control bit: GIORIGHT1_REN_1

 (11 1)  (657 129)  (657 129)  routing T_13_8.span4_vert_t_12 <X> T_13_8.span4_horz_25
 (17 3)  (663 131)  (663 131)  IOB_0 IO Functioning bit
 (17 5)  (663 133)  (663 133)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (648 134)  (648 134)  IO control bit: GIORIGHT1_REN_0

 (3 6)  (649 134)  (649 134)  IO control bit: GIORIGHT1_IE_1



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 118)  (14 118)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 121)  (14 121)  IO control bit: BIOLEFT_IE_0



RAM_Tile_3_7

 (7 1)  (133 113)  (133 113)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_7

 (0 0)  (168 112)  (168 112)  Negative Clock bit

 (16 0)  (184 112)  (184 112)  routing T_4_7.sp4_v_b_9 <X> T_4_7.lc_trk_g0_1
 (17 0)  (185 112)  (185 112)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_9 lc_trk_g0_1
 (18 0)  (186 112)  (186 112)  routing T_4_7.sp4_v_b_9 <X> T_4_7.lc_trk_g0_1
 (25 0)  (193 112)  (193 112)  routing T_4_7.bnr_op_2 <X> T_4_7.lc_trk_g0_2
 (10 1)  (178 113)  (178 113)  routing T_4_7.sp4_h_r_8 <X> T_4_7.sp4_v_b_1
 (18 1)  (186 113)  (186 113)  routing T_4_7.sp4_v_b_9 <X> T_4_7.lc_trk_g0_1
 (22 1)  (190 113)  (190 113)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (193 113)  (193 113)  routing T_4_7.bnr_op_2 <X> T_4_7.lc_trk_g0_2
 (0 2)  (168 114)  (168 114)  routing T_4_7.glb_netwk_3 <X> T_4_7.wire_logic_cluster/lc_7/clk
 (2 2)  (170 114)  (170 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 115)  (168 115)  routing T_4_7.glb_netwk_3 <X> T_4_7.wire_logic_cluster/lc_7/clk
 (17 4)  (185 116)  (185 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 5)  (190 117)  (190 117)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_2 lc_trk_g1_2
 (23 5)  (191 117)  (191 117)  routing T_4_7.sp4_h_r_2 <X> T_4_7.lc_trk_g1_2
 (24 5)  (192 117)  (192 117)  routing T_4_7.sp4_h_r_2 <X> T_4_7.lc_trk_g1_2
 (25 5)  (193 117)  (193 117)  routing T_4_7.sp4_h_r_2 <X> T_4_7.lc_trk_g1_2
 (15 6)  (183 118)  (183 118)  routing T_4_7.bot_op_5 <X> T_4_7.lc_trk_g1_5
 (17 6)  (185 118)  (185 118)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (26 8)  (194 120)  (194 120)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_4/in_0
 (29 8)  (197 120)  (197 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (199 120)  (199 120)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 120)  (200 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 120)  (201 120)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (34 8)  (202 120)  (202 120)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (40 8)  (208 120)  (208 120)  LC_4 Logic Functioning bit
 (42 8)  (210 120)  (210 120)  LC_4 Logic Functioning bit
 (28 9)  (196 121)  (196 121)  routing T_4_7.lc_trk_g2_4 <X> T_4_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 121)  (197 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 121)  (199 121)  routing T_4_7.lc_trk_g3_6 <X> T_4_7.wire_logic_cluster/lc_4/in_3
 (21 10)  (189 122)  (189 122)  routing T_4_7.wire_logic_cluster/lc_7/out <X> T_4_7.lc_trk_g2_7
 (22 10)  (190 122)  (190 122)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (193 122)  (193 122)  routing T_4_7.sp12_v_b_6 <X> T_4_7.lc_trk_g2_6
 (28 10)  (196 122)  (196 122)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 122)  (197 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 122)  (198 122)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 122)  (200 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (202 122)  (202 122)  routing T_4_7.lc_trk_g1_1 <X> T_4_7.wire_logic_cluster/lc_5/in_3
 (37 10)  (205 122)  (205 122)  LC_5 Logic Functioning bit
 (38 10)  (206 122)  (206 122)  LC_5 Logic Functioning bit
 (39 10)  (207 122)  (207 122)  LC_5 Logic Functioning bit
 (41 10)  (209 122)  (209 122)  LC_5 Logic Functioning bit
 (50 10)  (218 122)  (218 122)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (182 123)  (182 123)  routing T_4_7.sp4_r_v_b_36 <X> T_4_7.lc_trk_g2_4
 (17 11)  (185 123)  (185 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (190 123)  (190 123)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (192 123)  (192 123)  routing T_4_7.sp12_v_b_6 <X> T_4_7.lc_trk_g2_6
 (25 11)  (193 123)  (193 123)  routing T_4_7.sp12_v_b_6 <X> T_4_7.lc_trk_g2_6
 (26 11)  (194 123)  (194 123)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (195 123)  (195 123)  routing T_4_7.lc_trk_g1_2 <X> T_4_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 123)  (197 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 123)  (198 123)  routing T_4_7.lc_trk_g2_6 <X> T_4_7.wire_logic_cluster/lc_5/in_1
 (41 11)  (209 123)  (209 123)  LC_5 Logic Functioning bit
 (43 11)  (211 123)  (211 123)  LC_5 Logic Functioning bit
 (5 12)  (173 124)  (173 124)  routing T_4_7.sp4_v_b_9 <X> T_4_7.sp4_h_r_9
 (6 13)  (174 125)  (174 125)  routing T_4_7.sp4_v_b_9 <X> T_4_7.sp4_h_r_9
 (14 14)  (182 126)  (182 126)  routing T_4_7.sp12_v_t_3 <X> T_4_7.lc_trk_g3_4
 (26 14)  (194 126)  (194 126)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_7/in_0
 (29 14)  (197 126)  (197 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (199 126)  (199 126)  routing T_4_7.lc_trk_g1_5 <X> T_4_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 126)  (200 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 126)  (202 126)  routing T_4_7.lc_trk_g1_5 <X> T_4_7.wire_logic_cluster/lc_7/in_3
 (35 14)  (203 126)  (203 126)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.input_2_7
 (36 14)  (204 126)  (204 126)  LC_7 Logic Functioning bit
 (38 14)  (206 126)  (206 126)  LC_7 Logic Functioning bit
 (39 14)  (207 126)  (207 126)  LC_7 Logic Functioning bit
 (40 14)  (208 126)  (208 126)  LC_7 Logic Functioning bit
 (41 14)  (209 126)  (209 126)  LC_7 Logic Functioning bit
 (43 14)  (211 126)  (211 126)  LC_7 Logic Functioning bit
 (45 14)  (213 126)  (213 126)  LC_7 Logic Functioning bit
 (51 14)  (219 126)  (219 126)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (182 127)  (182 127)  routing T_4_7.sp12_v_t_3 <X> T_4_7.lc_trk_g3_4
 (15 15)  (183 127)  (183 127)  routing T_4_7.sp12_v_t_3 <X> T_4_7.lc_trk_g3_4
 (17 15)  (185 127)  (185 127)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (22 15)  (190 127)  (190 127)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (191 127)  (191 127)  routing T_4_7.sp12_v_b_14 <X> T_4_7.lc_trk_g3_6
 (26 15)  (194 127)  (194 127)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 127)  (196 127)  routing T_4_7.lc_trk_g2_7 <X> T_4_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 127)  (197 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (198 127)  (198 127)  routing T_4_7.lc_trk_g0_2 <X> T_4_7.wire_logic_cluster/lc_7/in_1
 (32 15)  (200 127)  (200 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (201 127)  (201 127)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.input_2_7
 (34 15)  (202 127)  (202 127)  routing T_4_7.lc_trk_g3_4 <X> T_4_7.input_2_7
 (36 15)  (204 127)  (204 127)  LC_7 Logic Functioning bit
 (38 15)  (206 127)  (206 127)  LC_7 Logic Functioning bit
 (39 15)  (207 127)  (207 127)  LC_7 Logic Functioning bit
 (40 15)  (208 127)  (208 127)  LC_7 Logic Functioning bit
 (41 15)  (209 127)  (209 127)  LC_7 Logic Functioning bit
 (42 15)  (210 127)  (210 127)  LC_7 Logic Functioning bit
 (51 15)  (219 127)  (219 127)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_7

 (26 0)  (248 112)  (248 112)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_0/in_0
 (27 0)  (249 112)  (249 112)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 112)  (251 112)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 112)  (252 112)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (31 0)  (253 112)  (253 112)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 112)  (254 112)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (256 112)  (256 112)  routing T_5_7.lc_trk_g1_4 <X> T_5_7.wire_logic_cluster/lc_0/in_3
 (37 0)  (259 112)  (259 112)  LC_0 Logic Functioning bit
 (17 1)  (239 113)  (239 113)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (22 1)  (244 113)  (244 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (245 113)  (245 113)  routing T_5_7.sp4_h_r_2 <X> T_5_7.lc_trk_g0_2
 (24 1)  (246 113)  (246 113)  routing T_5_7.sp4_h_r_2 <X> T_5_7.lc_trk_g0_2
 (25 1)  (247 113)  (247 113)  routing T_5_7.sp4_h_r_2 <X> T_5_7.lc_trk_g0_2
 (27 1)  (249 113)  (249 113)  routing T_5_7.lc_trk_g1_5 <X> T_5_7.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 113)  (251 113)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 113)  (252 113)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 113)  (254 113)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (257 113)  (257 113)  routing T_5_7.lc_trk_g0_2 <X> T_5_7.input_2_0
 (37 1)  (259 113)  (259 113)  LC_0 Logic Functioning bit
 (38 1)  (260 113)  (260 113)  LC_0 Logic Functioning bit
 (39 1)  (261 113)  (261 113)  LC_0 Logic Functioning bit
 (40 1)  (262 113)  (262 113)  LC_0 Logic Functioning bit
 (41 1)  (263 113)  (263 113)  LC_0 Logic Functioning bit
 (14 2)  (236 114)  (236 114)  routing T_5_7.sp4_h_l_9 <X> T_5_7.lc_trk_g0_4
 (15 2)  (237 114)  (237 114)  routing T_5_7.sp4_h_r_21 <X> T_5_7.lc_trk_g0_5
 (16 2)  (238 114)  (238 114)  routing T_5_7.sp4_h_r_21 <X> T_5_7.lc_trk_g0_5
 (17 2)  (239 114)  (239 114)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (240 114)  (240 114)  routing T_5_7.sp4_h_r_21 <X> T_5_7.lc_trk_g0_5
 (26 2)  (248 114)  (248 114)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (27 2)  (249 114)  (249 114)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 114)  (251 114)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (253 114)  (253 114)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 114)  (254 114)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (255 114)  (255 114)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.wire_logic_cluster/lc_1/in_3
 (35 2)  (257 114)  (257 114)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.input_2_1
 (38 2)  (260 114)  (260 114)  LC_1 Logic Functioning bit
 (41 2)  (263 114)  (263 114)  LC_1 Logic Functioning bit
 (42 2)  (264 114)  (264 114)  LC_1 Logic Functioning bit
 (14 3)  (236 115)  (236 115)  routing T_5_7.sp4_h_l_9 <X> T_5_7.lc_trk_g0_4
 (15 3)  (237 115)  (237 115)  routing T_5_7.sp4_h_l_9 <X> T_5_7.lc_trk_g0_4
 (16 3)  (238 115)  (238 115)  routing T_5_7.sp4_h_l_9 <X> T_5_7.lc_trk_g0_4
 (17 3)  (239 115)  (239 115)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (18 3)  (240 115)  (240 115)  routing T_5_7.sp4_h_r_21 <X> T_5_7.lc_trk_g0_5
 (27 3)  (249 115)  (249 115)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 115)  (250 115)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 115)  (251 115)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (32 3)  (254 115)  (254 115)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (255 115)  (255 115)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.input_2_1
 (38 3)  (260 115)  (260 115)  LC_1 Logic Functioning bit
 (41 3)  (263 115)  (263 115)  LC_1 Logic Functioning bit
 (43 3)  (265 115)  (265 115)  LC_1 Logic Functioning bit
 (16 4)  (238 116)  (238 116)  routing T_5_7.sp4_v_b_1 <X> T_5_7.lc_trk_g1_1
 (17 4)  (239 116)  (239 116)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_1 lc_trk_g1_1
 (18 4)  (240 116)  (240 116)  routing T_5_7.sp4_v_b_1 <X> T_5_7.lc_trk_g1_1
 (26 4)  (248 116)  (248 116)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.wire_logic_cluster/lc_2/in_0
 (27 4)  (249 116)  (249 116)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (28 4)  (250 116)  (250 116)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 116)  (251 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 116)  (252 116)  routing T_5_7.lc_trk_g3_4 <X> T_5_7.wire_logic_cluster/lc_2/in_1
 (31 4)  (253 116)  (253 116)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 116)  (254 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (256 116)  (256 116)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 116)  (258 116)  LC_2 Logic Functioning bit
 (37 4)  (259 116)  (259 116)  LC_2 Logic Functioning bit
 (50 4)  (272 116)  (272 116)  Cascade bit: LH_LC02_inmux02_5

 (28 5)  (250 117)  (250 117)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (251 117)  (251 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (253 117)  (253 117)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.wire_logic_cluster/lc_2/in_3
 (36 5)  (258 117)  (258 117)  LC_2 Logic Functioning bit
 (37 5)  (259 117)  (259 117)  LC_2 Logic Functioning bit
 (41 5)  (263 117)  (263 117)  LC_2 Logic Functioning bit
 (43 5)  (265 117)  (265 117)  LC_2 Logic Functioning bit
 (14 6)  (236 118)  (236 118)  routing T_5_7.wire_logic_cluster/lc_4/out <X> T_5_7.lc_trk_g1_4
 (15 6)  (237 118)  (237 118)  routing T_5_7.lft_op_5 <X> T_5_7.lc_trk_g1_5
 (17 6)  (239 118)  (239 118)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (240 118)  (240 118)  routing T_5_7.lft_op_5 <X> T_5_7.lc_trk_g1_5
 (26 6)  (248 118)  (248 118)  routing T_5_7.lc_trk_g0_5 <X> T_5_7.wire_logic_cluster/lc_3/in_0
 (29 6)  (251 118)  (251 118)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 118)  (254 118)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 118)  (255 118)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (34 6)  (256 118)  (256 118)  routing T_5_7.lc_trk_g3_1 <X> T_5_7.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 118)  (258 118)  LC_3 Logic Functioning bit
 (17 7)  (239 119)  (239 119)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (244 119)  (244 119)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (29 7)  (251 119)  (251 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (32 7)  (254 119)  (254 119)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (255 119)  (255 119)  routing T_5_7.lc_trk_g3_0 <X> T_5_7.input_2_3
 (34 7)  (256 119)  (256 119)  routing T_5_7.lc_trk_g3_0 <X> T_5_7.input_2_3
 (36 7)  (258 119)  (258 119)  LC_3 Logic Functioning bit
 (43 7)  (265 119)  (265 119)  LC_3 Logic Functioning bit
 (53 7)  (275 119)  (275 119)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (17 8)  (239 120)  (239 120)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (240 120)  (240 120)  routing T_5_7.bnl_op_1 <X> T_5_7.lc_trk_g2_1
 (28 8)  (250 120)  (250 120)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 120)  (251 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 120)  (252 120)  routing T_5_7.lc_trk_g2_5 <X> T_5_7.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 120)  (254 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 120)  (255 120)  routing T_5_7.lc_trk_g2_1 <X> T_5_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (258 120)  (258 120)  LC_4 Logic Functioning bit
 (37 8)  (259 120)  (259 120)  LC_4 Logic Functioning bit
 (38 8)  (260 120)  (260 120)  LC_4 Logic Functioning bit
 (39 8)  (261 120)  (261 120)  LC_4 Logic Functioning bit
 (41 8)  (263 120)  (263 120)  LC_4 Logic Functioning bit
 (43 8)  (265 120)  (265 120)  LC_4 Logic Functioning bit
 (10 9)  (232 121)  (232 121)  routing T_5_7.sp4_h_r_2 <X> T_5_7.sp4_v_b_7
 (18 9)  (240 121)  (240 121)  routing T_5_7.bnl_op_1 <X> T_5_7.lc_trk_g2_1
 (27 9)  (249 121)  (249 121)  routing T_5_7.lc_trk_g1_1 <X> T_5_7.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 121)  (251 121)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (37 9)  (259 121)  (259 121)  LC_4 Logic Functioning bit
 (39 9)  (261 121)  (261 121)  LC_4 Logic Functioning bit
 (14 10)  (236 122)  (236 122)  routing T_5_7.sp4_v_b_36 <X> T_5_7.lc_trk_g2_4
 (15 10)  (237 122)  (237 122)  routing T_5_7.rgt_op_5 <X> T_5_7.lc_trk_g2_5
 (17 10)  (239 122)  (239 122)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (240 122)  (240 122)  routing T_5_7.rgt_op_5 <X> T_5_7.lc_trk_g2_5
 (26 10)  (248 122)  (248 122)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (29 10)  (251 122)  (251 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 122)  (252 122)  routing T_5_7.lc_trk_g0_4 <X> T_5_7.wire_logic_cluster/lc_5/in_1
 (31 10)  (253 122)  (253 122)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 122)  (254 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 122)  (255 122)  routing T_5_7.lc_trk_g2_4 <X> T_5_7.wire_logic_cluster/lc_5/in_3
 (37 10)  (259 122)  (259 122)  LC_5 Logic Functioning bit
 (42 10)  (264 122)  (264 122)  LC_5 Logic Functioning bit
 (50 10)  (272 122)  (272 122)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (236 123)  (236 123)  routing T_5_7.sp4_v_b_36 <X> T_5_7.lc_trk_g2_4
 (16 11)  (238 123)  (238 123)  routing T_5_7.sp4_v_b_36 <X> T_5_7.lc_trk_g2_4
 (17 11)  (239 123)  (239 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 11)  (248 123)  (248 123)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 123)  (249 123)  routing T_5_7.lc_trk_g1_6 <X> T_5_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 123)  (251 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (36 11)  (258 123)  (258 123)  LC_5 Logic Functioning bit
 (40 11)  (262 123)  (262 123)  LC_5 Logic Functioning bit
 (42 11)  (264 123)  (264 123)  LC_5 Logic Functioning bit
 (43 11)  (265 123)  (265 123)  LC_5 Logic Functioning bit
 (8 12)  (230 124)  (230 124)  routing T_5_7.sp4_v_b_10 <X> T_5_7.sp4_h_r_10
 (9 12)  (231 124)  (231 124)  routing T_5_7.sp4_v_b_10 <X> T_5_7.sp4_h_r_10
 (12 12)  (234 124)  (234 124)  routing T_5_7.sp4_v_b_5 <X> T_5_7.sp4_h_r_11
 (16 12)  (238 124)  (238 124)  routing T_5_7.sp4_v_b_33 <X> T_5_7.lc_trk_g3_1
 (17 12)  (239 124)  (239 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (240 124)  (240 124)  routing T_5_7.sp4_v_b_33 <X> T_5_7.lc_trk_g3_1
 (25 12)  (247 124)  (247 124)  routing T_5_7.wire_logic_cluster/lc_2/out <X> T_5_7.lc_trk_g3_2
 (32 12)  (254 124)  (254 124)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 124)  (255 124)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 124)  (256 124)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 124)  (258 124)  LC_6 Logic Functioning bit
 (37 12)  (259 124)  (259 124)  LC_6 Logic Functioning bit
 (39 12)  (261 124)  (261 124)  LC_6 Logic Functioning bit
 (43 12)  (265 124)  (265 124)  LC_6 Logic Functioning bit
 (50 12)  (272 124)  (272 124)  Cascade bit: LH_LC06_inmux02_5

 (11 13)  (233 125)  (233 125)  routing T_5_7.sp4_v_b_5 <X> T_5_7.sp4_h_r_11
 (13 13)  (235 125)  (235 125)  routing T_5_7.sp4_v_b_5 <X> T_5_7.sp4_h_r_11
 (16 13)  (238 125)  (238 125)  routing T_5_7.sp12_v_b_8 <X> T_5_7.lc_trk_g3_0
 (17 13)  (239 125)  (239 125)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (18 13)  (240 125)  (240 125)  routing T_5_7.sp4_v_b_33 <X> T_5_7.lc_trk_g3_1
 (22 13)  (244 125)  (244 125)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (248 125)  (248 125)  routing T_5_7.lc_trk_g0_2 <X> T_5_7.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 125)  (251 125)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (253 125)  (253 125)  routing T_5_7.lc_trk_g3_2 <X> T_5_7.wire_logic_cluster/lc_6/in_3
 (36 13)  (258 125)  (258 125)  LC_6 Logic Functioning bit
 (37 13)  (259 125)  (259 125)  LC_6 Logic Functioning bit
 (38 13)  (260 125)  (260 125)  LC_6 Logic Functioning bit
 (42 13)  (264 125)  (264 125)  LC_6 Logic Functioning bit
 (16 15)  (238 127)  (238 127)  routing T_5_7.sp12_v_b_12 <X> T_5_7.lc_trk_g3_4
 (17 15)  (239 127)  (239 127)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_12 lc_trk_g3_4


LogicTile_6_7

 (0 0)  (276 112)  (276 112)  Negative Clock bit

 (14 0)  (290 112)  (290 112)  routing T_6_7.lft_op_0 <X> T_6_7.lc_trk_g0_0
 (15 1)  (291 113)  (291 113)  routing T_6_7.lft_op_0 <X> T_6_7.lc_trk_g0_0
 (17 1)  (293 113)  (293 113)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (298 113)  (298 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (299 113)  (299 113)  routing T_6_7.sp4_v_b_18 <X> T_6_7.lc_trk_g0_2
 (24 1)  (300 113)  (300 113)  routing T_6_7.sp4_v_b_18 <X> T_6_7.lc_trk_g0_2
 (0 2)  (276 114)  (276 114)  routing T_6_7.glb_netwk_3 <X> T_6_7.wire_logic_cluster/lc_7/clk
 (2 2)  (278 114)  (278 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (4 2)  (280 114)  (280 114)  routing T_6_7.sp4_h_r_0 <X> T_6_7.sp4_v_t_37
 (25 2)  (301 114)  (301 114)  routing T_6_7.lft_op_6 <X> T_6_7.lc_trk_g0_6
 (0 3)  (276 115)  (276 115)  routing T_6_7.glb_netwk_3 <X> T_6_7.wire_logic_cluster/lc_7/clk
 (5 3)  (281 115)  (281 115)  routing T_6_7.sp4_h_r_0 <X> T_6_7.sp4_v_t_37
 (22 3)  (298 115)  (298 115)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (300 115)  (300 115)  routing T_6_7.lft_op_6 <X> T_6_7.lc_trk_g0_6
 (3 4)  (279 116)  (279 116)  routing T_6_7.sp12_v_b_0 <X> T_6_7.sp12_h_r_0
 (4 4)  (280 116)  (280 116)  routing T_6_7.sp4_h_l_38 <X> T_6_7.sp4_v_b_3
 (11 4)  (287 116)  (287 116)  routing T_6_7.sp4_h_r_0 <X> T_6_7.sp4_v_b_5
 (3 5)  (279 117)  (279 117)  routing T_6_7.sp12_v_b_0 <X> T_6_7.sp12_h_r_0
 (5 5)  (281 117)  (281 117)  routing T_6_7.sp4_h_l_38 <X> T_6_7.sp4_v_b_3
 (14 5)  (290 117)  (290 117)  routing T_6_7.sp4_h_r_0 <X> T_6_7.lc_trk_g1_0
 (15 5)  (291 117)  (291 117)  routing T_6_7.sp4_h_r_0 <X> T_6_7.lc_trk_g1_0
 (16 5)  (292 117)  (292 117)  routing T_6_7.sp4_h_r_0 <X> T_6_7.lc_trk_g1_0
 (17 5)  (293 117)  (293 117)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_0 lc_trk_g1_0
 (5 6)  (281 118)  (281 118)  routing T_6_7.sp4_h_r_0 <X> T_6_7.sp4_h_l_38
 (4 7)  (280 119)  (280 119)  routing T_6_7.sp4_h_r_0 <X> T_6_7.sp4_h_l_38
 (4 10)  (280 122)  (280 122)  routing T_6_7.sp4_h_r_0 <X> T_6_7.sp4_v_t_43
 (6 10)  (282 122)  (282 122)  routing T_6_7.sp4_h_r_0 <X> T_6_7.sp4_v_t_43
 (21 10)  (297 122)  (297 122)  routing T_6_7.wire_logic_cluster/lc_7/out <X> T_6_7.lc_trk_g2_7
 (22 10)  (298 122)  (298 122)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (303 122)  (303 122)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_5/in_1
 (28 10)  (304 122)  (304 122)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 122)  (305 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (306 122)  (306 122)  routing T_6_7.lc_trk_g3_5 <X> T_6_7.wire_logic_cluster/lc_5/in_1
 (32 10)  (308 122)  (308 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (313 122)  (313 122)  LC_5 Logic Functioning bit
 (39 10)  (315 122)  (315 122)  LC_5 Logic Functioning bit
 (41 10)  (317 122)  (317 122)  LC_5 Logic Functioning bit
 (43 10)  (319 122)  (319 122)  LC_5 Logic Functioning bit
 (45 10)  (321 122)  (321 122)  LC_5 Logic Functioning bit
 (46 10)  (322 122)  (322 122)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (327 122)  (327 122)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (5 11)  (281 123)  (281 123)  routing T_6_7.sp4_h_r_0 <X> T_6_7.sp4_v_t_43
 (27 11)  (303 123)  (303 123)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.wire_logic_cluster/lc_5/in_0
 (28 11)  (304 123)  (304 123)  routing T_6_7.lc_trk_g3_0 <X> T_6_7.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 123)  (305 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (307 123)  (307 123)  routing T_6_7.lc_trk_g0_2 <X> T_6_7.wire_logic_cluster/lc_5/in_3
 (36 11)  (312 123)  (312 123)  LC_5 Logic Functioning bit
 (38 11)  (314 123)  (314 123)  LC_5 Logic Functioning bit
 (41 11)  (317 123)  (317 123)  LC_5 Logic Functioning bit
 (43 11)  (319 123)  (319 123)  LC_5 Logic Functioning bit
 (51 11)  (327 123)  (327 123)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (4 12)  (280 124)  (280 124)  routing T_6_7.sp4_h_l_38 <X> T_6_7.sp4_v_b_9
 (6 12)  (282 124)  (282 124)  routing T_6_7.sp4_h_l_38 <X> T_6_7.sp4_v_b_9
 (5 13)  (281 125)  (281 125)  routing T_6_7.sp4_h_l_38 <X> T_6_7.sp4_v_b_9
 (14 13)  (290 125)  (290 125)  routing T_6_7.sp12_v_b_16 <X> T_6_7.lc_trk_g3_0
 (16 13)  (292 125)  (292 125)  routing T_6_7.sp12_v_b_16 <X> T_6_7.lc_trk_g3_0
 (17 13)  (293 125)  (293 125)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (0 14)  (276 126)  (276 126)  routing T_6_7.glb_netwk_6 <X> T_6_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (277 126)  (277 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (17 14)  (293 126)  (293 126)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (294 126)  (294 126)  routing T_6_7.wire_logic_cluster/lc_5/out <X> T_6_7.lc_trk_g3_5
 (26 14)  (302 126)  (302 126)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_7/in_0
 (29 14)  (305 126)  (305 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (307 126)  (307 126)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 126)  (308 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (36 14)  (312 126)  (312 126)  LC_7 Logic Functioning bit
 (38 14)  (314 126)  (314 126)  LC_7 Logic Functioning bit
 (41 14)  (317 126)  (317 126)  LC_7 Logic Functioning bit
 (43 14)  (319 126)  (319 126)  LC_7 Logic Functioning bit
 (45 14)  (321 126)  (321 126)  LC_7 Logic Functioning bit
 (0 15)  (276 127)  (276 127)  routing T_6_7.glb_netwk_6 <X> T_6_7.wire_logic_cluster/lc_7/s_r
 (26 15)  (302 127)  (302 127)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 127)  (304 127)  routing T_6_7.lc_trk_g2_7 <X> T_6_7.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 127)  (305 127)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (307 127)  (307 127)  routing T_6_7.lc_trk_g0_6 <X> T_6_7.wire_logic_cluster/lc_7/in_3
 (32 15)  (308 127)  (308 127)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (310 127)  (310 127)  routing T_6_7.lc_trk_g1_0 <X> T_6_7.input_2_7
 (36 15)  (312 127)  (312 127)  LC_7 Logic Functioning bit
 (39 15)  (315 127)  (315 127)  LC_7 Logic Functioning bit
 (40 15)  (316 127)  (316 127)  LC_7 Logic Functioning bit
 (42 15)  (318 127)  (318 127)  LC_7 Logic Functioning bit
 (52 15)  (328 127)  (328 127)  Enable bit of Mux _out_links/OutMux9_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_15


LogicTile_7_7

 (0 0)  (334 112)  (334 112)  Negative Clock bit

 (25 0)  (359 112)  (359 112)  routing T_7_7.sp4_v_b_10 <X> T_7_7.lc_trk_g0_2
 (9 1)  (343 113)  (343 113)  routing T_7_7.sp4_v_t_36 <X> T_7_7.sp4_v_b_1
 (22 1)  (356 113)  (356 113)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (357 113)  (357 113)  routing T_7_7.sp4_v_b_10 <X> T_7_7.lc_trk_g0_2
 (25 1)  (359 113)  (359 113)  routing T_7_7.sp4_v_b_10 <X> T_7_7.lc_trk_g0_2
 (0 2)  (334 114)  (334 114)  routing T_7_7.glb_netwk_3 <X> T_7_7.wire_logic_cluster/lc_7/clk
 (2 2)  (336 114)  (336 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (17 2)  (351 114)  (351 114)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (352 114)  (352 114)  routing T_7_7.wire_logic_cluster/lc_5/out <X> T_7_7.lc_trk_g0_5
 (0 3)  (334 115)  (334 115)  routing T_7_7.glb_netwk_3 <X> T_7_7.wire_logic_cluster/lc_7/clk
 (0 4)  (334 116)  (334 116)  routing T_7_7.lc_trk_g2_2 <X> T_7_7.wire_logic_cluster/lc_7/cen
 (1 4)  (335 116)  (335 116)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (26 4)  (360 116)  (360 116)  routing T_7_7.lc_trk_g2_4 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (28 4)  (362 116)  (362 116)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 116)  (363 116)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 116)  (364 116)  routing T_7_7.lc_trk_g2_5 <X> T_7_7.wire_logic_cluster/lc_2/in_1
 (32 4)  (366 116)  (366 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 116)  (367 116)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (368 116)  (368 116)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (40 4)  (374 116)  (374 116)  LC_2 Logic Functioning bit
 (41 4)  (375 116)  (375 116)  LC_2 Logic Functioning bit
 (1 5)  (335 117)  (335 117)  routing T_7_7.lc_trk_g2_2 <X> T_7_7.wire_logic_cluster/lc_7/cen
 (28 5)  (362 117)  (362 117)  routing T_7_7.lc_trk_g2_4 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 117)  (363 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_4 wire_logic_cluster/lc_2/in_0
 (31 5)  (365 117)  (365 117)  routing T_7_7.lc_trk_g3_2 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (32 5)  (366 117)  (366 117)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_2 input_2_2
 (35 5)  (369 117)  (369 117)  routing T_7_7.lc_trk_g0_2 <X> T_7_7.input_2_2
 (37 5)  (371 117)  (371 117)  LC_2 Logic Functioning bit
 (40 5)  (374 117)  (374 117)  LC_2 Logic Functioning bit
 (41 5)  (375 117)  (375 117)  LC_2 Logic Functioning bit
 (42 5)  (376 117)  (376 117)  LC_2 Logic Functioning bit
 (15 6)  (349 118)  (349 118)  routing T_7_7.top_op_5 <X> T_7_7.lc_trk_g1_5
 (17 6)  (351 118)  (351 118)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (18 7)  (352 119)  (352 119)  routing T_7_7.top_op_5 <X> T_7_7.lc_trk_g1_5
 (6 8)  (340 120)  (340 120)  routing T_7_7.sp4_h_r_1 <X> T_7_7.sp4_v_b_6
 (25 8)  (359 120)  (359 120)  routing T_7_7.sp4_h_r_34 <X> T_7_7.lc_trk_g2_2
 (22 9)  (356 121)  (356 121)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_r_34 lc_trk_g2_2
 (23 9)  (357 121)  (357 121)  routing T_7_7.sp4_h_r_34 <X> T_7_7.lc_trk_g2_2
 (24 9)  (358 121)  (358 121)  routing T_7_7.sp4_h_r_34 <X> T_7_7.lc_trk_g2_2
 (14 10)  (348 122)  (348 122)  routing T_7_7.sp4_h_r_44 <X> T_7_7.lc_trk_g2_4
 (17 10)  (351 122)  (351 122)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (360 122)  (360 122)  routing T_7_7.lc_trk_g0_5 <X> T_7_7.wire_logic_cluster/lc_5/in_0
 (27 10)  (361 122)  (361 122)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_5/in_1
 (28 10)  (362 122)  (362 122)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 122)  (363 122)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (365 122)  (365 122)  routing T_7_7.lc_trk_g1_5 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 122)  (366 122)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (368 122)  (368 122)  routing T_7_7.lc_trk_g1_5 <X> T_7_7.wire_logic_cluster/lc_5/in_3
 (35 10)  (369 122)  (369 122)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.input_2_5
 (37 10)  (371 122)  (371 122)  LC_5 Logic Functioning bit
 (41 10)  (375 122)  (375 122)  LC_5 Logic Functioning bit
 (42 10)  (376 122)  (376 122)  LC_5 Logic Functioning bit
 (43 10)  (377 122)  (377 122)  LC_5 Logic Functioning bit
 (45 10)  (379 122)  (379 122)  LC_5 Logic Functioning bit
 (46 10)  (380 122)  (380 122)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (51 10)  (385 122)  (385 122)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (348 123)  (348 123)  routing T_7_7.sp4_h_r_44 <X> T_7_7.lc_trk_g2_4
 (15 11)  (349 123)  (349 123)  routing T_7_7.sp4_h_r_44 <X> T_7_7.lc_trk_g2_4
 (16 11)  (350 123)  (350 123)  routing T_7_7.sp4_h_r_44 <X> T_7_7.lc_trk_g2_4
 (17 11)  (351 123)  (351 123)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (29 11)  (363 123)  (363 123)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 123)  (364 123)  routing T_7_7.lc_trk_g3_3 <X> T_7_7.wire_logic_cluster/lc_5/in_1
 (32 11)  (366 123)  (366 123)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_4 input_2_5
 (33 11)  (367 123)  (367 123)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.input_2_5
 (34 11)  (368 123)  (368 123)  routing T_7_7.lc_trk_g3_4 <X> T_7_7.input_2_5
 (39 11)  (373 123)  (373 123)  LC_5 Logic Functioning bit
 (40 11)  (374 123)  (374 123)  LC_5 Logic Functioning bit
 (41 11)  (375 123)  (375 123)  LC_5 Logic Functioning bit
 (43 11)  (377 123)  (377 123)  LC_5 Logic Functioning bit
 (48 11)  (382 123)  (382 123)  Enable bit of Mux _out_links/OutMux0_5 => wire_logic_cluster/lc_5/out sp4_v_b_10
 (51 11)  (385 123)  (385 123)  Enable bit of Mux _out_links/OutMux1_5 => wire_logic_cluster/lc_5/out sp4_v_b_26
 (21 12)  (355 124)  (355 124)  routing T_7_7.sp4_h_r_35 <X> T_7_7.lc_trk_g3_3
 (22 12)  (356 124)  (356 124)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (357 124)  (357 124)  routing T_7_7.sp4_h_r_35 <X> T_7_7.lc_trk_g3_3
 (24 12)  (358 124)  (358 124)  routing T_7_7.sp4_h_r_35 <X> T_7_7.lc_trk_g3_3
 (25 12)  (359 124)  (359 124)  routing T_7_7.bnl_op_2 <X> T_7_7.lc_trk_g3_2
 (22 13)  (356 125)  (356 125)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (359 125)  (359 125)  routing T_7_7.bnl_op_2 <X> T_7_7.lc_trk_g3_2
 (14 15)  (348 127)  (348 127)  routing T_7_7.tnl_op_4 <X> T_7_7.lc_trk_g3_4
 (15 15)  (349 127)  (349 127)  routing T_7_7.tnl_op_4 <X> T_7_7.lc_trk_g3_4
 (17 15)  (351 127)  (351 127)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4


LogicTile_8_7

 (0 0)  (388 112)  (388 112)  Negative Clock bit

 (0 2)  (388 114)  (388 114)  routing T_8_7.glb_netwk_3 <X> T_8_7.wire_logic_cluster/lc_7/clk
 (2 2)  (390 114)  (390 114)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (388 115)  (388 115)  routing T_8_7.glb_netwk_3 <X> T_8_7.wire_logic_cluster/lc_7/clk
 (14 6)  (402 118)  (402 118)  routing T_8_7.sp12_h_l_3 <X> T_8_7.lc_trk_g1_4
 (14 7)  (402 119)  (402 119)  routing T_8_7.sp12_h_l_3 <X> T_8_7.lc_trk_g1_4
 (15 7)  (403 119)  (403 119)  routing T_8_7.sp12_h_l_3 <X> T_8_7.lc_trk_g1_4
 (17 7)  (405 119)  (405 119)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_l_3 lc_trk_g1_4
 (27 8)  (415 120)  (415 120)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.wire_logic_cluster/lc_4/in_1
 (28 8)  (416 120)  (416 120)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.wire_logic_cluster/lc_4/in_1
 (29 8)  (417 120)  (417 120)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (418 120)  (418 120)  routing T_8_7.lc_trk_g3_4 <X> T_8_7.wire_logic_cluster/lc_4/in_1
 (31 8)  (419 120)  (419 120)  routing T_8_7.lc_trk_g1_4 <X> T_8_7.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 120)  (420 120)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (422 120)  (422 120)  routing T_8_7.lc_trk_g1_4 <X> T_8_7.wire_logic_cluster/lc_4/in_3
 (36 8)  (424 120)  (424 120)  LC_4 Logic Functioning bit
 (37 8)  (425 120)  (425 120)  LC_4 Logic Functioning bit
 (38 8)  (426 120)  (426 120)  LC_4 Logic Functioning bit
 (39 8)  (427 120)  (427 120)  LC_4 Logic Functioning bit
 (41 8)  (429 120)  (429 120)  LC_4 Logic Functioning bit
 (43 8)  (431 120)  (431 120)  LC_4 Logic Functioning bit
 (45 8)  (433 120)  (433 120)  LC_4 Logic Functioning bit
 (46 8)  (434 120)  (434 120)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (36 9)  (424 121)  (424 121)  LC_4 Logic Functioning bit
 (37 9)  (425 121)  (425 121)  LC_4 Logic Functioning bit
 (38 9)  (426 121)  (426 121)  LC_4 Logic Functioning bit
 (39 9)  (427 121)  (427 121)  LC_4 Logic Functioning bit
 (41 9)  (429 121)  (429 121)  LC_4 Logic Functioning bit
 (43 9)  (431 121)  (431 121)  LC_4 Logic Functioning bit
 (46 9)  (434 121)  (434 121)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (8 11)  (396 123)  (396 123)  routing T_8_7.sp4_h_r_7 <X> T_8_7.sp4_v_t_42
 (9 11)  (397 123)  (397 123)  routing T_8_7.sp4_h_r_7 <X> T_8_7.sp4_v_t_42
 (11 11)  (399 123)  (399 123)  routing T_8_7.sp4_h_r_8 <X> T_8_7.sp4_h_l_45
 (8 13)  (396 125)  (396 125)  routing T_8_7.sp4_v_t_42 <X> T_8_7.sp4_v_b_10
 (10 13)  (398 125)  (398 125)  routing T_8_7.sp4_v_t_42 <X> T_8_7.sp4_v_b_10
 (0 14)  (388 126)  (388 126)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 126)  (389 126)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (402 126)  (402 126)  routing T_8_7.wire_logic_cluster/lc_4/out <X> T_8_7.lc_trk_g3_4
 (0 15)  (388 127)  (388 127)  routing T_8_7.glb_netwk_6 <X> T_8_7.wire_logic_cluster/lc_7/s_r
 (17 15)  (405 127)  (405 127)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4


RAM_Tile_10_7

 (7 1)  (503 113)  (503 113)  Ram config bit: MEMB_Power_Up_Control

 (8 5)  (504 117)  (504 117)  routing T_10_7.sp4_h_r_4 <X> T_10_7.sp4_v_b_4


LogicTile_11_7

 (8 2)  (546 114)  (546 114)  routing T_11_7.sp4_h_r_5 <X> T_11_7.sp4_h_l_36
 (10 2)  (548 114)  (548 114)  routing T_11_7.sp4_h_r_5 <X> T_11_7.sp4_h_l_36


LogicTile_12_7

 (9 10)  (601 122)  (601 122)  routing T_12_7.sp4_h_r_4 <X> T_12_7.sp4_h_l_42
 (10 10)  (602 122)  (602 122)  routing T_12_7.sp4_h_r_4 <X> T_12_7.sp4_h_l_42


IO_Tile_13_7

 (0 0)  (646 112)  (646 112)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_16
 (3 1)  (649 113)  (649 113)  IO control bit: IORIGHT_REN_1

 (17 3)  (663 115)  (663 115)  IOB_0 IO Functioning bit
 (2 6)  (648 118)  (648 118)  IO control bit: IORIGHT_REN_0

 (1 8)  (647 120)  (647 120)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (0 9)  (646 121)  (646 121)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (17 13)  (663 125)  (663 125)  IOB_1 IO Functioning bit


IO_Tile_0_6

 (3 1)  (14 97)  (14 97)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: BIOLEFT_REN_0

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


RAM_Tile_3_6

 (8 3)  (134 99)  (134 99)  routing T_3_6.sp4_h_r_1 <X> T_3_6.sp4_v_t_36
 (9 3)  (135 99)  (135 99)  routing T_3_6.sp4_h_r_1 <X> T_3_6.sp4_v_t_36
 (12 8)  (138 104)  (138 104)  routing T_3_6.sp4_v_b_8 <X> T_3_6.sp4_h_r_8
 (11 9)  (137 105)  (137 105)  routing T_3_6.sp4_v_b_8 <X> T_3_6.sp4_h_r_8


LogicTile_4_6

 (0 0)  (168 96)  (168 96)  Negative Clock bit

 (17 0)  (185 96)  (185 96)  Enable bit of Mux _local_links/g0_mux_1 => bnr_op_1 lc_trk_g0_1
 (18 0)  (186 96)  (186 96)  routing T_4_6.bnr_op_1 <X> T_4_6.lc_trk_g0_1
 (21 0)  (189 96)  (189 96)  routing T_4_6.sp4_v_b_11 <X> T_4_6.lc_trk_g0_3
 (22 0)  (190 96)  (190 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (191 96)  (191 96)  routing T_4_6.sp4_v_b_11 <X> T_4_6.lc_trk_g0_3
 (28 0)  (196 96)  (196 96)  routing T_4_6.lc_trk_g2_1 <X> T_4_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (197 96)  (197 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (200 96)  (200 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (37 0)  (205 96)  (205 96)  LC_0 Logic Functioning bit
 (39 0)  (207 96)  (207 96)  LC_0 Logic Functioning bit
 (40 0)  (208 96)  (208 96)  LC_0 Logic Functioning bit
 (42 0)  (210 96)  (210 96)  LC_0 Logic Functioning bit
 (18 1)  (186 97)  (186 97)  routing T_4_6.bnr_op_1 <X> T_4_6.lc_trk_g0_1
 (21 1)  (189 97)  (189 97)  routing T_4_6.sp4_v_b_11 <X> T_4_6.lc_trk_g0_3
 (22 1)  (190 97)  (190 97)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (192 97)  (192 97)  routing T_4_6.bot_op_2 <X> T_4_6.lc_trk_g0_2
 (26 1)  (194 97)  (194 97)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (196 97)  (196 97)  routing T_4_6.lc_trk_g2_2 <X> T_4_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (197 97)  (197 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (199 97)  (199 97)  routing T_4_6.lc_trk_g0_3 <X> T_4_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (200 97)  (200 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_0 input_2_0
 (33 1)  (201 97)  (201 97)  routing T_4_6.lc_trk_g2_0 <X> T_4_6.input_2_0
 (41 1)  (209 97)  (209 97)  LC_0 Logic Functioning bit
 (0 2)  (168 98)  (168 98)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (2 2)  (170 98)  (170 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (182 98)  (182 98)  routing T_4_6.sp4_v_t_1 <X> T_4_6.lc_trk_g0_4
 (21 2)  (189 98)  (189 98)  routing T_4_6.wire_logic_cluster/lc_7/out <X> T_4_6.lc_trk_g0_7
 (22 2)  (190 98)  (190 98)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (32 2)  (200 98)  (200 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 98)  (201 98)  routing T_4_6.lc_trk_g2_0 <X> T_4_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (204 98)  (204 98)  LC_1 Logic Functioning bit
 (38 2)  (206 98)  (206 98)  LC_1 Logic Functioning bit
 (0 3)  (168 99)  (168 99)  routing T_4_6.glb_netwk_3 <X> T_4_6.wire_logic_cluster/lc_7/clk
 (14 3)  (182 99)  (182 99)  routing T_4_6.sp4_v_t_1 <X> T_4_6.lc_trk_g0_4
 (16 3)  (184 99)  (184 99)  routing T_4_6.sp4_v_t_1 <X> T_4_6.lc_trk_g0_4
 (17 3)  (185 99)  (185 99)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (29 3)  (197 99)  (197 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (205 99)  (205 99)  LC_1 Logic Functioning bit
 (39 3)  (207 99)  (207 99)  LC_1 Logic Functioning bit
 (12 4)  (180 100)  (180 100)  routing T_4_6.sp4_v_b_11 <X> T_4_6.sp4_h_r_5
 (14 4)  (182 100)  (182 100)  routing T_4_6.wire_logic_cluster/lc_0/out <X> T_4_6.lc_trk_g1_0
 (15 4)  (183 100)  (183 100)  routing T_4_6.bot_op_1 <X> T_4_6.lc_trk_g1_1
 (17 4)  (185 100)  (185 100)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 4)  (190 100)  (190 100)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (192 100)  (192 100)  routing T_4_6.bot_op_3 <X> T_4_6.lc_trk_g1_3
 (25 4)  (193 100)  (193 100)  routing T_4_6.sp4_h_l_7 <X> T_4_6.lc_trk_g1_2
 (32 4)  (200 100)  (200 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 100)  (202 100)  routing T_4_6.lc_trk_g1_2 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (37 4)  (205 100)  (205 100)  LC_2 Logic Functioning bit
 (41 4)  (209 100)  (209 100)  LC_2 Logic Functioning bit
 (43 4)  (211 100)  (211 100)  LC_2 Logic Functioning bit
 (50 4)  (218 100)  (218 100)  Cascade bit: LH_LC02_inmux02_5

 (11 5)  (179 101)  (179 101)  routing T_4_6.sp4_v_b_11 <X> T_4_6.sp4_h_r_5
 (13 5)  (181 101)  (181 101)  routing T_4_6.sp4_v_b_11 <X> T_4_6.sp4_h_r_5
 (17 5)  (185 101)  (185 101)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (22 5)  (190 101)  (190 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (191 101)  (191 101)  routing T_4_6.sp4_h_l_7 <X> T_4_6.lc_trk_g1_2
 (24 5)  (192 101)  (192 101)  routing T_4_6.sp4_h_l_7 <X> T_4_6.lc_trk_g1_2
 (25 5)  (193 101)  (193 101)  routing T_4_6.sp4_h_l_7 <X> T_4_6.lc_trk_g1_2
 (26 5)  (194 101)  (194 101)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (27 5)  (195 101)  (195 101)  routing T_4_6.lc_trk_g1_3 <X> T_4_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 101)  (197 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_3 wire_logic_cluster/lc_2/in_0
 (31 5)  (199 101)  (199 101)  routing T_4_6.lc_trk_g1_2 <X> T_4_6.wire_logic_cluster/lc_2/in_3
 (36 5)  (204 101)  (204 101)  LC_2 Logic Functioning bit
 (40 5)  (208 101)  (208 101)  LC_2 Logic Functioning bit
 (42 5)  (210 101)  (210 101)  LC_2 Logic Functioning bit
 (17 6)  (185 102)  (185 102)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (186 102)  (186 102)  routing T_4_6.bnr_op_5 <X> T_4_6.lc_trk_g1_5
 (25 6)  (193 102)  (193 102)  routing T_4_6.wire_logic_cluster/lc_6/out <X> T_4_6.lc_trk_g1_6
 (26 6)  (194 102)  (194 102)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (27 6)  (195 102)  (195 102)  routing T_4_6.lc_trk_g1_1 <X> T_4_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 102)  (197 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 102)  (200 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (205 102)  (205 102)  LC_3 Logic Functioning bit
 (40 6)  (208 102)  (208 102)  LC_3 Logic Functioning bit
 (42 6)  (210 102)  (210 102)  LC_3 Logic Functioning bit
 (3 7)  (171 103)  (171 103)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_v_t_23
 (18 7)  (186 103)  (186 103)  routing T_4_6.bnr_op_5 <X> T_4_6.lc_trk_g1_5
 (22 7)  (190 103)  (190 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (194 103)  (194 103)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (196 103)  (196 103)  routing T_4_6.lc_trk_g2_7 <X> T_4_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 103)  (197 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (199 103)  (199 103)  routing T_4_6.lc_trk_g0_2 <X> T_4_6.wire_logic_cluster/lc_3/in_3
 (32 7)  (200 103)  (200 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_1 input_2_3
 (37 7)  (205 103)  (205 103)  LC_3 Logic Functioning bit
 (41 7)  (209 103)  (209 103)  LC_3 Logic Functioning bit
 (43 7)  (211 103)  (211 103)  LC_3 Logic Functioning bit
 (16 8)  (184 104)  (184 104)  routing T_4_6.sp12_v_t_14 <X> T_4_6.lc_trk_g2_1
 (17 8)  (185 104)  (185 104)  Enable bit of Mux _local_links/g2_mux_1 => sp12_v_t_14 lc_trk_g2_1
 (27 8)  (195 104)  (195 104)  routing T_4_6.lc_trk_g1_2 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 104)  (197 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (200 104)  (200 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (202 104)  (202 104)  routing T_4_6.lc_trk_g1_0 <X> T_4_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (204 104)  (204 104)  LC_4 Logic Functioning bit
 (37 8)  (205 104)  (205 104)  LC_4 Logic Functioning bit
 (38 8)  (206 104)  (206 104)  LC_4 Logic Functioning bit
 (42 8)  (210 104)  (210 104)  LC_4 Logic Functioning bit
 (50 8)  (218 104)  (218 104)  Cascade bit: LH_LC04_inmux02_5

 (14 9)  (182 105)  (182 105)  routing T_4_6.sp4_h_r_24 <X> T_4_6.lc_trk_g2_0
 (15 9)  (183 105)  (183 105)  routing T_4_6.sp4_h_r_24 <X> T_4_6.lc_trk_g2_0
 (16 9)  (184 105)  (184 105)  routing T_4_6.sp4_h_r_24 <X> T_4_6.lc_trk_g2_0
 (17 9)  (185 105)  (185 105)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (18 9)  (186 105)  (186 105)  routing T_4_6.sp12_v_t_14 <X> T_4_6.lc_trk_g2_1
 (22 9)  (190 105)  (190 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (30 9)  (198 105)  (198 105)  routing T_4_6.lc_trk_g1_2 <X> T_4_6.wire_logic_cluster/lc_4/in_1
 (36 9)  (204 105)  (204 105)  LC_4 Logic Functioning bit
 (37 9)  (205 105)  (205 105)  LC_4 Logic Functioning bit
 (38 9)  (206 105)  (206 105)  LC_4 Logic Functioning bit
 (42 9)  (210 105)  (210 105)  LC_4 Logic Functioning bit
 (21 10)  (189 106)  (189 106)  routing T_4_6.sp4_h_l_34 <X> T_4_6.lc_trk_g2_7
 (22 10)  (190 106)  (190 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_l_34 lc_trk_g2_7
 (23 10)  (191 106)  (191 106)  routing T_4_6.sp4_h_l_34 <X> T_4_6.lc_trk_g2_7
 (24 10)  (192 106)  (192 106)  routing T_4_6.sp4_h_l_34 <X> T_4_6.lc_trk_g2_7
 (29 10)  (197 106)  (197 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 106)  (198 106)  routing T_4_6.lc_trk_g0_4 <X> T_4_6.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 106)  (200 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 106)  (201 106)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (202 106)  (202 106)  routing T_4_6.lc_trk_g3_1 <X> T_4_6.wire_logic_cluster/lc_5/in_3
 (36 10)  (204 106)  (204 106)  LC_5 Logic Functioning bit
 (40 10)  (208 106)  (208 106)  LC_5 Logic Functioning bit
 (42 10)  (210 106)  (210 106)  LC_5 Logic Functioning bit
 (43 10)  (211 106)  (211 106)  LC_5 Logic Functioning bit
 (50 10)  (218 106)  (218 106)  Cascade bit: LH_LC05_inmux02_5

 (21 11)  (189 107)  (189 107)  routing T_4_6.sp4_h_l_34 <X> T_4_6.lc_trk_g2_7
 (36 11)  (204 107)  (204 107)  LC_5 Logic Functioning bit
 (40 11)  (208 107)  (208 107)  LC_5 Logic Functioning bit
 (42 11)  (210 107)  (210 107)  LC_5 Logic Functioning bit
 (43 11)  (211 107)  (211 107)  LC_5 Logic Functioning bit
 (3 12)  (171 108)  (171 108)  routing T_4_6.sp12_v_b_1 <X> T_4_6.sp12_h_r_1
 (12 12)  (180 108)  (180 108)  routing T_4_6.sp4_v_b_11 <X> T_4_6.sp4_h_r_11
 (15 12)  (183 108)  (183 108)  routing T_4_6.sp4_h_r_33 <X> T_4_6.lc_trk_g3_1
 (16 12)  (184 108)  (184 108)  routing T_4_6.sp4_h_r_33 <X> T_4_6.lc_trk_g3_1
 (17 12)  (185 108)  (185 108)  Enable bit of Mux _local_links/g3_mux_1 => sp4_h_r_33 lc_trk_g3_1
 (18 12)  (186 108)  (186 108)  routing T_4_6.sp4_h_r_33 <X> T_4_6.lc_trk_g3_1
 (25 12)  (193 108)  (193 108)  routing T_4_6.wire_logic_cluster/lc_2/out <X> T_4_6.lc_trk_g3_2
 (26 12)  (194 108)  (194 108)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 108)  (195 108)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 108)  (197 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 108)  (198 108)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (31 12)  (199 108)  (199 108)  routing T_4_6.lc_trk_g0_7 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 108)  (200 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (37 12)  (205 108)  (205 108)  LC_6 Logic Functioning bit
 (38 12)  (206 108)  (206 108)  LC_6 Logic Functioning bit
 (39 12)  (207 108)  (207 108)  LC_6 Logic Functioning bit
 (40 12)  (208 108)  (208 108)  LC_6 Logic Functioning bit
 (41 12)  (209 108)  (209 108)  LC_6 Logic Functioning bit
 (42 12)  (210 108)  (210 108)  LC_6 Logic Functioning bit
 (43 12)  (211 108)  (211 108)  LC_6 Logic Functioning bit
 (45 12)  (213 108)  (213 108)  LC_6 Logic Functioning bit
 (50 12)  (218 108)  (218 108)  Cascade bit: LH_LC06_inmux02_5

 (51 12)  (219 108)  (219 108)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (3 13)  (171 109)  (171 109)  routing T_4_6.sp12_v_b_1 <X> T_4_6.sp12_h_r_1
 (11 13)  (179 109)  (179 109)  routing T_4_6.sp4_v_b_11 <X> T_4_6.sp4_h_r_11
 (22 13)  (190 109)  (190 109)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (194 109)  (194 109)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (27 13)  (195 109)  (195 109)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 109)  (196 109)  routing T_4_6.lc_trk_g3_7 <X> T_4_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 109)  (197 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 109)  (198 109)  routing T_4_6.lc_trk_g1_6 <X> T_4_6.wire_logic_cluster/lc_6/in_1
 (31 13)  (199 109)  (199 109)  routing T_4_6.lc_trk_g0_7 <X> T_4_6.wire_logic_cluster/lc_6/in_3
 (36 13)  (204 109)  (204 109)  LC_6 Logic Functioning bit
 (38 13)  (206 109)  (206 109)  LC_6 Logic Functioning bit
 (41 13)  (209 109)  (209 109)  LC_6 Logic Functioning bit
 (42 13)  (210 109)  (210 109)  LC_6 Logic Functioning bit
 (43 13)  (211 109)  (211 109)  LC_6 Logic Functioning bit
 (46 13)  (214 109)  (214 109)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (221 109)  (221 109)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45
 (21 14)  (189 110)  (189 110)  routing T_4_6.sp12_v_b_7 <X> T_4_6.lc_trk_g3_7
 (22 14)  (190 110)  (190 110)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (192 110)  (192 110)  routing T_4_6.sp12_v_b_7 <X> T_4_6.lc_trk_g3_7
 (27 14)  (195 110)  (195 110)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 110)  (197 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 110)  (198 110)  routing T_4_6.lc_trk_g1_5 <X> T_4_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 110)  (199 110)  routing T_4_6.lc_trk_g0_4 <X> T_4_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 110)  (200 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (36 14)  (204 110)  (204 110)  LC_7 Logic Functioning bit
 (38 14)  (206 110)  (206 110)  LC_7 Logic Functioning bit
 (41 14)  (209 110)  (209 110)  LC_7 Logic Functioning bit
 (43 14)  (211 110)  (211 110)  LC_7 Logic Functioning bit
 (21 15)  (189 111)  (189 111)  routing T_4_6.sp12_v_b_7 <X> T_4_6.lc_trk_g3_7
 (26 15)  (194 111)  (194 111)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (27 15)  (195 111)  (195 111)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 111)  (196 111)  routing T_4_6.lc_trk_g3_2 <X> T_4_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 111)  (197 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (36 15)  (204 111)  (204 111)  LC_7 Logic Functioning bit
 (38 15)  (206 111)  (206 111)  LC_7 Logic Functioning bit
 (40 15)  (208 111)  (208 111)  LC_7 Logic Functioning bit
 (42 15)  (210 111)  (210 111)  LC_7 Logic Functioning bit


LogicTile_5_6

 (0 0)  (222 96)  (222 96)  Negative Clock bit

 (14 0)  (236 96)  (236 96)  routing T_5_6.sp4_h_l_5 <X> T_5_6.lc_trk_g0_0
 (22 0)  (244 96)  (244 96)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (246 96)  (246 96)  routing T_5_6.bot_op_3 <X> T_5_6.lc_trk_g0_3
 (25 0)  (247 96)  (247 96)  routing T_5_6.sp4_v_b_10 <X> T_5_6.lc_trk_g0_2
 (28 0)  (250 96)  (250 96)  routing T_5_6.lc_trk_g2_3 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 96)  (251 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 96)  (254 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 96)  (255 96)  routing T_5_6.lc_trk_g2_1 <X> T_5_6.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 96)  (257 96)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.input_2_0
 (36 0)  (258 96)  (258 96)  LC_0 Logic Functioning bit
 (38 0)  (260 96)  (260 96)  LC_0 Logic Functioning bit
 (40 0)  (262 96)  (262 96)  LC_0 Logic Functioning bit
 (41 0)  (263 96)  (263 96)  LC_0 Logic Functioning bit
 (43 0)  (265 96)  (265 96)  LC_0 Logic Functioning bit
 (14 1)  (236 97)  (236 97)  routing T_5_6.sp4_h_l_5 <X> T_5_6.lc_trk_g0_0
 (15 1)  (237 97)  (237 97)  routing T_5_6.sp4_h_l_5 <X> T_5_6.lc_trk_g0_0
 (16 1)  (238 97)  (238 97)  routing T_5_6.sp4_h_l_5 <X> T_5_6.lc_trk_g0_0
 (17 1)  (239 97)  (239 97)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_l_5 lc_trk_g0_0
 (22 1)  (244 97)  (244 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (245 97)  (245 97)  routing T_5_6.sp4_v_b_10 <X> T_5_6.lc_trk_g0_2
 (25 1)  (247 97)  (247 97)  routing T_5_6.sp4_v_b_10 <X> T_5_6.lc_trk_g0_2
 (29 1)  (251 97)  (251 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 97)  (252 97)  routing T_5_6.lc_trk_g2_3 <X> T_5_6.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 97)  (254 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (255 97)  (255 97)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.input_2_0
 (34 1)  (256 97)  (256 97)  routing T_5_6.lc_trk_g3_5 <X> T_5_6.input_2_0
 (41 1)  (263 97)  (263 97)  LC_0 Logic Functioning bit
 (0 2)  (222 98)  (222 98)  routing T_5_6.glb_netwk_3 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (2 2)  (224 98)  (224 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (248 98)  (248 98)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (31 2)  (253 98)  (253 98)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 98)  (254 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (36 2)  (258 98)  (258 98)  LC_1 Logic Functioning bit
 (37 2)  (259 98)  (259 98)  LC_1 Logic Functioning bit
 (38 2)  (260 98)  (260 98)  LC_1 Logic Functioning bit
 (42 2)  (264 98)  (264 98)  LC_1 Logic Functioning bit
 (50 2)  (272 98)  (272 98)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (222 99)  (222 99)  routing T_5_6.glb_netwk_3 <X> T_5_6.wire_logic_cluster/lc_7/clk
 (8 3)  (230 99)  (230 99)  routing T_5_6.sp4_v_b_10 <X> T_5_6.sp4_v_t_36
 (10 3)  (232 99)  (232 99)  routing T_5_6.sp4_v_b_10 <X> T_5_6.sp4_v_t_36
 (22 3)  (244 99)  (244 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (245 99)  (245 99)  routing T_5_6.sp4_v_b_22 <X> T_5_6.lc_trk_g0_6
 (24 3)  (246 99)  (246 99)  routing T_5_6.sp4_v_b_22 <X> T_5_6.lc_trk_g0_6
 (26 3)  (248 99)  (248 99)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (250 99)  (250 99)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 99)  (251 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (253 99)  (253 99)  routing T_5_6.lc_trk_g0_6 <X> T_5_6.wire_logic_cluster/lc_1/in_3
 (36 3)  (258 99)  (258 99)  LC_1 Logic Functioning bit
 (37 3)  (259 99)  (259 99)  LC_1 Logic Functioning bit
 (39 3)  (261 99)  (261 99)  LC_1 Logic Functioning bit
 (43 3)  (265 99)  (265 99)  LC_1 Logic Functioning bit
 (15 4)  (237 100)  (237 100)  routing T_5_6.lft_op_1 <X> T_5_6.lc_trk_g1_1
 (17 4)  (239 100)  (239 100)  Enable bit of Mux _local_links/g1_mux_1 => lft_op_1 lc_trk_g1_1
 (18 4)  (240 100)  (240 100)  routing T_5_6.lft_op_1 <X> T_5_6.lc_trk_g1_1
 (25 4)  (247 100)  (247 100)  routing T_5_6.sp4_v_b_2 <X> T_5_6.lc_trk_g1_2
 (27 4)  (249 100)  (249 100)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (250 100)  (250 100)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 100)  (251 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (253 100)  (253 100)  routing T_5_6.lc_trk_g1_4 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (254 100)  (254 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (256 100)  (256 100)  routing T_5_6.lc_trk_g1_4 <X> T_5_6.wire_logic_cluster/lc_2/in_3
 (36 4)  (258 100)  (258 100)  LC_2 Logic Functioning bit
 (37 4)  (259 100)  (259 100)  LC_2 Logic Functioning bit
 (39 4)  (261 100)  (261 100)  LC_2 Logic Functioning bit
 (43 4)  (265 100)  (265 100)  LC_2 Logic Functioning bit
 (50 4)  (272 100)  (272 100)  Cascade bit: LH_LC02_inmux02_5

 (17 5)  (239 101)  (239 101)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (22 5)  (244 101)  (244 101)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_2 lc_trk_g1_2
 (23 5)  (245 101)  (245 101)  routing T_5_6.sp4_v_b_2 <X> T_5_6.lc_trk_g1_2
 (36 5)  (258 101)  (258 101)  LC_2 Logic Functioning bit
 (37 5)  (259 101)  (259 101)  LC_2 Logic Functioning bit
 (39 5)  (261 101)  (261 101)  LC_2 Logic Functioning bit
 (43 5)  (265 101)  (265 101)  LC_2 Logic Functioning bit
 (14 6)  (236 102)  (236 102)  routing T_5_6.wire_logic_cluster/lc_4/out <X> T_5_6.lc_trk_g1_4
 (15 6)  (237 102)  (237 102)  routing T_5_6.lft_op_5 <X> T_5_6.lc_trk_g1_5
 (17 6)  (239 102)  (239 102)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (240 102)  (240 102)  routing T_5_6.lft_op_5 <X> T_5_6.lc_trk_g1_5
 (22 6)  (244 102)  (244 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_7 lc_trk_g1_7
 (27 6)  (249 102)  (249 102)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 102)  (251 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (252 102)  (252 102)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_3/in_1
 (32 6)  (254 102)  (254 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (37 6)  (259 102)  (259 102)  LC_3 Logic Functioning bit
 (40 6)  (262 102)  (262 102)  LC_3 Logic Functioning bit
 (41 6)  (263 102)  (263 102)  LC_3 Logic Functioning bit
 (42 6)  (264 102)  (264 102)  LC_3 Logic Functioning bit
 (43 6)  (265 102)  (265 102)  LC_3 Logic Functioning bit
 (17 7)  (239 103)  (239 103)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (244 103)  (244 103)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_30 lc_trk_g1_6
 (25 7)  (247 103)  (247 103)  routing T_5_6.sp4_r_v_b_30 <X> T_5_6.lc_trk_g1_6
 (26 7)  (248 103)  (248 103)  routing T_5_6.lc_trk_g1_2 <X> T_5_6.wire_logic_cluster/lc_3/in_0
 (27 7)  (249 103)  (249 103)  routing T_5_6.lc_trk_g1_2 <X> T_5_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 103)  (251 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_2 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 103)  (252 103)  routing T_5_6.lc_trk_g1_7 <X> T_5_6.wire_logic_cluster/lc_3/in_1
 (31 7)  (253 103)  (253 103)  routing T_5_6.lc_trk_g0_2 <X> T_5_6.wire_logic_cluster/lc_3/in_3
 (32 7)  (254 103)  (254 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (256 103)  (256 103)  routing T_5_6.lc_trk_g1_0 <X> T_5_6.input_2_3
 (40 7)  (262 103)  (262 103)  LC_3 Logic Functioning bit
 (42 7)  (264 103)  (264 103)  LC_3 Logic Functioning bit
 (12 8)  (234 104)  (234 104)  routing T_5_6.sp4_v_b_2 <X> T_5_6.sp4_h_r_8
 (17 8)  (239 104)  (239 104)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (240 104)  (240 104)  routing T_5_6.bnl_op_1 <X> T_5_6.lc_trk_g2_1
 (21 8)  (243 104)  (243 104)  routing T_5_6.wire_logic_cluster/lc_3/out <X> T_5_6.lc_trk_g2_3
 (22 8)  (244 104)  (244 104)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (28 8)  (250 104)  (250 104)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 104)  (251 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 104)  (252 104)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 104)  (254 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (256 104)  (256 104)  routing T_5_6.lc_trk_g1_0 <X> T_5_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (258 104)  (258 104)  LC_4 Logic Functioning bit
 (37 8)  (259 104)  (259 104)  LC_4 Logic Functioning bit
 (38 8)  (260 104)  (260 104)  LC_4 Logic Functioning bit
 (39 8)  (261 104)  (261 104)  LC_4 Logic Functioning bit
 (41 8)  (263 104)  (263 104)  LC_4 Logic Functioning bit
 (42 8)  (264 104)  (264 104)  LC_4 Logic Functioning bit
 (43 8)  (265 104)  (265 104)  LC_4 Logic Functioning bit
 (11 9)  (233 105)  (233 105)  routing T_5_6.sp4_v_b_2 <X> T_5_6.sp4_h_r_8
 (13 9)  (235 105)  (235 105)  routing T_5_6.sp4_v_b_2 <X> T_5_6.sp4_h_r_8
 (18 9)  (240 105)  (240 105)  routing T_5_6.bnl_op_1 <X> T_5_6.lc_trk_g2_1
 (26 9)  (248 105)  (248 105)  routing T_5_6.lc_trk_g0_2 <X> T_5_6.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 105)  (251 105)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 105)  (252 105)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.wire_logic_cluster/lc_4/in_1
 (32 9)  (254 105)  (254 105)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_0 input_2_4
 (36 9)  (258 105)  (258 105)  LC_4 Logic Functioning bit
 (37 9)  (259 105)  (259 105)  LC_4 Logic Functioning bit
 (38 9)  (260 105)  (260 105)  LC_4 Logic Functioning bit
 (39 9)  (261 105)  (261 105)  LC_4 Logic Functioning bit
 (40 9)  (262 105)  (262 105)  LC_4 Logic Functioning bit
 (41 9)  (263 105)  (263 105)  LC_4 Logic Functioning bit
 (42 9)  (264 105)  (264 105)  LC_4 Logic Functioning bit
 (43 9)  (265 105)  (265 105)  LC_4 Logic Functioning bit
 (22 10)  (244 106)  (244 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (245 106)  (245 106)  routing T_5_6.sp4_h_r_31 <X> T_5_6.lc_trk_g2_7
 (24 10)  (246 106)  (246 106)  routing T_5_6.sp4_h_r_31 <X> T_5_6.lc_trk_g2_7
 (29 10)  (251 106)  (251 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (254 106)  (254 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (256 106)  (256 106)  routing T_5_6.lc_trk_g1_1 <X> T_5_6.wire_logic_cluster/lc_5/in_3
 (35 10)  (257 106)  (257 106)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.input_2_5
 (36 10)  (258 106)  (258 106)  LC_5 Logic Functioning bit
 (42 10)  (264 106)  (264 106)  LC_5 Logic Functioning bit
 (43 10)  (265 106)  (265 106)  LC_5 Logic Functioning bit
 (21 11)  (243 107)  (243 107)  routing T_5_6.sp4_h_r_31 <X> T_5_6.lc_trk_g2_7
 (26 11)  (248 107)  (248 107)  routing T_5_6.lc_trk_g0_3 <X> T_5_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 107)  (251 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (32 11)  (254 107)  (254 107)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (255 107)  (255 107)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.input_2_5
 (35 11)  (257 107)  (257 107)  routing T_5_6.lc_trk_g2_7 <X> T_5_6.input_2_5
 (36 11)  (258 107)  (258 107)  LC_5 Logic Functioning bit
 (38 11)  (260 107)  (260 107)  LC_5 Logic Functioning bit
 (39 11)  (261 107)  (261 107)  LC_5 Logic Functioning bit
 (40 11)  (262 107)  (262 107)  LC_5 Logic Functioning bit
 (41 11)  (263 107)  (263 107)  LC_5 Logic Functioning bit
 (42 11)  (264 107)  (264 107)  LC_5 Logic Functioning bit
 (43 11)  (265 107)  (265 107)  LC_5 Logic Functioning bit
 (15 12)  (237 108)  (237 108)  routing T_5_6.rgt_op_1 <X> T_5_6.lc_trk_g3_1
 (17 12)  (239 108)  (239 108)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (240 108)  (240 108)  routing T_5_6.rgt_op_1 <X> T_5_6.lc_trk_g3_1
 (32 12)  (254 108)  (254 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 108)  (255 108)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (34 12)  (256 108)  (256 108)  routing T_5_6.lc_trk_g3_0 <X> T_5_6.wire_logic_cluster/lc_6/in_3
 (36 12)  (258 108)  (258 108)  LC_6 Logic Functioning bit
 (38 12)  (260 108)  (260 108)  LC_6 Logic Functioning bit
 (42 12)  (264 108)  (264 108)  LC_6 Logic Functioning bit
 (43 12)  (265 108)  (265 108)  LC_6 Logic Functioning bit
 (50 12)  (272 108)  (272 108)  Cascade bit: LH_LC06_inmux02_5

 (17 13)  (239 109)  (239 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (27 13)  (249 109)  (249 109)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 109)  (250 109)  routing T_5_6.lc_trk_g3_1 <X> T_5_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 109)  (251 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (37 13)  (259 109)  (259 109)  LC_6 Logic Functioning bit
 (39 13)  (261 109)  (261 109)  LC_6 Logic Functioning bit
 (42 13)  (264 109)  (264 109)  LC_6 Logic Functioning bit
 (43 13)  (265 109)  (265 109)  LC_6 Logic Functioning bit
 (9 14)  (231 110)  (231 110)  routing T_5_6.sp4_v_b_10 <X> T_5_6.sp4_h_l_47
 (15 14)  (237 110)  (237 110)  routing T_5_6.sp4_h_l_24 <X> T_5_6.lc_trk_g3_5
 (16 14)  (238 110)  (238 110)  routing T_5_6.sp4_h_l_24 <X> T_5_6.lc_trk_g3_5
 (17 14)  (239 110)  (239 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_24 lc_trk_g3_5
 (18 14)  (240 110)  (240 110)  routing T_5_6.sp4_h_l_24 <X> T_5_6.lc_trk_g3_5
 (21 14)  (243 110)  (243 110)  routing T_5_6.wire_logic_cluster/lc_7/out <X> T_5_6.lc_trk_g3_7
 (22 14)  (244 110)  (244 110)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (26 14)  (248 110)  (248 110)  routing T_5_6.lc_trk_g1_6 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (27 14)  (249 110)  (249 110)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 110)  (250 110)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 110)  (251 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 110)  (252 110)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (253 110)  (253 110)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (254 110)  (254 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (256 110)  (256 110)  routing T_5_6.lc_trk_g1_5 <X> T_5_6.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 110)  (258 110)  LC_7 Logic Functioning bit
 (37 14)  (259 110)  (259 110)  LC_7 Logic Functioning bit
 (39 14)  (261 110)  (261 110)  LC_7 Logic Functioning bit
 (40 14)  (262 110)  (262 110)  LC_7 Logic Functioning bit
 (41 14)  (263 110)  (263 110)  LC_7 Logic Functioning bit
 (42 14)  (264 110)  (264 110)  LC_7 Logic Functioning bit
 (43 14)  (265 110)  (265 110)  LC_7 Logic Functioning bit
 (45 14)  (267 110)  (267 110)  LC_7 Logic Functioning bit
 (50 14)  (272 110)  (272 110)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (273 110)  (273 110)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (26 15)  (248 111)  (248 111)  routing T_5_6.lc_trk_g1_6 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (27 15)  (249 111)  (249 111)  routing T_5_6.lc_trk_g1_6 <X> T_5_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 111)  (251 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (252 111)  (252 111)  routing T_5_6.lc_trk_g3_7 <X> T_5_6.wire_logic_cluster/lc_7/in_1
 (36 15)  (258 111)  (258 111)  LC_7 Logic Functioning bit
 (37 15)  (259 111)  (259 111)  LC_7 Logic Functioning bit
 (38 15)  (260 111)  (260 111)  LC_7 Logic Functioning bit
 (41 15)  (263 111)  (263 111)  LC_7 Logic Functioning bit
 (43 15)  (265 111)  (265 111)  LC_7 Logic Functioning bit
 (46 15)  (268 111)  (268 111)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (275 111)  (275 111)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_6_6

 (21 0)  (297 96)  (297 96)  routing T_6_6.sp4_v_b_11 <X> T_6_6.lc_trk_g0_3
 (22 0)  (298 96)  (298 96)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_11 lc_trk_g0_3
 (23 0)  (299 96)  (299 96)  routing T_6_6.sp4_v_b_11 <X> T_6_6.lc_trk_g0_3
 (29 0)  (305 96)  (305 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (307 96)  (307 96)  routing T_6_6.lc_trk_g0_7 <X> T_6_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 96)  (308 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (35 0)  (311 96)  (311 96)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.input_2_0
 (36 0)  (312 96)  (312 96)  LC_0 Logic Functioning bit
 (37 0)  (313 96)  (313 96)  LC_0 Logic Functioning bit
 (39 0)  (315 96)  (315 96)  LC_0 Logic Functioning bit
 (42 0)  (318 96)  (318 96)  LC_0 Logic Functioning bit
 (15 1)  (291 97)  (291 97)  routing T_6_6.bot_op_0 <X> T_6_6.lc_trk_g0_0
 (17 1)  (293 97)  (293 97)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (21 1)  (297 97)  (297 97)  routing T_6_6.sp4_v_b_11 <X> T_6_6.lc_trk_g0_3
 (26 1)  (302 97)  (302 97)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (303 97)  (303 97)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_0/in_0
 (28 1)  (304 97)  (304 97)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (305 97)  (305 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (306 97)  (306 97)  routing T_6_6.lc_trk_g0_3 <X> T_6_6.wire_logic_cluster/lc_0/in_1
 (31 1)  (307 97)  (307 97)  routing T_6_6.lc_trk_g0_7 <X> T_6_6.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 97)  (308 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (311 97)  (311 97)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.input_2_0
 (37 1)  (313 97)  (313 97)  LC_0 Logic Functioning bit
 (40 1)  (316 97)  (316 97)  LC_0 Logic Functioning bit
 (42 1)  (318 97)  (318 97)  LC_0 Logic Functioning bit
 (5 2)  (281 98)  (281 98)  routing T_6_6.sp4_v_b_0 <X> T_6_6.sp4_h_l_37
 (15 2)  (291 98)  (291 98)  routing T_6_6.sp4_h_r_21 <X> T_6_6.lc_trk_g0_5
 (16 2)  (292 98)  (292 98)  routing T_6_6.sp4_h_r_21 <X> T_6_6.lc_trk_g0_5
 (17 2)  (293 98)  (293 98)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (294 98)  (294 98)  routing T_6_6.sp4_h_r_21 <X> T_6_6.lc_trk_g0_5
 (22 2)  (298 98)  (298 98)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (300 98)  (300 98)  routing T_6_6.bot_op_7 <X> T_6_6.lc_trk_g0_7
 (26 2)  (302 98)  (302 98)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (31 2)  (307 98)  (307 98)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 98)  (308 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 98)  (310 98)  routing T_6_6.lc_trk_g1_5 <X> T_6_6.wire_logic_cluster/lc_1/in_3
 (36 2)  (312 98)  (312 98)  LC_1 Logic Functioning bit
 (37 2)  (313 98)  (313 98)  LC_1 Logic Functioning bit
 (38 2)  (314 98)  (314 98)  LC_1 Logic Functioning bit
 (42 2)  (318 98)  (318 98)  LC_1 Logic Functioning bit
 (50 2)  (326 98)  (326 98)  Cascade bit: LH_LC01_inmux02_5

 (15 3)  (291 99)  (291 99)  routing T_6_6.bot_op_4 <X> T_6_6.lc_trk_g0_4
 (17 3)  (293 99)  (293 99)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (18 3)  (294 99)  (294 99)  routing T_6_6.sp4_h_r_21 <X> T_6_6.lc_trk_g0_5
 (22 3)  (298 99)  (298 99)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (299 99)  (299 99)  routing T_6_6.sp4_h_r_6 <X> T_6_6.lc_trk_g0_6
 (24 3)  (300 99)  (300 99)  routing T_6_6.sp4_h_r_6 <X> T_6_6.lc_trk_g0_6
 (25 3)  (301 99)  (301 99)  routing T_6_6.sp4_h_r_6 <X> T_6_6.lc_trk_g0_6
 (26 3)  (302 99)  (302 99)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (28 3)  (304 99)  (304 99)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 99)  (305 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (36 3)  (312 99)  (312 99)  LC_1 Logic Functioning bit
 (37 3)  (313 99)  (313 99)  LC_1 Logic Functioning bit
 (39 3)  (315 99)  (315 99)  LC_1 Logic Functioning bit
 (43 3)  (319 99)  (319 99)  LC_1 Logic Functioning bit
 (28 4)  (304 100)  (304 100)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 100)  (305 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (306 100)  (306 100)  routing T_6_6.lc_trk_g2_5 <X> T_6_6.wire_logic_cluster/lc_2/in_1
 (31 4)  (307 100)  (307 100)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (308 100)  (308 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 100)  (309 100)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 100)  (310 100)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (37 4)  (313 100)  (313 100)  LC_2 Logic Functioning bit
 (38 4)  (314 100)  (314 100)  LC_2 Logic Functioning bit
 (39 4)  (315 100)  (315 100)  LC_2 Logic Functioning bit
 (40 4)  (316 100)  (316 100)  LC_2 Logic Functioning bit
 (41 4)  (317 100)  (317 100)  LC_2 Logic Functioning bit
 (15 5)  (291 101)  (291 101)  routing T_6_6.bot_op_0 <X> T_6_6.lc_trk_g1_0
 (17 5)  (293 101)  (293 101)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (28 5)  (304 101)  (304 101)  routing T_6_6.lc_trk_g2_0 <X> T_6_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 101)  (305 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 101)  (307 101)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_2/in_3
 (32 5)  (308 101)  (308 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (38 5)  (314 101)  (314 101)  LC_2 Logic Functioning bit
 (40 5)  (316 101)  (316 101)  LC_2 Logic Functioning bit
 (41 5)  (317 101)  (317 101)  LC_2 Logic Functioning bit
 (17 6)  (293 102)  (293 102)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (294 102)  (294 102)  routing T_6_6.wire_logic_cluster/lc_5/out <X> T_6_6.lc_trk_g1_5
 (21 6)  (297 102)  (297 102)  routing T_6_6.sp4_v_b_7 <X> T_6_6.lc_trk_g1_7
 (22 6)  (298 102)  (298 102)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_7 lc_trk_g1_7
 (23 6)  (299 102)  (299 102)  routing T_6_6.sp4_v_b_7 <X> T_6_6.lc_trk_g1_7
 (25 6)  (301 102)  (301 102)  routing T_6_6.wire_logic_cluster/lc_6/out <X> T_6_6.lc_trk_g1_6
 (26 6)  (302 102)  (302 102)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_3/in_0
 (28 6)  (304 102)  (304 102)  routing T_6_6.lc_trk_g2_0 <X> T_6_6.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 102)  (305 102)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (307 102)  (307 102)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (32 6)  (308 102)  (308 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (309 102)  (309 102)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (34 6)  (310 102)  (310 102)  routing T_6_6.lc_trk_g3_5 <X> T_6_6.wire_logic_cluster/lc_3/in_3
 (36 6)  (312 102)  (312 102)  LC_3 Logic Functioning bit
 (38 6)  (314 102)  (314 102)  LC_3 Logic Functioning bit
 (41 6)  (317 102)  (317 102)  LC_3 Logic Functioning bit
 (42 6)  (318 102)  (318 102)  LC_3 Logic Functioning bit
 (43 6)  (319 102)  (319 102)  LC_3 Logic Functioning bit
 (3 7)  (279 103)  (279 103)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_v_t_23
 (15 7)  (291 103)  (291 103)  routing T_6_6.sp4_v_t_9 <X> T_6_6.lc_trk_g1_4
 (16 7)  (292 103)  (292 103)  routing T_6_6.sp4_v_t_9 <X> T_6_6.lc_trk_g1_4
 (17 7)  (293 103)  (293 103)  Enable bit of Mux _local_links/g1_mux_4 => sp4_v_t_9 lc_trk_g1_4
 (22 7)  (298 103)  (298 103)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (302 103)  (302 103)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_3/in_0
 (27 7)  (303 103)  (303 103)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (304 103)  (304 103)  routing T_6_6.lc_trk_g3_6 <X> T_6_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 103)  (305 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (308 103)  (308 103)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (310 103)  (310 103)  routing T_6_6.lc_trk_g1_0 <X> T_6_6.input_2_3
 (36 7)  (312 103)  (312 103)  LC_3 Logic Functioning bit
 (38 7)  (314 103)  (314 103)  LC_3 Logic Functioning bit
 (43 7)  (319 103)  (319 103)  LC_3 Logic Functioning bit
 (5 8)  (281 104)  (281 104)  routing T_6_6.sp4_v_b_0 <X> T_6_6.sp4_h_r_6
 (14 8)  (290 104)  (290 104)  routing T_6_6.bnl_op_0 <X> T_6_6.lc_trk_g2_0
 (28 8)  (304 104)  (304 104)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (29 8)  (305 104)  (305 104)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (306 104)  (306 104)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (31 8)  (307 104)  (307 104)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (32 8)  (308 104)  (308 104)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 104)  (310 104)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (36 8)  (312 104)  (312 104)  LC_4 Logic Functioning bit
 (37 8)  (313 104)  (313 104)  LC_4 Logic Functioning bit
 (38 8)  (314 104)  (314 104)  LC_4 Logic Functioning bit
 (42 8)  (318 104)  (318 104)  LC_4 Logic Functioning bit
 (50 8)  (326 104)  (326 104)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (327 104)  (327 104)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (4 9)  (280 105)  (280 105)  routing T_6_6.sp4_v_b_0 <X> T_6_6.sp4_h_r_6
 (6 9)  (282 105)  (282 105)  routing T_6_6.sp4_v_b_0 <X> T_6_6.sp4_h_r_6
 (9 9)  (285 105)  (285 105)  routing T_6_6.sp4_v_t_42 <X> T_6_6.sp4_v_b_7
 (14 9)  (290 105)  (290 105)  routing T_6_6.bnl_op_0 <X> T_6_6.lc_trk_g2_0
 (17 9)  (293 105)  (293 105)  Enable bit of Mux _local_links/g2_mux_0 => bnl_op_0 lc_trk_g2_0
 (30 9)  (306 105)  (306 105)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.wire_logic_cluster/lc_4/in_1
 (31 9)  (307 105)  (307 105)  routing T_6_6.lc_trk_g1_6 <X> T_6_6.wire_logic_cluster/lc_4/in_3
 (36 9)  (312 105)  (312 105)  LC_4 Logic Functioning bit
 (37 9)  (313 105)  (313 105)  LC_4 Logic Functioning bit
 (38 9)  (314 105)  (314 105)  LC_4 Logic Functioning bit
 (42 9)  (318 105)  (318 105)  LC_4 Logic Functioning bit
 (15 10)  (291 106)  (291 106)  routing T_6_6.sp4_h_r_45 <X> T_6_6.lc_trk_g2_5
 (16 10)  (292 106)  (292 106)  routing T_6_6.sp4_h_r_45 <X> T_6_6.lc_trk_g2_5
 (17 10)  (293 106)  (293 106)  Enable bit of Mux _local_links/g2_mux_5 => sp4_h_r_45 lc_trk_g2_5
 (18 10)  (294 106)  (294 106)  routing T_6_6.sp4_h_r_45 <X> T_6_6.lc_trk_g2_5
 (22 10)  (298 106)  (298 106)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (25 10)  (301 106)  (301 106)  routing T_6_6.sp4_v_b_38 <X> T_6_6.lc_trk_g2_6
 (27 10)  (303 106)  (303 106)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (28 10)  (304 106)  (304 106)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 106)  (305 106)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (308 106)  (308 106)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 106)  (309 106)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 106)  (310 106)  routing T_6_6.lc_trk_g3_1 <X> T_6_6.wire_logic_cluster/lc_5/in_3
 (37 10)  (313 106)  (313 106)  LC_5 Logic Functioning bit
 (39 10)  (315 106)  (315 106)  LC_5 Logic Functioning bit
 (18 11)  (294 107)  (294 107)  routing T_6_6.sp4_h_r_45 <X> T_6_6.lc_trk_g2_5
 (21 11)  (297 107)  (297 107)  routing T_6_6.sp4_r_v_b_39 <X> T_6_6.lc_trk_g2_7
 (22 11)  (298 107)  (298 107)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (299 107)  (299 107)  routing T_6_6.sp4_v_b_38 <X> T_6_6.lc_trk_g2_6
 (25 11)  (301 107)  (301 107)  routing T_6_6.sp4_v_b_38 <X> T_6_6.lc_trk_g2_6
 (26 11)  (302 107)  (302 107)  routing T_6_6.lc_trk_g0_3 <X> T_6_6.wire_logic_cluster/lc_5/in_0
 (29 11)  (305 107)  (305 107)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (306 107)  (306 107)  routing T_6_6.lc_trk_g3_3 <X> T_6_6.wire_logic_cluster/lc_5/in_1
 (36 11)  (312 107)  (312 107)  LC_5 Logic Functioning bit
 (37 11)  (313 107)  (313 107)  LC_5 Logic Functioning bit
 (38 11)  (314 107)  (314 107)  LC_5 Logic Functioning bit
 (39 11)  (315 107)  (315 107)  LC_5 Logic Functioning bit
 (41 11)  (317 107)  (317 107)  LC_5 Logic Functioning bit
 (43 11)  (319 107)  (319 107)  LC_5 Logic Functioning bit
 (17 12)  (293 108)  (293 108)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (294 108)  (294 108)  routing T_6_6.bnl_op_1 <X> T_6_6.lc_trk_g3_1
 (21 12)  (297 108)  (297 108)  routing T_6_6.sp4_h_r_35 <X> T_6_6.lc_trk_g3_3
 (22 12)  (298 108)  (298 108)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_35 lc_trk_g3_3
 (23 12)  (299 108)  (299 108)  routing T_6_6.sp4_h_r_35 <X> T_6_6.lc_trk_g3_3
 (24 12)  (300 108)  (300 108)  routing T_6_6.sp4_h_r_35 <X> T_6_6.lc_trk_g3_3
 (26 12)  (302 108)  (302 108)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (29 12)  (305 108)  (305 108)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (306 108)  (306 108)  routing T_6_6.lc_trk_g0_5 <X> T_6_6.wire_logic_cluster/lc_6/in_1
 (32 12)  (308 108)  (308 108)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (35 12)  (311 108)  (311 108)  routing T_6_6.lc_trk_g1_7 <X> T_6_6.input_2_6
 (41 12)  (317 108)  (317 108)  LC_6 Logic Functioning bit
 (43 12)  (319 108)  (319 108)  LC_6 Logic Functioning bit
 (18 13)  (294 109)  (294 109)  routing T_6_6.bnl_op_1 <X> T_6_6.lc_trk_g3_1
 (26 13)  (302 109)  (302 109)  routing T_6_6.lc_trk_g0_6 <X> T_6_6.wire_logic_cluster/lc_6/in_0
 (29 13)  (305 109)  (305 109)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_6 wire_logic_cluster/lc_6/in_0
 (31 13)  (307 109)  (307 109)  routing T_6_6.lc_trk_g0_3 <X> T_6_6.wire_logic_cluster/lc_6/in_3
 (32 13)  (308 109)  (308 109)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (310 109)  (310 109)  routing T_6_6.lc_trk_g1_7 <X> T_6_6.input_2_6
 (35 13)  (311 109)  (311 109)  routing T_6_6.lc_trk_g1_7 <X> T_6_6.input_2_6
 (42 13)  (318 109)  (318 109)  LC_6 Logic Functioning bit
 (5 14)  (281 110)  (281 110)  routing T_6_6.sp4_v_b_9 <X> T_6_6.sp4_h_l_44
 (15 14)  (291 110)  (291 110)  routing T_6_6.sp4_h_r_45 <X> T_6_6.lc_trk_g3_5
 (16 14)  (292 110)  (292 110)  routing T_6_6.sp4_h_r_45 <X> T_6_6.lc_trk_g3_5
 (17 14)  (293 110)  (293 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (294 110)  (294 110)  routing T_6_6.sp4_h_r_45 <X> T_6_6.lc_trk_g3_5
 (25 14)  (301 110)  (301 110)  routing T_6_6.bnl_op_6 <X> T_6_6.lc_trk_g3_6
 (26 14)  (302 110)  (302 110)  routing T_6_6.lc_trk_g1_4 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (28 14)  (304 110)  (304 110)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 110)  (305 110)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 110)  (306 110)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (31 14)  (307 110)  (307 110)  routing T_6_6.lc_trk_g0_4 <X> T_6_6.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 110)  (308 110)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (311 110)  (311 110)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.input_2_7
 (36 14)  (312 110)  (312 110)  LC_7 Logic Functioning bit
 (38 14)  (314 110)  (314 110)  LC_7 Logic Functioning bit
 (43 14)  (319 110)  (319 110)  LC_7 Logic Functioning bit
 (18 15)  (294 111)  (294 111)  routing T_6_6.sp4_h_r_45 <X> T_6_6.lc_trk_g3_5
 (22 15)  (298 111)  (298 111)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (301 111)  (301 111)  routing T_6_6.bnl_op_6 <X> T_6_6.lc_trk_g3_6
 (27 15)  (303 111)  (303 111)  routing T_6_6.lc_trk_g1_4 <X> T_6_6.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 111)  (305 111)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 111)  (306 111)  routing T_6_6.lc_trk_g2_6 <X> T_6_6.wire_logic_cluster/lc_7/in_1
 (32 15)  (308 111)  (308 111)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_7 input_2_7
 (33 15)  (309 111)  (309 111)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.input_2_7
 (35 15)  (311 111)  (311 111)  routing T_6_6.lc_trk_g2_7 <X> T_6_6.input_2_7
 (39 15)  (315 111)  (315 111)  LC_7 Logic Functioning bit


LogicTile_7_6

 (0 0)  (334 96)  (334 96)  Negative Clock bit

 (17 0)  (351 96)  (351 96)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (352 96)  (352 96)  routing T_7_6.wire_logic_cluster/lc_1/out <X> T_7_6.lc_trk_g0_1
 (25 0)  (359 96)  (359 96)  routing T_7_6.sp4_v_b_10 <X> T_7_6.lc_trk_g0_2
 (26 0)  (360 96)  (360 96)  routing T_7_6.lc_trk_g1_7 <X> T_7_6.wire_logic_cluster/lc_0/in_0
 (27 0)  (361 96)  (361 96)  routing T_7_6.lc_trk_g1_0 <X> T_7_6.wire_logic_cluster/lc_0/in_1
 (29 0)  (363 96)  (363 96)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (365 96)  (365 96)  routing T_7_6.lc_trk_g0_5 <X> T_7_6.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 96)  (366 96)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (43 0)  (377 96)  (377 96)  LC_0 Logic Functioning bit
 (45 0)  (379 96)  (379 96)  LC_0 Logic Functioning bit
 (22 1)  (356 97)  (356 97)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (357 97)  (357 97)  routing T_7_6.sp4_v_b_10 <X> T_7_6.lc_trk_g0_2
 (25 1)  (359 97)  (359 97)  routing T_7_6.sp4_v_b_10 <X> T_7_6.lc_trk_g0_2
 (26 1)  (360 97)  (360 97)  routing T_7_6.lc_trk_g1_7 <X> T_7_6.wire_logic_cluster/lc_0/in_0
 (27 1)  (361 97)  (361 97)  routing T_7_6.lc_trk_g1_7 <X> T_7_6.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 97)  (363 97)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 97)  (366 97)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (369 97)  (369 97)  routing T_7_6.lc_trk_g0_2 <X> T_7_6.input_2_0
 (36 1)  (370 97)  (370 97)  LC_0 Logic Functioning bit
 (38 1)  (372 97)  (372 97)  LC_0 Logic Functioning bit
 (41 1)  (375 97)  (375 97)  LC_0 Logic Functioning bit
 (42 1)  (376 97)  (376 97)  LC_0 Logic Functioning bit
 (43 1)  (377 97)  (377 97)  LC_0 Logic Functioning bit
 (51 1)  (385 97)  (385 97)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (0 2)  (334 98)  (334 98)  routing T_7_6.glb_netwk_3 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (2 2)  (336 98)  (336 98)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (349 98)  (349 98)  routing T_7_6.top_op_5 <X> T_7_6.lc_trk_g0_5
 (17 2)  (351 98)  (351 98)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (27 2)  (361 98)  (361 98)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 98)  (363 98)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (364 98)  (364 98)  routing T_7_6.lc_trk_g1_5 <X> T_7_6.wire_logic_cluster/lc_1/in_1
 (31 2)  (365 98)  (365 98)  routing T_7_6.lc_trk_g1_7 <X> T_7_6.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 98)  (366 98)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 98)  (368 98)  routing T_7_6.lc_trk_g1_7 <X> T_7_6.wire_logic_cluster/lc_1/in_3
 (37 2)  (371 98)  (371 98)  LC_1 Logic Functioning bit
 (41 2)  (375 98)  (375 98)  LC_1 Logic Functioning bit
 (43 2)  (377 98)  (377 98)  LC_1 Logic Functioning bit
 (45 2)  (379 98)  (379 98)  LC_1 Logic Functioning bit
 (0 3)  (334 99)  (334 99)  routing T_7_6.glb_netwk_3 <X> T_7_6.wire_logic_cluster/lc_7/clk
 (18 3)  (352 99)  (352 99)  routing T_7_6.top_op_5 <X> T_7_6.lc_trk_g0_5
 (29 3)  (363 99)  (363 99)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (365 99)  (365 99)  routing T_7_6.lc_trk_g1_7 <X> T_7_6.wire_logic_cluster/lc_1/in_3
 (32 3)  (366 99)  (366 99)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_1 input_2_1
 (33 3)  (367 99)  (367 99)  routing T_7_6.lc_trk_g2_1 <X> T_7_6.input_2_1
 (37 3)  (371 99)  (371 99)  LC_1 Logic Functioning bit
 (40 3)  (374 99)  (374 99)  LC_1 Logic Functioning bit
 (42 3)  (376 99)  (376 99)  LC_1 Logic Functioning bit
 (51 3)  (385 99)  (385 99)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (348 100)  (348 100)  routing T_7_6.wire_logic_cluster/lc_0/out <X> T_7_6.lc_trk_g1_0
 (26 4)  (360 100)  (360 100)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.wire_logic_cluster/lc_2/in_0
 (27 4)  (361 100)  (361 100)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_2/in_1
 (28 4)  (362 100)  (362 100)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 100)  (363 100)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (365 100)  (365 100)  routing T_7_6.lc_trk_g2_5 <X> T_7_6.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 100)  (366 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 100)  (367 100)  routing T_7_6.lc_trk_g2_5 <X> T_7_6.wire_logic_cluster/lc_2/in_3
 (35 4)  (369 100)  (369 100)  routing T_7_6.lc_trk_g3_5 <X> T_7_6.input_2_2
 (36 4)  (370 100)  (370 100)  LC_2 Logic Functioning bit
 (41 4)  (375 100)  (375 100)  LC_2 Logic Functioning bit
 (43 4)  (377 100)  (377 100)  LC_2 Logic Functioning bit
 (45 4)  (379 100)  (379 100)  LC_2 Logic Functioning bit
 (17 5)  (351 101)  (351 101)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (360 101)  (360 101)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.wire_logic_cluster/lc_2/in_0
 (27 5)  (361 101)  (361 101)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 101)  (362 101)  routing T_7_6.lc_trk_g3_7 <X> T_7_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 101)  (363 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 101)  (364 101)  routing T_7_6.lc_trk_g3_2 <X> T_7_6.wire_logic_cluster/lc_2/in_1
 (32 5)  (366 101)  (366 101)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_5 input_2_2
 (33 5)  (367 101)  (367 101)  routing T_7_6.lc_trk_g3_5 <X> T_7_6.input_2_2
 (34 5)  (368 101)  (368 101)  routing T_7_6.lc_trk_g3_5 <X> T_7_6.input_2_2
 (37 5)  (371 101)  (371 101)  LC_2 Logic Functioning bit
 (41 5)  (375 101)  (375 101)  LC_2 Logic Functioning bit
 (43 5)  (377 101)  (377 101)  LC_2 Logic Functioning bit
 (48 5)  (382 101)  (382 101)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (15 6)  (349 102)  (349 102)  routing T_7_6.top_op_5 <X> T_7_6.lc_trk_g1_5
 (17 6)  (351 102)  (351 102)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (21 6)  (355 102)  (355 102)  routing T_7_6.lft_op_7 <X> T_7_6.lc_trk_g1_7
 (22 6)  (356 102)  (356 102)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (358 102)  (358 102)  routing T_7_6.lft_op_7 <X> T_7_6.lc_trk_g1_7
 (18 7)  (352 103)  (352 103)  routing T_7_6.top_op_5 <X> T_7_6.lc_trk_g1_5
 (16 8)  (350 104)  (350 104)  routing T_7_6.sp4_v_b_33 <X> T_7_6.lc_trk_g2_1
 (17 8)  (351 104)  (351 104)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (352 104)  (352 104)  routing T_7_6.sp4_v_b_33 <X> T_7_6.lc_trk_g2_1
 (18 9)  (352 105)  (352 105)  routing T_7_6.sp4_v_b_33 <X> T_7_6.lc_trk_g2_1
 (8 10)  (342 106)  (342 106)  routing T_7_6.sp4_v_t_42 <X> T_7_6.sp4_h_l_42
 (9 10)  (343 106)  (343 106)  routing T_7_6.sp4_v_t_42 <X> T_7_6.sp4_h_l_42
 (17 10)  (351 106)  (351 106)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (352 106)  (352 106)  routing T_7_6.bnl_op_5 <X> T_7_6.lc_trk_g2_5
 (18 11)  (352 107)  (352 107)  routing T_7_6.bnl_op_5 <X> T_7_6.lc_trk_g2_5
 (25 12)  (359 108)  (359 108)  routing T_7_6.wire_logic_cluster/lc_2/out <X> T_7_6.lc_trk_g3_2
 (22 13)  (356 109)  (356 109)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (0 14)  (334 110)  (334 110)  routing T_7_6.glb_netwk_6 <X> T_7_6.wire_logic_cluster/lc_7/s_r
 (1 14)  (335 110)  (335 110)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (16 14)  (350 110)  (350 110)  routing T_7_6.sp4_v_t_16 <X> T_7_6.lc_trk_g3_5
 (17 14)  (351 110)  (351 110)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_16 lc_trk_g3_5
 (18 14)  (352 110)  (352 110)  routing T_7_6.sp4_v_t_16 <X> T_7_6.lc_trk_g3_5
 (22 14)  (356 110)  (356 110)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (0 15)  (334 111)  (334 111)  routing T_7_6.glb_netwk_6 <X> T_7_6.wire_logic_cluster/lc_7/s_r


LogicTile_8_6

 (25 0)  (413 96)  (413 96)  routing T_8_6.lft_op_2 <X> T_8_6.lc_trk_g0_2
 (22 1)  (410 97)  (410 97)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (412 97)  (412 97)  routing T_8_6.lft_op_2 <X> T_8_6.lc_trk_g0_2
 (32 6)  (420 102)  (420 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (424 102)  (424 102)  LC_3 Logic Functioning bit
 (38 6)  (426 102)  (426 102)  LC_3 Logic Functioning bit
 (5 7)  (393 103)  (393 103)  routing T_8_6.sp4_h_l_38 <X> T_8_6.sp4_v_t_38
 (27 7)  (415 103)  (415 103)  routing T_8_6.lc_trk_g3_0 <X> T_8_6.wire_logic_cluster/lc_3/in_0
 (28 7)  (416 103)  (416 103)  routing T_8_6.lc_trk_g3_0 <X> T_8_6.wire_logic_cluster/lc_3/in_0
 (29 7)  (417 103)  (417 103)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (31 7)  (419 103)  (419 103)  routing T_8_6.lc_trk_g0_2 <X> T_8_6.wire_logic_cluster/lc_3/in_3
 (37 7)  (425 103)  (425 103)  LC_3 Logic Functioning bit
 (39 7)  (427 103)  (427 103)  LC_3 Logic Functioning bit
 (15 13)  (403 109)  (403 109)  routing T_8_6.sp4_v_t_29 <X> T_8_6.lc_trk_g3_0
 (16 13)  (404 109)  (404 109)  routing T_8_6.sp4_v_t_29 <X> T_8_6.lc_trk_g3_0
 (17 13)  (405 109)  (405 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0


LogicTile_9_6

 (5 8)  (447 104)  (447 104)  routing T_9_6.sp4_v_b_0 <X> T_9_6.sp4_h_r_6
 (4 9)  (446 105)  (446 105)  routing T_9_6.sp4_v_b_0 <X> T_9_6.sp4_h_r_6
 (6 9)  (448 105)  (448 105)  routing T_9_6.sp4_v_b_0 <X> T_9_6.sp4_h_r_6


RAM_Tile_10_6

 (19 6)  (515 102)  (515 102)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_11_6

 (22 3)  (560 99)  (560 99)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (561 99)  (561 99)  routing T_11_6.sp12_h_r_14 <X> T_11_6.lc_trk_g0_6
 (26 4)  (564 100)  (564 100)  routing T_11_6.lc_trk_g0_6 <X> T_11_6.wire_logic_cluster/lc_2/in_0
 (32 4)  (570 100)  (570 100)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (571 100)  (571 100)  routing T_11_6.lc_trk_g3_0 <X> T_11_6.wire_logic_cluster/lc_2/in_3
 (34 4)  (572 100)  (572 100)  routing T_11_6.lc_trk_g3_0 <X> T_11_6.wire_logic_cluster/lc_2/in_3
 (37 4)  (575 100)  (575 100)  LC_2 Logic Functioning bit
 (39 4)  (577 100)  (577 100)  LC_2 Logic Functioning bit
 (40 4)  (578 100)  (578 100)  LC_2 Logic Functioning bit
 (41 4)  (579 100)  (579 100)  LC_2 Logic Functioning bit
 (42 4)  (580 100)  (580 100)  LC_2 Logic Functioning bit
 (43 4)  (581 100)  (581 100)  LC_2 Logic Functioning bit
 (46 4)  (584 100)  (584 100)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (26 5)  (564 101)  (564 101)  routing T_11_6.lc_trk_g0_6 <X> T_11_6.wire_logic_cluster/lc_2/in_0
 (29 5)  (567 101)  (567 101)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (574 101)  (574 101)  LC_2 Logic Functioning bit
 (38 5)  (576 101)  (576 101)  LC_2 Logic Functioning bit
 (40 5)  (578 101)  (578 101)  LC_2 Logic Functioning bit
 (41 5)  (579 101)  (579 101)  LC_2 Logic Functioning bit
 (42 5)  (580 101)  (580 101)  LC_2 Logic Functioning bit
 (43 5)  (581 101)  (581 101)  LC_2 Logic Functioning bit
 (32 6)  (570 102)  (570 102)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (571 102)  (571 102)  routing T_11_6.lc_trk_g2_2 <X> T_11_6.wire_logic_cluster/lc_3/in_3
 (40 6)  (578 102)  (578 102)  LC_3 Logic Functioning bit
 (41 6)  (579 102)  (579 102)  LC_3 Logic Functioning bit
 (42 6)  (580 102)  (580 102)  LC_3 Logic Functioning bit
 (43 6)  (581 102)  (581 102)  LC_3 Logic Functioning bit
 (46 6)  (584 102)  (584 102)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (31 7)  (569 103)  (569 103)  routing T_11_6.lc_trk_g2_2 <X> T_11_6.wire_logic_cluster/lc_3/in_3
 (40 7)  (578 103)  (578 103)  LC_3 Logic Functioning bit
 (41 7)  (579 103)  (579 103)  LC_3 Logic Functioning bit
 (42 7)  (580 103)  (580 103)  LC_3 Logic Functioning bit
 (43 7)  (581 103)  (581 103)  LC_3 Logic Functioning bit
 (22 9)  (560 105)  (560 105)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (561 105)  (561 105)  routing T_11_6.sp4_v_b_42 <X> T_11_6.lc_trk_g2_2
 (24 9)  (562 105)  (562 105)  routing T_11_6.sp4_v_b_42 <X> T_11_6.lc_trk_g2_2
 (14 13)  (552 109)  (552 109)  routing T_11_6.sp4_r_v_b_40 <X> T_11_6.lc_trk_g3_0
 (17 13)  (555 109)  (555 109)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


IO_Tile_13_6

 (16 0)  (662 96)  (662 96)  IOB_0 IO Functioning bit
 (3 1)  (649 97)  (649 97)  IO control bit: IORIGHT_REN_1

 (5 2)  (651 98)  (651 98)  routing T_13_6.span4_horz_43 <X> T_13_6.lc_trk_g0_3
 (6 2)  (652 98)  (652 98)  routing T_13_6.span4_horz_43 <X> T_13_6.lc_trk_g0_3
 (7 2)  (653 98)  (653 98)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_43 lc_trk_g0_3
 (8 2)  (654 98)  (654 98)  routing T_13_6.span4_horz_43 <X> T_13_6.lc_trk_g0_3
 (8 3)  (654 99)  (654 99)  routing T_13_6.span4_horz_43 <X> T_13_6.lc_trk_g0_3
 (17 3)  (663 99)  (663 99)  IOB_0 IO Functioning bit
 (12 4)  (658 100)  (658 100)  routing T_13_6.lc_trk_g1_1 <X> T_13_6.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (662 100)  (662 100)  IOB_0 IO Functioning bit
 (13 5)  (659 101)  (659 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (649 102)  (649 102)  IO control bit: IORIGHT_IE_1

 (5 8)  (651 104)  (651 104)  routing T_13_6.span4_horz_33 <X> T_13_6.lc_trk_g1_1
 (6 8)  (652 104)  (652 104)  routing T_13_6.span4_horz_33 <X> T_13_6.lc_trk_g1_1
 (7 8)  (653 104)  (653 104)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_33 lc_trk_g1_1
 (8 8)  (654 104)  (654 104)  routing T_13_6.span4_horz_33 <X> T_13_6.lc_trk_g1_1
 (3 9)  (649 105)  (649 105)  IO control bit: IORIGHT_IE_0

 (5 10)  (651 106)  (651 106)  routing T_13_6.span4_horz_35 <X> T_13_6.lc_trk_g1_3
 (6 10)  (652 106)  (652 106)  routing T_13_6.span4_horz_35 <X> T_13_6.lc_trk_g1_3
 (7 10)  (653 106)  (653 106)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (654 106)  (654 106)  routing T_13_6.span4_horz_35 <X> T_13_6.lc_trk_g1_3
 (11 10)  (657 106)  (657 106)  routing T_13_6.lc_trk_g1_3 <X> T_13_6.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (662 106)  (662 106)  IOB_1 IO Functioning bit
 (10 11)  (656 107)  (656 107)  routing T_13_6.lc_trk_g1_3 <X> T_13_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (657 107)  (657 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (658 107)  (658 107)  routing T_13_6.lc_trk_g0_3 <X> T_13_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (659 107)  (659 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (663 109)  (663 109)  IOB_1 IO Functioning bit
 (17 14)  (663 110)  (663 110)  IOB_1 IO Functioning bit


IO_Tile_0_5

 (3 1)  (14 81)  (14 81)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 86)  (15 86)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 89)  (14 89)  IO control bit: BIOLEFT_IE_0



LogicTile_1_5



LogicTile_2_5

 (22 1)  (94 81)  (94 81)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 81)  (96 81)  routing T_2_5.bot_op_2 <X> T_2_5.lc_trk_g0_2
 (15 2)  (87 82)  (87 82)  routing T_2_5.bot_op_5 <X> T_2_5.lc_trk_g0_5
 (17 2)  (89 82)  (89 82)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (26 2)  (98 82)  (98 82)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (27 2)  (99 82)  (99 82)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 82)  (101 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 82)  (104 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (108 82)  (108 82)  LC_1 Logic Functioning bit
 (38 2)  (110 82)  (110 82)  LC_1 Logic Functioning bit
 (41 2)  (113 82)  (113 82)  LC_1 Logic Functioning bit
 (43 2)  (115 82)  (115 82)  LC_1 Logic Functioning bit
 (27 3)  (99 83)  (99 83)  routing T_2_5.lc_trk_g1_4 <X> T_2_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (101 83)  (101 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (102 83)  (102 83)  routing T_2_5.lc_trk_g1_3 <X> T_2_5.wire_logic_cluster/lc_1/in_1
 (31 3)  (103 83)  (103 83)  routing T_2_5.lc_trk_g0_2 <X> T_2_5.wire_logic_cluster/lc_1/in_3
 (37 3)  (109 83)  (109 83)  LC_1 Logic Functioning bit
 (39 3)  (111 83)  (111 83)  LC_1 Logic Functioning bit
 (22 4)  (94 84)  (94 84)  Enable bit of Mux _local_links/g1_mux_3 => bot_op_3 lc_trk_g1_3
 (24 4)  (96 84)  (96 84)  routing T_2_5.bot_op_3 <X> T_2_5.lc_trk_g1_3
 (26 4)  (98 84)  (98 84)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (27 4)  (99 84)  (99 84)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 84)  (101 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_1
 (30 4)  (102 84)  (102 84)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (103 84)  (103 84)  routing T_2_5.lc_trk_g0_5 <X> T_2_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (104 84)  (104 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (36 4)  (108 84)  (108 84)  LC_2 Logic Functioning bit
 (38 4)  (110 84)  (110 84)  LC_2 Logic Functioning bit
 (41 4)  (113 84)  (113 84)  LC_2 Logic Functioning bit
 (43 4)  (115 84)  (115 84)  LC_2 Logic Functioning bit
 (46 4)  (118 84)  (118 84)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (122 84)  (122 84)  Cascade bit: LH_LC02_inmux02_5

 (53 4)  (125 84)  (125 84)  Enable bit of Mux _out_links/OutMuxa_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_21
 (26 5)  (98 85)  (98 85)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (99 85)  (99 85)  routing T_2_5.lc_trk_g1_7 <X> T_2_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (101 85)  (101 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (102 85)  (102 85)  routing T_2_5.lc_trk_g1_6 <X> T_2_5.wire_logic_cluster/lc_2/in_1
 (37 5)  (109 85)  (109 85)  LC_2 Logic Functioning bit
 (39 5)  (111 85)  (111 85)  LC_2 Logic Functioning bit
 (42 5)  (114 85)  (114 85)  LC_2 Logic Functioning bit
 (22 6)  (94 86)  (94 86)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (96 86)  (96 86)  routing T_2_5.bot_op_7 <X> T_2_5.lc_trk_g1_7
 (15 7)  (87 87)  (87 87)  routing T_2_5.bot_op_4 <X> T_2_5.lc_trk_g1_4
 (17 7)  (89 87)  (89 87)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 7)  (94 87)  (94 87)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (96 87)  (96 87)  routing T_2_5.bot_op_6 <X> T_2_5.lc_trk_g1_6


RAM_Tile_3_5

 (7 1)  (133 81)  (133 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_5

 (5 0)  (173 80)  (173 80)  routing T_4_5.sp4_v_b_6 <X> T_4_5.sp4_h_r_0
 (15 0)  (183 80)  (183 80)  routing T_4_5.top_op_1 <X> T_4_5.lc_trk_g0_1
 (17 0)  (185 80)  (185 80)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (193 80)  (193 80)  routing T_4_5.bnr_op_2 <X> T_4_5.lc_trk_g0_2
 (4 1)  (172 81)  (172 81)  routing T_4_5.sp4_v_b_6 <X> T_4_5.sp4_h_r_0
 (6 1)  (174 81)  (174 81)  routing T_4_5.sp4_v_b_6 <X> T_4_5.sp4_h_r_0
 (18 1)  (186 81)  (186 81)  routing T_4_5.top_op_1 <X> T_4_5.lc_trk_g0_1
 (22 1)  (190 81)  (190 81)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (193 81)  (193 81)  routing T_4_5.bnr_op_2 <X> T_4_5.lc_trk_g0_2
 (15 2)  (183 82)  (183 82)  routing T_4_5.sp4_h_r_21 <X> T_4_5.lc_trk_g0_5
 (16 2)  (184 82)  (184 82)  routing T_4_5.sp4_h_r_21 <X> T_4_5.lc_trk_g0_5
 (17 2)  (185 82)  (185 82)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_21 lc_trk_g0_5
 (18 2)  (186 82)  (186 82)  routing T_4_5.sp4_h_r_21 <X> T_4_5.lc_trk_g0_5
 (28 2)  (196 82)  (196 82)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (197 82)  (197 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (198 82)  (198 82)  routing T_4_5.lc_trk_g2_4 <X> T_4_5.wire_logic_cluster/lc_1/in_1
 (31 2)  (199 82)  (199 82)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (200 82)  (200 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (201 82)  (201 82)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (40 2)  (208 82)  (208 82)  LC_1 Logic Functioning bit
 (42 2)  (210 82)  (210 82)  LC_1 Logic Functioning bit
 (18 3)  (186 83)  (186 83)  routing T_4_5.sp4_h_r_21 <X> T_4_5.lc_trk_g0_5
 (22 3)  (190 83)  (190 83)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (191 83)  (191 83)  routing T_4_5.sp4_v_b_22 <X> T_4_5.lc_trk_g0_6
 (24 3)  (192 83)  (192 83)  routing T_4_5.sp4_v_b_22 <X> T_4_5.lc_trk_g0_6
 (31 3)  (199 83)  (199 83)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_1/in_3
 (40 3)  (208 83)  (208 83)  LC_1 Logic Functioning bit
 (42 3)  (210 83)  (210 83)  LC_1 Logic Functioning bit
 (17 4)  (185 84)  (185 84)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (186 84)  (186 84)  routing T_4_5.bnr_op_1 <X> T_4_5.lc_trk_g1_1
 (28 4)  (196 84)  (196 84)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (197 84)  (197 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (198 84)  (198 84)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (199 84)  (199 84)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (200 84)  (200 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_6 wire_logic_cluster/lc_2/in_3
 (34 4)  (202 84)  (202 84)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (39 4)  (207 84)  (207 84)  LC_2 Logic Functioning bit
 (40 4)  (208 84)  (208 84)  LC_2 Logic Functioning bit
 (41 4)  (209 84)  (209 84)  LC_2 Logic Functioning bit
 (42 4)  (210 84)  (210 84)  LC_2 Logic Functioning bit
 (43 4)  (211 84)  (211 84)  LC_2 Logic Functioning bit
 (50 4)  (218 84)  (218 84)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (186 85)  (186 85)  routing T_4_5.bnr_op_1 <X> T_4_5.lc_trk_g1_1
 (27 5)  (195 85)  (195 85)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (196 85)  (196 85)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (197 85)  (197 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (198 85)  (198 85)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_2/in_1
 (31 5)  (199 85)  (199 85)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_2/in_3
 (36 5)  (204 85)  (204 85)  LC_2 Logic Functioning bit
 (38 5)  (206 85)  (206 85)  LC_2 Logic Functioning bit
 (40 5)  (208 85)  (208 85)  LC_2 Logic Functioning bit
 (41 5)  (209 85)  (209 85)  LC_2 Logic Functioning bit
 (43 5)  (211 85)  (211 85)  LC_2 Logic Functioning bit
 (17 6)  (185 86)  (185 86)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (186 86)  (186 86)  routing T_4_5.wire_logic_cluster/lc_5/out <X> T_4_5.lc_trk_g1_5
 (25 6)  (193 86)  (193 86)  routing T_4_5.sp4_v_b_6 <X> T_4_5.lc_trk_g1_6
 (26 6)  (194 86)  (194 86)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (27 6)  (195 86)  (195 86)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (28 6)  (196 86)  (196 86)  routing T_4_5.lc_trk_g3_1 <X> T_4_5.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 86)  (197 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (32 6)  (200 86)  (200 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (202 86)  (202 86)  routing T_4_5.lc_trk_g1_1 <X> T_4_5.wire_logic_cluster/lc_3/in_3
 (35 6)  (203 86)  (203 86)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.input_2_3
 (40 6)  (208 86)  (208 86)  LC_3 Logic Functioning bit
 (41 6)  (209 86)  (209 86)  LC_3 Logic Functioning bit
 (42 6)  (210 86)  (210 86)  LC_3 Logic Functioning bit
 (2 7)  (170 87)  (170 87)  Column buffer control bit: LH_colbuf_cntl_3

 (22 7)  (190 87)  (190 87)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (191 87)  (191 87)  routing T_4_5.sp4_v_b_6 <X> T_4_5.lc_trk_g1_6
 (26 7)  (194 87)  (194 87)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (27 7)  (195 87)  (195 87)  routing T_4_5.lc_trk_g1_6 <X> T_4_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 87)  (197 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (32 7)  (200 87)  (200 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_7 input_2_3
 (33 7)  (201 87)  (201 87)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.input_2_3
 (35 7)  (203 87)  (203 87)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.input_2_3
 (40 7)  (208 87)  (208 87)  LC_3 Logic Functioning bit
 (14 8)  (182 88)  (182 88)  routing T_4_5.sp4_h_l_21 <X> T_4_5.lc_trk_g2_0
 (16 8)  (184 88)  (184 88)  routing T_4_5.sp4_v_b_33 <X> T_4_5.lc_trk_g2_1
 (17 8)  (185 88)  (185 88)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (186 88)  (186 88)  routing T_4_5.sp4_v_b_33 <X> T_4_5.lc_trk_g2_1
 (28 8)  (196 88)  (196 88)  routing T_4_5.lc_trk_g2_1 <X> T_4_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (197 88)  (197 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (199 88)  (199 88)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (200 88)  (200 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (201 88)  (201 88)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (46 8)  (214 88)  (214 88)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (15 9)  (183 89)  (183 89)  routing T_4_5.sp4_h_l_21 <X> T_4_5.lc_trk_g2_0
 (16 9)  (184 89)  (184 89)  routing T_4_5.sp4_h_l_21 <X> T_4_5.lc_trk_g2_0
 (17 9)  (185 89)  (185 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (18 9)  (186 89)  (186 89)  routing T_4_5.sp4_v_b_33 <X> T_4_5.lc_trk_g2_1
 (27 9)  (195 89)  (195 89)  routing T_4_5.lc_trk_g1_1 <X> T_4_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (197 89)  (197 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (199 89)  (199 89)  routing T_4_5.lc_trk_g2_7 <X> T_4_5.wire_logic_cluster/lc_4/in_3
 (32 9)  (200 89)  (200 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (201 89)  (201 89)  routing T_4_5.lc_trk_g2_0 <X> T_4_5.input_2_4
 (36 9)  (204 89)  (204 89)  LC_4 Logic Functioning bit
 (38 9)  (206 89)  (206 89)  LC_4 Logic Functioning bit
 (43 9)  (211 89)  (211 89)  LC_4 Logic Functioning bit
 (14 10)  (182 90)  (182 90)  routing T_4_5.sp4_h_r_44 <X> T_4_5.lc_trk_g2_4
 (22 10)  (190 90)  (190 90)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (25 10)  (193 90)  (193 90)  routing T_4_5.rgt_op_6 <X> T_4_5.lc_trk_g2_6
 (29 10)  (197 90)  (197 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (198 90)  (198 90)  routing T_4_5.lc_trk_g0_6 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (32 10)  (200 90)  (200 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (36 10)  (204 90)  (204 90)  LC_5 Logic Functioning bit
 (37 10)  (205 90)  (205 90)  LC_5 Logic Functioning bit
 (38 10)  (206 90)  (206 90)  LC_5 Logic Functioning bit
 (39 10)  (207 90)  (207 90)  LC_5 Logic Functioning bit
 (41 10)  (209 90)  (209 90)  LC_5 Logic Functioning bit
 (43 10)  (211 90)  (211 90)  LC_5 Logic Functioning bit
 (14 11)  (182 91)  (182 91)  routing T_4_5.sp4_h_r_44 <X> T_4_5.lc_trk_g2_4
 (15 11)  (183 91)  (183 91)  routing T_4_5.sp4_h_r_44 <X> T_4_5.lc_trk_g2_4
 (16 11)  (184 91)  (184 91)  routing T_4_5.sp4_h_r_44 <X> T_4_5.lc_trk_g2_4
 (17 11)  (185 91)  (185 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (190 91)  (190 91)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (192 91)  (192 91)  routing T_4_5.rgt_op_6 <X> T_4_5.lc_trk_g2_6
 (29 11)  (197 91)  (197 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_1 wire_logic_cluster/lc_5/in_0
 (30 11)  (198 91)  (198 91)  routing T_4_5.lc_trk_g0_6 <X> T_4_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (199 91)  (199 91)  routing T_4_5.lc_trk_g0_2 <X> T_4_5.wire_logic_cluster/lc_5/in_3
 (37 11)  (205 91)  (205 91)  LC_5 Logic Functioning bit
 (39 11)  (207 91)  (207 91)  LC_5 Logic Functioning bit
 (16 12)  (184 92)  (184 92)  routing T_4_5.sp4_v_b_33 <X> T_4_5.lc_trk_g3_1
 (17 12)  (185 92)  (185 92)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (186 92)  (186 92)  routing T_4_5.sp4_v_b_33 <X> T_4_5.lc_trk_g3_1
 (26 12)  (194 92)  (194 92)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (27 12)  (195 92)  (195 92)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (28 12)  (196 92)  (196 92)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 92)  (197 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (199 92)  (199 92)  routing T_4_5.lc_trk_g3_4 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 92)  (200 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_4 wire_logic_cluster/lc_6/in_3
 (33 12)  (201 92)  (201 92)  routing T_4_5.lc_trk_g3_4 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (34 12)  (202 92)  (202 92)  routing T_4_5.lc_trk_g3_4 <X> T_4_5.wire_logic_cluster/lc_6/in_3
 (41 12)  (209 92)  (209 92)  LC_6 Logic Functioning bit
 (43 12)  (211 92)  (211 92)  LC_6 Logic Functioning bit
 (18 13)  (186 93)  (186 93)  routing T_4_5.sp4_v_b_33 <X> T_4_5.lc_trk_g3_1
 (22 13)  (190 93)  (190 93)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_l_15 lc_trk_g3_2
 (23 13)  (191 93)  (191 93)  routing T_4_5.sp4_h_l_15 <X> T_4_5.lc_trk_g3_2
 (24 13)  (192 93)  (192 93)  routing T_4_5.sp4_h_l_15 <X> T_4_5.lc_trk_g3_2
 (25 13)  (193 93)  (193 93)  routing T_4_5.sp4_h_l_15 <X> T_4_5.lc_trk_g3_2
 (26 13)  (194 93)  (194 93)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (28 13)  (196 93)  (196 93)  routing T_4_5.lc_trk_g2_6 <X> T_4_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 93)  (197 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (198 93)  (198 93)  routing T_4_5.lc_trk_g3_2 <X> T_4_5.wire_logic_cluster/lc_6/in_1
 (14 14)  (182 94)  (182 94)  routing T_4_5.sp4_h_r_44 <X> T_4_5.lc_trk_g3_4
 (26 14)  (194 94)  (194 94)  routing T_4_5.lc_trk_g0_5 <X> T_4_5.wire_logic_cluster/lc_7/in_0
 (31 14)  (199 94)  (199 94)  routing T_4_5.lc_trk_g1_5 <X> T_4_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 94)  (200 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 94)  (202 94)  routing T_4_5.lc_trk_g1_5 <X> T_4_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (204 94)  (204 94)  LC_7 Logic Functioning bit
 (37 14)  (205 94)  (205 94)  LC_7 Logic Functioning bit
 (38 14)  (206 94)  (206 94)  LC_7 Logic Functioning bit
 (42 14)  (210 94)  (210 94)  LC_7 Logic Functioning bit
 (50 14)  (218 94)  (218 94)  Cascade bit: LH_LC07_inmux02_5

 (14 15)  (182 95)  (182 95)  routing T_4_5.sp4_h_r_44 <X> T_4_5.lc_trk_g3_4
 (15 15)  (183 95)  (183 95)  routing T_4_5.sp4_h_r_44 <X> T_4_5.lc_trk_g3_4
 (16 15)  (184 95)  (184 95)  routing T_4_5.sp4_h_r_44 <X> T_4_5.lc_trk_g3_4
 (17 15)  (185 95)  (185 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_44 lc_trk_g3_4
 (29 15)  (197 95)  (197 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (204 95)  (204 95)  LC_7 Logic Functioning bit
 (37 15)  (205 95)  (205 95)  LC_7 Logic Functioning bit
 (39 15)  (207 95)  (207 95)  LC_7 Logic Functioning bit
 (43 15)  (211 95)  (211 95)  LC_7 Logic Functioning bit


LogicTile_5_5

 (28 0)  (250 80)  (250 80)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 80)  (251 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (252 80)  (252 80)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_0/in_1
 (31 0)  (253 80)  (253 80)  routing T_5_5.lc_trk_g0_5 <X> T_5_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (254 80)  (254 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (40 0)  (262 80)  (262 80)  LC_0 Logic Functioning bit
 (42 0)  (264 80)  (264 80)  LC_0 Logic Functioning bit
 (22 1)  (244 81)  (244 81)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (246 81)  (246 81)  routing T_5_5.bot_op_2 <X> T_5_5.lc_trk_g0_2
 (27 1)  (249 81)  (249 81)  routing T_5_5.lc_trk_g1_1 <X> T_5_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 81)  (251 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (0 2)  (222 82)  (222 82)  routing T_5_5.glb_netwk_3 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (2 2)  (224 82)  (224 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (236 82)  (236 82)  routing T_5_5.sp4_h_l_1 <X> T_5_5.lc_trk_g0_4
 (15 2)  (237 82)  (237 82)  routing T_5_5.sp4_h_r_13 <X> T_5_5.lc_trk_g0_5
 (16 2)  (238 82)  (238 82)  routing T_5_5.sp4_h_r_13 <X> T_5_5.lc_trk_g0_5
 (17 2)  (239 82)  (239 82)  Enable bit of Mux _local_links/g0_mux_5 => sp4_h_r_13 lc_trk_g0_5
 (18 2)  (240 82)  (240 82)  routing T_5_5.sp4_h_r_13 <X> T_5_5.lc_trk_g0_5
 (21 2)  (243 82)  (243 82)  routing T_5_5.sp4_v_b_15 <X> T_5_5.lc_trk_g0_7
 (22 2)  (244 82)  (244 82)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (245 82)  (245 82)  routing T_5_5.sp4_v_b_15 <X> T_5_5.lc_trk_g0_7
 (27 2)  (249 82)  (249 82)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 82)  (251 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 82)  (252 82)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (32 2)  (254 82)  (254 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (256 82)  (256 82)  routing T_5_5.lc_trk_g1_1 <X> T_5_5.wire_logic_cluster/lc_1/in_3
 (40 2)  (262 82)  (262 82)  LC_1 Logic Functioning bit
 (42 2)  (264 82)  (264 82)  LC_1 Logic Functioning bit
 (0 3)  (222 83)  (222 83)  routing T_5_5.glb_netwk_3 <X> T_5_5.wire_logic_cluster/lc_7/clk
 (15 3)  (237 83)  (237 83)  routing T_5_5.sp4_h_l_1 <X> T_5_5.lc_trk_g0_4
 (16 3)  (238 83)  (238 83)  routing T_5_5.sp4_h_l_1 <X> T_5_5.lc_trk_g0_4
 (17 3)  (239 83)  (239 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (243 83)  (243 83)  routing T_5_5.sp4_v_b_15 <X> T_5_5.lc_trk_g0_7
 (30 3)  (252 83)  (252 83)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_1/in_1
 (40 3)  (262 83)  (262 83)  LC_1 Logic Functioning bit
 (42 3)  (264 83)  (264 83)  LC_1 Logic Functioning bit
 (14 4)  (236 84)  (236 84)  routing T_5_5.bnr_op_0 <X> T_5_5.lc_trk_g1_0
 (15 4)  (237 84)  (237 84)  routing T_5_5.bot_op_1 <X> T_5_5.lc_trk_g1_1
 (17 4)  (239 84)  (239 84)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (14 5)  (236 85)  (236 85)  routing T_5_5.bnr_op_0 <X> T_5_5.lc_trk_g1_0
 (17 5)  (239 85)  (239 85)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (21 6)  (243 86)  (243 86)  routing T_5_5.sp4_v_b_15 <X> T_5_5.lc_trk_g1_7
 (22 6)  (244 86)  (244 86)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_15 lc_trk_g1_7
 (23 6)  (245 86)  (245 86)  routing T_5_5.sp4_v_b_15 <X> T_5_5.lc_trk_g1_7
 (26 6)  (248 86)  (248 86)  routing T_5_5.lc_trk_g0_5 <X> T_5_5.wire_logic_cluster/lc_3/in_0
 (29 6)  (251 86)  (251 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 86)  (254 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_3
 (34 6)  (256 86)  (256 86)  routing T_5_5.lc_trk_g1_1 <X> T_5_5.wire_logic_cluster/lc_3/in_3
 (35 6)  (257 86)  (257 86)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.input_2_3
 (37 6)  (259 86)  (259 86)  LC_3 Logic Functioning bit
 (39 6)  (261 86)  (261 86)  LC_3 Logic Functioning bit
 (40 6)  (262 86)  (262 86)  LC_3 Logic Functioning bit
 (41 6)  (263 86)  (263 86)  LC_3 Logic Functioning bit
 (42 6)  (264 86)  (264 86)  LC_3 Logic Functioning bit
 (2 7)  (224 87)  (224 87)  Column buffer control bit: LH_colbuf_cntl_3

 (21 7)  (243 87)  (243 87)  routing T_5_5.sp4_v_b_15 <X> T_5_5.lc_trk_g1_7
 (29 7)  (251 87)  (251 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (252 87)  (252 87)  routing T_5_5.lc_trk_g0_2 <X> T_5_5.wire_logic_cluster/lc_3/in_1
 (32 7)  (254 87)  (254 87)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_7 input_2_3
 (35 7)  (257 87)  (257 87)  routing T_5_5.lc_trk_g0_7 <X> T_5_5.input_2_3
 (40 7)  (262 87)  (262 87)  LC_3 Logic Functioning bit
 (14 8)  (236 88)  (236 88)  routing T_5_5.sp4_h_l_21 <X> T_5_5.lc_trk_g2_0
 (26 8)  (248 88)  (248 88)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (31 8)  (253 88)  (253 88)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (32 8)  (254 88)  (254 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 88)  (255 88)  routing T_5_5.lc_trk_g2_5 <X> T_5_5.wire_logic_cluster/lc_4/in_3
 (37 8)  (259 88)  (259 88)  LC_4 Logic Functioning bit
 (39 8)  (261 88)  (261 88)  LC_4 Logic Functioning bit
 (15 9)  (237 89)  (237 89)  routing T_5_5.sp4_h_l_21 <X> T_5_5.lc_trk_g2_0
 (16 9)  (238 89)  (238 89)  routing T_5_5.sp4_h_l_21 <X> T_5_5.lc_trk_g2_0
 (17 9)  (239 89)  (239 89)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_l_21 lc_trk_g2_0
 (26 9)  (248 89)  (248 89)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (27 9)  (249 89)  (249 89)  routing T_5_5.lc_trk_g1_7 <X> T_5_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 89)  (251 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_7 wire_logic_cluster/lc_4/in_0
 (36 9)  (258 89)  (258 89)  LC_4 Logic Functioning bit
 (38 9)  (260 89)  (260 89)  LC_4 Logic Functioning bit
 (17 10)  (239 90)  (239 90)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (248 90)  (248 90)  routing T_5_5.lc_trk_g0_5 <X> T_5_5.wire_logic_cluster/lc_5/in_0
 (28 10)  (250 90)  (250 90)  routing T_5_5.lc_trk_g2_0 <X> T_5_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 90)  (251 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (253 90)  (253 90)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 90)  (254 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 90)  (255 90)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (256 90)  (256 90)  routing T_5_5.lc_trk_g3_5 <X> T_5_5.wire_logic_cluster/lc_5/in_3
 (37 10)  (259 90)  (259 90)  LC_5 Logic Functioning bit
 (39 10)  (261 90)  (261 90)  LC_5 Logic Functioning bit
 (40 10)  (262 90)  (262 90)  LC_5 Logic Functioning bit
 (42 10)  (264 90)  (264 90)  LC_5 Logic Functioning bit
 (43 10)  (265 90)  (265 90)  LC_5 Logic Functioning bit
 (50 10)  (272 90)  (272 90)  Cascade bit: LH_LC05_inmux02_5

 (29 11)  (251 91)  (251 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (37 11)  (259 91)  (259 91)  LC_5 Logic Functioning bit
 (26 12)  (248 92)  (248 92)  routing T_5_5.lc_trk_g0_4 <X> T_5_5.wire_logic_cluster/lc_6/in_0
 (32 12)  (254 92)  (254 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_3
 (34 12)  (256 92)  (256 92)  routing T_5_5.lc_trk_g1_0 <X> T_5_5.wire_logic_cluster/lc_6/in_3
 (41 12)  (263 92)  (263 92)  LC_6 Logic Functioning bit
 (43 12)  (265 92)  (265 92)  LC_6 Logic Functioning bit
 (45 12)  (267 92)  (267 92)  LC_6 Logic Functioning bit
 (2 13)  (224 93)  (224 93)  Column buffer control bit: LH_colbuf_cntl_6

 (6 13)  (228 93)  (228 93)  routing T_5_5.sp4_h_l_44 <X> T_5_5.sp4_h_r_9
 (29 13)  (251 93)  (251 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (40 13)  (262 93)  (262 93)  LC_6 Logic Functioning bit
 (42 13)  (264 93)  (264 93)  LC_6 Logic Functioning bit
 (15 14)  (237 94)  (237 94)  routing T_5_5.sp4_h_r_45 <X> T_5_5.lc_trk_g3_5
 (16 14)  (238 94)  (238 94)  routing T_5_5.sp4_h_r_45 <X> T_5_5.lc_trk_g3_5
 (17 14)  (239 94)  (239 94)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_r_45 lc_trk_g3_5
 (18 14)  (240 94)  (240 94)  routing T_5_5.sp4_h_r_45 <X> T_5_5.lc_trk_g3_5
 (5 15)  (227 95)  (227 95)  routing T_5_5.sp4_h_l_44 <X> T_5_5.sp4_v_t_44
 (18 15)  (240 95)  (240 95)  routing T_5_5.sp4_h_r_45 <X> T_5_5.lc_trk_g3_5


LogicTile_6_5

 (12 0)  (288 80)  (288 80)  routing T_6_5.sp4_v_b_2 <X> T_6_5.sp4_h_r_2
 (27 0)  (303 80)  (303 80)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (28 0)  (304 80)  (304 80)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 80)  (305 80)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (308 80)  (308 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 80)  (309 80)  routing T_6_5.lc_trk_g2_1 <X> T_6_5.wire_logic_cluster/lc_0/in_3
 (35 0)  (311 80)  (311 80)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.input_2_0
 (11 1)  (287 81)  (287 81)  routing T_6_5.sp4_v_b_2 <X> T_6_5.sp4_h_r_2
 (14 1)  (290 81)  (290 81)  routing T_6_5.sp4_r_v_b_35 <X> T_6_5.lc_trk_g0_0
 (17 1)  (293 81)  (293 81)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (29 1)  (305 81)  (305 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (308 81)  (308 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (310 81)  (310 81)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.input_2_0
 (40 1)  (316 81)  (316 81)  LC_0 Logic Functioning bit
 (6 2)  (282 82)  (282 82)  routing T_6_5.sp4_v_b_9 <X> T_6_5.sp4_v_t_37
 (14 2)  (290 82)  (290 82)  routing T_6_5.sp4_h_l_9 <X> T_6_5.lc_trk_g0_4
 (25 2)  (301 82)  (301 82)  routing T_6_5.lft_op_6 <X> T_6_5.lc_trk_g0_6
 (28 2)  (304 82)  (304 82)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (305 82)  (305 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (307 82)  (307 82)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (308 82)  (308 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (310 82)  (310 82)  routing T_6_5.lc_trk_g1_5 <X> T_6_5.wire_logic_cluster/lc_1/in_3
 (37 2)  (313 82)  (313 82)  LC_1 Logic Functioning bit
 (42 2)  (318 82)  (318 82)  LC_1 Logic Functioning bit
 (50 2)  (326 82)  (326 82)  Cascade bit: LH_LC01_inmux02_5

 (52 2)  (328 82)  (328 82)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (5 3)  (281 83)  (281 83)  routing T_6_5.sp4_v_b_9 <X> T_6_5.sp4_v_t_37
 (13 3)  (289 83)  (289 83)  routing T_6_5.sp4_v_b_9 <X> T_6_5.sp4_h_l_39
 (14 3)  (290 83)  (290 83)  routing T_6_5.sp4_h_l_9 <X> T_6_5.lc_trk_g0_4
 (15 3)  (291 83)  (291 83)  routing T_6_5.sp4_h_l_9 <X> T_6_5.lc_trk_g0_4
 (16 3)  (292 83)  (292 83)  routing T_6_5.sp4_h_l_9 <X> T_6_5.lc_trk_g0_4
 (17 3)  (293 83)  (293 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (22 3)  (298 83)  (298 83)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (300 83)  (300 83)  routing T_6_5.lft_op_6 <X> T_6_5.lc_trk_g0_6
 (28 3)  (304 83)  (304 83)  routing T_6_5.lc_trk_g2_1 <X> T_6_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (305 83)  (305 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (306 83)  (306 83)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_1/in_1
 (36 3)  (312 83)  (312 83)  LC_1 Logic Functioning bit
 (37 3)  (313 83)  (313 83)  LC_1 Logic Functioning bit
 (38 3)  (314 83)  (314 83)  LC_1 Logic Functioning bit
 (42 3)  (318 83)  (318 83)  LC_1 Logic Functioning bit
 (47 3)  (323 83)  (323 83)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (5 4)  (281 84)  (281 84)  routing T_6_5.sp4_h_l_37 <X> T_6_5.sp4_h_r_3
 (27 4)  (303 84)  (303 84)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (28 4)  (304 84)  (304 84)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (305 84)  (305 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (308 84)  (308 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 84)  (309 84)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (34 4)  (310 84)  (310 84)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (36 4)  (312 84)  (312 84)  LC_2 Logic Functioning bit
 (38 4)  (314 84)  (314 84)  LC_2 Logic Functioning bit
 (51 4)  (327 84)  (327 84)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (4 5)  (280 85)  (280 85)  routing T_6_5.sp4_h_l_37 <X> T_6_5.sp4_h_r_3
 (22 5)  (298 85)  (298 85)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (300 85)  (300 85)  routing T_6_5.bot_op_2 <X> T_6_5.lc_trk_g1_2
 (26 5)  (302 85)  (302 85)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 85)  (304 85)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 85)  (305 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (307 85)  (307 85)  routing T_6_5.lc_trk_g3_2 <X> T_6_5.wire_logic_cluster/lc_2/in_3
 (48 5)  (324 85)  (324 85)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (51 5)  (327 85)  (327 85)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (329 85)  (329 85)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (4 6)  (280 86)  (280 86)  routing T_6_5.sp4_h_r_3 <X> T_6_5.sp4_v_t_38
 (16 6)  (292 86)  (292 86)  routing T_6_5.sp4_v_b_13 <X> T_6_5.lc_trk_g1_5
 (17 6)  (293 86)  (293 86)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (294 86)  (294 86)  routing T_6_5.sp4_v_b_13 <X> T_6_5.lc_trk_g1_5
 (2 7)  (278 87)  (278 87)  Column buffer control bit: LH_colbuf_cntl_3

 (5 7)  (281 87)  (281 87)  routing T_6_5.sp4_h_r_3 <X> T_6_5.sp4_v_t_38
 (18 7)  (294 87)  (294 87)  routing T_6_5.sp4_v_b_13 <X> T_6_5.lc_trk_g1_5
 (17 8)  (293 88)  (293 88)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (294 88)  (294 88)  routing T_6_5.bnl_op_1 <X> T_6_5.lc_trk_g2_1
 (22 8)  (298 88)  (298 88)  Enable bit of Mux _local_links/g2_mux_3 => sp4_r_v_b_35 lc_trk_g2_3
 (26 8)  (302 88)  (302 88)  routing T_6_5.lc_trk_g0_6 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (32 8)  (308 88)  (308 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 88)  (310 88)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (35 8)  (311 88)  (311 88)  routing T_6_5.lc_trk_g0_4 <X> T_6_5.input_2_4
 (38 8)  (314 88)  (314 88)  LC_4 Logic Functioning bit
 (18 9)  (294 89)  (294 89)  routing T_6_5.bnl_op_1 <X> T_6_5.lc_trk_g2_1
 (21 9)  (297 89)  (297 89)  routing T_6_5.sp4_r_v_b_35 <X> T_6_5.lc_trk_g2_3
 (22 9)  (298 89)  (298 89)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (301 89)  (301 89)  routing T_6_5.sp4_r_v_b_34 <X> T_6_5.lc_trk_g2_2
 (26 9)  (302 89)  (302 89)  routing T_6_5.lc_trk_g0_6 <X> T_6_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 89)  (305 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (307 89)  (307 89)  routing T_6_5.lc_trk_g1_2 <X> T_6_5.wire_logic_cluster/lc_4/in_3
 (32 9)  (308 89)  (308 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (39 9)  (315 89)  (315 89)  LC_4 Logic Functioning bit
 (12 10)  (288 90)  (288 90)  routing T_6_5.sp4_v_t_39 <X> T_6_5.sp4_h_l_45
 (28 10)  (304 90)  (304 90)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (305 90)  (305 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (32 10)  (308 90)  (308 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (309 90)  (309 90)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (310 90)  (310 90)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (37 10)  (313 90)  (313 90)  LC_5 Logic Functioning bit
 (50 10)  (326 90)  (326 90)  Cascade bit: LH_LC05_inmux02_5

 (51 10)  (327 90)  (327 90)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (11 11)  (287 91)  (287 91)  routing T_6_5.sp4_v_t_39 <X> T_6_5.sp4_h_l_45
 (13 11)  (289 91)  (289 91)  routing T_6_5.sp4_v_t_39 <X> T_6_5.sp4_h_l_45
 (30 11)  (306 91)  (306 91)  routing T_6_5.lc_trk_g2_2 <X> T_6_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (307 91)  (307 91)  routing T_6_5.lc_trk_g3_3 <X> T_6_5.wire_logic_cluster/lc_5/in_3
 (37 11)  (313 91)  (313 91)  LC_5 Logic Functioning bit
 (21 12)  (297 92)  (297 92)  routing T_6_5.sp4_v_t_14 <X> T_6_5.lc_trk_g3_3
 (22 12)  (298 92)  (298 92)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (299 92)  (299 92)  routing T_6_5.sp4_v_t_14 <X> T_6_5.lc_trk_g3_3
 (25 12)  (301 92)  (301 92)  routing T_6_5.bnl_op_2 <X> T_6_5.lc_trk_g3_2
 (2 13)  (278 93)  (278 93)  Column buffer control bit: LH_colbuf_cntl_6

 (14 13)  (290 93)  (290 93)  routing T_6_5.sp4_h_r_24 <X> T_6_5.lc_trk_g3_0
 (15 13)  (291 93)  (291 93)  routing T_6_5.sp4_h_r_24 <X> T_6_5.lc_trk_g3_0
 (16 13)  (292 93)  (292 93)  routing T_6_5.sp4_h_r_24 <X> T_6_5.lc_trk_g3_0
 (17 13)  (293 93)  (293 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_h_r_24 lc_trk_g3_0
 (22 13)  (298 93)  (298 93)  Enable bit of Mux _local_links/g3_mux_2 => bnl_op_2 lc_trk_g3_2
 (25 13)  (301 93)  (301 93)  routing T_6_5.bnl_op_2 <X> T_6_5.lc_trk_g3_2
 (29 14)  (305 94)  (305 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (306 94)  (306 94)  routing T_6_5.lc_trk_g0_4 <X> T_6_5.wire_logic_cluster/lc_7/in_1
 (31 14)  (307 94)  (307 94)  routing T_6_5.lc_trk_g0_6 <X> T_6_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 94)  (308 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_6 wire_logic_cluster/lc_7/in_3
 (38 14)  (314 94)  (314 94)  LC_7 Logic Functioning bit
 (39 14)  (315 94)  (315 94)  LC_7 Logic Functioning bit
 (41 14)  (317 94)  (317 94)  LC_7 Logic Functioning bit
 (27 15)  (303 95)  (303 95)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (304 95)  (304 95)  routing T_6_5.lc_trk_g3_0 <X> T_6_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 95)  (305 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (307 95)  (307 95)  routing T_6_5.lc_trk_g0_6 <X> T_6_5.wire_logic_cluster/lc_7/in_3
 (32 15)  (308 95)  (308 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (309 95)  (309 95)  routing T_6_5.lc_trk_g2_3 <X> T_6_5.input_2_7
 (35 15)  (311 95)  (311 95)  routing T_6_5.lc_trk_g2_3 <X> T_6_5.input_2_7
 (39 15)  (315 95)  (315 95)  LC_7 Logic Functioning bit
 (40 15)  (316 95)  (316 95)  LC_7 Logic Functioning bit


LogicTile_7_5

 (26 0)  (360 80)  (360 80)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_0/in_0
 (31 0)  (365 80)  (365 80)  routing T_7_5.lc_trk_g3_4 <X> T_7_5.wire_logic_cluster/lc_0/in_3
 (32 0)  (366 80)  (366 80)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (367 80)  (367 80)  routing T_7_5.lc_trk_g3_4 <X> T_7_5.wire_logic_cluster/lc_0/in_3
 (34 0)  (368 80)  (368 80)  routing T_7_5.lc_trk_g3_4 <X> T_7_5.wire_logic_cluster/lc_0/in_3
 (36 0)  (370 80)  (370 80)  LC_0 Logic Functioning bit
 (45 0)  (379 80)  (379 80)  LC_0 Logic Functioning bit
 (22 1)  (356 81)  (356 81)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (358 81)  (358 81)  routing T_7_5.bot_op_2 <X> T_7_5.lc_trk_g0_2
 (26 1)  (360 81)  (360 81)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_0/in_0
 (27 1)  (361 81)  (361 81)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_0/in_0
 (28 1)  (362 81)  (362 81)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_0/in_0
 (29 1)  (363 81)  (363 81)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (366 81)  (366 81)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (368 81)  (368 81)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.input_2_0
 (35 1)  (369 81)  (369 81)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.input_2_0
 (37 1)  (371 81)  (371 81)  LC_0 Logic Functioning bit
 (0 2)  (334 82)  (334 82)  routing T_7_5.glb_netwk_3 <X> T_7_5.wire_logic_cluster/lc_7/clk
 (2 2)  (336 82)  (336 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (26 2)  (360 82)  (360 82)  routing T_7_5.lc_trk_g3_4 <X> T_7_5.wire_logic_cluster/lc_1/in_0
 (32 2)  (366 82)  (366 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (367 82)  (367 82)  routing T_7_5.lc_trk_g2_0 <X> T_7_5.wire_logic_cluster/lc_1/in_3
 (36 2)  (370 82)  (370 82)  LC_1 Logic Functioning bit
 (38 2)  (372 82)  (372 82)  LC_1 Logic Functioning bit
 (45 2)  (379 82)  (379 82)  LC_1 Logic Functioning bit
 (0 3)  (334 83)  (334 83)  routing T_7_5.glb_netwk_3 <X> T_7_5.wire_logic_cluster/lc_7/clk
 (27 3)  (361 83)  (361 83)  routing T_7_5.lc_trk_g3_4 <X> T_7_5.wire_logic_cluster/lc_1/in_0
 (28 3)  (362 83)  (362 83)  routing T_7_5.lc_trk_g3_4 <X> T_7_5.wire_logic_cluster/lc_1/in_0
 (29 3)  (363 83)  (363 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (37 3)  (371 83)  (371 83)  LC_1 Logic Functioning bit
 (39 3)  (373 83)  (373 83)  LC_1 Logic Functioning bit
 (21 4)  (355 84)  (355 84)  routing T_7_5.wire_logic_cluster/lc_3/out <X> T_7_5.lc_trk_g1_3
 (22 4)  (356 84)  (356 84)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (360 84)  (360 84)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_2/in_0
 (28 4)  (362 84)  (362 84)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_2/in_1
 (29 4)  (363 84)  (363 84)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (364 84)  (364 84)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_2/in_1
 (31 4)  (365 84)  (365 84)  routing T_7_5.lc_trk_g1_4 <X> T_7_5.wire_logic_cluster/lc_2/in_3
 (32 4)  (366 84)  (366 84)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (368 84)  (368 84)  routing T_7_5.lc_trk_g1_4 <X> T_7_5.wire_logic_cluster/lc_2/in_3
 (35 4)  (369 84)  (369 84)  routing T_7_5.lc_trk_g2_4 <X> T_7_5.input_2_2
 (37 4)  (371 84)  (371 84)  LC_2 Logic Functioning bit
 (38 4)  (372 84)  (372 84)  LC_2 Logic Functioning bit
 (39 4)  (373 84)  (373 84)  LC_2 Logic Functioning bit
 (40 4)  (374 84)  (374 84)  LC_2 Logic Functioning bit
 (41 4)  (375 84)  (375 84)  LC_2 Logic Functioning bit
 (22 5)  (356 85)  (356 85)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (358 85)  (358 85)  routing T_7_5.top_op_2 <X> T_7_5.lc_trk_g1_2
 (25 5)  (359 85)  (359 85)  routing T_7_5.top_op_2 <X> T_7_5.lc_trk_g1_2
 (26 5)  (360 85)  (360 85)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_2/in_0
 (27 5)  (361 85)  (361 85)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 85)  (362 85)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 85)  (363 85)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (364 85)  (364 85)  routing T_7_5.lc_trk_g2_7 <X> T_7_5.wire_logic_cluster/lc_2/in_1
 (32 5)  (366 85)  (366 85)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_4 input_2_2
 (33 5)  (367 85)  (367 85)  routing T_7_5.lc_trk_g2_4 <X> T_7_5.input_2_2
 (38 5)  (372 85)  (372 85)  LC_2 Logic Functioning bit
 (39 5)  (373 85)  (373 85)  LC_2 Logic Functioning bit
 (40 5)  (374 85)  (374 85)  LC_2 Logic Functioning bit
 (41 5)  (375 85)  (375 85)  LC_2 Logic Functioning bit
 (3 6)  (337 86)  (337 86)  routing T_7_5.sp12_v_b_0 <X> T_7_5.sp12_v_t_23
 (29 6)  (363 86)  (363 86)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (366 86)  (366 86)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (367 86)  (367 86)  routing T_7_5.lc_trk_g3_3 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (34 6)  (368 86)  (368 86)  routing T_7_5.lc_trk_g3_3 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (36 6)  (370 86)  (370 86)  LC_3 Logic Functioning bit
 (37 6)  (371 86)  (371 86)  LC_3 Logic Functioning bit
 (38 6)  (372 86)  (372 86)  LC_3 Logic Functioning bit
 (41 6)  (375 86)  (375 86)  LC_3 Logic Functioning bit
 (42 6)  (376 86)  (376 86)  LC_3 Logic Functioning bit
 (43 6)  (377 86)  (377 86)  LC_3 Logic Functioning bit
 (45 6)  (379 86)  (379 86)  LC_3 Logic Functioning bit
 (50 6)  (384 86)  (384 86)  Cascade bit: LH_LC03_inmux02_5

 (2 7)  (336 87)  (336 87)  Column buffer control bit: LH_colbuf_cntl_3

 (15 7)  (349 87)  (349 87)  routing T_7_5.bot_op_4 <X> T_7_5.lc_trk_g1_4
 (17 7)  (351 87)  (351 87)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (28 7)  (362 87)  (362 87)  routing T_7_5.lc_trk_g2_1 <X> T_7_5.wire_logic_cluster/lc_3/in_0
 (29 7)  (363 87)  (363 87)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (364 87)  (364 87)  routing T_7_5.lc_trk_g0_2 <X> T_7_5.wire_logic_cluster/lc_3/in_1
 (31 7)  (365 87)  (365 87)  routing T_7_5.lc_trk_g3_3 <X> T_7_5.wire_logic_cluster/lc_3/in_3
 (36 7)  (370 87)  (370 87)  LC_3 Logic Functioning bit
 (38 7)  (372 87)  (372 87)  LC_3 Logic Functioning bit
 (40 7)  (374 87)  (374 87)  LC_3 Logic Functioning bit
 (41 7)  (375 87)  (375 87)  LC_3 Logic Functioning bit
 (42 7)  (376 87)  (376 87)  LC_3 Logic Functioning bit
 (43 7)  (377 87)  (377 87)  LC_3 Logic Functioning bit
 (14 8)  (348 88)  (348 88)  routing T_7_5.wire_logic_cluster/lc_0/out <X> T_7_5.lc_trk_g2_0
 (17 8)  (351 88)  (351 88)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (352 88)  (352 88)  routing T_7_5.wire_logic_cluster/lc_1/out <X> T_7_5.lc_trk_g2_1
 (26 8)  (360 88)  (360 88)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_4/in_0
 (36 8)  (370 88)  (370 88)  LC_4 Logic Functioning bit
 (43 8)  (377 88)  (377 88)  LC_4 Logic Functioning bit
 (17 9)  (351 89)  (351 89)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (26 9)  (360 89)  (360 89)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_4/in_0
 (27 9)  (361 89)  (361 89)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_4/in_0
 (28 9)  (362 89)  (362 89)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_4/in_0
 (29 9)  (363 89)  (363 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (32 9)  (366 89)  (366 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g1_3 input_2_4
 (34 9)  (368 89)  (368 89)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.input_2_4
 (35 9)  (369 89)  (369 89)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.input_2_4
 (37 9)  (371 89)  (371 89)  LC_4 Logic Functioning bit
 (42 9)  (376 89)  (376 89)  LC_4 Logic Functioning bit
 (12 10)  (346 90)  (346 90)  routing T_7_5.sp4_v_t_39 <X> T_7_5.sp4_h_l_45
 (14 10)  (348 90)  (348 90)  routing T_7_5.sp4_h_r_36 <X> T_7_5.lc_trk_g2_4
 (21 10)  (355 90)  (355 90)  routing T_7_5.wire_logic_cluster/lc_7/out <X> T_7_5.lc_trk_g2_7
 (22 10)  (356 90)  (356 90)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (360 90)  (360 90)  routing T_7_5.lc_trk_g3_4 <X> T_7_5.wire_logic_cluster/lc_5/in_0
 (27 10)  (361 90)  (361 90)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.wire_logic_cluster/lc_5/in_1
 (29 10)  (363 90)  (363 90)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (365 90)  (365 90)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 90)  (366 90)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 90)  (367 90)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (34 10)  (368 90)  (368 90)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (36 10)  (370 90)  (370 90)  LC_5 Logic Functioning bit
 (38 10)  (372 90)  (372 90)  LC_5 Logic Functioning bit
 (11 11)  (345 91)  (345 91)  routing T_7_5.sp4_v_t_39 <X> T_7_5.sp4_h_l_45
 (13 11)  (347 91)  (347 91)  routing T_7_5.sp4_v_t_39 <X> T_7_5.sp4_h_l_45
 (15 11)  (349 91)  (349 91)  routing T_7_5.sp4_h_r_36 <X> T_7_5.lc_trk_g2_4
 (16 11)  (350 91)  (350 91)  routing T_7_5.sp4_h_r_36 <X> T_7_5.lc_trk_g2_4
 (17 11)  (351 91)  (351 91)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (27 11)  (361 91)  (361 91)  routing T_7_5.lc_trk_g3_4 <X> T_7_5.wire_logic_cluster/lc_5/in_0
 (28 11)  (362 91)  (362 91)  routing T_7_5.lc_trk_g3_4 <X> T_7_5.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 91)  (363 91)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (364 91)  (364 91)  routing T_7_5.lc_trk_g1_3 <X> T_7_5.wire_logic_cluster/lc_5/in_1
 (31 11)  (365 91)  (365 91)  routing T_7_5.lc_trk_g3_7 <X> T_7_5.wire_logic_cluster/lc_5/in_3
 (22 12)  (356 92)  (356 92)  Enable bit of Mux _local_links/g3_mux_3 => tnr_op_3 lc_trk_g3_3
 (24 12)  (358 92)  (358 92)  routing T_7_5.tnr_op_3 <X> T_7_5.lc_trk_g3_3
 (28 12)  (362 92)  (362 92)  routing T_7_5.lc_trk_g2_1 <X> T_7_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (363 92)  (363 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (366 92)  (366 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (368 92)  (368 92)  routing T_7_5.lc_trk_g1_2 <X> T_7_5.wire_logic_cluster/lc_6/in_3
 (36 12)  (370 92)  (370 92)  LC_6 Logic Functioning bit
 (37 12)  (371 92)  (371 92)  LC_6 Logic Functioning bit
 (38 12)  (372 92)  (372 92)  LC_6 Logic Functioning bit
 (41 12)  (375 92)  (375 92)  LC_6 Logic Functioning bit
 (42 12)  (376 92)  (376 92)  LC_6 Logic Functioning bit
 (43 12)  (377 92)  (377 92)  LC_6 Logic Functioning bit
 (50 12)  (384 92)  (384 92)  Cascade bit: LH_LC06_inmux02_5

 (2 13)  (336 93)  (336 93)  Column buffer control bit: LH_colbuf_cntl_6

 (26 13)  (360 93)  (360 93)  routing T_7_5.lc_trk_g0_2 <X> T_7_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (363 93)  (363 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (365 93)  (365 93)  routing T_7_5.lc_trk_g1_2 <X> T_7_5.wire_logic_cluster/lc_6/in_3
 (36 13)  (370 93)  (370 93)  LC_6 Logic Functioning bit
 (37 13)  (371 93)  (371 93)  LC_6 Logic Functioning bit
 (39 13)  (373 93)  (373 93)  LC_6 Logic Functioning bit
 (40 13)  (374 93)  (374 93)  LC_6 Logic Functioning bit
 (41 13)  (375 93)  (375 93)  LC_6 Logic Functioning bit
 (42 13)  (376 93)  (376 93)  LC_6 Logic Functioning bit
 (43 13)  (377 93)  (377 93)  LC_6 Logic Functioning bit
 (14 14)  (348 94)  (348 94)  routing T_7_5.sp4_h_r_36 <X> T_7_5.lc_trk_g3_4
 (21 14)  (355 94)  (355 94)  routing T_7_5.sp4_v_t_26 <X> T_7_5.lc_trk_g3_7
 (22 14)  (356 94)  (356 94)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (357 94)  (357 94)  routing T_7_5.sp4_v_t_26 <X> T_7_5.lc_trk_g3_7
 (31 14)  (365 94)  (365 94)  routing T_7_5.lc_trk_g2_4 <X> T_7_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (366 94)  (366 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (367 94)  (367 94)  routing T_7_5.lc_trk_g2_4 <X> T_7_5.wire_logic_cluster/lc_7/in_3
 (36 14)  (370 94)  (370 94)  LC_7 Logic Functioning bit
 (45 14)  (379 94)  (379 94)  LC_7 Logic Functioning bit
 (15 15)  (349 95)  (349 95)  routing T_7_5.sp4_h_r_36 <X> T_7_5.lc_trk_g3_4
 (16 15)  (350 95)  (350 95)  routing T_7_5.sp4_h_r_36 <X> T_7_5.lc_trk_g3_4
 (17 15)  (351 95)  (351 95)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_r_36 lc_trk_g3_4
 (21 15)  (355 95)  (355 95)  routing T_7_5.sp4_v_t_26 <X> T_7_5.lc_trk_g3_7
 (26 15)  (360 95)  (360 95)  routing T_7_5.lc_trk_g1_2 <X> T_7_5.wire_logic_cluster/lc_7/in_0
 (27 15)  (361 95)  (361 95)  routing T_7_5.lc_trk_g1_2 <X> T_7_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (363 95)  (363 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (32 15)  (366 95)  (366 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_1 input_2_7
 (33 15)  (367 95)  (367 95)  routing T_7_5.lc_trk_g2_1 <X> T_7_5.input_2_7
 (37 15)  (371 95)  (371 95)  LC_7 Logic Functioning bit


LogicTile_8_5

 (17 0)  (405 80)  (405 80)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (406 80)  (406 80)  routing T_8_5.wire_logic_cluster/lc_1/out <X> T_8_5.lc_trk_g0_1
 (9 1)  (397 81)  (397 81)  routing T_8_5.sp4_v_t_36 <X> T_8_5.sp4_v_b_1
 (0 2)  (388 82)  (388 82)  routing T_8_5.glb_netwk_3 <X> T_8_5.wire_logic_cluster/lc_7/clk
 (2 2)  (390 82)  (390 82)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (8 2)  (396 82)  (396 82)  routing T_8_5.sp4_h_r_5 <X> T_8_5.sp4_h_l_36
 (10 2)  (398 82)  (398 82)  routing T_8_5.sp4_h_r_5 <X> T_8_5.sp4_h_l_36
 (25 2)  (413 82)  (413 82)  routing T_8_5.lft_op_6 <X> T_8_5.lc_trk_g0_6
 (27 2)  (415 82)  (415 82)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_logic_cluster/lc_1/in_1
 (29 2)  (417 82)  (417 82)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (418 82)  (418 82)  routing T_8_5.lc_trk_g1_5 <X> T_8_5.wire_logic_cluster/lc_1/in_1
 (31 2)  (419 82)  (419 82)  routing T_8_5.lc_trk_g0_6 <X> T_8_5.wire_logic_cluster/lc_1/in_3
 (32 2)  (420 82)  (420 82)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_3
 (37 2)  (425 82)  (425 82)  LC_1 Logic Functioning bit
 (39 2)  (427 82)  (427 82)  LC_1 Logic Functioning bit
 (41 2)  (429 82)  (429 82)  LC_1 Logic Functioning bit
 (43 2)  (431 82)  (431 82)  LC_1 Logic Functioning bit
 (45 2)  (433 82)  (433 82)  LC_1 Logic Functioning bit
 (46 2)  (434 82)  (434 82)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (388 83)  (388 83)  routing T_8_5.glb_netwk_3 <X> T_8_5.wire_logic_cluster/lc_7/clk
 (22 3)  (410 83)  (410 83)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (412 83)  (412 83)  routing T_8_5.lft_op_6 <X> T_8_5.lc_trk_g0_6
 (29 3)  (417 83)  (417 83)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (31 3)  (419 83)  (419 83)  routing T_8_5.lc_trk_g0_6 <X> T_8_5.wire_logic_cluster/lc_1/in_3
 (37 3)  (425 83)  (425 83)  LC_1 Logic Functioning bit
 (39 3)  (427 83)  (427 83)  LC_1 Logic Functioning bit
 (40 3)  (428 83)  (428 83)  LC_1 Logic Functioning bit
 (42 3)  (430 83)  (430 83)  LC_1 Logic Functioning bit
 (44 3)  (432 83)  (432 83)  LC_1 Logic Functioning bit
 (14 6)  (402 86)  (402 86)  routing T_8_5.lft_op_4 <X> T_8_5.lc_trk_g1_4
 (15 6)  (403 86)  (403 86)  routing T_8_5.lft_op_5 <X> T_8_5.lc_trk_g1_5
 (17 6)  (405 86)  (405 86)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (406 86)  (406 86)  routing T_8_5.lft_op_5 <X> T_8_5.lc_trk_g1_5
 (2 7)  (390 87)  (390 87)  Column buffer control bit: LH_colbuf_cntl_3

 (15 7)  (403 87)  (403 87)  routing T_8_5.lft_op_4 <X> T_8_5.lc_trk_g1_4
 (17 7)  (405 87)  (405 87)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (4 9)  (392 89)  (392 89)  routing T_8_5.sp4_v_t_36 <X> T_8_5.sp4_h_r_6
 (14 10)  (402 90)  (402 90)  routing T_8_5.bnl_op_4 <X> T_8_5.lc_trk_g2_4
 (17 10)  (405 90)  (405 90)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (406 90)  (406 90)  routing T_8_5.bnl_op_5 <X> T_8_5.lc_trk_g2_5
 (25 10)  (413 90)  (413 90)  routing T_8_5.wire_logic_cluster/lc_6/out <X> T_8_5.lc_trk_g2_6
 (14 11)  (402 91)  (402 91)  routing T_8_5.bnl_op_4 <X> T_8_5.lc_trk_g2_4
 (17 11)  (405 91)  (405 91)  Enable bit of Mux _local_links/g2_mux_4 => bnl_op_4 lc_trk_g2_4
 (18 11)  (406 91)  (406 91)  routing T_8_5.bnl_op_5 <X> T_8_5.lc_trk_g2_5
 (22 11)  (410 91)  (410 91)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 12)  (414 92)  (414 92)  routing T_8_5.lc_trk_g2_4 <X> T_8_5.wire_logic_cluster/lc_6/in_0
 (28 12)  (416 92)  (416 92)  routing T_8_5.lc_trk_g2_5 <X> T_8_5.wire_logic_cluster/lc_6/in_1
 (29 12)  (417 92)  (417 92)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (418 92)  (418 92)  routing T_8_5.lc_trk_g2_5 <X> T_8_5.wire_logic_cluster/lc_6/in_1
 (31 12)  (419 92)  (419 92)  routing T_8_5.lc_trk_g1_4 <X> T_8_5.wire_logic_cluster/lc_6/in_3
 (32 12)  (420 92)  (420 92)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_3
 (34 12)  (422 92)  (422 92)  routing T_8_5.lc_trk_g1_4 <X> T_8_5.wire_logic_cluster/lc_6/in_3
 (35 12)  (423 92)  (423 92)  routing T_8_5.lc_trk_g2_6 <X> T_8_5.input_2_6
 (37 12)  (425 92)  (425 92)  LC_6 Logic Functioning bit
 (39 12)  (427 92)  (427 92)  LC_6 Logic Functioning bit
 (40 12)  (428 92)  (428 92)  LC_6 Logic Functioning bit
 (42 12)  (430 92)  (430 92)  LC_6 Logic Functioning bit
 (43 12)  (431 92)  (431 92)  LC_6 Logic Functioning bit
 (45 12)  (433 92)  (433 92)  LC_6 Logic Functioning bit
 (2 13)  (390 93)  (390 93)  Column buffer control bit: LH_colbuf_cntl_6

 (10 13)  (398 93)  (398 93)  routing T_8_5.sp4_h_r_5 <X> T_8_5.sp4_v_b_10
 (28 13)  (416 93)  (416 93)  routing T_8_5.lc_trk_g2_4 <X> T_8_5.wire_logic_cluster/lc_6/in_0
 (29 13)  (417 93)  (417 93)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (32 13)  (420 93)  (420 93)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (421 93)  (421 93)  routing T_8_5.lc_trk_g2_6 <X> T_8_5.input_2_6
 (35 13)  (423 93)  (423 93)  routing T_8_5.lc_trk_g2_6 <X> T_8_5.input_2_6
 (37 13)  (425 93)  (425 93)  LC_6 Logic Functioning bit
 (39 13)  (427 93)  (427 93)  LC_6 Logic Functioning bit
 (42 13)  (430 93)  (430 93)  LC_6 Logic Functioning bit
 (44 13)  (432 93)  (432 93)  LC_6 Logic Functioning bit
 (52 13)  (440 93)  (440 93)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (0 14)  (388 94)  (388 94)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_logic_cluster/lc_7/s_r
 (1 14)  (389 94)  (389 94)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (0 15)  (388 95)  (388 95)  routing T_8_5.glb_netwk_6 <X> T_8_5.wire_logic_cluster/lc_7/s_r
 (8 15)  (396 95)  (396 95)  routing T_8_5.sp4_h_l_47 <X> T_8_5.sp4_v_t_47


LogicTile_9_5

 (14 3)  (456 83)  (456 83)  routing T_9_5.sp4_r_v_b_28 <X> T_9_5.lc_trk_g0_4
 (17 3)  (459 83)  (459 83)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (14 4)  (456 84)  (456 84)  routing T_9_5.sp4_h_l_5 <X> T_9_5.lc_trk_g1_0
 (21 4)  (463 84)  (463 84)  routing T_9_5.sp4_h_r_19 <X> T_9_5.lc_trk_g1_3
 (22 4)  (464 84)  (464 84)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (465 84)  (465 84)  routing T_9_5.sp4_h_r_19 <X> T_9_5.lc_trk_g1_3
 (24 4)  (466 84)  (466 84)  routing T_9_5.sp4_h_r_19 <X> T_9_5.lc_trk_g1_3
 (14 5)  (456 85)  (456 85)  routing T_9_5.sp4_h_l_5 <X> T_9_5.lc_trk_g1_0
 (15 5)  (457 85)  (457 85)  routing T_9_5.sp4_h_l_5 <X> T_9_5.lc_trk_g1_0
 (16 5)  (458 85)  (458 85)  routing T_9_5.sp4_h_l_5 <X> T_9_5.lc_trk_g1_0
 (17 5)  (459 85)  (459 85)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_l_5 lc_trk_g1_0
 (21 5)  (463 85)  (463 85)  routing T_9_5.sp4_h_r_19 <X> T_9_5.lc_trk_g1_3
 (13 8)  (455 88)  (455 88)  routing T_9_5.sp4_v_t_45 <X> T_9_5.sp4_v_b_8
 (26 8)  (468 88)  (468 88)  routing T_9_5.lc_trk_g0_4 <X> T_9_5.wire_logic_cluster/lc_4/in_0
 (27 8)  (469 88)  (469 88)  routing T_9_5.lc_trk_g1_0 <X> T_9_5.wire_logic_cluster/lc_4/in_1
 (29 8)  (471 88)  (471 88)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (474 88)  (474 88)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (475 88)  (475 88)  routing T_9_5.lc_trk_g3_0 <X> T_9_5.wire_logic_cluster/lc_4/in_3
 (34 8)  (476 88)  (476 88)  routing T_9_5.lc_trk_g3_0 <X> T_9_5.wire_logic_cluster/lc_4/in_3
 (35 8)  (477 88)  (477 88)  routing T_9_5.lc_trk_g3_7 <X> T_9_5.input_2_4
 (36 8)  (478 88)  (478 88)  LC_4 Logic Functioning bit
 (29 9)  (471 89)  (471 89)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (474 89)  (474 89)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (475 89)  (475 89)  routing T_9_5.lc_trk_g3_7 <X> T_9_5.input_2_4
 (34 9)  (476 89)  (476 89)  routing T_9_5.lc_trk_g3_7 <X> T_9_5.input_2_4
 (35 9)  (477 89)  (477 89)  routing T_9_5.lc_trk_g3_7 <X> T_9_5.input_2_4
 (43 9)  (485 89)  (485 89)  LC_4 Logic Functioning bit
 (14 13)  (456 93)  (456 93)  routing T_9_5.sp4_r_v_b_40 <X> T_9_5.lc_trk_g3_0
 (17 13)  (459 93)  (459 93)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (14 14)  (456 94)  (456 94)  routing T_9_5.bnl_op_4 <X> T_9_5.lc_trk_g3_4
 (21 14)  (463 94)  (463 94)  routing T_9_5.sp4_h_r_39 <X> T_9_5.lc_trk_g3_7
 (22 14)  (464 94)  (464 94)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_39 lc_trk_g3_7
 (23 14)  (465 94)  (465 94)  routing T_9_5.sp4_h_r_39 <X> T_9_5.lc_trk_g3_7
 (24 14)  (466 94)  (466 94)  routing T_9_5.sp4_h_r_39 <X> T_9_5.lc_trk_g3_7
 (27 14)  (469 94)  (469 94)  routing T_9_5.lc_trk_g1_3 <X> T_9_5.wire_logic_cluster/lc_7/in_1
 (29 14)  (471 94)  (471 94)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (473 94)  (473 94)  routing T_9_5.lc_trk_g0_4 <X> T_9_5.wire_logic_cluster/lc_7/in_3
 (32 14)  (474 94)  (474 94)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (35 14)  (477 94)  (477 94)  routing T_9_5.lc_trk_g3_4 <X> T_9_5.input_2_7
 (36 14)  (478 94)  (478 94)  LC_7 Logic Functioning bit
 (37 14)  (479 94)  (479 94)  LC_7 Logic Functioning bit
 (42 14)  (484 94)  (484 94)  LC_7 Logic Functioning bit
 (43 14)  (485 94)  (485 94)  LC_7 Logic Functioning bit
 (14 15)  (456 95)  (456 95)  routing T_9_5.bnl_op_4 <X> T_9_5.lc_trk_g3_4
 (17 15)  (459 95)  (459 95)  Enable bit of Mux _local_links/g3_mux_4 => bnl_op_4 lc_trk_g3_4
 (27 15)  (469 95)  (469 95)  routing T_9_5.lc_trk_g3_0 <X> T_9_5.wire_logic_cluster/lc_7/in_0
 (28 15)  (470 95)  (470 95)  routing T_9_5.lc_trk_g3_0 <X> T_9_5.wire_logic_cluster/lc_7/in_0
 (29 15)  (471 95)  (471 95)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (472 95)  (472 95)  routing T_9_5.lc_trk_g1_3 <X> T_9_5.wire_logic_cluster/lc_7/in_1
 (32 15)  (474 95)  (474 95)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_4 input_2_7
 (33 15)  (475 95)  (475 95)  routing T_9_5.lc_trk_g3_4 <X> T_9_5.input_2_7
 (34 15)  (476 95)  (476 95)  routing T_9_5.lc_trk_g3_4 <X> T_9_5.input_2_7
 (36 15)  (478 95)  (478 95)  LC_7 Logic Functioning bit
 (37 15)  (479 95)  (479 95)  LC_7 Logic Functioning bit
 (43 15)  (485 95)  (485 95)  LC_7 Logic Functioning bit


RAM_Tile_10_5

 (7 1)  (503 81)  (503 81)  Ram config bit: MEMB_Power_Up_Control



LogicTile_11_5

 (8 11)  (546 91)  (546 91)  routing T_11_5.sp4_h_l_42 <X> T_11_5.sp4_v_t_42


LogicTile_12_5

 (12 6)  (604 86)  (604 86)  routing T_12_5.sp4_v_t_40 <X> T_12_5.sp4_h_l_40
 (11 7)  (603 87)  (603 87)  routing T_12_5.sp4_v_t_40 <X> T_12_5.sp4_h_l_40


IO_Tile_13_5

 (3 1)  (649 81)  (649 81)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 86)  (648 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (649 86)  (649 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (649 89)  (649 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (3 1)  (14 65)  (14 65)  IO control bit: BIOLEFT_REN_1

 (17 2)  (0 66)  (0 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: BIOLEFT_REN_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_1_4

 (0 0)  (18 64)  (18 64)  Negative Clock bit

 (0 2)  (18 66)  (18 66)  routing T_1_4.glb_netwk_3 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (2 2)  (20 66)  (20 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (18 67)  (18 67)  routing T_1_4.glb_netwk_3 <X> T_1_4.wire_logic_cluster/lc_7/clk
 (2 7)  (20 71)  (20 71)  Column buffer control bit: LH_colbuf_cntl_3

 (31 12)  (49 76)  (49 76)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (50 76)  (50 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (51 76)  (51 76)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_6/in_3
 (34 12)  (52 76)  (52 76)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_6/in_3
 (40 12)  (58 76)  (58 76)  LC_6 Logic Functioning bit
 (41 12)  (59 76)  (59 76)  LC_6 Logic Functioning bit
 (42 12)  (60 76)  (60 76)  LC_6 Logic Functioning bit
 (43 12)  (61 76)  (61 76)  LC_6 Logic Functioning bit
 (45 12)  (63 76)  (63 76)  LC_6 Logic Functioning bit
 (31 13)  (49 77)  (49 77)  routing T_1_4.lc_trk_g3_6 <X> T_1_4.wire_logic_cluster/lc_6/in_3
 (40 13)  (58 77)  (58 77)  LC_6 Logic Functioning bit
 (41 13)  (59 77)  (59 77)  LC_6 Logic Functioning bit
 (42 13)  (60 77)  (60 77)  LC_6 Logic Functioning bit
 (43 13)  (61 77)  (61 77)  LC_6 Logic Functioning bit
 (0 14)  (18 78)  (18 78)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (19 78)  (19 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (33 78)  (33 78)  routing T_1_4.sp4_h_l_16 <X> T_1_4.lc_trk_g3_5
 (16 14)  (34 78)  (34 78)  routing T_1_4.sp4_h_l_16 <X> T_1_4.lc_trk_g3_5
 (17 14)  (35 78)  (35 78)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (43 78)  (43 78)  routing T_1_4.wire_logic_cluster/lc_6/out <X> T_1_4.lc_trk_g3_6
 (0 15)  (18 79)  (18 79)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.wire_logic_cluster/lc_7/s_r
 (1 15)  (19 79)  (19 79)  routing T_1_4.lc_trk_g3_5 <X> T_1_4.wire_logic_cluster/lc_7/s_r
 (18 15)  (36 79)  (36 79)  routing T_1_4.sp4_h_l_16 <X> T_1_4.lc_trk_g3_5
 (22 15)  (40 79)  (40 79)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_2_4

 (0 0)  (72 64)  (72 64)  Negative Clock bit

 (29 0)  (101 64)  (101 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (102 64)  (102 64)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (35 0)  (107 64)  (107 64)  routing T_2_4.lc_trk_g0_6 <X> T_2_4.input_2_0
 (44 0)  (116 64)  (116 64)  LC_0 Logic Functioning bit
 (30 1)  (102 65)  (102 65)  routing T_2_4.lc_trk_g0_7 <X> T_2_4.wire_logic_cluster/lc_0/in_1
 (32 1)  (104 65)  (104 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (107 65)  (107 65)  routing T_2_4.lc_trk_g0_6 <X> T_2_4.input_2_0
 (0 2)  (72 66)  (72 66)  routing T_2_4.glb_netwk_3 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (2 2)  (74 66)  (74 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (94 66)  (94 66)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (96 66)  (96 66)  routing T_2_4.bot_op_7 <X> T_2_4.lc_trk_g0_7
 (25 2)  (97 66)  (97 66)  routing T_2_4.lft_op_6 <X> T_2_4.lc_trk_g0_6
 (27 2)  (99 66)  (99 66)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (100 66)  (100 66)  routing T_2_4.lc_trk_g3_1 <X> T_2_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (101 66)  (101 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (104 66)  (104 66)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (108 66)  (108 66)  LC_1 Logic Functioning bit
 (37 2)  (109 66)  (109 66)  LC_1 Logic Functioning bit
 (38 2)  (110 66)  (110 66)  LC_1 Logic Functioning bit
 (39 2)  (111 66)  (111 66)  LC_1 Logic Functioning bit
 (44 2)  (116 66)  (116 66)  LC_1 Logic Functioning bit
 (45 2)  (117 66)  (117 66)  LC_1 Logic Functioning bit
 (0 3)  (72 67)  (72 67)  routing T_2_4.glb_netwk_3 <X> T_2_4.wire_logic_cluster/lc_7/clk
 (22 3)  (94 67)  (94 67)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (96 67)  (96 67)  routing T_2_4.lft_op_6 <X> T_2_4.lc_trk_g0_6
 (40 3)  (112 67)  (112 67)  LC_1 Logic Functioning bit
 (41 3)  (113 67)  (113 67)  LC_1 Logic Functioning bit
 (42 3)  (114 67)  (114 67)  LC_1 Logic Functioning bit
 (43 3)  (115 67)  (115 67)  LC_1 Logic Functioning bit
 (21 4)  (93 68)  (93 68)  routing T_2_4.wire_logic_cluster/lc_3/out <X> T_2_4.lc_trk_g1_3
 (22 4)  (94 68)  (94 68)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (97 68)  (97 68)  routing T_2_4.wire_logic_cluster/lc_2/out <X> T_2_4.lc_trk_g1_2
 (27 4)  (99 68)  (99 68)  routing T_2_4.lc_trk_g1_2 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (101 68)  (101 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (104 68)  (104 68)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (108 68)  (108 68)  LC_2 Logic Functioning bit
 (37 4)  (109 68)  (109 68)  LC_2 Logic Functioning bit
 (38 4)  (110 68)  (110 68)  LC_2 Logic Functioning bit
 (39 4)  (111 68)  (111 68)  LC_2 Logic Functioning bit
 (44 4)  (116 68)  (116 68)  LC_2 Logic Functioning bit
 (45 4)  (117 68)  (117 68)  LC_2 Logic Functioning bit
 (22 5)  (94 69)  (94 69)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (102 69)  (102 69)  routing T_2_4.lc_trk_g1_2 <X> T_2_4.wire_logic_cluster/lc_2/in_1
 (40 5)  (112 69)  (112 69)  LC_2 Logic Functioning bit
 (41 5)  (113 69)  (113 69)  LC_2 Logic Functioning bit
 (42 5)  (114 69)  (114 69)  LC_2 Logic Functioning bit
 (43 5)  (115 69)  (115 69)  LC_2 Logic Functioning bit
 (17 6)  (89 70)  (89 70)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (90 70)  (90 70)  routing T_2_4.wire_logic_cluster/lc_5/out <X> T_2_4.lc_trk_g1_5
 (21 6)  (93 70)  (93 70)  routing T_2_4.wire_logic_cluster/lc_7/out <X> T_2_4.lc_trk_g1_7
 (22 6)  (94 70)  (94 70)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (25 6)  (97 70)  (97 70)  routing T_2_4.wire_logic_cluster/lc_6/out <X> T_2_4.lc_trk_g1_6
 (27 6)  (99 70)  (99 70)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (101 70)  (101 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 70)  (104 70)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (108 70)  (108 70)  LC_3 Logic Functioning bit
 (37 6)  (109 70)  (109 70)  LC_3 Logic Functioning bit
 (38 6)  (110 70)  (110 70)  LC_3 Logic Functioning bit
 (39 6)  (111 70)  (111 70)  LC_3 Logic Functioning bit
 (44 6)  (116 70)  (116 70)  LC_3 Logic Functioning bit
 (45 6)  (117 70)  (117 70)  LC_3 Logic Functioning bit
 (2 7)  (74 71)  (74 71)  Column buffer control bit: LH_colbuf_cntl_3

 (22 7)  (94 71)  (94 71)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (102 71)  (102 71)  routing T_2_4.lc_trk_g1_3 <X> T_2_4.wire_logic_cluster/lc_3/in_1
 (40 7)  (112 71)  (112 71)  LC_3 Logic Functioning bit
 (41 7)  (113 71)  (113 71)  LC_3 Logic Functioning bit
 (42 7)  (114 71)  (114 71)  LC_3 Logic Functioning bit
 (43 7)  (115 71)  (115 71)  LC_3 Logic Functioning bit
 (27 8)  (99 72)  (99 72)  routing T_2_4.lc_trk_g3_4 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (100 72)  (100 72)  routing T_2_4.lc_trk_g3_4 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (101 72)  (101 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (102 72)  (102 72)  routing T_2_4.lc_trk_g3_4 <X> T_2_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (104 72)  (104 72)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (108 72)  (108 72)  LC_4 Logic Functioning bit
 (37 8)  (109 72)  (109 72)  LC_4 Logic Functioning bit
 (38 8)  (110 72)  (110 72)  LC_4 Logic Functioning bit
 (39 8)  (111 72)  (111 72)  LC_4 Logic Functioning bit
 (44 8)  (116 72)  (116 72)  LC_4 Logic Functioning bit
 (45 8)  (117 72)  (117 72)  LC_4 Logic Functioning bit
 (40 9)  (112 73)  (112 73)  LC_4 Logic Functioning bit
 (41 9)  (113 73)  (113 73)  LC_4 Logic Functioning bit
 (42 9)  (114 73)  (114 73)  LC_4 Logic Functioning bit
 (43 9)  (115 73)  (115 73)  LC_4 Logic Functioning bit
 (14 10)  (86 74)  (86 74)  routing T_2_4.sp4_h_r_36 <X> T_2_4.lc_trk_g2_4
 (27 10)  (99 74)  (99 74)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (101 74)  (101 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (102 74)  (102 74)  routing T_2_4.lc_trk_g1_5 <X> T_2_4.wire_logic_cluster/lc_5/in_1
 (32 10)  (104 74)  (104 74)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (108 74)  (108 74)  LC_5 Logic Functioning bit
 (37 10)  (109 74)  (109 74)  LC_5 Logic Functioning bit
 (38 10)  (110 74)  (110 74)  LC_5 Logic Functioning bit
 (39 10)  (111 74)  (111 74)  LC_5 Logic Functioning bit
 (44 10)  (116 74)  (116 74)  LC_5 Logic Functioning bit
 (45 10)  (117 74)  (117 74)  LC_5 Logic Functioning bit
 (15 11)  (87 75)  (87 75)  routing T_2_4.sp4_h_r_36 <X> T_2_4.lc_trk_g2_4
 (16 11)  (88 75)  (88 75)  routing T_2_4.sp4_h_r_36 <X> T_2_4.lc_trk_g2_4
 (17 11)  (89 75)  (89 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_36 lc_trk_g2_4
 (40 11)  (112 75)  (112 75)  LC_5 Logic Functioning bit
 (41 11)  (113 75)  (113 75)  LC_5 Logic Functioning bit
 (42 11)  (114 75)  (114 75)  LC_5 Logic Functioning bit
 (43 11)  (115 75)  (115 75)  LC_5 Logic Functioning bit
 (17 12)  (89 76)  (89 76)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (90 76)  (90 76)  routing T_2_4.wire_logic_cluster/lc_1/out <X> T_2_4.lc_trk_g3_1
 (27 12)  (99 76)  (99 76)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (101 76)  (101 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (102 76)  (102 76)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (32 12)  (104 76)  (104 76)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (108 76)  (108 76)  LC_6 Logic Functioning bit
 (37 12)  (109 76)  (109 76)  LC_6 Logic Functioning bit
 (38 12)  (110 76)  (110 76)  LC_6 Logic Functioning bit
 (39 12)  (111 76)  (111 76)  LC_6 Logic Functioning bit
 (44 12)  (116 76)  (116 76)  LC_6 Logic Functioning bit
 (45 12)  (117 76)  (117 76)  LC_6 Logic Functioning bit
 (30 13)  (102 77)  (102 77)  routing T_2_4.lc_trk_g1_6 <X> T_2_4.wire_logic_cluster/lc_6/in_1
 (40 13)  (112 77)  (112 77)  LC_6 Logic Functioning bit
 (41 13)  (113 77)  (113 77)  LC_6 Logic Functioning bit
 (42 13)  (114 77)  (114 77)  LC_6 Logic Functioning bit
 (43 13)  (115 77)  (115 77)  LC_6 Logic Functioning bit
 (0 14)  (72 78)  (72 78)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 78)  (73 78)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (86 78)  (86 78)  routing T_2_4.wire_logic_cluster/lc_4/out <X> T_2_4.lc_trk_g3_4
 (27 14)  (99 78)  (99 78)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 78)  (101 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 78)  (102 78)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_1
 (32 14)  (104 78)  (104 78)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (109 78)  (109 78)  LC_7 Logic Functioning bit
 (39 14)  (111 78)  (111 78)  LC_7 Logic Functioning bit
 (41 14)  (113 78)  (113 78)  LC_7 Logic Functioning bit
 (43 14)  (115 78)  (115 78)  LC_7 Logic Functioning bit
 (45 14)  (117 78)  (117 78)  LC_7 Logic Functioning bit
 (1 15)  (73 79)  (73 79)  routing T_2_4.lc_trk_g2_4 <X> T_2_4.wire_logic_cluster/lc_7/s_r
 (17 15)  (89 79)  (89 79)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (30 15)  (102 79)  (102 79)  routing T_2_4.lc_trk_g1_7 <X> T_2_4.wire_logic_cluster/lc_7/in_1
 (37 15)  (109 79)  (109 79)  LC_7 Logic Functioning bit
 (39 15)  (111 79)  (111 79)  LC_7 Logic Functioning bit
 (41 15)  (113 79)  (113 79)  LC_7 Logic Functioning bit
 (43 15)  (115 79)  (115 79)  LC_7 Logic Functioning bit


RAM_Tile_3_4

 (8 1)  (134 65)  (134 65)  routing T_3_4.sp4_h_l_36 <X> T_3_4.sp4_v_b_1
 (9 1)  (135 65)  (135 65)  routing T_3_4.sp4_h_l_36 <X> T_3_4.sp4_v_b_1
 (8 2)  (134 66)  (134 66)  routing T_3_4.sp4_h_r_5 <X> T_3_4.sp4_h_l_36
 (10 2)  (136 66)  (136 66)  routing T_3_4.sp4_h_r_5 <X> T_3_4.sp4_h_l_36
 (11 7)  (137 71)  (137 71)  routing T_3_4.sp4_h_r_5 <X> T_3_4.sp4_h_l_40


LogicTile_4_4

 (0 0)  (168 64)  (168 64)  Negative Clock bit

 (0 2)  (168 66)  (168 66)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (2 2)  (170 66)  (170 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (182 66)  (182 66)  routing T_4_4.sp4_h_l_1 <X> T_4_4.lc_trk_g0_4
 (22 2)  (190 66)  (190 66)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (192 66)  (192 66)  routing T_4_4.top_op_7 <X> T_4_4.lc_trk_g0_7
 (0 3)  (168 67)  (168 67)  routing T_4_4.glb_netwk_3 <X> T_4_4.wire_logic_cluster/lc_7/clk
 (15 3)  (183 67)  (183 67)  routing T_4_4.sp4_h_l_1 <X> T_4_4.lc_trk_g0_4
 (16 3)  (184 67)  (184 67)  routing T_4_4.sp4_h_l_1 <X> T_4_4.lc_trk_g0_4
 (17 3)  (185 67)  (185 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 3)  (189 67)  (189 67)  routing T_4_4.top_op_7 <X> T_4_4.lc_trk_g0_7
 (14 4)  (182 68)  (182 68)  routing T_4_4.bnr_op_0 <X> T_4_4.lc_trk_g1_0
 (15 4)  (183 68)  (183 68)  routing T_4_4.top_op_1 <X> T_4_4.lc_trk_g1_1
 (17 4)  (185 68)  (185 68)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (14 5)  (182 69)  (182 69)  routing T_4_4.bnr_op_0 <X> T_4_4.lc_trk_g1_0
 (17 5)  (185 69)  (185 69)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (18 5)  (186 69)  (186 69)  routing T_4_4.top_op_1 <X> T_4_4.lc_trk_g1_1
 (2 7)  (170 71)  (170 71)  Column buffer control bit: LH_colbuf_cntl_3

 (2 8)  (170 72)  (170 72)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 10)  (182 74)  (182 74)  routing T_4_4.sp4_v_b_36 <X> T_4_4.lc_trk_g2_4
 (15 10)  (183 74)  (183 74)  routing T_4_4.rgt_op_5 <X> T_4_4.lc_trk_g2_5
 (17 10)  (185 74)  (185 74)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (186 74)  (186 74)  routing T_4_4.rgt_op_5 <X> T_4_4.lc_trk_g2_5
 (25 10)  (193 74)  (193 74)  routing T_4_4.wire_logic_cluster/lc_6/out <X> T_4_4.lc_trk_g2_6
 (14 11)  (182 75)  (182 75)  routing T_4_4.sp4_v_b_36 <X> T_4_4.lc_trk_g2_4
 (16 11)  (184 75)  (184 75)  routing T_4_4.sp4_v_b_36 <X> T_4_4.lc_trk_g2_4
 (17 11)  (185 75)  (185 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (190 75)  (190 75)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (5 12)  (173 76)  (173 76)  routing T_4_4.sp4_v_b_3 <X> T_4_4.sp4_h_r_9
 (26 12)  (194 76)  (194 76)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (28 12)  (196 76)  (196 76)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (197 76)  (197 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (198 76)  (198 76)  routing T_4_4.lc_trk_g2_5 <X> T_4_4.wire_logic_cluster/lc_6/in_1
 (31 12)  (199 76)  (199 76)  routing T_4_4.lc_trk_g0_7 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (32 12)  (200 76)  (200 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_3
 (35 12)  (203 76)  (203 76)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.input_2_6
 (36 12)  (204 76)  (204 76)  LC_6 Logic Functioning bit
 (37 12)  (205 76)  (205 76)  LC_6 Logic Functioning bit
 (38 12)  (206 76)  (206 76)  LC_6 Logic Functioning bit
 (42 12)  (210 76)  (210 76)  LC_6 Logic Functioning bit
 (43 12)  (211 76)  (211 76)  LC_6 Logic Functioning bit
 (45 12)  (213 76)  (213 76)  LC_6 Logic Functioning bit
 (47 12)  (215 76)  (215 76)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (2 13)  (170 77)  (170 77)  Column buffer control bit: LH_colbuf_cntl_6

 (4 13)  (172 77)  (172 77)  routing T_4_4.sp4_v_b_3 <X> T_4_4.sp4_h_r_9
 (6 13)  (174 77)  (174 77)  routing T_4_4.sp4_v_b_3 <X> T_4_4.sp4_h_r_9
 (28 13)  (196 77)  (196 77)  routing T_4_4.lc_trk_g2_4 <X> T_4_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (197 77)  (197 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (31 13)  (199 77)  (199 77)  routing T_4_4.lc_trk_g0_7 <X> T_4_4.wire_logic_cluster/lc_6/in_3
 (32 13)  (200 77)  (200 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (201 77)  (201 77)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.input_2_6
 (35 13)  (203 77)  (203 77)  routing T_4_4.lc_trk_g2_6 <X> T_4_4.input_2_6
 (36 13)  (204 77)  (204 77)  LC_6 Logic Functioning bit
 (42 13)  (210 77)  (210 77)  LC_6 Logic Functioning bit
 (43 13)  (211 77)  (211 77)  LC_6 Logic Functioning bit
 (0 14)  (168 78)  (168 78)  routing T_4_4.glb_netwk_6 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (1 14)  (169 78)  (169 78)  Enable bit of Mux _global_links/set_rst_mux => glb_netwk_6 wire_logic_cluster/lc_7/s_r
 (14 14)  (182 78)  (182 78)  routing T_4_4.sp4_v_b_36 <X> T_4_4.lc_trk_g3_4
 (26 14)  (194 78)  (194 78)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.wire_logic_cluster/lc_7/in_0
 (29 14)  (197 78)  (197 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 78)  (198 78)  routing T_4_4.lc_trk_g0_4 <X> T_4_4.wire_logic_cluster/lc_7/in_1
 (32 14)  (200 78)  (200 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (202 78)  (202 78)  routing T_4_4.lc_trk_g1_1 <X> T_4_4.wire_logic_cluster/lc_7/in_3
 (37 14)  (205 78)  (205 78)  LC_7 Logic Functioning bit
 (38 14)  (206 78)  (206 78)  LC_7 Logic Functioning bit
 (39 14)  (207 78)  (207 78)  LC_7 Logic Functioning bit
 (40 14)  (208 78)  (208 78)  LC_7 Logic Functioning bit
 (41 14)  (209 78)  (209 78)  LC_7 Logic Functioning bit
 (42 14)  (210 78)  (210 78)  LC_7 Logic Functioning bit
 (43 14)  (211 78)  (211 78)  LC_7 Logic Functioning bit
 (53 14)  (221 78)  (221 78)  Enable bit of Mux _out_links/OutMuxa_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_31
 (0 15)  (168 79)  (168 79)  routing T_4_4.glb_netwk_6 <X> T_4_4.wire_logic_cluster/lc_7/s_r
 (14 15)  (182 79)  (182 79)  routing T_4_4.sp4_v_b_36 <X> T_4_4.lc_trk_g3_4
 (16 15)  (184 79)  (184 79)  routing T_4_4.sp4_v_b_36 <X> T_4_4.lc_trk_g3_4
 (17 15)  (185 79)  (185 79)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (195 79)  (195 79)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 79)  (196 79)  routing T_4_4.lc_trk_g3_4 <X> T_4_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 79)  (197 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (200 79)  (200 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_0 input_2_7
 (34 15)  (202 79)  (202 79)  routing T_4_4.lc_trk_g1_0 <X> T_4_4.input_2_7
 (36 15)  (204 79)  (204 79)  LC_7 Logic Functioning bit
 (37 15)  (205 79)  (205 79)  LC_7 Logic Functioning bit
 (38 15)  (206 79)  (206 79)  LC_7 Logic Functioning bit
 (39 15)  (207 79)  (207 79)  LC_7 Logic Functioning bit
 (40 15)  (208 79)  (208 79)  LC_7 Logic Functioning bit
 (41 15)  (209 79)  (209 79)  LC_7 Logic Functioning bit
 (42 15)  (210 79)  (210 79)  LC_7 Logic Functioning bit
 (43 15)  (211 79)  (211 79)  LC_7 Logic Functioning bit
 (51 15)  (219 79)  (219 79)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30
 (53 15)  (221 79)  (221 79)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_5_4

 (28 0)  (250 64)  (250 64)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 64)  (251 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_1
 (32 0)  (254 64)  (254 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (255 64)  (255 64)  routing T_5_4.lc_trk_g2_1 <X> T_5_4.wire_logic_cluster/lc_0/in_3
 (35 0)  (257 64)  (257 64)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.input_2_0
 (40 0)  (262 64)  (262 64)  LC_0 Logic Functioning bit
 (41 0)  (263 64)  (263 64)  LC_0 Logic Functioning bit
 (42 0)  (264 64)  (264 64)  LC_0 Logic Functioning bit
 (43 0)  (265 64)  (265 64)  LC_0 Logic Functioning bit
 (14 1)  (236 65)  (236 65)  routing T_5_4.top_op_0 <X> T_5_4.lc_trk_g0_0
 (15 1)  (237 65)  (237 65)  routing T_5_4.top_op_0 <X> T_5_4.lc_trk_g0_0
 (17 1)  (239 65)  (239 65)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (244 65)  (244 65)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (246 65)  (246 65)  routing T_5_4.bot_op_2 <X> T_5_4.lc_trk_g0_2
 (26 1)  (248 65)  (248 65)  routing T_5_4.lc_trk_g0_2 <X> T_5_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 65)  (251 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 65)  (252 65)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_0/in_1
 (32 1)  (254 65)  (254 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_7 input_2_0
 (34 1)  (256 65)  (256 65)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.input_2_0
 (35 1)  (257 65)  (257 65)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.input_2_0
 (41 1)  (263 65)  (263 65)  LC_0 Logic Functioning bit
 (42 1)  (264 65)  (264 65)  LC_0 Logic Functioning bit
 (43 1)  (265 65)  (265 65)  LC_0 Logic Functioning bit
 (22 2)  (244 66)  (244 66)  Enable bit of Mux _local_links/g0_mux_7 => bot_op_7 lc_trk_g0_7
 (24 2)  (246 66)  (246 66)  routing T_5_4.bot_op_7 <X> T_5_4.lc_trk_g0_7
 (26 2)  (248 66)  (248 66)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_1/in_0
 (27 2)  (249 66)  (249 66)  routing T_5_4.lc_trk_g1_5 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 66)  (251 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (252 66)  (252 66)  routing T_5_4.lc_trk_g1_5 <X> T_5_4.wire_logic_cluster/lc_1/in_1
 (31 2)  (253 66)  (253 66)  routing T_5_4.lc_trk_g0_4 <X> T_5_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (254 66)  (254 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (35 2)  (257 66)  (257 66)  routing T_5_4.lc_trk_g0_7 <X> T_5_4.input_2_1
 (36 2)  (258 66)  (258 66)  LC_1 Logic Functioning bit
 (37 2)  (259 66)  (259 66)  LC_1 Logic Functioning bit
 (38 2)  (260 66)  (260 66)  LC_1 Logic Functioning bit
 (39 2)  (261 66)  (261 66)  LC_1 Logic Functioning bit
 (41 2)  (263 66)  (263 66)  LC_1 Logic Functioning bit
 (42 2)  (264 66)  (264 66)  LC_1 Logic Functioning bit
 (43 2)  (265 66)  (265 66)  LC_1 Logic Functioning bit
 (46 2)  (268 66)  (268 66)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (15 3)  (237 67)  (237 67)  routing T_5_4.bot_op_4 <X> T_5_4.lc_trk_g0_4
 (17 3)  (239 67)  (239 67)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (26 3)  (248 67)  (248 67)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_1/in_0
 (27 3)  (249 67)  (249 67)  routing T_5_4.lc_trk_g1_6 <X> T_5_4.wire_logic_cluster/lc_1/in_0
 (29 3)  (251 67)  (251 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_6 wire_logic_cluster/lc_1/in_0
 (32 3)  (254 67)  (254 67)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (257 67)  (257 67)  routing T_5_4.lc_trk_g0_7 <X> T_5_4.input_2_1
 (36 3)  (258 67)  (258 67)  LC_1 Logic Functioning bit
 (37 3)  (259 67)  (259 67)  LC_1 Logic Functioning bit
 (38 3)  (260 67)  (260 67)  LC_1 Logic Functioning bit
 (39 3)  (261 67)  (261 67)  LC_1 Logic Functioning bit
 (40 3)  (262 67)  (262 67)  LC_1 Logic Functioning bit
 (41 3)  (263 67)  (263 67)  LC_1 Logic Functioning bit
 (42 3)  (264 67)  (264 67)  LC_1 Logic Functioning bit
 (43 3)  (265 67)  (265 67)  LC_1 Logic Functioning bit
 (51 3)  (273 67)  (273 67)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (275 67)  (275 67)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (27 4)  (249 68)  (249 68)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 68)  (251 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (254 68)  (254 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (255 68)  (255 68)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (39 4)  (261 68)  (261 68)  LC_2 Logic Functioning bit
 (50 4)  (272 68)  (272 68)  Cascade bit: LH_LC02_inmux02_5

 (22 5)  (244 69)  (244 69)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (246 69)  (246 69)  routing T_5_4.bot_op_2 <X> T_5_4.lc_trk_g1_2
 (30 5)  (252 69)  (252 69)  routing T_5_4.lc_trk_g1_2 <X> T_5_4.wire_logic_cluster/lc_2/in_1
 (31 5)  (253 69)  (253 69)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_2/in_3
 (39 5)  (261 69)  (261 69)  LC_2 Logic Functioning bit
 (51 5)  (273 69)  (273 69)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (15 6)  (237 70)  (237 70)  routing T_5_4.bot_op_5 <X> T_5_4.lc_trk_g1_5
 (17 6)  (239 70)  (239 70)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (22 6)  (244 70)  (244 70)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (26 6)  (248 70)  (248 70)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (29 6)  (251 70)  (251 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 70)  (254 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (255 70)  (255 70)  routing T_5_4.lc_trk_g2_2 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (36 6)  (258 70)  (258 70)  LC_3 Logic Functioning bit
 (38 6)  (260 70)  (260 70)  LC_3 Logic Functioning bit
 (41 6)  (263 70)  (263 70)  LC_3 Logic Functioning bit
 (43 6)  (265 70)  (265 70)  LC_3 Logic Functioning bit
 (2 7)  (224 71)  (224 71)  Column buffer control bit: LH_colbuf_cntl_3

 (21 7)  (243 71)  (243 71)  routing T_5_4.sp4_r_v_b_31 <X> T_5_4.lc_trk_g1_7
 (22 7)  (244 71)  (244 71)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (246 71)  (246 71)  routing T_5_4.bot_op_6 <X> T_5_4.lc_trk_g1_6
 (27 7)  (249 71)  (249 71)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (28 7)  (250 71)  (250 71)  routing T_5_4.lc_trk_g3_4 <X> T_5_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (251 71)  (251 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (253 71)  (253 71)  routing T_5_4.lc_trk_g2_2 <X> T_5_4.wire_logic_cluster/lc_3/in_3
 (37 7)  (259 71)  (259 71)  LC_3 Logic Functioning bit
 (39 7)  (261 71)  (261 71)  LC_3 Logic Functioning bit
 (41 7)  (263 71)  (263 71)  LC_3 Logic Functioning bit
 (43 7)  (265 71)  (265 71)  LC_3 Logic Functioning bit
 (14 8)  (236 72)  (236 72)  routing T_5_4.wire_logic_cluster/lc_0/out <X> T_5_4.lc_trk_g2_0
 (17 8)  (239 72)  (239 72)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (240 72)  (240 72)  routing T_5_4.wire_logic_cluster/lc_1/out <X> T_5_4.lc_trk_g2_1
 (21 8)  (243 72)  (243 72)  routing T_5_4.bnl_op_3 <X> T_5_4.lc_trk_g2_3
 (22 8)  (244 72)  (244 72)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (27 8)  (249 72)  (249 72)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 72)  (250 72)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 72)  (251 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 72)  (252 72)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 72)  (254 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (255 72)  (255 72)  routing T_5_4.lc_trk_g3_0 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (34 8)  (256 72)  (256 72)  routing T_5_4.lc_trk_g3_0 <X> T_5_4.wire_logic_cluster/lc_4/in_3
 (36 8)  (258 72)  (258 72)  LC_4 Logic Functioning bit
 (37 8)  (259 72)  (259 72)  LC_4 Logic Functioning bit
 (39 8)  (261 72)  (261 72)  LC_4 Logic Functioning bit
 (40 8)  (262 72)  (262 72)  LC_4 Logic Functioning bit
 (41 8)  (263 72)  (263 72)  LC_4 Logic Functioning bit
 (42 8)  (264 72)  (264 72)  LC_4 Logic Functioning bit
 (43 8)  (265 72)  (265 72)  LC_4 Logic Functioning bit
 (50 8)  (272 72)  (272 72)  Cascade bit: LH_LC04_inmux02_5

 (51 8)  (273 72)  (273 72)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (17 9)  (239 73)  (239 73)  Enable bit of Mux _local_links/g2_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g2_0
 (21 9)  (243 73)  (243 73)  routing T_5_4.bnl_op_3 <X> T_5_4.lc_trk_g2_3
 (22 9)  (244 73)  (244 73)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (245 73)  (245 73)  routing T_5_4.sp4_v_b_42 <X> T_5_4.lc_trk_g2_2
 (24 9)  (246 73)  (246 73)  routing T_5_4.sp4_v_b_42 <X> T_5_4.lc_trk_g2_2
 (26 9)  (248 73)  (248 73)  routing T_5_4.lc_trk_g3_3 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (249 73)  (249 73)  routing T_5_4.lc_trk_g3_3 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (250 73)  (250 73)  routing T_5_4.lc_trk_g3_3 <X> T_5_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (251 73)  (251 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (30 9)  (252 73)  (252 73)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.wire_logic_cluster/lc_4/in_1
 (36 9)  (258 73)  (258 73)  LC_4 Logic Functioning bit
 (37 9)  (259 73)  (259 73)  LC_4 Logic Functioning bit
 (39 9)  (261 73)  (261 73)  LC_4 Logic Functioning bit
 (40 9)  (262 73)  (262 73)  LC_4 Logic Functioning bit
 (42 9)  (264 73)  (264 73)  LC_4 Logic Functioning bit
 (51 9)  (273 73)  (273 73)  Enable bit of Mux _out_links/OutMux1_4 => wire_logic_cluster/lc_4/out sp4_v_b_24
 (28 10)  (250 74)  (250 74)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 74)  (251 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 74)  (252 74)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_5/in_1
 (31 10)  (253 74)  (253 74)  routing T_5_4.lc_trk_g2_4 <X> T_5_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (254 74)  (254 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (255 74)  (255 74)  routing T_5_4.lc_trk_g2_4 <X> T_5_4.wire_logic_cluster/lc_5/in_3
 (35 10)  (257 74)  (257 74)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.input_2_5
 (15 11)  (237 75)  (237 75)  routing T_5_4.tnr_op_4 <X> T_5_4.lc_trk_g2_4
 (17 11)  (239 75)  (239 75)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (244 75)  (244 75)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (247 75)  (247 75)  routing T_5_4.sp4_r_v_b_38 <X> T_5_4.lc_trk_g2_6
 (26 11)  (248 75)  (248 75)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_5/in_0
 (27 11)  (249 75)  (249 75)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (250 75)  (250 75)  routing T_5_4.lc_trk_g3_2 <X> T_5_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 75)  (251 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (252 75)  (252 75)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_5/in_1
 (32 11)  (254 75)  (254 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_6 input_2_5
 (33 11)  (255 75)  (255 75)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.input_2_5
 (34 11)  (256 75)  (256 75)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.input_2_5
 (35 11)  (257 75)  (257 75)  routing T_5_4.lc_trk_g3_6 <X> T_5_4.input_2_5
 (36 11)  (258 75)  (258 75)  LC_5 Logic Functioning bit
 (21 12)  (243 76)  (243 76)  routing T_5_4.rgt_op_3 <X> T_5_4.lc_trk_g3_3
 (22 12)  (244 76)  (244 76)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (246 76)  (246 76)  routing T_5_4.rgt_op_3 <X> T_5_4.lc_trk_g3_3
 (26 12)  (248 76)  (248 76)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (28 12)  (250 76)  (250 76)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 76)  (251 76)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (32 12)  (254 76)  (254 76)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (255 76)  (255 76)  routing T_5_4.lc_trk_g2_1 <X> T_5_4.wire_logic_cluster/lc_6/in_3
 (35 12)  (257 76)  (257 76)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.input_2_6
 (38 12)  (260 76)  (260 76)  LC_6 Logic Functioning bit
 (41 12)  (263 76)  (263 76)  LC_6 Logic Functioning bit
 (42 12)  (264 76)  (264 76)  LC_6 Logic Functioning bit
 (14 13)  (236 77)  (236 77)  routing T_5_4.sp4_r_v_b_40 <X> T_5_4.lc_trk_g3_0
 (17 13)  (239 77)  (239 77)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (22 13)  (244 77)  (244 77)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (245 77)  (245 77)  routing T_5_4.sp4_v_b_42 <X> T_5_4.lc_trk_g3_2
 (24 13)  (246 77)  (246 77)  routing T_5_4.sp4_v_b_42 <X> T_5_4.lc_trk_g3_2
 (26 13)  (248 77)  (248 77)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (28 13)  (250 77)  (250 77)  routing T_5_4.lc_trk_g2_6 <X> T_5_4.wire_logic_cluster/lc_6/in_0
 (29 13)  (251 77)  (251 77)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 77)  (252 77)  routing T_5_4.lc_trk_g2_3 <X> T_5_4.wire_logic_cluster/lc_6/in_1
 (32 13)  (254 77)  (254 77)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_7 input_2_6
 (34 13)  (256 77)  (256 77)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.input_2_6
 (35 13)  (257 77)  (257 77)  routing T_5_4.lc_trk_g1_7 <X> T_5_4.input_2_6
 (39 13)  (261 77)  (261 77)  LC_6 Logic Functioning bit
 (40 13)  (262 77)  (262 77)  LC_6 Logic Functioning bit
 (42 13)  (264 77)  (264 77)  LC_6 Logic Functioning bit
 (21 14)  (243 78)  (243 78)  routing T_5_4.bnl_op_7 <X> T_5_4.lc_trk_g3_7
 (22 14)  (244 78)  (244 78)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (25 14)  (247 78)  (247 78)  routing T_5_4.sp4_h_r_46 <X> T_5_4.lc_trk_g3_6
 (27 14)  (249 78)  (249 78)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (250 78)  (250 78)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (251 78)  (251 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 78)  (252 78)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 78)  (254 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (255 78)  (255 78)  routing T_5_4.lc_trk_g2_0 <X> T_5_4.wire_logic_cluster/lc_7/in_3
 (36 14)  (258 78)  (258 78)  LC_7 Logic Functioning bit
 (37 14)  (259 78)  (259 78)  LC_7 Logic Functioning bit
 (38 14)  (260 78)  (260 78)  LC_7 Logic Functioning bit
 (42 14)  (264 78)  (264 78)  LC_7 Logic Functioning bit
 (50 14)  (272 78)  (272 78)  Cascade bit: LH_LC07_inmux02_5

 (51 14)  (273 78)  (273 78)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (236 79)  (236 79)  routing T_5_4.tnl_op_4 <X> T_5_4.lc_trk_g3_4
 (15 15)  (237 79)  (237 79)  routing T_5_4.tnl_op_4 <X> T_5_4.lc_trk_g3_4
 (17 15)  (239 79)  (239 79)  Enable bit of Mux _local_links/g3_mux_4 => tnl_op_4 lc_trk_g3_4
 (21 15)  (243 79)  (243 79)  routing T_5_4.bnl_op_7 <X> T_5_4.lc_trk_g3_7
 (22 15)  (244 79)  (244 79)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_46 lc_trk_g3_6
 (23 15)  (245 79)  (245 79)  routing T_5_4.sp4_h_r_46 <X> T_5_4.lc_trk_g3_6
 (24 15)  (246 79)  (246 79)  routing T_5_4.sp4_h_r_46 <X> T_5_4.lc_trk_g3_6
 (25 15)  (247 79)  (247 79)  routing T_5_4.sp4_h_r_46 <X> T_5_4.lc_trk_g3_6
 (30 15)  (252 79)  (252 79)  routing T_5_4.lc_trk_g3_7 <X> T_5_4.wire_logic_cluster/lc_7/in_1
 (36 15)  (258 79)  (258 79)  LC_7 Logic Functioning bit
 (37 15)  (259 79)  (259 79)  LC_7 Logic Functioning bit
 (38 15)  (260 79)  (260 79)  LC_7 Logic Functioning bit
 (42 15)  (264 79)  (264 79)  LC_7 Logic Functioning bit


LogicTile_6_4

 (15 0)  (291 64)  (291 64)  routing T_6_4.lft_op_1 <X> T_6_4.lc_trk_g0_1
 (17 0)  (293 64)  (293 64)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (294 64)  (294 64)  routing T_6_4.lft_op_1 <X> T_6_4.lc_trk_g0_1
 (21 0)  (297 64)  (297 64)  routing T_6_4.sp4_h_r_11 <X> T_6_4.lc_trk_g0_3
 (22 0)  (298 64)  (298 64)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_11 lc_trk_g0_3
 (23 0)  (299 64)  (299 64)  routing T_6_4.sp4_h_r_11 <X> T_6_4.lc_trk_g0_3
 (24 0)  (300 64)  (300 64)  routing T_6_4.sp4_h_r_11 <X> T_6_4.lc_trk_g0_3
 (25 0)  (301 64)  (301 64)  routing T_6_4.lft_op_2 <X> T_6_4.lc_trk_g0_2
 (27 0)  (303 64)  (303 64)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (29 0)  (305 64)  (305 64)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (306 64)  (306 64)  routing T_6_4.lc_trk_g1_4 <X> T_6_4.wire_logic_cluster/lc_0/in_1
 (31 0)  (307 64)  (307 64)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (308 64)  (308 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (309 64)  (309 64)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (36 0)  (312 64)  (312 64)  LC_0 Logic Functioning bit
 (37 0)  (313 64)  (313 64)  LC_0 Logic Functioning bit
 (39 0)  (315 64)  (315 64)  LC_0 Logic Functioning bit
 (43 0)  (319 64)  (319 64)  LC_0 Logic Functioning bit
 (16 1)  (292 65)  (292 65)  routing T_6_4.sp12_h_r_8 <X> T_6_4.lc_trk_g0_0
 (17 1)  (293 65)  (293 65)  Enable bit of Mux _local_links/g0_mux_0 => sp12_h_r_8 lc_trk_g0_0
 (22 1)  (298 65)  (298 65)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (300 65)  (300 65)  routing T_6_4.lft_op_2 <X> T_6_4.lc_trk_g0_2
 (29 1)  (305 65)  (305 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (307 65)  (307 65)  routing T_6_4.lc_trk_g2_7 <X> T_6_4.wire_logic_cluster/lc_0/in_3
 (32 1)  (308 65)  (308 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (309 65)  (309 65)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.input_2_0
 (34 1)  (310 65)  (310 65)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.input_2_0
 (35 1)  (311 65)  (311 65)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.input_2_0
 (36 1)  (312 65)  (312 65)  LC_0 Logic Functioning bit
 (37 1)  (313 65)  (313 65)  LC_0 Logic Functioning bit
 (38 1)  (314 65)  (314 65)  LC_0 Logic Functioning bit
 (39 1)  (315 65)  (315 65)  LC_0 Logic Functioning bit
 (40 1)  (316 65)  (316 65)  LC_0 Logic Functioning bit
 (42 1)  (318 65)  (318 65)  LC_0 Logic Functioning bit
 (21 2)  (297 66)  (297 66)  routing T_6_4.sp4_v_b_15 <X> T_6_4.lc_trk_g0_7
 (22 2)  (298 66)  (298 66)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (299 66)  (299 66)  routing T_6_4.sp4_v_b_15 <X> T_6_4.lc_trk_g0_7
 (21 3)  (297 67)  (297 67)  routing T_6_4.sp4_v_b_15 <X> T_6_4.lc_trk_g0_7
 (29 4)  (305 68)  (305 68)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (308 68)  (308 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (309 68)  (309 68)  routing T_6_4.lc_trk_g2_1 <X> T_6_4.wire_logic_cluster/lc_2/in_3
 (40 4)  (316 68)  (316 68)  LC_2 Logic Functioning bit
 (10 5)  (286 69)  (286 69)  routing T_6_4.sp4_h_r_11 <X> T_6_4.sp4_v_b_4
 (14 5)  (290 69)  (290 69)  routing T_6_4.top_op_0 <X> T_6_4.lc_trk_g1_0
 (15 5)  (291 69)  (291 69)  routing T_6_4.top_op_0 <X> T_6_4.lc_trk_g1_0
 (17 5)  (293 69)  (293 69)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (27 5)  (303 69)  (303 69)  routing T_6_4.lc_trk_g3_1 <X> T_6_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (304 69)  (304 69)  routing T_6_4.lc_trk_g3_1 <X> T_6_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (305 69)  (305 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (32 5)  (308 69)  (308 69)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g2_2 input_2_2
 (33 5)  (309 69)  (309 69)  routing T_6_4.lc_trk_g2_2 <X> T_6_4.input_2_2
 (35 5)  (311 69)  (311 69)  routing T_6_4.lc_trk_g2_2 <X> T_6_4.input_2_2
 (47 5)  (323 69)  (323 69)  Enable bit of Mux _out_links/OutMux8_2 => wire_logic_cluster/lc_2/out sp4_h_r_36
 (48 5)  (324 69)  (324 69)  Enable bit of Mux _out_links/OutMux1_2 => wire_logic_cluster/lc_2/out sp4_v_t_9
 (27 6)  (303 70)  (303 70)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_3/in_1
 (28 6)  (304 70)  (304 70)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_3/in_1
 (29 6)  (305 70)  (305 70)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (306 70)  (306 70)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_3/in_1
 (32 6)  (308 70)  (308 70)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (312 70)  (312 70)  LC_3 Logic Functioning bit
 (37 6)  (313 70)  (313 70)  LC_3 Logic Functioning bit
 (38 6)  (314 70)  (314 70)  LC_3 Logic Functioning bit
 (42 6)  (318 70)  (318 70)  LC_3 Logic Functioning bit
 (50 6)  (326 70)  (326 70)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (328 70)  (328 70)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (3 7)  (279 71)  (279 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23
 (16 7)  (292 71)  (292 71)  routing T_6_4.sp12_h_r_12 <X> T_6_4.lc_trk_g1_4
 (17 7)  (293 71)  (293 71)  Enable bit of Mux _local_links/g1_mux_4 => sp12_h_r_12 lc_trk_g1_4
 (28 7)  (304 71)  (304 71)  routing T_6_4.lc_trk_g2_1 <X> T_6_4.wire_logic_cluster/lc_3/in_0
 (29 7)  (305 71)  (305 71)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (306 71)  (306 71)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_3/in_1
 (31 7)  (307 71)  (307 71)  routing T_6_4.lc_trk_g0_2 <X> T_6_4.wire_logic_cluster/lc_3/in_3
 (37 7)  (313 71)  (313 71)  LC_3 Logic Functioning bit
 (42 7)  (318 71)  (318 71)  LC_3 Logic Functioning bit
 (15 8)  (291 72)  (291 72)  routing T_6_4.sp4_h_r_33 <X> T_6_4.lc_trk_g2_1
 (16 8)  (292 72)  (292 72)  routing T_6_4.sp4_h_r_33 <X> T_6_4.lc_trk_g2_1
 (17 8)  (293 72)  (293 72)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_33 lc_trk_g2_1
 (18 8)  (294 72)  (294 72)  routing T_6_4.sp4_h_r_33 <X> T_6_4.lc_trk_g2_1
 (25 8)  (301 72)  (301 72)  routing T_6_4.bnl_op_2 <X> T_6_4.lc_trk_g2_2
 (26 8)  (302 72)  (302 72)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (29 8)  (305 72)  (305 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (308 72)  (308 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (310 72)  (310 72)  routing T_6_4.lc_trk_g1_0 <X> T_6_4.wire_logic_cluster/lc_4/in_3
 (37 8)  (313 72)  (313 72)  LC_4 Logic Functioning bit
 (39 8)  (315 72)  (315 72)  LC_4 Logic Functioning bit
 (40 8)  (316 72)  (316 72)  LC_4 Logic Functioning bit
 (42 8)  (318 72)  (318 72)  LC_4 Logic Functioning bit
 (15 9)  (291 73)  (291 73)  routing T_6_4.sp4_v_t_29 <X> T_6_4.lc_trk_g2_0
 (16 9)  (292 73)  (292 73)  routing T_6_4.sp4_v_t_29 <X> T_6_4.lc_trk_g2_0
 (17 9)  (293 73)  (293 73)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (22 9)  (298 73)  (298 73)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (301 73)  (301 73)  routing T_6_4.bnl_op_2 <X> T_6_4.lc_trk_g2_2
 (26 9)  (302 73)  (302 73)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (303 73)  (303 73)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (304 73)  (304 73)  routing T_6_4.lc_trk_g3_7 <X> T_6_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (305 73)  (305 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (30 9)  (306 73)  (306 73)  routing T_6_4.lc_trk_g0_3 <X> T_6_4.wire_logic_cluster/lc_4/in_1
 (32 9)  (308 73)  (308 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (309 73)  (309 73)  routing T_6_4.lc_trk_g2_0 <X> T_6_4.input_2_4
 (36 9)  (312 73)  (312 73)  LC_4 Logic Functioning bit
 (37 9)  (313 73)  (313 73)  LC_4 Logic Functioning bit
 (39 9)  (315 73)  (315 73)  LC_4 Logic Functioning bit
 (40 9)  (316 73)  (316 73)  LC_4 Logic Functioning bit
 (42 9)  (318 73)  (318 73)  LC_4 Logic Functioning bit
 (47 9)  (323 73)  (323 73)  Enable bit of Mux _out_links/OutMux8_4 => wire_logic_cluster/lc_4/out sp4_h_r_40
 (21 10)  (297 74)  (297 74)  routing T_6_4.wire_logic_cluster/lc_7/out <X> T_6_4.lc_trk_g2_7
 (22 10)  (298 74)  (298 74)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (22 11)  (298 75)  (298 75)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (300 75)  (300 75)  routing T_6_4.tnl_op_6 <X> T_6_4.lc_trk_g2_6
 (25 11)  (301 75)  (301 75)  routing T_6_4.tnl_op_6 <X> T_6_4.lc_trk_g2_6
 (17 12)  (293 76)  (293 76)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (298 76)  (298 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (13 13)  (289 77)  (289 77)  routing T_6_4.sp4_v_t_43 <X> T_6_4.sp4_h_r_11
 (18 13)  (294 77)  (294 77)  routing T_6_4.sp4_r_v_b_41 <X> T_6_4.lc_trk_g3_1
 (21 13)  (297 77)  (297 77)  routing T_6_4.sp4_r_v_b_43 <X> T_6_4.lc_trk_g3_3
 (22 14)  (298 78)  (298 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (27 14)  (303 78)  (303 78)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_7/in_1
 (28 14)  (304 78)  (304 78)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_7/in_1
 (29 14)  (305 78)  (305 78)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (307 78)  (307 78)  routing T_6_4.lc_trk_g2_6 <X> T_6_4.wire_logic_cluster/lc_7/in_3
 (32 14)  (308 78)  (308 78)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (309 78)  (309 78)  routing T_6_4.lc_trk_g2_6 <X> T_6_4.wire_logic_cluster/lc_7/in_3
 (35 14)  (311 78)  (311 78)  routing T_6_4.lc_trk_g0_7 <X> T_6_4.input_2_7
 (40 14)  (316 78)  (316 78)  LC_7 Logic Functioning bit
 (41 14)  (317 78)  (317 78)  LC_7 Logic Functioning bit
 (42 14)  (318 78)  (318 78)  LC_7 Logic Functioning bit
 (43 14)  (319 78)  (319 78)  LC_7 Logic Functioning bit
 (11 15)  (287 79)  (287 79)  routing T_6_4.sp4_h_r_11 <X> T_6_4.sp4_h_l_46
 (21 15)  (297 79)  (297 79)  routing T_6_4.sp4_r_v_b_47 <X> T_6_4.lc_trk_g3_7
 (26 15)  (302 79)  (302 79)  routing T_6_4.lc_trk_g0_3 <X> T_6_4.wire_logic_cluster/lc_7/in_0
 (29 15)  (305 79)  (305 79)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (306 79)  (306 79)  routing T_6_4.lc_trk_g3_3 <X> T_6_4.wire_logic_cluster/lc_7/in_1
 (31 15)  (307 79)  (307 79)  routing T_6_4.lc_trk_g2_6 <X> T_6_4.wire_logic_cluster/lc_7/in_3
 (32 15)  (308 79)  (308 79)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (311 79)  (311 79)  routing T_6_4.lc_trk_g0_7 <X> T_6_4.input_2_7
 (40 15)  (316 79)  (316 79)  LC_7 Logic Functioning bit
 (41 15)  (317 79)  (317 79)  LC_7 Logic Functioning bit
 (43 15)  (319 79)  (319 79)  LC_7 Logic Functioning bit


LogicTile_7_4

 (0 2)  (334 66)  (334 66)  routing T_7_4.glb_netwk_3 <X> T_7_4.wire_logic_cluster/lc_7/clk
 (2 2)  (336 66)  (336 66)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (361 66)  (361 66)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_1/in_1
 (28 2)  (362 66)  (362 66)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (363 66)  (363 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (364 66)  (364 66)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_1/in_1
 (31 2)  (365 66)  (365 66)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (366 66)  (366 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (368 66)  (368 66)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_1/in_3
 (36 2)  (370 66)  (370 66)  LC_1 Logic Functioning bit
 (38 2)  (372 66)  (372 66)  LC_1 Logic Functioning bit
 (45 2)  (379 66)  (379 66)  LC_1 Logic Functioning bit
 (0 3)  (334 67)  (334 67)  routing T_7_4.glb_netwk_3 <X> T_7_4.wire_logic_cluster/lc_7/clk
 (30 3)  (364 67)  (364 67)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_1/in_1
 (31 3)  (365 67)  (365 67)  routing T_7_4.lc_trk_g1_7 <X> T_7_4.wire_logic_cluster/lc_1/in_3
 (36 3)  (370 67)  (370 67)  LC_1 Logic Functioning bit
 (38 3)  (372 67)  (372 67)  LC_1 Logic Functioning bit
 (26 4)  (360 68)  (360 68)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (32 4)  (366 68)  (366 68)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (367 68)  (367 68)  routing T_7_4.lc_trk_g2_1 <X> T_7_4.wire_logic_cluster/lc_2/in_3
 (36 4)  (370 68)  (370 68)  LC_2 Logic Functioning bit
 (38 4)  (372 68)  (372 68)  LC_2 Logic Functioning bit
 (45 4)  (379 68)  (379 68)  LC_2 Logic Functioning bit
 (14 5)  (348 69)  (348 69)  routing T_7_4.top_op_0 <X> T_7_4.lc_trk_g1_0
 (15 5)  (349 69)  (349 69)  routing T_7_4.top_op_0 <X> T_7_4.lc_trk_g1_0
 (17 5)  (351 69)  (351 69)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (26 5)  (360 69)  (360 69)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (27 5)  (361 69)  (361 69)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (28 5)  (362 69)  (362 69)  routing T_7_4.lc_trk_g3_7 <X> T_7_4.wire_logic_cluster/lc_2/in_0
 (29 5)  (363 69)  (363 69)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_7 wire_logic_cluster/lc_2/in_0
 (37 5)  (371 69)  (371 69)  LC_2 Logic Functioning bit
 (39 5)  (373 69)  (373 69)  LC_2 Logic Functioning bit
 (22 6)  (356 70)  (356 70)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (358 70)  (358 70)  routing T_7_4.top_op_7 <X> T_7_4.lc_trk_g1_7
 (2 7)  (336 71)  (336 71)  Column buffer control bit: LH_colbuf_cntl_3

 (21 7)  (355 71)  (355 71)  routing T_7_4.top_op_7 <X> T_7_4.lc_trk_g1_7
 (3 8)  (337 72)  (337 72)  routing T_7_4.sp12_h_r_1 <X> T_7_4.sp12_v_b_1
 (17 8)  (351 72)  (351 72)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (352 72)  (352 72)  routing T_7_4.wire_logic_cluster/lc_1/out <X> T_7_4.lc_trk_g2_1
 (28 8)  (362 72)  (362 72)  routing T_7_4.lc_trk_g2_1 <X> T_7_4.wire_logic_cluster/lc_4/in_1
 (29 8)  (363 72)  (363 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (366 72)  (366 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (368 72)  (368 72)  routing T_7_4.lc_trk_g1_0 <X> T_7_4.wire_logic_cluster/lc_4/in_3
 (40 8)  (374 72)  (374 72)  LC_4 Logic Functioning bit
 (42 8)  (376 72)  (376 72)  LC_4 Logic Functioning bit
 (3 9)  (337 73)  (337 73)  routing T_7_4.sp12_h_r_1 <X> T_7_4.sp12_v_b_1
 (40 9)  (374 73)  (374 73)  LC_4 Logic Functioning bit
 (42 9)  (376 73)  (376 73)  LC_4 Logic Functioning bit
 (31 10)  (365 74)  (365 74)  routing T_7_4.lc_trk_g2_4 <X> T_7_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (366 74)  (366 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (367 74)  (367 74)  routing T_7_4.lc_trk_g2_4 <X> T_7_4.wire_logic_cluster/lc_5/in_3
 (38 10)  (372 74)  (372 74)  LC_5 Logic Functioning bit
 (39 10)  (373 74)  (373 74)  LC_5 Logic Functioning bit
 (40 10)  (374 74)  (374 74)  LC_5 Logic Functioning bit
 (15 11)  (349 75)  (349 75)  routing T_7_4.sp4_v_t_33 <X> T_7_4.lc_trk_g2_4
 (16 11)  (350 75)  (350 75)  routing T_7_4.sp4_v_t_33 <X> T_7_4.lc_trk_g2_4
 (17 11)  (351 75)  (351 75)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_33 lc_trk_g2_4
 (27 11)  (361 75)  (361 75)  routing T_7_4.lc_trk_g1_0 <X> T_7_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (363 75)  (363 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_0 wire_logic_cluster/lc_5/in_0
 (32 11)  (366 75)  (366 75)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (367 75)  (367 75)  routing T_7_4.lc_trk_g2_1 <X> T_7_4.input_2_5
 (38 11)  (372 75)  (372 75)  LC_5 Logic Functioning bit
 (39 11)  (373 75)  (373 75)  LC_5 Logic Functioning bit
 (41 11)  (375 75)  (375 75)  LC_5 Logic Functioning bit
 (22 14)  (356 78)  (356 78)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (5 15)  (339 79)  (339 79)  routing T_7_4.sp4_h_l_44 <X> T_7_4.sp4_v_t_44


LogicTile_8_4

 (6 2)  (394 66)  (394 66)  routing T_8_4.sp4_h_l_42 <X> T_8_4.sp4_v_t_37
 (14 2)  (402 66)  (402 66)  routing T_8_4.sp4_v_t_1 <X> T_8_4.lc_trk_g0_4
 (22 2)  (410 66)  (410 66)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_23 lc_trk_g0_7
 (23 2)  (411 66)  (411 66)  routing T_8_4.sp4_v_b_23 <X> T_8_4.lc_trk_g0_7
 (24 2)  (412 66)  (412 66)  routing T_8_4.sp4_v_b_23 <X> T_8_4.lc_trk_g0_7
 (25 2)  (413 66)  (413 66)  routing T_8_4.sp4_v_t_3 <X> T_8_4.lc_trk_g0_6
 (14 3)  (402 67)  (402 67)  routing T_8_4.sp4_v_t_1 <X> T_8_4.lc_trk_g0_4
 (16 3)  (404 67)  (404 67)  routing T_8_4.sp4_v_t_1 <X> T_8_4.lc_trk_g0_4
 (17 3)  (405 67)  (405 67)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (410 67)  (410 67)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (411 67)  (411 67)  routing T_8_4.sp4_v_t_3 <X> T_8_4.lc_trk_g0_6
 (25 3)  (413 67)  (413 67)  routing T_8_4.sp4_v_t_3 <X> T_8_4.lc_trk_g0_6
 (26 8)  (414 72)  (414 72)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_4/in_0
 (31 8)  (419 72)  (419 72)  routing T_8_4.lc_trk_g0_7 <X> T_8_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (420 72)  (420 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_3
 (36 8)  (424 72)  (424 72)  LC_4 Logic Functioning bit
 (38 8)  (426 72)  (426 72)  LC_4 Logic Functioning bit
 (48 8)  (436 72)  (436 72)  Enable bit of Mux _out_links/OutMux5_4 => wire_logic_cluster/lc_4/out sp12_h_r_16
 (26 9)  (414 73)  (414 73)  routing T_8_4.lc_trk_g0_6 <X> T_8_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (417 73)  (417 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (31 9)  (419 73)  (419 73)  routing T_8_4.lc_trk_g0_7 <X> T_8_4.wire_logic_cluster/lc_4/in_3
 (37 9)  (425 73)  (425 73)  LC_4 Logic Functioning bit
 (39 9)  (427 73)  (427 73)  LC_4 Logic Functioning bit
 (26 10)  (414 74)  (414 74)  routing T_8_4.lc_trk_g3_4 <X> T_8_4.wire_logic_cluster/lc_5/in_0
 (27 10)  (415 74)  (415 74)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_logic_cluster/lc_5/in_1
 (28 10)  (416 74)  (416 74)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_logic_cluster/lc_5/in_1
 (29 10)  (417 74)  (417 74)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (419 74)  (419 74)  routing T_8_4.lc_trk_g0_4 <X> T_8_4.wire_logic_cluster/lc_5/in_3
 (32 10)  (420 74)  (420 74)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (37 10)  (425 74)  (425 74)  LC_5 Logic Functioning bit
 (39 10)  (427 74)  (427 74)  LC_5 Logic Functioning bit
 (40 10)  (428 74)  (428 74)  LC_5 Logic Functioning bit
 (47 10)  (435 74)  (435 74)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (50 10)  (438 74)  (438 74)  Cascade bit: LH_LC05_inmux02_5

 (27 11)  (415 75)  (415 75)  routing T_8_4.lc_trk_g3_4 <X> T_8_4.wire_logic_cluster/lc_5/in_0
 (28 11)  (416 75)  (416 75)  routing T_8_4.lc_trk_g3_4 <X> T_8_4.wire_logic_cluster/lc_5/in_0
 (29 11)  (417 75)  (417 75)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (30 11)  (418 75)  (418 75)  routing T_8_4.lc_trk_g3_3 <X> T_8_4.wire_logic_cluster/lc_5/in_1
 (36 11)  (424 75)  (424 75)  LC_5 Logic Functioning bit
 (38 11)  (426 75)  (426 75)  LC_5 Logic Functioning bit
 (40 11)  (428 75)  (428 75)  LC_5 Logic Functioning bit
 (41 11)  (429 75)  (429 75)  LC_5 Logic Functioning bit
 (43 11)  (431 75)  (431 75)  LC_5 Logic Functioning bit
 (22 12)  (410 76)  (410 76)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (411 76)  (411 76)  routing T_8_4.sp12_v_b_19 <X> T_8_4.lc_trk_g3_3
 (21 13)  (409 77)  (409 77)  routing T_8_4.sp12_v_b_19 <X> T_8_4.lc_trk_g3_3
 (15 15)  (403 79)  (403 79)  routing T_8_4.tnr_op_4 <X> T_8_4.lc_trk_g3_4
 (17 15)  (405 79)  (405 79)  Enable bit of Mux _local_links/g3_mux_4 => tnr_op_4 lc_trk_g3_4


LogicTile_9_4

 (26 0)  (468 64)  (468 64)  routing T_9_4.lc_trk_g1_7 <X> T_9_4.wire_logic_cluster/lc_0/in_0
 (31 0)  (473 64)  (473 64)  routing T_9_4.lc_trk_g0_5 <X> T_9_4.wire_logic_cluster/lc_0/in_3
 (32 0)  (474 64)  (474 64)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_3
 (35 0)  (477 64)  (477 64)  routing T_9_4.lc_trk_g0_4 <X> T_9_4.input_2_0
 (37 0)  (479 64)  (479 64)  LC_0 Logic Functioning bit
 (39 0)  (481 64)  (481 64)  LC_0 Logic Functioning bit
 (40 0)  (482 64)  (482 64)  LC_0 Logic Functioning bit
 (41 0)  (483 64)  (483 64)  LC_0 Logic Functioning bit
 (26 1)  (468 65)  (468 65)  routing T_9_4.lc_trk_g1_7 <X> T_9_4.wire_logic_cluster/lc_0/in_0
 (27 1)  (469 65)  (469 65)  routing T_9_4.lc_trk_g1_7 <X> T_9_4.wire_logic_cluster/lc_0/in_0
 (29 1)  (471 65)  (471 65)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (32 1)  (474 65)  (474 65)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (36 1)  (478 65)  (478 65)  LC_0 Logic Functioning bit
 (38 1)  (480 65)  (480 65)  LC_0 Logic Functioning bit
 (40 1)  (482 65)  (482 65)  LC_0 Logic Functioning bit
 (41 1)  (483 65)  (483 65)  LC_0 Logic Functioning bit
 (52 1)  (494 65)  (494 65)  Enable bit of Mux _out_links/OutMux9_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_1
 (15 2)  (457 66)  (457 66)  routing T_9_4.sp4_v_b_21 <X> T_9_4.lc_trk_g0_5
 (16 2)  (458 66)  (458 66)  routing T_9_4.sp4_v_b_21 <X> T_9_4.lc_trk_g0_5
 (17 2)  (459 66)  (459 66)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (26 2)  (468 66)  (468 66)  routing T_9_4.lc_trk_g0_5 <X> T_9_4.wire_logic_cluster/lc_1/in_0
 (27 2)  (469 66)  (469 66)  routing T_9_4.lc_trk_g1_7 <X> T_9_4.wire_logic_cluster/lc_1/in_1
 (29 2)  (471 66)  (471 66)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (472 66)  (472 66)  routing T_9_4.lc_trk_g1_7 <X> T_9_4.wire_logic_cluster/lc_1/in_1
 (31 2)  (473 66)  (473 66)  routing T_9_4.lc_trk_g0_4 <X> T_9_4.wire_logic_cluster/lc_1/in_3
 (32 2)  (474 66)  (474 66)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (37 2)  (479 66)  (479 66)  LC_1 Logic Functioning bit
 (39 2)  (481 66)  (481 66)  LC_1 Logic Functioning bit
 (40 2)  (482 66)  (482 66)  LC_1 Logic Functioning bit
 (41 2)  (483 66)  (483 66)  LC_1 Logic Functioning bit
 (42 2)  (484 66)  (484 66)  LC_1 Logic Functioning bit
 (43 2)  (485 66)  (485 66)  LC_1 Logic Functioning bit
 (51 2)  (493 66)  (493 66)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (14 3)  (456 67)  (456 67)  routing T_9_4.top_op_4 <X> T_9_4.lc_trk_g0_4
 (15 3)  (457 67)  (457 67)  routing T_9_4.top_op_4 <X> T_9_4.lc_trk_g0_4
 (17 3)  (459 67)  (459 67)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (29 3)  (471 67)  (471 67)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_5 wire_logic_cluster/lc_1/in_0
 (30 3)  (472 67)  (472 67)  routing T_9_4.lc_trk_g1_7 <X> T_9_4.wire_logic_cluster/lc_1/in_1
 (40 3)  (482 67)  (482 67)  LC_1 Logic Functioning bit
 (42 3)  (484 67)  (484 67)  LC_1 Logic Functioning bit
 (14 6)  (456 70)  (456 70)  routing T_9_4.lft_op_4 <X> T_9_4.lc_trk_g1_4
 (22 6)  (464 70)  (464 70)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (466 70)  (466 70)  routing T_9_4.top_op_7 <X> T_9_4.lc_trk_g1_7
 (15 7)  (457 71)  (457 71)  routing T_9_4.lft_op_4 <X> T_9_4.lc_trk_g1_4
 (17 7)  (459 71)  (459 71)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (21 7)  (463 71)  (463 71)  routing T_9_4.top_op_7 <X> T_9_4.lc_trk_g1_7
 (29 8)  (471 72)  (471 72)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (472 72)  (472 72)  routing T_9_4.lc_trk_g0_5 <X> T_9_4.wire_logic_cluster/lc_4/in_1
 (31 8)  (473 72)  (473 72)  routing T_9_4.lc_trk_g1_4 <X> T_9_4.wire_logic_cluster/lc_4/in_3
 (32 8)  (474 72)  (474 72)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (476 72)  (476 72)  routing T_9_4.lc_trk_g1_4 <X> T_9_4.wire_logic_cluster/lc_4/in_3
 (35 8)  (477 72)  (477 72)  routing T_9_4.lc_trk_g0_4 <X> T_9_4.input_2_4
 (38 8)  (480 72)  (480 72)  LC_4 Logic Functioning bit
 (39 8)  (481 72)  (481 72)  LC_4 Logic Functioning bit
 (40 8)  (482 72)  (482 72)  LC_4 Logic Functioning bit
 (41 8)  (483 72)  (483 72)  LC_4 Logic Functioning bit
 (26 9)  (468 73)  (468 73)  routing T_9_4.lc_trk_g3_3 <X> T_9_4.wire_logic_cluster/lc_4/in_0
 (27 9)  (469 73)  (469 73)  routing T_9_4.lc_trk_g3_3 <X> T_9_4.wire_logic_cluster/lc_4/in_0
 (28 9)  (470 73)  (470 73)  routing T_9_4.lc_trk_g3_3 <X> T_9_4.wire_logic_cluster/lc_4/in_0
 (29 9)  (471 73)  (471 73)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_3 wire_logic_cluster/lc_4/in_0
 (32 9)  (474 73)  (474 73)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (39 9)  (481 73)  (481 73)  LC_4 Logic Functioning bit
 (40 9)  (482 73)  (482 73)  LC_4 Logic Functioning bit
 (41 9)  (483 73)  (483 73)  LC_4 Logic Functioning bit
 (43 9)  (485 73)  (485 73)  LC_4 Logic Functioning bit
 (52 9)  (494 73)  (494 73)  Enable bit of Mux _out_links/OutMux9_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_9
 (22 12)  (464 76)  (464 76)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (21 13)  (463 77)  (463 77)  routing T_9_4.sp4_r_v_b_43 <X> T_9_4.lc_trk_g3_3


RAM_Tile_10_4



LogicTile_11_4



LogicTile_12_4

 (8 7)  (600 71)  (600 71)  routing T_12_4.sp4_h_r_4 <X> T_12_4.sp4_v_t_41
 (9 7)  (601 71)  (601 71)  routing T_12_4.sp4_h_r_4 <X> T_12_4.sp4_v_t_41


IO_Tile_13_4

 (3 1)  (649 65)  (649 65)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 70)  (648 70)  IO control bit: IORIGHT_REN_0

 (0 9)  (646 73)  (646 73)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (649 73)  (649 73)  IO control bit: IORIGHT_IE_0

 (17 13)  (663 77)  (663 77)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 54)  (14 54)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 57)  (14 57)  IO control bit: IOLEFT_IE_0



LogicTile_2_3

 (0 0)  (72 48)  (72 48)  Negative Clock bit

 (0 2)  (72 50)  (72 50)  routing T_2_3.glb_netwk_3 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (2 2)  (74 50)  (74 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (72 51)  (72 51)  routing T_2_3.glb_netwk_3 <X> T_2_3.wire_logic_cluster/lc_7/clk
 (21 6)  (93 54)  (93 54)  routing T_2_3.wire_logic_cluster/lc_7/out <X> T_2_3.lc_trk_g1_7
 (22 6)  (94 54)  (94 54)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (17 11)  (89 59)  (89 59)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (94 59)  (94 59)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (96 59)  (96 59)  routing T_2_3.tnl_op_6 <X> T_2_3.lc_trk_g2_6
 (25 11)  (97 59)  (97 59)  routing T_2_3.tnl_op_6 <X> T_2_3.lc_trk_g2_6
 (0 14)  (72 62)  (72 62)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_7/s_r
 (1 14)  (73 62)  (73 62)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (28 14)  (100 62)  (100 62)  routing T_2_3.lc_trk_g2_6 <X> T_2_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (101 62)  (101 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (102 62)  (102 62)  routing T_2_3.lc_trk_g2_6 <X> T_2_3.wire_logic_cluster/lc_7/in_1
 (31 14)  (103 62)  (103 62)  routing T_2_3.lc_trk_g1_7 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (104 62)  (104 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (106 62)  (106 62)  routing T_2_3.lc_trk_g1_7 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (36 14)  (108 62)  (108 62)  LC_7 Logic Functioning bit
 (39 14)  (111 62)  (111 62)  LC_7 Logic Functioning bit
 (41 14)  (113 62)  (113 62)  LC_7 Logic Functioning bit
 (42 14)  (114 62)  (114 62)  LC_7 Logic Functioning bit
 (45 14)  (117 62)  (117 62)  LC_7 Logic Functioning bit
 (1 15)  (73 63)  (73 63)  routing T_2_3.lc_trk_g2_4 <X> T_2_3.wire_logic_cluster/lc_7/s_r
 (30 15)  (102 63)  (102 63)  routing T_2_3.lc_trk_g2_6 <X> T_2_3.wire_logic_cluster/lc_7/in_1
 (31 15)  (103 63)  (103 63)  routing T_2_3.lc_trk_g1_7 <X> T_2_3.wire_logic_cluster/lc_7/in_3
 (36 15)  (108 63)  (108 63)  LC_7 Logic Functioning bit
 (39 15)  (111 63)  (111 63)  LC_7 Logic Functioning bit
 (41 15)  (113 63)  (113 63)  LC_7 Logic Functioning bit
 (42 15)  (114 63)  (114 63)  LC_7 Logic Functioning bit


RAM_Tile_3_3

 (7 1)  (133 49)  (133 49)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_3

 (0 0)  (168 48)  (168 48)  Negative Clock bit

 (0 2)  (168 50)  (168 50)  routing T_4_3.glb_netwk_3 <X> T_4_3.wire_logic_cluster/lc_7/clk
 (2 2)  (170 50)  (170 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (168 51)  (168 51)  routing T_4_3.glb_netwk_3 <X> T_4_3.wire_logic_cluster/lc_7/clk
 (0 4)  (168 52)  (168 52)  routing T_4_3.lc_trk_g3_3 <X> T_4_3.wire_logic_cluster/lc_7/cen
 (1 4)  (169 52)  (169 52)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (168 53)  (168 53)  routing T_4_3.lc_trk_g3_3 <X> T_4_3.wire_logic_cluster/lc_7/cen
 (1 5)  (169 53)  (169 53)  routing T_4_3.lc_trk_g3_3 <X> T_4_3.wire_logic_cluster/lc_7/cen
 (14 6)  (182 54)  (182 54)  routing T_4_3.sp4_h_l_1 <X> T_4_3.lc_trk_g1_4
 (28 6)  (196 54)  (196 54)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (197 54)  (197 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (198 54)  (198 54)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_3/in_1
 (31 6)  (199 54)  (199 54)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_3/in_3
 (32 6)  (200 54)  (200 54)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (201 54)  (201 54)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_3/in_3
 (34 6)  (202 54)  (202 54)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_3/in_3
 (35 6)  (203 54)  (203 54)  routing T_4_3.lc_trk_g1_4 <X> T_4_3.input_2_3
 (38 6)  (206 54)  (206 54)  LC_3 Logic Functioning bit
 (45 6)  (213 54)  (213 54)  LC_3 Logic Functioning bit
 (46 6)  (214 54)  (214 54)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (52 6)  (220 54)  (220 54)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (15 7)  (183 55)  (183 55)  routing T_4_3.sp4_h_l_1 <X> T_4_3.lc_trk_g1_4
 (16 7)  (184 55)  (184 55)  routing T_4_3.sp4_h_l_1 <X> T_4_3.lc_trk_g1_4
 (17 7)  (185 55)  (185 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_1 lc_trk_g1_4
 (28 7)  (196 55)  (196 55)  routing T_4_3.lc_trk_g2_1 <X> T_4_3.wire_logic_cluster/lc_3/in_0
 (29 7)  (197 55)  (197 55)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (200 55)  (200 55)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_4 input_2_3
 (34 7)  (202 55)  (202 55)  routing T_4_3.lc_trk_g1_4 <X> T_4_3.input_2_3
 (37 7)  (205 55)  (205 55)  LC_3 Logic Functioning bit
 (38 7)  (206 55)  (206 55)  LC_3 Logic Functioning bit
 (39 7)  (207 55)  (207 55)  LC_3 Logic Functioning bit
 (40 7)  (208 55)  (208 55)  LC_3 Logic Functioning bit
 (42 7)  (210 55)  (210 55)  LC_3 Logic Functioning bit
 (53 7)  (221 55)  (221 55)  Enable bit of Mux _out_links/OutMuxb_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_39
 (15 8)  (183 56)  (183 56)  routing T_4_3.rgt_op_1 <X> T_4_3.lc_trk_g2_1
 (17 8)  (185 56)  (185 56)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (186 56)  (186 56)  routing T_4_3.rgt_op_1 <X> T_4_3.lc_trk_g2_1
 (21 8)  (189 56)  (189 56)  routing T_4_3.rgt_op_3 <X> T_4_3.lc_trk_g2_3
 (22 8)  (190 56)  (190 56)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (192 56)  (192 56)  routing T_4_3.rgt_op_3 <X> T_4_3.lc_trk_g2_3
 (15 11)  (183 59)  (183 59)  routing T_4_3.tnr_op_4 <X> T_4_3.lc_trk_g2_4
 (17 11)  (185 59)  (185 59)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 12)  (190 60)  (190 60)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (191 60)  (191 60)  routing T_4_3.sp4_v_t_30 <X> T_4_3.lc_trk_g3_3
 (24 12)  (192 60)  (192 60)  routing T_4_3.sp4_v_t_30 <X> T_4_3.lc_trk_g3_3
 (4 14)  (172 62)  (172 62)  routing T_4_3.sp4_h_r_9 <X> T_4_3.sp4_v_t_44
 (15 14)  (183 62)  (183 62)  routing T_4_3.tnr_op_5 <X> T_4_3.lc_trk_g3_5
 (17 14)  (185 62)  (185 62)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (28 14)  (196 62)  (196 62)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (29 14)  (197 62)  (197 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (198 62)  (198 62)  routing T_4_3.lc_trk_g2_4 <X> T_4_3.wire_logic_cluster/lc_7/in_1
 (31 14)  (199 62)  (199 62)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_7/in_3
 (32 14)  (200 62)  (200 62)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (201 62)  (201 62)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_7/in_3
 (34 14)  (202 62)  (202 62)  routing T_4_3.lc_trk_g3_5 <X> T_4_3.wire_logic_cluster/lc_7/in_3
 (35 14)  (203 62)  (203 62)  routing T_4_3.lc_trk_g1_4 <X> T_4_3.input_2_7
 (36 14)  (204 62)  (204 62)  LC_7 Logic Functioning bit
 (45 14)  (213 62)  (213 62)  LC_7 Logic Functioning bit
 (46 14)  (214 62)  (214 62)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (51 14)  (219 62)  (219 62)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (52 14)  (220 62)  (220 62)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (5 15)  (173 63)  (173 63)  routing T_4_3.sp4_h_r_9 <X> T_4_3.sp4_v_t_44
 (26 15)  (194 63)  (194 63)  routing T_4_3.lc_trk_g2_3 <X> T_4_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (196 63)  (196 63)  routing T_4_3.lc_trk_g2_3 <X> T_4_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (197 63)  (197 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (200 63)  (200 63)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (202 63)  (202 63)  routing T_4_3.lc_trk_g1_4 <X> T_4_3.input_2_7
 (36 15)  (204 63)  (204 63)  LC_7 Logic Functioning bit
 (37 15)  (205 63)  (205 63)  LC_7 Logic Functioning bit
 (39 15)  (207 63)  (207 63)  LC_7 Logic Functioning bit
 (40 15)  (208 63)  (208 63)  LC_7 Logic Functioning bit
 (42 15)  (210 63)  (210 63)  LC_7 Logic Functioning bit
 (48 15)  (216 63)  (216 63)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3
 (51 15)  (219 63)  (219 63)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_5_3

 (0 0)  (222 48)  (222 48)  Negative Clock bit

 (27 0)  (249 48)  (249 48)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_0/in_1
 (28 0)  (250 48)  (250 48)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_0/in_1
 (29 0)  (251 48)  (251 48)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (266 48)  (266 48)  LC_0 Logic Functioning bit
 (52 0)  (274 48)  (274 48)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (27 1)  (249 49)  (249 49)  routing T_5_3.lc_trk_g3_1 <X> T_5_3.wire_logic_cluster/lc_0/in_0
 (28 1)  (250 49)  (250 49)  routing T_5_3.lc_trk_g3_1 <X> T_5_3.wire_logic_cluster/lc_0/in_0
 (29 1)  (251 49)  (251 49)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (252 49)  (252 49)  routing T_5_3.lc_trk_g3_2 <X> T_5_3.wire_logic_cluster/lc_0/in_1
 (37 1)  (259 49)  (259 49)  LC_0 Logic Functioning bit
 (39 1)  (261 49)  (261 49)  LC_0 Logic Functioning bit
 (40 1)  (262 49)  (262 49)  LC_0 Logic Functioning bit
 (42 1)  (264 49)  (264 49)  LC_0 Logic Functioning bit
 (50 1)  (272 49)  (272 49)  Carry_In_Mux bit 

 (0 2)  (222 50)  (222 50)  routing T_5_3.glb_netwk_3 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (2 2)  (224 50)  (224 50)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (249 50)  (249 50)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (29 2)  (251 50)  (251 50)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (254 50)  (254 50)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (258 50)  (258 50)  LC_1 Logic Functioning bit
 (37 2)  (259 50)  (259 50)  LC_1 Logic Functioning bit
 (38 2)  (260 50)  (260 50)  LC_1 Logic Functioning bit
 (39 2)  (261 50)  (261 50)  LC_1 Logic Functioning bit
 (44 2)  (266 50)  (266 50)  LC_1 Logic Functioning bit
 (0 3)  (222 51)  (222 51)  routing T_5_3.glb_netwk_3 <X> T_5_3.wire_logic_cluster/lc_7/clk
 (14 3)  (236 51)  (236 51)  routing T_5_3.top_op_4 <X> T_5_3.lc_trk_g0_4
 (15 3)  (237 51)  (237 51)  routing T_5_3.top_op_4 <X> T_5_3.lc_trk_g0_4
 (17 3)  (239 51)  (239 51)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (30 3)  (252 51)  (252 51)  routing T_5_3.lc_trk_g1_3 <X> T_5_3.wire_logic_cluster/lc_1/in_1
 (40 3)  (262 51)  (262 51)  LC_1 Logic Functioning bit
 (41 3)  (263 51)  (263 51)  LC_1 Logic Functioning bit
 (42 3)  (264 51)  (264 51)  LC_1 Logic Functioning bit
 (43 3)  (265 51)  (265 51)  LC_1 Logic Functioning bit
 (0 4)  (222 52)  (222 52)  routing T_5_3.lc_trk_g2_2 <X> T_5_3.wire_logic_cluster/lc_7/cen
 (1 4)  (223 52)  (223 52)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (21 4)  (243 52)  (243 52)  routing T_5_3.lft_op_3 <X> T_5_3.lc_trk_g1_3
 (22 4)  (244 52)  (244 52)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (246 52)  (246 52)  routing T_5_3.lft_op_3 <X> T_5_3.lc_trk_g1_3
 (26 4)  (248 52)  (248 52)  routing T_5_3.lc_trk_g0_4 <X> T_5_3.wire_logic_cluster/lc_2/in_0
 (27 4)  (249 52)  (249 52)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_2/in_1
 (29 4)  (251 52)  (251 52)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_1
 (30 4)  (252 52)  (252 52)  routing T_5_3.lc_trk_g1_4 <X> T_5_3.wire_logic_cluster/lc_2/in_1
 (32 4)  (254 52)  (254 52)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (37 4)  (259 52)  (259 52)  LC_2 Logic Functioning bit
 (39 4)  (261 52)  (261 52)  LC_2 Logic Functioning bit
 (44 4)  (266 52)  (266 52)  LC_2 Logic Functioning bit
 (45 4)  (267 52)  (267 52)  LC_2 Logic Functioning bit
 (46 4)  (268 52)  (268 52)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (52 4)  (274 52)  (274 52)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (223 53)  (223 53)  routing T_5_3.lc_trk_g2_2 <X> T_5_3.wire_logic_cluster/lc_7/cen
 (29 5)  (251 53)  (251 53)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (41 5)  (263 53)  (263 53)  LC_2 Logic Functioning bit
 (43 5)  (265 53)  (265 53)  LC_2 Logic Functioning bit
 (53 5)  (275 53)  (275 53)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (14 6)  (236 54)  (236 54)  routing T_5_3.sp4_h_l_9 <X> T_5_3.lc_trk_g1_4
 (17 6)  (239 54)  (239 54)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (240 54)  (240 54)  routing T_5_3.wire_logic_cluster/lc_5/out <X> T_5_3.lc_trk_g1_5
 (25 6)  (247 54)  (247 54)  routing T_5_3.wire_logic_cluster/lc_6/out <X> T_5_3.lc_trk_g1_6
 (27 6)  (249 54)  (249 54)  routing T_5_3.lc_trk_g3_3 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (28 6)  (250 54)  (250 54)  routing T_5_3.lc_trk_g3_3 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (29 6)  (251 54)  (251 54)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (254 54)  (254 54)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (258 54)  (258 54)  LC_3 Logic Functioning bit
 (37 6)  (259 54)  (259 54)  LC_3 Logic Functioning bit
 (38 6)  (260 54)  (260 54)  LC_3 Logic Functioning bit
 (39 6)  (261 54)  (261 54)  LC_3 Logic Functioning bit
 (44 6)  (266 54)  (266 54)  LC_3 Logic Functioning bit
 (14 7)  (236 55)  (236 55)  routing T_5_3.sp4_h_l_9 <X> T_5_3.lc_trk_g1_4
 (15 7)  (237 55)  (237 55)  routing T_5_3.sp4_h_l_9 <X> T_5_3.lc_trk_g1_4
 (16 7)  (238 55)  (238 55)  routing T_5_3.sp4_h_l_9 <X> T_5_3.lc_trk_g1_4
 (17 7)  (239 55)  (239 55)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_l_9 lc_trk_g1_4
 (22 7)  (244 55)  (244 55)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (252 55)  (252 55)  routing T_5_3.lc_trk_g3_3 <X> T_5_3.wire_logic_cluster/lc_3/in_1
 (40 7)  (262 55)  (262 55)  LC_3 Logic Functioning bit
 (41 7)  (263 55)  (263 55)  LC_3 Logic Functioning bit
 (42 7)  (264 55)  (264 55)  LC_3 Logic Functioning bit
 (43 7)  (265 55)  (265 55)  LC_3 Logic Functioning bit
 (26 8)  (248 56)  (248 56)  routing T_5_3.lc_trk_g0_4 <X> T_5_3.wire_logic_cluster/lc_4/in_0
 (27 8)  (249 56)  (249 56)  routing T_5_3.lc_trk_g3_4 <X> T_5_3.wire_logic_cluster/lc_4/in_1
 (28 8)  (250 56)  (250 56)  routing T_5_3.lc_trk_g3_4 <X> T_5_3.wire_logic_cluster/lc_4/in_1
 (29 8)  (251 56)  (251 56)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (252 56)  (252 56)  routing T_5_3.lc_trk_g3_4 <X> T_5_3.wire_logic_cluster/lc_4/in_1
 (32 8)  (254 56)  (254 56)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (259 56)  (259 56)  LC_4 Logic Functioning bit
 (39 8)  (261 56)  (261 56)  LC_4 Logic Functioning bit
 (44 8)  (266 56)  (266 56)  LC_4 Logic Functioning bit
 (45 8)  (267 56)  (267 56)  LC_4 Logic Functioning bit
 (22 9)  (244 57)  (244 57)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (245 57)  (245 57)  routing T_5_3.sp4_v_b_42 <X> T_5_3.lc_trk_g2_2
 (24 9)  (246 57)  (246 57)  routing T_5_3.sp4_v_b_42 <X> T_5_3.lc_trk_g2_2
 (29 9)  (251 57)  (251 57)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (41 9)  (263 57)  (263 57)  LC_4 Logic Functioning bit
 (43 9)  (265 57)  (265 57)  LC_4 Logic Functioning bit
 (16 10)  (238 58)  (238 58)  routing T_5_3.sp4_v_b_37 <X> T_5_3.lc_trk_g2_5
 (17 10)  (239 58)  (239 58)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (240 58)  (240 58)  routing T_5_3.sp4_v_b_37 <X> T_5_3.lc_trk_g2_5
 (21 10)  (243 58)  (243 58)  routing T_5_3.wire_logic_cluster/lc_7/out <X> T_5_3.lc_trk_g2_7
 (22 10)  (244 58)  (244 58)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (248 58)  (248 58)  routing T_5_3.lc_trk_g2_5 <X> T_5_3.wire_logic_cluster/lc_5/in_0
 (27 10)  (249 58)  (249 58)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_5/in_1
 (29 10)  (251 58)  (251 58)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (252 58)  (252 58)  routing T_5_3.lc_trk_g1_5 <X> T_5_3.wire_logic_cluster/lc_5/in_1
 (32 10)  (254 58)  (254 58)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (37 10)  (259 58)  (259 58)  LC_5 Logic Functioning bit
 (39 10)  (261 58)  (261 58)  LC_5 Logic Functioning bit
 (44 10)  (266 58)  (266 58)  LC_5 Logic Functioning bit
 (45 10)  (267 58)  (267 58)  LC_5 Logic Functioning bit
 (18 11)  (240 59)  (240 59)  routing T_5_3.sp4_v_b_37 <X> T_5_3.lc_trk_g2_5
 (28 11)  (250 59)  (250 59)  routing T_5_3.lc_trk_g2_5 <X> T_5_3.wire_logic_cluster/lc_5/in_0
 (29 11)  (251 59)  (251 59)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (41 11)  (263 59)  (263 59)  LC_5 Logic Functioning bit
 (43 11)  (265 59)  (265 59)  LC_5 Logic Functioning bit
 (17 12)  (239 60)  (239 60)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (21 12)  (243 60)  (243 60)  routing T_5_3.sp4_h_r_43 <X> T_5_3.lc_trk_g3_3
 (22 12)  (244 60)  (244 60)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (245 60)  (245 60)  routing T_5_3.sp4_h_r_43 <X> T_5_3.lc_trk_g3_3
 (24 12)  (246 60)  (246 60)  routing T_5_3.sp4_h_r_43 <X> T_5_3.lc_trk_g3_3
 (25 12)  (247 60)  (247 60)  routing T_5_3.sp4_h_r_34 <X> T_5_3.lc_trk_g3_2
 (26 12)  (248 60)  (248 60)  routing T_5_3.lc_trk_g0_4 <X> T_5_3.wire_logic_cluster/lc_6/in_0
 (27 12)  (249 60)  (249 60)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (29 12)  (251 60)  (251 60)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (252 60)  (252 60)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (32 12)  (254 60)  (254 60)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (37 12)  (259 60)  (259 60)  LC_6 Logic Functioning bit
 (39 12)  (261 60)  (261 60)  LC_6 Logic Functioning bit
 (44 12)  (266 60)  (266 60)  LC_6 Logic Functioning bit
 (45 12)  (267 60)  (267 60)  LC_6 Logic Functioning bit
 (21 13)  (243 61)  (243 61)  routing T_5_3.sp4_h_r_43 <X> T_5_3.lc_trk_g3_3
 (22 13)  (244 61)  (244 61)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_34 lc_trk_g3_2
 (23 13)  (245 61)  (245 61)  routing T_5_3.sp4_h_r_34 <X> T_5_3.lc_trk_g3_2
 (24 13)  (246 61)  (246 61)  routing T_5_3.sp4_h_r_34 <X> T_5_3.lc_trk_g3_2
 (29 13)  (251 61)  (251 61)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (252 61)  (252 61)  routing T_5_3.lc_trk_g1_6 <X> T_5_3.wire_logic_cluster/lc_6/in_1
 (41 13)  (263 61)  (263 61)  LC_6 Logic Functioning bit
 (43 13)  (265 61)  (265 61)  LC_6 Logic Functioning bit
 (14 14)  (236 62)  (236 62)  routing T_5_3.wire_logic_cluster/lc_4/out <X> T_5_3.lc_trk_g3_4
 (26 14)  (248 62)  (248 62)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.wire_logic_cluster/lc_7/in_0
 (29 14)  (251 62)  (251 62)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (252 62)  (252 62)  routing T_5_3.lc_trk_g0_4 <X> T_5_3.wire_logic_cluster/lc_7/in_1
 (32 14)  (254 62)  (254 62)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (259 62)  (259 62)  LC_7 Logic Functioning bit
 (39 14)  (261 62)  (261 62)  LC_7 Logic Functioning bit
 (45 14)  (267 62)  (267 62)  LC_7 Logic Functioning bit
 (17 15)  (239 63)  (239 63)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (26 15)  (248 63)  (248 63)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.wire_logic_cluster/lc_7/in_0
 (28 15)  (250 63)  (250 63)  routing T_5_3.lc_trk_g2_7 <X> T_5_3.wire_logic_cluster/lc_7/in_0
 (29 15)  (251 63)  (251 63)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (40 15)  (262 63)  (262 63)  LC_7 Logic Functioning bit
 (42 15)  (264 63)  (264 63)  LC_7 Logic Functioning bit


LogicTile_6_3

 (3 6)  (279 54)  (279 54)  routing T_6_3.sp12_h_r_0 <X> T_6_3.sp12_v_t_23
 (3 7)  (279 55)  (279 55)  routing T_6_3.sp12_h_r_0 <X> T_6_3.sp12_v_t_23
 (5 11)  (281 59)  (281 59)  routing T_6_3.sp4_h_l_43 <X> T_6_3.sp4_v_t_43


LogicTile_7_3

 (8 2)  (342 50)  (342 50)  routing T_7_3.sp4_v_t_36 <X> T_7_3.sp4_h_l_36
 (9 2)  (343 50)  (343 50)  routing T_7_3.sp4_v_t_36 <X> T_7_3.sp4_h_l_36
 (10 7)  (344 55)  (344 55)  routing T_7_3.sp4_h_l_46 <X> T_7_3.sp4_v_t_41
 (8 14)  (342 62)  (342 62)  routing T_7_3.sp4_v_t_47 <X> T_7_3.sp4_h_l_47
 (9 14)  (343 62)  (343 62)  routing T_7_3.sp4_v_t_47 <X> T_7_3.sp4_h_l_47
 (12 15)  (346 63)  (346 63)  routing T_7_3.sp4_h_l_46 <X> T_7_3.sp4_v_t_46


RAM_Tile_10_3

 (7 1)  (503 49)  (503 49)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_3

 (3 1)  (649 49)  (649 49)  IO control bit: IORIGHT_REN_1

 (2 6)  (648 54)  (648 54)  IO control bit: IORIGHT_REN_0

 (3 9)  (649 57)  (649 57)  IO control bit: IORIGHT_IE_0

 (17 9)  (663 57)  (663 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (663 61)  (663 61)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (1 0)  (16 32)  (16 32)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_24
 (3 1)  (14 33)  (14 33)  IO control bit: BIOLEFT_REN_1

 (17 3)  (0 35)  (0 35)  IOB_0 IO Functioning bit
 (2 6)  (15 38)  (15 38)  IO control bit: BIOLEFT_REN_0

 (16 8)  (1 40)  (1 40)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (17 13)  (0 45)  (0 45)  IOB_1 IO Functioning bit


LogicTile_2_2

 (3 7)  (75 39)  (75 39)  routing T_2_2.sp12_h_l_23 <X> T_2_2.sp12_v_t_23
 (4 8)  (76 40)  (76 40)  routing T_2_2.sp4_h_l_37 <X> T_2_2.sp4_v_b_6
 (6 8)  (78 40)  (78 40)  routing T_2_2.sp4_h_l_37 <X> T_2_2.sp4_v_b_6
 (5 9)  (77 41)  (77 41)  routing T_2_2.sp4_h_l_37 <X> T_2_2.sp4_v_b_6


RAM_Tile_3_2

 (12 4)  (138 36)  (138 36)  routing T_3_2.sp4_v_b_5 <X> T_3_2.sp4_h_r_5
 (11 5)  (137 37)  (137 37)  routing T_3_2.sp4_v_b_5 <X> T_3_2.sp4_h_r_5


LogicTile_7_2

 (10 15)  (344 47)  (344 47)  routing T_7_2.sp4_h_l_40 <X> T_7_2.sp4_v_t_47


IO_Tile_13_2

 (3 1)  (649 33)  (649 33)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 38)  (648 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 38)  (649 38)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 41)  (649 41)  IO control bit: BIORIGHT_IE_0



IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: BIOLEFT_REN_0

 (3 6)  (14 22)  (14 22)  IO control bit: BIOLEFT_IE_1

 (3 9)  (14 25)  (14 25)  IO control bit: BIOLEFT_IE_0



LogicTile_2_1

 (5 0)  (77 16)  (77 16)  routing T_2_1.sp4_v_b_0 <X> T_2_1.sp4_h_r_0
 (6 1)  (78 17)  (78 17)  routing T_2_1.sp4_v_b_0 <X> T_2_1.sp4_h_r_0
 (22 1)  (94 17)  (94 17)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (96 17)  (96 17)  routing T_2_1.bot_op_2 <X> T_2_1.lc_trk_g0_2
 (22 4)  (94 20)  (94 20)  Enable bit of Mux _local_links/g1_mux_3 => sp4_v_b_19 lc_trk_g1_3
 (23 4)  (95 20)  (95 20)  routing T_2_1.sp4_v_b_19 <X> T_2_1.lc_trk_g1_3
 (24 4)  (96 20)  (96 20)  routing T_2_1.sp4_v_b_19 <X> T_2_1.lc_trk_g1_3
 (29 6)  (101 22)  (101 22)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (104 22)  (104 22)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (106 22)  (106 22)  routing T_2_1.lc_trk_g1_3 <X> T_2_1.wire_logic_cluster/lc_3/in_3
 (37 6)  (109 22)  (109 22)  LC_3 Logic Functioning bit
 (39 6)  (111 22)  (111 22)  LC_3 Logic Functioning bit
 (46 6)  (118 22)  (118 22)  Enable bit of Mux _out_links/OutMux7_3 => wire_logic_cluster/lc_3/out sp4_h_l_11
 (30 7)  (102 23)  (102 23)  routing T_2_1.lc_trk_g0_2 <X> T_2_1.wire_logic_cluster/lc_3/in_1
 (31 7)  (103 23)  (103 23)  routing T_2_1.lc_trk_g1_3 <X> T_2_1.wire_logic_cluster/lc_3/in_3
 (37 7)  (109 23)  (109 23)  LC_3 Logic Functioning bit
 (39 7)  (111 23)  (111 23)  LC_3 Logic Functioning bit


RAM_Tile_3_1

 (7 1)  (133 17)  (133 17)  Ram config bit: MEMB_Power_Up_Control



LogicTile_4_1

 (15 5)  (183 21)  (183 21)  routing T_4_1.bot_op_0 <X> T_4_1.lc_trk_g1_0
 (17 5)  (185 21)  (185 21)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (14 9)  (182 25)  (182 25)  routing T_4_1.sp4_h_r_24 <X> T_4_1.lc_trk_g2_0
 (15 9)  (183 25)  (183 25)  routing T_4_1.sp4_h_r_24 <X> T_4_1.lc_trk_g2_0
 (16 9)  (184 25)  (184 25)  routing T_4_1.sp4_h_r_24 <X> T_4_1.lc_trk_g2_0
 (17 9)  (185 25)  (185 25)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_24 lc_trk_g2_0
 (25 10)  (193 26)  (193 26)  routing T_4_1.sp4_h_r_46 <X> T_4_1.lc_trk_g2_6
 (26 10)  (194 26)  (194 26)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_5/in_0
 (28 10)  (196 26)  (196 26)  routing T_4_1.lc_trk_g2_0 <X> T_4_1.wire_logic_cluster/lc_5/in_1
 (29 10)  (197 26)  (197 26)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (199 26)  (199 26)  routing T_4_1.lc_trk_g2_6 <X> T_4_1.wire_logic_cluster/lc_5/in_3
 (32 10)  (200 26)  (200 26)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (201 26)  (201 26)  routing T_4_1.lc_trk_g2_6 <X> T_4_1.wire_logic_cluster/lc_5/in_3
 (39 10)  (207 26)  (207 26)  LC_5 Logic Functioning bit
 (46 10)  (214 26)  (214 26)  Enable bit of Mux _out_links/OutMux7_5 => wire_logic_cluster/lc_5/out sp4_h_l_15
 (52 10)  (220 26)  (220 26)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (190 27)  (190 27)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (191 27)  (191 27)  routing T_4_1.sp4_h_r_46 <X> T_4_1.lc_trk_g2_6
 (24 11)  (192 27)  (192 27)  routing T_4_1.sp4_h_r_46 <X> T_4_1.lc_trk_g2_6
 (25 11)  (193 27)  (193 27)  routing T_4_1.sp4_h_r_46 <X> T_4_1.lc_trk_g2_6
 (27 11)  (195 27)  (195 27)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_5/in_0
 (28 11)  (196 27)  (196 27)  routing T_4_1.lc_trk_g3_4 <X> T_4_1.wire_logic_cluster/lc_5/in_0
 (29 11)  (197 27)  (197 27)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (199 27)  (199 27)  routing T_4_1.lc_trk_g2_6 <X> T_4_1.wire_logic_cluster/lc_5/in_3
 (32 11)  (200 27)  (200 27)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_0 input_2_5
 (34 11)  (202 27)  (202 27)  routing T_4_1.lc_trk_g1_0 <X> T_4_1.input_2_5
 (46 11)  (214 27)  (214 27)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (14 15)  (182 31)  (182 31)  routing T_4_1.sp4_h_l_17 <X> T_4_1.lc_trk_g3_4
 (15 15)  (183 31)  (183 31)  routing T_4_1.sp4_h_l_17 <X> T_4_1.lc_trk_g3_4
 (16 15)  (184 31)  (184 31)  routing T_4_1.sp4_h_l_17 <X> T_4_1.lc_trk_g3_4
 (17 15)  (185 31)  (185 31)  Enable bit of Mux _local_links/g3_mux_4 => sp4_h_l_17 lc_trk_g3_4


LogicTile_6_1

 (12 3)  (288 19)  (288 19)  routing T_6_1.sp4_h_l_39 <X> T_6_1.sp4_v_t_39
 (9 6)  (285 22)  (285 22)  routing T_6_1.sp4_v_b_4 <X> T_6_1.sp4_h_l_41


LogicTile_8_1

 (6 6)  (394 22)  (394 22)  routing T_8_1.sp4_h_l_47 <X> T_8_1.sp4_v_t_38


RAM_Tile_10_1

 (7 1)  (503 17)  (503 17)  Ram config bit: MEMB_Power_Up_Control



IO_Tile_13_1

 (3 1)  (649 17)  (649 17)  IO control bit: BIORIGHT_REN_1

 (2 6)  (648 22)  (648 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (649 22)  (649 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (649 25)  (649 25)  IO control bit: BIORIGHT_IE_0



IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (45 8)  (45 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (45 6)  (45 6)  IO control bit: BIODOWN_IE_0



IO_Tile_2_0

 (0 1)  (95 14)  (95 14)  Enable bit of Mux _out_links/OutMux0_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_0
 (3 1)  (99 14)  (99 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (77 13)  (77 13)  IOB_0 IO Functioning bit
 (2 6)  (98 8)  (98 8)  IO control bit: BIODOWN_REN_0

 (17 13)  (77 2)  (77 2)  IOB_1 IO Functioning bit


IO_Tile_3_0

 (0 0)  (149 15)  (149 15)  Enable bit of Mux _out_links/OutMux2_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_16
 (3 1)  (153 14)  (153 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (131 13)  (131 13)  IOB_0 IO Functioning bit
 (2 6)  (152 8)  (152 8)  IO control bit: BIODOWN_REN_0

 (16 8)  (130 7)  (130 7)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (131 2)  (131 2)  IOB_1 IO Functioning bit


IO_Tile_4_0

 (3 1)  (195 14)  (195 14)  IO control bit: BIODOWN_REN_1

 (17 3)  (173 13)  (173 13)  IOB_0 IO Functioning bit
 (2 6)  (194 8)  (194 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (195 8)  (195 8)  IO control bit: BIODOWN_IE_1



IO_Tile_5_0

 (3 1)  (249 14)  (249 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (248 8)  (248 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (249 8)  (249 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (249 6)  (249 6)  IO control bit: BIODOWN_IE_0



IO_Tile_6_0

 (3 1)  (303 14)  (303 14)  IO control bit: GIODOWN1_REN_1

 (17 3)  (281 13)  (281 13)  IOB_0 IO Functioning bit
 (17 5)  (281 10)  (281 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (302 8)  (302 8)  IO control bit: GIODOWN1_REN_0

 (0 9)  (299 6)  (299 6)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_vert_4
 (17 13)  (281 2)  (281 2)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (3 1)  (361 14)  (361 14)  IO control bit: GIODOWN0_REN_1

 (17 2)  (339 12)  (339 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (339 13)  (339 13)  IOB_0 IO Functioning bit
 (2 6)  (360 8)  (360 8)  IO control bit: GIODOWN0_REN_0

 (3 6)  (361 8)  (361 8)  IO control bit: GIODOWN0_IE_1

 (12 10)  (368 4)  (368 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (369 4)  (369 4)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (338 4)  (338 4)  IOB_1 IO Functioning bit
 (12 11)  (368 5)  (368 5)  routing T_7_0.lc_trk_g1_6 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (369 5)  (369 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (339 2)  (339 2)  IOB_1 IO Functioning bit
 (4 14)  (350 0)  (350 0)  routing T_7_0.span12_vert_6 <X> T_7_0.lc_trk_g1_6
 (16 14)  (338 0)  (338 0)  IOB_1 IO Functioning bit
 (4 15)  (350 1)  (350 1)  routing T_7_0.span12_vert_6 <X> T_7_0.lc_trk_g1_6
 (5 15)  (351 1)  (351 1)  routing T_7_0.span12_vert_6 <X> T_7_0.lc_trk_g1_6
 (7 15)  (353 1)  (353 1)  Enable bit of Mux _local_links/g1_mux_6 => span12_vert_6 lc_trk_g1_6


IO_Tile_8_0

 (3 1)  (415 14)  (415 14)  IO control bit: IODOWN_REN_1

 (2 6)  (414 8)  (414 8)  IO control bit: IODOWN_REN_0

 (3 6)  (415 8)  (415 8)  IO control bit: IODOWN_IE_1

 (3 9)  (415 6)  (415 6)  IO control bit: IODOWN_IE_0



IO_Tile_9_0

 (6 0)  (460 15)  (460 15)  routing T_9_0.span12_vert_9 <X> T_9_0.lc_trk_g0_1
 (7 0)  (461 15)  (461 15)  Enable bit of Mux _local_links/g0_mux_1 => span12_vert_9 lc_trk_g0_1
 (3 1)  (469 14)  (469 14)  IO control bit: IODOWN_REN_1

 (2 6)  (468 8)  (468 8)  IO control bit: IODOWN_REN_0

 (3 6)  (469 8)  (469 8)  IO control bit: IODOWN_IE_1

 (3 9)  (469 6)  (469 6)  IO control bit: IODOWN_IE_0

 (16 10)  (446 4)  (446 4)  IOB_1 IO Functioning bit
 (13 11)  (477 5)  (477 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (447 2)  (447 2)  IOB_1 IO Functioning bit
 (16 14)  (446 0)  (446 0)  IOB_1 IO Functioning bit


IO_Tile_10_0

 (16 0)  (500 15)  (500 15)  IOB_0 IO Functioning bit
 (3 1)  (523 14)  (523 14)  IO control bit: IODOWN_REN_1

 (17 3)  (501 13)  (501 13)  IOB_0 IO Functioning bit
 (4 4)  (512 11)  (512 11)  routing T_10_0.span4_vert_44 <X> T_10_0.lc_trk_g0_4
 (13 4)  (531 11)  (531 11)  routing T_10_0.lc_trk_g0_4 <X> T_10_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (500 11)  (500 11)  IOB_0 IO Functioning bit
 (4 5)  (512 10)  (512 10)  routing T_10_0.span4_vert_44 <X> T_10_0.lc_trk_g0_4
 (5 5)  (513 10)  (513 10)  routing T_10_0.span4_vert_44 <X> T_10_0.lc_trk_g0_4
 (6 5)  (514 10)  (514 10)  routing T_10_0.span4_vert_44 <X> T_10_0.lc_trk_g0_4
 (7 5)  (515 10)  (515 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_44 lc_trk_g0_4
 (13 5)  (531 10)  (531 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (522 8)  (522 8)  IO control bit: IODOWN_REN_0

 (3 6)  (523 8)  (523 8)  IO control bit: IODOWN_IE_1

 (3 9)  (523 6)  (523 6)  IO control bit: IODOWN_IE_0

 (12 10)  (530 4)  (530 4)  routing T_10_0.lc_trk_g1_4 <X> T_10_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (531 4)  (531 4)  routing T_10_0.lc_trk_g1_4 <X> T_10_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (500 4)  (500 4)  IOB_1 IO Functioning bit
 (13 11)  (531 5)  (531 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (512 3)  (512 3)  routing T_10_0.span4_vert_36 <X> T_10_0.lc_trk_g1_4
 (5 13)  (513 2)  (513 2)  routing T_10_0.span4_vert_36 <X> T_10_0.lc_trk_g1_4
 (6 13)  (514 2)  (514 2)  routing T_10_0.span4_vert_36 <X> T_10_0.lc_trk_g1_4
 (7 13)  (515 2)  (515 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_36 lc_trk_g1_4
 (17 13)  (501 2)  (501 2)  IOB_1 IO Functioning bit
 (16 14)  (500 0)  (500 0)  IOB_1 IO Functioning bit


IO_Tile_11_0

 (3 1)  (565 14)  (565 14)  IO control bit: IODOWN_REN_1

 (2 6)  (564 8)  (564 8)  IO control bit: IODOWN_REN_0

 (3 6)  (565 8)  (565 8)  IO control bit: IODOWN_IE_1

 (3 9)  (565 6)  (565 6)  IO control bit: IODOWN_IE_0



IO_Tile_12_0

 (3 1)  (619 14)  (619 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (618 8)  (618 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (619 8)  (619 8)  IO control bit: BIODOWN_IE_1

 (3 9)  (619 6)  (619 6)  IO control bit: BIODOWN_IE_0


