{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1622809394570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1622809394571 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 20:23:14 2021 " "Processing started: Fri Jun 04 20:23:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1622809394571 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1622809394571 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pp_test -c pp_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off pp_test -c pp_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1622809394571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1622809395703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pp_computer.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pp_computer.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pp_computer " "Found entity 1: pp_computer" {  } { { "pp_computer.bdf" "" { Schematic "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pp_computer.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/sevenseg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_instmen.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_instmen.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_instmem " "Found entity 1: sc_instmem" {  } { { "sc_instmen.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/sc_instmen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_datamem " "Found entity 1: sc_datamem" {  } { { "sc_datamem.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/sc_datamem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cu " "Found entity 1: sc_cu" {  } { { "sc_cu.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/sc_cu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_cpu " "Found entity 1: sc_cpu" {  } { { "sc_cpu.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/sc_cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_computer_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_computer_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer_sim " "Found entity 1: sc_computer_sim" {  } { { "sc_computer_sim.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/sc_computer_sim.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sc_computer " "Found entity 1: sc_computer" {  } { { "sc_computer.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/sc_computer.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipepc.v 1 1 " "Found 1 design units, including 1 entities, in source file pipepc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipepc " "Found entity 1: pipepc" {  } { { "pipepc.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pipepc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemwreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemwreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemwreg " "Found entity 1: pipemwreg" {  } { { "pipemwreg.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pipemwreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipemem.v 1 1 " "Found 1 design units, including 1 entities, in source file pipemem.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipemem " "Found entity 1: pipemem" {  } { { "pipemem.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pipemem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipelined_computer_sim.v 1 1 " "Found 1 design units, including 1 entities, in source file pipelined_computer_sim.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipelined_computer_sim " "Found entity 1: pipelined_computer_sim" {  } { { "pipelined_computer_sim.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pipelined_computer_sim.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_computer_main.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline_computer_main.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline_computer_main " "Found entity 1: pipeline_computer_main" {  } { { "pipeline_computer_main.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pipeline_computer_main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeir.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeir.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeir " "Found entity 1: pipeir" {  } { { "pipeir.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pipeir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeif.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeif.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeif " "Found entity 1: pipeif" {  } { { "pipeif.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pipeif.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeid.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeid.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeid " "Found entity 1: pipeid" {  } { { "pipeid.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pipeid.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeexe.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeexe.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeexe " "Found entity 1: pipeexe" {  } { { "pipeexe.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pipeexe.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeemreg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeemreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipeemreg " "Found entity 1: pipeemreg" {  } { { "pipeemreg.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pipeemreg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipedereg.v 1 1 " "Found 1 design units, including 1 entities, in source file pipedereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 pipedereg " "Found entity 1: pipedereg" {  } { { "pipedereg.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pipedereg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_port_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file out_port_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_port_seg " "Found entity 1: out_port_seg" {  } { { "out_port_seg.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/out_port_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x32 " "Found entity 1: mux4x32" {  } { { "mux4x32.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/mux4x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x32 " "Found entity 1: mux2x32" {  } { { "mux2x32.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/mux2x32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2x5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2x5 " "Found entity 1: mux2x5" {  } { { "mux2x5.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/mux2x5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_rom_irom.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_rom_irom.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom_irom " "Found entity 1: lpm_rom_irom" {  } { { "lpm_rom_irom.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/lpm_rom_irom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_ram_dq_dram.v 1 1 " "Found 1 design units, including 1 entities, in source file lpm_ram_dq_dram.v" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq_dram " "Found entity 1: lpm_ram_dq_dram" {  } { { "lpm_ram_dq_dram.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/lpm_ram_dq_dram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_output.v 1 1 " "Found 1 design units, including 1 entities, in source file io_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_output " "Found entity 1: io_output" {  } { { "io_output.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/io_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809395994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809395994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "io_input.v 2 2 " "Found 2 design units, including 2 entities, in source file io_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 io_input " "Found entity 1: io_input" {  } { { "io_input.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/io_input.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396000 ""} { "Info" "ISGN_ENTITY_NAME" "2 io_input_mux " "Found entity 2: io_input_mux" {  } { { "io_input.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/io_input.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809396000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_port.v 1 1 " "Found 1 design units, including 1 entities, in source file in_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 in_port " "Found entity 1: in_port" {  } { { "in_port.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/in_port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809396007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32_pc " "Found entity 1: dffe32_pc" {  } { { "dffe32_pc.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/dffe32_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809396013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dffe32.v 1 1 " "Found 1 design units, including 1 entities, in source file dffe32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dffe32 " "Found entity 1: dffe32" {  } { { "dffe32.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/dffe32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809396020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dff32.v 1 1 " "Found 1 design units, including 1 entities, in source file dff32.v" { { "Info" "ISGN_ENTITY_NAME" "1 dff32 " "Found entity 1: dff32" {  } { { "dff32.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/dff32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809396026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_and_mem_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_and_mem_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_and_mem_clock " "Found entity 1: clock_and_mem_clock" {  } { { "clock_and_mem_clock.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/clock_and_mem_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809396033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla32.v 1 1 " "Found 1 design units, including 1 entities, in source file cla32.v" { { "Info" "ISGN_ENTITY_NAME" "1 cla32 " "Found entity 1: cla32" {  } { { "cla32.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/cla32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809396040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809396046 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(2285) " "Verilog HDL information at altera_mf.v(2285): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 2285 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396056 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(2362) " "Verilog HDL information at altera_mf.v(2362): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 2362 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396060 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(2461) " "Verilog HDL information at altera_mf.v(2461): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 2461 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396060 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(4702) " "Verilog HDL information at altera_mf.v(4702): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 4702 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396064 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "altera_mf.v(4984) " "Verilog HDL Event Control warning at altera_mf.v(4984): Event Control contains a complex event expression" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 4984 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1622809396064 ""}
{ "Warning" "WVRFX_VERI_COMPLICATED_EVENT_EXPR" "altera_mf.v(5019) " "Verilog HDL Event Control warning at altera_mf.v(5019): Event Control contains a complex event expression" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 5019 0 0 } }  } 0 10261 "Verilog HDL Event Control warning at %1!s!: Event Control contains a complex event expression" 0 0 "Quartus II" 0 -1 1622809396064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(5076) " "Verilog HDL information at altera_mf.v(5076): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 5076 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396064 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(5168) " "Verilog HDL information at altera_mf.v(5168): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 5168 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396065 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(5784) " "Verilog HDL information at altera_mf.v(5784): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 5784 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396066 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(6076) " "Verilog HDL information at altera_mf.v(6076): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 6076 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396066 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(6448) " "Verilog HDL information at altera_mf.v(6448): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 6448 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(6617) " "Verilog HDL information at altera_mf.v(6617): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 6617 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396067 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8775) " "Verilog HDL information at altera_mf.v(8775): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 8775 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396071 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8785) " "Verilog HDL information at altera_mf.v(8785): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 8785 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396071 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8809) " "Verilog HDL information at altera_mf.v(8809): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 8809 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396071 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8902) " "Verilog HDL information at altera_mf.v(8902): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 8902 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8930) " "Verilog HDL information at altera_mf.v(8930): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 8930 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8958) " "Verilog HDL information at altera_mf.v(8958): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 8958 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(8985) " "Verilog HDL information at altera_mf.v(8985): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 8985 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(9012) " "Verilog HDL information at altera_mf.v(9012): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 9012 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(9039) " "Verilog HDL information at altera_mf.v(9039): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 9039 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(9166) " "Verilog HDL information at altera_mf.v(9166): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 9166 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396073 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(9200) " "Verilog HDL information at altera_mf.v(9200): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 9200 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396073 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(9256) " "Verilog HDL information at altera_mf.v(9256): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 9256 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396074 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(9762) " "Verilog HDL information at altera_mf.v(9762): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 9762 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396074 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(10019) " "Verilog HDL information at altera_mf.v(10019): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 10019 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396074 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(10285) " "Verilog HDL information at altera_mf.v(10285): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 10285 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396075 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(10444) " "Verilog HDL information at altera_mf.v(10444): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 10444 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396075 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13070) " "Verilog HDL information at altera_mf.v(13070): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13070 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396079 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13094) " "Verilog HDL information at altera_mf.v(13094): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13094 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396079 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13143) " "Verilog HDL information at altera_mf.v(13143): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13143 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396079 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13171) " "Verilog HDL information at altera_mf.v(13171): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13171 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13199) " "Verilog HDL information at altera_mf.v(13199): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13199 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13227) " "Verilog HDL information at altera_mf.v(13227): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13227 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13254) " "Verilog HDL information at altera_mf.v(13254): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13254 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13281) " "Verilog HDL information at altera_mf.v(13281): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13281 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13308) " "Verilog HDL information at altera_mf.v(13308): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13308 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13335) " "Verilog HDL information at altera_mf.v(13335): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13335 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13362) " "Verilog HDL information at altera_mf.v(13362): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13362 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13389) " "Verilog HDL information at altera_mf.v(13389): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13389 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13423) " "Verilog HDL information at altera_mf.v(13423): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13423 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396080 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13500) " "Verilog HDL information at altera_mf.v(13500): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13500 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396081 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13557) " "Verilog HDL information at altera_mf.v(13557): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13557 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396081 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13583) " "Verilog HDL information at altera_mf.v(13583): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13583 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396082 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(13802) " "Verilog HDL information at altera_mf.v(13802): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 13802 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396082 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(14037) " "Verilog HDL information at altera_mf.v(14037): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 14037 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396082 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(14081) " "Verilog HDL information at altera_mf.v(14081): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 14081 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396083 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(14387) " "Verilog HDL information at altera_mf.v(14387): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 14387 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396083 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(14546) " "Verilog HDL information at altera_mf.v(14546): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 14546 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396084 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(16836) " "Verilog HDL information at altera_mf.v(16836): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 16836 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(16860) " "Verilog HDL information at altera_mf.v(16860): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 16860 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(16909) " "Verilog HDL information at altera_mf.v(16909): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 16909 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(16937) " "Verilog HDL information at altera_mf.v(16937): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 16937 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(16965) " "Verilog HDL information at altera_mf.v(16965): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 16965 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396088 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(16993) " "Verilog HDL information at altera_mf.v(16993): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 16993 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396089 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17020) " "Verilog HDL information at altera_mf.v(17020): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 17020 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396089 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17055) " "Verilog HDL information at altera_mf.v(17055): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 17055 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396089 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17132) " "Verilog HDL information at altera_mf.v(17132): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 17132 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396089 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17189) " "Verilog HDL information at altera_mf.v(17189): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 17189 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396089 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17210) " "Verilog HDL information at altera_mf.v(17210): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 17210 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396089 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17429) " "Verilog HDL information at altera_mf.v(17429): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 17429 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396090 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17664) " "Verilog HDL information at altera_mf.v(17664): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 17664 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396090 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17708) " "Verilog HDL information at altera_mf.v(17708): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 17708 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396090 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(17995) " "Verilog HDL information at altera_mf.v(17995): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 17995 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396091 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(18154) " "Verilog HDL information at altera_mf.v(18154): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396091 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20538) " "Verilog HDL information at altera_mf.v(20538): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 20538 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20562) " "Verilog HDL information at altera_mf.v(20562): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 20562 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20611) " "Verilog HDL information at altera_mf.v(20611): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 20611 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20639) " "Verilog HDL information at altera_mf.v(20639): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 20639 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20667) " "Verilog HDL information at altera_mf.v(20667): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 20667 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20695) " "Verilog HDL information at altera_mf.v(20695): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 20695 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20722) " "Verilog HDL information at altera_mf.v(20722): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 20722 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20757) " "Verilog HDL information at altera_mf.v(20757): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 20757 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20834) " "Verilog HDL information at altera_mf.v(20834): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 20834 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20891) " "Verilog HDL information at altera_mf.v(20891): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 20891 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396095 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(20912) " "Verilog HDL information at altera_mf.v(20912): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 20912 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396096 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(21134) " "Verilog HDL information at altera_mf.v(21134): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 21134 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396096 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(21370) " "Verilog HDL information at altera_mf.v(21370): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 21370 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396096 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(21414) " "Verilog HDL information at altera_mf.v(21414): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 21414 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396097 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(25887) " "Verilog HDL information at altera_mf.v(25887): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 25887 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396105 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(26809) " "Verilog HDL information at altera_mf.v(26809): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 26809 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396107 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(29233) " "Verilog HDL information at altera_mf.v(29233): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 29233 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396111 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(29395) " "Verilog HDL information at altera_mf.v(29395): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 29395 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396111 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(39797) " "Verilog HDL warning at altera_mf.v(39797): extended using \"x\" or \"z\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 39797 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1622809396128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(39801) " "Verilog HDL warning at altera_mf.v(39801): extended using \"x\" or \"z\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 39801 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1622809396128 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(39897) " "Verilog HDL warning at altera_mf.v(39897): extended using \"x\" or \"z\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 39897 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1622809396129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(39899) " "Verilog HDL warning at altera_mf.v(39899): extended using \"x\" or \"z\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 39899 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1622809396129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(39901) " "Verilog HDL warning at altera_mf.v(39901): extended using \"x\" or \"z\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 39901 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1622809396129 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(39903) " "Verilog HDL warning at altera_mf.v(39903): extended using \"x\" or \"z\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 39903 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1622809396129 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(46783) " "Verilog HDL information at altera_mf.v(46783): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 46783 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396140 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(46854) " "Verilog HDL warning at altera_mf.v(46854): extended using \"x\" or \"z\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 46854 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1622809396140 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(47215) " "Verilog HDL warning at altera_mf.v(47215): extended using \"x\" or \"z\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 47215 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1622809396141 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_mf.v(47235) " "Verilog HDL warning at altera_mf.v(47235): extended using \"x\" or \"z\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 47235 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1622809396141 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(50388) " "Verilog HDL information at altera_mf.v(50388): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 50388 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396145 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "altera_mf.v(50667) " "Verilog HDL information at altera_mf.v(50667): always construct contains both blocking and non-blocking assignments" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 50667 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1622809396146 ""}
{ "Warning" "WSGN_PRIMITIVE_ENTITY" "lcell " "Entity \"lcell\" will be ignored because it conflicts with Quartus II primitive name" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 34 -1 0 } }  } 0 12018 "Entity \"%1!s!\" will be ignored because it conflicts with Quartus II primitive name" 0 0 "Quartus II" 0 -1 1622809396161 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll altera_mf.v " "Entity \"altpll\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 21688 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396161 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altlvds_rx altera_mf.v " "Entity \"altlvds_rx\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 23702 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396161 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altlvds_tx altera_mf.v " "Entity \"altlvds_tx\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 27282 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396161 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "dcfifo_mixed_widths altera_mf.v " "Entity \"dcfifo_mixed_widths\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 31188 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396162 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "dcfifo altera_mf.v " "Entity \"dcfifo\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 31500 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396162 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altaccumulate altera_mf.v " "Entity \"altaccumulate\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 31636 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396162 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altmult_accum altera_mf.v " "Entity \"altmult_accum\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 31878 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396162 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altmult_add altera_mf.v " "Entity \"altmult_add\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 34083 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396162 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altfp_mult altera_mf.v " "Entity \"altfp_mult\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 41421 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396162 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altsqrt altera_mf.v " "Entity \"altsqrt\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 42106 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396162 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altclklock altera_mf.v " "Entity \"altclklock\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 42308 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396162 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altddio_in altera_mf.v " "Entity \"altddio_in\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 43234 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396162 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altddio_out altera_mf.v " "Entity \"altddio_out\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 43497 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396163 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altddio_bidir altera_mf.v " "Entity \"altddio_bidir\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 43748 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396163 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altdpram altera_mf.v " "Entity \"altdpram\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 43887 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396163 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altsyncram altera_mf.v " "Entity \"altsyncram\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 44418 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396163 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt3pram altera_mf.v " "Entity \"alt3pram\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 47345 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396163 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "parallel_add altera_mf.v " "Entity \"parallel_add\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 48028 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396163 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "scfifo altera_mf.v " "Entity \"scfifo\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 48197 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396163 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altshift_taps altera_mf.v " "Entity \"altshift_taps\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49003 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396163 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "a_graycounter altera_mf.v " "Entity \"a_graycounter\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49136 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396163 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altsquare altera_mf.v " "Entity \"altsquare\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49227 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396163 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer altera_mf.v " "Entity \"altera_std_synchronizer\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49362 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396163 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer_bundle altera_mf.v " "Entity \"altera_std_synchronizer_bundle\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49521 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396163 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_cal altera_mf.v " "Entity \"alt_cal\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49556 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_cal_mm altera_mf.v " "Entity \"alt_cal_mm\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49658 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_cal_c3gxb altera_mf.v " "Entity \"alt_cal_c3gxb\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49783 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_cal_sv altera_mf.v " "Entity \"alt_cal_sv\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49883 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_cal_av altera_mf.v " "Entity \"alt_cal_av\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49980 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_aeq_s4 altera_mf.v " "Entity \"alt_aeq_s4\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 50087 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_eyemon altera_mf.v " "Entity \"alt_eyemon\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 50184 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "alt_dfe altera_mf.v " "Entity \"alt_dfe\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 50464 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "sld_virtual_jtag altera_mf.v " "Entity \"sld_virtual_jtag\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52092 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "sld_signaltap altera_mf.v " "Entity \"sld_signaltap\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52219 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altstratixii_oct altera_mf.v " "Entity \"altstratixii_oct\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52327 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altparallel_flash_loader altera_mf.v " "Entity \"altparallel_flash_loader\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52343 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altserial_flash_loader altera_mf.v " "Entity \"altserial_flash_loader\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52463 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "sld_virtual_jtag_basic altera_mf.v " "Entity \"sld_virtual_jtag_basic\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52495 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altsource_probe altera_mf.v " "Entity \"altsource_probe\" obtained from \"altera_mf.v\" instead of from Quartus II megafunction library" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52573 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1622809396164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_mf.v 86 86 " "Found 86 design units, including 86 entities, in source file altera_mf.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALTERA_MF_MEMORY_INITIALIZATION " "Found entity 1: ALTERA_MF_MEMORY_INITIALIZATION" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "2 ALTERA_MF_HINT_EVALUATION " "Found entity 2: ALTERA_MF_HINT_EVALUATION" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 1222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "3 ALTERA_DEVICE_FAMILIES " "Found entity 3: ALTERA_DEVICE_FAMILIES" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 1344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "4 dffp " "Found entity 4: dffp" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 2195 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "5 pll_iobuf " "Found entity 5: pll_iobuf" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 2228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "6 stx_m_cntr " "Found entity 6: stx_m_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 2254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "7 stx_n_cntr " "Found entity 7: stx_n_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 2332 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "8 stx_scale_cntr " "Found entity 8: stx_scale_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 2417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "9 MF_pll_reg " "Found entity 9: MF_pll_reg" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 2552 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "10 MF_stratix_pll " "Found entity 10: MF_stratix_pll" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 2611 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "11 arm_m_cntr " "Found entity 11: arm_m_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 6417 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "12 arm_n_cntr " "Found entity 12: arm_n_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 6497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "13 arm_scale_cntr " "Found entity 13: arm_scale_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 6579 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "14 MF_stratixii_pll " "Found entity 14: MF_stratixii_pll" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 6702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "15 ttn_m_cntr " "Found entity 15: ttn_m_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 10254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "16 ttn_n_cntr " "Found entity 16: ttn_n_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 10335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "17 ttn_scale_cntr " "Found entity 17: ttn_scale_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 10406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "18 MF_stratixiii_pll " "Found entity 18: MF_stratixiii_pll" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 10533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "19 cda_m_cntr " "Found entity 19: cda_m_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 14356 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "20 cda_n_cntr " "Found entity 20: cda_n_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 14437 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "21 cda_scale_cntr " "Found entity 21: cda_scale_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 14508 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "22 MF_cycloneiii_pll " "Found entity 22: MF_cycloneiii_pll" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 14635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "23 MF_cycloneiiigl_m_cntr " "Found entity 23: MF_cycloneiiigl_m_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 17964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "24 MF_cycloneiiigl_n_cntr " "Found entity 24: MF_cycloneiiigl_n_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18045 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "25 MF_cycloneiiigl_scale_cntr " "Found entity 25: MF_cycloneiiigl_scale_cntr" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "26 cycloneiiigl_post_divider " "Found entity 26: cycloneiiigl_post_divider" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "27 MF_cycloneiiigl_pll " "Found entity 27: MF_cycloneiiigl_pll" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18315 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "28 altpll " "Found entity 28: altpll" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 21688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "29 altlvds_rx " "Found entity 29: altlvds_rx" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 23702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "30 stratix_lvds_rx " "Found entity 30: stratix_lvds_rx" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 24912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "31 stratixgx_dpa_lvds_rx " "Found entity 31: stratixgx_dpa_lvds_rx" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 25020 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "32 stratixii_lvds_rx " "Found entity 32: stratixii_lvds_rx" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 25423 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "33 flexible_lvds_rx " "Found entity 33: flexible_lvds_rx" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 25749 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "34 stratixiii_lvds_rx " "Found entity 34: stratixiii_lvds_rx" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 26222 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "35 stratixiii_lvds_rx_channel " "Found entity 35: stratixiii_lvds_rx_channel" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 26404 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "36 stratixiii_lvds_rx_dpa " "Found entity 36: stratixiii_lvds_rx_dpa" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 27013 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "37 altlvds_tx " "Found entity 37: altlvds_tx" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 27282 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "38 stratixv_local_clk_divider " "Found entity 38: stratixv_local_clk_divider" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 28682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "39 stratix_tx_outclk " "Found entity 39: stratix_tx_outclk" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 28776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "40 stratixii_tx_outclk " "Found entity 40: stratixii_tx_outclk" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 28884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "41 flexible_lvds_tx " "Found entity 41: flexible_lvds_tx" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 28985 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "42 dcfifo_dffpipe " "Found entity 42: dcfifo_dffpipe" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 29545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "43 dcfifo_fefifo " "Found entity 43: dcfifo_fefifo" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 29623 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "44 dcfifo_async " "Found entity 44: dcfifo_async" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 29775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "45 dcfifo_sync " "Found entity 45: dcfifo_sync" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 30261 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "46 dcfifo_low_latency " "Found entity 46: dcfifo_low_latency" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 30570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "47 dcfifo_mixed_widths " "Found entity 47: dcfifo_mixed_widths" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 31188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "48 dcfifo " "Found entity 48: dcfifo" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 31500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "49 altaccumulate " "Found entity 49: altaccumulate" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 31636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "50 altmult_accum " "Found entity 50: altmult_accum" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 31878 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "51 altmult_add " "Found entity 51: altmult_add" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 34083 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "52 altfp_mult " "Found entity 52: altfp_mult" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 41421 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "53 altsqrt " "Found entity 53: altsqrt" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 42106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "54 altclklock " "Found entity 54: altclklock" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 42308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "55 altddio_in " "Found entity 55: altddio_in" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 43234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "56 altddio_out " "Found entity 56: altddio_out" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 43497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "57 altddio_bidir " "Found entity 57: altddio_bidir" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 43748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "58 altdpram " "Found entity 58: altdpram" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 43887 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "59 altsyncram " "Found entity 59: altsyncram" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 44418 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "60 alt3pram " "Found entity 60: alt3pram" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 47345 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "61 parallel_add " "Found entity 61: parallel_add" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 48028 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "62 scfifo " "Found entity 62: scfifo" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 48197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "63 altshift_taps " "Found entity 63: altshift_taps" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49003 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "64 a_graycounter " "Found entity 64: a_graycounter" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "65 altsquare " "Found entity 65: altsquare" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "66 altera_std_synchronizer " "Found entity 66: altera_std_synchronizer" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "67 altera_std_synchronizer_bundle " "Found entity 67: altera_std_synchronizer_bundle" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49521 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "68 alt_cal " "Found entity 68: alt_cal" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49556 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "69 alt_cal_mm " "Found entity 69: alt_cal_mm" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "70 alt_cal_c3gxb " "Found entity 70: alt_cal_c3gxb" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49783 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "71 alt_cal_sv " "Found entity 71: alt_cal_sv" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49883 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "72 alt_cal_av " "Found entity 72: alt_cal_av" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 49980 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "73 alt_aeq_s4 " "Found entity 73: alt_aeq_s4" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 50087 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "74 alt_eyemon " "Found entity 74: alt_eyemon" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 50184 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "75 alt_dfe " "Found entity 75: alt_dfe" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 50464 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "76 signal_gen " "Found entity 76: signal_gen" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 50811 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "77 jtag_tap_controller " "Found entity 77: jtag_tap_controller" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 51378 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "78 dummy_hub " "Found entity 78: dummy_hub" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 51835 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "79 sld_virtual_jtag " "Found entity 79: sld_virtual_jtag" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52092 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "80 sld_signaltap " "Found entity 80: sld_signaltap" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "81 altstratixii_oct " "Found entity 81: altstratixii_oct" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "82 altparallel_flash_loader " "Found entity 82: altparallel_flash_loader" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "83 altserial_flash_loader " "Found entity 83: altserial_flash_loader" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52463 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "84 sld_virtual_jtag_basic " "Found entity 84: sld_virtual_jtag_basic" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""} { "Info" "ISGN_ENTITY_NAME" "85 altsource_probe " "Found entity 85: altsource_probe" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 52573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1622809396165 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ledsegments packed sevenseg.v(4) " "Verilog HDL Port Declaration warning at sevenseg.v(4): data type declaration for \"ledsegments\" declares packed dimensions but the port declaration declaration does not" {  } { { "sevenseg.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/sevenseg.v" 4 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396170 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ledsegments sevenseg.v(3) " "HDL info at sevenseg.v(3): see declaration for object \"ledsegments\"" {  } { { "sevenseg.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/sevenseg.v" 3 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396170 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "width packed altera_mf.v(125) " "Verilog HDL Port Declaration warning at altera_mf.v(125): data type declaration for \"width\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 125 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396188 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "width altera_mf.v(96) " "HDL info at altera_mf.v(96): see declaration for object \"width\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 96 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396188 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "width packed altera_mf.v(748) " "Verilog HDL Port Declaration warning at altera_mf.v(748): data type declaration for \"width\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 748 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396195 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "width altera_mf.v(735) " "HDL info at altera_mf.v(735): see declaration for object \"width\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 735 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396195 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "width packed altera_mf.v(1188) " "Verilog HDL Port Declaration warning at altera_mf.v(1188): data type declaration for \"width\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 1188 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396199 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "width altera_mf.v(1184) " "HDL info at altera_mf.v(1184): see declaration for object \"width\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 1184 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396199 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "numerator packed altera_mf.v(3397) " "Verilog HDL Port Declaration warning at altera_mf.v(3397): data type declaration for \"numerator\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3397 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396231 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "numerator altera_mf.v(3390) " "HDL info at altera_mf.v(3390): see declaration for object \"numerator\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3390 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396231 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "denominator packed altera_mf.v(3398) " "Verilog HDL Port Declaration warning at altera_mf.v(3398): data type declaration for \"denominator\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3398 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396231 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "denominator altera_mf.v(3391) " "HDL info at altera_mf.v(3391): see declaration for object \"denominator\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3391 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396231 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "max_denom packed altera_mf.v(3399) " "Verilog HDL Port Declaration warning at altera_mf.v(3399): data type declaration for \"max_denom\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3399 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396231 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "max_denom altera_mf.v(3392) " "HDL info at altera_mf.v(3392): see declaration for object \"max_denom\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3392 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396231 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fraction_num packed altera_mf.v(3400) " "Verilog HDL Port Declaration warning at altera_mf.v(3400): data type declaration for \"fraction_num\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3400 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396231 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fraction_num altera_mf.v(3393) " "HDL info at altera_mf.v(3393): see declaration for object \"fraction_num\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3393 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396231 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fraction_div packed altera_mf.v(3401) " "Verilog HDL Port Declaration warning at altera_mf.v(3401): data type declaration for \"fraction_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3401 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396231 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fraction_div altera_mf.v(3394) " "HDL info at altera_mf.v(3394): see declaration for object \"fraction_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3394 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396231 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "value packed altera_mf.v(3486) " "Verilog HDL Port Declaration warning at altera_mf.v(3486): data type declaration for \"value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3486 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396232 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "value altera_mf.v(3485) " "HDL info at altera_mf.v(3485): see declaration for object \"value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3485 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396232 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "L0 packed altera_mf.v(3497) " "Verilog HDL Port Declaration warning at altera_mf.v(3497): data type declaration for \"L0\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3497 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396232 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "L0 altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"L0\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396232 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "L0_mode packed altera_mf.v(3498) " "Verilog HDL Port Declaration warning at altera_mf.v(3498): data type declaration for \"L0_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3498 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396232 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "L0_mode altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"L0_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396232 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "L1 packed altera_mf.v(3497) " "Verilog HDL Port Declaration warning at altera_mf.v(3497): data type declaration for \"L1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3497 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396232 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "L1 altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"L1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396232 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "L1_mode packed altera_mf.v(3498) " "Verilog HDL Port Declaration warning at altera_mf.v(3498): data type declaration for \"L1_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3498 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396232 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "L1_mode altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"L1_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396232 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "G0 packed altera_mf.v(3497) " "Verilog HDL Port Declaration warning at altera_mf.v(3497): data type declaration for \"G0\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3497 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396232 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "G0 altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"G0\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396232 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "G0_mode packed altera_mf.v(3498) " "Verilog HDL Port Declaration warning at altera_mf.v(3498): data type declaration for \"G0_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3498 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396232 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "G0_mode altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"G0_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "G1 packed altera_mf.v(3497) " "Verilog HDL Port Declaration warning at altera_mf.v(3497): data type declaration for \"G1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3497 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "G1 altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"G1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "G1_mode packed altera_mf.v(3498) " "Verilog HDL Port Declaration warning at altera_mf.v(3498): data type declaration for \"G1_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3498 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "G1_mode altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"G1_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "G2 packed altera_mf.v(3497) " "Verilog HDL Port Declaration warning at altera_mf.v(3497): data type declaration for \"G2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3497 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "G2 altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"G2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "G2_mode packed altera_mf.v(3498) " "Verilog HDL Port Declaration warning at altera_mf.v(3498): data type declaration for \"G2_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3498 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "G2_mode altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"G2_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "G3 packed altera_mf.v(3497) " "Verilog HDL Port Declaration warning at altera_mf.v(3497): data type declaration for \"G3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3497 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "G3 altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"G3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "G3_mode packed altera_mf.v(3498) " "Verilog HDL Port Declaration warning at altera_mf.v(3498): data type declaration for \"G3_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3498 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "G3_mode altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"G3_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "E0 packed altera_mf.v(3497) " "Verilog HDL Port Declaration warning at altera_mf.v(3497): data type declaration for \"E0\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3497 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "E0 altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"E0\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "E0_mode packed altera_mf.v(3498) " "Verilog HDL Port Declaration warning at altera_mf.v(3498): data type declaration for \"E0_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3498 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "E0_mode altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"E0_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396233 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "E1 packed altera_mf.v(3497) " "Verilog HDL Port Declaration warning at altera_mf.v(3497): data type declaration for \"E1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3497 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "E1 altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"E1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "E1_mode packed altera_mf.v(3498) " "Verilog HDL Port Declaration warning at altera_mf.v(3498): data type declaration for \"E1_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3498 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "E1_mode altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"E1_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "E2 packed altera_mf.v(3497) " "Verilog HDL Port Declaration warning at altera_mf.v(3497): data type declaration for \"E2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3497 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "E2 altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"E2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "E2_mode packed altera_mf.v(3498) " "Verilog HDL Port Declaration warning at altera_mf.v(3498): data type declaration for \"E2_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3498 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "E2_mode altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"E2_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "E3 packed altera_mf.v(3497) " "Verilog HDL Port Declaration warning at altera_mf.v(3497): data type declaration for \"E3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3497 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "E3 altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"E3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "E3_mode packed altera_mf.v(3498) " "Verilog HDL Port Declaration warning at altera_mf.v(3498): data type declaration for \"E3_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3498 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "E3_mode altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"E3_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "scan_chain packed altera_mf.v(3499) " "Verilog HDL Port Declaration warning at altera_mf.v(3499): data type declaration for \"scan_chain\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3499 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "scan_chain altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"scan_chain\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "refclk packed altera_mf.v(3500) " "Verilog HDL Port Declaration warning at altera_mf.v(3500): data type declaration for \"refclk\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3500 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "refclk altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"refclk\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396234 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m_mod packed altera_mf.v(3501) " "Verilog HDL Port Declaration warning at altera_mf.v(3501): data type declaration for \"m_mod\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3501 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396235 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m_mod altera_mf.v(3496) " "HDL info at altera_mf.v(3496): see declaration for object \"m_mod\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396235 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(3536) " "Verilog HDL Port Declaration warning at altera_mf.v(3536): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396235 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(3535) " "HDL info at altera_mf.v(3535): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3535 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396235 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(3554) " "Verilog HDL Port Declaration warning at altera_mf.v(3554): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3554 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396235 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(3553) " "HDL info at altera_mf.v(3553): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3553 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396235 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed altera_mf.v(3554) " "Verilog HDL Port Declaration warning at altera_mf.v(3554): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3554 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396235 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y altera_mf.v(3553) " "HDL info at altera_mf.v(3553): see declaration for object \"Y\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3553 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396235 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(3571) " "Verilog HDL Port Declaration warning at altera_mf.v(3571): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3571 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396235 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(3570) " "HDL info at altera_mf.v(3570): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3570 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396235 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed altera_mf.v(3571) " "Verilog HDL Port Declaration warning at altera_mf.v(3571): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3571 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y altera_mf.v(3570) " "HDL info at altera_mf.v(3570): see declaration for object \"Y\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3570 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A1 packed altera_mf.v(3604) " "Verilog HDL Port Declaration warning at altera_mf.v(3604): data type declaration for \"A1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3604 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A1 altera_mf.v(3603) " "HDL info at altera_mf.v(3603): see declaration for object \"A1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3603 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A2 packed altera_mf.v(3604) " "Verilog HDL Port Declaration warning at altera_mf.v(3604): data type declaration for \"A2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3604 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A2 altera_mf.v(3603) " "HDL info at altera_mf.v(3603): see declaration for object \"A2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3603 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A3 packed altera_mf.v(3604) " "Verilog HDL Port Declaration warning at altera_mf.v(3604): data type declaration for \"A3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3604 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A3 altera_mf.v(3603) " "HDL info at altera_mf.v(3603): see declaration for object \"A3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3603 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A4 packed altera_mf.v(3604) " "Verilog HDL Port Declaration warning at altera_mf.v(3604): data type declaration for \"A4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3604 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A4 altera_mf.v(3603) " "HDL info at altera_mf.v(3603): see declaration for object \"A4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3603 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A5 packed altera_mf.v(3604) " "Verilog HDL Port Declaration warning at altera_mf.v(3604): data type declaration for \"A5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3604 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A5 altera_mf.v(3603) " "HDL info at altera_mf.v(3603): see declaration for object \"A5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3603 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A6 packed altera_mf.v(3604) " "Verilog HDL Port Declaration warning at altera_mf.v(3604): data type declaration for \"A6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3604 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A6 altera_mf.v(3603) " "HDL info at altera_mf.v(3603): see declaration for object \"A6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3603 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A7 packed altera_mf.v(3604) " "Verilog HDL Port Declaration warning at altera_mf.v(3604): data type declaration for \"A7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3604 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A7 altera_mf.v(3603) " "HDL info at altera_mf.v(3603): see declaration for object \"A7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3603 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A8 packed altera_mf.v(3604) " "Verilog HDL Port Declaration warning at altera_mf.v(3604): data type declaration for \"A8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3604 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A8 altera_mf.v(3603) " "HDL info at altera_mf.v(3603): see declaration for object \"A8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3603 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396236 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A9 packed altera_mf.v(3604) " "Verilog HDL Port Declaration warning at altera_mf.v(3604): data type declaration for \"A9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3604 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A9 altera_mf.v(3603) " "HDL info at altera_mf.v(3603): see declaration for object \"A9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3603 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A10 packed altera_mf.v(3604) " "Verilog HDL Port Declaration warning at altera_mf.v(3604): data type declaration for \"A10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3604 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A10 altera_mf.v(3603) " "HDL info at altera_mf.v(3603): see declaration for object \"A10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3603 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "P packed altera_mf.v(3604) " "Verilog HDL Port Declaration warning at altera_mf.v(3604): data type declaration for \"P\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3604 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "P altera_mf.v(3603) " "HDL info at altera_mf.v(3603): see declaration for object \"P\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3603 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk_divide packed altera_mf.v(3632) " "Verilog HDL Port Declaration warning at altera_mf.v(3632): data type declaration for \"clk_divide\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk_divide altera_mf.v(3631) " "HDL info at altera_mf.v(3631): see declaration for object \"clk_divide\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk_mult packed altera_mf.v(3632) " "Verilog HDL Port Declaration warning at altera_mf.v(3632): data type declaration for \"clk_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk_mult altera_mf.v(3631) " "HDL info at altera_mf.v(3631): see declaration for object \"clk_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "M packed altera_mf.v(3632) " "Verilog HDL Port Declaration warning at altera_mf.v(3632): data type declaration for \"M\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "M altera_mf.v(3631) " "HDL info at altera_mf.v(3631): see declaration for object \"M\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "N packed altera_mf.v(3632) " "Verilog HDL Port Declaration warning at altera_mf.v(3632): data type declaration for \"N\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "N altera_mf.v(3631) " "HDL info at altera_mf.v(3631): see declaration for object \"N\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396237 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(3644) " "Verilog HDL Port Declaration warning at altera_mf.v(3644): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3644 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396238 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(3642) " "HDL info at altera_mf.v(3642): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3642 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396238 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(3645) " "Verilog HDL Port Declaration warning at altera_mf.v(3645): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3645 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396238 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(3643) " "HDL info at altera_mf.v(3643): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3643 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396238 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(3663) " "Verilog HDL Port Declaration warning at altera_mf.v(3663): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3663 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396238 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(3662) " "HDL info at altera_mf.v(3662): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3662 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396238 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(3663) " "Verilog HDL Port Declaration warning at altera_mf.v(3663): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3663 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396238 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(3662) " "HDL info at altera_mf.v(3662): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3662 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396238 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(3678) " "Verilog HDL Port Declaration warning at altera_mf.v(3678): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3678 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396238 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(3677) " "HDL info at altera_mf.v(3677): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3677 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396238 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(3678) " "Verilog HDL Port Declaration warning at altera_mf.v(3678): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3678 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396238 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(3677) " "HDL info at altera_mf.v(3677): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3677 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396238 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed altera_mf.v(3696) " "Verilog HDL Port Declaration warning at altera_mf.v(3696): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3696 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396238 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 altera_mf.v(3695) " "HDL info at altera_mf.v(3695): see declaration for object \"t1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3695 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t2 packed altera_mf.v(3696) " "Verilog HDL Port Declaration warning at altera_mf.v(3696): data type declaration for \"t2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3696 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t2 altera_mf.v(3695) " "HDL info at altera_mf.v(3695): see declaration for object \"t2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3695 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t3 packed altera_mf.v(3696) " "Verilog HDL Port Declaration warning at altera_mf.v(3696): data type declaration for \"t3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3696 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t3 altera_mf.v(3695) " "HDL info at altera_mf.v(3695): see declaration for object \"t3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3695 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t4 packed altera_mf.v(3696) " "Verilog HDL Port Declaration warning at altera_mf.v(3696): data type declaration for \"t4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3696 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t4 altera_mf.v(3695) " "HDL info at altera_mf.v(3695): see declaration for object \"t4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3695 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t5 packed altera_mf.v(3696) " "Verilog HDL Port Declaration warning at altera_mf.v(3696): data type declaration for \"t5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3696 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t5 altera_mf.v(3695) " "HDL info at altera_mf.v(3695): see declaration for object \"t5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3695 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t6 packed altera_mf.v(3696) " "Verilog HDL Port Declaration warning at altera_mf.v(3696): data type declaration for \"t6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3696 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t6 altera_mf.v(3695) " "HDL info at altera_mf.v(3695): see declaration for object \"t6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3695 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t7 packed altera_mf.v(3696) " "Verilog HDL Port Declaration warning at altera_mf.v(3696): data type declaration for \"t7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3696 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t7 altera_mf.v(3695) " "HDL info at altera_mf.v(3695): see declaration for object \"t7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3695 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t8 packed altera_mf.v(3696) " "Verilog HDL Port Declaration warning at altera_mf.v(3696): data type declaration for \"t8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3696 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t8 altera_mf.v(3695) " "HDL info at altera_mf.v(3695): see declaration for object \"t8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3695 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396239 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t9 packed altera_mf.v(3696) " "Verilog HDL Port Declaration warning at altera_mf.v(3696): data type declaration for \"t9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3696 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t9 altera_mf.v(3695) " "HDL info at altera_mf.v(3695): see declaration for object \"t9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3695 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t10 packed altera_mf.v(3696) " "Verilog HDL Port Declaration warning at altera_mf.v(3696): data type declaration for \"t10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3696 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t10 altera_mf.v(3695) " "HDL info at altera_mf.v(3695): see declaration for object \"t10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3695 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed altera_mf.v(3745) " "Verilog HDL Port Declaration warning at altera_mf.v(3745): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3745 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 altera_mf.v(3744) " "HDL info at altera_mf.v(3744): see declaration for object \"t1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3744 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t2 packed altera_mf.v(3745) " "Verilog HDL Port Declaration warning at altera_mf.v(3745): data type declaration for \"t2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3745 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t2 altera_mf.v(3744) " "HDL info at altera_mf.v(3744): see declaration for object \"t2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3744 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t3 packed altera_mf.v(3745) " "Verilog HDL Port Declaration warning at altera_mf.v(3745): data type declaration for \"t3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3745 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t3 altera_mf.v(3744) " "HDL info at altera_mf.v(3744): see declaration for object \"t3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3744 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t4 packed altera_mf.v(3745) " "Verilog HDL Port Declaration warning at altera_mf.v(3745): data type declaration for \"t4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3745 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t4 altera_mf.v(3744) " "HDL info at altera_mf.v(3744): see declaration for object \"t4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3744 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t5 packed altera_mf.v(3745) " "Verilog HDL Port Declaration warning at altera_mf.v(3745): data type declaration for \"t5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3745 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t5 altera_mf.v(3744) " "HDL info at altera_mf.v(3744): see declaration for object \"t5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3744 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t6 packed altera_mf.v(3745) " "Verilog HDL Port Declaration warning at altera_mf.v(3745): data type declaration for \"t6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3745 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t6 altera_mf.v(3744) " "HDL info at altera_mf.v(3744): see declaration for object \"t6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3744 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t7 packed altera_mf.v(3745) " "Verilog HDL Port Declaration warning at altera_mf.v(3745): data type declaration for \"t7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3745 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396240 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t7 altera_mf.v(3744) " "HDL info at altera_mf.v(3744): see declaration for object \"t7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3744 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t8 packed altera_mf.v(3745) " "Verilog HDL Port Declaration warning at altera_mf.v(3745): data type declaration for \"t8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3745 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t8 altera_mf.v(3744) " "HDL info at altera_mf.v(3744): see declaration for object \"t8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3744 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t9 packed altera_mf.v(3745) " "Verilog HDL Port Declaration warning at altera_mf.v(3745): data type declaration for \"t9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3745 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t9 altera_mf.v(3744) " "HDL info at altera_mf.v(3744): see declaration for object \"t9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3744 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t10 packed altera_mf.v(3745) " "Verilog HDL Port Declaration warning at altera_mf.v(3745): data type declaration for \"t10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3745 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t10 altera_mf.v(3744) " "HDL info at altera_mf.v(3744): see declaration for object \"t10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3744 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(3764) " "Verilog HDL Port Declaration warning at altera_mf.v(3764): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3764 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(3763) " "HDL info at altera_mf.v(3763): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3763 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ph_base packed altera_mf.v(3764) " "Verilog HDL Port Declaration warning at altera_mf.v(3764): data type declaration for \"ph_base\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3764 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ph_base altera_mf.v(3763) " "HDL info at altera_mf.v(3763): see declaration for object \"ph_base\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3763 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk_time_delay packed altera_mf.v(3773) " "Verilog HDL Port Declaration warning at altera_mf.v(3773): data type declaration for \"clk_time_delay\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3773 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk_time_delay altera_mf.v(3772) " "HDL info at altera_mf.v(3772): see declaration for object \"clk_time_delay\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3772 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m_time_delay packed altera_mf.v(3773) " "Verilog HDL Port Declaration warning at altera_mf.v(3773): data type declaration for \"m_time_delay\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3773 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m_time_delay altera_mf.v(3772) " "HDL info at altera_mf.v(3772): see declaration for object \"m_time_delay\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3772 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n_time_delay packed altera_mf.v(3773) " "Verilog HDL Port Declaration warning at altera_mf.v(3773): data type declaration for \"n_time_delay\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3773 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396241 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n_time_delay altera_mf.v(3772) " "HDL info at altera_mf.v(3772): see declaration for object \"n_time_delay\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3772 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(3783) " "Verilog HDL Port Declaration warning at altera_mf.v(3783): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3783 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(3782) " "HDL info at altera_mf.v(3782): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3782 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed altera_mf.v(3783) " "Verilog HDL Port Declaration warning at altera_mf.v(3783): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3783 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m altera_mf.v(3782) " "HDL info at altera_mf.v(3782): see declaration for object \"m\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3782 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed altera_mf.v(3783) " "Verilog HDL Port Declaration warning at altera_mf.v(3783): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3783 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n altera_mf.v(3782) " "HDL info at altera_mf.v(3782): see declaration for object \"n\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3782 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(3798) " "Verilog HDL Port Declaration warning at altera_mf.v(3798): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3798 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(3795) " "HDL info at altera_mf.v(3795): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3795 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed altera_mf.v(3797) " "Verilog HDL Port Declaration warning at altera_mf.v(3797): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3797 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m altera_mf.v(3796) " "HDL info at altera_mf.v(3796): see declaration for object \"m\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3796 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed altera_mf.v(3797) " "Verilog HDL Port Declaration warning at altera_mf.v(3797): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3797 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n altera_mf.v(3796) " "HDL info at altera_mf.v(3796): see declaration for object \"n\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3796 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "i_phase_shift packed altera_mf.v(3856) " "Verilog HDL Port Declaration warning at altera_mf.v(3856): data type declaration for \"i_phase_shift\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3856 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396242 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "i_phase_shift altera_mf.v(3855) " "HDL info at altera_mf.v(3855): see declaration for object \"i_phase_shift\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3855 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396243 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "phase_shift packed altera_mf.v(3873) " "Verilog HDL Port Declaration warning at altera_mf.v(3873): data type declaration for \"phase_shift\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3873 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396243 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "phase_shift altera_mf.v(3872) " "HDL info at altera_mf.v(3872): see declaration for object \"phase_shift\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 3872 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396243 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "numerator packed altera_mf.v(7338) " "Verilog HDL Port Declaration warning at altera_mf.v(7338): data type declaration for \"numerator\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7338 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396264 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "numerator altera_mf.v(7331) " "HDL info at altera_mf.v(7331): see declaration for object \"numerator\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7331 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396264 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "denominator packed altera_mf.v(7339) " "Verilog HDL Port Declaration warning at altera_mf.v(7339): data type declaration for \"denominator\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7339 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396264 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "denominator altera_mf.v(7332) " "HDL info at altera_mf.v(7332): see declaration for object \"denominator\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7332 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396264 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "max_denom packed altera_mf.v(7340) " "Verilog HDL Port Declaration warning at altera_mf.v(7340): data type declaration for \"max_denom\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7340 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396264 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "max_denom altera_mf.v(7333) " "HDL info at altera_mf.v(7333): see declaration for object \"max_denom\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7333 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396264 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fraction_num packed altera_mf.v(7341) " "Verilog HDL Port Declaration warning at altera_mf.v(7341): data type declaration for \"fraction_num\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7341 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396264 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fraction_num altera_mf.v(7334) " "HDL info at altera_mf.v(7334): see declaration for object \"fraction_num\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7334 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396264 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fraction_div packed altera_mf.v(7342) " "Verilog HDL Port Declaration warning at altera_mf.v(7342): data type declaration for \"fraction_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7342 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396264 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fraction_div altera_mf.v(7335) " "HDL info at altera_mf.v(7335): see declaration for object \"fraction_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7335 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396265 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "value packed altera_mf.v(7427) " "Verilog HDL Port Declaration warning at altera_mf.v(7427): data type declaration for \"value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7427 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396265 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "value altera_mf.v(7426) " "HDL info at altera_mf.v(7426): see declaration for object \"value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7426 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396265 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C0 packed altera_mf.v(7438) " "Verilog HDL Port Declaration warning at altera_mf.v(7438): data type declaration for \"C0\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7438 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396265 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C0 altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"C0\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396265 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C0_mode packed altera_mf.v(7439) " "Verilog HDL Port Declaration warning at altera_mf.v(7439): data type declaration for \"C0_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7439 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396265 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C0_mode altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"C0_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396265 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C1 packed altera_mf.v(7438) " "Verilog HDL Port Declaration warning at altera_mf.v(7438): data type declaration for \"C1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7438 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396265 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C1 altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"C1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396265 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C1_mode packed altera_mf.v(7439) " "Verilog HDL Port Declaration warning at altera_mf.v(7439): data type declaration for \"C1_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7439 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396265 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C1_mode altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"C1_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396265 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C2 packed altera_mf.v(7438) " "Verilog HDL Port Declaration warning at altera_mf.v(7438): data type declaration for \"C2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7438 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C2 altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"C2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C2_mode packed altera_mf.v(7439) " "Verilog HDL Port Declaration warning at altera_mf.v(7439): data type declaration for \"C2_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7439 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C2_mode altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"C2_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C3 packed altera_mf.v(7438) " "Verilog HDL Port Declaration warning at altera_mf.v(7438): data type declaration for \"C3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7438 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C3 altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"C3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C3_mode packed altera_mf.v(7439) " "Verilog HDL Port Declaration warning at altera_mf.v(7439): data type declaration for \"C3_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7439 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C3_mode altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"C3_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C4 packed altera_mf.v(7438) " "Verilog HDL Port Declaration warning at altera_mf.v(7438): data type declaration for \"C4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7438 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C4 altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"C4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C4_mode packed altera_mf.v(7439) " "Verilog HDL Port Declaration warning at altera_mf.v(7439): data type declaration for \"C4_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7439 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C4_mode altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"C4_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C5 packed altera_mf.v(7438) " "Verilog HDL Port Declaration warning at altera_mf.v(7438): data type declaration for \"C5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7438 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C5 altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"C5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C5_mode packed altera_mf.v(7439) " "Verilog HDL Port Declaration warning at altera_mf.v(7439): data type declaration for \"C5_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7439 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C5_mode altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"C5_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "refclk packed altera_mf.v(7440) " "Verilog HDL Port Declaration warning at altera_mf.v(7440): data type declaration for \"refclk\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7440 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396266 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "refclk altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"refclk\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396267 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m_mod packed altera_mf.v(7441) " "Verilog HDL Port Declaration warning at altera_mf.v(7441): data type declaration for \"m_mod\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7441 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396267 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m_mod altera_mf.v(7437) " "HDL info at altera_mf.v(7437): see declaration for object \"m_mod\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7437 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396267 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(7468) " "Verilog HDL Port Declaration warning at altera_mf.v(7468): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7468 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396267 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(7467) " "HDL info at altera_mf.v(7467): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7467 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396267 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(7486) " "Verilog HDL Port Declaration warning at altera_mf.v(7486): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7486 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396267 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(7485) " "HDL info at altera_mf.v(7485): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7485 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396267 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed altera_mf.v(7486) " "Verilog HDL Port Declaration warning at altera_mf.v(7486): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7486 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396267 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y altera_mf.v(7485) " "HDL info at altera_mf.v(7485): see declaration for object \"Y\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7485 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396267 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(7503) " "Verilog HDL Port Declaration warning at altera_mf.v(7503): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7503 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396267 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(7502) " "HDL info at altera_mf.v(7502): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7502 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396267 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed altera_mf.v(7503) " "Verilog HDL Port Declaration warning at altera_mf.v(7503): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7503 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396267 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y altera_mf.v(7502) " "HDL info at altera_mf.v(7502): see declaration for object \"Y\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7502 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396267 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A1 packed altera_mf.v(7536) " "Verilog HDL Port Declaration warning at altera_mf.v(7536): data type declaration for \"A1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A1 altera_mf.v(7535) " "HDL info at altera_mf.v(7535): see declaration for object \"A1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7535 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A2 packed altera_mf.v(7536) " "Verilog HDL Port Declaration warning at altera_mf.v(7536): data type declaration for \"A2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A2 altera_mf.v(7535) " "HDL info at altera_mf.v(7535): see declaration for object \"A2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7535 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A3 packed altera_mf.v(7536) " "Verilog HDL Port Declaration warning at altera_mf.v(7536): data type declaration for \"A3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A3 altera_mf.v(7535) " "HDL info at altera_mf.v(7535): see declaration for object \"A3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7535 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A4 packed altera_mf.v(7536) " "Verilog HDL Port Declaration warning at altera_mf.v(7536): data type declaration for \"A4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A4 altera_mf.v(7535) " "HDL info at altera_mf.v(7535): see declaration for object \"A4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7535 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A5 packed altera_mf.v(7536) " "Verilog HDL Port Declaration warning at altera_mf.v(7536): data type declaration for \"A5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A5 altera_mf.v(7535) " "HDL info at altera_mf.v(7535): see declaration for object \"A5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7535 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A6 packed altera_mf.v(7536) " "Verilog HDL Port Declaration warning at altera_mf.v(7536): data type declaration for \"A6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A6 altera_mf.v(7535) " "HDL info at altera_mf.v(7535): see declaration for object \"A6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7535 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A7 packed altera_mf.v(7536) " "Verilog HDL Port Declaration warning at altera_mf.v(7536): data type declaration for \"A7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A7 altera_mf.v(7535) " "HDL info at altera_mf.v(7535): see declaration for object \"A7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7535 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A8 packed altera_mf.v(7536) " "Verilog HDL Port Declaration warning at altera_mf.v(7536): data type declaration for \"A8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A8 altera_mf.v(7535) " "HDL info at altera_mf.v(7535): see declaration for object \"A8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7535 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396268 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A9 packed altera_mf.v(7536) " "Verilog HDL Port Declaration warning at altera_mf.v(7536): data type declaration for \"A9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A9 altera_mf.v(7535) " "HDL info at altera_mf.v(7535): see declaration for object \"A9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7535 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A10 packed altera_mf.v(7536) " "Verilog HDL Port Declaration warning at altera_mf.v(7536): data type declaration for \"A10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A10 altera_mf.v(7535) " "HDL info at altera_mf.v(7535): see declaration for object \"A10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7535 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "P packed altera_mf.v(7536) " "Verilog HDL Port Declaration warning at altera_mf.v(7536): data type declaration for \"P\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "P altera_mf.v(7535) " "HDL info at altera_mf.v(7535): see declaration for object \"P\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7535 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk_divide packed altera_mf.v(7564) " "Verilog HDL Port Declaration warning at altera_mf.v(7564): data type declaration for \"clk_divide\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7564 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk_divide altera_mf.v(7563) " "HDL info at altera_mf.v(7563): see declaration for object \"clk_divide\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7563 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk_mult packed altera_mf.v(7564) " "Verilog HDL Port Declaration warning at altera_mf.v(7564): data type declaration for \"clk_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7564 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk_mult altera_mf.v(7563) " "HDL info at altera_mf.v(7563): see declaration for object \"clk_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7563 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "M packed altera_mf.v(7564) " "Verilog HDL Port Declaration warning at altera_mf.v(7564): data type declaration for \"M\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7564 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "M altera_mf.v(7563) " "HDL info at altera_mf.v(7563): see declaration for object \"M\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7563 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "N packed altera_mf.v(7564) " "Verilog HDL Port Declaration warning at altera_mf.v(7564): data type declaration for \"N\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7564 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "N altera_mf.v(7563) " "HDL info at altera_mf.v(7563): see declaration for object \"N\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7563 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(7576) " "Verilog HDL Port Declaration warning at altera_mf.v(7576): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7576 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396269 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(7574) " "HDL info at altera_mf.v(7574): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7574 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(7577) " "Verilog HDL Port Declaration warning at altera_mf.v(7577): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7577 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(7575) " "HDL info at altera_mf.v(7575): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7575 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(7595) " "Verilog HDL Port Declaration warning at altera_mf.v(7595): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7595 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(7594) " "HDL info at altera_mf.v(7594): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7594 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(7595) " "Verilog HDL Port Declaration warning at altera_mf.v(7595): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7595 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(7594) " "HDL info at altera_mf.v(7594): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7594 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(7610) " "Verilog HDL Port Declaration warning at altera_mf.v(7610): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7610 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(7609) " "HDL info at altera_mf.v(7609): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7609 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(7610) " "Verilog HDL Port Declaration warning at altera_mf.v(7610): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7610 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(7609) " "HDL info at altera_mf.v(7609): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7609 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed altera_mf.v(7632) " "Verilog HDL Port Declaration warning at altera_mf.v(7632): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 altera_mf.v(7631) " "HDL info at altera_mf.v(7631): see declaration for object \"t1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t2 packed altera_mf.v(7632) " "Verilog HDL Port Declaration warning at altera_mf.v(7632): data type declaration for \"t2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t2 altera_mf.v(7631) " "HDL info at altera_mf.v(7631): see declaration for object \"t2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396270 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t3 packed altera_mf.v(7632) " "Verilog HDL Port Declaration warning at altera_mf.v(7632): data type declaration for \"t3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t3 altera_mf.v(7631) " "HDL info at altera_mf.v(7631): see declaration for object \"t3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t4 packed altera_mf.v(7632) " "Verilog HDL Port Declaration warning at altera_mf.v(7632): data type declaration for \"t4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t4 altera_mf.v(7631) " "HDL info at altera_mf.v(7631): see declaration for object \"t4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t5 packed altera_mf.v(7632) " "Verilog HDL Port Declaration warning at altera_mf.v(7632): data type declaration for \"t5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t5 altera_mf.v(7631) " "HDL info at altera_mf.v(7631): see declaration for object \"t5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t6 packed altera_mf.v(7632) " "Verilog HDL Port Declaration warning at altera_mf.v(7632): data type declaration for \"t6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t6 altera_mf.v(7631) " "HDL info at altera_mf.v(7631): see declaration for object \"t6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t7 packed altera_mf.v(7632) " "Verilog HDL Port Declaration warning at altera_mf.v(7632): data type declaration for \"t7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t7 altera_mf.v(7631) " "HDL info at altera_mf.v(7631): see declaration for object \"t7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t8 packed altera_mf.v(7632) " "Verilog HDL Port Declaration warning at altera_mf.v(7632): data type declaration for \"t8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t8 altera_mf.v(7631) " "HDL info at altera_mf.v(7631): see declaration for object \"t8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t9 packed altera_mf.v(7632) " "Verilog HDL Port Declaration warning at altera_mf.v(7632): data type declaration for \"t9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t9 altera_mf.v(7631) " "HDL info at altera_mf.v(7631): see declaration for object \"t9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t10 packed altera_mf.v(7632) " "Verilog HDL Port Declaration warning at altera_mf.v(7632): data type declaration for \"t10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7632 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t10 altera_mf.v(7631) " "HDL info at altera_mf.v(7631): see declaration for object \"t10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7631 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396271 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed altera_mf.v(7681) " "Verilog HDL Port Declaration warning at altera_mf.v(7681): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7681 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 altera_mf.v(7680) " "HDL info at altera_mf.v(7680): see declaration for object \"t1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7680 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t2 packed altera_mf.v(7681) " "Verilog HDL Port Declaration warning at altera_mf.v(7681): data type declaration for \"t2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7681 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t2 altera_mf.v(7680) " "HDL info at altera_mf.v(7680): see declaration for object \"t2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7680 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t3 packed altera_mf.v(7681) " "Verilog HDL Port Declaration warning at altera_mf.v(7681): data type declaration for \"t3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7681 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t3 altera_mf.v(7680) " "HDL info at altera_mf.v(7680): see declaration for object \"t3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7680 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t4 packed altera_mf.v(7681) " "Verilog HDL Port Declaration warning at altera_mf.v(7681): data type declaration for \"t4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7681 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t4 altera_mf.v(7680) " "HDL info at altera_mf.v(7680): see declaration for object \"t4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7680 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t5 packed altera_mf.v(7681) " "Verilog HDL Port Declaration warning at altera_mf.v(7681): data type declaration for \"t5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7681 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t5 altera_mf.v(7680) " "HDL info at altera_mf.v(7680): see declaration for object \"t5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7680 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t6 packed altera_mf.v(7681) " "Verilog HDL Port Declaration warning at altera_mf.v(7681): data type declaration for \"t6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7681 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t6 altera_mf.v(7680) " "HDL info at altera_mf.v(7680): see declaration for object \"t6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7680 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t7 packed altera_mf.v(7681) " "Verilog HDL Port Declaration warning at altera_mf.v(7681): data type declaration for \"t7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7681 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t7 altera_mf.v(7680) " "HDL info at altera_mf.v(7680): see declaration for object \"t7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7680 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t8 packed altera_mf.v(7681) " "Verilog HDL Port Declaration warning at altera_mf.v(7681): data type declaration for \"t8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7681 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t8 altera_mf.v(7680) " "HDL info at altera_mf.v(7680): see declaration for object \"t8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7680 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396272 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t9 packed altera_mf.v(7681) " "Verilog HDL Port Declaration warning at altera_mf.v(7681): data type declaration for \"t9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7681 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t9 altera_mf.v(7680) " "HDL info at altera_mf.v(7680): see declaration for object \"t9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7680 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t10 packed altera_mf.v(7681) " "Verilog HDL Port Declaration warning at altera_mf.v(7681): data type declaration for \"t10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7681 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t10 altera_mf.v(7680) " "HDL info at altera_mf.v(7680): see declaration for object \"t10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7680 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(7700) " "Verilog HDL Port Declaration warning at altera_mf.v(7700): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7700 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(7699) " "HDL info at altera_mf.v(7699): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7699 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ph_base packed altera_mf.v(7700) " "Verilog HDL Port Declaration warning at altera_mf.v(7700): data type declaration for \"ph_base\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7700 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ph_base altera_mf.v(7699) " "HDL info at altera_mf.v(7699): see declaration for object \"ph_base\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7699 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(7710) " "Verilog HDL Port Declaration warning at altera_mf.v(7710): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7710 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(7709) " "HDL info at altera_mf.v(7709): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7709 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed altera_mf.v(7710) " "Verilog HDL Port Declaration warning at altera_mf.v(7710): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7710 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m altera_mf.v(7709) " "HDL info at altera_mf.v(7709): see declaration for object \"m\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7709 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed altera_mf.v(7710) " "Verilog HDL Port Declaration warning at altera_mf.v(7710): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7710 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n altera_mf.v(7709) " "HDL info at altera_mf.v(7709): see declaration for object \"n\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7709 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(7725) " "Verilog HDL Port Declaration warning at altera_mf.v(7725): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7725 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396273 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(7722) " "HDL info at altera_mf.v(7722): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7722 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396274 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed altera_mf.v(7724) " "Verilog HDL Port Declaration warning at altera_mf.v(7724): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7724 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396274 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m altera_mf.v(7723) " "HDL info at altera_mf.v(7723): see declaration for object \"m\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7723 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396274 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed altera_mf.v(7724) " "Verilog HDL Port Declaration warning at altera_mf.v(7724): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7724 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396274 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n altera_mf.v(7723) " "HDL info at altera_mf.v(7723): see declaration for object \"n\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7723 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396274 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "i_phase_shift packed altera_mf.v(7783) " "Verilog HDL Port Declaration warning at altera_mf.v(7783): data type declaration for \"i_phase_shift\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7783 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396274 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "i_phase_shift altera_mf.v(7782) " "HDL info at altera_mf.v(7782): see declaration for object \"i_phase_shift\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7782 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396274 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "phase_shift packed altera_mf.v(7800) " "Verilog HDL Port Declaration warning at altera_mf.v(7800): data type declaration for \"phase_shift\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7800 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396274 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "phase_shift altera_mf.v(7799) " "HDL info at altera_mf.v(7799): see declaration for object \"phase_shift\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7799 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396274 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "msg_code packed altera_mf.v(7850) " "Verilog HDL Port Declaration warning at altera_mf.v(7850): data type declaration for \"msg_code\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7850 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396274 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "msg_code altera_mf.v(7849) " "HDL info at altera_mf.v(7849): see declaration for object \"msg_code\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 7849 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396275 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "numerator packed altera_mf.v(11282) " "Verilog HDL Port Declaration warning at altera_mf.v(11282): data type declaration for \"numerator\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11282 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "numerator altera_mf.v(11275) " "HDL info at altera_mf.v(11275): see declaration for object \"numerator\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11275 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396297 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "denominator packed altera_mf.v(11283) " "Verilog HDL Port Declaration warning at altera_mf.v(11283): data type declaration for \"denominator\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11283 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "denominator altera_mf.v(11276) " "HDL info at altera_mf.v(11276): see declaration for object \"denominator\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11276 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396297 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "max_denom packed altera_mf.v(11284) " "Verilog HDL Port Declaration warning at altera_mf.v(11284): data type declaration for \"max_denom\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11284 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "max_denom altera_mf.v(11277) " "HDL info at altera_mf.v(11277): see declaration for object \"max_denom\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11277 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396297 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fraction_num packed altera_mf.v(11285) " "Verilog HDL Port Declaration warning at altera_mf.v(11285): data type declaration for \"fraction_num\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11285 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fraction_num altera_mf.v(11278) " "HDL info at altera_mf.v(11278): see declaration for object \"fraction_num\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11278 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396297 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fraction_div packed altera_mf.v(11286) " "Verilog HDL Port Declaration warning at altera_mf.v(11286): data type declaration for \"fraction_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11286 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fraction_div altera_mf.v(11279) " "HDL info at altera_mf.v(11279): see declaration for object \"fraction_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11279 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396297 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "value packed altera_mf.v(11363) " "Verilog HDL Port Declaration warning at altera_mf.v(11363): data type declaration for \"value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11363 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396298 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "value altera_mf.v(11362) " "HDL info at altera_mf.v(11362): see declaration for object \"value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11362 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396298 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C0 packed altera_mf.v(11374) " "Verilog HDL Port Declaration warning at altera_mf.v(11374): data type declaration for \"C0\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11374 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396298 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C0 altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C0\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396298 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C0_mode packed altera_mf.v(11375) " "Verilog HDL Port Declaration warning at altera_mf.v(11375): data type declaration for \"C0_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11375 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396298 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C0_mode altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C0_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396298 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C1 packed altera_mf.v(11374) " "Verilog HDL Port Declaration warning at altera_mf.v(11374): data type declaration for \"C1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11374 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396298 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C1 altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396298 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C1_mode packed altera_mf.v(11375) " "Verilog HDL Port Declaration warning at altera_mf.v(11375): data type declaration for \"C1_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11375 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396298 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C1_mode altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C1_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396298 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C2 packed altera_mf.v(11374) " "Verilog HDL Port Declaration warning at altera_mf.v(11374): data type declaration for \"C2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11374 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396298 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C2 altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396298 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C2_mode packed altera_mf.v(11375) " "Verilog HDL Port Declaration warning at altera_mf.v(11375): data type declaration for \"C2_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11375 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396298 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C2_mode altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C2_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C3 packed altera_mf.v(11374) " "Verilog HDL Port Declaration warning at altera_mf.v(11374): data type declaration for \"C3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11374 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C3 altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C3_mode packed altera_mf.v(11375) " "Verilog HDL Port Declaration warning at altera_mf.v(11375): data type declaration for \"C3_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11375 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C3_mode altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C3_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C4 packed altera_mf.v(11374) " "Verilog HDL Port Declaration warning at altera_mf.v(11374): data type declaration for \"C4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11374 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C4 altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C4_mode packed altera_mf.v(11375) " "Verilog HDL Port Declaration warning at altera_mf.v(11375): data type declaration for \"C4_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11375 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C4_mode altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C4_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C5 packed altera_mf.v(11374) " "Verilog HDL Port Declaration warning at altera_mf.v(11374): data type declaration for \"C5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11374 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C5 altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C5_mode packed altera_mf.v(11375) " "Verilog HDL Port Declaration warning at altera_mf.v(11375): data type declaration for \"C5_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11375 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C5_mode altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C5_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C6 packed altera_mf.v(11374) " "Verilog HDL Port Declaration warning at altera_mf.v(11374): data type declaration for \"C6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11374 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C6 altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C6_mode packed altera_mf.v(11375) " "Verilog HDL Port Declaration warning at altera_mf.v(11375): data type declaration for \"C6_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11375 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C6_mode altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C6_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396299 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C7 packed altera_mf.v(11374) " "Verilog HDL Port Declaration warning at altera_mf.v(11374): data type declaration for \"C7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11374 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C7 altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C7_mode packed altera_mf.v(11375) " "Verilog HDL Port Declaration warning at altera_mf.v(11375): data type declaration for \"C7_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11375 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C7_mode altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C7_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C8 packed altera_mf.v(11374) " "Verilog HDL Port Declaration warning at altera_mf.v(11374): data type declaration for \"C8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11374 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C8 altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C8_mode packed altera_mf.v(11375) " "Verilog HDL Port Declaration warning at altera_mf.v(11375): data type declaration for \"C8_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11375 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C8_mode altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C8_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C9 packed altera_mf.v(11374) " "Verilog HDL Port Declaration warning at altera_mf.v(11374): data type declaration for \"C9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11374 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C9 altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C9_mode packed altera_mf.v(11375) " "Verilog HDL Port Declaration warning at altera_mf.v(11375): data type declaration for \"C9_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11375 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C9_mode altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"C9_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "refclk packed altera_mf.v(11376) " "Verilog HDL Port Declaration warning at altera_mf.v(11376): data type declaration for \"refclk\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11376 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "refclk altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"refclk\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m_mod packed altera_mf.v(11377) " "Verilog HDL Port Declaration warning at altera_mf.v(11377): data type declaration for \"m_mod\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11377 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m_mod altera_mf.v(11373) " "HDL info at altera_mf.v(11373): see declaration for object \"m_mod\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11373 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396300 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(11409) " "Verilog HDL Port Declaration warning at altera_mf.v(11409): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11409 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396301 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(11408) " "HDL info at altera_mf.v(11408): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11408 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396301 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(11427) " "Verilog HDL Port Declaration warning at altera_mf.v(11427): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11427 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396301 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(11426) " "HDL info at altera_mf.v(11426): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11426 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396301 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed altera_mf.v(11427) " "Verilog HDL Port Declaration warning at altera_mf.v(11427): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11427 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396301 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y altera_mf.v(11426) " "HDL info at altera_mf.v(11426): see declaration for object \"Y\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11426 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396301 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(11444) " "Verilog HDL Port Declaration warning at altera_mf.v(11444): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11444 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396301 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(11443) " "HDL info at altera_mf.v(11443): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11443 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396301 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed altera_mf.v(11444) " "Verilog HDL Port Declaration warning at altera_mf.v(11444): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11444 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396301 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y altera_mf.v(11443) " "HDL info at altera_mf.v(11443): see declaration for object \"Y\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11443 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396301 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A1 packed altera_mf.v(11477) " "Verilog HDL Port Declaration warning at altera_mf.v(11477): data type declaration for \"A1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11477 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396301 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A1 altera_mf.v(11476) " "HDL info at altera_mf.v(11476): see declaration for object \"A1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11476 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A2 packed altera_mf.v(11477) " "Verilog HDL Port Declaration warning at altera_mf.v(11477): data type declaration for \"A2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11477 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A2 altera_mf.v(11476) " "HDL info at altera_mf.v(11476): see declaration for object \"A2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11476 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A3 packed altera_mf.v(11477) " "Verilog HDL Port Declaration warning at altera_mf.v(11477): data type declaration for \"A3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11477 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A3 altera_mf.v(11476) " "HDL info at altera_mf.v(11476): see declaration for object \"A3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11476 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A4 packed altera_mf.v(11477) " "Verilog HDL Port Declaration warning at altera_mf.v(11477): data type declaration for \"A4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11477 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A4 altera_mf.v(11476) " "HDL info at altera_mf.v(11476): see declaration for object \"A4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11476 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A5 packed altera_mf.v(11477) " "Verilog HDL Port Declaration warning at altera_mf.v(11477): data type declaration for \"A5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11477 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A5 altera_mf.v(11476) " "HDL info at altera_mf.v(11476): see declaration for object \"A5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11476 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A6 packed altera_mf.v(11477) " "Verilog HDL Port Declaration warning at altera_mf.v(11477): data type declaration for \"A6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11477 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A6 altera_mf.v(11476) " "HDL info at altera_mf.v(11476): see declaration for object \"A6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11476 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A7 packed altera_mf.v(11477) " "Verilog HDL Port Declaration warning at altera_mf.v(11477): data type declaration for \"A7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11477 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A7 altera_mf.v(11476) " "HDL info at altera_mf.v(11476): see declaration for object \"A7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11476 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A8 packed altera_mf.v(11477) " "Verilog HDL Port Declaration warning at altera_mf.v(11477): data type declaration for \"A8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11477 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A8 altera_mf.v(11476) " "HDL info at altera_mf.v(11476): see declaration for object \"A8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11476 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A9 packed altera_mf.v(11477) " "Verilog HDL Port Declaration warning at altera_mf.v(11477): data type declaration for \"A9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11477 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396302 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A9 altera_mf.v(11476) " "HDL info at altera_mf.v(11476): see declaration for object \"A9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11476 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A10 packed altera_mf.v(11477) " "Verilog HDL Port Declaration warning at altera_mf.v(11477): data type declaration for \"A10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11477 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A10 altera_mf.v(11476) " "HDL info at altera_mf.v(11476): see declaration for object \"A10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11476 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "P packed altera_mf.v(11477) " "Verilog HDL Port Declaration warning at altera_mf.v(11477): data type declaration for \"P\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11477 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "P altera_mf.v(11476) " "HDL info at altera_mf.v(11476): see declaration for object \"P\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11476 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "inclock_period packed altera_mf.v(11531) " "Verilog HDL Port Declaration warning at altera_mf.v(11531): data type declaration for \"inclock_period\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11531 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "inclock_period altera_mf.v(11509) " "HDL info at altera_mf.v(11509): see declaration for object \"inclock_period\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11509 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "vco_phase_shift_step packed altera_mf.v(11532) " "Verilog HDL Port Declaration warning at altera_mf.v(11532): data type declaration for \"vco_phase_shift_step\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11532 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "vco_phase_shift_step altera_mf.v(11510) " "HDL info at altera_mf.v(11510): see declaration for object \"vco_phase_shift_step\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11510 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk0_mult packed altera_mf.v(11533) " "Verilog HDL Port Declaration warning at altera_mf.v(11533): data type declaration for \"clk0_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11533 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk0_mult altera_mf.v(11511) " "HDL info at altera_mf.v(11511): see declaration for object \"clk0_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11511 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk1_mult packed altera_mf.v(11533) " "Verilog HDL Port Declaration warning at altera_mf.v(11533): data type declaration for \"clk1_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11533 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk1_mult altera_mf.v(11511) " "HDL info at altera_mf.v(11511): see declaration for object \"clk1_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11511 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk2_mult packed altera_mf.v(11533) " "Verilog HDL Port Declaration warning at altera_mf.v(11533): data type declaration for \"clk2_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11533 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk2_mult altera_mf.v(11511) " "HDL info at altera_mf.v(11511): see declaration for object \"clk2_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11511 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396303 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk3_mult packed altera_mf.v(11533) " "Verilog HDL Port Declaration warning at altera_mf.v(11533): data type declaration for \"clk3_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11533 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk3_mult altera_mf.v(11511) " "HDL info at altera_mf.v(11511): see declaration for object \"clk3_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11511 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk4_mult packed altera_mf.v(11533) " "Verilog HDL Port Declaration warning at altera_mf.v(11533): data type declaration for \"clk4_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11533 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk4_mult altera_mf.v(11511) " "HDL info at altera_mf.v(11511): see declaration for object \"clk4_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11511 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk5_mult packed altera_mf.v(11534) " "Verilog HDL Port Declaration warning at altera_mf.v(11534): data type declaration for \"clk5_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11534 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk5_mult altera_mf.v(11512) " "HDL info at altera_mf.v(11512): see declaration for object \"clk5_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11512 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk6_mult packed altera_mf.v(11534) " "Verilog HDL Port Declaration warning at altera_mf.v(11534): data type declaration for \"clk6_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11534 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk6_mult altera_mf.v(11512) " "HDL info at altera_mf.v(11512): see declaration for object \"clk6_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11512 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk7_mult packed altera_mf.v(11534) " "Verilog HDL Port Declaration warning at altera_mf.v(11534): data type declaration for \"clk7_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11534 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk7_mult altera_mf.v(11512) " "HDL info at altera_mf.v(11512): see declaration for object \"clk7_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11512 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk8_mult packed altera_mf.v(11534) " "Verilog HDL Port Declaration warning at altera_mf.v(11534): data type declaration for \"clk8_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11534 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk8_mult altera_mf.v(11512) " "HDL info at altera_mf.v(11512): see declaration for object \"clk8_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11512 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk9_mult packed altera_mf.v(11534) " "Verilog HDL Port Declaration warning at altera_mf.v(11534): data type declaration for \"clk9_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11534 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk9_mult altera_mf.v(11512) " "HDL info at altera_mf.v(11512): see declaration for object \"clk9_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11512 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk0_div packed altera_mf.v(11535) " "Verilog HDL Port Declaration warning at altera_mf.v(11535): data type declaration for \"clk0_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11535 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk0_div altera_mf.v(11513) " "HDL info at altera_mf.v(11513): see declaration for object \"clk0_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11513 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk1_div packed altera_mf.v(11535) " "Verilog HDL Port Declaration warning at altera_mf.v(11535): data type declaration for \"clk1_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11535 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396304 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk1_div altera_mf.v(11513) " "HDL info at altera_mf.v(11513): see declaration for object \"clk1_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11513 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk2_div packed altera_mf.v(11535) " "Verilog HDL Port Declaration warning at altera_mf.v(11535): data type declaration for \"clk2_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11535 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk2_div altera_mf.v(11513) " "HDL info at altera_mf.v(11513): see declaration for object \"clk2_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11513 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk3_div packed altera_mf.v(11535) " "Verilog HDL Port Declaration warning at altera_mf.v(11535): data type declaration for \"clk3_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11535 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk3_div altera_mf.v(11513) " "HDL info at altera_mf.v(11513): see declaration for object \"clk3_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11513 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk4_div packed altera_mf.v(11535) " "Verilog HDL Port Declaration warning at altera_mf.v(11535): data type declaration for \"clk4_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11535 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk4_div altera_mf.v(11513) " "HDL info at altera_mf.v(11513): see declaration for object \"clk4_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11513 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk5_div packed altera_mf.v(11536) " "Verilog HDL Port Declaration warning at altera_mf.v(11536): data type declaration for \"clk5_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk5_div altera_mf.v(11514) " "HDL info at altera_mf.v(11514): see declaration for object \"clk5_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11514 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk6_div packed altera_mf.v(11536) " "Verilog HDL Port Declaration warning at altera_mf.v(11536): data type declaration for \"clk6_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk6_div altera_mf.v(11514) " "HDL info at altera_mf.v(11514): see declaration for object \"clk6_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11514 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk7_div packed altera_mf.v(11536) " "Verilog HDL Port Declaration warning at altera_mf.v(11536): data type declaration for \"clk7_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk7_div altera_mf.v(11514) " "HDL info at altera_mf.v(11514): see declaration for object \"clk7_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11514 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk8_div packed altera_mf.v(11536) " "Verilog HDL Port Declaration warning at altera_mf.v(11536): data type declaration for \"clk8_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk8_div altera_mf.v(11514) " "HDL info at altera_mf.v(11514): see declaration for object \"clk8_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11514 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk9_div packed altera_mf.v(11536) " "Verilog HDL Port Declaration warning at altera_mf.v(11536): data type declaration for \"clk9_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11536 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk9_div altera_mf.v(11514) " "HDL info at altera_mf.v(11514): see declaration for object \"clk9_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11514 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396305 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk0_used packed altera_mf.v(11528) " "Verilog HDL Port Declaration warning at altera_mf.v(11528): data type declaration for \"clk0_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11528 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk0_used altera_mf.v(11515) " "HDL info at altera_mf.v(11515): see declaration for object \"clk0_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11515 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk1_used packed altera_mf.v(11528) " "Verilog HDL Port Declaration warning at altera_mf.v(11528): data type declaration for \"clk1_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11528 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk1_used altera_mf.v(11515) " "HDL info at altera_mf.v(11515): see declaration for object \"clk1_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11515 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk2_used packed altera_mf.v(11528) " "Verilog HDL Port Declaration warning at altera_mf.v(11528): data type declaration for \"clk2_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11528 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk2_used altera_mf.v(11515) " "HDL info at altera_mf.v(11515): see declaration for object \"clk2_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11515 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk3_used packed altera_mf.v(11528) " "Verilog HDL Port Declaration warning at altera_mf.v(11528): data type declaration for \"clk3_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11528 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk3_used altera_mf.v(11515) " "HDL info at altera_mf.v(11515): see declaration for object \"clk3_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11515 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk4_used packed altera_mf.v(11528) " "Verilog HDL Port Declaration warning at altera_mf.v(11528): data type declaration for \"clk4_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11528 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk4_used altera_mf.v(11515) " "HDL info at altera_mf.v(11515): see declaration for object \"clk4_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11515 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk5_used packed altera_mf.v(11529) " "Verilog HDL Port Declaration warning at altera_mf.v(11529): data type declaration for \"clk5_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11529 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk5_used altera_mf.v(11516) " "HDL info at altera_mf.v(11516): see declaration for object \"clk5_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11516 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk6_used packed altera_mf.v(11529) " "Verilog HDL Port Declaration warning at altera_mf.v(11529): data type declaration for \"clk6_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11529 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk6_used altera_mf.v(11516) " "HDL info at altera_mf.v(11516): see declaration for object \"clk6_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11516 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk7_used packed altera_mf.v(11529) " "Verilog HDL Port Declaration warning at altera_mf.v(11529): data type declaration for \"clk7_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11529 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396306 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk7_used altera_mf.v(11516) " "HDL info at altera_mf.v(11516): see declaration for object \"clk7_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11516 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396307 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk8_used packed altera_mf.v(11529) " "Verilog HDL Port Declaration warning at altera_mf.v(11529): data type declaration for \"clk8_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11529 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396307 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk8_used altera_mf.v(11516) " "HDL info at altera_mf.v(11516): see declaration for object \"clk8_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11516 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396307 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk9_used packed altera_mf.v(11529) " "Verilog HDL Port Declaration warning at altera_mf.v(11529): data type declaration for \"clk9_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11529 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396307 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk9_used altera_mf.v(11516) " "HDL info at altera_mf.v(11516): see declaration for object \"clk9_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11516 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396307 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed altera_mf.v(11537) " "Verilog HDL Port Declaration warning at altera_mf.v(11537): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11537 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396307 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m altera_mf.v(11517) " "HDL info at altera_mf.v(11517): see declaration for object \"m\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11517 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396307 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed altera_mf.v(11538) " "Verilog HDL Port Declaration warning at altera_mf.v(11538): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11538 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396307 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n altera_mf.v(11518) " "HDL info at altera_mf.v(11518): see declaration for object \"n\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11518 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396307 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk_divide packed altera_mf.v(11687) " "Verilog HDL Port Declaration warning at altera_mf.v(11687): data type declaration for \"clk_divide\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11687 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396308 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk_divide altera_mf.v(11686) " "HDL info at altera_mf.v(11686): see declaration for object \"clk_divide\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11686 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396308 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk_mult packed altera_mf.v(11687) " "Verilog HDL Port Declaration warning at altera_mf.v(11687): data type declaration for \"clk_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11687 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396308 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk_mult altera_mf.v(11686) " "HDL info at altera_mf.v(11686): see declaration for object \"clk_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11686 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396308 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "M packed altera_mf.v(11687) " "Verilog HDL Port Declaration warning at altera_mf.v(11687): data type declaration for \"M\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11687 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396308 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "M altera_mf.v(11686) " "HDL info at altera_mf.v(11686): see declaration for object \"M\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11686 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396308 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "N packed altera_mf.v(11687) " "Verilog HDL Port Declaration warning at altera_mf.v(11687): data type declaration for \"N\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11687 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396309 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "N altera_mf.v(11686) " "HDL info at altera_mf.v(11686): see declaration for object \"N\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11686 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396309 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(11701) " "Verilog HDL Port Declaration warning at altera_mf.v(11701): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11701 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396309 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(11699) " "HDL info at altera_mf.v(11699): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11699 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396309 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(11702) " "Verilog HDL Port Declaration warning at altera_mf.v(11702): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11702 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396309 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(11700) " "HDL info at altera_mf.v(11700): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11700 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396309 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(11720) " "Verilog HDL Port Declaration warning at altera_mf.v(11720): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11720 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396309 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(11719) " "HDL info at altera_mf.v(11719): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11719 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396309 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(11720) " "Verilog HDL Port Declaration warning at altera_mf.v(11720): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11720 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396309 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(11719) " "HDL info at altera_mf.v(11719): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11719 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396309 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(11735) " "Verilog HDL Port Declaration warning at altera_mf.v(11735): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11735 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396309 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(11734) " "HDL info at altera_mf.v(11734): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11734 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396309 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(11735) " "Verilog HDL Port Declaration warning at altera_mf.v(11735): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11735 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396309 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(11734) " "HDL info at altera_mf.v(11734): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11734 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed altera_mf.v(11751) " "Verilog HDL Port Declaration warning at altera_mf.v(11751): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 altera_mf.v(11750) " "HDL info at altera_mf.v(11750): see declaration for object \"t1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t2 packed altera_mf.v(11751) " "Verilog HDL Port Declaration warning at altera_mf.v(11751): data type declaration for \"t2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t2 altera_mf.v(11750) " "HDL info at altera_mf.v(11750): see declaration for object \"t2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t3 packed altera_mf.v(11751) " "Verilog HDL Port Declaration warning at altera_mf.v(11751): data type declaration for \"t3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t3 altera_mf.v(11750) " "HDL info at altera_mf.v(11750): see declaration for object \"t3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t4 packed altera_mf.v(11751) " "Verilog HDL Port Declaration warning at altera_mf.v(11751): data type declaration for \"t4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t4 altera_mf.v(11750) " "HDL info at altera_mf.v(11750): see declaration for object \"t4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t5 packed altera_mf.v(11751) " "Verilog HDL Port Declaration warning at altera_mf.v(11751): data type declaration for \"t5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t5 altera_mf.v(11750) " "HDL info at altera_mf.v(11750): see declaration for object \"t5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t6 packed altera_mf.v(11751) " "Verilog HDL Port Declaration warning at altera_mf.v(11751): data type declaration for \"t6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t6 altera_mf.v(11750) " "HDL info at altera_mf.v(11750): see declaration for object \"t6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t7 packed altera_mf.v(11751) " "Verilog HDL Port Declaration warning at altera_mf.v(11751): data type declaration for \"t7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t7 altera_mf.v(11750) " "HDL info at altera_mf.v(11750): see declaration for object \"t7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t8 packed altera_mf.v(11751) " "Verilog HDL Port Declaration warning at altera_mf.v(11751): data type declaration for \"t8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t8 altera_mf.v(11750) " "HDL info at altera_mf.v(11750): see declaration for object \"t8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396310 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t9 packed altera_mf.v(11751) " "Verilog HDL Port Declaration warning at altera_mf.v(11751): data type declaration for \"t9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t9 altera_mf.v(11750) " "HDL info at altera_mf.v(11750): see declaration for object \"t9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t10 packed altera_mf.v(11751) " "Verilog HDL Port Declaration warning at altera_mf.v(11751): data type declaration for \"t10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11751 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t10 altera_mf.v(11750) " "HDL info at altera_mf.v(11750): see declaration for object \"t10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11750 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed altera_mf.v(11800) " "Verilog HDL Port Declaration warning at altera_mf.v(11800): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11800 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 altera_mf.v(11799) " "HDL info at altera_mf.v(11799): see declaration for object \"t1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11799 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t2 packed altera_mf.v(11800) " "Verilog HDL Port Declaration warning at altera_mf.v(11800): data type declaration for \"t2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11800 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t2 altera_mf.v(11799) " "HDL info at altera_mf.v(11799): see declaration for object \"t2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11799 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t3 packed altera_mf.v(11800) " "Verilog HDL Port Declaration warning at altera_mf.v(11800): data type declaration for \"t3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11800 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t3 altera_mf.v(11799) " "HDL info at altera_mf.v(11799): see declaration for object \"t3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11799 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t4 packed altera_mf.v(11800) " "Verilog HDL Port Declaration warning at altera_mf.v(11800): data type declaration for \"t4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11800 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t4 altera_mf.v(11799) " "HDL info at altera_mf.v(11799): see declaration for object \"t4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11799 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t5 packed altera_mf.v(11800) " "Verilog HDL Port Declaration warning at altera_mf.v(11800): data type declaration for \"t5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11800 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t5 altera_mf.v(11799) " "HDL info at altera_mf.v(11799): see declaration for object \"t5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11799 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t6 packed altera_mf.v(11800) " "Verilog HDL Port Declaration warning at altera_mf.v(11800): data type declaration for \"t6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11800 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t6 altera_mf.v(11799) " "HDL info at altera_mf.v(11799): see declaration for object \"t6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11799 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396311 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t7 packed altera_mf.v(11800) " "Verilog HDL Port Declaration warning at altera_mf.v(11800): data type declaration for \"t7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11800 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t7 altera_mf.v(11799) " "HDL info at altera_mf.v(11799): see declaration for object \"t7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11799 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t8 packed altera_mf.v(11800) " "Verilog HDL Port Declaration warning at altera_mf.v(11800): data type declaration for \"t8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11800 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t8 altera_mf.v(11799) " "HDL info at altera_mf.v(11799): see declaration for object \"t8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11799 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t9 packed altera_mf.v(11800) " "Verilog HDL Port Declaration warning at altera_mf.v(11800): data type declaration for \"t9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11800 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t9 altera_mf.v(11799) " "HDL info at altera_mf.v(11799): see declaration for object \"t9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11799 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t10 packed altera_mf.v(11800) " "Verilog HDL Port Declaration warning at altera_mf.v(11800): data type declaration for \"t10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11800 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t10 altera_mf.v(11799) " "HDL info at altera_mf.v(11799): see declaration for object \"t10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11799 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(11819) " "Verilog HDL Port Declaration warning at altera_mf.v(11819): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11819 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(11818) " "HDL info at altera_mf.v(11818): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11818 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ph_base packed altera_mf.v(11819) " "Verilog HDL Port Declaration warning at altera_mf.v(11819): data type declaration for \"ph_base\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11819 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ph_base altera_mf.v(11818) " "HDL info at altera_mf.v(11818): see declaration for object \"ph_base\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11818 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(11829) " "Verilog HDL Port Declaration warning at altera_mf.v(11829): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11829 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(11828) " "HDL info at altera_mf.v(11828): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11828 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed altera_mf.v(11829) " "Verilog HDL Port Declaration warning at altera_mf.v(11829): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11829 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396312 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m altera_mf.v(11828) " "HDL info at altera_mf.v(11828): see declaration for object \"m\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11828 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396313 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed altera_mf.v(11829) " "Verilog HDL Port Declaration warning at altera_mf.v(11829): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11829 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396313 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n altera_mf.v(11828) " "HDL info at altera_mf.v(11828): see declaration for object \"n\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11828 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396313 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(11844) " "Verilog HDL Port Declaration warning at altera_mf.v(11844): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11844 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396313 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(11841) " "HDL info at altera_mf.v(11841): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11841 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396313 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed altera_mf.v(11843) " "Verilog HDL Port Declaration warning at altera_mf.v(11843): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11843 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396313 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m altera_mf.v(11842) " "HDL info at altera_mf.v(11842): see declaration for object \"m\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11842 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396313 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed altera_mf.v(11843) " "Verilog HDL Port Declaration warning at altera_mf.v(11843): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11843 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396313 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n altera_mf.v(11842) " "HDL info at altera_mf.v(11842): see declaration for object \"n\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11842 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396313 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "i_phase_shift packed altera_mf.v(11905) " "Verilog HDL Port Declaration warning at altera_mf.v(11905): data type declaration for \"i_phase_shift\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11905 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396313 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "i_phase_shift altera_mf.v(11904) " "HDL info at altera_mf.v(11904): see declaration for object \"i_phase_shift\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11904 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396313 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "phase_shift packed altera_mf.v(11922) " "Verilog HDL Port Declaration warning at altera_mf.v(11922): data type declaration for \"phase_shift\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11922 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396313 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "phase_shift altera_mf.v(11921) " "HDL info at altera_mf.v(11921): see declaration for object \"phase_shift\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11921 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396313 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "msg_code packed altera_mf.v(11972) " "Verilog HDL Port Declaration warning at altera_mf.v(11972): data type declaration for \"msg_code\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11972 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396314 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "msg_code altera_mf.v(11971) " "HDL info at altera_mf.v(11971): see declaration for object \"msg_code\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 11971 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396314 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "numerator packed altera_mf.v(15268) " "Verilog HDL Port Declaration warning at altera_mf.v(15268): data type declaration for \"numerator\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15268 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396332 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "numerator altera_mf.v(15261) " "HDL info at altera_mf.v(15261): see declaration for object \"numerator\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15261 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396332 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "denominator packed altera_mf.v(15269) " "Verilog HDL Port Declaration warning at altera_mf.v(15269): data type declaration for \"denominator\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15269 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396332 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "denominator altera_mf.v(15262) " "HDL info at altera_mf.v(15262): see declaration for object \"denominator\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15262 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396332 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "max_denom packed altera_mf.v(15270) " "Verilog HDL Port Declaration warning at altera_mf.v(15270): data type declaration for \"max_denom\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15270 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396332 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "max_denom altera_mf.v(15263) " "HDL info at altera_mf.v(15263): see declaration for object \"max_denom\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15263 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396332 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fraction_num packed altera_mf.v(15271) " "Verilog HDL Port Declaration warning at altera_mf.v(15271): data type declaration for \"fraction_num\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15271 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396332 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fraction_num altera_mf.v(15264) " "HDL info at altera_mf.v(15264): see declaration for object \"fraction_num\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15264 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396332 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fraction_div packed altera_mf.v(15272) " "Verilog HDL Port Declaration warning at altera_mf.v(15272): data type declaration for \"fraction_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15272 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396333 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fraction_div altera_mf.v(15265) " "HDL info at altera_mf.v(15265): see declaration for object \"fraction_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15265 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396333 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "value packed altera_mf.v(15349) " "Verilog HDL Port Declaration warning at altera_mf.v(15349): data type declaration for \"value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15349 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396333 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "value altera_mf.v(15348) " "HDL info at altera_mf.v(15348): see declaration for object \"value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15348 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396333 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C0 packed altera_mf.v(15360) " "Verilog HDL Port Declaration warning at altera_mf.v(15360): data type declaration for \"C0\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15360 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396333 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C0 altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C0\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396333 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C0_mode packed altera_mf.v(15361) " "Verilog HDL Port Declaration warning at altera_mf.v(15361): data type declaration for \"C0_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15361 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396333 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C0_mode altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C0_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396333 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C1 packed altera_mf.v(15360) " "Verilog HDL Port Declaration warning at altera_mf.v(15360): data type declaration for \"C1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15360 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396333 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C1 altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396333 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C1_mode packed altera_mf.v(15361) " "Verilog HDL Port Declaration warning at altera_mf.v(15361): data type declaration for \"C1_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15361 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396333 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C1_mode altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C1_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396333 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C2 packed altera_mf.v(15360) " "Verilog HDL Port Declaration warning at altera_mf.v(15360): data type declaration for \"C2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15360 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C2 altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C2_mode packed altera_mf.v(15361) " "Verilog HDL Port Declaration warning at altera_mf.v(15361): data type declaration for \"C2_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15361 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C2_mode altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C2_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C3 packed altera_mf.v(15360) " "Verilog HDL Port Declaration warning at altera_mf.v(15360): data type declaration for \"C3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15360 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C3 altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C3_mode packed altera_mf.v(15361) " "Verilog HDL Port Declaration warning at altera_mf.v(15361): data type declaration for \"C3_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15361 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C3_mode altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C3_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C4 packed altera_mf.v(15360) " "Verilog HDL Port Declaration warning at altera_mf.v(15360): data type declaration for \"C4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15360 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C4 altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C4_mode packed altera_mf.v(15361) " "Verilog HDL Port Declaration warning at altera_mf.v(15361): data type declaration for \"C4_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15361 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C4_mode altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C4_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C5 packed altera_mf.v(15360) " "Verilog HDL Port Declaration warning at altera_mf.v(15360): data type declaration for \"C5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15360 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C5 altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C5_mode packed altera_mf.v(15361) " "Verilog HDL Port Declaration warning at altera_mf.v(15361): data type declaration for \"C5_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15361 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C5_mode altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C5_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C6 packed altera_mf.v(15360) " "Verilog HDL Port Declaration warning at altera_mf.v(15360): data type declaration for \"C6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15360 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396334 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C6 altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396335 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C6_mode packed altera_mf.v(15361) " "Verilog HDL Port Declaration warning at altera_mf.v(15361): data type declaration for \"C6_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15361 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396335 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C6_mode altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C6_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396335 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C7 packed altera_mf.v(15360) " "Verilog HDL Port Declaration warning at altera_mf.v(15360): data type declaration for \"C7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15360 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396335 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C7 altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396335 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C7_mode packed altera_mf.v(15361) " "Verilog HDL Port Declaration warning at altera_mf.v(15361): data type declaration for \"C7_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15361 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396335 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C7_mode altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C7_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396335 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C8 packed altera_mf.v(15360) " "Verilog HDL Port Declaration warning at altera_mf.v(15360): data type declaration for \"C8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15360 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396335 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C8 altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396335 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C8_mode packed altera_mf.v(15361) " "Verilog HDL Port Declaration warning at altera_mf.v(15361): data type declaration for \"C8_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15361 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396335 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C8_mode altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C8_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396335 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C9 packed altera_mf.v(15360) " "Verilog HDL Port Declaration warning at altera_mf.v(15360): data type declaration for \"C9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15360 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396336 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C9 altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396336 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C9_mode packed altera_mf.v(15361) " "Verilog HDL Port Declaration warning at altera_mf.v(15361): data type declaration for \"C9_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15361 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396336 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C9_mode altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"C9_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396336 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "refclk packed altera_mf.v(15362) " "Verilog HDL Port Declaration warning at altera_mf.v(15362): data type declaration for \"refclk\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15362 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396336 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "refclk altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"refclk\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396336 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m_mod packed altera_mf.v(15363) " "Verilog HDL Port Declaration warning at altera_mf.v(15363): data type declaration for \"m_mod\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15363 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396336 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m_mod altera_mf.v(15359) " "HDL info at altera_mf.v(15359): see declaration for object \"m_mod\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15359 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396336 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(15395) " "Verilog HDL Port Declaration warning at altera_mf.v(15395): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15395 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396336 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(15394) " "HDL info at altera_mf.v(15394): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15394 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396336 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(15413) " "Verilog HDL Port Declaration warning at altera_mf.v(15413): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15413 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396336 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(15412) " "HDL info at altera_mf.v(15412): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15412 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed altera_mf.v(15413) " "Verilog HDL Port Declaration warning at altera_mf.v(15413): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15413 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y altera_mf.v(15412) " "HDL info at altera_mf.v(15412): see declaration for object \"Y\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15412 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(15430) " "Verilog HDL Port Declaration warning at altera_mf.v(15430): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15430 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(15429) " "HDL info at altera_mf.v(15429): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15429 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed altera_mf.v(15430) " "Verilog HDL Port Declaration warning at altera_mf.v(15430): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15430 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y altera_mf.v(15429) " "HDL info at altera_mf.v(15429): see declaration for object \"Y\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15429 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A1 packed altera_mf.v(15463) " "Verilog HDL Port Declaration warning at altera_mf.v(15463): data type declaration for \"A1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15463 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A1 altera_mf.v(15462) " "HDL info at altera_mf.v(15462): see declaration for object \"A1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15462 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A2 packed altera_mf.v(15463) " "Verilog HDL Port Declaration warning at altera_mf.v(15463): data type declaration for \"A2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15463 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A2 altera_mf.v(15462) " "HDL info at altera_mf.v(15462): see declaration for object \"A2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15462 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A3 packed altera_mf.v(15463) " "Verilog HDL Port Declaration warning at altera_mf.v(15463): data type declaration for \"A3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15463 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A3 altera_mf.v(15462) " "HDL info at altera_mf.v(15462): see declaration for object \"A3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15462 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A4 packed altera_mf.v(15463) " "Verilog HDL Port Declaration warning at altera_mf.v(15463): data type declaration for \"A4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15463 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A4 altera_mf.v(15462) " "HDL info at altera_mf.v(15462): see declaration for object \"A4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15462 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396337 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A5 packed altera_mf.v(15463) " "Verilog HDL Port Declaration warning at altera_mf.v(15463): data type declaration for \"A5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15463 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A5 altera_mf.v(15462) " "HDL info at altera_mf.v(15462): see declaration for object \"A5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15462 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A6 packed altera_mf.v(15463) " "Verilog HDL Port Declaration warning at altera_mf.v(15463): data type declaration for \"A6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15463 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A6 altera_mf.v(15462) " "HDL info at altera_mf.v(15462): see declaration for object \"A6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15462 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A7 packed altera_mf.v(15463) " "Verilog HDL Port Declaration warning at altera_mf.v(15463): data type declaration for \"A7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15463 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A7 altera_mf.v(15462) " "HDL info at altera_mf.v(15462): see declaration for object \"A7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15462 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A8 packed altera_mf.v(15463) " "Verilog HDL Port Declaration warning at altera_mf.v(15463): data type declaration for \"A8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15463 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A8 altera_mf.v(15462) " "HDL info at altera_mf.v(15462): see declaration for object \"A8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15462 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A9 packed altera_mf.v(15463) " "Verilog HDL Port Declaration warning at altera_mf.v(15463): data type declaration for \"A9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15463 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A9 altera_mf.v(15462) " "HDL info at altera_mf.v(15462): see declaration for object \"A9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15462 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A10 packed altera_mf.v(15463) " "Verilog HDL Port Declaration warning at altera_mf.v(15463): data type declaration for \"A10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15463 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A10 altera_mf.v(15462) " "HDL info at altera_mf.v(15462): see declaration for object \"A10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15462 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "P packed altera_mf.v(15463) " "Verilog HDL Port Declaration warning at altera_mf.v(15463): data type declaration for \"P\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15463 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "P altera_mf.v(15462) " "HDL info at altera_mf.v(15462): see declaration for object \"P\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15462 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "inclock_period packed altera_mf.v(15517) " "Verilog HDL Port Declaration warning at altera_mf.v(15517): data type declaration for \"inclock_period\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15517 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396338 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "inclock_period altera_mf.v(15495) " "HDL info at altera_mf.v(15495): see declaration for object \"inclock_period\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15495 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "vco_phase_shift_step packed altera_mf.v(15518) " "Verilog HDL Port Declaration warning at altera_mf.v(15518): data type declaration for \"vco_phase_shift_step\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15518 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "vco_phase_shift_step altera_mf.v(15496) " "HDL info at altera_mf.v(15496): see declaration for object \"vco_phase_shift_step\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15496 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk0_mult packed altera_mf.v(15519) " "Verilog HDL Port Declaration warning at altera_mf.v(15519): data type declaration for \"clk0_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15519 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk0_mult altera_mf.v(15497) " "HDL info at altera_mf.v(15497): see declaration for object \"clk0_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15497 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk1_mult packed altera_mf.v(15519) " "Verilog HDL Port Declaration warning at altera_mf.v(15519): data type declaration for \"clk1_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15519 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk1_mult altera_mf.v(15497) " "HDL info at altera_mf.v(15497): see declaration for object \"clk1_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15497 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk2_mult packed altera_mf.v(15519) " "Verilog HDL Port Declaration warning at altera_mf.v(15519): data type declaration for \"clk2_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15519 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk2_mult altera_mf.v(15497) " "HDL info at altera_mf.v(15497): see declaration for object \"clk2_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15497 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk3_mult packed altera_mf.v(15519) " "Verilog HDL Port Declaration warning at altera_mf.v(15519): data type declaration for \"clk3_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15519 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk3_mult altera_mf.v(15497) " "HDL info at altera_mf.v(15497): see declaration for object \"clk3_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15497 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk4_mult packed altera_mf.v(15519) " "Verilog HDL Port Declaration warning at altera_mf.v(15519): data type declaration for \"clk4_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15519 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk4_mult altera_mf.v(15497) " "HDL info at altera_mf.v(15497): see declaration for object \"clk4_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15497 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk5_mult packed altera_mf.v(15520) " "Verilog HDL Port Declaration warning at altera_mf.v(15520): data type declaration for \"clk5_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15520 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk5_mult altera_mf.v(15498) " "HDL info at altera_mf.v(15498): see declaration for object \"clk5_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15498 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk6_mult packed altera_mf.v(15520) " "Verilog HDL Port Declaration warning at altera_mf.v(15520): data type declaration for \"clk6_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15520 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396339 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk6_mult altera_mf.v(15498) " "HDL info at altera_mf.v(15498): see declaration for object \"clk6_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15498 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk7_mult packed altera_mf.v(15520) " "Verilog HDL Port Declaration warning at altera_mf.v(15520): data type declaration for \"clk7_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15520 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk7_mult altera_mf.v(15498) " "HDL info at altera_mf.v(15498): see declaration for object \"clk7_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15498 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk8_mult packed altera_mf.v(15520) " "Verilog HDL Port Declaration warning at altera_mf.v(15520): data type declaration for \"clk8_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15520 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk8_mult altera_mf.v(15498) " "HDL info at altera_mf.v(15498): see declaration for object \"clk8_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15498 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk9_mult packed altera_mf.v(15520) " "Verilog HDL Port Declaration warning at altera_mf.v(15520): data type declaration for \"clk9_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15520 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk9_mult altera_mf.v(15498) " "HDL info at altera_mf.v(15498): see declaration for object \"clk9_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15498 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk0_div packed altera_mf.v(15521) " "Verilog HDL Port Declaration warning at altera_mf.v(15521): data type declaration for \"clk0_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15521 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk0_div altera_mf.v(15499) " "HDL info at altera_mf.v(15499): see declaration for object \"clk0_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15499 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk1_div packed altera_mf.v(15521) " "Verilog HDL Port Declaration warning at altera_mf.v(15521): data type declaration for \"clk1_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15521 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk1_div altera_mf.v(15499) " "HDL info at altera_mf.v(15499): see declaration for object \"clk1_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15499 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk2_div packed altera_mf.v(15521) " "Verilog HDL Port Declaration warning at altera_mf.v(15521): data type declaration for \"clk2_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15521 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk2_div altera_mf.v(15499) " "HDL info at altera_mf.v(15499): see declaration for object \"clk2_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15499 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk3_div packed altera_mf.v(15521) " "Verilog HDL Port Declaration warning at altera_mf.v(15521): data type declaration for \"clk3_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15521 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk3_div altera_mf.v(15499) " "HDL info at altera_mf.v(15499): see declaration for object \"clk3_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15499 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk4_div packed altera_mf.v(15521) " "Verilog HDL Port Declaration warning at altera_mf.v(15521): data type declaration for \"clk4_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15521 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk4_div altera_mf.v(15499) " "HDL info at altera_mf.v(15499): see declaration for object \"clk4_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15499 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk5_div packed altera_mf.v(15522) " "Verilog HDL Port Declaration warning at altera_mf.v(15522): data type declaration for \"clk5_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15522 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396340 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk5_div altera_mf.v(15500) " "HDL info at altera_mf.v(15500): see declaration for object \"clk5_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15500 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk6_div packed altera_mf.v(15522) " "Verilog HDL Port Declaration warning at altera_mf.v(15522): data type declaration for \"clk6_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15522 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk6_div altera_mf.v(15500) " "HDL info at altera_mf.v(15500): see declaration for object \"clk6_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15500 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk7_div packed altera_mf.v(15522) " "Verilog HDL Port Declaration warning at altera_mf.v(15522): data type declaration for \"clk7_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15522 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk7_div altera_mf.v(15500) " "HDL info at altera_mf.v(15500): see declaration for object \"clk7_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15500 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk8_div packed altera_mf.v(15522) " "Verilog HDL Port Declaration warning at altera_mf.v(15522): data type declaration for \"clk8_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15522 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk8_div altera_mf.v(15500) " "HDL info at altera_mf.v(15500): see declaration for object \"clk8_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15500 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk9_div packed altera_mf.v(15522) " "Verilog HDL Port Declaration warning at altera_mf.v(15522): data type declaration for \"clk9_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15522 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk9_div altera_mf.v(15500) " "HDL info at altera_mf.v(15500): see declaration for object \"clk9_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15500 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk0_used packed altera_mf.v(15514) " "Verilog HDL Port Declaration warning at altera_mf.v(15514): data type declaration for \"clk0_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15514 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk0_used altera_mf.v(15501) " "HDL info at altera_mf.v(15501): see declaration for object \"clk0_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15501 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk1_used packed altera_mf.v(15514) " "Verilog HDL Port Declaration warning at altera_mf.v(15514): data type declaration for \"clk1_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15514 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk1_used altera_mf.v(15501) " "HDL info at altera_mf.v(15501): see declaration for object \"clk1_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15501 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk2_used packed altera_mf.v(15514) " "Verilog HDL Port Declaration warning at altera_mf.v(15514): data type declaration for \"clk2_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15514 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk2_used altera_mf.v(15501) " "HDL info at altera_mf.v(15501): see declaration for object \"clk2_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15501 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396341 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk3_used packed altera_mf.v(15514) " "Verilog HDL Port Declaration warning at altera_mf.v(15514): data type declaration for \"clk3_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15514 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk3_used altera_mf.v(15501) " "HDL info at altera_mf.v(15501): see declaration for object \"clk3_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15501 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk4_used packed altera_mf.v(15514) " "Verilog HDL Port Declaration warning at altera_mf.v(15514): data type declaration for \"clk4_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15514 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk4_used altera_mf.v(15501) " "HDL info at altera_mf.v(15501): see declaration for object \"clk4_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15501 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk5_used packed altera_mf.v(15515) " "Verilog HDL Port Declaration warning at altera_mf.v(15515): data type declaration for \"clk5_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15515 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk5_used altera_mf.v(15502) " "HDL info at altera_mf.v(15502): see declaration for object \"clk5_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15502 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk6_used packed altera_mf.v(15515) " "Verilog HDL Port Declaration warning at altera_mf.v(15515): data type declaration for \"clk6_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15515 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk6_used altera_mf.v(15502) " "HDL info at altera_mf.v(15502): see declaration for object \"clk6_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15502 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk7_used packed altera_mf.v(15515) " "Verilog HDL Port Declaration warning at altera_mf.v(15515): data type declaration for \"clk7_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15515 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk7_used altera_mf.v(15502) " "HDL info at altera_mf.v(15502): see declaration for object \"clk7_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15502 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk8_used packed altera_mf.v(15515) " "Verilog HDL Port Declaration warning at altera_mf.v(15515): data type declaration for \"clk8_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15515 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk8_used altera_mf.v(15502) " "HDL info at altera_mf.v(15502): see declaration for object \"clk8_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15502 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk9_used packed altera_mf.v(15515) " "Verilog HDL Port Declaration warning at altera_mf.v(15515): data type declaration for \"clk9_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15515 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk9_used altera_mf.v(15502) " "HDL info at altera_mf.v(15502): see declaration for object \"clk9_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15502 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed altera_mf.v(15523) " "Verilog HDL Port Declaration warning at altera_mf.v(15523): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15523 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m altera_mf.v(15503) " "HDL info at altera_mf.v(15503): see declaration for object \"m\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15503 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed altera_mf.v(15524) " "Verilog HDL Port Declaration warning at altera_mf.v(15524): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15524 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396342 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n altera_mf.v(15504) " "HDL info at altera_mf.v(15504): see declaration for object \"n\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15504 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396343 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk_divide packed altera_mf.v(15673) " "Verilog HDL Port Declaration warning at altera_mf.v(15673): data type declaration for \"clk_divide\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15673 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396344 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk_divide altera_mf.v(15672) " "HDL info at altera_mf.v(15672): see declaration for object \"clk_divide\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15672 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396344 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk_mult packed altera_mf.v(15673) " "Verilog HDL Port Declaration warning at altera_mf.v(15673): data type declaration for \"clk_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15673 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396344 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk_mult altera_mf.v(15672) " "HDL info at altera_mf.v(15672): see declaration for object \"clk_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15672 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396344 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "M packed altera_mf.v(15673) " "Verilog HDL Port Declaration warning at altera_mf.v(15673): data type declaration for \"M\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15673 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396344 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "M altera_mf.v(15672) " "HDL info at altera_mf.v(15672): see declaration for object \"M\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15672 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396344 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "N packed altera_mf.v(15673) " "Verilog HDL Port Declaration warning at altera_mf.v(15673): data type declaration for \"N\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15673 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396344 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "N altera_mf.v(15672) " "HDL info at altera_mf.v(15672): see declaration for object \"N\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15672 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396344 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(15687) " "Verilog HDL Port Declaration warning at altera_mf.v(15687): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15687 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396344 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(15685) " "HDL info at altera_mf.v(15685): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15685 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396344 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(15688) " "Verilog HDL Port Declaration warning at altera_mf.v(15688): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15688 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396344 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(15686) " "HDL info at altera_mf.v(15686): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15686 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396344 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(15706) " "Verilog HDL Port Declaration warning at altera_mf.v(15706): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15706 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(15705) " "HDL info at altera_mf.v(15705): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15705 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(15706) " "Verilog HDL Port Declaration warning at altera_mf.v(15706): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15706 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(15705) " "HDL info at altera_mf.v(15705): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15705 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(15721) " "Verilog HDL Port Declaration warning at altera_mf.v(15721): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15721 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(15720) " "HDL info at altera_mf.v(15720): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15720 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(15721) " "Verilog HDL Port Declaration warning at altera_mf.v(15721): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15721 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(15720) " "HDL info at altera_mf.v(15720): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15720 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed altera_mf.v(15737) " "Verilog HDL Port Declaration warning at altera_mf.v(15737): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15737 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 altera_mf.v(15736) " "HDL info at altera_mf.v(15736): see declaration for object \"t1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15736 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t2 packed altera_mf.v(15737) " "Verilog HDL Port Declaration warning at altera_mf.v(15737): data type declaration for \"t2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15737 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t2 altera_mf.v(15736) " "HDL info at altera_mf.v(15736): see declaration for object \"t2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15736 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t3 packed altera_mf.v(15737) " "Verilog HDL Port Declaration warning at altera_mf.v(15737): data type declaration for \"t3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15737 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t3 altera_mf.v(15736) " "HDL info at altera_mf.v(15736): see declaration for object \"t3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15736 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396345 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t4 packed altera_mf.v(15737) " "Verilog HDL Port Declaration warning at altera_mf.v(15737): data type declaration for \"t4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15737 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t4 altera_mf.v(15736) " "HDL info at altera_mf.v(15736): see declaration for object \"t4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15736 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t5 packed altera_mf.v(15737) " "Verilog HDL Port Declaration warning at altera_mf.v(15737): data type declaration for \"t5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15737 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t5 altera_mf.v(15736) " "HDL info at altera_mf.v(15736): see declaration for object \"t5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15736 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t6 packed altera_mf.v(15737) " "Verilog HDL Port Declaration warning at altera_mf.v(15737): data type declaration for \"t6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15737 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t6 altera_mf.v(15736) " "HDL info at altera_mf.v(15736): see declaration for object \"t6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15736 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t7 packed altera_mf.v(15737) " "Verilog HDL Port Declaration warning at altera_mf.v(15737): data type declaration for \"t7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15737 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t7 altera_mf.v(15736) " "HDL info at altera_mf.v(15736): see declaration for object \"t7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15736 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t8 packed altera_mf.v(15737) " "Verilog HDL Port Declaration warning at altera_mf.v(15737): data type declaration for \"t8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15737 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t8 altera_mf.v(15736) " "HDL info at altera_mf.v(15736): see declaration for object \"t8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15736 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t9 packed altera_mf.v(15737) " "Verilog HDL Port Declaration warning at altera_mf.v(15737): data type declaration for \"t9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15737 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t9 altera_mf.v(15736) " "HDL info at altera_mf.v(15736): see declaration for object \"t9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15736 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t10 packed altera_mf.v(15737) " "Verilog HDL Port Declaration warning at altera_mf.v(15737): data type declaration for \"t10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15737 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t10 altera_mf.v(15736) " "HDL info at altera_mf.v(15736): see declaration for object \"t10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15736 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed altera_mf.v(15786) " "Verilog HDL Port Declaration warning at altera_mf.v(15786): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15786 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 altera_mf.v(15785) " "HDL info at altera_mf.v(15785): see declaration for object \"t1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15785 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396346 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t2 packed altera_mf.v(15786) " "Verilog HDL Port Declaration warning at altera_mf.v(15786): data type declaration for \"t2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15786 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t2 altera_mf.v(15785) " "HDL info at altera_mf.v(15785): see declaration for object \"t2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15785 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t3 packed altera_mf.v(15786) " "Verilog HDL Port Declaration warning at altera_mf.v(15786): data type declaration for \"t3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15786 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t3 altera_mf.v(15785) " "HDL info at altera_mf.v(15785): see declaration for object \"t3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15785 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t4 packed altera_mf.v(15786) " "Verilog HDL Port Declaration warning at altera_mf.v(15786): data type declaration for \"t4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15786 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t4 altera_mf.v(15785) " "HDL info at altera_mf.v(15785): see declaration for object \"t4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15785 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t5 packed altera_mf.v(15786) " "Verilog HDL Port Declaration warning at altera_mf.v(15786): data type declaration for \"t5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15786 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t5 altera_mf.v(15785) " "HDL info at altera_mf.v(15785): see declaration for object \"t5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15785 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t6 packed altera_mf.v(15786) " "Verilog HDL Port Declaration warning at altera_mf.v(15786): data type declaration for \"t6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15786 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t6 altera_mf.v(15785) " "HDL info at altera_mf.v(15785): see declaration for object \"t6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15785 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t7 packed altera_mf.v(15786) " "Verilog HDL Port Declaration warning at altera_mf.v(15786): data type declaration for \"t7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15786 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t7 altera_mf.v(15785) " "HDL info at altera_mf.v(15785): see declaration for object \"t7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15785 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t8 packed altera_mf.v(15786) " "Verilog HDL Port Declaration warning at altera_mf.v(15786): data type declaration for \"t8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15786 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t8 altera_mf.v(15785) " "HDL info at altera_mf.v(15785): see declaration for object \"t8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15785 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t9 packed altera_mf.v(15786) " "Verilog HDL Port Declaration warning at altera_mf.v(15786): data type declaration for \"t9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15786 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t9 altera_mf.v(15785) " "HDL info at altera_mf.v(15785): see declaration for object \"t9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15785 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t10 packed altera_mf.v(15786) " "Verilog HDL Port Declaration warning at altera_mf.v(15786): data type declaration for \"t10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15786 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t10 altera_mf.v(15785) " "HDL info at altera_mf.v(15785): see declaration for object \"t10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15785 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396347 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(15805) " "Verilog HDL Port Declaration warning at altera_mf.v(15805): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15805 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(15804) " "HDL info at altera_mf.v(15804): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15804 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ph_base packed altera_mf.v(15805) " "Verilog HDL Port Declaration warning at altera_mf.v(15805): data type declaration for \"ph_base\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15805 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ph_base altera_mf.v(15804) " "HDL info at altera_mf.v(15804): see declaration for object \"ph_base\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15804 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(15815) " "Verilog HDL Port Declaration warning at altera_mf.v(15815): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15815 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(15814) " "HDL info at altera_mf.v(15814): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15814 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed altera_mf.v(15815) " "Verilog HDL Port Declaration warning at altera_mf.v(15815): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15815 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m altera_mf.v(15814) " "HDL info at altera_mf.v(15814): see declaration for object \"m\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15814 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed altera_mf.v(15815) " "Verilog HDL Port Declaration warning at altera_mf.v(15815): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15815 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n altera_mf.v(15814) " "HDL info at altera_mf.v(15814): see declaration for object \"n\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15814 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(15830) " "Verilog HDL Port Declaration warning at altera_mf.v(15830): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15830 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(15827) " "HDL info at altera_mf.v(15827): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15827 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed altera_mf.v(15829) " "Verilog HDL Port Declaration warning at altera_mf.v(15829): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15829 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m altera_mf.v(15828) " "HDL info at altera_mf.v(15828): see declaration for object \"m\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15828 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396348 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed altera_mf.v(15829) " "Verilog HDL Port Declaration warning at altera_mf.v(15829): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15829 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396349 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n altera_mf.v(15828) " "HDL info at altera_mf.v(15828): see declaration for object \"n\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15828 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396349 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "i_phase_shift packed altera_mf.v(15891) " "Verilog HDL Port Declaration warning at altera_mf.v(15891): data type declaration for \"i_phase_shift\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15891 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396349 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "i_phase_shift altera_mf.v(15890) " "HDL info at altera_mf.v(15890): see declaration for object \"i_phase_shift\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15890 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396349 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "phase_shift packed altera_mf.v(15908) " "Verilog HDL Port Declaration warning at altera_mf.v(15908): data type declaration for \"phase_shift\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15908 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396349 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "phase_shift altera_mf.v(15907) " "HDL info at altera_mf.v(15907): see declaration for object \"phase_shift\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15907 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396349 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "msg_code packed altera_mf.v(15958) " "Verilog HDL Port Declaration warning at altera_mf.v(15958): data type declaration for \"msg_code\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15958 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396349 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "msg_code altera_mf.v(15957) " "HDL info at altera_mf.v(15957): see declaration for object \"msg_code\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 15957 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396349 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "numerator packed altera_mf.v(18972) " "Verilog HDL Port Declaration warning at altera_mf.v(18972): data type declaration for \"numerator\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18972 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396363 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "numerator altera_mf.v(18965) " "HDL info at altera_mf.v(18965): see declaration for object \"numerator\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18965 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396363 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "denominator packed altera_mf.v(18973) " "Verilog HDL Port Declaration warning at altera_mf.v(18973): data type declaration for \"denominator\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18973 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396363 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "denominator altera_mf.v(18966) " "HDL info at altera_mf.v(18966): see declaration for object \"denominator\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18966 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396363 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "max_denom packed altera_mf.v(18974) " "Verilog HDL Port Declaration warning at altera_mf.v(18974): data type declaration for \"max_denom\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18974 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396363 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "max_denom altera_mf.v(18967) " "HDL info at altera_mf.v(18967): see declaration for object \"max_denom\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18967 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396363 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fraction_num packed altera_mf.v(18975) " "Verilog HDL Port Declaration warning at altera_mf.v(18975): data type declaration for \"fraction_num\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18975 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396363 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fraction_num altera_mf.v(18968) " "HDL info at altera_mf.v(18968): see declaration for object \"fraction_num\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18968 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396363 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "fraction_div packed altera_mf.v(18976) " "Verilog HDL Port Declaration warning at altera_mf.v(18976): data type declaration for \"fraction_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18976 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396364 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "fraction_div altera_mf.v(18969) " "HDL info at altera_mf.v(18969): see declaration for object \"fraction_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 18969 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396364 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "value packed altera_mf.v(19053) " "Verilog HDL Port Declaration warning at altera_mf.v(19053): data type declaration for \"value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19053 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396364 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "value altera_mf.v(19052) " "HDL info at altera_mf.v(19052): see declaration for object \"value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19052 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396364 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C0 packed altera_mf.v(19064) " "Verilog HDL Port Declaration warning at altera_mf.v(19064): data type declaration for \"C0\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19064 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396364 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C0 altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C0\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396364 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C0_mode packed altera_mf.v(19065) " "Verilog HDL Port Declaration warning at altera_mf.v(19065): data type declaration for \"C0_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19065 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396364 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C0_mode altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C0_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396364 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C1 packed altera_mf.v(19064) " "Verilog HDL Port Declaration warning at altera_mf.v(19064): data type declaration for \"C1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19064 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396364 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C1 altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C1_mode packed altera_mf.v(19065) " "Verilog HDL Port Declaration warning at altera_mf.v(19065): data type declaration for \"C1_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19065 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C1_mode altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C1_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C2 packed altera_mf.v(19064) " "Verilog HDL Port Declaration warning at altera_mf.v(19064): data type declaration for \"C2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19064 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C2 altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C2_mode packed altera_mf.v(19065) " "Verilog HDL Port Declaration warning at altera_mf.v(19065): data type declaration for \"C2_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19065 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C2_mode altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C2_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C3 packed altera_mf.v(19064) " "Verilog HDL Port Declaration warning at altera_mf.v(19064): data type declaration for \"C3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19064 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C3 altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C3_mode packed altera_mf.v(19065) " "Verilog HDL Port Declaration warning at altera_mf.v(19065): data type declaration for \"C3_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19065 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C3_mode altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C3_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C4 packed altera_mf.v(19064) " "Verilog HDL Port Declaration warning at altera_mf.v(19064): data type declaration for \"C4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19064 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C4 altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C4_mode packed altera_mf.v(19065) " "Verilog HDL Port Declaration warning at altera_mf.v(19065): data type declaration for \"C4_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19065 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396365 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C4_mode altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C4_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C5 packed altera_mf.v(19064) " "Verilog HDL Port Declaration warning at altera_mf.v(19064): data type declaration for \"C5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19064 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C5 altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C5_mode packed altera_mf.v(19065) " "Verilog HDL Port Declaration warning at altera_mf.v(19065): data type declaration for \"C5_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19065 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C5_mode altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C5_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C6 packed altera_mf.v(19064) " "Verilog HDL Port Declaration warning at altera_mf.v(19064): data type declaration for \"C6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19064 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C6 altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C6_mode packed altera_mf.v(19065) " "Verilog HDL Port Declaration warning at altera_mf.v(19065): data type declaration for \"C6_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19065 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C6_mode altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C6_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C7 packed altera_mf.v(19064) " "Verilog HDL Port Declaration warning at altera_mf.v(19064): data type declaration for \"C7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19064 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C7 altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C7_mode packed altera_mf.v(19065) " "Verilog HDL Port Declaration warning at altera_mf.v(19065): data type declaration for \"C7_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19065 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C7_mode altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C7_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C8 packed altera_mf.v(19064) " "Verilog HDL Port Declaration warning at altera_mf.v(19064): data type declaration for \"C8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19064 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C8 altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C8_mode packed altera_mf.v(19065) " "Verilog HDL Port Declaration warning at altera_mf.v(19065): data type declaration for \"C8_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19065 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C8_mode altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C8_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396366 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C9 packed altera_mf.v(19064) " "Verilog HDL Port Declaration warning at altera_mf.v(19064): data type declaration for \"C9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19064 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396367 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C9 altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396367 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "C9_mode packed altera_mf.v(19065) " "Verilog HDL Port Declaration warning at altera_mf.v(19065): data type declaration for \"C9_mode\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19065 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396367 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "C9_mode altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"C9_mode\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396367 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "refclk packed altera_mf.v(19066) " "Verilog HDL Port Declaration warning at altera_mf.v(19066): data type declaration for \"refclk\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19066 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396367 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "refclk altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"refclk\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396367 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m_mod packed altera_mf.v(19067) " "Verilog HDL Port Declaration warning at altera_mf.v(19067): data type declaration for \"m_mod\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19067 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396367 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m_mod altera_mf.v(19063) " "HDL info at altera_mf.v(19063): see declaration for object \"m_mod\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19063 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396367 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(19099) " "Verilog HDL Port Declaration warning at altera_mf.v(19099): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19099 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396368 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(19098) " "HDL info at altera_mf.v(19098): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19098 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396368 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(19117) " "Verilog HDL Port Declaration warning at altera_mf.v(19117): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19117 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396368 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(19116) " "HDL info at altera_mf.v(19116): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19116 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396368 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed altera_mf.v(19117) " "Verilog HDL Port Declaration warning at altera_mf.v(19117): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19117 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396368 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y altera_mf.v(19116) " "HDL info at altera_mf.v(19116): see declaration for object \"Y\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19116 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396368 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "X packed altera_mf.v(19134) " "Verilog HDL Port Declaration warning at altera_mf.v(19134): data type declaration for \"X\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19134 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396369 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "X altera_mf.v(19133) " "HDL info at altera_mf.v(19133): see declaration for object \"X\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19133 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396369 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "Y packed altera_mf.v(19134) " "Verilog HDL Port Declaration warning at altera_mf.v(19134): data type declaration for \"Y\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19134 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396369 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Y altera_mf.v(19133) " "HDL info at altera_mf.v(19133): see declaration for object \"Y\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19133 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396369 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A1 packed altera_mf.v(19167) " "Verilog HDL Port Declaration warning at altera_mf.v(19167): data type declaration for \"A1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19167 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396369 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A1 altera_mf.v(19166) " "HDL info at altera_mf.v(19166): see declaration for object \"A1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19166 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396369 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A2 packed altera_mf.v(19167) " "Verilog HDL Port Declaration warning at altera_mf.v(19167): data type declaration for \"A2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19167 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396369 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A2 altera_mf.v(19166) " "HDL info at altera_mf.v(19166): see declaration for object \"A2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19166 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396370 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A3 packed altera_mf.v(19167) " "Verilog HDL Port Declaration warning at altera_mf.v(19167): data type declaration for \"A3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19167 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396370 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A3 altera_mf.v(19166) " "HDL info at altera_mf.v(19166): see declaration for object \"A3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19166 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396370 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A4 packed altera_mf.v(19167) " "Verilog HDL Port Declaration warning at altera_mf.v(19167): data type declaration for \"A4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19167 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396370 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A4 altera_mf.v(19166) " "HDL info at altera_mf.v(19166): see declaration for object \"A4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19166 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396370 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A5 packed altera_mf.v(19167) " "Verilog HDL Port Declaration warning at altera_mf.v(19167): data type declaration for \"A5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19167 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396370 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A5 altera_mf.v(19166) " "HDL info at altera_mf.v(19166): see declaration for object \"A5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19166 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396370 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A6 packed altera_mf.v(19167) " "Verilog HDL Port Declaration warning at altera_mf.v(19167): data type declaration for \"A6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19167 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396370 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A6 altera_mf.v(19166) " "HDL info at altera_mf.v(19166): see declaration for object \"A6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19166 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396370 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A7 packed altera_mf.v(19167) " "Verilog HDL Port Declaration warning at altera_mf.v(19167): data type declaration for \"A7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19167 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396370 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A7 altera_mf.v(19166) " "HDL info at altera_mf.v(19166): see declaration for object \"A7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19166 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396371 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A8 packed altera_mf.v(19167) " "Verilog HDL Port Declaration warning at altera_mf.v(19167): data type declaration for \"A8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19167 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396371 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A8 altera_mf.v(19166) " "HDL info at altera_mf.v(19166): see declaration for object \"A8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19166 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396371 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A9 packed altera_mf.v(19167) " "Verilog HDL Port Declaration warning at altera_mf.v(19167): data type declaration for \"A9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19167 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396371 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A9 altera_mf.v(19166) " "HDL info at altera_mf.v(19166): see declaration for object \"A9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19166 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396371 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "A10 packed altera_mf.v(19167) " "Verilog HDL Port Declaration warning at altera_mf.v(19167): data type declaration for \"A10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19167 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396371 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "A10 altera_mf.v(19166) " "HDL info at altera_mf.v(19166): see declaration for object \"A10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19166 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396371 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "P packed altera_mf.v(19167) " "Verilog HDL Port Declaration warning at altera_mf.v(19167): data type declaration for \"P\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19167 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396371 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "P altera_mf.v(19166) " "HDL info at altera_mf.v(19166): see declaration for object \"P\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19166 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396372 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "inclock_period packed altera_mf.v(19221) " "Verilog HDL Port Declaration warning at altera_mf.v(19221): data type declaration for \"inclock_period\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19221 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396372 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "inclock_period altera_mf.v(19199) " "HDL info at altera_mf.v(19199): see declaration for object \"inclock_period\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19199 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396372 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "vco_phase_shift_step packed altera_mf.v(19222) " "Verilog HDL Port Declaration warning at altera_mf.v(19222): data type declaration for \"vco_phase_shift_step\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19222 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396372 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "vco_phase_shift_step altera_mf.v(19200) " "HDL info at altera_mf.v(19200): see declaration for object \"vco_phase_shift_step\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19200 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396372 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk0_mult packed altera_mf.v(19223) " "Verilog HDL Port Declaration warning at altera_mf.v(19223): data type declaration for \"clk0_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19223 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396372 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk0_mult altera_mf.v(19201) " "HDL info at altera_mf.v(19201): see declaration for object \"clk0_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19201 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396372 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk1_mult packed altera_mf.v(19223) " "Verilog HDL Port Declaration warning at altera_mf.v(19223): data type declaration for \"clk1_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19223 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396373 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk1_mult altera_mf.v(19201) " "HDL info at altera_mf.v(19201): see declaration for object \"clk1_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19201 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396373 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk2_mult packed altera_mf.v(19223) " "Verilog HDL Port Declaration warning at altera_mf.v(19223): data type declaration for \"clk2_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19223 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396373 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk2_mult altera_mf.v(19201) " "HDL info at altera_mf.v(19201): see declaration for object \"clk2_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19201 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396373 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk3_mult packed altera_mf.v(19223) " "Verilog HDL Port Declaration warning at altera_mf.v(19223): data type declaration for \"clk3_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19223 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396373 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk3_mult altera_mf.v(19201) " "HDL info at altera_mf.v(19201): see declaration for object \"clk3_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19201 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396373 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk4_mult packed altera_mf.v(19223) " "Verilog HDL Port Declaration warning at altera_mf.v(19223): data type declaration for \"clk4_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19223 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396373 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk4_mult altera_mf.v(19201) " "HDL info at altera_mf.v(19201): see declaration for object \"clk4_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19201 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396373 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk5_mult packed altera_mf.v(19224) " "Verilog HDL Port Declaration warning at altera_mf.v(19224): data type declaration for \"clk5_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19224 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396373 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk5_mult altera_mf.v(19202) " "HDL info at altera_mf.v(19202): see declaration for object \"clk5_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19202 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396374 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk6_mult packed altera_mf.v(19224) " "Verilog HDL Port Declaration warning at altera_mf.v(19224): data type declaration for \"clk6_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19224 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396374 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk6_mult altera_mf.v(19202) " "HDL info at altera_mf.v(19202): see declaration for object \"clk6_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19202 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396374 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk7_mult packed altera_mf.v(19224) " "Verilog HDL Port Declaration warning at altera_mf.v(19224): data type declaration for \"clk7_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19224 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396374 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk7_mult altera_mf.v(19202) " "HDL info at altera_mf.v(19202): see declaration for object \"clk7_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19202 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396374 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk8_mult packed altera_mf.v(19224) " "Verilog HDL Port Declaration warning at altera_mf.v(19224): data type declaration for \"clk8_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19224 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396374 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk8_mult altera_mf.v(19202) " "HDL info at altera_mf.v(19202): see declaration for object \"clk8_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19202 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396374 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk9_mult packed altera_mf.v(19224) " "Verilog HDL Port Declaration warning at altera_mf.v(19224): data type declaration for \"clk9_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19224 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396374 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk9_mult altera_mf.v(19202) " "HDL info at altera_mf.v(19202): see declaration for object \"clk9_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19202 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396374 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk0_div packed altera_mf.v(19225) " "Verilog HDL Port Declaration warning at altera_mf.v(19225): data type declaration for \"clk0_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19225 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396374 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk0_div altera_mf.v(19203) " "HDL info at altera_mf.v(19203): see declaration for object \"clk0_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19203 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396375 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk1_div packed altera_mf.v(19225) " "Verilog HDL Port Declaration warning at altera_mf.v(19225): data type declaration for \"clk1_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19225 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396375 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk1_div altera_mf.v(19203) " "HDL info at altera_mf.v(19203): see declaration for object \"clk1_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19203 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396375 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk2_div packed altera_mf.v(19225) " "Verilog HDL Port Declaration warning at altera_mf.v(19225): data type declaration for \"clk2_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19225 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396375 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk2_div altera_mf.v(19203) " "HDL info at altera_mf.v(19203): see declaration for object \"clk2_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19203 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396375 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk3_div packed altera_mf.v(19225) " "Verilog HDL Port Declaration warning at altera_mf.v(19225): data type declaration for \"clk3_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19225 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396375 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk3_div altera_mf.v(19203) " "HDL info at altera_mf.v(19203): see declaration for object \"clk3_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19203 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396375 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk4_div packed altera_mf.v(19225) " "Verilog HDL Port Declaration warning at altera_mf.v(19225): data type declaration for \"clk4_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19225 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396375 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk4_div altera_mf.v(19203) " "HDL info at altera_mf.v(19203): see declaration for object \"clk4_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19203 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396375 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk5_div packed altera_mf.v(19226) " "Verilog HDL Port Declaration warning at altera_mf.v(19226): data type declaration for \"clk5_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19226 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396376 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk5_div altera_mf.v(19204) " "HDL info at altera_mf.v(19204): see declaration for object \"clk5_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19204 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396376 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk6_div packed altera_mf.v(19226) " "Verilog HDL Port Declaration warning at altera_mf.v(19226): data type declaration for \"clk6_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19226 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396376 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk6_div altera_mf.v(19204) " "HDL info at altera_mf.v(19204): see declaration for object \"clk6_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19204 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396376 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk7_div packed altera_mf.v(19226) " "Verilog HDL Port Declaration warning at altera_mf.v(19226): data type declaration for \"clk7_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19226 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396376 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk7_div altera_mf.v(19204) " "HDL info at altera_mf.v(19204): see declaration for object \"clk7_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19204 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396376 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk8_div packed altera_mf.v(19226) " "Verilog HDL Port Declaration warning at altera_mf.v(19226): data type declaration for \"clk8_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19226 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396376 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk8_div altera_mf.v(19204) " "HDL info at altera_mf.v(19204): see declaration for object \"clk8_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19204 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396376 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk9_div packed altera_mf.v(19226) " "Verilog HDL Port Declaration warning at altera_mf.v(19226): data type declaration for \"clk9_div\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19226 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396376 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk9_div altera_mf.v(19204) " "HDL info at altera_mf.v(19204): see declaration for object \"clk9_div\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19204 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396377 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk0_used packed altera_mf.v(19218) " "Verilog HDL Port Declaration warning at altera_mf.v(19218): data type declaration for \"clk0_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19218 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396377 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk0_used altera_mf.v(19205) " "HDL info at altera_mf.v(19205): see declaration for object \"clk0_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19205 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396377 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk1_used packed altera_mf.v(19218) " "Verilog HDL Port Declaration warning at altera_mf.v(19218): data type declaration for \"clk1_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19218 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396377 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk1_used altera_mf.v(19205) " "HDL info at altera_mf.v(19205): see declaration for object \"clk1_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19205 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396377 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk2_used packed altera_mf.v(19218) " "Verilog HDL Port Declaration warning at altera_mf.v(19218): data type declaration for \"clk2_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19218 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396377 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk2_used altera_mf.v(19205) " "HDL info at altera_mf.v(19205): see declaration for object \"clk2_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19205 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396377 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk3_used packed altera_mf.v(19218) " "Verilog HDL Port Declaration warning at altera_mf.v(19218): data type declaration for \"clk3_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19218 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396377 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk3_used altera_mf.v(19205) " "HDL info at altera_mf.v(19205): see declaration for object \"clk3_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19205 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396377 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk4_used packed altera_mf.v(19218) " "Verilog HDL Port Declaration warning at altera_mf.v(19218): data type declaration for \"clk4_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19218 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396378 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk4_used altera_mf.v(19205) " "HDL info at altera_mf.v(19205): see declaration for object \"clk4_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19205 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396378 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk5_used packed altera_mf.v(19219) " "Verilog HDL Port Declaration warning at altera_mf.v(19219): data type declaration for \"clk5_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19219 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396378 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk5_used altera_mf.v(19206) " "HDL info at altera_mf.v(19206): see declaration for object \"clk5_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19206 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396378 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk6_used packed altera_mf.v(19219) " "Verilog HDL Port Declaration warning at altera_mf.v(19219): data type declaration for \"clk6_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19219 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396378 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk6_used altera_mf.v(19206) " "HDL info at altera_mf.v(19206): see declaration for object \"clk6_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19206 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396378 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk7_used packed altera_mf.v(19219) " "Verilog HDL Port Declaration warning at altera_mf.v(19219): data type declaration for \"clk7_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19219 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396378 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk7_used altera_mf.v(19206) " "HDL info at altera_mf.v(19206): see declaration for object \"clk7_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19206 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396378 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk8_used packed altera_mf.v(19219) " "Verilog HDL Port Declaration warning at altera_mf.v(19219): data type declaration for \"clk8_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19219 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396379 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk8_used altera_mf.v(19206) " "HDL info at altera_mf.v(19206): see declaration for object \"clk8_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19206 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396379 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk9_used packed altera_mf.v(19219) " "Verilog HDL Port Declaration warning at altera_mf.v(19219): data type declaration for \"clk9_used\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19219 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396379 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk9_used altera_mf.v(19206) " "HDL info at altera_mf.v(19206): see declaration for object \"clk9_used\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19206 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396379 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed altera_mf.v(19227) " "Verilog HDL Port Declaration warning at altera_mf.v(19227): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19227 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396379 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m altera_mf.v(19207) " "HDL info at altera_mf.v(19207): see declaration for object \"m\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19207 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396379 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed altera_mf.v(19228) " "Verilog HDL Port Declaration warning at altera_mf.v(19228): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19228 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396379 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n altera_mf.v(19208) " "HDL info at altera_mf.v(19208): see declaration for object \"n\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19208 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396379 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk_divide packed altera_mf.v(19377) " "Verilog HDL Port Declaration warning at altera_mf.v(19377): data type declaration for \"clk_divide\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19377 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396382 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk_divide altera_mf.v(19376) " "HDL info at altera_mf.v(19376): see declaration for object \"clk_divide\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19376 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396382 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "clk_mult packed altera_mf.v(19377) " "Verilog HDL Port Declaration warning at altera_mf.v(19377): data type declaration for \"clk_mult\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19377 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396382 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "clk_mult altera_mf.v(19376) " "HDL info at altera_mf.v(19376): see declaration for object \"clk_mult\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19376 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396382 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "M packed altera_mf.v(19377) " "Verilog HDL Port Declaration warning at altera_mf.v(19377): data type declaration for \"M\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19377 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396382 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "M altera_mf.v(19376) " "HDL info at altera_mf.v(19376): see declaration for object \"M\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19376 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396382 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "N packed altera_mf.v(19377) " "Verilog HDL Port Declaration warning at altera_mf.v(19377): data type declaration for \"N\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19377 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396382 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "N altera_mf.v(19376) " "HDL info at altera_mf.v(19376): see declaration for object \"N\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19376 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396382 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(19391) " "Verilog HDL Port Declaration warning at altera_mf.v(19391): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19391 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396382 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(19389) " "HDL info at altera_mf.v(19389): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19389 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396383 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(19392) " "Verilog HDL Port Declaration warning at altera_mf.v(19392): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19392 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396383 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(19390) " "HDL info at altera_mf.v(19390): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19390 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396383 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(19410) " "Verilog HDL Port Declaration warning at altera_mf.v(19410): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19410 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396383 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(19409) " "HDL info at altera_mf.v(19409): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19409 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396383 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(19410) " "Verilog HDL Port Declaration warning at altera_mf.v(19410): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19410 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396383 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(19409) " "HDL info at altera_mf.v(19409): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19409 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396383 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "output_counter_value packed altera_mf.v(19425) " "Verilog HDL Port Declaration warning at altera_mf.v(19425): data type declaration for \"output_counter_value\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19425 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396384 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "output_counter_value altera_mf.v(19424) " "HDL info at altera_mf.v(19424): see declaration for object \"output_counter_value\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19424 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396384 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "duty_cycle packed altera_mf.v(19425) " "Verilog HDL Port Declaration warning at altera_mf.v(19425): data type declaration for \"duty_cycle\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19425 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396384 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "duty_cycle altera_mf.v(19424) " "HDL info at altera_mf.v(19424): see declaration for object \"duty_cycle\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19424 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396384 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed altera_mf.v(19441) " "Verilog HDL Port Declaration warning at altera_mf.v(19441): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19441 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396384 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 altera_mf.v(19440) " "HDL info at altera_mf.v(19440): see declaration for object \"t1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19440 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396384 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t2 packed altera_mf.v(19441) " "Verilog HDL Port Declaration warning at altera_mf.v(19441): data type declaration for \"t2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19441 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396384 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t2 altera_mf.v(19440) " "HDL info at altera_mf.v(19440): see declaration for object \"t2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19440 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396384 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t3 packed altera_mf.v(19441) " "Verilog HDL Port Declaration warning at altera_mf.v(19441): data type declaration for \"t3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19441 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396385 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t3 altera_mf.v(19440) " "HDL info at altera_mf.v(19440): see declaration for object \"t3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19440 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396385 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t4 packed altera_mf.v(19441) " "Verilog HDL Port Declaration warning at altera_mf.v(19441): data type declaration for \"t4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19441 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396385 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t4 altera_mf.v(19440) " "HDL info at altera_mf.v(19440): see declaration for object \"t4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19440 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396385 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t5 packed altera_mf.v(19441) " "Verilog HDL Port Declaration warning at altera_mf.v(19441): data type declaration for \"t5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19441 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396385 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t5 altera_mf.v(19440) " "HDL info at altera_mf.v(19440): see declaration for object \"t5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19440 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396385 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t6 packed altera_mf.v(19441) " "Verilog HDL Port Declaration warning at altera_mf.v(19441): data type declaration for \"t6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19441 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396385 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t6 altera_mf.v(19440) " "HDL info at altera_mf.v(19440): see declaration for object \"t6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19440 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396385 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t7 packed altera_mf.v(19441) " "Verilog HDL Port Declaration warning at altera_mf.v(19441): data type declaration for \"t7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19441 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396385 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t7 altera_mf.v(19440) " "HDL info at altera_mf.v(19440): see declaration for object \"t7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19440 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396386 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t8 packed altera_mf.v(19441) " "Verilog HDL Port Declaration warning at altera_mf.v(19441): data type declaration for \"t8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19441 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396386 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t8 altera_mf.v(19440) " "HDL info at altera_mf.v(19440): see declaration for object \"t8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19440 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396386 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t9 packed altera_mf.v(19441) " "Verilog HDL Port Declaration warning at altera_mf.v(19441): data type declaration for \"t9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19441 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396386 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t9 altera_mf.v(19440) " "HDL info at altera_mf.v(19440): see declaration for object \"t9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19440 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396386 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t10 packed altera_mf.v(19441) " "Verilog HDL Port Declaration warning at altera_mf.v(19441): data type declaration for \"t10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19441 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396386 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t10 altera_mf.v(19440) " "HDL info at altera_mf.v(19440): see declaration for object \"t10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19440 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396386 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t1 packed altera_mf.v(19490) " "Verilog HDL Port Declaration warning at altera_mf.v(19490): data type declaration for \"t1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19490 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396386 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t1 altera_mf.v(19489) " "HDL info at altera_mf.v(19489): see declaration for object \"t1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19489 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396387 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t2 packed altera_mf.v(19490) " "Verilog HDL Port Declaration warning at altera_mf.v(19490): data type declaration for \"t2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19490 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396387 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t2 altera_mf.v(19489) " "HDL info at altera_mf.v(19489): see declaration for object \"t2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19489 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396387 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t3 packed altera_mf.v(19490) " "Verilog HDL Port Declaration warning at altera_mf.v(19490): data type declaration for \"t3\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19490 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396387 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t3 altera_mf.v(19489) " "HDL info at altera_mf.v(19489): see declaration for object \"t3\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19489 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396387 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t4 packed altera_mf.v(19490) " "Verilog HDL Port Declaration warning at altera_mf.v(19490): data type declaration for \"t4\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19490 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396387 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t4 altera_mf.v(19489) " "HDL info at altera_mf.v(19489): see declaration for object \"t4\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19489 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396387 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t5 packed altera_mf.v(19490) " "Verilog HDL Port Declaration warning at altera_mf.v(19490): data type declaration for \"t5\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19490 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396387 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t5 altera_mf.v(19489) " "HDL info at altera_mf.v(19489): see declaration for object \"t5\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19489 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396387 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t6 packed altera_mf.v(19490) " "Verilog HDL Port Declaration warning at altera_mf.v(19490): data type declaration for \"t6\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19490 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396388 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t6 altera_mf.v(19489) " "HDL info at altera_mf.v(19489): see declaration for object \"t6\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19489 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396388 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t7 packed altera_mf.v(19490) " "Verilog HDL Port Declaration warning at altera_mf.v(19490): data type declaration for \"t7\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19490 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396388 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t7 altera_mf.v(19489) " "HDL info at altera_mf.v(19489): see declaration for object \"t7\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19489 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396388 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t8 packed altera_mf.v(19490) " "Verilog HDL Port Declaration warning at altera_mf.v(19490): data type declaration for \"t8\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19490 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396388 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t8 altera_mf.v(19489) " "HDL info at altera_mf.v(19489): see declaration for object \"t8\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19489 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396388 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t9 packed altera_mf.v(19490) " "Verilog HDL Port Declaration warning at altera_mf.v(19490): data type declaration for \"t9\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19490 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396388 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t9 altera_mf.v(19489) " "HDL info at altera_mf.v(19489): see declaration for object \"t9\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19489 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396388 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "t10 packed altera_mf.v(19490) " "Verilog HDL Port Declaration warning at altera_mf.v(19490): data type declaration for \"t10\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19490 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396388 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "t10 altera_mf.v(19489) " "HDL info at altera_mf.v(19489): see declaration for object \"t10\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19489 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396389 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(19509) " "Verilog HDL Port Declaration warning at altera_mf.v(19509): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19509 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396389 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(19508) " "HDL info at altera_mf.v(19508): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19508 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396389 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "ph_base packed altera_mf.v(19509) " "Verilog HDL Port Declaration warning at altera_mf.v(19509): data type declaration for \"ph_base\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19509 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396389 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "ph_base altera_mf.v(19508) " "HDL info at altera_mf.v(19508): see declaration for object \"ph_base\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19508 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396389 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(19519) " "Verilog HDL Port Declaration warning at altera_mf.v(19519): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19519 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396389 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(19518) " "HDL info at altera_mf.v(19518): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19518 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396390 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed altera_mf.v(19519) " "Verilog HDL Port Declaration warning at altera_mf.v(19519): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19519 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396390 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m altera_mf.v(19518) " "HDL info at altera_mf.v(19518): see declaration for object \"m\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19518 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396390 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed altera_mf.v(19519) " "Verilog HDL Port Declaration warning at altera_mf.v(19519): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19519 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396390 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n altera_mf.v(19518) " "HDL info at altera_mf.v(19518): see declaration for object \"n\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19518 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396390 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "tap_phase packed altera_mf.v(19534) " "Verilog HDL Port Declaration warning at altera_mf.v(19534): data type declaration for \"tap_phase\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19534 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396390 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tap_phase altera_mf.v(19531) " "HDL info at altera_mf.v(19531): see declaration for object \"tap_phase\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19531 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396390 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "m packed altera_mf.v(19533) " "Verilog HDL Port Declaration warning at altera_mf.v(19533): data type declaration for \"m\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19533 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396390 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "m altera_mf.v(19532) " "HDL info at altera_mf.v(19532): see declaration for object \"m\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19532 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396390 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "n packed altera_mf.v(19533) " "Verilog HDL Port Declaration warning at altera_mf.v(19533): data type declaration for \"n\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19533 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396391 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "n altera_mf.v(19532) " "HDL info at altera_mf.v(19532): see declaration for object \"n\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19532 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396391 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "i_phase_shift packed altera_mf.v(19595) " "Verilog HDL Port Declaration warning at altera_mf.v(19595): data type declaration for \"i_phase_shift\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19595 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396391 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "i_phase_shift altera_mf.v(19594) " "HDL info at altera_mf.v(19594): see declaration for object \"i_phase_shift\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19594 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396391 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "phase_shift packed altera_mf.v(19612) " "Verilog HDL Port Declaration warning at altera_mf.v(19612): data type declaration for \"phase_shift\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19612 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396391 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "phase_shift altera_mf.v(19611) " "HDL info at altera_mf.v(19611): see declaration for object \"phase_shift\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19611 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396391 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "msg_code packed altera_mf.v(19662) " "Verilog HDL Port Declaration warning at altera_mf.v(19662): data type declaration for \"msg_code\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19662 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396392 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "msg_code altera_mf.v(19661) " "HDL info at altera_mf.v(19661): see declaration for object \"msg_code\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 19661 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396392 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "index1 packed altera_mf.v(41588) " "Verilog HDL Port Declaration warning at altera_mf.v(41588): data type declaration for \"index1\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 41588 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396531 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "index1 altera_mf.v(41587) " "HDL info at altera_mf.v(41587): see declaration for object \"index1\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 41587 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396531 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "index2 packed altera_mf.v(41590) " "Verilog HDL Port Declaration warning at altera_mf.v(41590): data type declaration for \"index2\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 41590 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396531 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "index2 altera_mf.v(41589) " "HDL info at altera_mf.v(41589): see declaration for object \"index2\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 41589 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396531 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "base_number packed altera_mf.v(41614) " "Verilog HDL Port Declaration warning at altera_mf.v(41614): data type declaration for \"base_number\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 41614 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396531 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "base_number altera_mf.v(41612) " "HDL info at altera_mf.v(41612): see declaration for object \"base_number\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 41612 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396531 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "exponent_number packed altera_mf.v(41615) " "Verilog HDL Port Declaration warning at altera_mf.v(41615): data type declaration for \"exponent_number\" declares packed dimensions but the port declaration declaration does not" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 41615 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1622809396531 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "exponent_number altera_mf.v(41613) " "HDL info at altera_mf.v(41613): see declaration for object \"exponent_number\"" {  } { { "altera_mf.v" "" { Text "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/altera_mf.v" 41613 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1622809396531 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pp_computer " "Elaborating entity \"pp_computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1622809396595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_and_mem_clock clock_and_mem_clock:inst1 " "Elaborating entity \"clock_and_mem_clock\" for hierarchy \"clock_and_mem_clock:inst1\"" {  } { { "pp_computer.bdf" "inst1" { Schematic "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pp_computer.bdf" { { 136 248 432 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622809396649 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst pipeline_computer " "Node instance \"inst\" instantiates undefined entity \"pipeline_computer\"" {  } { { "pp_computer.bdf" "inst" { Schematic "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/pp_computer.bdf" { { 200 560 784 376 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1622809396663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/97537/STUDY/Digital_Component_Design/pp_test/output_files/pp_test.map.smsg " "Generated suppressed messages file C:/Users/97537/STUDY/Digital_Component_Design/pp_test/output_files/pp_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1622809396842 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  572 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 572 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1622809397196 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jun 04 20:23:17 2021 " "Processing ended: Fri Jun 04 20:23:17 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1622809397196 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1622809397196 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1622809397196 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1622809397196 ""}
