# vhdl-RV32I-demo
Small research project coded in VHDL by my partner and me to demostrate the RISC-V RV32I behavior using a monocycle architecture and a simplified MMU Unit.
Some bugs were found and will be fixed soon.

