<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_rdc_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('HPM6E00_2ip_2hpm__rdc__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_rdc_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__rdc__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_RDC_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_RDC_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;    __RW uint32_t RDC_CTL;                     <span class="comment">/* 0x0: rdc control */</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;    __R  uint32_t ACC_I;                       <span class="comment">/* 0x4: accumulate result of i_channel */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;    __R  uint32_t ACC_Q;                       <span class="comment">/* 0x8: accumulate result of q_channel */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;    __RW uint32_t IN_CTL;                      <span class="comment">/* 0xC: input channel selection */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;    __RW uint32_t OUT_CTL;                     <span class="comment">/* 0x10: output channel selection */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="structRDC__Type.html#a875c93641fdccfc23358d3485f6a0582">   18</a></span>&#160;    __RW uint32_t IIR_B;                       <span class="comment">/* 0x14: IIR parameter for b branch */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="structRDC__Type.html#af093812472dbe0688efc0478b91f88c4">   19</a></span>&#160;    __RW uint32_t IIR_A;                       <span class="comment">/* 0x18: IIR parameter for a branch */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;    __R  uint8_t  RESERVED0[24];               <span class="comment">/* 0x1C - 0x33: Reserved */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;    __RW uint32_t EXC_TIMMING;                 <span class="comment">/* 0x34: excitation signal timming setting */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;    __RW uint32_t EXC_SCALING;                 <span class="comment">/* 0x38: amplitude scaling for excitation */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;    __RW uint32_t EXC_OFFSET;                  <span class="comment">/* 0x3C: amplitude offset setting */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;    __RW uint32_t PWM_SCALING;                 <span class="comment">/* 0x40: amplitude scaling for excitation */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;    __RW uint32_t PWM_OFFSET;                  <span class="comment">/* 0x44: amplitude offset setting */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;    __RW uint32_t TRIG_OUT0_CFG;               <span class="comment">/* 0x48: Configuration for trigger out 0 in clock cycle */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;    __RW uint32_t TRIG_OUT1_CFG;               <span class="comment">/* 0x4C: Configuration for trigger out 1 in clock cycle */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    __RW uint32_t PWM_DZ;                      <span class="comment">/* 0x50: pwm dead zone control in clock cycle */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;    __RW uint32_t SYNC_OUT_CTRL;               <span class="comment">/* 0x54: synchronize output signal control */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;    __RW uint32_t EXC_SYNC_DLY;                <span class="comment">/* 0x58: trigger in delay timming in soc bus cycle */</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;    __R  uint8_t  RESERVED1[16];               <span class="comment">/* 0x5C - 0x6B: Reserved */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structRDC__Type.html#afdf609abe38824706dc7d19efa1c5fa0">   32</a></span>&#160;    __RW uint32_t MAX_MIN_POS;                 <span class="comment">/* 0x6C: max min data position of channel */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    __RW uint32_t MAX_I;                       <span class="comment">/* 0x70: max value of  i_channel */</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    __RW uint32_t MIN_I;                       <span class="comment">/* 0x74: min value of  i_channel */</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;    __RW uint32_t MAX_Q;                       <span class="comment">/* 0x78: max value of  q_channel */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;    __RW uint32_t MIN_Q;                       <span class="comment">/* 0x7C: min value of  q_channel */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;    __RW uint32_t THRS_I;                      <span class="comment">/* 0x80: the offset setting for edge detection of the i_channel */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    __RW uint32_t THRS_Q;                      <span class="comment">/* 0x84: the offset setting for edge detection of the q_channel */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    __RW uint32_t EDG_DET_CTL;                 <span class="comment">/* 0x88: the control for edge detection */</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;    __RW uint32_t ACC_SCALING;                 <span class="comment">/* 0x8C: scaling for accumulation result */</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;    __RW uint32_t EXC_PERIOD;                  <span class="comment">/* 0x90: period of excitation */</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    __R  uint8_t  RESERVED2[12];               <span class="comment">/* 0x94 - 0x9F: Reserved */</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    __RW uint32_t SYNC_DELAY_I;                <span class="comment">/* 0xA0: delay  setting in clock cycle for synchronous signal */</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;    __R  uint8_t  RESERVED3[4];                <span class="comment">/* 0xA4 - 0xA7: Reserved */</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;    __R  uint32_t RISE_DELAY_I;                <span class="comment">/* 0xA8: delay in clock cycle between excitation synchrnous signal and rising edge of i_channel data */</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    __R  uint32_t FALL_DELAY_I;                <span class="comment">/* 0xAC: delay in clock cycle between excitation synchrnous signal and falling edge of i_channel data */</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;    __R  uint32_t SAMPLE_RISE_I;               <span class="comment">/* 0xB0: sample value on rising edge of rectify signal */</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;    __R  uint32_t SAMPLE_FALL_I;               <span class="comment">/* 0xB4: sample value on falling edge of rectify signal */</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;    __R  uint32_t ACC_CNT_I;                   <span class="comment">/* 0xB8: number of accumulation */</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    __R  uint32_t SIGN_CNT_I;                  <span class="comment">/* 0xBC: sample counter of opposite sign with rectify signal */</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    __RW uint32_t SYNC_DELAY_Q;                <span class="comment">/* 0xC0: delay  setting in clock cycle for synchronous signal */</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    __R  uint8_t  RESERVED4[4];                <span class="comment">/* 0xC4 - 0xC7: Reserved */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    __R  uint32_t RISE_DELAY_Q;                <span class="comment">/* 0xC8: delay in clock cycle between excitation synchrnous signal and rising edge of q_channel data */</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;    __R  uint32_t FALL_DELAY_Q;                <span class="comment">/* 0xCC: delay in clock cycle between excitation synchrnous signal and falling edge of q_channel data */</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;    __R  uint32_t SAMPLE_RISE_Q;               <span class="comment">/* 0xD0: sample value on rising edge of rectify signal */</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    __R  uint32_t SAMPLE_FALL_Q;               <span class="comment">/* 0xD4: sample value on falling edge of rectify signal */</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    __R  uint32_t ACC_CNT_Q;                   <span class="comment">/* 0xD8: number of accumulation */</span></div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    __R  uint32_t SIGN_CNT_Q;                  <span class="comment">/* 0xDC: sample counter of opposite sign with rectify signal */</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;    __RW uint32_t AMP_MAX;                     <span class="comment">/* 0xE0: the maximum of acc amplitude */</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    __RW uint32_t AMP_MIN;                     <span class="comment">/* 0xE4: the minimum of acc amplitude */</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    __RW uint32_t INT_EN;                      <span class="comment">/* 0xE8: the interrupt mask control */</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;    __W  uint32_t ADC_INT_STATE;               <span class="comment">/* 0xEC: the interrupt state */</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;} <a class="code" href="structRDC__Type.html">RDC_Type</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160; </div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">/* Bitfield definition for register: RDC_CTL */</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment"> * TS_SEL (RW)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment"> * Time stamp selection for accumulation</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> * 0: end of accumulation</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> * 1: start of accumulation</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> * 2: center of accumulation</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a22b9e3024ac9a5008f12b44e2375d82a">   75</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_TS_SEL_MASK (0x300000UL)</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a04e76d4d11fac2b62cbe420f1b41bc18">   76</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_TS_SEL_SHIFT (20U)</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ac403cce77ded5af03d70b31519b76abe">   77</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_TS_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_TS_SEL_SHIFT) &amp; RDC_RDC_CTL_TS_SEL_MASK)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a604ac4b2d421de89fdb200202c02322c">   78</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_TS_SEL_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_TS_SEL_MASK) &gt;&gt; RDC_RDC_CTL_TS_SEL_SHIFT)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160; </div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"> * ACC_LEN (RW)</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> * Accumulate time, support on the fly change</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> * 0：1 cycle</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> * 1：2 cycles</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * 255: 256 cycles</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6375d3628b52a1f0f839d4a734d25980">   89</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_LEN_MASK (0xFF000UL)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a33baf6803b517c8d3ebcd74e47ac3afa">   90</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_LEN_SHIFT (12U)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6150fa477cf0f50b49e9aad3fad90678">   91</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_LEN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_ACC_LEN_SHIFT) &amp; RDC_RDC_CTL_ACC_LEN_MASK)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ac6d8c28aa3c8b2310a7165ecbdcb71eb">   92</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_LEN_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_ACC_LEN_MASK) &gt;&gt; RDC_RDC_CTL_ACC_LEN_SHIFT)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * ACC_OUT_MASK (RW)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * rdc output mask</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a4b5531d4fd190c493ed30fb1b8c40e0e">   99</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_OUT_MASK_MASK (0x200U)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a9d5380bfe1f3e17fb926e52e9fe29710">  100</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_OUT_MASK_SHIFT (9U)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ab985f06cbe73261f2c605f50f1dad4e5">  101</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_OUT_MASK_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_ACC_OUT_MASK_SHIFT) &amp; RDC_RDC_CTL_ACC_OUT_MASK_MASK)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a5e3bece585b936ff1eddd74156366d4c">  102</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_OUT_MASK_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_ACC_OUT_MASK_MASK) &gt;&gt; RDC_RDC_CTL_ACC_OUT_MASK_SHIFT)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * IIR_EN (RW)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * IIR enable for adc input</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad6e0c29a4631a4b7e9d1c28848791535">  109</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_IIR_EN_MASK (0x100U)</span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a30827cad0df550012fe7a312d37e2898">  110</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_IIR_EN_SHIFT (8U)</span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a32785a870abb29d99bc65d0c14d1116d">  111</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_IIR_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_IIR_EN_SHIFT) &amp; RDC_RDC_CTL_IIR_EN_MASK)</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2c7592681d49dcfd11a360d5c5770904">  112</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_IIR_EN_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_IIR_EN_MASK) &gt;&gt; RDC_RDC_CTL_IIR_EN_SHIFT)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160; </div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment"> * RECTIFY_SEL (RW)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"> * Select reference point of rectify signal</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment"> * 0: 0 phase of internal exciting signal</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * 1: 90 phase of internal exciting signal</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> * 2: 180 phase of internal exciting signal</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * 3: 270 phase of internal exciting signal</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * 4: use value on external pin</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> * 5: use  invert value on external pin</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a3756409aeb3bc833f35bb955c1b89671">  125</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_RECTIFY_SEL_MASK (0x70U)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad881c9c95f39201361463369e717b540">  126</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_RECTIFY_SEL_SHIFT (4U)</span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a87eba7032c494cf31f3d04d4c0bda126">  127</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_RECTIFY_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_RECTIFY_SEL_SHIFT) &amp; RDC_RDC_CTL_RECTIFY_SEL_MASK)</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a9f6910a643c8f82ea09fd002e2bf1224">  128</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_RECTIFY_SEL_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_RECTIFY_SEL_MASK) &gt;&gt; RDC_RDC_CTL_RECTIFY_SEL_SHIFT)</span></div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160; </div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment"> * ACC_FAST (RW)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"> * every adc value can be  as one accumulate value</span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae422b3d25e69bd3d30483ea6fa23ca06">  135</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_FAST_MASK (0x8U)</span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a710cc113eac7634344bdae096ac2e0d7">  136</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_FAST_SHIFT (3U)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8deac0c30d66891233c12b255145c27c">  137</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_FAST_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_ACC_FAST_SHIFT) &amp; RDC_RDC_CTL_ACC_FAST_MASK)</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a298c148f0e2cb37855a25a8a5218a411">  138</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_FAST_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_ACC_FAST_MASK) &gt;&gt; RDC_RDC_CTL_ACC_FAST_SHIFT)</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * ACC_EN (RW)</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> * Enable rdc accumulate</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> * 0: rdc disable</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment"> * 1: rdc enable</span></div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7a5a59dc299b93ec102ee154cb42774e">  147</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_EN_MASK (0x4U)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0414715a563ac46b82c915db7708e70b">  148</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_EN_SHIFT (2U)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a08064e0a2a8ea3903c96cf3e9c83f6a0">  149</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_ACC_EN_SHIFT) &amp; RDC_RDC_CTL_ACC_EN_MASK)</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a714ebb893a087924789d40b6e3982f5b">  150</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_ACC_EN_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_ACC_EN_MASK) &gt;&gt; RDC_RDC_CTL_ACC_EN_SHIFT)</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160; </div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * EXC_START (RW1C)</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * Write 1 start excite signal, always read 0</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * 0: no effect</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> * 1: start excite signal</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#acad4e06f65cc7967f26b8be5cce2e576">  159</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_EXC_START_MASK (0x2U)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6ece88187b8a38260acab80369a2b4c6">  160</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_EXC_START_SHIFT (1U)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8c32128d77088f9d889e760e74c54a9d">  161</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_EXC_START_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_EXC_START_SHIFT) &amp; RDC_RDC_CTL_EXC_START_MASK)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2a4511a86a8af670d874ce781ea7c7d5">  162</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_EXC_START_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_EXC_START_MASK) &gt;&gt; RDC_RDC_CTL_EXC_START_SHIFT)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment"> * EXC_EN (RW)</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> * Enable rdc excite signal</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * 0: rdc disable</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> * 1: rdc enable</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aad394e01e7513104a73af8cf4564d8a5">  171</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_EXC_EN_MASK (0x1U)</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a3cbdac94329c2b1bf44c68458c5e1772">  172</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_EXC_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aa306d76721e3d76fcb5ea934d1a668f6">  173</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_EXC_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_RDC_CTL_EXC_EN_SHIFT) &amp; RDC_RDC_CTL_EXC_EN_MASK)</span></div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae8fb9010505e9b3527aaba50eb7ea036">  174</a></span>&#160;<span class="preprocessor">#define RDC_RDC_CTL_EXC_EN_GET(x) (((uint32_t)(x) &amp; RDC_RDC_CTL_EXC_EN_MASK) &gt;&gt; RDC_RDC_CTL_EXC_EN_SHIFT)</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">/* Bitfield definition for register: ACC_I */</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> * ACC (RO)</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * accumulate result of i_channel, this is a signed number</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ab3356f9db59a33743f1f97b1e7f99719">  182</a></span>&#160;<span class="preprocessor">#define RDC_ACC_I_ACC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2e5f467cfee679eb95e44f192f1536ee">  183</a></span>&#160;<span class="preprocessor">#define RDC_ACC_I_ACC_SHIFT (0U)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ab127bc04450a783b5a9bcc06a30f3a20">  184</a></span>&#160;<span class="preprocessor">#define RDC_ACC_I_ACC_GET(x) (((uint32_t)(x) &amp; RDC_ACC_I_ACC_MASK) &gt;&gt; RDC_ACC_I_ACC_SHIFT)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160; </div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/* Bitfield definition for register: ACC_Q */</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment"> * ACC (RO)</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * accumulate result of q_channel, this is a signed number</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8bfb79960c98d0306857173e6df58d81">  192</a></span>&#160;<span class="preprocessor">#define RDC_ACC_Q_ACC_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a56032e7b38f2370e969d33a2a37542b8">  193</a></span>&#160;<span class="preprocessor">#define RDC_ACC_Q_ACC_SHIFT (0U)</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a999bef9bfd67501badc86e6c11dd9e96">  194</a></span>&#160;<span class="preprocessor">#define RDC_ACC_Q_ACC_GET(x) (((uint32_t)(x) &amp; RDC_ACC_Q_ACC_MASK) &gt;&gt; RDC_ACC_Q_ACC_SHIFT)</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">/* Bitfield definition for register: IN_CTL */</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> * PORT_Q_SEL (RW)</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> * Input port selection for q_channel,</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * 0:sel port0</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * 1:sel port1</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#abb495cd53c67b4d3e7029a11228e9f3b">  204</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_PORT_Q_SEL_MASK (0x100000UL)</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0137bcc1f06a6175e05873f5b755c3c8">  205</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_PORT_Q_SEL_SHIFT (20U)</span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad03fb389c609688e2688dce84a215ced">  206</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_PORT_Q_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_IN_CTL_PORT_Q_SEL_SHIFT) &amp; RDC_IN_CTL_PORT_Q_SEL_MASK)</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af0e679b714e3e409cc21d755557a9611">  207</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_PORT_Q_SEL_GET(x) (((uint32_t)(x) &amp; RDC_IN_CTL_PORT_Q_SEL_MASK) &gt;&gt; RDC_IN_CTL_PORT_Q_SEL_SHIFT)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment"> * CH_Q_SEL (RW)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"> * Input channel selection for q_channel</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment"> * 0: channel 0 selected</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> * 1: channel 1 selected</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> * 31: channel 31 selected</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aa59e2598d0942637553201f3c8bad7a4">  218</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_CH_Q_SEL_MASK (0x1F000UL)</span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1a2fd0b4d947b97f7f7d640119d964c2">  219</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_CH_Q_SEL_SHIFT (12U)</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a37e3c3c9bfd17ae5083e18c7b86321a5">  220</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_CH_Q_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_IN_CTL_CH_Q_SEL_SHIFT) &amp; RDC_IN_CTL_CH_Q_SEL_MASK)</span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a984deac4ab7307d09de0dbf4c82e0e08">  221</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_CH_Q_SEL_GET(x) (((uint32_t)(x) &amp; RDC_IN_CTL_CH_Q_SEL_MASK) &gt;&gt; RDC_IN_CTL_CH_Q_SEL_SHIFT)</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160; </div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> * PORT_I_SEL (RW)</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> * Input port selection for i_channel,</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * 0:sel port0</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> * 1:sel port1</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1023efa5ad53568ff21fcddeefde3f7b">  230</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_PORT_I_SEL_MASK (0x100U)</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a991a60d604369ac437fd857d2b01ef9a">  231</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_PORT_I_SEL_SHIFT (8U)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#acd84d5b9410d4cd03ff828123a6d5adc">  232</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_PORT_I_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_IN_CTL_PORT_I_SEL_SHIFT) &amp; RDC_IN_CTL_PORT_I_SEL_MASK)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1c01ab1566fce4e5cc961f58e9a1615d">  233</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_PORT_I_SEL_GET(x) (((uint32_t)(x) &amp; RDC_IN_CTL_PORT_I_SEL_MASK) &gt;&gt; RDC_IN_CTL_PORT_I_SEL_SHIFT)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment"> * CH_I_SEL (RW)</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> * Input channel selection for i_channel</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> * 0: channel 0 selected</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> * 1: channel 1 selected</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * 31: channel 31 selected</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aaaa86301b8203eeefda7207e5f0aae63">  244</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_CH_I_SEL_MASK (0x1FU)</span></div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2cadc350641a637ae42834c960849387">  245</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_CH_I_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a4fbb21725983f55d0af45e18ed81e43a">  246</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_CH_I_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_IN_CTL_CH_I_SEL_SHIFT) &amp; RDC_IN_CTL_CH_I_SEL_MASK)</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af434ac3aaa7c7a3c4403209f2635ae59">  247</a></span>&#160;<span class="preprocessor">#define RDC_IN_CTL_CH_I_SEL_GET(x) (((uint32_t)(x) &amp; RDC_IN_CTL_CH_I_SEL_MASK) &gt;&gt; RDC_IN_CTL_CH_I_SEL_SHIFT)</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160; </div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">/* Bitfield definition for register: OUT_CTL */</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> * CH_Q_SEL (RW)</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> * Output channel selection for q_channel</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a04d66f9798b6fe5471a06995c1b31cf2">  255</a></span>&#160;<span class="preprocessor">#define RDC_OUT_CTL_CH_Q_SEL_MASK (0x1F00U)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#adb01a44345e9a0d0711c99c013321dc4">  256</a></span>&#160;<span class="preprocessor">#define RDC_OUT_CTL_CH_Q_SEL_SHIFT (8U)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1b91563f4b9be5b8d4ec05eaef678d68">  257</a></span>&#160;<span class="preprocessor">#define RDC_OUT_CTL_CH_Q_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_OUT_CTL_CH_Q_SEL_SHIFT) &amp; RDC_OUT_CTL_CH_Q_SEL_MASK)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#abad14a1b32140013b0569ccefd783887">  258</a></span>&#160;<span class="preprocessor">#define RDC_OUT_CTL_CH_Q_SEL_GET(x) (((uint32_t)(x) &amp; RDC_OUT_CTL_CH_Q_SEL_MASK) &gt;&gt; RDC_OUT_CTL_CH_Q_SEL_SHIFT)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment"> * CH_I_SEL (RW)</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> * Output channel selection for i_channel</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad605662aa9c82cb52da8456172281e7b">  265</a></span>&#160;<span class="preprocessor">#define RDC_OUT_CTL_CH_I_SEL_MASK (0x1FU)</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2efb05b25c6e1b8ed22ee011172509ac">  266</a></span>&#160;<span class="preprocessor">#define RDC_OUT_CTL_CH_I_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a3a415806c2d3f5efbdc5afecb1fdb4ca">  267</a></span>&#160;<span class="preprocessor">#define RDC_OUT_CTL_CH_I_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_OUT_CTL_CH_I_SEL_SHIFT) &amp; RDC_OUT_CTL_CH_I_SEL_MASK)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#abdb2b782522efd2dd24a52f926e47bf4">  268</a></span>&#160;<span class="preprocessor">#define RDC_OUT_CTL_CH_I_SEL_GET(x) (((uint32_t)(x) &amp; RDC_OUT_CTL_CH_I_SEL_MASK) &gt;&gt; RDC_OUT_CTL_CH_I_SEL_SHIFT)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160; </div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<span class="comment">/* Bitfield definition for register: IIR_B */</span></div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> * LOWPASS (RW)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> * IIR in lowpass mode</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a282d318508c44dbfd8a7121de52040c0">  276</a></span>&#160;<span class="preprocessor">#define RDC_IIR_B_LOWPASS_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ac89fd0fe91f8246be25c3a9336a464c9">  277</a></span>&#160;<span class="preprocessor">#define RDC_IIR_B_LOWPASS_SHIFT (24U)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2c4b40a70de24151e426574353242b8b">  278</a></span>&#160;<span class="preprocessor">#define RDC_IIR_B_LOWPASS_SET(x) (((uint32_t)(x) &lt;&lt; RDC_IIR_B_LOWPASS_SHIFT) &amp; RDC_IIR_B_LOWPASS_MASK)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ab58d1554409228cdc014c5e00ffd2d9f">  279</a></span>&#160;<span class="preprocessor">#define RDC_IIR_B_LOWPASS_GET(x) (((uint32_t)(x) &amp; RDC_IIR_B_LOWPASS_MASK) &gt;&gt; RDC_IIR_B_LOWPASS_SHIFT)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> * IIR_B (RW)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> * IIR parameter for b branch</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2070968e75f953ceb6f53a41a4b0db49">  286</a></span>&#160;<span class="preprocessor">#define RDC_IIR_B_IIR_B_MASK (0x7U)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6a60c8461e74c5f445dd0ee2cb692d81">  287</a></span>&#160;<span class="preprocessor">#define RDC_IIR_B_IIR_B_SHIFT (0U)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a54b253d9ccee2095fae9a4c2e1396743">  288</a></span>&#160;<span class="preprocessor">#define RDC_IIR_B_IIR_B_SET(x) (((uint32_t)(x) &lt;&lt; RDC_IIR_B_IIR_B_SHIFT) &amp; RDC_IIR_B_IIR_B_MASK)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a066bc6f5d99d44f3cf24f58bde46de5b">  289</a></span>&#160;<span class="preprocessor">#define RDC_IIR_B_IIR_B_GET(x) (((uint32_t)(x) &amp; RDC_IIR_B_IIR_B_MASK) &gt;&gt; RDC_IIR_B_IIR_B_SHIFT)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/* Bitfield definition for register: IIR_A */</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> * IIR_A2 (RW)</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> * IIR parameter a2 for a branch</span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1ae84fa840cfc8b790f8849c2babb67b">  297</a></span>&#160;<span class="preprocessor">#define RDC_IIR_A_IIR_A2_MASK (0xFF0000UL)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a167382caadd1c974fa4d909ecc11ad8a">  298</a></span>&#160;<span class="preprocessor">#define RDC_IIR_A_IIR_A2_SHIFT (16U)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a01c313ae815a1441f0f701dddf1d2d4a">  299</a></span>&#160;<span class="preprocessor">#define RDC_IIR_A_IIR_A2_SET(x) (((uint32_t)(x) &lt;&lt; RDC_IIR_A_IIR_A2_SHIFT) &amp; RDC_IIR_A_IIR_A2_MASK)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2418b904989937ac7a859c08aaa4d508">  300</a></span>&#160;<span class="preprocessor">#define RDC_IIR_A_IIR_A2_GET(x) (((uint32_t)(x) &amp; RDC_IIR_A_IIR_A2_MASK) &gt;&gt; RDC_IIR_A_IIR_A2_SHIFT)</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160; </div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> * IIR_A1 (RW)</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> * IIR parameter a1 for a branch</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a41d70e78fd80267082b6f0b733289a71">  307</a></span>&#160;<span class="preprocessor">#define RDC_IIR_A_IIR_A1_MASK (0x1FFU)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1f9084a187fa3abac837585a07ebcf5b">  308</a></span>&#160;<span class="preprocessor">#define RDC_IIR_A_IIR_A1_SHIFT (0U)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#afc23a9b98cd70a87633f9ab10e514db9">  309</a></span>&#160;<span class="preprocessor">#define RDC_IIR_A_IIR_A1_SET(x) (((uint32_t)(x) &lt;&lt; RDC_IIR_A_IIR_A1_SHIFT) &amp; RDC_IIR_A_IIR_A1_MASK)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8c2e2e51ecc705fe3efb4c81f3f8eea3">  310</a></span>&#160;<span class="preprocessor">#define RDC_IIR_A_IIR_A1_GET(x) (((uint32_t)(x) &amp; RDC_IIR_A_IIR_A1_MASK) &gt;&gt; RDC_IIR_A_IIR_A1_SHIFT)</span></div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* Bitfield definition for register: EXC_TIMMING */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> * SWAP (RW)</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment"> * Swap output of PWM and DAC</span></div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment"> * 0: disable swap</span></div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment"> * 1: swap output</span></div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae31066a88a4719558b5611e97dae864b">  320</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_SWAP_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1f49239b24a6b16c2c383dee3ec789ee">  321</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_SWAP_SHIFT (24U)</span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#afb2a890562f5018145261fea74ee20f6">  322</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_SWAP_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_TIMMING_SWAP_SHIFT) &amp; RDC_EXC_TIMMING_SWAP_MASK)</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a83572f4e43af6ff4f13b5f396b18e3f4">  323</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_SWAP_GET(x) (((uint32_t)(x) &amp; RDC_EXC_TIMMING_SWAP_MASK) &gt;&gt; RDC_EXC_TIMMING_SWAP_SHIFT)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160; </div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> * PWM_PRD (RW)</span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment"> * Pwm period in samples，</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment"> * 0：1 sample period</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment"> * 1:   2 sample period</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment"> * 15: 16 sample period</span></div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a473ec511bbea8d7ca9018fb92c3cb1ff">  334</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_PWM_PRD_MASK (0xF00000UL)</span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a51a7dee0967e5eccaa6e78920c83862b">  335</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_PWM_PRD_SHIFT (20U)</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#acd88fd9259238bc3ab5d19bcb6ee1393">  336</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_PWM_PRD_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_TIMMING_PWM_PRD_SHIFT) &amp; RDC_EXC_TIMMING_PWM_PRD_MASK)</span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8f37761658570aa394a0994bdcb48830">  337</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_PWM_PRD_GET(x) (((uint32_t)(x) &amp; RDC_EXC_TIMMING_PWM_PRD_MASK) &gt;&gt; RDC_EXC_TIMMING_PWM_PRD_SHIFT)</span></div>
<div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160; </div>
<div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment"> * SMP_NUM (RW)</span></div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;<span class="comment"> * Number of sample every excitation period</span></div>
<div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;<span class="comment"> * 0: 4 point</span></div>
<div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;<span class="comment"> * 1: 8 point</span></div>
<div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;<span class="comment"> * 8: 1024 point</span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aeb0cdb692fb254dcd2110471cf01b140">  348</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_SMP_NUM_MASK (0xF0000UL)</span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a43f3e758404f8d7fe0f715a0b20b9d13">  349</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_SMP_NUM_SHIFT (16U)</span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a35d6f754e71311f822f3ebec5286d4fd">  350</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_SMP_NUM_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_TIMMING_SMP_NUM_SHIFT) &amp; RDC_EXC_TIMMING_SMP_NUM_MASK)</span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a844381177e3b1eefadc316023b7fa8a0">  351</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_SMP_NUM_GET(x) (((uint32_t)(x) &amp; RDC_EXC_TIMMING_SMP_NUM_MASK) &gt;&gt; RDC_EXC_TIMMING_SMP_NUM_SHIFT)</span></div>
<div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160; </div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment"> * SMP_RATE (RW)</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment"> * The period for excitation sample in clock cycle，</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment"> * 0: not allowed</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment"> * 1: 1 cycle</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment"> * 2: 2 cycles</span></div>
<div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;<span class="comment"> * 65535 : 65535 cycles</span></div>
<div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aef0083a355736e8632cc2ece1ac16d0a">  363</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_SMP_RATE_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a62cf5fb4427b00ea40495cf34fcb9c54">  364</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_SMP_RATE_SHIFT (0U)</span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a87a44c9b597f37547f993f1c48336c24">  365</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_SMP_RATE_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_TIMMING_SMP_RATE_SHIFT) &amp; RDC_EXC_TIMMING_SMP_RATE_MASK)</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a5f4ac50c6a2188779474f77adb31f701">  366</a></span>&#160;<span class="preprocessor">#define RDC_EXC_TIMMING_SMP_RATE_GET(x) (((uint32_t)(x) &amp; RDC_EXC_TIMMING_SMP_RATE_MASK) &gt;&gt; RDC_EXC_TIMMING_SMP_RATE_SHIFT)</span></div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160; </div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">/* Bitfield definition for register: EXC_SCALING */</span></div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment"> * AMP_EXP (RW)</span></div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment"> * Amplitude scaling for excitation,  amplitude = [table value] x man / 2^exp</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af6c1dd190b4b4f1d88e065551e64572c">  374</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SCALING_AMP_EXP_MASK (0xF0U)</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8c3181ae2cad42458d8217100a8e9341">  375</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SCALING_AMP_EXP_SHIFT (4U)</span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a588974fcb26f3ab5a6267e0a5647857b">  376</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SCALING_AMP_EXP_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_SCALING_AMP_EXP_SHIFT) &amp; RDC_EXC_SCALING_AMP_EXP_MASK)</span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a97a085cdf47ed3cefa53bba9d35eedab">  377</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SCALING_AMP_EXP_GET(x) (((uint32_t)(x) &amp; RDC_EXC_SCALING_AMP_EXP_MASK) &gt;&gt; RDC_EXC_SCALING_AMP_EXP_SHIFT)</span></div>
<div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160; </div>
<div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="comment"> * AMP_MAN (RW)</span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment"> * Amplitude scaling for excitation,  amplitude = [table value] x man / 2^exp</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7db91d472caf6cc288e1aab9df9e413f">  384</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SCALING_AMP_MAN_MASK (0xFU)</span></div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6927e8c9af97d39746e026c25ac2f448">  385</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SCALING_AMP_MAN_SHIFT (0U)</span></div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a299761ea877146a12ad82d2617adc1b3">  386</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SCALING_AMP_MAN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_SCALING_AMP_MAN_SHIFT) &amp; RDC_EXC_SCALING_AMP_MAN_MASK)</span></div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aca7d9709d00761cc3c8bfd7307b3491b">  387</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SCALING_AMP_MAN_GET(x) (((uint32_t)(x) &amp; RDC_EXC_SCALING_AMP_MAN_MASK) &gt;&gt; RDC_EXC_SCALING_AMP_MAN_SHIFT)</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160; </div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/* Bitfield definition for register: EXC_OFFSET */</span></div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment"> * AMP_OFFSET (RW)</span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment"> * Offset for excitation</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8ae8a449611bca6c947fe27f97be1db8">  395</a></span>&#160;<span class="preprocessor">#define RDC_EXC_OFFSET_AMP_OFFSET_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a046c5ec31ce8dc7c7a59ff971c00441a">  396</a></span>&#160;<span class="preprocessor">#define RDC_EXC_OFFSET_AMP_OFFSET_SHIFT (0U)</span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a68aec6f1422a6de8c7f6a888ca4945d1">  397</a></span>&#160;<span class="preprocessor">#define RDC_EXC_OFFSET_AMP_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_OFFSET_AMP_OFFSET_SHIFT) &amp; RDC_EXC_OFFSET_AMP_OFFSET_MASK)</span></div>
<div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae844a5bf02c94f1bb16b2e04351ec5ac">  398</a></span>&#160;<span class="preprocessor">#define RDC_EXC_OFFSET_AMP_OFFSET_GET(x) (((uint32_t)(x) &amp; RDC_EXC_OFFSET_AMP_OFFSET_MASK) &gt;&gt; RDC_EXC_OFFSET_AMP_OFFSET_SHIFT)</span></div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160; </div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">/* Bitfield definition for register: PWM_SCALING */</span></div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment"> * N_POL (RW)</span></div>
<div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;<span class="comment"> * Polarity of exc_n signal</span></div>
<div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;<span class="comment"> * 0: high active</span></div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="comment"> * 1: low active</span></div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a9dc212e447089b33cdc905fceff57af5">  408</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_N_POL_MASK (0x2000U)</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a64fb818b9077d7410028a65188503d56">  409</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_N_POL_SHIFT (13U)</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a35174334772a4125a5b927b2eec0c536">  410</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_N_POL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_SCALING_N_POL_SHIFT) &amp; RDC_PWM_SCALING_N_POL_MASK)</span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a5536951ecee97390cce47e3114288ba5">  411</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_N_POL_GET(x) (((uint32_t)(x) &amp; RDC_PWM_SCALING_N_POL_MASK) &gt;&gt; RDC_PWM_SCALING_N_POL_SHIFT)</span></div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160; </div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;<span class="comment"> * P_POL (RW)</span></div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment"> * Polarity of exc_p signal</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment"> * 0: high active</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment"> * 1: low active</span></div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2228774141b9a249a9f06fd9279bbd0b">  420</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_P_POL_MASK (0x1000U)</span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aba8b335c58e95af5e7f05d66b58894fa">  421</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_P_POL_SHIFT (12U)</span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a11136304365f4b0308b9de82f934f380">  422</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_P_POL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_SCALING_P_POL_SHIFT) &amp; RDC_PWM_SCALING_P_POL_MASK)</span></div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a098fb750834fe3bcfa7526e451668dbf">  423</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_P_POL_GET(x) (((uint32_t)(x) &amp; RDC_PWM_SCALING_P_POL_MASK) &gt;&gt; RDC_PWM_SCALING_P_POL_SHIFT)</span></div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;<span class="comment"> * DITHER (RW)</span></div>
<div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment"> * Enable dither of pwm</span></div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment"> * 0: disable</span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment"> * 1: enable</span></div>
<div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad4fa30642f6f18585ff432a3b1dcd020">  432</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_DITHER_MASK (0x100U)</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a929813cb0d8c04438121e6ab9155828c">  433</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_DITHER_SHIFT (8U)</span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a748a7c112451eb2eb67ce159ce54b1a1">  434</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_DITHER_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_SCALING_DITHER_SHIFT) &amp; RDC_PWM_SCALING_DITHER_MASK)</span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0cfa8846442df38192ad7b4f8b2a585d">  435</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_DITHER_GET(x) (((uint32_t)(x) &amp; RDC_PWM_SCALING_DITHER_MASK) &gt;&gt; RDC_PWM_SCALING_DITHER_SHIFT)</span></div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160; </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment"> * AMP_EXP (RW)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment"> * Amplitude scaling for excitation,  amplitude = [table value] x man / 2^exp</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#abbfc39601f3292079926e4909eb7f276">  442</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_AMP_EXP_MASK (0xF0U)</span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a144b89456cbce9d40501d93d87104beb">  443</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_AMP_EXP_SHIFT (4U)</span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a399924f100929aea7defa1950ae868d2">  444</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_AMP_EXP_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_SCALING_AMP_EXP_SHIFT) &amp; RDC_PWM_SCALING_AMP_EXP_MASK)</span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a3db168b9ef51732a15b8c1b9e8da426c">  445</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_AMP_EXP_GET(x) (((uint32_t)(x) &amp; RDC_PWM_SCALING_AMP_EXP_MASK) &gt;&gt; RDC_PWM_SCALING_AMP_EXP_SHIFT)</span></div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160; </div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"> * AMP_MAN (RW)</span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment"> * Amplitude scaling for excitation,  amplitude = [table value] x man / 2^exp</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a79cbf3f4b01846481c87569103aefceb">  452</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_AMP_MAN_MASK (0xFU)</span></div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a9e49570129489af4f4f669c6151af05c">  453</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_AMP_MAN_SHIFT (0U)</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6cbf794a6f849dc99bbc185db07c8823">  454</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_AMP_MAN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_SCALING_AMP_MAN_SHIFT) &amp; RDC_PWM_SCALING_AMP_MAN_MASK)</span></div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a62fa8000b2740927786adadf9da7c544">  455</a></span>&#160;<span class="preprocessor">#define RDC_PWM_SCALING_AMP_MAN_GET(x) (((uint32_t)(x) &amp; RDC_PWM_SCALING_AMP_MAN_MASK) &gt;&gt; RDC_PWM_SCALING_AMP_MAN_SHIFT)</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160; </div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* Bitfield definition for register: PWM_OFFSET */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment"> * AMP_OFFSET (RW)</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment"> * Offset for excitation</span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a208b676589a66ee6bd1a8b67e394260d">  463</a></span>&#160;<span class="preprocessor">#define RDC_PWM_OFFSET_AMP_OFFSET_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6b4c17c6abfffac27db97e410ba50f6a">  464</a></span>&#160;<span class="preprocessor">#define RDC_PWM_OFFSET_AMP_OFFSET_SHIFT (0U)</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae5f596c4e14b9ba727f03f9e9af7ba63">  465</a></span>&#160;<span class="preprocessor">#define RDC_PWM_OFFSET_AMP_OFFSET_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_OFFSET_AMP_OFFSET_SHIFT) &amp; RDC_PWM_OFFSET_AMP_OFFSET_MASK)</span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#abcd03313fe0162c726e24319b96a187d">  466</a></span>&#160;<span class="preprocessor">#define RDC_PWM_OFFSET_AMP_OFFSET_GET(x) (((uint32_t)(x) &amp; RDC_PWM_OFFSET_AMP_OFFSET_MASK) &gt;&gt; RDC_PWM_OFFSET_AMP_OFFSET_SHIFT)</span></div>
<div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160; </div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">/* Bitfield definition for register: TRIG_OUT0_CFG */</span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;<span class="comment"> * Enable trigger out0</span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment"> * 0: disable</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment"> * 1: enable</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a10d3b276dbc695e90b7469d59ab8764a">  476</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT0_CFG_ENABLE_MASK (0x100000UL)</span></div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0ba3398deaf9c8ba6a53d83064e82a8d">  477</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT0_CFG_ENABLE_SHIFT (20U)</span></div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae587890f04db0cce446994b41fac9806">  478</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT0_CFG_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; RDC_TRIG_OUT0_CFG_ENABLE_SHIFT) &amp; RDC_TRIG_OUT0_CFG_ENABLE_MASK)</span></div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6bb7039962a31fe6e91bdb0f9c665dcb">  479</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT0_CFG_ENABLE_GET(x) (((uint32_t)(x) &amp; RDC_TRIG_OUT0_CFG_ENABLE_MASK) &gt;&gt; RDC_TRIG_OUT0_CFG_ENABLE_SHIFT)</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160; </div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment"> * LEAD_TIM (RW)</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"> * Lead time for trigger out0 from center of low level , this is a signed value</span></div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment"> * 2: 2 cycle befor center of low level</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment"> * 1: 1 cycle before center of low level</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"> * 0: center of low level</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"> * -1: 1cycle after center of low level</span></div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"> * -2: 2cycle after center of low level</span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a51d1be556c9b235613fe2eeaf326b466">  492</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT0_CFG_LEAD_TIM_MASK (0xFFFFFUL)</span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a852dcbe712a01126397d6a18a87e60b6">  493</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT0_CFG_LEAD_TIM_SHIFT (0U)</span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af12d073e46029b8bdd80dd0231e63302">  494</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT0_CFG_LEAD_TIM_SET(x) (((uint32_t)(x) &lt;&lt; RDC_TRIG_OUT0_CFG_LEAD_TIM_SHIFT) &amp; RDC_TRIG_OUT0_CFG_LEAD_TIM_MASK)</span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae4d05c5129ec4ba3deecb1b14979b639">  495</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT0_CFG_LEAD_TIM_GET(x) (((uint32_t)(x) &amp; RDC_TRIG_OUT0_CFG_LEAD_TIM_MASK) &gt;&gt; RDC_TRIG_OUT0_CFG_LEAD_TIM_SHIFT)</span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160; </div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">/* Bitfield definition for register: TRIG_OUT1_CFG */</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"> * ENABLE (RW)</span></div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment"> * Enable trigger out1</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment"> * 0: disable</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment"> * 1: enable</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a4901fe868e110fa7a634a7a7b32b8cbb">  505</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT1_CFG_ENABLE_MASK (0x100000UL)</span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0d89e602bf23fa9247128457c56849f9">  506</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT1_CFG_ENABLE_SHIFT (20U)</span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a49419b51f3db240b8fb1312e7c00fbec">  507</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT1_CFG_ENABLE_SET(x) (((uint32_t)(x) &lt;&lt; RDC_TRIG_OUT1_CFG_ENABLE_SHIFT) &amp; RDC_TRIG_OUT1_CFG_ENABLE_MASK)</span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad24bc6dd432acb1f799fb2e994ff5946">  508</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT1_CFG_ENABLE_GET(x) (((uint32_t)(x) &amp; RDC_TRIG_OUT1_CFG_ENABLE_MASK) &gt;&gt; RDC_TRIG_OUT1_CFG_ENABLE_SHIFT)</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160; </div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment"> * LEAD_TIM (RW)</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment"> * Lead time for trigger out0 from center of hight level , this is a signed value</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"> * 2: 2 cycle befor center of hight level</span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment"> * 1: 1 cycle before center of hight level</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment"> * 0: center of hight level</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment"> * -1: 1cycle after center of hight level</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"> * -2: 2cycle after center of hight level</span></div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ac16eaad5a3aed2aa5bbaa398f2a646d2">  521</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT1_CFG_LEAD_TIM_MASK (0xFFFFFUL)</span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a66980df274076598302e7376c1240270">  522</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT1_CFG_LEAD_TIM_SHIFT (0U)</span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a48cd6f4dcf4971f092ea9fe6b25864a5">  523</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT1_CFG_LEAD_TIM_SET(x) (((uint32_t)(x) &lt;&lt; RDC_TRIG_OUT1_CFG_LEAD_TIM_SHIFT) &amp; RDC_TRIG_OUT1_CFG_LEAD_TIM_MASK)</span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a09dd7a83f2aefaaf7027d300ca9253ae">  524</a></span>&#160;<span class="preprocessor">#define RDC_TRIG_OUT1_CFG_LEAD_TIM_GET(x) (((uint32_t)(x) &amp; RDC_TRIG_OUT1_CFG_LEAD_TIM_MASK) &gt;&gt; RDC_TRIG_OUT1_CFG_LEAD_TIM_SHIFT)</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160; </div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/* Bitfield definition for register: PWM_DZ */</span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"> * DZ_N (RW)</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"> * Exc_n dead zone  in clock cycle before swap</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment"> * 0: no dead zone</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"> * 1: 1 cycle dead zone</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"> * 2: 2 cycle dead zone</span></div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#acb4cc788616169e273572fd20f032648">  536</a></span>&#160;<span class="preprocessor">#define RDC_PWM_DZ_DZ_N_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae8ad2cefb31fe176a514ca188e562396">  537</a></span>&#160;<span class="preprocessor">#define RDC_PWM_DZ_DZ_N_SHIFT (8U)</span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a760a77fa9e4ab48417863987c0ff616b">  538</a></span>&#160;<span class="preprocessor">#define RDC_PWM_DZ_DZ_N_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_DZ_DZ_N_SHIFT) &amp; RDC_PWM_DZ_DZ_N_MASK)</span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2c54535d70afecf0500ae8dafa94a182">  539</a></span>&#160;<span class="preprocessor">#define RDC_PWM_DZ_DZ_N_GET(x) (((uint32_t)(x) &amp; RDC_PWM_DZ_DZ_N_MASK) &gt;&gt; RDC_PWM_DZ_DZ_N_SHIFT)</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160; </div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment"> * DZ_P (RW)</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;<span class="comment"> * Exc_p dead zone  in clock cycle before swap</span></div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment"> * 0: no dead zone</span></div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<span class="comment"> * 1: 1 cycle dead zone</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<span class="comment"> * 2: 2 cycle dead zone</span></div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a64decc696f96af381aa378808e689b01">  550</a></span>&#160;<span class="preprocessor">#define RDC_PWM_DZ_DZ_P_MASK (0xFFU)</span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a77fe9faf1c166c7cbb17a7aa621ea4c0">  551</a></span>&#160;<span class="preprocessor">#define RDC_PWM_DZ_DZ_P_SHIFT (0U)</span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1460204ed665142de6b1d0a745e933c1">  552</a></span>&#160;<span class="preprocessor">#define RDC_PWM_DZ_DZ_P_SET(x) (((uint32_t)(x) &lt;&lt; RDC_PWM_DZ_DZ_P_SHIFT) &amp; RDC_PWM_DZ_DZ_P_MASK)</span></div>
<div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad43c86d1f7b407bb6e61eddccdb1cb59">  553</a></span>&#160;<span class="preprocessor">#define RDC_PWM_DZ_DZ_P_GET(x) (((uint32_t)(x) &amp; RDC_PWM_DZ_DZ_P_MASK) &gt;&gt; RDC_PWM_DZ_DZ_P_SHIFT)</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160; </div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* Bitfield definition for register: SYNC_OUT_CTRL */</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment"> * PWM_OUT_DLY (RO)</span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"> * Delay bettween the delyed trigger and the first pwm pulse in clock cycle</span></div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"> * 1: 1 cycle</span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment"> * 2: 2 cycle</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a69ae55569c3017daff0421500ca5a517">  564</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_PWM_OUT_DLY_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6041fc47d2edd9f09335ea4fa2bb2459">  565</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_PWM_OUT_DLY_SHIFT (16U)</span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a29327160f3aeb0f82d34526232f6d012">  566</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_PWM_OUT_DLY_GET(x) (((uint32_t)(x) &amp; RDC_SYNC_OUT_CTRL_PWM_OUT_DLY_MASK) &gt;&gt; RDC_SYNC_OUT_CTRL_PWM_OUT_DLY_SHIFT)</span></div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160; </div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment"> * MIN2TRIG_EN (RW)</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"> * Enable trigger out from the min point of exciting signal</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"> * 1: enable</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"> * 0: disable</span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7907f6d951a475bcbf1664c97199a3c9">  575</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_MASK (0x20U)</span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a027bc3e000741f3bb18bf9da2219c31f">  576</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_SHIFT (5U)</span></div>
<div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a3e4fcc74be039eabfa93131549c4dc1e">  577</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_SHIFT) &amp; RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_MASK)</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ac4dc73888b0fef925056ba8202af8bfc">  578</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_GET(x) (((uint32_t)(x) &amp; RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_MASK) &gt;&gt; RDC_SYNC_OUT_CTRL_MIN2TRIG_EN_SHIFT)</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160; </div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment"> * MAX2TRIG_EN (RW)</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"> * Enable trigger out from the max point of exciting signal</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"> * 1: enable</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"> * 0: disable</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a048545ee2c9c4ceb707232fd9f3917db">  587</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_MASK (0x10U)</span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a4ff743591d5467b149a2cd3bf64a9185">  588</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_SHIFT (4U)</span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a169eff3807862e11b8c9d7a384c336c7">  589</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_SHIFT) &amp; RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_MASK)</span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6d4eb189633da86f9595175e3f61b861">  590</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_GET(x) (((uint32_t)(x) &amp; RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_MASK) &gt;&gt; RDC_SYNC_OUT_CTRL_MAX2TRIG_EN_SHIFT)</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160; </div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment"> * SYNC_OUT_SEL (RW)</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"> * Select output synchornize signal</span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"> * 0: 0 phase of internal exciting signal</span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment"> * 1: 90 phase of internal exciting signal</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment"> * 2: 180 phase of internal exciting signal</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment"> * 3: 270 phase of internal exciting signal</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#abb2ae90213d226495ebff95cff1d80c2">  601</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_MASK (0x3U)</span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ab7ea2223f0b29960533c32cd37c1f212">  602</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#afa11514aa5422a2a55e3caa67a5d5fff">  603</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_SET(x) (((uint32_t)(x) &lt;&lt; RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_SHIFT) &amp; RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_MASK)</span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ac6465273cebae9fa4e1234d87ff64c1a">  604</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_GET(x) (((uint32_t)(x) &amp; RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_MASK) &gt;&gt; RDC_SYNC_OUT_CTRL_SYNC_OUT_SEL_SHIFT)</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160; </div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">/* Bitfield definition for register: EXC_SYNC_DLY */</span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment"> * DISABLE (RW)</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"> * Disable hardware trigger input</span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment"> * 0: enable</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment"> * 1: disable</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae23dc28c018a3f655aa79318e4915257">  614</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SYNC_DLY_DISABLE_MASK (0x1000000UL)</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae623d08d47cc0351960a1e9d06be0270">  615</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SYNC_DLY_DISABLE_SHIFT (24U)</span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0ffe8f23f7c6b82a0b8c9fe9083a5e78">  616</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SYNC_DLY_DISABLE_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_SYNC_DLY_DISABLE_SHIFT) &amp; RDC_EXC_SYNC_DLY_DISABLE_MASK)</span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae85adeecb60322e57ccfe35de0020297">  617</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SYNC_DLY_DISABLE_GET(x) (((uint32_t)(x) &amp; RDC_EXC_SYNC_DLY_DISABLE_MASK) &gt;&gt; RDC_EXC_SYNC_DLY_DISABLE_SHIFT)</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160; </div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"> * DELAY (RW)</span></div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment"> * Trigger in delay timming in bus cycle from rising edge of trigger signal</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment"> * 0:   1 cycle</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment"> * 1:  2 cycle</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"> * 0xffffff:  2^24 cycle</span></div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ab99923ddc05d7d9a7f64a993c4f6027c">  628</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SYNC_DLY_DELAY_MASK (0xFFFFFFUL)</span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af4ab9277e14e9db43320e4730722fe4e">  629</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SYNC_DLY_DELAY_SHIFT (0U)</span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0ae87ae8467ab5aa066ac518a086d75c">  630</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SYNC_DLY_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_SYNC_DLY_DELAY_SHIFT) &amp; RDC_EXC_SYNC_DLY_DELAY_MASK)</span></div>
<div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a590313d049e6442528258e8540d18210">  631</a></span>&#160;<span class="preprocessor">#define RDC_EXC_SYNC_DLY_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_EXC_SYNC_DLY_DELAY_MASK) &gt;&gt; RDC_EXC_SYNC_DLY_DELAY_SHIFT)</span></div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160; </div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/* Bitfield definition for register: MAX_MIN_POS */</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment"> * MAX_MIN_POS (RW)</span></div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment"> * max min value position</span></div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment"> * 0: max min value at adc input</span></div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"> * 1: max min value at IIR output</span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a99c779e855c09410ca09fc74d21dedf1">  641</a></span>&#160;<span class="preprocessor">#define RDC_MAX_MIN_POS_MAX_MIN_POS_MASK (0x1U)</span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2ad864ddc618e3115eb7e49569d64b2d">  642</a></span>&#160;<span class="preprocessor">#define RDC_MAX_MIN_POS_MAX_MIN_POS_SHIFT (0U)</span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aee639b4e6b012c00e163505235135afd">  643</a></span>&#160;<span class="preprocessor">#define RDC_MAX_MIN_POS_MAX_MIN_POS_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MAX_MIN_POS_MAX_MIN_POS_SHIFT) &amp; RDC_MAX_MIN_POS_MAX_MIN_POS_MASK)</span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ace65fc6e0132c624cbfac61645667ca4">  644</a></span>&#160;<span class="preprocessor">#define RDC_MAX_MIN_POS_MAX_MIN_POS_GET(x) (((uint32_t)(x) &amp; RDC_MAX_MIN_POS_MAX_MIN_POS_MASK) &gt;&gt; RDC_MAX_MIN_POS_MAX_MIN_POS_SHIFT)</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160; </div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="comment">/* Bitfield definition for register: MAX_I */</span></div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;<span class="comment"> * MAX (RWC)</span></div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"> * Max value of  i_channel, write clear</span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aa2eae2b9a018c658e593b31fc15d3cbd">  652</a></span>&#160;<span class="preprocessor">#define RDC_MAX_I_MAX_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a062b0f7dc4020e2f3b42e28f3c1f8714">  653</a></span>&#160;<span class="preprocessor">#define RDC_MAX_I_MAX_SHIFT (8U)</span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#acd272f34155e337ab3800fc707695125">  654</a></span>&#160;<span class="preprocessor">#define RDC_MAX_I_MAX_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MAX_I_MAX_SHIFT) &amp; RDC_MAX_I_MAX_MASK)</span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a9fad7a1e113ced9c097626129fc293d5">  655</a></span>&#160;<span class="preprocessor">#define RDC_MAX_I_MAX_GET(x) (((uint32_t)(x) &amp; RDC_MAX_I_MAX_MASK) &gt;&gt; RDC_MAX_I_MAX_SHIFT)</span></div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160; </div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment"> * VALID (RWC)</span></div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"> * Max value valid, write clear</span></div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment"> * 0: max value is not valid</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment"> * 1: max value is valid</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a483a8a1e5469f32a6431a0561ec5ec11">  664</a></span>&#160;<span class="preprocessor">#define RDC_MAX_I_VALID_MASK (0x1U)</span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ac4f15a3f08f0ee59165e377b48cc806f">  665</a></span>&#160;<span class="preprocessor">#define RDC_MAX_I_VALID_SHIFT (0U)</span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a401e9d123337166143339886040ed8bc">  666</a></span>&#160;<span class="preprocessor">#define RDC_MAX_I_VALID_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MAX_I_VALID_SHIFT) &amp; RDC_MAX_I_VALID_MASK)</span></div>
<div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a495cc8415363abcdaf2c87072b9f5ab1">  667</a></span>&#160;<span class="preprocessor">#define RDC_MAX_I_VALID_GET(x) (((uint32_t)(x) &amp; RDC_MAX_I_VALID_MASK) &gt;&gt; RDC_MAX_I_VALID_SHIFT)</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160; </div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">/* Bitfield definition for register: MIN_I */</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment"> * MIN (RWC)</span></div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"> * Min value of  i_channel, write clear</span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a52b402eb204e89506e25a5a79dbca7df">  675</a></span>&#160;<span class="preprocessor">#define RDC_MIN_I_MIN_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0fb0bda519e582a9bd119c67c2b57d9c">  676</a></span>&#160;<span class="preprocessor">#define RDC_MIN_I_MIN_SHIFT (8U)</span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a36b26e9a26e5ac7e47a23246ea49efbb">  677</a></span>&#160;<span class="preprocessor">#define RDC_MIN_I_MIN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MIN_I_MIN_SHIFT) &amp; RDC_MIN_I_MIN_MASK)</span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aee77e82e07565bffc9f95b9b04580063">  678</a></span>&#160;<span class="preprocessor">#define RDC_MIN_I_MIN_GET(x) (((uint32_t)(x) &amp; RDC_MIN_I_MIN_MASK) &gt;&gt; RDC_MIN_I_MIN_SHIFT)</span></div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160; </div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"> * VALID (RWC)</span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"> * Min value valid, write clear</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment"> * 0: min value is not valid</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment"> * 1: min value is valid</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aefc7c30c7fe71d51fefae7e9daf9f80d">  687</a></span>&#160;<span class="preprocessor">#define RDC_MIN_I_VALID_MASK (0x1U)</span></div>
<div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6fc0551b8d3fc7cd5794b4045f8d9d14">  688</a></span>&#160;<span class="preprocessor">#define RDC_MIN_I_VALID_SHIFT (0U)</span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a41c72e554c1cb25b42c48615c659fb34">  689</a></span>&#160;<span class="preprocessor">#define RDC_MIN_I_VALID_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MIN_I_VALID_SHIFT) &amp; RDC_MIN_I_VALID_MASK)</span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a725e776ee622d93278fc7fe9506eac7e">  690</a></span>&#160;<span class="preprocessor">#define RDC_MIN_I_VALID_GET(x) (((uint32_t)(x) &amp; RDC_MIN_I_VALID_MASK) &gt;&gt; RDC_MIN_I_VALID_SHIFT)</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160; </div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">/* Bitfield definition for register: MAX_Q */</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment"> * MAX (RWC)</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment"> * Max value of  q_channel, write clear</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0a5d9f1a1a422740214a62159780d9ef">  698</a></span>&#160;<span class="preprocessor">#define RDC_MAX_Q_MAX_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a75d77c4720ac22d4a0d4ac26be1a1ce9">  699</a></span>&#160;<span class="preprocessor">#define RDC_MAX_Q_MAX_SHIFT (8U)</span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a740585fd2144f5f3da5bfaebdaf38e4c">  700</a></span>&#160;<span class="preprocessor">#define RDC_MAX_Q_MAX_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MAX_Q_MAX_SHIFT) &amp; RDC_MAX_Q_MAX_MASK)</span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1253d30c4a0e9e82bac7909af9c795ec">  701</a></span>&#160;<span class="preprocessor">#define RDC_MAX_Q_MAX_GET(x) (((uint32_t)(x) &amp; RDC_MAX_Q_MAX_MASK) &gt;&gt; RDC_MAX_Q_MAX_SHIFT)</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160; </div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment"> * VALID (RWC)</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment"> * Max value valid, write clear</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment"> * 0: max value is not valid</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment"> * 1: max value is valid</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0f2a230586e9a2c5551136c7781eb016">  710</a></span>&#160;<span class="preprocessor">#define RDC_MAX_Q_VALID_MASK (0x1U)</span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7f05b5a3ebe638719397767a80c09575">  711</a></span>&#160;<span class="preprocessor">#define RDC_MAX_Q_VALID_SHIFT (0U)</span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a84890fb5b7ed88f7f8b9d76ae0e684f6">  712</a></span>&#160;<span class="preprocessor">#define RDC_MAX_Q_VALID_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MAX_Q_VALID_SHIFT) &amp; RDC_MAX_Q_VALID_MASK)</span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aad0c8a64c1bfbeaf3910edc3ca2c770e">  713</a></span>&#160;<span class="preprocessor">#define RDC_MAX_Q_VALID_GET(x) (((uint32_t)(x) &amp; RDC_MAX_Q_VALID_MASK) &gt;&gt; RDC_MAX_Q_VALID_SHIFT)</span></div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160; </div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">/* Bitfield definition for register: MIN_Q */</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment"> * MIN (RWC)</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;<span class="comment"> * Min value of  q_channel, write clear</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7326afd20c74e480893f44915ba5d4cc">  721</a></span>&#160;<span class="preprocessor">#define RDC_MIN_Q_MIN_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a962240dda55141d290e5bc429287e81b">  722</a></span>&#160;<span class="preprocessor">#define RDC_MIN_Q_MIN_SHIFT (8U)</span></div>
<div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a95c0c81e4e26f666cbf1f2cbf6a55943">  723</a></span>&#160;<span class="preprocessor">#define RDC_MIN_Q_MIN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MIN_Q_MIN_SHIFT) &amp; RDC_MIN_Q_MIN_MASK)</span></div>
<div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a41d599dfec3a782cc1c06a43ed6bd420">  724</a></span>&#160;<span class="preprocessor">#define RDC_MIN_Q_MIN_GET(x) (((uint32_t)(x) &amp; RDC_MIN_Q_MIN_MASK) &gt;&gt; RDC_MIN_Q_MIN_SHIFT)</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160; </div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment"> * VALID (RWC)</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment"> * Min value valid, write clear</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment"> * 0: min value is not valid</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"> * 1: min value is valid</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a68305d7850ba3bd94eed4b3febb4b03d">  733</a></span>&#160;<span class="preprocessor">#define RDC_MIN_Q_VALID_MASK (0x1U)</span></div>
<div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a21d192efa4701a8fc8e7c74ca1e23eac">  734</a></span>&#160;<span class="preprocessor">#define RDC_MIN_Q_VALID_SHIFT (0U)</span></div>
<div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a87753da12f88e1bfb9d4c1d2485ae5e5">  735</a></span>&#160;<span class="preprocessor">#define RDC_MIN_Q_VALID_SET(x) (((uint32_t)(x) &lt;&lt; RDC_MIN_Q_VALID_SHIFT) &amp; RDC_MIN_Q_VALID_MASK)</span></div>
<div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a352cff6ba6231e0253a4f11ede965522">  736</a></span>&#160;<span class="preprocessor">#define RDC_MIN_Q_VALID_GET(x) (((uint32_t)(x) &amp; RDC_MIN_Q_VALID_MASK) &gt;&gt; RDC_MIN_Q_VALID_SHIFT)</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160; </div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/* Bitfield definition for register: THRS_I */</span></div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment"> * THRS (RW)</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment"> * The offset setting for edge detection of the i_channel, signed number</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"> * 2: the offset is 0x800000+2</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment"> * 1: the offset is 0x800000+1</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"> * 0: the offset is 0x800000</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"> * -1: the offset is 0x800000-1</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"> * -2: the offset is 0x800000-2</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#abdc177c92ff799637ae39f06f4de95e9">  751</a></span>&#160;<span class="preprocessor">#define RDC_THRS_I_THRS_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a3563d6845b0f93e583188466580ed3a5">  752</a></span>&#160;<span class="preprocessor">#define RDC_THRS_I_THRS_SHIFT (8U)</span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8aa50da62d3dea3e267634531f23de56">  753</a></span>&#160;<span class="preprocessor">#define RDC_THRS_I_THRS_SET(x) (((uint32_t)(x) &lt;&lt; RDC_THRS_I_THRS_SHIFT) &amp; RDC_THRS_I_THRS_MASK)</span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#adbb7f44957d449fe54beba91f02db0cd">  754</a></span>&#160;<span class="preprocessor">#define RDC_THRS_I_THRS_GET(x) (((uint32_t)(x) &amp; RDC_THRS_I_THRS_MASK) &gt;&gt; RDC_THRS_I_THRS_SHIFT)</span></div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160; </div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment"> * THRS4ACC (RW)</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment"> * enable thrs data for accumulate</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6644e26c933e651ac3465c780c980315">  761</a></span>&#160;<span class="preprocessor">#define RDC_THRS_I_THRS4ACC_MASK (0x1U)</span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a73b630fb4e4f36a76eeda2d973bc0e72">  762</a></span>&#160;<span class="preprocessor">#define RDC_THRS_I_THRS4ACC_SHIFT (0U)</span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6c022e2f9b609b5f924c66223f733267">  763</a></span>&#160;<span class="preprocessor">#define RDC_THRS_I_THRS4ACC_SET(x) (((uint32_t)(x) &lt;&lt; RDC_THRS_I_THRS4ACC_SHIFT) &amp; RDC_THRS_I_THRS4ACC_MASK)</span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0f5f90e0ad7e5732628452a6b591ad33">  764</a></span>&#160;<span class="preprocessor">#define RDC_THRS_I_THRS4ACC_GET(x) (((uint32_t)(x) &amp; RDC_THRS_I_THRS4ACC_MASK) &gt;&gt; RDC_THRS_I_THRS4ACC_SHIFT)</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160; </div>
<div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">/* Bitfield definition for register: THRS_Q */</span></div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment"> * THRS (RW)</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment"> * The offset setting for edge detection of the q_channel, signed number</span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"> * 2: the offset is 0x800000+2</span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment"> * 1: the offset is 0x800000+1</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment"> * 0: the offset is 0x800000</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment"> * -1: the offset is 0x800000-1</span></div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment"> * -2: the offset is 0x800000-2</span></div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a031564c33a46e4390158e783b21b977e">  779</a></span>&#160;<span class="preprocessor">#define RDC_THRS_Q_THRS_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8376b8d812fc574c4d0f8a4795c1be30">  780</a></span>&#160;<span class="preprocessor">#define RDC_THRS_Q_THRS_SHIFT (8U)</span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a45e4ced0f9c66a624806c313675b801d">  781</a></span>&#160;<span class="preprocessor">#define RDC_THRS_Q_THRS_SET(x) (((uint32_t)(x) &lt;&lt; RDC_THRS_Q_THRS_SHIFT) &amp; RDC_THRS_Q_THRS_MASK)</span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1cccb61e4020aa28b1a3e8d7485d30ee">  782</a></span>&#160;<span class="preprocessor">#define RDC_THRS_Q_THRS_GET(x) (((uint32_t)(x) &amp; RDC_THRS_Q_THRS_MASK) &gt;&gt; RDC_THRS_Q_THRS_SHIFT)</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160; </div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment"> * THRS4ACC (RW)</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment"> * enable thrs data for accumulate</span></div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aba5098f2cb39a8aee4b215c263204d36">  789</a></span>&#160;<span class="preprocessor">#define RDC_THRS_Q_THRS4ACC_MASK (0x1U)</span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a96f4af092ad5c6d99614d94b2fffc331">  790</a></span>&#160;<span class="preprocessor">#define RDC_THRS_Q_THRS4ACC_SHIFT (0U)</span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a3e2e9ded8a83a0cafc8cdcbebbc09c37">  791</a></span>&#160;<span class="preprocessor">#define RDC_THRS_Q_THRS4ACC_SET(x) (((uint32_t)(x) &lt;&lt; RDC_THRS_Q_THRS4ACC_SHIFT) &amp; RDC_THRS_Q_THRS4ACC_MASK)</span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a9ccef3ed6dc1868b62fd292f429c4b5f">  792</a></span>&#160;<span class="preprocessor">#define RDC_THRS_Q_THRS4ACC_GET(x) (((uint32_t)(x) &amp; RDC_THRS_Q_THRS4ACC_MASK) &gt;&gt; RDC_THRS_Q_THRS4ACC_SHIFT)</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160; </div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">/* Bitfield definition for register: EDG_DET_CTL */</span></div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;<span class="comment"> * HOLD (RW)</span></div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment"> * The minimum edge distance  in sample</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment"> * 0:1 sample</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment"> * 1:2 sample</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="comment"> * 2:3 samples</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment"> * 63:64 samples</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#abcef086fedd6bf6f9d310edd35b6717f">  805</a></span>&#160;<span class="preprocessor">#define RDC_EDG_DET_CTL_HOLD_MASK (0x3F0U)</span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af814cb3e22c4def7f0b451b3161048a9">  806</a></span>&#160;<span class="preprocessor">#define RDC_EDG_DET_CTL_HOLD_SHIFT (4U)</span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7ed754597f8248cb47c658b7a4f626bc">  807</a></span>&#160;<span class="preprocessor">#define RDC_EDG_DET_CTL_HOLD_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EDG_DET_CTL_HOLD_SHIFT) &amp; RDC_EDG_DET_CTL_HOLD_MASK)</span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ac175ea777e708260564ddea03e35feda">  808</a></span>&#160;<span class="preprocessor">#define RDC_EDG_DET_CTL_HOLD_GET(x) (((uint32_t)(x) &amp; RDC_EDG_DET_CTL_HOLD_MASK) &gt;&gt; RDC_EDG_DET_CTL_HOLD_SHIFT)</span></div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160; </div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment"> * FILTER (RW)</span></div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"> * The continuous positive or negative number for edge detection</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment"> * 0: 1</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment"> * 1: 2</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment"> * 7: 8</span></div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8c3f4597cdcde025bf3db5ddb6884bf3">  819</a></span>&#160;<span class="preprocessor">#define RDC_EDG_DET_CTL_FILTER_MASK (0x7U)</span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a09613b11d2de7516895e046d2e441848">  820</a></span>&#160;<span class="preprocessor">#define RDC_EDG_DET_CTL_FILTER_SHIFT (0U)</span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aec7d0e38c3e34b8df83d2870c4318499">  821</a></span>&#160;<span class="preprocessor">#define RDC_EDG_DET_CTL_FILTER_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EDG_DET_CTL_FILTER_SHIFT) &amp; RDC_EDG_DET_CTL_FILTER_MASK)</span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1298e9fe98340e96803c9e56c4d0f491">  822</a></span>&#160;<span class="preprocessor">#define RDC_EDG_DET_CTL_FILTER_GET(x) (((uint32_t)(x) &amp; RDC_EDG_DET_CTL_FILTER_MASK) &gt;&gt; RDC_EDG_DET_CTL_FILTER_SHIFT)</span></div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160; </div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="comment">/* Bitfield definition for register: ACC_SCALING */</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="comment"> * TOXIC_LK (RW)</span></div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="comment"> * Toxic accumulation data be removed control</span></div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment"> * 1: enable</span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment"> * 0: disable</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00832"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a53adf88c4e3795e5f0f5ea6f3afcb53b">  832</a></span>&#160;<span class="preprocessor">#define RDC_ACC_SCALING_TOXIC_LK_MASK (0x100U)</span></div>
<div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a34c18aa8da52ef6378018ce99a679296">  833</a></span>&#160;<span class="preprocessor">#define RDC_ACC_SCALING_TOXIC_LK_SHIFT (8U)</span></div>
<div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a031c45b8694ef9b17a0f55736f43b323">  834</a></span>&#160;<span class="preprocessor">#define RDC_ACC_SCALING_TOXIC_LK_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ACC_SCALING_TOXIC_LK_SHIFT) &amp; RDC_ACC_SCALING_TOXIC_LK_MASK)</span></div>
<div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a19e4322df0800964052fa0d69dbccc4b">  835</a></span>&#160;<span class="preprocessor">#define RDC_ACC_SCALING_TOXIC_LK_GET(x) (((uint32_t)(x) &amp; RDC_ACC_SCALING_TOXIC_LK_MASK) &gt;&gt; RDC_ACC_SCALING_TOXIC_LK_SHIFT)</span></div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160; </div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment"> * ACC_SHIFT (RW)</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment"> * Accumulation value shift control, this is a sign number.</span></div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment"> * 0: {acc[39],acc[38:8]}</span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"> * 1: {acc[39],acc[37:7]}</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment"> * 2: {acc[39],acc[36:6]}</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment"> * 7: {acc[39],acc[31:1]}</span></div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"> * 8: {acc[39],acc[30:0]}</span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"> * 9: acc/2^9</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment"> * 10: acc/2^10</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment"> * 15:acc/2^15</span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2f1bf1874a2814c1775e3d1a4522fb6f">  852</a></span>&#160;<span class="preprocessor">#define RDC_ACC_SCALING_ACC_SHIFT_MASK (0xFU)</span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ac1ab209a222e5660f9cea37c8b80e8d2">  853</a></span>&#160;<span class="preprocessor">#define RDC_ACC_SCALING_ACC_SHIFT_SHIFT (0U)</span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0c449f29fa3598f2f0182829760f3a48">  854</a></span>&#160;<span class="preprocessor">#define RDC_ACC_SCALING_ACC_SHIFT_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ACC_SCALING_ACC_SHIFT_SHIFT) &amp; RDC_ACC_SCALING_ACC_SHIFT_MASK)</span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a394915bbe5c5af6a087b189bf0ca53ec">  855</a></span>&#160;<span class="preprocessor">#define RDC_ACC_SCALING_ACC_SHIFT_GET(x) (((uint32_t)(x) &amp; RDC_ACC_SCALING_ACC_SHIFT_MASK) &gt;&gt; RDC_ACC_SCALING_ACC_SHIFT_SHIFT)</span></div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160; </div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">/* Bitfield definition for register: EXC_PERIOD */</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"> * EXC_PERIOD (RW)</span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment"> * The num in clock cycle for period of excitation</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment"> * 0: invalid value</span></div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"> * 1:1 cycle</span></div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment"> * 2:2 cycles</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a4c2a74a101137c09581449780a23ed7a">  867</a></span>&#160;<span class="preprocessor">#define RDC_EXC_PERIOD_EXC_PERIOD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2a34c4586526828d3bd66267ed0bf631">  868</a></span>&#160;<span class="preprocessor">#define RDC_EXC_PERIOD_EXC_PERIOD_SHIFT (0U)</span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0f7b208424fda3f80c73f126b67186ae">  869</a></span>&#160;<span class="preprocessor">#define RDC_EXC_PERIOD_EXC_PERIOD_SET(x) (((uint32_t)(x) &lt;&lt; RDC_EXC_PERIOD_EXC_PERIOD_SHIFT) &amp; RDC_EXC_PERIOD_EXC_PERIOD_MASK)</span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2785169ac3d89a2dd70beb8faccb6a15">  870</a></span>&#160;<span class="preprocessor">#define RDC_EXC_PERIOD_EXC_PERIOD_GET(x) (((uint32_t)(x) &amp; RDC_EXC_PERIOD_EXC_PERIOD_MASK) &gt;&gt; RDC_EXC_PERIOD_EXC_PERIOD_SHIFT)</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160; </div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">/* Bitfield definition for register: SYNC_DELAY_I */</span></div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment"> * DELAY (RW)</span></div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment"> * Delay  in clock cycle for synchronous signal, the value shoud less than half of exc_period.exc_period.</span></div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment"> * 0: invalid value</span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment"> * 1: 1 cycles</span></div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment"> * 2: 2 cycles</span></div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a5083d314092a1c4b0ab031a7fbe8eade">  882</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_DELAY_I_DELAY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a5c65c5393dfe33ffb64b3557f58e0872">  883</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_DELAY_I_DELAY_SHIFT (0U)</span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ab1ebd389163f493fd57cd8b279b55a53">  884</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_DELAY_I_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; RDC_SYNC_DELAY_I_DELAY_SHIFT) &amp; RDC_SYNC_DELAY_I_DELAY_MASK)</span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#acf7e0f6bd1eb9f35c333d65d141d2f09">  885</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_DELAY_I_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_SYNC_DELAY_I_DELAY_MASK) &gt;&gt; RDC_SYNC_DELAY_I_DELAY_SHIFT)</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160; </div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">/* Bitfield definition for register: RISE_DELAY_I */</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment"> * RISE_DELAY (RO)</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment"> * Delay value on rising edge of  i_channel data</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment"> * 0: 1 cycle</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"> * 1: 2 cycles</span></div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#acb0a373f521b268fe7b1e6ebc06bc9bb">  896</a></span>&#160;<span class="preprocessor">#define RDC_RISE_DELAY_I_RISE_DELAY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a70c1f33ef54dd2ab4f882b5761441add">  897</a></span>&#160;<span class="preprocessor">#define RDC_RISE_DELAY_I_RISE_DELAY_SHIFT (0U)</span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1c2baa5bf9fd5f9d40cc26447ec5b92e">  898</a></span>&#160;<span class="preprocessor">#define RDC_RISE_DELAY_I_RISE_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_RISE_DELAY_I_RISE_DELAY_MASK) &gt;&gt; RDC_RISE_DELAY_I_RISE_DELAY_SHIFT)</span></div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160; </div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">/* Bitfield definition for register: FALL_DELAY_I */</span></div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment"> * FALL_DELAY (RO)</span></div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment"> * Delay value on falling edge of  i_channel data</span></div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment"> * 0: 1 cycle</span></div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment"> * 1: 2 cycles</span></div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aedb799a03078a8c229b8a41cca408152">  909</a></span>&#160;<span class="preprocessor">#define RDC_FALL_DELAY_I_FALL_DELAY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aa22672b088eccb1be854eb6dcc25a08a">  910</a></span>&#160;<span class="preprocessor">#define RDC_FALL_DELAY_I_FALL_DELAY_SHIFT (0U)</span></div>
<div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a89c45bcd3ba6eaa430f36ba534320f02">  911</a></span>&#160;<span class="preprocessor">#define RDC_FALL_DELAY_I_FALL_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_FALL_DELAY_I_FALL_DELAY_MASK) &gt;&gt; RDC_FALL_DELAY_I_FALL_DELAY_SHIFT)</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160; </div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">/* Bitfield definition for register: SAMPLE_RISE_I */</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment"> * sample value on rising edge of rectify signal</span></div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aeb820bce66b13b62c0fdb3c15b698d4c">  919</a></span>&#160;<span class="preprocessor">#define RDC_SAMPLE_RISE_I_VALUE_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1e0e23c5f3d0aed84be10ec81952329f">  920</a></span>&#160;<span class="preprocessor">#define RDC_SAMPLE_RISE_I_VALUE_SHIFT (8U)</span></div>
<div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#adbaba6041b1cd81f6875bf7114e38560">  921</a></span>&#160;<span class="preprocessor">#define RDC_SAMPLE_RISE_I_VALUE_GET(x) (((uint32_t)(x) &amp; RDC_SAMPLE_RISE_I_VALUE_MASK) &gt;&gt; RDC_SAMPLE_RISE_I_VALUE_SHIFT)</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160; </div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">/* Bitfield definition for register: SAMPLE_FALL_I */</span></div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment"> * sample value on falling edge of rectify signal</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ade1cc452aee5fc89d15e138cc3101ec5">  929</a></span>&#160;<span class="preprocessor">#define RDC_SAMPLE_FALL_I_VALUE_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a927add15024c668fe3823f52037a1912">  930</a></span>&#160;<span class="preprocessor">#define RDC_SAMPLE_FALL_I_VALUE_SHIFT (8U)</span></div>
<div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ab291cc6a95e14f75cee08f129bd6537a">  931</a></span>&#160;<span class="preprocessor">#define RDC_SAMPLE_FALL_I_VALUE_GET(x) (((uint32_t)(x) &amp; RDC_SAMPLE_FALL_I_VALUE_MASK) &gt;&gt; RDC_SAMPLE_FALL_I_VALUE_SHIFT)</span></div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160; </div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="comment">/* Bitfield definition for register: ACC_CNT_I */</span></div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="comment"> * CNT_NEG (RO)</span></div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;<span class="comment"> * sample number during the negtive of rectify signal</span></div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="comment"> * 1: 1</span></div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="comment"> * 2: 2</span></div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af08acb5fbbdad04e5975d225be3bee0b">  942</a></span>&#160;<span class="preprocessor">#define RDC_ACC_CNT_I_CNT_NEG_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a646cb25f8fdce17093880d2378cf74c2">  943</a></span>&#160;<span class="preprocessor">#define RDC_ACC_CNT_I_CNT_NEG_SHIFT (16U)</span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#afbb71cd10e503db85a711115e8672829">  944</a></span>&#160;<span class="preprocessor">#define RDC_ACC_CNT_I_CNT_NEG_GET(x) (((uint32_t)(x) &amp; RDC_ACC_CNT_I_CNT_NEG_MASK) &gt;&gt; RDC_ACC_CNT_I_CNT_NEG_SHIFT)</span></div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160; </div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment"> * CNT_POS (RO)</span></div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment"> * sample number during the positive of rectify signal</span></div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment"> * 1: 1</span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment"> * 2: 2</span></div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6aa6dec8be721ebecc01bab529192191">  954</a></span>&#160;<span class="preprocessor">#define RDC_ACC_CNT_I_CNT_POS_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1710cbac757ffbf88e8b57cf9d6e3662">  955</a></span>&#160;<span class="preprocessor">#define RDC_ACC_CNT_I_CNT_POS_SHIFT (0U)</span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8b1523e6848a7afabd65ad8be26ed208">  956</a></span>&#160;<span class="preprocessor">#define RDC_ACC_CNT_I_CNT_POS_GET(x) (((uint32_t)(x) &amp; RDC_ACC_CNT_I_CNT_POS_MASK) &gt;&gt; RDC_ACC_CNT_I_CNT_POS_SHIFT)</span></div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160; </div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">/* Bitfield definition for register: SIGN_CNT_I */</span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment"> * CNT_NEG (RO)</span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="comment"> * Positive sample counter during negative rectify signal</span></div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a9e9958a9cd3b3abc5e89bfb05423be4e">  964</a></span>&#160;<span class="preprocessor">#define RDC_SIGN_CNT_I_CNT_NEG_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l00965"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a9db8160ab94328662559f38fd25eef7b">  965</a></span>&#160;<span class="preprocessor">#define RDC_SIGN_CNT_I_CNT_NEG_SHIFT (16U)</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a3efd6293755e530bb9c6cd5c103e22b8">  966</a></span>&#160;<span class="preprocessor">#define RDC_SIGN_CNT_I_CNT_NEG_GET(x) (((uint32_t)(x) &amp; RDC_SIGN_CNT_I_CNT_NEG_MASK) &gt;&gt; RDC_SIGN_CNT_I_CNT_NEG_SHIFT)</span></div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160; </div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="comment"> * CNT_POS (RO)</span></div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="comment"> * Negative sample counter during positive rectify signal</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7012e9ff351213bb4cdfffcdb0a6d6b4">  973</a></span>&#160;<span class="preprocessor">#define RDC_SIGN_CNT_I_CNT_POS_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aa9cda5c382d8116055d7618731e24509">  974</a></span>&#160;<span class="preprocessor">#define RDC_SIGN_CNT_I_CNT_POS_SHIFT (0U)</span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad6e5213b52750adf11b5910745a0976a">  975</a></span>&#160;<span class="preprocessor">#define RDC_SIGN_CNT_I_CNT_POS_GET(x) (((uint32_t)(x) &amp; RDC_SIGN_CNT_I_CNT_POS_MASK) &gt;&gt; RDC_SIGN_CNT_I_CNT_POS_SHIFT)</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160; </div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">/* Bitfield definition for register: SYNC_DELAY_Q */</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment"> * DELAY (RW)</span></div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment"> * Delay  in clock cycle for synchronous signal, the value shoud less than half of exc_period.exc_period.</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment"> * 0: invalid value</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment"> * 1: 1 cycles</span></div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment"> * 2: 2 cycles</span></div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment"> * ...</span></div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a662300202fdbd1a0d03068fe1d0af5ba">  987</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_DELAY_Q_DELAY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad071497805d6c64d991e0b3874b4d465">  988</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_DELAY_Q_DELAY_SHIFT (0U)</span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a4dedf33cdb76245549c870cde4f381a1">  989</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_DELAY_Q_DELAY_SET(x) (((uint32_t)(x) &lt;&lt; RDC_SYNC_DELAY_Q_DELAY_SHIFT) &amp; RDC_SYNC_DELAY_Q_DELAY_MASK)</span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a950dc7c0bf462dff4a1a87dcd7a5e503">  990</a></span>&#160;<span class="preprocessor">#define RDC_SYNC_DELAY_Q_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_SYNC_DELAY_Q_DELAY_MASK) &gt;&gt; RDC_SYNC_DELAY_Q_DELAY_SHIFT)</span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160; </div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">/* Bitfield definition for register: RISE_DELAY_Q */</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment"> * RISE_DELAY (RO)</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="comment"> * Delay value on rising edge of  q_channel data</span></div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment"> * 0: 1 cycle</span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment"> * 1: 2 cycles</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae749b957de5adf70d84305979539c2e8"> 1001</a></span>&#160;<span class="preprocessor">#define RDC_RISE_DELAY_Q_RISE_DELAY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8dff95b7d7d5cefc98592f50facfc3ee"> 1002</a></span>&#160;<span class="preprocessor">#define RDC_RISE_DELAY_Q_RISE_DELAY_SHIFT (0U)</span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a79caf0b131524eda4eb7c36ac470ba0a"> 1003</a></span>&#160;<span class="preprocessor">#define RDC_RISE_DELAY_Q_RISE_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_RISE_DELAY_Q_RISE_DELAY_MASK) &gt;&gt; RDC_RISE_DELAY_Q_RISE_DELAY_SHIFT)</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160; </div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="comment">/* Bitfield definition for register: FALL_DELAY_Q */</span></div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment"> * FALL_DELAY (RO)</span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment"> * Delay value on falling edge of  q_channel data</span></div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="comment"> * 0: 1 cycle</span></div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="comment"> * 1: 2 cycles</span></div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aec766b4d0bdad05640b7e0ca66cb8640"> 1014</a></span>&#160;<span class="preprocessor">#define RDC_FALL_DELAY_Q_FALL_DELAY_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a44bdf674710043a9ef22aa00f605e792"> 1015</a></span>&#160;<span class="preprocessor">#define RDC_FALL_DELAY_Q_FALL_DELAY_SHIFT (0U)</span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a79364f1d1b43d9fe6f049fd01380a220"> 1016</a></span>&#160;<span class="preprocessor">#define RDC_FALL_DELAY_Q_FALL_DELAY_GET(x) (((uint32_t)(x) &amp; RDC_FALL_DELAY_Q_FALL_DELAY_MASK) &gt;&gt; RDC_FALL_DELAY_Q_FALL_DELAY_SHIFT)</span></div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160; </div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;<span class="comment">/* Bitfield definition for register: SAMPLE_RISE_Q */</span></div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="comment"> * sample value on rising edge of rectify signal</span></div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a816ada6c717a6285af52103048d6783a"> 1024</a></span>&#160;<span class="preprocessor">#define RDC_SAMPLE_RISE_Q_VALUE_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7d749b4c1ac9ed4f55dfcbcaa2735b67"> 1025</a></span>&#160;<span class="preprocessor">#define RDC_SAMPLE_RISE_Q_VALUE_SHIFT (8U)</span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aa5e428d85a479949d822632583a54c20"> 1026</a></span>&#160;<span class="preprocessor">#define RDC_SAMPLE_RISE_Q_VALUE_GET(x) (((uint32_t)(x) &amp; RDC_SAMPLE_RISE_Q_VALUE_MASK) &gt;&gt; RDC_SAMPLE_RISE_Q_VALUE_SHIFT)</span></div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160; </div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">/* Bitfield definition for register: SAMPLE_FALL_Q */</span></div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="comment"> * VALUE (RO)</span></div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="comment"> * sample value on falling edge of rectify signal</span></div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad476dff4b5c20c0ce4cdb41584350ca9"> 1034</a></span>&#160;<span class="preprocessor">#define RDC_SAMPLE_FALL_Q_VALUE_MASK (0xFFFFFF00UL)</span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a68c37a7f95fd95810baa3c3d5ad596b1"> 1035</a></span>&#160;<span class="preprocessor">#define RDC_SAMPLE_FALL_Q_VALUE_SHIFT (8U)</span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aec35f80450fec5f153f30046bbf50ec1"> 1036</a></span>&#160;<span class="preprocessor">#define RDC_SAMPLE_FALL_Q_VALUE_GET(x) (((uint32_t)(x) &amp; RDC_SAMPLE_FALL_Q_VALUE_MASK) &gt;&gt; RDC_SAMPLE_FALL_Q_VALUE_SHIFT)</span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160; </div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">/* Bitfield definition for register: ACC_CNT_Q */</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment"> * CNT_NEG (RO)</span></div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment"> * sample number during the negtive of rectify signal</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment"> * 1: 1</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"> * 2: 2</span></div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a91294c59c77007c60c93f7804eeee484"> 1047</a></span>&#160;<span class="preprocessor">#define RDC_ACC_CNT_Q_CNT_NEG_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae6760eebbbf2ff5bcffaa1bd4419d3c3"> 1048</a></span>&#160;<span class="preprocessor">#define RDC_ACC_CNT_Q_CNT_NEG_SHIFT (16U)</span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7d97ac65fca3c7cb1c4d910cd2a6b541"> 1049</a></span>&#160;<span class="preprocessor">#define RDC_ACC_CNT_Q_CNT_NEG_GET(x) (((uint32_t)(x) &amp; RDC_ACC_CNT_Q_CNT_NEG_MASK) &gt;&gt; RDC_ACC_CNT_Q_CNT_NEG_SHIFT)</span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160; </div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment"> * CNT_POS (RO)</span></div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment"> * sample number during the positive of rectify signal</span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment"> * 1: 1</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment"> * 2: 2</span></div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="comment"> * …</span></div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7b11f2c034ccea0e201bc4c52c98a2b7"> 1059</a></span>&#160;<span class="preprocessor">#define RDC_ACC_CNT_Q_CNT_POS_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad81620bf9bb52d0701db1dd0e249c4ef"> 1060</a></span>&#160;<span class="preprocessor">#define RDC_ACC_CNT_Q_CNT_POS_SHIFT (0U)</span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7b349283c5fc7476f0a7c6b552fda350"> 1061</a></span>&#160;<span class="preprocessor">#define RDC_ACC_CNT_Q_CNT_POS_GET(x) (((uint32_t)(x) &amp; RDC_ACC_CNT_Q_CNT_POS_MASK) &gt;&gt; RDC_ACC_CNT_Q_CNT_POS_SHIFT)</span></div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160; </div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="comment">/* Bitfield definition for register: SIGN_CNT_Q */</span></div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment"> * CNT_NEG (RO)</span></div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="comment"> * Positive sample counter during negative rectify signal</span></div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a100374c40443471b90d42a29b3ec6e25"> 1069</a></span>&#160;<span class="preprocessor">#define RDC_SIGN_CNT_Q_CNT_NEG_MASK (0xFFFF0000UL)</span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a72bec3d4db89e237d1bd5b799ceaf539"> 1070</a></span>&#160;<span class="preprocessor">#define RDC_SIGN_CNT_Q_CNT_NEG_SHIFT (16U)</span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a846c0579fff799161fadcc5d5056708f"> 1071</a></span>&#160;<span class="preprocessor">#define RDC_SIGN_CNT_Q_CNT_NEG_GET(x) (((uint32_t)(x) &amp; RDC_SIGN_CNT_Q_CNT_NEG_MASK) &gt;&gt; RDC_SIGN_CNT_Q_CNT_NEG_SHIFT)</span></div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160; </div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="comment"> * CNT_POS (RO)</span></div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="comment"> * Negative sample counter during positive rectify signal</span></div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af8a286c7309d3e41480b92f1985c020c"> 1078</a></span>&#160;<span class="preprocessor">#define RDC_SIGN_CNT_Q_CNT_POS_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1f14daad82a3744fe3997c2d37831f26"> 1079</a></span>&#160;<span class="preprocessor">#define RDC_SIGN_CNT_Q_CNT_POS_SHIFT (0U)</span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ab372e5171abda629df1888008a7c3d86"> 1080</a></span>&#160;<span class="preprocessor">#define RDC_SIGN_CNT_Q_CNT_POS_GET(x) (((uint32_t)(x) &amp; RDC_SIGN_CNT_Q_CNT_POS_MASK) &gt;&gt; RDC_SIGN_CNT_Q_CNT_POS_SHIFT)</span></div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160; </div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="comment">/* Bitfield definition for register: AMP_MAX */</span></div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="comment"> * MAX (RW)</span></div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment"> * the maximum of acc amplitude</span></div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a75f3e40a693ad6220acb7b8a722a1535"> 1088</a></span>&#160;<span class="preprocessor">#define RDC_AMP_MAX_MAX_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a5a88d31a128888314909001141254528"> 1089</a></span>&#160;<span class="preprocessor">#define RDC_AMP_MAX_MAX_SHIFT (0U)</span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a91b9060ddaaf50625860ad3229776216"> 1090</a></span>&#160;<span class="preprocessor">#define RDC_AMP_MAX_MAX_SET(x) (((uint32_t)(x) &lt;&lt; RDC_AMP_MAX_MAX_SHIFT) &amp; RDC_AMP_MAX_MAX_MASK)</span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a135724192bd3e940a61d13724daa6e78"> 1091</a></span>&#160;<span class="preprocessor">#define RDC_AMP_MAX_MAX_GET(x) (((uint32_t)(x) &amp; RDC_AMP_MAX_MAX_MASK) &gt;&gt; RDC_AMP_MAX_MAX_SHIFT)</span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160; </div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">/* Bitfield definition for register: AMP_MIN */</span></div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment"> * MIN (RW)</span></div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment"> * the minimum of acc amplitude</span></div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad8b2c0ad8d59709dc8876199367d3a1c"> 1099</a></span>&#160;<span class="preprocessor">#define RDC_AMP_MIN_MIN_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a05dc7e02973623bf6a37f9591ceb8b9b"> 1100</a></span>&#160;<span class="preprocessor">#define RDC_AMP_MIN_MIN_SHIFT (0U)</span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0b735f1f03f169507b8d25f19c3bab0c"> 1101</a></span>&#160;<span class="preprocessor">#define RDC_AMP_MIN_MIN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_AMP_MIN_MIN_SHIFT) &amp; RDC_AMP_MIN_MIN_MASK)</span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae7c78061377135457c44cec66dc5f2e6"> 1102</a></span>&#160;<span class="preprocessor">#define RDC_AMP_MIN_MIN_GET(x) (((uint32_t)(x) &amp; RDC_AMP_MIN_MIN_MASK) &gt;&gt; RDC_AMP_MIN_MIN_SHIFT)</span></div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160; </div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">/* Bitfield definition for register: INT_EN */</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment"> * INT_EN (RW)</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment"> * enable interrupt output</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aafa4e2815f303665db95d37fe95f6179"> 1110</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_INT_EN_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae0065be0f623fcaef68c097fbb7f8dc6"> 1111</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_INT_EN_SHIFT (31U)</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aa39814f538144a50db1f26e506225cb3"> 1112</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_INT_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_INT_EN_SHIFT) &amp; RDC_INT_EN_INT_EN_MASK)</span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a587964ba51b2ac47193d63d9bf7153f1"> 1113</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_INT_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_INT_EN_MASK) &gt;&gt; RDC_INT_EN_INT_EN_SHIFT)</span></div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160; </div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment"> * ACC_VLD_I_EN (RW)</span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="comment"> * i_channel accumulate valid interrupt enable for i_channel</span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a84984791a64b7237031525b1730c7d6a"> 1120</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_EN_MASK (0x8000U)</span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a3815d5a5a92ebf42409e43a3fc8fade7"> 1121</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_EN_SHIFT (15U)</span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8fc90429f691a4a2cf39928bd8810790"> 1122</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_VLD_I_EN_SHIFT) &amp; RDC_INT_EN_ACC_VLD_I_EN_MASK)</span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aafe2eac48d0c6cd79f440b6893df6505"> 1123</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_VLD_I_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_VLD_I_EN_SHIFT)</span></div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160; </div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="comment"> * ACC_VLD_Q_EN (RW)</span></div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="comment"> * q_channel accumulate valid interrupt enable for i_channel</span></div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a670f6ac1cd85ca3697b59ba189d2009e"> 1130</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_EN_MASK (0x4000U)</span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8113138dd0541ba81f597dea9d472722"> 1131</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_EN_SHIFT (14U)</span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#abe8636043497ad3d6d502c19b4d5756b"> 1132</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_VLD_Q_EN_SHIFT) &amp; RDC_INT_EN_ACC_VLD_Q_EN_MASK)</span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a38dba2da72e04d89822eed06ef0ea581"> 1133</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_VLD_Q_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_VLD_Q_EN_SHIFT)</span></div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160; </div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment"> * RISING_DELAY_I_EN (RW)</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment"> * i_channel delayed rectify signal rising edge interrupt enable</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a4c80f3c237b48a3f78e1a772d70289bf"> 1140</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_I_EN_MASK (0x2000U)</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aaebce376f5d7f124254910a722a310b0"> 1141</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_I_EN_SHIFT (13U)</span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a69b5ec63368053841d70e412677713b3"> 1142</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_I_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_RISING_DELAY_I_EN_SHIFT) &amp; RDC_INT_EN_RISING_DELAY_I_EN_MASK)</span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a9977111366051b32b76f492bd679465a"> 1143</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_I_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_RISING_DELAY_I_EN_MASK) &gt;&gt; RDC_INT_EN_RISING_DELAY_I_EN_SHIFT)</span></div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160; </div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment"> * FALLING_DELAY_I_EN (RW)</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment"> * i_channel delayed rectify signal falling edge interrupt enable</span></div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#adf6056fe0275b26db88a94f491f097ca"> 1150</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_I_EN_MASK (0x1000U)</span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae75f740a39937962bff528abac074030"> 1151</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_I_EN_SHIFT (12U)</span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#adb87e708500126b174f2f879b9dbe3cd"> 1152</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_I_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_FALLING_DELAY_I_EN_SHIFT) &amp; RDC_INT_EN_FALLING_DELAY_I_EN_MASK)</span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2efd23c3494276da90310659fdf813de"> 1153</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_I_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_FALLING_DELAY_I_EN_MASK) &gt;&gt; RDC_INT_EN_FALLING_DELAY_I_EN_SHIFT)</span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160; </div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment"> * RISING_DELAY_Q_EN (RW)</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment"> * q_channel delayed rectify signal rising edge interrupt enable</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7746b096976b8dccef5deeb63116b771"> 1160</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_Q_EN_MASK (0x800U)</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aaf6831df2cf5a547dd5f40e847c86f13"> 1161</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_Q_EN_SHIFT (11U)</span></div>
<div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2e4ca66c5cdb06e5923f314a79e564b6"> 1162</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_Q_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_RISING_DELAY_Q_EN_SHIFT) &amp; RDC_INT_EN_RISING_DELAY_Q_EN_MASK)</span></div>
<div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a03cc0895c0c91326140e8e46b8ea98ce"> 1163</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_RISING_DELAY_Q_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_RISING_DELAY_Q_EN_MASK) &gt;&gt; RDC_INT_EN_RISING_DELAY_Q_EN_SHIFT)</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160; </div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment"> * FALLING_DELAY_Q_EN (RW)</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="comment"> * q_channel delayed rectify signal falling edge interrupt enable</span></div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a973c75bb13c89ad771d266001b9d9981"> 1170</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_Q_EN_MASK (0x400U)</span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af8ba5ec793df49dce32cb020c848e31a"> 1171</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_Q_EN_SHIFT (10U)</span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2ccc202019ef71c36f90fc1557d29bc3"> 1172</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_Q_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_FALLING_DELAY_Q_EN_SHIFT) &amp; RDC_INT_EN_FALLING_DELAY_Q_EN_MASK)</span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af6ea8009bf8dbf07a857c7a2033f2659"> 1173</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_FALLING_DELAY_Q_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_FALLING_DELAY_Q_EN_MASK) &gt;&gt; RDC_INT_EN_FALLING_DELAY_Q_EN_SHIFT)</span></div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160; </div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="comment"> * SAMPLE_RISING_I_EN (RW)</span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="comment"> * i_channel rising edge interrupt enable</span></div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a123389bd290c5017df94f941daa65528"> 1180</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_I_EN_MASK (0x200U)</span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a9d326c64fc08f10c55507ec690b6b335"> 1181</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_I_EN_SHIFT (9U)</span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a037e9823c7fbc10360f464e02bb0079d"> 1182</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_I_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_SAMPLE_RISING_I_EN_SHIFT) &amp; RDC_INT_EN_SAMPLE_RISING_I_EN_MASK)</span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#adedac6a66a1a79c98dfd5d8bf0916f4f"> 1183</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_I_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_SAMPLE_RISING_I_EN_MASK) &gt;&gt; RDC_INT_EN_SAMPLE_RISING_I_EN_SHIFT)</span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160; </div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment"> * SAMPLE_FALLING_I_EN (RW)</span></div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment"> * i_channel falling edge interrupt enable</span></div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aa844fa450aa695b392949aeeed167a76"> 1190</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_I_EN_MASK (0x100U)</span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a62906fa9390ca749f1ccad3fbab60cb0"> 1191</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_I_EN_SHIFT (8U)</span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7113850ff2d0cfbd21f1e5cb610df7b5"> 1192</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_I_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_SAMPLE_FALLING_I_EN_SHIFT) &amp; RDC_INT_EN_SAMPLE_FALLING_I_EN_MASK)</span></div>
<div class="line"><a name="l01193"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a5ee9de4f3a22f3f62c4dad92b72d4c01"> 1193</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_I_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_SAMPLE_FALLING_I_EN_MASK) &gt;&gt; RDC_INT_EN_SAMPLE_FALLING_I_EN_SHIFT)</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160; </div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment"> * SAMPLE_RISING_Q_EN (RW)</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment"> * q_channel rising edge interrupt enable</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01200"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ab339497b59fc2a67d345d11c56f8acb5"> 1200</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_Q_EN_MASK (0x80U)</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a4fc7e0f3d7ab445ae696e972c8cbaabe"> 1201</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_Q_EN_SHIFT (7U)</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a4bd0c8bd43612be1ecec2874b7f31e2c"> 1202</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_Q_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_SAMPLE_RISING_Q_EN_SHIFT) &amp; RDC_INT_EN_SAMPLE_RISING_Q_EN_MASK)</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af15182963490777f66b2613db8da9f89"> 1203</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_RISING_Q_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_SAMPLE_RISING_Q_EN_MASK) &gt;&gt; RDC_INT_EN_SAMPLE_RISING_Q_EN_SHIFT)</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160; </div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment"> * SAMPLE_FALLING_Q_EN (RW)</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;<span class="comment"> * q_channel falling edge interrupt enable</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a944abccbfbf4a5a579bab3a3100da04d"> 1210</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_Q_EN_MASK (0x40U)</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#abc3e8070022bdce1e1911a82922ae2bd"> 1211</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_Q_EN_SHIFT (6U)</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8b3c81d0e55220d47b7c5404e8704e54"> 1212</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_Q_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_SAMPLE_FALLING_Q_EN_SHIFT) &amp; RDC_INT_EN_SAMPLE_FALLING_Q_EN_MASK)</span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#afa8cb4c32b0d6fa14d7f0d938081fa76"> 1213</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_SAMPLE_FALLING_Q_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_SAMPLE_FALLING_Q_EN_MASK) &gt;&gt; RDC_INT_EN_SAMPLE_FALLING_Q_EN_SHIFT)</span></div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160; </div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;<span class="comment"> * ACC_VLD_I_OVH_EN (RW)</span></div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;<span class="comment"> * i_channel accumulate overflow interrupt enable</span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a26b5d50f47eb8bf99c060786a00b5b2a"> 1220</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVH_EN_MASK (0x20U)</span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7522080d6905f2d494373110647b4824"> 1221</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVH_EN_SHIFT (5U)</span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a5beefc29e7561877e23b9cf0b2353353"> 1222</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVH_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_VLD_I_OVH_EN_SHIFT) &amp; RDC_INT_EN_ACC_VLD_I_OVH_EN_MASK)</span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae4829d0539ba673bf40cb9a032eae8ec"> 1223</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVH_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_VLD_I_OVH_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_VLD_I_OVH_EN_SHIFT)</span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160; </div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment"> * ACC_VLD_Q_OVH_EN (RW)</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment"> * q_channel accumulate overflow interrupt enable</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a799404721c9f705cacaf2b6fb6614788"> 1230</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVH_EN_MASK (0x10U)</span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a3ba3400b0881016ce43653b92a83c7ba"> 1231</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVH_EN_SHIFT (4U)</span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a854a5a72d530edc27d70b6b2576da7d2"> 1232</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVH_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_VLD_Q_OVH_EN_SHIFT) &amp; RDC_INT_EN_ACC_VLD_Q_OVH_EN_MASK)</span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a3ff5bc1e71087a90475823c7db181d16"> 1233</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVH_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_VLD_Q_OVH_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_VLD_Q_OVH_EN_SHIFT)</span></div>
<div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160; </div>
<div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment"> * ACC_VLD_I_OVL_EN (RW)</span></div>
<div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment"> * i_channel accumulate underflow interrupt enable</span></div>
<div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0e3bb791ca5a8e927376c7c260f89c72"> 1240</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVL_EN_MASK (0x8U)</span></div>
<div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad3b5b26230f9a75ce218912f5ddc9b8e"> 1241</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVL_EN_SHIFT (3U)</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad590bee81b3d8dcaa9f9fd10fc2eaec8"> 1242</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVL_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_VLD_I_OVL_EN_SHIFT) &amp; RDC_INT_EN_ACC_VLD_I_OVL_EN_MASK)</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a744186a3ded1a7be9e00d72ce12b5352"> 1243</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_I_OVL_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_VLD_I_OVL_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_VLD_I_OVL_EN_SHIFT)</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160; </div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment"> * ACC_VLD_Q_OVL_EN (RW)</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment"> * q_channel accumulate underflow interrupt enable</span></div>
<div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a68ca3be04173a4a2ec7457e6d97ac9e8"> 1250</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVL_EN_MASK (0x4U)</span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aa9d5b8097134b45a95e4694d9a89b372"> 1251</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVL_EN_SHIFT (2U)</span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a51639bb171311862cdef979eafd28a75"> 1252</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVL_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_VLD_Q_OVL_EN_SHIFT) &amp; RDC_INT_EN_ACC_VLD_Q_OVL_EN_MASK)</span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aa3a03eb639a67b03449ab071b2829f8b"> 1253</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_VLD_Q_OVL_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_VLD_Q_OVL_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_VLD_Q_OVL_EN_SHIFT)</span></div>
<div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160; </div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment"> * ACC_AMP_OVH_EN (RW)</span></div>
<div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment"> * accumulate ample overflow interrupt enable</span></div>
<div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a51435f57939ee8e6c6a484fd65222d1d"> 1260</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVH_EN_MASK (0x2U)</span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af2f3453dce441a2990781ed3795ae6c4"> 1261</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVH_EN_SHIFT (1U)</span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6c9bb9bda1405dcdf21139c5797e9d8f"> 1262</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVH_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_AMP_OVH_EN_SHIFT) &amp; RDC_INT_EN_ACC_AMP_OVH_EN_MASK)</span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a610e081aa85f37409e5d80db78af77f6"> 1263</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVH_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_AMP_OVH_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_AMP_OVH_EN_SHIFT)</span></div>
<div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160; </div>
<div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="comment"> * ACC_AMP_OVL_EN (RW)</span></div>
<div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment"> * accumulate ample underflow interrupt enable</span></div>
<div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a499d146dbd28c78d3f1245f5280680a0"> 1270</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVL_EN_MASK (0x1U)</span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ac81842c79c427a528cb28e1e1a847479"> 1271</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVL_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a23d66a71f050f510dd204bd1e47cfc01"> 1272</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVL_EN_SET(x) (((uint32_t)(x) &lt;&lt; RDC_INT_EN_ACC_AMP_OVL_EN_SHIFT) &amp; RDC_INT_EN_ACC_AMP_OVL_EN_MASK)</span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aff8274d9f657795cfb08f77fae3cb52a"> 1273</a></span>&#160;<span class="preprocessor">#define RDC_INT_EN_ACC_AMP_OVL_EN_GET(x) (((uint32_t)(x) &amp; RDC_INT_EN_ACC_AMP_OVL_EN_MASK) &gt;&gt; RDC_INT_EN_ACC_AMP_OVL_EN_SHIFT)</span></div>
<div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160; </div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">/* Bitfield definition for register: ADC_INT_STATE */</span></div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment"> * ACC_VLD_I_STA (W1C)</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment"> * i_channel accumulate valid interrupt status for i_channel</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae49c3bbd329cd9067108da48dd10a421"> 1281</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_STA_MASK (0x8000U)</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2a5ba24ccc6ef62af81883c90e429f6a"> 1282</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_STA_SHIFT (15U)</span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#adfda515135268608ae208fa71bcf3968"> 1283</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_VLD_I_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_VLD_I_STA_MASK)</span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1c060a19bca0d5ab8b0283e0a6eeff9b"> 1284</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_VLD_I_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_VLD_I_STA_SHIFT)</span></div>
<div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160; </div>
<div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;<span class="comment"> * ACC_VLD_Q_STA (W1C)</span></div>
<div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="comment"> * q_channel accumulate valid interrupt status for i_channel</span></div>
<div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ac54551e05727f3b851a8a5bcf662bf27"> 1291</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_STA_MASK (0x4000U)</span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a534b813604fa437a28888ed14952f308"> 1292</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_STA_SHIFT (14U)</span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad0d531769a4227185ab4f8c6f0513d73"> 1293</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_VLD_Q_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_VLD_Q_STA_MASK)</span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a174acbc8421193332f43452cdae3a19b"> 1294</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_VLD_Q_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_VLD_Q_STA_SHIFT)</span></div>
<div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160; </div>
<div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment"> * RISING_DELAY_I_STA (W1C)</span></div>
<div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment"> * i_channel delayed rectify signal rising edge interrupt status</span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a72b6bf3203a8c1cec04afb32745cfff5"> 1301</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_I_STA_MASK (0x2000U)</span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aeacbad48eb0f72922624debfe56f8e66"> 1302</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_I_STA_SHIFT (13U)</span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a323b2ace24f0b91b0a57c8dcef654b85"> 1303</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_I_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_RISING_DELAY_I_STA_SHIFT) &amp; RDC_ADC_INT_STATE_RISING_DELAY_I_STA_MASK)</span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a12ba22388d68fe3d3afd4cf63bbaf49f"> 1304</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_I_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_RISING_DELAY_I_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_RISING_DELAY_I_STA_SHIFT)</span></div>
<div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160; </div>
<div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment"> * FALLING_DELAY_I_STA (W1C)</span></div>
<div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment"> * i_channel delayed rectify signal falling edge interrupt status</span></div>
<div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aaf9310319effbdc332a07b103fd590c3"> 1311</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_MASK (0x1000U)</span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a06a2a20fdc17a0c26d3fec36ebceec97"> 1312</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_SHIFT (12U)</span></div>
<div class="line"><a name="l01313"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1fe4cf331ca14f8dc1328c7faa226a1c"> 1313</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_SHIFT) &amp; RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_MASK)</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a5f54eb84f8d52b937cd338a9ca1daba0"> 1314</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_FALLING_DELAY_I_STA_SHIFT)</span></div>
<div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160; </div>
<div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;<span class="comment"> * RISING_DELAY_Q_STA (W1C)</span></div>
<div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;<span class="comment"> * q_channel delayed rectify signal rising edge interrupt status</span></div>
<div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a3703aaaf457455e50aaa8cbdd22a7e89"> 1321</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_MASK (0x800U)</span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a23b76ef6dc7d63ea56957dfcecfd5d5a"> 1322</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_SHIFT (11U)</span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0b49ee235e5d508707b657888342e973"> 1323</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_SHIFT) &amp; RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_MASK)</span></div>
<div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af034e6a1e8c7254ad106ebf4596fb995"> 1324</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_RISING_DELAY_Q_STA_SHIFT)</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160; </div>
<div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;<span class="comment"> * FALLING_DELAY_Q_STA (W1C)</span></div>
<div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;<span class="comment"> * q_channel delayed rectify signal falling edge interrupt status</span></div>
<div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a434ec338c548504d370e87c2c8401ff9"> 1331</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_MASK (0x400U)</span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ad6e8db0f254ee34575567b7d2932ea69"> 1332</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_SHIFT (10U)</span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8d1e20342146350a84efaa329de9caf9"> 1333</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_SHIFT) &amp; RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_MASK)</span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a8ded54b379469bb6cedb1dbc8744c9da"> 1334</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_FALLING_DELAY_Q_STA_SHIFT)</span></div>
<div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160; </div>
<div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment"> * SAMPLE_RISING_I_STA (W1C)</span></div>
<div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;<span class="comment"> * i_channel rising edge interrupt status</span></div>
<div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ae79ec224a8e2146c38b638f0675cc580"> 1341</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_MASK (0x200U)</span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a05f938503d956bf024c24f5df7122c62"> 1342</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_SHIFT (9U)</span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a6c8bf84f024eb5e4aaacfa8b3a5c15bb"> 1343</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_SHIFT) &amp; RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_MASK)</span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a47dd6ecd3bb94ff229001d9d9a1947dc"> 1344</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_SAMPLE_RISING_I_STA_SHIFT)</span></div>
<div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160; </div>
<div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment"> * SAMPLE_FALLING_I_STA (W1C)</span></div>
<div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment"> * i_channel falling edge interrupt status</span></div>
<div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aace33c2502ce11a8e090937ca1541dd8"> 1351</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_MASK (0x100U)</span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af02c7f37104eea36ff3782e599dc2019"> 1352</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_SHIFT (8U)</span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a3bb3546bc9732d5147dac4a3ff5e4dc4"> 1353</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_SHIFT) &amp; RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_MASK)</span></div>
<div class="line"><a name="l01354"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7acf6ee95b402bd361173e03fcf16e0f"> 1354</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_SAMPLE_FALLING_I_STA_SHIFT)</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160; </div>
<div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment"> * SAMPLE_RISING_Q_STA (W1C)</span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment"> * q_channel rising edge interrupt status</span></div>
<div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a756dde0de40a93db658230ebdedc3abf"> 1361</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_MASK (0x80U)</span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a1d0754850dd48afb7b09648626d14844"> 1362</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_SHIFT (7U)</span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ab9ec69f179a187a244f32fbc6572371e"> 1363</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_SHIFT) &amp; RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_MASK)</span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a81da3d1c18408b8f8de7c85d2cb76c2a"> 1364</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_SAMPLE_RISING_Q_STA_SHIFT)</span></div>
<div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160; </div>
<div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment"> * SAMPLE_FALLING_Q_STA (W1C)</span></div>
<div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment"> * q_channel falling edge interrupt status</span></div>
<div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a0784b17a4e976ddf74f961666f4195c5"> 1371</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_MASK (0x40U)</span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a200c82b69a40aeb687559d205af96474"> 1372</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_SHIFT (6U)</span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#abf341b8cd28ecc88b05f50f2b9fc4d30"> 1373</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_SHIFT) &amp; RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_MASK)</span></div>
<div class="line"><a name="l01374"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a4cf28cde252cacf9e53806933920c95a"> 1374</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_SAMPLE_FALLING_Q_STA_SHIFT)</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160; </div>
<div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="comment"> * ACC_VLD_I_OVH_STA (W1C)</span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;<span class="comment"> * i_channel accumulate overflow interrupt status</span></div>
<div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#aa18a94ad33a06a71480de1d19c67e6b0"> 1381</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_MASK (0x20U)</span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a48826236b690f8848409c77810f638a1"> 1382</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_SHIFT (5U)</span></div>
<div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a68abb2a89d55afc4436ec24db27ad1da"> 1383</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_MASK)</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a837fcd294aba3590e0e5ebd9c7247c63"> 1384</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_VLD_I_OVH_STA_SHIFT)</span></div>
<div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160; </div>
<div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<span class="comment"> * ACC_VLD_Q_OVH_STA (W1C)</span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;<span class="comment"> * q_channel accumulate overflow interrupt status</span></div>
<div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ac8b459534bd4a68a0f6362b4edea7278"> 1391</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_MASK (0x10U)</span></div>
<div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a7d63a7e1374c2989914c5612d5e61415"> 1392</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_SHIFT (4U)</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a44f81eed1c958e099d4592a51f9f818a"> 1393</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_MASK)</span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2840c16003b9a8aeee88a2114e3499d5"> 1394</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_VLD_Q_OVH_STA_SHIFT)</span></div>
<div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160; </div>
<div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="comment"> * ACC_VLD_I_OVL_STA (W1C)</span></div>
<div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment"> * i_channel accumulate underflow interrupt status</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a59f90ed008547ccb56d3059141025662"> 1401</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_MASK (0x8U)</span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a518c80a5fbe6d5ffd77ce906576c51e7"> 1402</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_SHIFT (3U)</span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ab6029601ce772fee07a29ab64370197e"> 1403</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_MASK)</span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#ab510fffac2932fc4ef62c0dfb5a2340a"> 1404</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_VLD_I_OVL_STA_SHIFT)</span></div>
<div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160; </div>
<div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;<span class="comment"> * ACC_VLD_Q_OVL_STA (W1C)</span></div>
<div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="comment"> * q_channel accumulate underflow interrupt status</span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#acdf58fc3e8ff7ccd350054f896755f9f"> 1411</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_MASK (0x4U)</span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a911f9a11548f7aefdb5e26f0e5f69133"> 1412</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_SHIFT (2U)</span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#afaa20d30469937b59b4e24c8ad495dea"> 1413</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_MASK)</span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2334082d97113c4753cc26ebac722717"> 1414</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_VLD_Q_OVL_STA_SHIFT)</span></div>
<div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160; </div>
<div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment"> * ACC_AMP_OVH_STA (W1C)</span></div>
<div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment"> * accumulate ample overflow interrupt status</span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a43952e08b2482e1814bafa5f731f7c88"> 1421</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_MASK (0x2U)</span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a51f843e88c8a7f26a8856d1f838ba2b3"> 1422</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_SHIFT (1U)</span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#adfb9ac8fe0a5f036d91816c583742c25"> 1423</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_MASK)</span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a721cd49c0bff8cb26f666e29c132b10c"> 1424</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_AMP_OVH_STA_SHIFT)</span></div>
<div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160; </div>
<div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;<span class="comment"> * ACC_AMP_OVL_STA (W1C)</span></div>
<div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="comment"> * accumulate ample underflow interrupt status</span></div>
<div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a2dc544a561354c77b1d9fca23ceab41a"> 1431</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_MASK (0x1U)</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a834a7d5fef33ec0c3ae04c67d6b30e31"> 1432</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_SHIFT (0U)</span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#af4afc8fb09cef6f2a51a344d7a34eb5f"> 1433</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_SET(x) (((uint32_t)(x) &lt;&lt; RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_SHIFT) &amp; RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_MASK)</span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html#a25e0302fbe3173511754e7d695ae6340"> 1434</a></span>&#160;<span class="preprocessor">#define RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_GET(x) (((uint32_t)(x) &amp; RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_MASK) &gt;&gt; RDC_ADC_INT_STATE_ACC_AMP_OVL_STA_SHIFT)</span></div>
<div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160; </div>
<div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160; </div>
<div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160; </div>
<div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160; </div>
<div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_RDC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructRDC__Type_html"><div class="ttname"><a href="structRDC__Type.html">RDC_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_rdc_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__rdc__regs_8h.html">hpm_rdc_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:22 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
