[INFO ODB-0222] Reading LEF file: Nangate45/Nangate45.lef
[INFO ODB-0223]     Created 22 technology layers
[INFO ODB-0224]     Created 27 technology vias
[INFO ODB-0225]     Created 135 library cells
[INFO ODB-0226] Finished LEF file:  Nangate45/Nangate45.lef
[INFO CTS-0049] Characterization buffer is: CLKBUF_X3.
[INFO CTS-0039] Number of created patterns = 2448.
[INFO CTS-0084] Compiling LUT.
Min. len    Max. len    Min. cap    Max. cap    Min. slew   Max. slew
2           4           1           34          1           12          
[WARNING CTS-0043] 816 wires are pure wire and no slew degradation.
TritonCTS forced slew degradation on these wires.
[INFO CTS-0046]     Number of wire segments: 2448.
[INFO CTS-0047]     Number of keys in characterization LUT: 778.
[INFO CTS-0048]     Actual min input cap: 1.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 301 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 1 buffer(s) types.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 301.
[INFO CTS-0090]  Sinks will be clustered based on buffer max cap.
[INFO CTS-0030]  Number of static layers: 1.
[INFO CTS-0020]  Wire segment unit: 14000  dbu (7 um).
[INFO CTS-0021]  Distance between buffers: 7 units (100 um).
[INFO CTS-0019]  Total number of sinks after clustering: 22.
[INFO CTS-0024]  Normalized sink region: [(0.871698, 2.80452), (13.7793, 14.972)].
[INFO CTS-0025]     Width:  12.9076.
[INFO CTS-0026]     Height: 12.1675.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 11
    Sub-region size: 6.4538 X 12.1675
[INFO CTS-0034]     Segment length (rounded): 4.
    Key: 60 inSlew: 1 inCap: 1 outSlew: 2 load: 1 length: 4 delay: 1
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 22.
[INFO CTS-0018]     Created 25 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 3.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 25 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 11:2, 12:1, 13:5, 14:16..
[INFO CTS-0017]     Max level of the clock tree: 1.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 301
[INFO CTS-0100]  Leaf buffers 22
[INFO CTS-0101]  Average sink wire length 123.61 um
[INFO CTS-0102]  Path depth 3 - 3
