<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>ICC_BPR1</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">ICC_BPR1, Interrupt Controller Binary Point Register 1</h1><p>The ICC_BPR1 characteristics are:</p><h2>Purpose</h2>
          <p>Defines the point at which the priority value fields split into two parts, the group priority field and the subpriority field. The group priority field determines Group 1 interrupt preemption.</p>
        <p>This 
        register
       is part of:</p><ul><li>The GIC system registers functional group.</li><li>The GIC control registers functional group.</li></ul><h2>Configuration</h2>
          <p>In GIC implementations supporting two Security states, this register is Banked.</p>
        <h2>Attributes</h2>
          <p>ICC_BPR1 is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The ICC_BPR1 bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3"><a href="#BinaryPoint">BinaryPoint</a></td></tr></tbody></table><h4 id="0">
                Bits [31:3]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="BinaryPoint">BinaryPoint, bits [2:0]
                  </h4>
              <p>If the GIC is configured to use separate binary point fields for Group 0 and Group 1 interrupts, the value of this field controls how the 8-bit interrupt priority field is split into a group priority field, that determines interrupt preemption, and a subpriority field. For more information about priorities, see <span class="xref">Priority grouping</span>.</p>
            
              <p>Writing 0 to this field will set this field to its reset value, which is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> and non-zero.</p>
            
              <p>If EL3 is implemented and ICC_MCTLR.CBPR_EL1S is 1:</p>
            
              <ul>
                <li>
                  Writing to this register at Secure EL1, or at EL3 not in Monitor mode, modifies <a href="AArch32-icc_bpr0.html">ICC_BPR0</a>.
                </li>
                <li>
                  Reading this register at Secure EL1, or at EL3 not in Monitor mode, returns the value of <a href="AArch32-icc_bpr0.html">ICC_BPR0</a>.
                </li>
              </ul>
            
              <p>If EL3 is implemented and ICC_MCTLR.CBPR_EL1NS is 1, Non-secure accesses to this register at EL1 or EL2 behave as follows, depending on the values of <span class="xref">HCR</span>.IMO and <span class="xref">SCR</span>.IRQ:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>HCR.IMO</th>
                      <th>SCR.IRQ</th>
                      <th>Behavior</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>0</td>
                      <td>0</td>
                      <td>Non-secure EL1 and EL2 reads return <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> + 1 saturated to <span class="binarynumber">0b111</span>. Non-secure EL1 and EL2 writes are ignored.</td>
                    </tr>
                    <tr>
                      <td>0</td>
                      <td>1</td>
                      <td>Non-secure EL1 and EL2 accesses trap to EL3.</td>
                    </tr>
                    <tr>
                      <td>1</td>
                      <td>0</td>
                      <td>Non-secure EL1 accesses affect virtual interrupts. Non-secure EL2 reads return <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> + 1 saturated to <span class="binarynumber">0b111</span>. Non-secure EL2 writes are ignored.</td>
                    </tr>
                    <tr>
                      <td>1</td>
                      <td>1</td>
                      <td>Non-secure EL1 accesses affect virtual interrupts. Non-secure EL2 accesses trap to EL3.</td>
                    </tr>
                  </tbody>
                
              </table>
            
              <p>If EL3 is not implemented and <a href="AArch32-icc_ctlr.html">ICC_CTLR</a>.CBPR is 1, Non-secure accesses to this register at EL1 or EL2 behave as follows, depending on the values of <span class="xref">HCR</span>.IMO:</p>
            
              <table class="valuetable">
                
                  <thead>
                    <tr>
                      <th>HCR.IMO</th>
                      <th>Behavior</th>
                    </tr>
                  </thead>
                  <tbody>
                    <tr>
                      <td>0</td>
                      <td>Non-secure EL1 and EL2 reads return <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> + 1 saturated to <span class="binarynumber">0b111</span>. Non-secure EL1 and EL2 writes are ignored.</td>
                    </tr>
                    <tr>
                      <td>1</td>
                      <td>Non-secure EL1 accesses affect virtual interrupts. Non-secure EL2 reads return <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> + 1 saturated to <span class="binarynumber">0b111</span>. Non-secure EL2 writes are ignored.</td>
                    </tr>
                  </tbody>
                
              </table>
            <div class="access_mechanisms"><h2>Accessing the ICC_BPR1</h2><div class="access_instructions"><div class="access_instruction"><p>This register can be read using MRC with the following syntax:</p><p class="asm-code">MRC  
    &lt;syntax&gt;</p></div><div class="access_instruction"><p>This register can be written using MCR with the following syntax:</p><p class="asm-code">MCR  
    &lt;syntax&gt;</p></div><p>This syntax uses the following encoding in the System instruction encoding space:</p><table class="access_instructions"><tr><th rowspan="1">
        &lt;syntax&gt;
      </th><th>opc1</th><th>opc2</th><th>CRn</th><th>coproc</th><th>CRm</th></tr><tr><td>p15, 0, 
                &lt;Rt&gt;, c12, c12, 3</td><td>000</td><td>011</td><td>1100</td><td>1111</td><td>1100</td></tr></table><ul></ul></div>
          <p>When <span class="xref">HCR</span>.IMO is set to 1, execution of this encoding at Non-secure EL1 results in an access to <a href="AArch32-icv_bpr1.html">ICV_BPR1</a>.</p>
        <h3>Accessibility</h3><p>The register is accessible as follows:</p><table class="accessibility"><tr><th rowspan="2">
        &lt;syntax&gt;
      </th><th class="accessibility_control" colspan="3">
          Control
        </th><th colspan="3">
        Accessibility
      </th></tr><tr><th class="accessibility_control">FMO</th><th class="accessibility_control">IMO</th><th class="accessibility_control">TGE</th><th>EL0</th><th>EL1</th><th>EL2</th></tr></table>
            <p>ICC_BPR1 is only accessible at Non-secure EL1 when <span class="xref">HCR</span>.IMO is set to 0.</p>
          
            <div class="note"><span class="note-header">Note</span>
              <p>When <span class="xref">HCR</span>.IMO is set to 1, at Non-secure EL1, the instruction encoding used to access ICC_BPR1 results in an access to <a href="AArch32-icv_bpr1.html">ICV_BPR1</a>.</p>
            </div>
          
            <p>When the PE resets into an Exception level that is using AArch32, the reset value is equal to:</p>
          
            <ul>
              <li>
                For the Secure copy of the register, the minimum value of <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> plus one.
              </li>
              <li>
                For the Non-secure copy of the register, the minimum value of <a href="AArch32-icc_bpr0.html">ICC_BPR0</a>.
              </li>
            </ul>
          
            <p>Where the minimum value of <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span>.</p>
          
            <p>If EL3 is not implemented:</p>
          
            <ul>
              <li>
                If the PE is Secure this reset value is (minimum value of <a href="AArch32-icc_bpr0.html">ICC_BPR0</a> plus one).
              </li>
              <li>
                If the PE is Non-secure this reset value is (minimum value of <a href="AArch32-icc_bpr0.html">ICC_BPR0</a>).
              </li>
            </ul>
          
            <p>An attempt to program the binary point field to a value less than the reset value sets the field to the reset value.</p>
          <h3>Traps and enables</h3><div class="traps_intro"><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules, the following traps and enables are applicable when accessing this register.</p></div><p>
            Not dependent on other configuration bits:
          </p><ul><li><p>If <a href="AArch32-icc_sre.html">ICC_SRE</a>.SRE==0, accesses to this register from EL1 are <span class="arm-defined-word">UNDEFINED</span>.</p></li><li><p>If <a href="AArch32-icc_hsre.html">ICC_HSRE</a>.SRE==0, accesses to this register from EL2 are <span class="arm-defined-word">UNDEFINED</span>.</p></li><li><p>If <a href="AArch32-ich_hcr.html">ICH_HCR</a>.TALL1==1, accesses to this register from EL1 are trapped to EL2.</p></li></ul><p>
        When
        EL2 is implemented
        :
      </p><ul><li><p>If <a href="AArch32-hstr.html">HSTR</a>.T12==1, accesses to this register from EL1 are trapped to Hyp mode.</p></li></ul></div><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">10/08/2016 10:36</p><p class="copyconf">Copyright © 2010-2016 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
