set device [get_parts -regexp xczu3eg-sbva484-1-e]
set design OBUFT_MASTER_IOSTANDARD_SSTL15_SLEW_FAST_OUTPUT_IMPEDANCE_RDRV_48_48

read_verilog OBUFT_MASTER_IOSTANDARD_SSTL15_SLEW_FAST_OUTPUT_IMPEDANCE_RDRV_48_48.v
read_xdc     OBUFT_MASTER_IOSTANDARD_SSTL15_SLEW_FAST_OUTPUT_IMPEDANCE_RDRV_48_48.xdc

synth_design -top OBUFT_MASTER_IOSTANDARD_SSTL15_SLEW_FAST_OUTPUT_IMPEDANCE_RDRV_48_48 -part $device -flatten_hierarchy none
place_design
route_design
write_checkpoint -force ./OBUFT_MASTER_IOSTANDARD_SSTL15_SLEW_FAST_OUTPUT_IMPEDANCE_RDRV_48_48_post_route.dcp
