# 
# Fusion Compiler write_def
# Release      : U-2022.12-SP6
# User Name    : VARGAS_CHAVARRIA_2025
# Date         : Sun May 25 01:56:14 2025
# 
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN top ;
UNITS DISTANCE MICRONS 1000 ;
PROPERTYDEFINITIONS
COMPONENTPIN ACCESS_DIRECTION STRING ;
END PROPERTYDEFINITIONS
DIEAREA ( 0 0 ) ( 0 116000 ) ( 165200 116000 ) ( 165200 0 ) ;
PINS 266 ;
 - clk + NET clk + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 113550 ) N ;
 - rst + NET rst + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 112550 ) N ;
 - enable + NET enable + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 111750 ) N ;
 - load + NET load + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 110950 ) N ;
 - serial_in + NET serial_in + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 110150 ) N ;
 - mode[1] + NET mode[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 109150 ) N ;
 - mode[0] + NET mode[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 108350 ) N ;
 - parallel_in[127] + NET parallel_in[127] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 107550 ) N ;
 - parallel_in[126] + NET parallel_in[126] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 106550 ) N ;
 - parallel_in[125] + NET parallel_in[125] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 105750 ) N ;
 - parallel_in[124] + NET parallel_in[124] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 104950 ) N ;
 - parallel_in[123] + NET parallel_in[123] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 103950 ) N ;
 - parallel_in[122] + NET parallel_in[122] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 103150 ) N ;
 - parallel_in[121] + NET parallel_in[121] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 102350 ) N ;
 - parallel_in[120] + NET parallel_in[120] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 101350 ) N ;
 - parallel_in[119] + NET parallel_in[119] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 100550 ) N ;
 - parallel_in[118] + NET parallel_in[118] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 99750 ) N ;
 - parallel_in[117] + NET parallel_in[117] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 98750 ) N ;
 - parallel_in[116] + NET parallel_in[116] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 97950 ) N ;
 - parallel_in[115] + NET parallel_in[115] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 97150 ) N ;
 - parallel_in[114] + NET parallel_in[114] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 96150 ) N ;
 - parallel_in[113] + NET parallel_in[113] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 95350 ) N ;
 - parallel_in[112] + NET parallel_in[112] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 94550 ) N ;
 - parallel_in[111] + NET parallel_in[111] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 93750 ) N ;
 - parallel_in[110] + NET parallel_in[110] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 92750 ) N ;
 - parallel_in[109] + NET parallel_in[109] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 91950 ) N ;
 - parallel_in[108] + NET parallel_in[108] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 91150 ) N ;
 - parallel_in[107] + NET parallel_in[107] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 90150 ) N ;
 - parallel_in[106] + NET parallel_in[106] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 89350 ) N ;
 - parallel_in[105] + NET parallel_in[105] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 88550 ) N ;
 - parallel_in[104] + NET parallel_in[104] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 87750 ) N ;
 - parallel_in[103] + NET parallel_in[103] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 86750 ) N ;
 - parallel_in[102] + NET parallel_in[102] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 85950 ) N ;
 - parallel_in[101] + NET parallel_in[101] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 84950 ) N ;
 - parallel_in[100] + NET parallel_in[100] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 84150 ) N ;
 - parallel_in[99] + NET parallel_in[99] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 83150 ) N ;
 - parallel_in[98] + NET parallel_in[98] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 82350 ) N ;
 - parallel_in[97] + NET parallel_in[97] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 81550 ) N ;
 - parallel_in[96] + NET parallel_in[96] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 80750 ) N ;
 - parallel_in[95] + NET parallel_in[95] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 79750 ) N ;
 - parallel_in[94] + NET parallel_in[94] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 78950 ) N ;
 - parallel_in[93] + NET parallel_in[93] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 78150 ) N ;
 - parallel_in[92] + NET parallel_in[92] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 77150 ) N ;
 - parallel_in[91] + NET parallel_in[91] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 76350 ) N ;
 - parallel_in[90] + NET parallel_in[90] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 75550 ) N ;
 - parallel_in[89] + NET parallel_in[89] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 74750 ) N ;
 - parallel_in[88] + NET parallel_in[88] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 73750 ) N ;
 - parallel_in[87] + NET parallel_in[87] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 72950 ) N ;
 - parallel_in[86] + NET parallel_in[86] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 72150 ) N ;
 - parallel_in[85] + NET parallel_in[85] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 71150 ) N ;
 - parallel_in[84] + NET parallel_in[84] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 70350 ) N ;
 - parallel_in[83] + NET parallel_in[83] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 69550 ) N ;
 - parallel_in[82] + NET parallel_in[82] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 68550 ) N ;
 - parallel_in[81] + NET parallel_in[81] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 67750 ) N ;
 - parallel_in[80] + NET parallel_in[80] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 66950 ) N ;
 - parallel_in[79] + NET parallel_in[79] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 65950 ) N ;
 - parallel_in[78] + NET parallel_in[78] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 65150 ) N ;
 - parallel_in[77] + NET parallel_in[77] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 64350 ) N ;
 - parallel_in[76] + NET parallel_in[76] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 63350 ) N ;
 - parallel_in[75] + NET parallel_in[75] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 62550 ) N ;
 - parallel_in[74] + NET parallel_in[74] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 61750 ) N ;
 - parallel_in[73] + NET parallel_in[73] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 60750 ) N ;
 - parallel_in[72] + NET parallel_in[72] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 59950 ) N ;
 - parallel_in[71] + NET parallel_in[71] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 59150 ) N ;
 - parallel_in[70] + NET parallel_in[70] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 58350 ) N ;
 - parallel_in[69] + NET parallel_in[69] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 57350 ) N ;
 - parallel_in[68] + NET parallel_in[68] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 56550 ) N ;
 - parallel_in[67] + NET parallel_in[67] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 55750 ) N ;
 - parallel_in[66] + NET parallel_in[66] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 54750 ) N ;
 - parallel_in[65] + NET parallel_in[65] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 53750 ) N ;
 - parallel_in[64] + NET parallel_in[64] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 53150 ) N ;
 - parallel_in[63] + NET parallel_in[63] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 52150 ) N ;
 - parallel_in[62] + NET parallel_in[62] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 51350 ) N ;
 - parallel_in[61] + NET parallel_in[61] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 50550 ) N ;
 - parallel_in[60] + NET parallel_in[60] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 49550 ) N ;
 - parallel_in[59] + NET parallel_in[59] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 48750 ) N ;
 - parallel_in[58] + NET parallel_in[58] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 47950 ) N ;
 - parallel_in[57] + NET parallel_in[57] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 46950 ) N ;
 - parallel_in[56] + NET parallel_in[56] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 46150 ) N ;
 - parallel_in[55] + NET parallel_in[55] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 45350 ) N ;
 - parallel_in[54] + NET parallel_in[54] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 44350 ) N ;
 - parallel_in[53] + NET parallel_in[53] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 43550 ) N ;
 - parallel_in[52] + NET parallel_in[52] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 42750 ) N ;
 - parallel_in[51] + NET parallel_in[51] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 41750 ) N ;
 - parallel_in[50] + NET parallel_in[50] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 40950 ) N ;
 - parallel_in[49] + NET parallel_in[49] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 40150 ) N ;
 - parallel_in[48] + NET parallel_in[48] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 39150 ) N ;
 - parallel_in[47] + NET parallel_in[47] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 38350 ) N ;
 - parallel_in[46] + NET parallel_in[46] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 37550 ) N ;
 - parallel_in[45] + NET parallel_in[45] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 36750 ) N ;
 - parallel_in[44] + NET parallel_in[44] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 35750 ) N ;
 - parallel_in[43] + NET parallel_in[43] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 34950 ) N ;
 - parallel_in[42] + NET parallel_in[42] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 34150 ) N ;
 - parallel_in[41] + NET parallel_in[41] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 33150 ) N ;
 - parallel_in[40] + NET parallel_in[40] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 32350 ) N ;
 - parallel_in[39] + NET parallel_in[39] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 31550 ) N ;
 - parallel_in[38] + NET parallel_in[38] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 30550 ) N ;
 - parallel_in[37] + NET parallel_in[37] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 29750 ) N ;
 - parallel_in[36] + NET parallel_in[36] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 28950 ) N ;
 - parallel_in[35] + NET parallel_in[35] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 27950 ) N ;
 - parallel_in[34] + NET parallel_in[34] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 27150 ) N ;
 - parallel_in[33] + NET parallel_in[33] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 26350 ) N ;
 - parallel_in[32] + NET parallel_in[32] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 25350 ) N ;
 - parallel_in[31] + NET parallel_in[31] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 24750 ) N ;
 - parallel_in[30] + NET parallel_in[30] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 23750 ) N ;
 - parallel_in[29] + NET parallel_in[29] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 22750 ) N ;
 - parallel_in[28] + NET parallel_in[28] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 21950 ) N ;
 - parallel_in[27] + NET parallel_in[27] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 21150 ) N ;
 - parallel_in[26] + NET parallel_in[26] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 20150 ) N ;
 - parallel_in[25] + NET parallel_in[25] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 19350 ) N ;
 - parallel_in[24] + NET parallel_in[24] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 18550 ) N ;
 - parallel_in[23] + NET parallel_in[23] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 17750 ) N ;
 - parallel_in[22] + NET parallel_in[22] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 16750 ) N ;
 - parallel_in[21] + NET parallel_in[21] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 15950 ) N ;
 - parallel_in[20] + NET parallel_in[20] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 15150 ) N ;
 - parallel_in[19] + NET parallel_in[19] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 14150 ) N ;
 - parallel_in[18] + NET parallel_in[18] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 13350 ) N ;
 - parallel_in[17] + NET parallel_in[17] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 12550 ) N ;
 - parallel_in[16] + NET parallel_in[16] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 11550 ) N ;
 - parallel_in[15] + NET parallel_in[15] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 10750 ) N ;
 - parallel_in[14] + NET parallel_in[14] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 9950 ) N ;
 - parallel_in[13] + NET parallel_in[13] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 8950 ) N ;
 - parallel_in[12] + NET parallel_in[12] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 8150 ) N ;
 - parallel_in[11] + NET parallel_in[11] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 7350 ) N ;
 - parallel_in[10] + NET parallel_in[10] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 6350 ) N ;
 - parallel_in[9] + NET parallel_in[9] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 5550 ) N ;
 - parallel_in[8] + NET parallel_in[8] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 4750 ) N ;
 - parallel_in[7] + NET parallel_in[7] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 3750 ) N ;
 - parallel_in[6] + NET parallel_in[6] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 2950 ) N ;
 - parallel_in[5] + NET parallel_in[5] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 2150 ) N ;
 - parallel_in[4] + NET parallel_in[4] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 1150 ) N ;
 - parallel_in[3] + NET parallel_in[3] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 950 ) N ;
 - parallel_in[2] + NET parallel_in[2] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 113550 ) N ;
 - parallel_in[1] + NET parallel_in[1] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 112750 ) N ;
 - parallel_in[0] + NET parallel_in[0] + DIRECTION INPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 111750 ) N ;
 - serial_out + NET serial_out + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 110950 ) N ;
 - parallel_out[127] + NET parallel_out[127] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 109950 ) N ;
 - parallel_out[126] + NET parallel_out[126] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 109150 ) N ;
 - parallel_out[125] + NET parallel_out[125] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 108350 ) N ;
 - parallel_out[124] + NET parallel_out[124] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 107550 ) N ;
 - parallel_out[123] + NET parallel_out[123] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 106550 ) N ;
 - parallel_out[122] + NET parallel_out[122] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 105750 ) N ;
 - parallel_out[121] + NET parallel_out[121] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 104950 ) N ;
 - parallel_out[120] + NET parallel_out[120] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 103950 ) N ;
 - parallel_out[119] + NET parallel_out[119] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 103150 ) N ;
 - parallel_out[118] + NET parallel_out[118] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 102350 ) N ;
 - parallel_out[117] + NET parallel_out[117] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 101350 ) N ;
 - parallel_out[116] + NET parallel_out[116] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 100550 ) N ;
 - parallel_out[115] + NET parallel_out[115] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 99750 ) N ;
 - parallel_out[114] + NET parallel_out[114] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 98750 ) N ;
 - parallel_out[113] + NET parallel_out[113] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 97950 ) N ;
 - parallel_out[112] + NET parallel_out[112] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 97150 ) N ;
 - parallel_out[111] + NET parallel_out[111] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 96150 ) N ;
 - parallel_out[110] + NET parallel_out[110] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 95350 ) N ;
 - parallel_out[109] + NET parallel_out[109] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 94550 ) N ;
 - parallel_out[108] + NET parallel_out[108] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 93750 ) N ;
 - parallel_out[107] + NET parallel_out[107] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 92750 ) N ;
 - parallel_out[106] + NET parallel_out[106] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 91950 ) N ;
 - parallel_out[105] + NET parallel_out[105] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 91150 ) N ;
 - parallel_out[104] + NET parallel_out[104] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 90150 ) N ;
 - parallel_out[103] + NET parallel_out[103] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 89350 ) N ;
 - parallel_out[102] + NET parallel_out[102] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 88550 ) N ;
 - parallel_out[101] + NET parallel_out[101] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 87550 ) N ;
 - parallel_out[100] + NET parallel_out[100] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 86750 ) N ;
 - parallel_out[99] + NET parallel_out[99] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 85950 ) N ;
 - parallel_out[98] + NET parallel_out[98] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 85150 ) N ;
 - parallel_out[97] + NET parallel_out[97] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 84150 ) N ;
 - parallel_out[96] + NET parallel_out[96] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 83350 ) N ;
 - parallel_out[95] + NET parallel_out[95] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 82350 ) N ;
 - parallel_out[94] + NET parallel_out[94] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 81550 ) N ;
 - parallel_out[93] + NET parallel_out[93] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 80550 ) N ;
 - parallel_out[92] + NET parallel_out[92] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 79750 ) N ;
 - parallel_out[91] + NET parallel_out[91] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 78950 ) N ;
 - parallel_out[90] + NET parallel_out[90] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 78150 ) N ;
 - parallel_out[89] + NET parallel_out[89] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 77150 ) N ;
 - parallel_out[88] + NET parallel_out[88] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 76350 ) N ;
 - parallel_out[87] + NET parallel_out[87] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 75550 ) N ;
 - parallel_out[86] + NET parallel_out[86] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 74750 ) N ;
 - parallel_out[85] + NET parallel_out[85] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 73750 ) N ;
 - parallel_out[84] + NET parallel_out[84] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 72950 ) N ;
 - parallel_out[83] + NET parallel_out[83] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 72150 ) N ;
 - parallel_out[82] + NET parallel_out[82] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 71150 ) N ;
 - parallel_out[81] + NET parallel_out[81] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 70350 ) N ;
 - parallel_out[80] + NET parallel_out[80] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 69550 ) N ;
 - parallel_out[79] + NET parallel_out[79] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 68550 ) N ;
 - parallel_out[78] + NET parallel_out[78] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 67750 ) N ;
 - parallel_out[77] + NET parallel_out[77] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 66950 ) N ;
 - parallel_out[76] + NET parallel_out[76] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 65950 ) N ;
 - parallel_out[75] + NET parallel_out[75] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 65150 ) N ;
 - parallel_out[74] + NET parallel_out[74] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 64350 ) N ;
 - parallel_out[73] + NET parallel_out[73] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 63350 ) N ;
 - parallel_out[72] + NET parallel_out[72] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 62550 ) N ;
 - parallel_out[71] + NET parallel_out[71] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 61750 ) N ;
 - parallel_out[70] + NET parallel_out[70] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 60750 ) N ;
 - parallel_out[69] + NET parallel_out[69] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 59950 ) N ;
 - parallel_out[68] + NET parallel_out[68] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 59150 ) N ;
 - parallel_out[67] + NET parallel_out[67] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 58150 ) N ;
 - parallel_out[66] + NET parallel_out[66] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 57350 ) N ;
 - parallel_out[65] + NET parallel_out[65] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 56550 ) N ;
 - parallel_out[64] + NET parallel_out[64] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 55750 ) N ;
 - parallel_out[63] + NET parallel_out[63] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 54750 ) N ;
 - parallel_out[62] + NET parallel_out[62] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 53950 ) N ;
 - parallel_out[61] + NET parallel_out[61] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 53150 ) N ;
 - parallel_out[60] + NET parallel_out[60] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 52150 ) N ;
 - parallel_out[59] + NET parallel_out[59] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 51150 ) N ;
 - parallel_out[58] + NET parallel_out[58] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 50550 ) N ;
 - parallel_out[57] + NET parallel_out[57] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 49550 ) N ;
 - parallel_out[56] + NET parallel_out[56] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 48750 ) N ;
 - parallel_out[55] + NET parallel_out[55] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 47950 ) N ;
 - parallel_out[54] + NET parallel_out[54] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 112750 ) N ;
 - parallel_out[53] + NET parallel_out[53] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 108550 ) N ;
 - parallel_out[52] + NET parallel_out[52] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 104350 ) N ;
 - parallel_out[51] + NET parallel_out[51] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 100150 ) N ;
 - parallel_out[50] + NET parallel_out[50] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 95950 ) N ;
 - parallel_out[49] + NET parallel_out[49] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 91750 ) N ;
 - parallel_out[48] + NET parallel_out[48] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 87550 ) N ;
 - parallel_out[47] + NET parallel_out[47] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 83350 ) N ;
 - parallel_out[46] + NET parallel_out[46] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 79150 ) N ;
 - parallel_out[45] + NET parallel_out[45] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 74950 ) N ;
 - parallel_out[44] + NET parallel_out[44] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 70750 ) N ;
 - parallel_out[43] + NET parallel_out[43] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 66550 ) N ;
 - parallel_out[42] + NET parallel_out[42] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 62350 ) N ;
 - parallel_out[41] + NET parallel_out[41] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 58150 ) N ;
 - parallel_out[40] + NET parallel_out[40] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 53950 ) N ;
 - parallel_out[39] + NET parallel_out[39] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 49750 ) N ;
 - parallel_out[38] + NET parallel_out[38] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 45550 ) N ;
 - parallel_out[37] + NET parallel_out[37] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 41350 ) N ;
 - parallel_out[36] + NET parallel_out[36] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 3550 ) N ;
 - parallel_out[35] + NET parallel_out[35] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 7750 ) N ;
 - parallel_out[34] + NET parallel_out[34] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 11950 ) N ;
 - parallel_out[33] + NET parallel_out[33] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 16150 ) N ;
 - parallel_out[32] + NET parallel_out[32] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 37150 ) N ;
 - parallel_out[31] + NET parallel_out[31] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 32950 ) N ;
 - parallel_out[30] + NET parallel_out[30] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 20350 ) N ;
 - parallel_out[29] + NET parallel_out[29] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 28750 ) N ;
 - parallel_out[28] + NET parallel_out[28] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 164680 24550 ) N ;
 - parallel_out[27] + NET parallel_out[27] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 114350 ) N ;
 - parallel_out[26] + NET parallel_out[26] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 110150 ) N ;
 - parallel_out[25] + NET parallel_out[25] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 105950 ) N ;
 - parallel_out[24] + NET parallel_out[24] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 101750 ) N ;
 - parallel_out[23] + NET parallel_out[23] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 97550 ) N ;
 - parallel_out[22] + NET parallel_out[22] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 93350 ) N ;
 - parallel_out[21] + NET parallel_out[21] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 89150 ) N ;
 - parallel_out[20] + NET parallel_out[20] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 84950 ) N ;
 - parallel_out[19] + NET parallel_out[19] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 80750 ) N ;
 - parallel_out[18] + NET parallel_out[18] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 76550 ) N ;
 - parallel_out[17] + NET parallel_out[17] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 72350 ) N ;
 - parallel_out[16] + NET parallel_out[16] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 68150 ) N ;
 - parallel_out[15] + NET parallel_out[15] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 63950 ) N ;
 - parallel_out[14] + NET parallel_out[14] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 59750 ) N ;
 - parallel_out[13] + NET parallel_out[13] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 55550 ) N ;
 - parallel_out[12] + NET parallel_out[12] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 51350 ) N ;
 - parallel_out[11] + NET parallel_out[11] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 47150 ) N ;
 - parallel_out[10] + NET parallel_out[10] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 42950 ) N ;
 - parallel_out[9] + NET parallel_out[9] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 38750 ) N ;
 - parallel_out[8] + NET parallel_out[8] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 34550 ) N ;
 - parallel_out[7] + NET parallel_out[7] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 30350 ) N ;
 - parallel_out[6] + NET parallel_out[6] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 26150 ) N ;
 - parallel_out[5] + NET parallel_out[5] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 21950 ) N ;
 - parallel_out[4] + NET parallel_out[4] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 17750 ) N ;
 - parallel_out[3] + NET parallel_out[3] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 13550 ) N ;
 - parallel_out[2] + NET parallel_out[2] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 9350 ) N ;
 - parallel_out[1] + NET parallel_out[1] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 5150 ) N ;
 - parallel_out[0] + NET parallel_out[0] + DIRECTION OUTPUT + USE SIGNAL
   + LAYER M3 ( 0 0 ) ( 520 100 )
   + PLACED ( 0 950 ) N ;
 - VDD + NET VDD + SPECIAL + DIRECTION INPUT + USE POWER ;
 - VSS + NET VSS + SPECIAL + DIRECTION INPUT + USE GROUND ;
END PINS
PINPROPERTIES 264 ;
 - PIN clk
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN rst
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN enable
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN load
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN serial_in
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN mode[1]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN mode[0]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[127]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[126]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[125]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[124]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[123]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[122]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[121]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[120]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[119]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[118]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[117]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[116]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[115]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[114]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[113]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[112]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[111]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[110]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[109]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[108]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[107]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[106]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[105]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[104]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[103]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[102]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[101]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[100]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[99]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[98]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[97]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[96]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[95]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[94]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[93]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[92]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[91]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[90]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[89]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[88]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[87]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[86]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[85]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[84]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[83]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[82]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[81]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[80]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[79]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[78]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[77]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[76]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[75]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[74]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[73]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[72]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[71]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[70]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[69]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[68]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[67]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[66]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[65]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[64]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[63]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[62]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[61]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[60]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[59]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[58]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[57]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[56]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[55]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[54]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[53]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[52]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[51]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[50]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[49]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[48]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[47]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[46]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[45]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[44]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[43]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[42]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[41]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[40]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[39]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[38]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[37]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[36]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[35]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[34]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[33]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[32]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[31]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[30]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[29]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[28]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[27]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[26]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[25]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[24]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[23]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[22]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[21]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[20]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[19]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[18]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[17]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[16]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[15]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[14]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[13]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[12]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[11]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[10]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[9]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[8]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[7]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[6]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[5]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[4]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[3]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_in[2]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_in[1]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_in[0]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN serial_out
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[127]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[126]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[125]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[124]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[123]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[122]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[121]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[120]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[119]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[118]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[117]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[116]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[115]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[114]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[113]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[112]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[111]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[110]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[109]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[108]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[107]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[106]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[105]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[104]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[103]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[102]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[101]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[100]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[99]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[98]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[97]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[96]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[95]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[94]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[93]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[92]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[91]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[90]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[89]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[88]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[87]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[86]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[85]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[84]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[83]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[82]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[81]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[80]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[79]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[78]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[77]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[76]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[75]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[74]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[73]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[72]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[71]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[70]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[69]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[68]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[67]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[66]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[65]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[64]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[63]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[62]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[61]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[60]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[59]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[58]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[57]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[56]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[55]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[54]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[53]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[52]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[51]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[50]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[49]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[48]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[47]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[46]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[45]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[44]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[43]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[42]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[41]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[40]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[39]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[38]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[37]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[36]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[35]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[34]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[33]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[32]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[31]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[30]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[29]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[28]
   + PROPERTY ACCESS_DIRECTION "0 right" ;
 - PIN parallel_out[27]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[26]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[25]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[24]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[23]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[22]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[21]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[20]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[19]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[18]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[17]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[16]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[15]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[14]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[13]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[12]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[11]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[10]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[9]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[8]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[7]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[6]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[5]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[4]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[3]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[2]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[1]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
 - PIN parallel_out[0]
   + PROPERTY ACCESS_DIRECTION "0 left" ;
END PINPROPERTIES
END DESIGN
