$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $var wire 1 # clk $end
  $var wire 1 $ load $end
  $var wire 15 % adr [14:0] $end
  $var wire 16 & d_in [15:0] $end
  $var wire 16 ' d_out [15:0] $end
  $var wire 16 ( kb_in [15:0] $end
  $scope module DataMemory $end
   $var wire 1 ) clk $end
   $var wire 1 * load $end
   $var wire 15 + adr [14:0] $end
   $var wire 16 , d_in [15:0] $end
   $var wire 16 - d_out [15:0] $end
   $var wire 16 . kb_in [15:0] $end
   $scope module unnamedblk1 $end
    $var wire 32 / i [31:0] $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
1#
0$
b000000000000001 %
b0000000000000000 &
b0000000000000000 '
b0000000000000000 (
1)
0*
b000000000000001 +
b0000000000000000 ,
b0000000000000000 -
b0000000000000000 .
b00000000000000000101111111111111 /
#2
0#
0)
#3
1#
1$
b000000000000000 %
b0000000000000001 &
b0000000000000001 '
1)
1*
b000000000000000 +
b0000000000000001 ,
b0000000000000001 -
#4
0#
0$
b000000000000001 %
b0000000000000000 '
0)
0*
b000000000000001 +
b0000000000000000 -
#5
1#
1$
b011111111111111 %
b1111111111111111 &
b1111111111111111 '
1)
1*
b011111111111111 +
b1111111111111111 ,
b1111111111111111 -
#6
0#
0$
b000000000000000 %
b0000000000000001 '
0)
0*
b000000000000000 +
b0000000000000001 -
#7
1#
b011111111111111 %
b1111111111111111 '
1)
b011111111111111 +
b1111111111111111 -
#8
0#
0)
#9
1#
1)
#10
0#
0)
#11
1#
1)
#12
0#
0)
#13
1#
1)
#14
0#
0)
#15
1#
1)
#16
0#
0)
#17
1#
1)
#18
0#
0)
#19
1#
1)
#20
0#
0)
