
clock_avr.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001632  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a8  00800060  00001632  000016c6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000004a  00800108  00800108  0000176e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000176e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  000017a0  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001a0  00000000  00000000  000017dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001ed9  00000000  00000000  0000197c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000c5c  00000000  00000000  00003855  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   0000109a  00000000  00000000  000044b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000518  00000000  00000000  0000554c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000007a6  00000000  00000000  00005a64  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000016f9  00000000  00000000  0000620a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000190  00000000  00000000  00007903  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	83 c0       	rjmp	.+262    	; 0x108 <__ctors_end>
       2:	9d c0       	rjmp	.+314    	; 0x13e <__bad_interrupt>
       4:	9c c0       	rjmp	.+312    	; 0x13e <__bad_interrupt>
       6:	2f c4       	rjmp	.+2142   	; 0x866 <__vector_3>
       8:	9a c0       	rjmp	.+308    	; 0x13e <__bad_interrupt>
       a:	99 c0       	rjmp	.+306    	; 0x13e <__bad_interrupt>
       c:	0a c5       	rjmp	.+2580   	; 0xa22 <__vector_6>
       e:	97 c0       	rjmp	.+302    	; 0x13e <__bad_interrupt>
      10:	96 c0       	rjmp	.+300    	; 0x13e <__bad_interrupt>
      12:	95 c0       	rjmp	.+298    	; 0x13e <__bad_interrupt>
      14:	94 c0       	rjmp	.+296    	; 0x13e <__bad_interrupt>
      16:	76 c2       	rjmp	.+1260   	; 0x504 <__vector_11>
      18:	92 c0       	rjmp	.+292    	; 0x13e <__bad_interrupt>
      1a:	91 c0       	rjmp	.+290    	; 0x13e <__bad_interrupt>
      1c:	90 c0       	rjmp	.+288    	; 0x13e <__bad_interrupt>
      1e:	8f c0       	rjmp	.+286    	; 0x13e <__bad_interrupt>
      20:	8e c0       	rjmp	.+284    	; 0x13e <__bad_interrupt>
      22:	d0 c1       	rjmp	.+928    	; 0x3c4 <__vector_17>
      24:	8c c0       	rjmp	.+280    	; 0x13e <__bad_interrupt>
      26:	5d c2       	rjmp	.+1210   	; 0x4e2 <__stack+0x83>
      28:	60 c2       	rjmp	.+1216   	; 0x4ea <__stack+0x8b>
      2a:	5f c2       	rjmp	.+1214   	; 0x4ea <__stack+0x8b>
      2c:	5e c2       	rjmp	.+1212   	; 0x4ea <__stack+0x8b>
      2e:	5d c2       	rjmp	.+1210   	; 0x4ea <__stack+0x8b>
      30:	5c c2       	rjmp	.+1208   	; 0x4ea <__stack+0x8b>
      32:	5b c2       	rjmp	.+1206   	; 0x4ea <__stack+0x8b>
      34:	5a c2       	rjmp	.+1204   	; 0x4ea <__stack+0x8b>
      36:	e0 c1       	rjmp	.+960    	; 0x3f8 <__vector_17+0x34>
      38:	58 c2       	rjmp	.+1200   	; 0x4ea <__stack+0x8b>
      3a:	57 c2       	rjmp	.+1198   	; 0x4ea <__stack+0x8b>
      3c:	56 c2       	rjmp	.+1196   	; 0x4ea <__stack+0x8b>
      3e:	55 c2       	rjmp	.+1194   	; 0x4ea <__stack+0x8b>
      40:	54 c2       	rjmp	.+1192   	; 0x4ea <__stack+0x8b>
      42:	53 c2       	rjmp	.+1190   	; 0x4ea <__stack+0x8b>
      44:	52 c2       	rjmp	.+1188   	; 0x4ea <__stack+0x8b>
      46:	d8 c1       	rjmp	.+944    	; 0x3f8 <__vector_17+0x34>
      48:	50 c2       	rjmp	.+1184   	; 0x4ea <__stack+0x8b>
      4a:	4f c2       	rjmp	.+1182   	; 0x4ea <__stack+0x8b>
      4c:	4e c2       	rjmp	.+1180   	; 0x4ea <__stack+0x8b>
      4e:	4d c2       	rjmp	.+1178   	; 0x4ea <__stack+0x8b>
      50:	4c c2       	rjmp	.+1176   	; 0x4ea <__stack+0x8b>
      52:	4b c2       	rjmp	.+1174   	; 0x4ea <__stack+0x8b>
      54:	4a c2       	rjmp	.+1172   	; 0x4ea <__stack+0x8b>
      56:	d6 c1       	rjmp	.+940    	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
      58:	48 c2       	rjmp	.+1168   	; 0x4ea <__stack+0x8b>
      5a:	47 c2       	rjmp	.+1166   	; 0x4ea <__stack+0x8b>
      5c:	46 c2       	rjmp	.+1164   	; 0x4ea <__stack+0x8b>
      5e:	45 c2       	rjmp	.+1162   	; 0x4ea <__stack+0x8b>
      60:	44 c2       	rjmp	.+1160   	; 0x4ea <__stack+0x8b>
      62:	43 c2       	rjmp	.+1158   	; 0x4ea <__stack+0x8b>
      64:	42 c2       	rjmp	.+1156   	; 0x4ea <__stack+0x8b>
      66:	31 c2       	rjmp	.+1122   	; 0x4ca <__stack+0x6b>
      68:	40 c2       	rjmp	.+1152   	; 0x4ea <__stack+0x8b>
      6a:	3f c2       	rjmp	.+1150   	; 0x4ea <__stack+0x8b>
      6c:	3e c2       	rjmp	.+1148   	; 0x4ea <__stack+0x8b>
      6e:	3d c2       	rjmp	.+1146   	; 0x4ea <__stack+0x8b>
      70:	3c c2       	rjmp	.+1144   	; 0x4ea <__stack+0x8b>
      72:	3b c2       	rjmp	.+1142   	; 0x4ea <__stack+0x8b>
      74:	3a c2       	rjmp	.+1140   	; 0x4ea <__stack+0x8b>
      76:	c8 c1       	rjmp	.+912    	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
      78:	38 c2       	rjmp	.+1136   	; 0x4ea <__stack+0x8b>
      7a:	37 c2       	rjmp	.+1134   	; 0x4ea <__stack+0x8b>
      7c:	36 c2       	rjmp	.+1132   	; 0x4ea <__stack+0x8b>
      7e:	35 c2       	rjmp	.+1130   	; 0x4ea <__stack+0x8b>
      80:	34 c2       	rjmp	.+1128   	; 0x4ea <__stack+0x8b>
      82:	33 c2       	rjmp	.+1126   	; 0x4ea <__stack+0x8b>
      84:	32 c2       	rjmp	.+1124   	; 0x4ea <__stack+0x8b>
      86:	21 c2       	rjmp	.+1090   	; 0x4ca <__stack+0x6b>
      88:	30 c2       	rjmp	.+1120   	; 0x4ea <__stack+0x8b>
      8a:	2f c2       	rjmp	.+1118   	; 0x4ea <__stack+0x8b>
      8c:	2e c2       	rjmp	.+1116   	; 0x4ea <__stack+0x8b>
      8e:	2d c2       	rjmp	.+1114   	; 0x4ea <__stack+0x8b>
      90:	2c c2       	rjmp	.+1112   	; 0x4ea <__stack+0x8b>
      92:	2b c2       	rjmp	.+1110   	; 0x4ea <__stack+0x8b>
      94:	2a c2       	rjmp	.+1108   	; 0x4ea <__stack+0x8b>
      96:	1e c2       	rjmp	.+1084   	; 0x4d4 <__stack+0x75>
      98:	28 c2       	rjmp	.+1104   	; 0x4ea <__stack+0x8b>
      9a:	27 c2       	rjmp	.+1102   	; 0x4ea <__stack+0x8b>
      9c:	26 c2       	rjmp	.+1100   	; 0x4ea <__stack+0x8b>
      9e:	25 c2       	rjmp	.+1098   	; 0x4ea <__stack+0x8b>
      a0:	24 c2       	rjmp	.+1096   	; 0x4ea <__stack+0x8b>
      a2:	23 c2       	rjmp	.+1094   	; 0x4ea <__stack+0x8b>
      a4:	22 c2       	rjmp	.+1092   	; 0x4ea <__stack+0x8b>
      a6:	d5 c1       	rjmp	.+938    	; 0x452 <__LOCK_REGION_LENGTH__+0x52>
      a8:	20 c2       	rjmp	.+1088   	; 0x4ea <__stack+0x8b>
      aa:	1f c2       	rjmp	.+1086   	; 0x4ea <__stack+0x8b>
      ac:	1e c2       	rjmp	.+1084   	; 0x4ea <__stack+0x8b>
      ae:	1d c2       	rjmp	.+1082   	; 0x4ea <__stack+0x8b>
      b0:	1c c2       	rjmp	.+1080   	; 0x4ea <__stack+0x8b>
      b2:	1b c2       	rjmp	.+1078   	; 0x4ea <__stack+0x8b>
      b4:	1a c2       	rjmp	.+1076   	; 0x4ea <__stack+0x8b>
      b6:	09 c2       	rjmp	.+1042   	; 0x4ca <__stack+0x6b>
      b8:	18 c2       	rjmp	.+1072   	; 0x4ea <__stack+0x8b>
      ba:	17 c2       	rjmp	.+1070   	; 0x4ea <__stack+0x8b>
      bc:	16 c2       	rjmp	.+1068   	; 0x4ea <__stack+0x8b>
      be:	15 c2       	rjmp	.+1066   	; 0x4ea <__stack+0x8b>
      c0:	14 c2       	rjmp	.+1064   	; 0x4ea <__stack+0x8b>
      c2:	13 c2       	rjmp	.+1062   	; 0x4ea <__stack+0x8b>
      c4:	12 c2       	rjmp	.+1060   	; 0x4ea <__stack+0x8b>
      c6:	d9 c1       	rjmp	.+946    	; 0x47a <__stack+0x1b>
      c8:	10 c2       	rjmp	.+1056   	; 0x4ea <__stack+0x8b>
      ca:	0f c2       	rjmp	.+1054   	; 0x4ea <__stack+0x8b>
      cc:	0e c2       	rjmp	.+1052   	; 0x4ea <__stack+0x8b>
      ce:	0d c2       	rjmp	.+1050   	; 0x4ea <__stack+0x8b>
      d0:	0c c2       	rjmp	.+1048   	; 0x4ea <__stack+0x8b>
      d2:	0b c2       	rjmp	.+1046   	; 0x4ea <__stack+0x8b>
      d4:	0a c2       	rjmp	.+1044   	; 0x4ea <__stack+0x8b>
      d6:	ec c1       	rjmp	.+984    	; 0x4b0 <__stack+0x51>
      d8:	a8 c3       	rjmp	.+1872   	; 0x82a <catod+0x10>
      da:	aa c3       	rjmp	.+1876   	; 0x830 <catod+0x16>
      dc:	ac c3       	rjmp	.+1880   	; 0x836 <catod+0x1c>
      de:	ae c3       	rjmp	.+1884   	; 0x83c <catod+0x22>
      e0:	b0 c3       	rjmp	.+1888   	; 0x842 <catod+0x28>
      e2:	b2 c3       	rjmp	.+1892   	; 0x848 <catod+0x2e>
      e4:	b4 c3       	rjmp	.+1896   	; 0x84e <catod+0x34>
      e6:	b6 c3       	rjmp	.+1900   	; 0x854 <catod+0x3a>
      e8:	b8 c3       	rjmp	.+1904   	; 0x85a <catod+0x40>
      ea:	ba c3       	rjmp	.+1908   	; 0x860 <catod+0x46>

000000ec <RDA5807M_ChannelSpacings>:
      ec:	64 00 c8 00 32 00 19 00                             d...2...

000000f4 <RDA5807M_BandHigherLimits>:
      f4:	30 2a 8c 23 30 2a b0 1d 64 19                       0*.#0*..d.

000000fe <RDA5807M_BandLowerLimits>:
      fe:	fc 21 b0 1d b0 1d 64 19 88 13                       .!....d...

00000108 <__ctors_end>:
     108:	11 24       	eor	r1, r1
     10a:	1f be       	out	0x3f, r1	; 63
     10c:	cf e5       	ldi	r28, 0x5F	; 95
     10e:	d4 e0       	ldi	r29, 0x04	; 4
     110:	de bf       	out	0x3e, r29	; 62
     112:	cd bf       	out	0x3d, r28	; 61

00000114 <__do_copy_data>:
     114:	11 e0       	ldi	r17, 0x01	; 1
     116:	a0 e6       	ldi	r26, 0x60	; 96
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	e2 e3       	ldi	r30, 0x32	; 50
     11c:	f6 e1       	ldi	r31, 0x16	; 22
     11e:	02 c0       	rjmp	.+4      	; 0x124 <__do_copy_data+0x10>
     120:	05 90       	lpm	r0, Z+
     122:	0d 92       	st	X+, r0
     124:	a8 30       	cpi	r26, 0x08	; 8
     126:	b1 07       	cpc	r27, r17
     128:	d9 f7       	brne	.-10     	; 0x120 <__do_copy_data+0xc>

0000012a <__do_clear_bss>:
     12a:	21 e0       	ldi	r18, 0x01	; 1
     12c:	a8 e0       	ldi	r26, 0x08	; 8
     12e:	b1 e0       	ldi	r27, 0x01	; 1
     130:	01 c0       	rjmp	.+2      	; 0x134 <.do_clear_bss_start>

00000132 <.do_clear_bss_loop>:
     132:	1d 92       	st	X+, r1

00000134 <.do_clear_bss_start>:
     134:	a2 35       	cpi	r26, 0x52	; 82
     136:	b2 07       	cpc	r27, r18
     138:	e1 f7       	brne	.-8      	; 0x132 <.do_clear_bss_loop>
     13a:	1e d2       	rcall	.+1084   	; 0x578 <main>
     13c:	78 ca       	rjmp	.-2832   	; 0xfffff62e <__eeprom_end+0xff7ef62e>

0000013e <__bad_interrupt>:
     13e:	60 cf       	rjmp	.-320    	; 0x0 <__vectors>

00000140 <dec2bcd>:

static volatile uint8_t a[2];

uint8_t dec2bcd(uint8_t d)
{
	return ((d/10 * 16) + (d % 10));
     140:	9d ec       	ldi	r25, 0xCD	; 205
     142:	89 9f       	mul	r24, r25
     144:	91 2d       	mov	r25, r1
     146:	11 24       	eor	r1, r1
     148:	96 95       	lsr	r25
     14a:	96 95       	lsr	r25
     14c:	96 95       	lsr	r25
     14e:	39 2f       	mov	r19, r25
     150:	33 0f       	add	r19, r19
     152:	23 2f       	mov	r18, r19
     154:	22 0f       	add	r18, r18
     156:	22 0f       	add	r18, r18
     158:	23 0f       	add	r18, r19
     15a:	82 1b       	sub	r24, r18
}
     15c:	20 e1       	ldi	r18, 0x10	; 16
     15e:	92 9f       	mul	r25, r18
     160:	80 0d       	add	r24, r0
     162:	11 24       	eor	r1, r1
     164:	08 95       	ret

00000166 <bcd2dec>:

uint8_t bcd2dec(uint8_t b)
{
	return ((b/16 * 10) + (b % 16));
     166:	98 2f       	mov	r25, r24
     168:	92 95       	swap	r25
     16a:	9f 70       	andi	r25, 0x0F	; 15
     16c:	99 0f       	add	r25, r25
     16e:	29 2f       	mov	r18, r25
     170:	22 0f       	add	r18, r18
     172:	22 0f       	add	r18, r18
     174:	92 0f       	add	r25, r18
     176:	8f 70       	andi	r24, 0x0F	; 15
}
     178:	89 0f       	add	r24, r25
     17a:	08 95       	ret

0000017c <rtc_read_byte>:

uint8_t rtc_read_byte(uint8_t offset)
{
	i2cMasterUploadBuf(offset);
     17c:	d1 d0       	rcall	.+418    	; 0x320 <i2cMasterUploadBuf>
	i2cMasterReceive(RTC_ADDR, 1);
     17e:	61 e0       	ldi	r22, 0x01	; 1
     180:	88 e6       	ldi	r24, 0x68	; 104
     182:	f6 d0       	rcall	.+492    	; 0x370 <i2cMasterReceive>
	i2cMasterDownloadBufIndex((uint8_t*)&a[0] , 0);
     184:	60 e0       	ldi	r22, 0x00	; 0
     186:	88 e0       	ldi	r24, 0x08	; 8
     188:	91 e0       	ldi	r25, 0x01	; 1
     18a:	0f d1       	rcall	.+542    	; 0x3aa <i2cMasterDownloadBufIndex>
	return a[0];
     18c:	80 91 08 01 	lds	r24, 0x0108	; 0x800108 <__data_end>
}
     190:	08 95       	ret

00000192 <rtc_write_byte>:

void rtc_write_byte(uint8_t b, uint8_t offset)
{
     192:	cf 93       	push	r28
     194:	c8 2f       	mov	r28, r24
     196:	86 2f       	mov	r24, r22
	i2cMasterUploadBuf(offset);
     198:	c3 d0       	rcall	.+390    	; 0x320 <i2cMasterUploadBuf>
	i2cMasterUploadBuf(b);
     19a:	8c 2f       	mov	r24, r28
     19c:	c1 d0       	rcall	.+386    	; 0x320 <i2cMasterUploadBuf>
	i2cMasterSendBuf(RTC_ADDR);
     19e:	88 e6       	ldi	r24, 0x68	; 104
     1a0:	d2 d0       	rcall	.+420    	; 0x346 <i2cMasterSendBuf>
}
     1a2:	cf 91       	pop	r28
     1a4:	08 95       	ret

000001a6 <rtc_init>:

void rtc_init()
{
     1a6:	cf 93       	push	r28
     1a8:	df 93       	push	r29
	uint8_t temp1 = rtc_read_byte(0x11);
     1aa:	81 e1       	ldi	r24, 0x11	; 17
     1ac:	e7 df       	rcall	.-50     	; 0x17c <rtc_read_byte>
     1ae:	d8 2f       	mov	r29, r24
	uint8_t temp2 = rtc_read_byte(0x12);
     1b0:	82 e1       	ldi	r24, 0x12	; 18
     1b2:	e4 df       	rcall	.-56     	; 0x17c <rtc_read_byte>
     1b4:	c8 2f       	mov	r28, r24
		
	rtc_write_byte(0xee, 0x11);
     1b6:	61 e1       	ldi	r22, 0x11	; 17
     1b8:	8e ee       	ldi	r24, 0xEE	; 238
     1ba:	eb df       	rcall	.-42     	; 0x192 <rtc_write_byte>
	rtc_write_byte(0xdd, 0x12);
     1bc:	62 e1       	ldi	r22, 0x12	; 18
     1be:	8d ed       	ldi	r24, 0xDD	; 221
     1c0:	e8 df       	rcall	.-48     	; 0x192 <rtc_write_byte>

	if (rtc_read_byte(0x11) == 0xee && rtc_read_byte(0x12) == 0xdd) 
     1c2:	81 e1       	ldi	r24, 0x11	; 17
     1c4:	db df       	rcall	.-74     	; 0x17c <rtc_read_byte>
     1c6:	8e 3e       	cpi	r24, 0xEE	; 238
     1c8:	51 f4       	brne	.+20     	; 0x1de <rtc_init+0x38>
     1ca:	82 e1       	ldi	r24, 0x12	; 18
     1cc:	d7 df       	rcall	.-82     	; 0x17c <rtc_read_byte>
     1ce:	8d 3d       	cpi	r24, 0xDD	; 221
     1d0:	31 f4       	brne	.+12     	; 0x1de <rtc_init+0x38>
	{
		// restore values
		rtc_write_byte(temp1, 0x11);
     1d2:	61 e1       	ldi	r22, 0x11	; 17
     1d4:	8d 2f       	mov	r24, r29
     1d6:	dd df       	rcall	.-70     	; 0x192 <rtc_write_byte>
		rtc_write_byte(temp2, 0x12);
     1d8:	62 e1       	ldi	r22, 0x12	; 18
     1da:	8c 2f       	mov	r24, r28
     1dc:	da df       	rcall	.-76     	; 0x192 <rtc_write_byte>
	}
}
     1de:	df 91       	pop	r29
     1e0:	cf 91       	pop	r28
     1e2:	08 95       	ret

000001e4 <rtc_get_time_s>:

void rtc_get_time_s(uint8_t* hour, uint8_t* min, uint8_t* sec)
{
     1e4:	8f 92       	push	r8
     1e6:	9f 92       	push	r9
     1e8:	af 92       	push	r10
     1ea:	bf 92       	push	r11
     1ec:	cf 92       	push	r12
     1ee:	df 92       	push	r13
     1f0:	ef 92       	push	r14
     1f2:	ff 92       	push	r15
     1f4:	1f 93       	push	r17
     1f6:	cf 93       	push	r28
     1f8:	df 93       	push	r29
     1fa:	cd b7       	in	r28, 0x3d	; 61
     1fc:	de b7       	in	r29, 0x3e	; 62
     1fe:	29 97       	sbiw	r28, 0x09	; 9
     200:	0f b6       	in	r0, 0x3f	; 63
     202:	f8 94       	cli
     204:	de bf       	out	0x3e, r29	; 62
     206:	0f be       	out	0x3f, r0	; 63
     208:	cd bf       	out	0x3d, r28	; 61
     20a:	6c 01       	movw	r12, r24
     20c:	5b 01       	movw	r10, r22
     20e:	4a 01       	movw	r8, r20
	uint8_t rtc[9];

	// read 7 bytes starting from register 0
	// sec, min, hour, day-of-week, date, month, year
	i2cMasterUploadBuf(0);
     210:	80 e0       	ldi	r24, 0x00	; 0
     212:	86 d0       	rcall	.+268    	; 0x320 <i2cMasterUploadBuf>
	i2cMasterReceive(RTC_ADDR, 7);
     214:	67 e0       	ldi	r22, 0x07	; 7
     216:	88 e6       	ldi	r24, 0x68	; 104
     218:	ab d0       	rcall	.+342    	; 0x370 <i2cMasterReceive>
     21a:	ce 01       	movw	r24, r28
     21c:	01 96       	adiw	r24, 0x01	; 1
     21e:	7c 01       	movw	r14, r24
	for(uint8_t i=0;i<7;i++)
     220:	10 e0       	ldi	r17, 0x00	; 0
	i2cMasterDownloadBufIndex((uint8_t*)&rtc[i] , i);
     222:	61 2f       	mov	r22, r17
     224:	c7 01       	movw	r24, r14
     226:	c1 d0       	rcall	.+386    	; 0x3aa <i2cMasterDownloadBufIndex>

	// read 7 bytes starting from register 0
	// sec, min, hour, day-of-week, date, month, year
	i2cMasterUploadBuf(0);
	i2cMasterReceive(RTC_ADDR, 7);
	for(uint8_t i=0;i<7;i++)
     228:	1f 5f       	subi	r17, 0xFF	; 255
     22a:	9f ef       	ldi	r25, 0xFF	; 255
     22c:	e9 1a       	sub	r14, r25
     22e:	f9 0a       	sbc	r15, r25
     230:	17 30       	cpi	r17, 0x07	; 7
     232:	b9 f7       	brne	.-18     	; 0x222 <rtc_get_time_s+0x3e>
	i2cMasterDownloadBufIndex((uint8_t*)&rtc[i] , i);
	
	*sec =  bcd2dec(rtc[0]);
     234:	89 81       	ldd	r24, Y+1	; 0x01
     236:	97 df       	rcall	.-210    	; 0x166 <bcd2dec>
     238:	f4 01       	movw	r30, r8
     23a:	80 83       	st	Z, r24
	//UART_Send_Char(sec);
	*min =  bcd2dec(rtc[1]);
     23c:	8a 81       	ldd	r24, Y+2	; 0x02
     23e:	93 df       	rcall	.-218    	; 0x166 <bcd2dec>
     240:	f5 01       	movw	r30, r10
     242:	80 83       	st	Z, r24
	*hour = bcd2dec(rtc[2]);
     244:	8b 81       	ldd	r24, Y+3	; 0x03
     246:	8f df       	rcall	.-226    	; 0x166 <bcd2dec>
     248:	f6 01       	movw	r30, r12
     24a:	80 83       	st	Z, r24
}
     24c:	29 96       	adiw	r28, 0x09	; 9
     24e:	0f b6       	in	r0, 0x3f	; 63
     250:	f8 94       	cli
     252:	de bf       	out	0x3e, r29	; 62
     254:	0f be       	out	0x3f, r0	; 63
     256:	cd bf       	out	0x3d, r28	; 61
     258:	df 91       	pop	r29
     25a:	cf 91       	pop	r28
     25c:	1f 91       	pop	r17
     25e:	ff 90       	pop	r15
     260:	ef 90       	pop	r14
     262:	df 90       	pop	r13
     264:	cf 90       	pop	r12
     266:	bf 90       	pop	r11
     268:	af 90       	pop	r10
     26a:	9f 90       	pop	r9
     26c:	8f 90       	pop	r8
     26e:	08 95       	ret

00000270 <rtc_set_time_s>:

void rtc_set_time_s(uint8_t hour, uint8_t min, uint8_t sec)
{
     270:	1f 93       	push	r17
     272:	cf 93       	push	r28
     274:	df 93       	push	r29
     276:	c8 2f       	mov	r28, r24
     278:	d6 2f       	mov	r29, r22
     27a:	14 2f       	mov	r17, r20
	i2cMasterUploadBuf(0);
     27c:	80 e0       	ldi	r24, 0x00	; 0
     27e:	50 d0       	rcall	.+160    	; 0x320 <i2cMasterUploadBuf>

	// clock halt bit is 7th bit of seconds: this is always cleared to start the clock
	i2cMasterUploadBuf(dec2bcd(sec)); // seconds
     280:	81 2f       	mov	r24, r17
     282:	5e df       	rcall	.-324    	; 0x140 <dec2bcd>
     284:	4d d0       	rcall	.+154    	; 0x320 <i2cMasterUploadBuf>
	i2cMasterUploadBuf(dec2bcd(min)); // minutes
     286:	8d 2f       	mov	r24, r29
     288:	5b df       	rcall	.-330    	; 0x140 <dec2bcd>
     28a:	4a d0       	rcall	.+148    	; 0x320 <i2cMasterUploadBuf>
	i2cMasterUploadBuf(dec2bcd(hour)); // hours
     28c:	8c 2f       	mov	r24, r28
     28e:	58 df       	rcall	.-336    	; 0x140 <dec2bcd>
     290:	47 d0       	rcall	.+142    	; 0x320 <i2cMasterUploadBuf>
	i2cMasterSendBuf(RTC_ADDR);
     292:	88 e6       	ldi	r24, 0x68	; 104
     294:	58 d0       	rcall	.+176    	; 0x346 <i2cMasterSendBuf>
     296:	df 91       	pop	r29
     298:	cf 91       	pop	r28
     29a:	1f 91       	pop	r17
     29c:	08 95       	ret

0000029e <i2cSetBitrate>:
void i2cSetBitrate (uint16_t bitrateKHz)							//	*
{																	//	*
uint8_t TWPS_i2c=0,k=1;												//	*
uint16hl_t bitrate;													//	*
// проверяем максимальную допустимую скорость							*
if (bitrateKHz>=bitrate_max) 										//	*
     29e:	8b 31       	cpi	r24, 0x1B	; 27
     2a0:	91 05       	cpc	r25, r1
     2a2:	30 f0       	brcs	.+12     	; 0x2b0 <i2cSetBitrate+0x12>
{																	//	*
// Вставляем максимально-допустимую скорость работы шины				*
TWSR&=~0b11;	// Обнуляем предделитель тактирования шины ТВИ			*
     2a4:	81 b1       	in	r24, 0x01	; 1
     2a6:	8c 7f       	andi	r24, 0xFC	; 252
     2a8:	81 b9       	out	0x01, r24	; 1
TWBR=10;		// Выставляем максимальную скорость работы шины			*
     2aa:	8a e0       	ldi	r24, 0x0A	; 10
     2ac:	80 b9       	out	0x00, r24	; 0
     2ae:	08 95       	ret
goto step1;															//	*
do {																//	*
TWPS_i2c++;															//	*
k=k*4;																//	*
step1:																//	*
bitrate.HL=bitrate.HL/(2*k);										//	*
     2b0:	9c 01       	movw	r18, r24
     2b2:	40 e0       	ldi	r20, 0x00	; 0
     2b4:	50 e0       	ldi	r21, 0x00	; 0
     2b6:	68 ee       	ldi	r22, 0xE8	; 232
     2b8:	73 e0       	ldi	r23, 0x03	; 3
     2ba:	80 e0       	ldi	r24, 0x00	; 0
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	6d d9       	rcall	.-3366   	; 0xfffff59a <__eeprom_end+0xff7ef59a>
     2c0:	20 51       	subi	r18, 0x10	; 16
     2c2:	31 09       	sbc	r19, r1
     2c4:	c9 01       	movw	r24, r18
     2c6:	96 95       	lsr	r25
     2c8:	87 95       	ror	r24
     2ca:	28 2f       	mov	r18, r24
} while (bitrate.HL>=0x0100);										//	*
     2cc:	8f 3f       	cpi	r24, 0xFF	; 255
     2ce:	91 05       	cpc	r25, r1
     2d0:	99 f0       	breq	.+38     	; 0x2f8 <i2cSetBitrate+0x5a>
     2d2:	90 f0       	brcs	.+36     	; 0x2f8 <i2cSetBitrate+0x5a>
     2d4:	21 e0       	ldi	r18, 0x01	; 1
     2d6:	30 e0       	ldi	r19, 0x00	; 0
return;																//	*
}																	//	*
bitrate.HL=(F_CPU/1000/bitrateKHz-16);								//	*
goto step1;															//	*
do {																//	*
TWPS_i2c++;															//	*
     2d8:	3f 5f       	subi	r19, 0xFF	; 255
k=k*4;																//	*
     2da:	22 0f       	add	r18, r18
     2dc:	22 0f       	add	r18, r18
step1:																//	*
bitrate.HL=bitrate.HL/(2*k);										//	*
     2de:	42 2f       	mov	r20, r18
     2e0:	50 e0       	ldi	r21, 0x00	; 0
     2e2:	ba 01       	movw	r22, r20
     2e4:	66 0f       	add	r22, r22
     2e6:	77 1f       	adc	r23, r23
     2e8:	44 d9       	rcall	.-3448   	; 0xfffff572 <__eeprom_end+0xff7ef572>
     2ea:	cb 01       	movw	r24, r22
} while (bitrate.HL>=0x0100);										//	*
     2ec:	6f 3f       	cpi	r22, 0xFF	; 255
     2ee:	71 05       	cpc	r23, r1
     2f0:	09 f0       	breq	.+2      	; 0x2f4 <i2cSetBitrate+0x56>
     2f2:	90 f7       	brcc	.-28     	; 0x2d8 <i2cSetBitrate+0x3a>
     2f4:	26 2f       	mov	r18, r22
     2f6:	01 c0       	rjmp	.+2      	; 0x2fa <i2cSetBitrate+0x5c>
}																	//	*
//----------------------------------------------------------------------*
//	Настройка частоты шины TWI											*
void i2cSetBitrate (uint16_t bitrateKHz)							//	*
{																	//	*
uint8_t TWPS_i2c=0,k=1;												//	*
     2f8:	30 e0       	ldi	r19, 0x00	; 0
TWPS_i2c++;															//	*
k=k*4;																//	*
step1:																//	*
bitrate.HL=bitrate.HL/(2*k);										//	*
} while (bitrate.HL>=0x0100);										//	*
TWSR=TWPS_i2c;														//	*
     2fa:	31 b9       	out	0x01, r19	; 1
TWBR=bitrate.L;														//	*
     2fc:	20 b9       	out	0x00, r18	; 0
     2fe:	08 95       	ret

00000300 <i2cInit>:
{																	//	*
#ifdef set_pull_up_i2c												//	*
//PORT_i2c|=(1<<SCL);													//	*
//PORT_i2c|=(1<<SDA);													//	*
#endif																//	*
i2cSetBitrate(bitrate_def);											//	*
     300:	8a e0       	ldi	r24, 0x0A	; 10
     302:	90 e0       	ldi	r25, 0x00	; 0
     304:	cc df       	rcall	.-104    	; 0x29e <i2cSetBitrate>
I2Cstate=I2C_IDLE;													//	*
     306:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <I2Cstate>
TWCR=0;																//	*
     30a:	16 be       	out	0x36, r1	; 54
#ifdef Slave_MODE													//	*
i2cSetDeviceAddr(i2cMyAddres, 0);									//	*
#endif																//	*
TWCR|=(1<<TWEN)|(1<<TWIE)|(1<TWINT);								//	*
     30c:	86 b7       	in	r24, 0x36	; 54
     30e:	85 60       	ori	r24, 0x05	; 5
     310:	86 bf       	out	0x36, r24	; 54
sei();																//	*
     312:	78 94       	sei
     314:	08 95       	ret

00000316 <i2cMasterBufReset>:
#ifdef Master_MODE
//______________________________________________________________________*
//	Сброс указателя Master-буфера										*
void i2cMasterBufReset(void)										//	*
{																	//	*
i2cMasterSendPlan=0;	// обнуляем счетчик байт для отправки 			*
     316:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <i2cMasterSendPlan>
i2cMasterReceivePlan=0; // обнуляем счетчик байт для приема				*
     31a:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <i2cMasterReceivePlan>
     31e:	08 95       	ret

00000320 <i2cMasterUploadBuf>:
//----------------------------------------------------------------------*
//	Загрузка ДАННЫХ в Master-буфер для ОТПРАВКИ							*
//	Результат функции успешность загрузки данных в буфер				*
uint8_t i2cMasterUploadBuf(uint8_t data)							//	*
{																	//	*
if (i2cMasterSendPlan<Size_Master_Buf)								//	*
     320:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <i2cMasterSendPlan>
     324:	94 31       	cpi	r25, 0x14	; 20
     326:	68 f4       	brcc	.+26     	; 0x342 <i2cMasterUploadBuf+0x22>
	{																//	*
	i2cMasterBuf[i2cMasterSendPlan]=data;							//	*
     328:	e0 91 0b 01 	lds	r30, 0x010B	; 0x80010b <i2cMasterSendPlan>
     32c:	f0 e0       	ldi	r31, 0x00	; 0
     32e:	e3 5f       	subi	r30, 0xF3	; 243
     330:	fe 4f       	sbci	r31, 0xFE	; 254
     332:	80 83       	st	Z, r24
	i2cMasterSendPlan++;											//	*
     334:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <i2cMasterSendPlan>
     338:	8f 5f       	subi	r24, 0xFF	; 255
     33a:	80 93 0b 01 	sts	0x010B, r24	; 0x80010b <i2cMasterSendPlan>
	return 1;														//	*
     33e:	81 e0       	ldi	r24, 0x01	; 1
     340:	08 95       	ret
	}																//	*
	else															//	*
	{																//	*
	// i2cMasterSendPlan == Size_Master_Buf								* 
	return 0;														//	*
     342:	80 e0       	ldi	r24, 0x00	; 0
	}																//	*
}																	//	*
     344:	08 95       	ret

00000346 <i2cMasterSendBuf>:
//----------------------------------------------------------------------*
//	Отправка данных из Master-буфера									*
//	Результат функции кол-во отправленных байт							*
uint8_t i2cMasterSendBuf(uint8_t deviceAdd)							//	*
{																	//	*
while(I2Cstate); 		// Ожидаем освобождения шины 					*
     346:	90 91 22 01 	lds	r25, 0x0122	; 0x800122 <I2Cstate>
     34a:	91 11       	cpse	r25, r1
     34c:	fc cf       	rjmp	.-8      	; 0x346 <i2cMasterSendBuf>
I2Cstate=I2C_MASTER_TX; // Устанавливаем флаг  предачи мастером 		*
     34e:	92 e0       	ldi	r25, 0x02	; 2
     350:	90 93 22 01 	sts	0x0122, r25	; 0x800122 <I2Cstate>
i2cDeviceAddrRW=(deviceAdd<<1);	// Загружаем Slave АДРЕС+W				*
     354:	88 0f       	add	r24, r24
     356:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <i2cDeviceAddrRW>
i2cSendStartI();		// Посылаем команду старта передачи				*
     35a:	85 ea       	ldi	r24, 0xA5	; 165
     35c:	86 bf       	out	0x36, r24	; 54
while(I2Cstate); 		// Ожидаем освобождения шины 					*
     35e:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <I2Cstate>
     362:	81 11       	cpse	r24, r1
     364:	fc cf       	rjmp	.-8      	; 0x35e <i2cMasterSendBuf+0x18>
i2cMasterSendPlan=0;	// Все байты отправлены							*
     366:	10 92 0b 01 	sts	0x010B, r1	; 0x80010b <i2cMasterSendPlan>
return i2cCurrentIndex; // Кол-во успешно отправленных байт				*
     36a:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <i2cCurrentIndex>
}																	//	*
     36e:	08 95       	ret

00000370 <i2cMasterReceive>:
//	Чтение данных из Slave												*
//	Перед чтение происходит запись данных из Мастер-Буфера				*
//	Результат функции кол-во принятых байт								*
uint8_t i2cMasterReceive(uint8_t deviceAdd, uint8_t lenght)			//	*
{																	//	*
while(I2Cstate); 		// Ожидаем освобождения шины					*
     370:	90 91 22 01 	lds	r25, 0x0122	; 0x800122 <I2Cstate>
     374:	91 11       	cpse	r25, r1
     376:	fc cf       	rjmp	.-8      	; 0x370 <i2cMasterReceive>
i2cMasterReceivePlan=lenght; // Планируется принять						*
     378:	60 93 0a 01 	sts	0x010A, r22	; 0x80010a <i2cMasterReceivePlan>
// ПРоверяем требуется ли что-то передать из буфера Мастера				*
if (i2cMasterSendPlan) 												//	*
     37c:	90 91 0b 01 	lds	r25, 0x010B	; 0x80010b <i2cMasterSendPlan>
     380:	99 23       	and	r25, r25
     382:	11 f0       	breq	.+4      	; 0x388 <i2cMasterReceive+0x18>
	{																//	*
	// В буфере что-то есть. Скорее всего это адрес						*
	i2cMasterSendBuf(deviceAdd);									//	*
     384:	e0 df       	rcall	.-64     	; 0x346 <i2cMasterSendBuf>
     386:	0e c0       	rjmp	.+28     	; 0x3a4 <i2cMasterReceive+0x34>
	}																//	*
	else															//	*
	{																//	*
	I2Cstate=I2C_MASTER_RX; // Устанавливаем флаг приема мастером		*
     388:	93 e0       	ldi	r25, 0x03	; 3
     38a:	90 93 22 01 	sts	0x0122, r25	; 0x800122 <I2Cstate>
	i2cDeviceAddrRW=(deviceAdd<<1)|(1);								//	*
     38e:	88 0f       	add	r24, r24
     390:	81 60       	ori	r24, 0x01	; 1
     392:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <i2cDeviceAddrRW>
	i2cSendStartI();												//	*
     396:	85 ea       	ldi	r24, 0xA5	; 165
     398:	86 bf       	out	0x36, r24	; 54
	while(I2Cstate); 		// Ожидаем освобождения шины			//	*
     39a:	80 91 22 01 	lds	r24, 0x0122	; 0x800122 <I2Cstate>
     39e:	81 11       	cpse	r24, r1
     3a0:	fc cf       	rjmp	.-8      	; 0x39a <i2cMasterReceive+0x2a>
	i2cMasterBufReset();// Сброс Буфера мастера							*
     3a2:	b9 df       	rcall	.-142    	; 0x316 <i2cMasterBufReset>
	}																//	*
return i2cCurrentIndex;												//	*
     3a4:	80 91 21 01 	lds	r24, 0x0121	; 0x800121 <i2cCurrentIndex>
}																	//	*
     3a8:	08 95       	ret

000003aa <i2cMasterDownloadBufIndex>:
//----------------------------------------------------------------------*
//	ИНДЕКНОЕ чтение ДАННЫХ из Master-буфер после ПРИЕМА					*
//	Результат функции успешность чтения данных из буфера				*
uint8_t i2cMasterDownloadBufIndex(uint8_t* result, uint8_t index)	//	*
{																	//	*
if (index<Size_Master_Buf) 											//	*
     3aa:	64 31       	cpi	r22, 0x14	; 20
     3ac:	48 f4       	brcc	.+18     	; 0x3c0 <i2cMasterDownloadBufIndex+0x16>
	{																//	*
	*result=i2cMasterBuf[index];									//	*
     3ae:	e6 2f       	mov	r30, r22
     3b0:	f0 e0       	ldi	r31, 0x00	; 0
     3b2:	e3 5f       	subi	r30, 0xF3	; 243
     3b4:	fe 4f       	sbci	r31, 0xFE	; 254
     3b6:	20 81       	ld	r18, Z
     3b8:	fc 01       	movw	r30, r24
     3ba:	20 83       	st	Z, r18
	return 1;														//	*
     3bc:	81 e0       	ldi	r24, 0x01	; 1
     3be:	08 95       	ret
	}																//	*
else																//	*
	{																//	*
	return 0;														//	*
     3c0:	80 e0       	ldi	r24, 0x00	; 0
	}																//	*
}																	//	*
     3c2:	08 95       	ret

000003c4 <__vector_17>:
//																		*
//		Обработчик прерываний шины TWI									*
//																		*
//***********************************************************************
ISR(TWI_vect)														//	*
{																	//	*
     3c4:	1f 92       	push	r1
     3c6:	0f 92       	push	r0
     3c8:	0f b6       	in	r0, 0x3f	; 63
     3ca:	0f 92       	push	r0
     3cc:	11 24       	eor	r1, r1
     3ce:	2f 93       	push	r18
     3d0:	3f 93       	push	r19
     3d2:	8f 93       	push	r24
     3d4:	9f 93       	push	r25
     3d6:	af 93       	push	r26
     3d8:	bf 93       	push	r27
     3da:	ef 93       	push	r30
     3dc:	ff 93       	push	r31
uint8_t status=(TWSR&TWSR_STATUS_MASK);	// считываем КОД прерывания		*
     3de:	81 b1       	in	r24, 0x01	; 1
switch(status)				// Обрабатываем КОД прерывания				*
     3e0:	e8 2f       	mov	r30, r24
     3e2:	e8 7f       	andi	r30, 0xF8	; 248
     3e4:	8e 2f       	mov	r24, r30
     3e6:	90 e0       	ldi	r25, 0x00	; 0
     3e8:	89 35       	cpi	r24, 0x59	; 89
     3ea:	91 05       	cpc	r25, r1
     3ec:	08 f0       	brcs	.+2      	; 0x3f0 <__vector_17+0x2c>
     3ee:	7d c0       	rjmp	.+250    	; 0x4ea <__stack+0x8b>
     3f0:	fc 01       	movw	r30, r24
     3f2:	ed 5e       	subi	r30, 0xED	; 237
     3f4:	ff 4f       	sbci	r31, 0xFF	; 255
     3f6:	09 94       	ijmp
//																		*
#ifdef Master_MODE
//----------------------------------------------------------------------*
case TWI_START:	 	 // 0х08 состояние START отправленно				* 	
case TWI_Master_ReSTART:// 0х10 состояние повторный START отправленно	*
	i2cSendByteI(i2cDeviceAddrRW);// отправляем АДРЕС SLAVE				*
     3f8:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <i2cDeviceAddrRW>
     3fc:	83 b9       	out	0x03, r24	; 3
     3fe:	85 e8       	ldi	r24, 0x85	; 133
     400:	86 bf       	out	0x36, r24	; 54
break; 				// выход из прерывания								*
     402:	73 c0       	rjmp	.+230    	; 0x4ea <__stack+0x8b>
//																		*
//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++*
//	Master передал SLAVE'у АДРЕС+W. Slave передал ГОТОВНОСТЬ К ПРИЕМУ 	*
//----------------------------------------------------------------------*
case TWI_MTX_ADR_ACK: // 0х18 Получено подтверждение адреса				*
	i2cCurrentIndex=0; // Обнуляем текущий индекс отправляемого байта	*
     404:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <i2cCurrentIndex>
//======================================================================*
//	Master передал ДАННЫЕ, Slave готов к ПРИЕМУ СЛЕДУЮЩЕГО БАЙТА		*
//----------------------------------------------------------------------*
case TWI_MTX_DATA_ACK:// 0х28 Slave ГОТОВ к ПРИЕМУ ДАННЫХ				*
	// ПРОВЕРЯЕМ наличие байтов для ОТПРАВКИ							* 
	if (i2cCurrentIndex<i2cMasterSendPlan) 							//	*
     408:	90 91 21 01 	lds	r25, 0x0121	; 0x800121 <i2cCurrentIndex>
     40c:	80 91 0b 01 	lds	r24, 0x010B	; 0x80010b <i2cMasterSendPlan>
     410:	98 17       	cp	r25, r24
     412:	70 f4       	brcc	.+28     	; 0x430 <__LOCK_REGION_LENGTH__+0x30>
	{																//	*
		i2cSendByteI(i2cMasterBuf[i2cCurrentIndex++]);// Загружаем БАЙТ	*
     414:	e0 91 21 01 	lds	r30, 0x0121	; 0x800121 <i2cCurrentIndex>
     418:	81 e0       	ldi	r24, 0x01	; 1
     41a:	8e 0f       	add	r24, r30
     41c:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <i2cCurrentIndex>
     420:	f0 e0       	ldi	r31, 0x00	; 0
     422:	e3 5f       	subi	r30, 0xF3	; 243
     424:	fe 4f       	sbci	r31, 0xFE	; 254
     426:	80 81       	ld	r24, Z
     428:	83 b9       	out	0x03, r24	; 3
     42a:	85 e8       	ldi	r24, 0x85	; 133
     42c:	86 bf       	out	0x36, r24	; 54
     42e:	5d c0       	rjmp	.+186    	; 0x4ea <__stack+0x8b>
	}											  // и отправляем		*
	else															//	*
	{																//	*
		// все байт переданы											*
		// Теперь Проверяем необходимость приема данных					*
		if (!(i2cMasterReceivePlan))								//	*
     430:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <i2cMasterReceivePlan>
     434:	81 11       	cpse	r24, r1
     436:	05 c0       	rjmp	.+10     	; 0x442 <__LOCK_REGION_LENGTH__+0x42>
		{															//	*
		// Принимать ничего не требуется								*
		#ifdef Slave_MODE											//	*
		i2cSendStopSlaveI();;// отправляем СТОП с дальнейшим приемом АДРЕС
		#else														//	*
		i2cSendStopI();		// отправляем СТОП							*
     438:	85 e9       	ldi	r24, 0x95	; 149
     43a:	86 bf       	out	0x36, r24	; 54
		#endif														//	*
		I2Cstate=I2C_IDLE;	// флаг шины выставляем в ожидании			*
     43c:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <I2Cstate>
     440:	54 c0       	rjmp	.+168    	; 0x4ea <__stack+0x8b>
		}															//	*
		else														//	*
		{															//	*
		// Нам необходимо принять байты									*
		i2cDeviceAddrRW|=1; // Редактируем адрес на чтение				*
     442:	80 91 0c 01 	lds	r24, 0x010C	; 0x80010c <i2cDeviceAddrRW>
     446:	81 60       	ori	r24, 0x01	; 1
     448:	80 93 0c 01 	sts	0x010C, r24	; 0x80010c <i2cDeviceAddrRW>
		i2cSendStartI();	// Отправляем ПОВТОРНЫЙ СТАРТ				*
     44c:	85 ea       	ldi	r24, 0xA5	; 165
     44e:	86 bf       	out	0x36, r24	; 54
     450:	4c c0       	rjmp	.+152    	; 0x4ea <__stack+0x8b>
//======================================================================*
//	Master передал АДРЕС-ЧТЕНИЕ. Slave передал ГОТОВНОСТЬ К ПЕРЕДАЧИ 	*
//----------------------------------------------------------------------*
case TWI_MRX_ADR_ACK:  //0х40 Slave выдал ПОДТВЕРЖДЕНИЕ на				* 
					   //	  принятый АДРЕС+R							*
	i2cCurrentIndex=0;	// Текущий адрес принимаемого байта				*
     452:	10 92 21 01 	sts	0x0121, r1	; 0x800121 <i2cCurrentIndex>
	// Проверяем что делать дальше										*
	switch(i2cMasterReceivePlan)									//	*
     456:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <i2cMasterReceivePlan>
     45a:	88 23       	and	r24, r24
     45c:	19 f0       	breq	.+6      	; 0x464 <__stack+0x5>
     45e:	81 30       	cpi	r24, 0x01	; 1
     460:	31 f0       	breq	.+12     	; 0x46e <__stack+0xf>
     462:	08 c0       	rjmp	.+16     	; 0x474 <__stack+0x15>
	{																//	*
	case 0: 														//	*
			#ifdef Slave_MODE										//	*
			i2cSendStopSlaveI();	// отправляем СТОП с приемом АДРЕС	*
			#else													//	*
			i2cSendStopI();		// отправляем СТОП						*
     464:	85 e9       	ldi	r24, 0x95	; 149
     466:	86 bf       	out	0x36, r24	; 54
			#endif													//	*
			I2Cstate=I2C_IDLE;	// флаг шины выставляем в ожидании		*
     468:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <I2Cstate>
			break;													//	*
     46c:	3e c0       	rjmp	.+124    	; 0x4ea <__stack+0x8b>
	case 1:	i2cSendNAskI();// Master запросит только 1 байт				*
     46e:	85 e8       	ldi	r24, 0x85	; 133
     470:	86 bf       	out	0x36, r24	; 54
			break;													//	*
     472:	3b c0       	rjmp	.+118    	; 0x4ea <__stack+0x8b>
	default: i2cSendAskI(); // Master запросит при приеме СЛЕДУЮЩИЙ БАЙТ*
     474:	85 ec       	ldi	r24, 0xC5	; 197
     476:	86 bf       	out	0x36, r24	; 54
			break;													//	*
     478:	38 c0       	rjmp	.+112    	; 0x4ea <__stack+0x8b>
break;  // выход из прерывания											*
//======================================================================*
//	Master принял ДАННЫЕ и отравил запрос SLAVE на ПЕРЕДАЧУ СЛЕД. БАЙТА	* 
//----------------------------------------------------------------------*
case TWI_MRX_DATA_ACK: //0х50 Мастер отправил запрос на СЛЕД. ПЕРЕДАЧ 	*
	i2cMasterBuf[i2cCurrentIndex++]=TWDR; // Копируем ДАННЫЕ			*
     47a:	e0 91 21 01 	lds	r30, 0x0121	; 0x800121 <i2cCurrentIndex>
     47e:	81 e0       	ldi	r24, 0x01	; 1
     480:	8e 0f       	add	r24, r30
     482:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <i2cCurrentIndex>
     486:	f0 e0       	ldi	r31, 0x00	; 0
     488:	83 b1       	in	r24, 0x03	; 3
     48a:	e3 5f       	subi	r30, 0xF3	; 243
     48c:	fe 4f       	sbci	r31, 0xFE	; 254
     48e:	80 83       	st	Z, r24
	// ПРоверка на принятие последнего БАЙТ ПОСЛЕДНИЙ					*
	if (i2cCurrentIndex<i2cMasterReceivePlan-1)						//	*
     490:	20 91 21 01 	lds	r18, 0x0121	; 0x800121 <i2cCurrentIndex>
     494:	80 91 0a 01 	lds	r24, 0x010A	; 0x80010a <i2cMasterReceivePlan>
     498:	30 e0       	ldi	r19, 0x00	; 0
     49a:	90 e0       	ldi	r25, 0x00	; 0
     49c:	01 97       	sbiw	r24, 0x01	; 1
     49e:	28 17       	cp	r18, r24
     4a0:	39 07       	cpc	r19, r25
     4a2:	1c f4       	brge	.+6      	; 0x4aa <__stack+0x4b>
	// Это не последний ПРИНИМАЕМЫЙ БАЙТ								*
	i2cSendAskI(); // Master запросит при приеме СЛЕДУЮЩИЙ БАЙТ			*
     4a4:	85 ec       	ldi	r24, 0xC5	; 197
     4a6:	86 bf       	out	0x36, r24	; 54
     4a8:	20 c0       	rjmp	.+64     	; 0x4ea <__stack+0x8b>
	else															//	*
	// Это последний принятый быйт									//	*
	i2cSendNAskI();// Master не отправит подтверждение на следующий БАЙТ*
     4aa:	85 e8       	ldi	r24, 0x85	; 133
     4ac:	86 bf       	out	0x36, r24	; 54
     4ae:	1d c0       	rjmp	.+58     	; 0x4ea <__stack+0x8b>
//----------------------------------------------------------------------*
case TWI_MRX_DATA_NACK: // 0х58 Получен последний байт данных 			*
						//      от ведомого устройства, 				*
						//		МАСТЕР НЕ отправил ПОДТВЕРЖДЕНИЕ 		*
						//												*
	i2cMasterBuf[i2cCurrentIndex++]=TWDR; // копируем последний			*
     4b0:	e0 91 21 01 	lds	r30, 0x0121	; 0x800121 <i2cCurrentIndex>
     4b4:	81 e0       	ldi	r24, 0x01	; 1
     4b6:	8e 0f       	add	r24, r30
     4b8:	80 93 21 01 	sts	0x0121, r24	; 0x800121 <i2cCurrentIndex>
     4bc:	f0 e0       	ldi	r31, 0x00	; 0
     4be:	83 b1       	in	r24, 0x03	; 3
     4c0:	e3 5f       	subi	r30, 0xF3	; 243
     4c2:	fe 4f       	sbci	r31, 0xFE	; 254
     4c4:	80 83       	st	Z, r24
						//		байт в приемный буфер					*
	i2cMasterReceivePlan=0;	// Все данные переданны, Отправлять нечего	*
     4c6:	10 92 0a 01 	sts	0x010A, r1	; 0x80010a <i2cMasterReceivePlan>
//----------------------------------------------------------------------* 
case TWI_MTX_ADR_NACK: //0х20 Подтверждение АДРЕСа на ЗАПИСЬ Не Получено*
	#ifdef Slave_MODE												//	*
	i2cSendStopSlaveI();	// отправляем СТОП с приемом АДРЕС				*
	#else															//	*
	i2cSendStopI();		// отправляем СТОП								*
     4ca:	85 e9       	ldi	r24, 0x95	; 149
     4cc:	86 bf       	out	0x36, r24	; 54
	#endif															//	*
	I2Cstate=I2C_IDLE; // СОСТОЯНИЕ АВТОМАТА в ОЖИДАНИЕ					*
     4ce:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <I2Cstate>
break; // выход из прерывания											*
     4d2:	0b c0       	rjmp	.+22     	; 0x4ea <__stack+0x8b>
//***********************************************************************
//***********************************************************************
//	Потеря арбитража													*
//----------------------------------------------------------------------* 
case TWI_MTX_ARB_LOST:												//	*
	TWCR=(1<<TWINT)|(1<<TWSTA)|(TWCR&TWCR_CMD_MASK);				//	*
     4d4:	86 b7       	in	r24, 0x36	; 54
     4d6:	8f 70       	andi	r24, 0x0F	; 15
     4d8:	80 6a       	ori	r24, 0xA0	; 160
     4da:	86 bf       	out	0x36, r24	; 54
	I2Cstate=I2C_IDLE; // СОСТОЯНИЕ АВТОМАТА в ОЖИДАНИЕ					*
     4dc:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <I2Cstate>
break;  // выход из прерывания											*
     4e0:	04 c0       	rjmp	.+8      	; 0x4ea <__stack+0x8b>
case TWI_NO_STATE:  // 0xF8 неопределенное состояние; TWINT = “0”		*
break;																//	*
//----------------------------------------------------------------------*
case  TWI_BUS_ERROR:	// 	0x00 ошибка на шине из-за 					*
						//	некоректного расположения СТАРТ или СТОП	*
	i2cSendStopI();		//	ОТПРАВИЛИ СТОП								*
     4e2:	85 e9       	ldi	r24, 0x95	; 149
     4e4:	86 bf       	out	0x36, r24	; 54
	I2Cstate=I2C_IDLE;	// 	Состояние ФЛАГа автомата в ОЖИДАНИИ			*
     4e6:	10 92 22 01 	sts	0x0122, r1	; 0x800122 <I2Cstate>
break;																//	*
//***********************************************************************
}	//	Конец Case														*
}	//	конец прерывания TWI											*
     4ea:	ff 91       	pop	r31
     4ec:	ef 91       	pop	r30
     4ee:	bf 91       	pop	r27
     4f0:	af 91       	pop	r26
     4f2:	9f 91       	pop	r25
     4f4:	8f 91       	pop	r24
     4f6:	3f 91       	pop	r19
     4f8:	2f 91       	pop	r18
     4fa:	0f 90       	pop	r0
     4fc:	0f be       	out	0x3f, r0	; 63
     4fe:	0f 90       	pop	r0
     500:	1f 90       	pop	r1
     502:	18 95       	reti

00000504 <__vector_11>:
			break;
	}		
}

ISR(USART_RXC_vect)
{
     504:	1f 92       	push	r1
     506:	0f 92       	push	r0
     508:	0f b6       	in	r0, 0x3f	; 63
     50a:	0f 92       	push	r0
     50c:	11 24       	eor	r1, r1
     50e:	8f 93       	push	r24
     510:	9f 93       	push	r25
     512:	ef 93       	push	r30
     514:	ff 93       	push	r31
	char bf= UDR;
     516:	9c b1       	in	r25, 0x0c	; 12
	buffer[IDX]=bf;
     518:	e0 91 3d 01 	lds	r30, 0x013D	; 0x80013d <IDX>
     51c:	f0 e0       	ldi	r31, 0x00	; 0
     51e:	e1 5c       	subi	r30, 0xC1	; 193
     520:	fe 4f       	sbci	r31, 0xFE	; 254
     522:	90 83       	st	Z, r25
	IDX++;
     524:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <IDX>
     528:	8f 5f       	subi	r24, 0xFF	; 255
     52a:	80 93 3d 01 	sts	0x013D, r24	; 0x80013d <IDX>
	if (bf == ';' || IDX >= LEN)
     52e:	9b 33       	cpi	r25, 0x3B	; 59
     530:	21 f0       	breq	.+8      	; 0x53a <__vector_11+0x36>
     532:	80 91 3d 01 	lds	r24, 0x013D	; 0x80013d <IDX>
     536:	80 31       	cpi	r24, 0x10	; 16
     538:	28 f0       	brcs	.+10     	; 0x544 <__vector_11+0x40>
	{
		IDX=0;
     53a:	10 92 3d 01 	sts	0x013D, r1	; 0x80013d <IDX>
		done=1;
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	80 93 3e 01 	sts	0x013E, r24	; 0x80013e <done>
	}
}
     544:	ff 91       	pop	r31
     546:	ef 91       	pop	r30
     548:	9f 91       	pop	r25
     54a:	8f 91       	pop	r24
     54c:	0f 90       	pop	r0
     54e:	0f be       	out	0x3f, r0	; 63
     550:	0f 90       	pop	r0
     552:	1f 90       	pop	r1
     554:	18 95       	reti

00000556 <counter_init>:
		OCR1AH = 0x30;
		OCR1AL = 0xD4;
		TCCR1B |= (1<<CS11);
	}
		//счетчик ШИМ
		TCCR2 |= (1<<WGM21)|(1<<CS22);
     556:	85 b5       	in	r24, 0x25	; 37
     558:	8c 60       	ori	r24, 0x0C	; 12
     55a:	85 bd       	out	0x25, r24	; 37
		TIMSK |= (1<<OCIE2);
     55c:	89 b7       	in	r24, 0x39	; 57
     55e:	80 68       	ori	r24, 0x80	; 128
     560:	89 bf       	out	0x39, r24	; 57
		OCR2 = 0x30;//частота динамической индюиации, чем больше число тем медленней
     562:	80 e3       	ldi	r24, 0x30	; 48
     564:	83 bd       	out	0x23, r24	; 35
     566:	08 95       	ret

00000568 <indicators_init>:
}
void indicators_init()
{
	DDRD |= (1<<7)|(1<<6)|(1<<5)|(1<<4)|(1<<2)|(1<<3); //настройка анодных и катодных выходов
     568:	81 b3       	in	r24, 0x11	; 17
     56a:	8c 6f       	ori	r24, 0xFC	; 252
     56c:	81 bb       	out	0x11, r24	; 17
	PORTD = 0;
     56e:	12 ba       	out	0x12, r1	; 18
	DDRB = 0xFF; //весь порт на выход
     570:	8f ef       	ldi	r24, 0xFF	; 255
     572:	87 bb       	out	0x17, r24	; 23
	PORTB = 0;
     574:	18 ba       	out	0x18, r1	; 24
     576:	08 95       	ret

00000578 <main>:
int main(void)
{
	//char* string;
	//string = malloc(80);
		
	UART_Init();
     578:	e1 d7       	rcall	.+4034   	; 0x153c <UART_Init>
	UART_Send_Str("Starting...\n\r");
     57a:	81 e6       	ldi	r24, 0x61	; 97
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	eb d7       	rcall	.+4054   	; 0x1556 <UART_Send_Str>
	i2cInit();
     580:	bf de       	rcall	.-642    	; 0x300 <i2cInit>
	indicators_init();
     582:	f2 df       	rcall	.-28     	; 0x568 <indicators_init>
	counter_init();
     584:	e8 df       	rcall	.-48     	; 0x556 <counter_init>
	
	if(MODE != 2)
	{
		rtc_init();
     586:	0f de       	rcall	.-994    	; 0x1a6 <rtc_init>
	}
	
	if(MODE != 1)
	{
		FM__init();
     588:	07 d3       	rcall	.+1550   	; 0xb98 <FM__init>
		uint16_t temp = SEEK_FOR_RDS();//сканирование FM диапазона и посик самой сильной станции с RDS
     58a:	33 d5       	rcall	.+2662   	; 0xff2 <SEEK_FOR_RDS>
		FM_setFrequency(temp);//настройка модуля на найденную станцию
     58c:	af d4       	rcall	.+2398   	; 0xeec <FM_setFrequency>
	}
	
	if(MODE == 0)
	{
		old_time = FM_setTime(old_time); //получение времени с RDS
     58e:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <old_time>
     592:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <old_time+0x1>
     596:	05 d3       	rcall	.+1546   	; 0xba2 <FM_setTime>
     598:	90 93 25 01 	sts	0x0125, r25	; 0x800125 <old_time+0x1>
     59c:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <old_time>
		rtc_get_time_s(&hour,&min,&sec);
     5a0:	41 e5       	ldi	r20, 0x51	; 81
     5a2:	51 e0       	ldi	r21, 0x01	; 1
     5a4:	60 e5       	ldi	r22, 0x50	; 80
     5a6:	71 e0       	ldi	r23, 0x01	; 1
     5a8:	8f e4       	ldi	r24, 0x4F	; 79
     5aa:	91 e0       	ldi	r25, 0x01	; 1
     5ac:	1b de       	rcall	.-970    	; 0x1e4 <rtc_get_time_s>
		if(old_time!=(hour*60 + min))
     5ae:	20 91 4f 01 	lds	r18, 0x014F	; 0x80014f <hour>
     5b2:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <min>
     5b6:	90 e0       	ldi	r25, 0x00	; 0
     5b8:	3c e3       	ldi	r19, 0x3C	; 60
     5ba:	23 9f       	mul	r18, r19
     5bc:	80 0d       	add	r24, r0
     5be:	91 1d       	adc	r25, r1
     5c0:	11 24       	eor	r1, r1
     5c2:	20 91 24 01 	lds	r18, 0x0124	; 0x800124 <old_time>
     5c6:	30 91 25 01 	lds	r19, 0x0125	; 0x800125 <old_time+0x1>
     5ca:	82 17       	cp	r24, r18
     5cc:	93 07       	cpc	r25, r19
     5ce:	49 f1       	breq	.+82     	; 0x622 <main+0xaa>
		{
			UART_Send_Str("Calibrate time!");
     5d0:	8f e6       	ldi	r24, 0x6F	; 111
     5d2:	90 e0       	ldi	r25, 0x00	; 0
     5d4:	c0 d7       	rcall	.+3968   	; 0x1556 <UART_Send_Str>
			rtc_set_time_s(old_time/60, old_time%60, 0);
     5d6:	40 91 24 01 	lds	r20, 0x0124	; 0x800124 <old_time>
     5da:	50 91 25 01 	lds	r21, 0x0125	; 0x800125 <old_time+0x1>
     5de:	9a 01       	movw	r18, r20
     5e0:	a9 e8       	ldi	r26, 0x89	; 137
     5e2:	b8 e8       	ldi	r27, 0x88	; 136
     5e4:	f6 d7       	rcall	.+4076   	; 0x15d2 <__umulhisi3>
     5e6:	96 95       	lsr	r25
     5e8:	87 95       	ror	r24
     5ea:	92 95       	swap	r25
     5ec:	82 95       	swap	r24
     5ee:	8f 70       	andi	r24, 0x0F	; 15
     5f0:	89 27       	eor	r24, r25
     5f2:	9f 70       	andi	r25, 0x0F	; 15
     5f4:	89 27       	eor	r24, r25
     5f6:	6c e3       	ldi	r22, 0x3C	; 60
     5f8:	68 9f       	mul	r22, r24
     5fa:	90 01       	movw	r18, r0
     5fc:	69 9f       	mul	r22, r25
     5fe:	30 0d       	add	r19, r0
     600:	11 24       	eor	r1, r1
     602:	fa 01       	movw	r30, r20
     604:	e2 1b       	sub	r30, r18
     606:	f3 0b       	sbc	r31, r19
     608:	9a 01       	movw	r18, r20
     60a:	e3 d7       	rcall	.+4038   	; 0x15d2 <__umulhisi3>
     60c:	96 95       	lsr	r25
     60e:	87 95       	ror	r24
     610:	92 95       	swap	r25
     612:	82 95       	swap	r24
     614:	8f 70       	andi	r24, 0x0F	; 15
     616:	89 27       	eor	r24, r25
     618:	9f 70       	andi	r25, 0x0F	; 15
     61a:	89 27       	eor	r24, r25
     61c:	40 e0       	ldi	r20, 0x00	; 0
     61e:	6e 2f       	mov	r22, r30
     620:	27 de       	rcall	.-946    	; 0x270 <rtc_set_time_s>
		}
	}
	IDX=0;
     622:	10 92 3d 01 	sts	0x013D, r1	; 0x80013d <IDX>
	done=0;
     626:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <done>
	sei();
     62a:	78 94       	sei
	
	UART_Send_Str("Init complite...\n\r");
     62c:	8f e7       	ldi	r24, 0x7F	; 127
     62e:	90 e0       	ldi	r25, 0x00	; 0
     630:	92 d7       	rcall	.+3876   	; 0x1556 <UART_Send_Str>

	while(1)
	{
		if(done)
		{//при приеме времени с uart
			hour = (buffer[0]-48)*10+(buffer[1]-48);
     632:	cf e3       	ldi	r28, 0x3F	; 63
     634:	d1 e0       	ldi	r29, 0x01	; 1
			//обе микросхемы подключены
				rtc_get_time_s(&hour,&min,&sec);
				_delay_ms(50);
				if(sec != sec1)
				{
					display = hour*60 + min;
     636:	1c e3       	ldi	r17, 0x3C	; 60
	
	UART_Send_Str("Init complite...\n\r");

	while(1)
	{
		if(done)
     638:	80 91 3e 01 	lds	r24, 0x013E	; 0x80013e <done>
     63c:	88 23       	and	r24, r24
     63e:	09 f4       	brne	.+2      	; 0x642 <main+0xca>
     640:	46 c0       	rjmp	.+140    	; 0x6ce <main+0x156>
		{//при приеме времени с uart
			hour = (buffer[0]-48)*10+(buffer[1]-48);
     642:	88 81       	ld	r24, Y
     644:	88 0f       	add	r24, r24
     646:	80 56       	subi	r24, 0x60	; 96
     648:	98 2f       	mov	r25, r24
     64a:	99 0f       	add	r25, r25
     64c:	99 0f       	add	r25, r25
     64e:	89 0f       	add	r24, r25
     650:	99 81       	ldd	r25, Y+1	; 0x01
     652:	90 53       	subi	r25, 0x30	; 48
     654:	89 0f       	add	r24, r25
     656:	80 93 4f 01 	sts	0x014F, r24	; 0x80014f <hour>
			min = (buffer[2]-48)*10+(buffer[3]-48);
     65a:	9a 81       	ldd	r25, Y+2	; 0x02
     65c:	99 0f       	add	r25, r25
     65e:	90 56       	subi	r25, 0x60	; 96
     660:	29 2f       	mov	r18, r25
     662:	22 0f       	add	r18, r18
     664:	22 0f       	add	r18, r18
     666:	92 0f       	add	r25, r18
     668:	2b 81       	ldd	r18, Y+3	; 0x03
     66a:	20 53       	subi	r18, 0x30	; 48
     66c:	92 0f       	add	r25, r18
     66e:	90 93 50 01 	sts	0x0150, r25	; 0x800150 <min>
			sec = (buffer[4]-48)*10+(buffer[5]-48);
     672:	9c 81       	ldd	r25, Y+4	; 0x04
     674:	99 0f       	add	r25, r25
     676:	90 56       	subi	r25, 0x60	; 96
     678:	29 2f       	mov	r18, r25
     67a:	22 0f       	add	r18, r18
     67c:	22 0f       	add	r18, r18
     67e:	92 0f       	add	r25, r18
     680:	2d 81       	ldd	r18, Y+5	; 0x05
     682:	20 53       	subi	r18, 0x30	; 48
     684:	92 0f       	add	r25, r18
     686:	90 93 51 01 	sts	0x0151, r25	; 0x800151 <sec>
			if(hour>23)
     68a:	88 31       	cpi	r24, 0x18	; 24
     68c:	28 f0       	brcs	.+10     	; 0x698 <main+0x120>
			{
				hour = 0;
     68e:	10 92 4f 01 	sts	0x014F, r1	; 0x80014f <hour>
				UART_Send_Str("Bad hour!\n\r");
     692:	82 e9       	ldi	r24, 0x92	; 146
     694:	90 e0       	ldi	r25, 0x00	; 0
     696:	5f d7       	rcall	.+3774   	; 0x1556 <UART_Send_Str>
			}
			if((min>60)||(sec>60))
     698:	80 91 50 01 	lds	r24, 0x0150	; 0x800150 <min>
     69c:	8d 33       	cpi	r24, 0x3D	; 61
     69e:	20 f4       	brcc	.+8      	; 0x6a8 <main+0x130>
     6a0:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <sec>
     6a4:	8d 33       	cpi	r24, 0x3D	; 61
     6a6:	38 f0       	brcs	.+14     	; 0x6b6 <main+0x13e>
			{
				min = 0;
     6a8:	10 92 50 01 	sts	0x0150, r1	; 0x800150 <min>
				sec = 0;
     6ac:	10 92 51 01 	sts	0x0151, r1	; 0x800151 <sec>
				UART_Send_Str("Bad min or sec!\n\r");
     6b0:	8e e9       	ldi	r24, 0x9E	; 158
     6b2:	90 e0       	ldi	r25, 0x00	; 0
     6b4:	50 d7       	rcall	.+3744   	; 0x1556 <UART_Send_Str>
			}
			done = 0;
     6b6:	10 92 3e 01 	sts	0x013E, r1	; 0x80013e <done>
			rtc_set_time_s(hour, min, sec);
     6ba:	40 91 51 01 	lds	r20, 0x0151	; 0x800151 <sec>
     6be:	60 91 50 01 	lds	r22, 0x0150	; 0x800150 <min>
     6c2:	80 91 4f 01 	lds	r24, 0x014F	; 0x80014f <hour>
     6c6:	d4 dd       	rcall	.-1112   	; 0x270 <rtc_set_time_s>
			UART_Send_Str("Time set!\n\r");
     6c8:	80 eb       	ldi	r24, 0xB0	; 176
     6ca:	90 e0       	ldi	r25, 0x00	; 0
     6cc:	44 d7       	rcall	.+3720   	; 0x1556 <UART_Send_Str>
		
		switch(MODE)
		{
			case 0:
			//обе микросхемы подключены
				rtc_get_time_s(&hour,&min,&sec);
     6ce:	41 e5       	ldi	r20, 0x51	; 81
     6d0:	51 e0       	ldi	r21, 0x01	; 1
     6d2:	60 e5       	ldi	r22, 0x50	; 80
     6d4:	71 e0       	ldi	r23, 0x01	; 1
     6d6:	8f e4       	ldi	r24, 0x4F	; 79
     6d8:	91 e0       	ldi	r25, 0x01	; 1
     6da:	84 dd       	rcall	.-1272   	; 0x1e4 <rtc_get_time_s>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     6dc:	83 ed       	ldi	r24, 0xD3	; 211
     6de:	90 e3       	ldi	r25, 0x30	; 48
     6e0:	01 97       	sbiw	r24, 0x01	; 1
     6e2:	f1 f7       	brne	.-4      	; 0x6e0 <main+0x168>
     6e4:	00 c0       	rjmp	.+0      	; 0x6e6 <main+0x16e>
     6e6:	00 00       	nop
				_delay_ms(50);
				if(sec != sec1)
     6e8:	80 91 51 01 	lds	r24, 0x0151	; 0x800151 <sec>
     6ec:	90 91 23 01 	lds	r25, 0x0123	; 0x800123 <sec1>
     6f0:	89 17       	cp	r24, r25
     6f2:	09 f4       	brne	.+2      	; 0x6f6 <main+0x17e>
     6f4:	a1 cf       	rjmp	.-190    	; 0x638 <main+0xc0>
				{
					display = hour*60 + min;
     6f6:	90 91 4f 01 	lds	r25, 0x014F	; 0x80014f <hour>
     6fa:	40 91 50 01 	lds	r20, 0x0150	; 0x800150 <min>
     6fe:	24 2f       	mov	r18, r20
     700:	30 e0       	ldi	r19, 0x00	; 0
     702:	19 9f       	mul	r17, r25
     704:	20 0d       	add	r18, r0
     706:	31 1d       	adc	r19, r1
     708:	11 24       	eor	r1, r1
     70a:	30 93 27 01 	sts	0x0127, r19	; 0x800127 <display+0x1>
     70e:	20 93 26 01 	sts	0x0126, r18	; 0x800126 <display>
					UART_Send_Str(string);
					UART_Send_Str(":");
					itoa(sec, string, 10);
					UART_Send_Str(string);
					UART_Send_Str("\n\r");*/
					sec1 = sec;
     712:	80 93 23 01 	sts	0x0123, r24	; 0x800123 <sec1>
					if((hour==2) && (min==45) && (sec==0))//время сверки времени RDS с микросхемой времени
     716:	92 30       	cpi	r25, 0x02	; 2
     718:	09 f0       	breq	.+2      	; 0x71c <main+0x1a4>
     71a:	8e cf       	rjmp	.-228    	; 0x638 <main+0xc0>
     71c:	4d 32       	cpi	r20, 0x2D	; 45
     71e:	09 f0       	breq	.+2      	; 0x722 <main+0x1aa>
     720:	8b cf       	rjmp	.-234    	; 0x638 <main+0xc0>
     722:	81 11       	cpse	r24, r1
     724:	89 cf       	rjmp	.-238    	; 0x638 <main+0xc0>
					{
						old_time = FM_setTime(old_time); //получение времени с RDS
     726:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <old_time>
     72a:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <old_time+0x1>
     72e:	39 d2       	rcall	.+1138   	; 0xba2 <FM_setTime>
     730:	90 93 25 01 	sts	0x0125, r25	; 0x800125 <old_time+0x1>
     734:	80 93 24 01 	sts	0x0124, r24	; 0x800124 <old_time>
						rtc_get_time_s(&hour,&min,&sec);
     738:	41 e5       	ldi	r20, 0x51	; 81
     73a:	51 e0       	ldi	r21, 0x01	; 1
     73c:	60 e5       	ldi	r22, 0x50	; 80
     73e:	71 e0       	ldi	r23, 0x01	; 1
     740:	8f e4       	ldi	r24, 0x4F	; 79
     742:	91 e0       	ldi	r25, 0x01	; 1
     744:	4f dd       	rcall	.-1378   	; 0x1e4 <rtc_get_time_s>
						UART_Send_Str(":");
						itoa(sec, string, 10);
						UART_Send_Str(string);
						UART_Send_Str("\n\r");*/
					
						if(old_time<1440)
     746:	80 91 24 01 	lds	r24, 0x0124	; 0x800124 <old_time>
     74a:	90 91 25 01 	lds	r25, 0x0125	; 0x800125 <old_time+0x1>
     74e:	80 3a       	cpi	r24, 0xA0	; 160
     750:	25 e0       	ldi	r18, 0x05	; 5
     752:	92 07       	cpc	r25, r18
     754:	08 f0       	brcs	.+2      	; 0x758 <main+0x1e0>
     756:	70 cf       	rjmp	.-288    	; 0x638 <main+0xc0>
						{
							if(old_time!=(hour*60 + min))
     758:	40 91 4f 01 	lds	r20, 0x014F	; 0x80014f <hour>
     75c:	20 91 50 01 	lds	r18, 0x0150	; 0x800150 <min>
     760:	30 e0       	ldi	r19, 0x00	; 0
     762:	14 9f       	mul	r17, r20
     764:	20 0d       	add	r18, r0
     766:	31 1d       	adc	r19, r1
     768:	11 24       	eor	r1, r1
     76a:	82 17       	cp	r24, r18
     76c:	93 07       	cpc	r25, r19
     76e:	09 f4       	brne	.+2      	; 0x772 <main+0x1fa>
     770:	63 cf       	rjmp	.-314    	; 0x638 <main+0xc0>
							{
								UART_Send_Str("Time is not correct!");
     772:	8c eb       	ldi	r24, 0xBC	; 188
     774:	90 e0       	ldi	r25, 0x00	; 0
     776:	ef d6       	rcall	.+3550   	; 0x1556 <UART_Send_Str>
								rtc_set_time_s(old_time/60, old_time%60, 0);
     778:	40 91 24 01 	lds	r20, 0x0124	; 0x800124 <old_time>
     77c:	50 91 25 01 	lds	r21, 0x0125	; 0x800125 <old_time+0x1>
     780:	9a 01       	movw	r18, r20
     782:	a9 e8       	ldi	r26, 0x89	; 137
     784:	b8 e8       	ldi	r27, 0x88	; 136
     786:	25 d7       	rcall	.+3658   	; 0x15d2 <__umulhisi3>
     788:	96 95       	lsr	r25
     78a:	87 95       	ror	r24
     78c:	92 95       	swap	r25
     78e:	82 95       	swap	r24
     790:	8f 70       	andi	r24, 0x0F	; 15
     792:	89 27       	eor	r24, r25
     794:	9f 70       	andi	r25, 0x0F	; 15
     796:	89 27       	eor	r24, r25
     798:	18 9f       	mul	r17, r24
     79a:	90 01       	movw	r18, r0
     79c:	19 9f       	mul	r17, r25
     79e:	30 0d       	add	r19, r0
     7a0:	11 24       	eor	r1, r1
     7a2:	fa 01       	movw	r30, r20
     7a4:	e2 1b       	sub	r30, r18
     7a6:	f3 0b       	sbc	r31, r19
     7a8:	9a 01       	movw	r18, r20
     7aa:	13 d7       	rcall	.+3622   	; 0x15d2 <__umulhisi3>
     7ac:	96 95       	lsr	r25
     7ae:	87 95       	ror	r24
     7b0:	92 95       	swap	r25
     7b2:	82 95       	swap	r24
     7b4:	8f 70       	andi	r24, 0x0F	; 15
     7b6:	89 27       	eor	r24, r25
     7b8:	9f 70       	andi	r25, 0x0F	; 15
     7ba:	89 27       	eor	r24, r25
     7bc:	40 e0       	ldi	r20, 0x00	; 0
     7be:	6e 2f       	mov	r22, r30
     7c0:	57 dd       	rcall	.-1362   	; 0x270 <rtc_set_time_s>
     7c2:	3a cf       	rjmp	.-396    	; 0x638 <main+0xc0>

000007c4 <next_anod>:
	DDRB = 0xFF; //весь порт на выход
	PORTB = 0;
}
void next_anod()
{
	PORTD &= ~(1<<(anod+3));
     7c4:	22 b3       	in	r18, 0x12	; 18
     7c6:	30 91 60 00 	lds	r19, 0x0060	; 0x800060 <__data_start>
     7ca:	3d 5f       	subi	r19, 0xFD	; 253
     7cc:	81 e0       	ldi	r24, 0x01	; 1
     7ce:	90 e0       	ldi	r25, 0x00	; 0
     7d0:	02 c0       	rjmp	.+4      	; 0x7d6 <next_anod+0x12>
     7d2:	88 0f       	add	r24, r24
     7d4:	99 1f       	adc	r25, r25
     7d6:	3a 95       	dec	r19
     7d8:	e2 f7       	brpl	.-8      	; 0x7d2 <next_anod+0xe>
     7da:	80 95       	com	r24
     7dc:	82 23       	and	r24, r18
     7de:	82 bb       	out	0x12, r24	; 18
	PORTB = 0;
     7e0:	18 ba       	out	0x18, r1	; 24
	//_delay_ms(100);
	PORTD &= ~((1<<2)|(1<<3));	
     7e2:	82 b3       	in	r24, 0x12	; 18
     7e4:	83 7f       	andi	r24, 0xF3	; 243
     7e6:	82 bb       	out	0x12, r24	; 18
	if(anod<4)
     7e8:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_start>
     7ec:	84 30       	cpi	r24, 0x04	; 4
     7ee:	20 f4       	brcc	.+8      	; 0x7f8 <next_anod+0x34>
	{
		anod++;
     7f0:	8f 5f       	subi	r24, 0xFF	; 255
     7f2:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__data_start>
     7f6:	03 c0       	rjmp	.+6      	; 0x7fe <next_anod+0x3a>
	}
	else
		anod = 1;	
     7f8:	81 e0       	ldi	r24, 0x01	; 1
     7fa:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__data_start>
	PORTD |= (1<<(anod+3));
     7fe:	32 b3       	in	r19, 0x12	; 18
     800:	20 91 60 00 	lds	r18, 0x0060	; 0x800060 <__data_start>
     804:	2d 5f       	subi	r18, 0xFD	; 253
     806:	81 e0       	ldi	r24, 0x01	; 1
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	02 c0       	rjmp	.+4      	; 0x810 <next_anod+0x4c>
     80c:	88 0f       	add	r24, r24
     80e:	99 1f       	adc	r25, r25
     810:	2a 95       	dec	r18
     812:	e2 f7       	brpl	.-8      	; 0x80c <next_anod+0x48>
     814:	83 2b       	or	r24, r19
     816:	82 bb       	out	0x12, r24	; 18
     818:	08 95       	ret

0000081a <catod>:
}
void catod(uint8_t number)
{
	switch(number)
     81a:	90 e0       	ldi	r25, 0x00	; 0
     81c:	8a 30       	cpi	r24, 0x0A	; 10
     81e:	91 05       	cpc	r25, r1
     820:	08 f5       	brcc	.+66     	; 0x864 <catod+0x4a>
     822:	fc 01       	movw	r30, r24
     824:	e4 59       	subi	r30, 0x94	; 148
     826:	ff 4f       	sbci	r31, 0xFF	; 255
     828:	09 94       	ijmp
	{
		case 0:
			PORTD &= ~(1<<3);
     82a:	93 98       	cbi	0x12, 3	; 18
			PORTD |= (1<<3);
     82c:	93 9a       	sbi	0x12, 3	; 18
			break;
     82e:	08 95       	ret
		case 1:
			PORTB = 1;
     830:	81 e0       	ldi	r24, 0x01	; 1
     832:	88 bb       	out	0x18, r24	; 24
			break;
     834:	08 95       	ret
		case 2:
			PORTB = 2;
     836:	82 e0       	ldi	r24, 0x02	; 2
     838:	88 bb       	out	0x18, r24	; 24
			break;
     83a:	08 95       	ret
		case 3:
			PORTB = 4;
     83c:	84 e0       	ldi	r24, 0x04	; 4
     83e:	88 bb       	out	0x18, r24	; 24
			break;
     840:	08 95       	ret
		case 4:
			PORTB = 8;
     842:	88 e0       	ldi	r24, 0x08	; 8
     844:	88 bb       	out	0x18, r24	; 24
			break;
     846:	08 95       	ret
		case 5:
			PORTB = 16;
     848:	80 e1       	ldi	r24, 0x10	; 16
     84a:	88 bb       	out	0x18, r24	; 24
			break;
     84c:	08 95       	ret
		case 6:
			PORTB = 32;
     84e:	80 e2       	ldi	r24, 0x20	; 32
     850:	88 bb       	out	0x18, r24	; 24
			break;
     852:	08 95       	ret
		case 7:
			PORTB = 64;
     854:	80 e4       	ldi	r24, 0x40	; 64
     856:	88 bb       	out	0x18, r24	; 24
			break;
     858:	08 95       	ret
		case 8:
			PORTB = 128;
     85a:	80 e8       	ldi	r24, 0x80	; 128
     85c:	88 bb       	out	0x18, r24	; 24
			break;
     85e:	08 95       	ret
		case 9:
			PORTD &= ~(1<<2);
     860:	92 98       	cbi	0x12, 2	; 18
			PORTD |= (1<<2);
     862:	92 9a       	sbi	0x12, 2	; 18
     864:	08 95       	ret

00000866 <__vector_3>:
			anti_catod(); //каждые пол часа антиотравление катодов
	}
}

ISR (TIMER2_COMP_vect)
{
     866:	1f 92       	push	r1
     868:	0f 92       	push	r0
     86a:	0f b6       	in	r0, 0x3f	; 63
     86c:	0f 92       	push	r0
     86e:	11 24       	eor	r1, r1
     870:	2f 93       	push	r18
     872:	3f 93       	push	r19
     874:	4f 93       	push	r20
     876:	5f 93       	push	r21
     878:	6f 93       	push	r22
     87a:	7f 93       	push	r23
     87c:	8f 93       	push	r24
     87e:	9f 93       	push	r25
     880:	af 93       	push	r26
     882:	bf 93       	push	r27
     884:	ef 93       	push	r30
     886:	ff 93       	push	r31
	next_anod();
     888:	9d df       	rcall	.-198    	; 0x7c4 <next_anod>
	switch(anod)
     88a:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__data_start>
     88e:	82 30       	cpi	r24, 0x02	; 2
     890:	e9 f1       	breq	.+122    	; 0x90c <__vector_3+0xa6>
     892:	18 f4       	brcc	.+6      	; 0x89a <__vector_3+0x34>
     894:	81 30       	cpi	r24, 0x01	; 1
     896:	41 f0       	breq	.+16     	; 0x8a8 <__vector_3+0x42>
     898:	9c c0       	rjmp	.+312    	; 0x9d2 <__vector_3+0x16c>
     89a:	83 30       	cpi	r24, 0x03	; 3
     89c:	09 f4       	brne	.+2      	; 0x8a0 <__vector_3+0x3a>
     89e:	5b c0       	rjmp	.+182    	; 0x956 <__vector_3+0xf0>
     8a0:	84 30       	cpi	r24, 0x04	; 4
     8a2:	09 f4       	brne	.+2      	; 0x8a6 <__vector_3+0x40>
     8a4:	82 c0       	rjmp	.+260    	; 0x9aa <__vector_3+0x144>
     8a6:	95 c0       	rjmp	.+298    	; 0x9d2 <__vector_3+0x16c>
	{
		case 1:
			catod((display%60)%10);
     8a8:	40 91 26 01 	lds	r20, 0x0126	; 0x800126 <display>
     8ac:	50 91 27 01 	lds	r21, 0x0127	; 0x800127 <display+0x1>
     8b0:	9a 01       	movw	r18, r20
     8b2:	a9 e8       	ldi	r26, 0x89	; 137
     8b4:	b8 e8       	ldi	r27, 0x88	; 136
     8b6:	8d d6       	rcall	.+3354   	; 0x15d2 <__umulhisi3>
     8b8:	96 95       	lsr	r25
     8ba:	87 95       	ror	r24
     8bc:	92 95       	swap	r25
     8be:	82 95       	swap	r24
     8c0:	8f 70       	andi	r24, 0x0F	; 15
     8c2:	89 27       	eor	r24, r25
     8c4:	9f 70       	andi	r25, 0x0F	; 15
     8c6:	89 27       	eor	r24, r25
     8c8:	6c e3       	ldi	r22, 0x3C	; 60
     8ca:	68 9f       	mul	r22, r24
     8cc:	90 01       	movw	r18, r0
     8ce:	69 9f       	mul	r22, r25
     8d0:	30 0d       	add	r19, r0
     8d2:	11 24       	eor	r1, r1
     8d4:	42 1b       	sub	r20, r18
     8d6:	53 0b       	sbc	r21, r19
     8d8:	9a 01       	movw	r18, r20
     8da:	ad ec       	ldi	r26, 0xCD	; 205
     8dc:	bc ec       	ldi	r27, 0xCC	; 204
     8de:	79 d6       	rcall	.+3314   	; 0x15d2 <__umulhisi3>
     8e0:	96 95       	lsr	r25
     8e2:	87 95       	ror	r24
     8e4:	96 95       	lsr	r25
     8e6:	87 95       	ror	r24
     8e8:	96 95       	lsr	r25
     8ea:	87 95       	ror	r24
     8ec:	9c 01       	movw	r18, r24
     8ee:	22 0f       	add	r18, r18
     8f0:	33 1f       	adc	r19, r19
     8f2:	88 0f       	add	r24, r24
     8f4:	99 1f       	adc	r25, r25
     8f6:	88 0f       	add	r24, r24
     8f8:	99 1f       	adc	r25, r25
     8fa:	88 0f       	add	r24, r24
     8fc:	99 1f       	adc	r25, r25
     8fe:	82 0f       	add	r24, r18
     900:	93 1f       	adc	r25, r19
     902:	24 2f       	mov	r18, r20
     904:	28 1b       	sub	r18, r24
     906:	82 2f       	mov	r24, r18
     908:	88 df       	rcall	.-240    	; 0x81a <catod>
			break;
     90a:	63 c0       	rjmp	.+198    	; 0x9d2 <__vector_3+0x16c>
		case 2:
			catod((display%60)/10);
     90c:	40 91 26 01 	lds	r20, 0x0126	; 0x800126 <display>
     910:	50 91 27 01 	lds	r21, 0x0127	; 0x800127 <display+0x1>
     914:	9a 01       	movw	r18, r20
     916:	a9 e8       	ldi	r26, 0x89	; 137
     918:	b8 e8       	ldi	r27, 0x88	; 136
     91a:	5b d6       	rcall	.+3254   	; 0x15d2 <__umulhisi3>
     91c:	96 95       	lsr	r25
     91e:	87 95       	ror	r24
     920:	92 95       	swap	r25
     922:	82 95       	swap	r24
     924:	8f 70       	andi	r24, 0x0F	; 15
     926:	89 27       	eor	r24, r25
     928:	9f 70       	andi	r25, 0x0F	; 15
     92a:	89 27       	eor	r24, r25
     92c:	6c e3       	ldi	r22, 0x3C	; 60
     92e:	68 9f       	mul	r22, r24
     930:	90 01       	movw	r18, r0
     932:	69 9f       	mul	r22, r25
     934:	30 0d       	add	r19, r0
     936:	11 24       	eor	r1, r1
     938:	ca 01       	movw	r24, r20
     93a:	82 1b       	sub	r24, r18
     93c:	93 0b       	sbc	r25, r19
     93e:	9c 01       	movw	r18, r24
     940:	ad ec       	ldi	r26, 0xCD	; 205
     942:	bc ec       	ldi	r27, 0xCC	; 204
     944:	46 d6       	rcall	.+3212   	; 0x15d2 <__umulhisi3>
     946:	96 95       	lsr	r25
     948:	87 95       	ror	r24
     94a:	96 95       	lsr	r25
     94c:	87 95       	ror	r24
     94e:	96 95       	lsr	r25
     950:	87 95       	ror	r24
     952:	63 df       	rcall	.-314    	; 0x81a <catod>
			break;
     954:	3e c0       	rjmp	.+124    	; 0x9d2 <__vector_3+0x16c>
		case 3:
			catod((display/60)%10);
     956:	20 91 26 01 	lds	r18, 0x0126	; 0x800126 <display>
     95a:	30 91 27 01 	lds	r19, 0x0127	; 0x800127 <display+0x1>
     95e:	a9 e8       	ldi	r26, 0x89	; 137
     960:	b8 e8       	ldi	r27, 0x88	; 136
     962:	37 d6       	rcall	.+3182   	; 0x15d2 <__umulhisi3>
     964:	ac 01       	movw	r20, r24
     966:	56 95       	lsr	r21
     968:	47 95       	ror	r20
     96a:	52 95       	swap	r21
     96c:	42 95       	swap	r20
     96e:	4f 70       	andi	r20, 0x0F	; 15
     970:	45 27       	eor	r20, r21
     972:	5f 70       	andi	r21, 0x0F	; 15
     974:	45 27       	eor	r20, r21
     976:	9a 01       	movw	r18, r20
     978:	ad ec       	ldi	r26, 0xCD	; 205
     97a:	bc ec       	ldi	r27, 0xCC	; 204
     97c:	2a d6       	rcall	.+3156   	; 0x15d2 <__umulhisi3>
     97e:	96 95       	lsr	r25
     980:	87 95       	ror	r24
     982:	96 95       	lsr	r25
     984:	87 95       	ror	r24
     986:	96 95       	lsr	r25
     988:	87 95       	ror	r24
     98a:	9c 01       	movw	r18, r24
     98c:	22 0f       	add	r18, r18
     98e:	33 1f       	adc	r19, r19
     990:	88 0f       	add	r24, r24
     992:	99 1f       	adc	r25, r25
     994:	88 0f       	add	r24, r24
     996:	99 1f       	adc	r25, r25
     998:	88 0f       	add	r24, r24
     99a:	99 1f       	adc	r25, r25
     99c:	82 0f       	add	r24, r18
     99e:	93 1f       	adc	r25, r19
     9a0:	24 2f       	mov	r18, r20
     9a2:	28 1b       	sub	r18, r24
     9a4:	82 2f       	mov	r24, r18
     9a6:	39 df       	rcall	.-398    	; 0x81a <catod>
			break;
     9a8:	14 c0       	rjmp	.+40     	; 0x9d2 <__vector_3+0x16c>
		case 4:
			catod((display/60)/10);
     9aa:	20 91 26 01 	lds	r18, 0x0126	; 0x800126 <display>
     9ae:	30 91 27 01 	lds	r19, 0x0127	; 0x800127 <display+0x1>
     9b2:	36 95       	lsr	r19
     9b4:	27 95       	ror	r18
     9b6:	36 95       	lsr	r19
     9b8:	27 95       	ror	r18
     9ba:	36 95       	lsr	r19
     9bc:	27 95       	ror	r18
     9be:	af e4       	ldi	r26, 0x4F	; 79
     9c0:	bb e1       	ldi	r27, 0x1B	; 27
     9c2:	07 d6       	rcall	.+3086   	; 0x15d2 <__umulhisi3>
     9c4:	96 95       	lsr	r25
     9c6:	87 95       	ror	r24
     9c8:	96 95       	lsr	r25
     9ca:	87 95       	ror	r24
     9cc:	96 95       	lsr	r25
     9ce:	87 95       	ror	r24
     9d0:	24 df       	rcall	.-440    	; 0x81a <catod>
			break;
	}		
}
     9d2:	ff 91       	pop	r31
     9d4:	ef 91       	pop	r30
     9d6:	bf 91       	pop	r27
     9d8:	af 91       	pop	r26
     9da:	9f 91       	pop	r25
     9dc:	8f 91       	pop	r24
     9de:	7f 91       	pop	r23
     9e0:	6f 91       	pop	r22
     9e2:	5f 91       	pop	r21
     9e4:	4f 91       	pop	r20
     9e6:	3f 91       	pop	r19
     9e8:	2f 91       	pop	r18
     9ea:	0f 90       	pop	r0
     9ec:	0f be       	out	0x3f, r0	; 63
     9ee:	0f 90       	pop	r0
     9f0:	1f 90       	pop	r1
     9f2:	18 95       	reti

000009f4 <anti_catod>:
			//PORTD &=~((1<<2)|(1<<3));
	}
}

void anti_catod()
{
     9f4:	cf 93       	push	r28
     9f6:	df 93       	push	r29
	cli();
     9f8:	f8 94       	cli
     9fa:	d4 e0       	ldi	r29, 0x04	; 4
	for(uint8_t a=0;a<4;a++)
	{
		next_anod();
     9fc:	e3 de       	rcall	.-570    	; 0x7c4 <next_anod>
		for(uint8_t i=0;i<10;i++)
     9fe:	c0 e0       	ldi	r28, 0x00	; 0
		{
			catod(i);
     a00:	8c 2f       	mov	r24, r28
     a02:	0b df       	rcall	.-490    	; 0x81a <catod>
     a04:	87 ea       	ldi	r24, 0xA7	; 167
     a06:	91 e6       	ldi	r25, 0x61	; 97
     a08:	01 97       	sbiw	r24, 0x01	; 1
     a0a:	f1 f7       	brne	.-4      	; 0xa08 <anti_catod+0x14>
     a0c:	00 c0       	rjmp	.+0      	; 0xa0e <anti_catod+0x1a>
     a0e:	00 00       	nop
{
	cli();
	for(uint8_t a=0;a<4;a++)
	{
		next_anod();
		for(uint8_t i=0;i<10;i++)
     a10:	cf 5f       	subi	r28, 0xFF	; 255
     a12:	ca 30       	cpi	r28, 0x0A	; 10
     a14:	a9 f7       	brne	.-22     	; 0xa00 <anti_catod+0xc>
     a16:	d1 50       	subi	r29, 0x01	; 1
}

void anti_catod()
{
	cli();
	for(uint8_t a=0;a<4;a++)
     a18:	89 f7       	brne	.-30     	; 0x9fc <anti_catod+0x8>
		{
			catod(i);
			_delay_ms(100);
		}
	}
	sei();
     a1a:	78 94       	sei
}
     a1c:	df 91       	pop	r29
     a1e:	cf 91       	pop	r28
     a20:	08 95       	ret

00000a22 <__vector_6>:
void catod(uint8_t number);
void anti_catod();
//void change_display(uint16_t newvalue); прототип функции смены цифры, пока недоработано

ISR (TIMER1_COMPA_vect)
{
     a22:	1f 92       	push	r1
     a24:	0f 92       	push	r0
     a26:	0f b6       	in	r0, 0x3f	; 63
     a28:	0f 92       	push	r0
     a2a:	11 24       	eor	r1, r1
     a2c:	2f 93       	push	r18
     a2e:	3f 93       	push	r19
     a30:	4f 93       	push	r20
     a32:	5f 93       	push	r21
     a34:	6f 93       	push	r22
     a36:	7f 93       	push	r23
     a38:	8f 93       	push	r24
     a3a:	9f 93       	push	r25
     a3c:	af 93       	push	r26
     a3e:	bf 93       	push	r27
     a40:	ef 93       	push	r30
     a42:	ff 93       	push	r31
	time_100ms++;
     a44:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <time_100ms>
     a48:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <time_100ms+0x1>
     a4c:	01 96       	adiw	r24, 0x01	; 1
     a4e:	90 93 29 01 	sts	0x0129, r25	; 0x800129 <time_100ms+0x1>
     a52:	80 93 28 01 	sts	0x0128, r24	; 0x800128 <time_100ms>
	if(time_100ms%600 == 0)
     a56:	40 91 28 01 	lds	r20, 0x0128	; 0x800128 <time_100ms>
     a5a:	50 91 29 01 	lds	r21, 0x0129	; 0x800129 <time_100ms+0x1>
     a5e:	9a 01       	movw	r18, r20
     a60:	36 95       	lsr	r19
     a62:	27 95       	ror	r18
     a64:	36 95       	lsr	r19
     a66:	27 95       	ror	r18
     a68:	36 95       	lsr	r19
     a6a:	27 95       	ror	r18
     a6c:	af e4       	ldi	r26, 0x4F	; 79
     a6e:	bb e1       	ldi	r27, 0x1B	; 27
     a70:	b0 d5       	rcall	.+2912   	; 0x15d2 <__umulhisi3>
     a72:	96 95       	lsr	r25
     a74:	87 95       	ror	r24
     a76:	96 95       	lsr	r25
     a78:	87 95       	ror	r24
     a7a:	96 95       	lsr	r25
     a7c:	87 95       	ror	r24
     a7e:	68 e5       	ldi	r22, 0x58	; 88
     a80:	72 e0       	ldi	r23, 0x02	; 2
     a82:	86 9f       	mul	r24, r22
     a84:	90 01       	movw	r18, r0
     a86:	87 9f       	mul	r24, r23
     a88:	30 0d       	add	r19, r0
     a8a:	96 9f       	mul	r25, r22
     a8c:	30 0d       	add	r19, r0
     a8e:	11 24       	eor	r1, r1
     a90:	42 17       	cp	r20, r18
     a92:	53 07       	cpc	r21, r19
     a94:	a9 f5       	brne	.+106    	; 0xb00 <__vector_6+0xde>
	{
		if((time_100ms/600)>=1440)
     a96:	80 91 28 01 	lds	r24, 0x0128	; 0x800128 <time_100ms>
     a9a:	90 91 29 01 	lds	r25, 0x0129	; 0x800129 <time_100ms+0x1>
			time_100ms = 0;
		display = time_100ms/600;
     a9e:	20 91 28 01 	lds	r18, 0x0128	; 0x800128 <time_100ms>
     aa2:	30 91 29 01 	lds	r19, 0x0129	; 0x800129 <time_100ms+0x1>
     aa6:	36 95       	lsr	r19
     aa8:	27 95       	ror	r18
     aaa:	36 95       	lsr	r19
     aac:	27 95       	ror	r18
     aae:	36 95       	lsr	r19
     ab0:	27 95       	ror	r18
     ab2:	8f d5       	rcall	.+2846   	; 0x15d2 <__umulhisi3>
     ab4:	96 95       	lsr	r25
     ab6:	87 95       	ror	r24
     ab8:	96 95       	lsr	r25
     aba:	87 95       	ror	r24
     abc:	96 95       	lsr	r25
     abe:	87 95       	ror	r24
     ac0:	90 93 27 01 	sts	0x0127, r25	; 0x800127 <display+0x1>
     ac4:	80 93 26 01 	sts	0x0126, r24	; 0x800126 <display>
		if((display%60) == 30)
     ac8:	40 91 26 01 	lds	r20, 0x0126	; 0x800126 <display>
     acc:	50 91 27 01 	lds	r21, 0x0127	; 0x800127 <display+0x1>
     ad0:	9a 01       	movw	r18, r20
     ad2:	a9 e8       	ldi	r26, 0x89	; 137
     ad4:	b8 e8       	ldi	r27, 0x88	; 136
     ad6:	7d d5       	rcall	.+2810   	; 0x15d2 <__umulhisi3>
     ad8:	96 95       	lsr	r25
     ada:	87 95       	ror	r24
     adc:	92 95       	swap	r25
     ade:	82 95       	swap	r24
     ae0:	8f 70       	andi	r24, 0x0F	; 15
     ae2:	89 27       	eor	r24, r25
     ae4:	9f 70       	andi	r25, 0x0F	; 15
     ae6:	89 27       	eor	r24, r25
     ae8:	6c e3       	ldi	r22, 0x3C	; 60
     aea:	68 9f       	mul	r22, r24
     aec:	90 01       	movw	r18, r0
     aee:	69 9f       	mul	r22, r25
     af0:	30 0d       	add	r19, r0
     af2:	11 24       	eor	r1, r1
     af4:	42 1b       	sub	r20, r18
     af6:	53 0b       	sbc	r21, r19
     af8:	4e 31       	cpi	r20, 0x1E	; 30
     afa:	51 05       	cpc	r21, r1
     afc:	09 f4       	brne	.+2      	; 0xb00 <__vector_6+0xde>
			anti_catod(); //каждые пол часа антиотравление катодов
     afe:	7a df       	rcall	.-268    	; 0x9f4 <anti_catod>
	}
}
     b00:	ff 91       	pop	r31
     b02:	ef 91       	pop	r30
     b04:	bf 91       	pop	r27
     b06:	af 91       	pop	r26
     b08:	9f 91       	pop	r25
     b0a:	8f 91       	pop	r24
     b0c:	7f 91       	pop	r23
     b0e:	6f 91       	pop	r22
     b10:	5f 91       	pop	r21
     b12:	4f 91       	pop	r20
     b14:	3f 91       	pop	r19
     b16:	2f 91       	pop	r18
     b18:	0f 90       	pop	r0
     b1a:	0f be       	out	0x3f, r0	; 63
     b1c:	0f 90       	pop	r0
     b1e:	1f 90       	pop	r1
     b20:	18 95       	reti

00000b22 <FM_setRegister>:

const int RDA5807M_BandLowerLimits[5] PROGMEM = {8700, 7600, 7600, 6500, 5000};
const int RDA5807M_BandHigherLimits[5] PROGMEM = {10800, 9100, 10800, 7600,	6500};
const int RDA5807M_ChannelSpacings[4] PROGMEM = {100, 200, 50, 25};
	
void FM_setRegister(uint8_t reg, uint16_t value) {
     b22:	cf 93       	push	r28
     b24:	df 93       	push	r29
     b26:	c6 2f       	mov	r28, r22
     b28:	d7 2f       	mov	r29, r23
	i2cMasterUploadBuf(reg);
     b2a:	fa db       	rcall	.-2060   	; 0x320 <i2cMasterUploadBuf>
	i2cMasterUploadBuf(value>>8);
     b2c:	8d 2f       	mov	r24, r29
     b2e:	f8 db       	rcall	.-2064   	; 0x320 <i2cMasterUploadBuf>
	reg = (0x00FF & value);
	i2cMasterUploadBuf(reg);
     b30:	8c 2f       	mov	r24, r28
     b32:	f6 db       	rcall	.-2068   	; 0x320 <i2cMasterUploadBuf>
	i2cMasterSendBuf(RDA5807M_I2C_ADDR_W);
     b34:	81 e1       	ldi	r24, 0x11	; 17
     b36:	07 dc       	rcall	.-2034   	; 0x346 <i2cMasterSendBuf>
}
     b38:	df 91       	pop	r29
     b3a:	cf 91       	pop	r28
     b3c:	08 95       	ret

00000b3e <FM_getRegister>:

uint16_t FM_getRegister(uint8_t reg) {
	uint16_t result;
	i2cMasterUploadBuf(reg);
     b3e:	f0 db       	rcall	.-2080   	; 0x320 <i2cMasterUploadBuf>
	i2cMasterReceive(RDA5807M_I2C_ADDR_W, 2);
     b40:	62 e0       	ldi	r22, 0x02	; 2
     b42:	81 e1       	ldi	r24, 0x11	; 17
     b44:	15 dc       	rcall	.-2006   	; 0x370 <i2cMasterReceive>
	for(uint8_t i=0;i<2;i++)
	i2cMasterDownloadBufIndex((uint8_t*)&a[i] , i);
     b46:	60 e0       	ldi	r22, 0x00	; 0
     b48:	8b e3       	ldi	r24, 0x3B	; 59
     b4a:	91 e0       	ldi	r25, 0x01	; 1
     b4c:	2e dc       	rcall	.-1956   	; 0x3aa <i2cMasterDownloadBufIndex>
     b4e:	61 e0       	ldi	r22, 0x01	; 1
     b50:	8c e3       	ldi	r24, 0x3C	; 60
     b52:	91 e0       	ldi	r25, 0x01	; 1
     b54:	2a dc       	rcall	.-1964   	; 0x3aa <i2cMasterDownloadBufIndex>
	result = (uint16_t)a[0] << 8;
     b56:	eb e3       	ldi	r30, 0x3B	; 59
     b58:	f1 e0       	ldi	r31, 0x01	; 1
     b5a:	80 81       	ld	r24, Z
     b5c:	90 e0       	ldi	r25, 0x00	; 0
     b5e:	98 2f       	mov	r25, r24
     b60:	88 27       	eor	r24, r24
	result |= a[1];
     b62:	21 81       	ldd	r18, Z+1	; 0x01
	return result;
}
     b64:	82 2b       	or	r24, r18
     b66:	08 95       	ret

00000b68 <FM_updateRegister>:

void FM_updateRegister(uint8_t reg,uint16_t mask, uint16_t value) {
     b68:	ff 92       	push	r15
     b6a:	0f 93       	push	r16
     b6c:	1f 93       	push	r17
     b6e:	cf 93       	push	r28
     b70:	df 93       	push	r29
     b72:	f8 2e       	mov	r15, r24
     b74:	eb 01       	movw	r28, r22
     b76:	8a 01       	movw	r16, r20
	FM_setRegister(reg, FM_getRegister(reg) & ~mask | value);
     b78:	e2 df       	rcall	.-60     	; 0xb3e <FM_getRegister>
     b7a:	c0 95       	com	r28
     b7c:	d0 95       	com	r29
     b7e:	8c 23       	and	r24, r28
     b80:	9d 23       	and	r25, r29
     b82:	bc 01       	movw	r22, r24
     b84:	60 2b       	or	r22, r16
     b86:	71 2b       	or	r23, r17
     b88:	8f 2d       	mov	r24, r15
     b8a:	cb df       	rcall	.-106    	; 0xb22 <FM_setRegister>
}
     b8c:	df 91       	pop	r29
     b8e:	cf 91       	pop	r28
     b90:	1f 91       	pop	r17
     b92:	0f 91       	pop	r16
     b94:	ff 90       	pop	r15
     b96:	08 95       	ret

00000b98 <FM__init>:

void FM__init (void) {
	FM_setRegister(RDA5807M_REG_CONFIG, RDA5807M_FLG_DHIZ | RDA5807M_FLG_DMUTE | RDA5807M_FLG_BASS | RDA5807M_FLG_SEEKUP | RDA5807M_FLG_RDS | RDA5807M_FLG_NEW | RDA5807M_FLG_ENABLE);
     b98:	6d e0       	ldi	r22, 0x0D	; 13
     b9a:	72 ed       	ldi	r23, 0xD2	; 210
     b9c:	82 e0       	ldi	r24, 0x02	; 2
     b9e:	c1 df       	rcall	.-126    	; 0xb22 <FM_setRegister>
     ba0:	08 95       	ret

00000ba2 <FM_setTime>:
}


uint16_t FM_setTime(uint16_t old_time) {
     ba2:	3f 92       	push	r3
     ba4:	4f 92       	push	r4
     ba6:	5f 92       	push	r5
     ba8:	6f 92       	push	r6
     baa:	7f 92       	push	r7
     bac:	8f 92       	push	r8
     bae:	9f 92       	push	r9
     bb0:	af 92       	push	r10
     bb2:	bf 92       	push	r11
     bb4:	cf 92       	push	r12
     bb6:	df 92       	push	r13
     bb8:	ef 92       	push	r14
     bba:	ff 92       	push	r15
     bbc:	0f 93       	push	r16
     bbe:	1f 93       	push	r17
     bc0:	cf 93       	push	r28
     bc2:	df 93       	push	r29
     bc4:	cd b7       	in	r28, 0x3d	; 61
     bc6:	de b7       	in	r29, 0x3e	; 62
     bc8:	62 97       	sbiw	r28, 0x12	; 18
     bca:	0f b6       	in	r0, 0x3f	; 63
     bcc:	f8 94       	cli
     bce:	de bf       	out	0x3e, r29	; 62
     bd0:	0f be       	out	0x3f, r0	; 63
     bd2:	cd bf       	out	0x3d, r28	; 61
     bd4:	4c 01       	movw	r8, r24
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
	
	for(int h=0;h<3;h++)
     bd6:	e1 2c       	mov	r14, r1
     bd8:	f1 2c       	mov	r15, r1
	
	uint16_t time_rds[3];
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
     bda:	a1 2c       	mov	r10, r1
     bdc:	b1 2c       	mov	r11, r1
uint16_t FM_setTime(uint16_t old_time) {
	
	uint16_t time_rds[3];
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
     bde:	c1 2c       	mov	r12, r1
     be0:	d1 2c       	mov	r13, r1
			{
				UART_Send_Str("QTime: ");
				UART_Send_Char((mins/60)/10+0x30);
				UART_Send_Char((mins/60)%10+0x30);
				UART_Send_Str(":");
				UART_Send_Char((mins%60)/10+0x30);
     be2:	0f 2e       	mov	r0, r31
     be4:	fc e3       	ldi	r31, 0x3C	; 60
     be6:	6f 2e       	mov	r6, r31
     be8:	f0 2d       	mov	r31, r0
				UART_Send_Char((mins%60)%10+0x30);
				UART_Send_Char(13);
				time_rds[h] = mins;
				old_time=mins;
				
				if((h == 2)&((((int)(time_rds[1] - time_rds[0]) == 1)&((int)(time_rds[2] - time_rds[1]) == 1))))
     bea:	77 24       	eor	r7, r7
     bec:	73 94       	inc	r7
     bee:	41 2c       	mov	r4, r1
				{
					mins -= 30 * (offset & 0x1F);
				}
				else
				{
					mins += 30 * (offset & 0x1F);
     bf0:	0f 2e       	mov	r0, r31
     bf2:	fe e1       	ldi	r31, 0x1E	; 30
     bf4:	5f 2e       	mov	r5, r31
     bf6:	f0 2d       	mov	r31, r0
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
	
	for(int h=0;h<3;h++)
	{
		i2cMasterUploadBuf(0x0A);
     bf8:	8a e0       	ldi	r24, 0x0A	; 10
     bfa:	92 db       	rcall	.-2268   	; 0x320 <i2cMasterUploadBuf>
		i2cMasterReceive(RDA5807M_I2C_ADDR_R, 12);
     bfc:	6c e0       	ldi	r22, 0x0C	; 12
     bfe:	80 e1       	ldi	r24, 0x10	; 16
     c00:	b7 db       	rcall	.-2194   	; 0x370 <i2cMasterReceive>
     c02:	0d e2       	ldi	r16, 0x2D	; 45
     c04:	11 e0       	ldi	r17, 0x01	; 1
		for(uint8_t i=0;i<12;i++)
     c06:	31 2c       	mov	r3, r1
		i2cMasterDownloadBufIndex((uint8_t*)&b[i] , i);
     c08:	63 2d       	mov	r22, r3
     c0a:	c8 01       	movw	r24, r16
     c0c:	ce db       	rcall	.-2148   	; 0x3aa <i2cMasterDownloadBufIndex>
	
	for(int h=0;h<3;h++)
	{
		i2cMasterUploadBuf(0x0A);
		i2cMasterReceive(RDA5807M_I2C_ADDR_R, 12);
		for(uint8_t i=0;i<12;i++)
     c0e:	33 94       	inc	r3
     c10:	0f 5f       	subi	r16, 0xFF	; 255
     c12:	1f 4f       	sbci	r17, 0xFF	; 255
     c14:	2c e0       	ldi	r18, 0x0C	; 12
     c16:	32 12       	cpse	r3, r18
     c18:	f7 cf       	rjmp	.-18     	; 0xc08 <FM_setTime+0x66>
     c1a:	fe 01       	movw	r30, r28
     c1c:	37 96       	adiw	r30, 0x07	; 7
     c1e:	20 e0       	ldi	r18, 0x00	; 0
     c20:	30 e0       	ldi	r19, 0x00	; 0
		i2cMasterDownloadBufIndex((uint8_t*)&b[i] , i);
		
		for (uint8_t i = 0; i < 6; i++)
		{
			RDS[i] = 256 * b[i*2] + b[i*2+1];
     c22:	d9 01       	movw	r26, r18
     c24:	a3 5d       	subi	r26, 0xD3	; 211
     c26:	be 4f       	sbci	r27, 0xFE	; 254
     c28:	8c 91       	ld	r24, X
     c2a:	d9 01       	movw	r26, r18
     c2c:	a2 5d       	subi	r26, 0xD2	; 210
     c2e:	be 4f       	sbci	r27, 0xFE	; 254
     c30:	4c 91       	ld	r20, X
     c32:	90 e0       	ldi	r25, 0x00	; 0
     c34:	98 2f       	mov	r25, r24
     c36:	88 27       	eor	r24, r24
     c38:	84 0f       	add	r24, r20
     c3a:	91 1d       	adc	r25, r1
     c3c:	81 93       	st	Z+, r24
     c3e:	91 93       	st	Z+, r25
     c40:	2e 5f       	subi	r18, 0xFE	; 254
     c42:	3f 4f       	sbci	r19, 0xFF	; 255
		i2cMasterUploadBuf(0x0A);
		i2cMasterReceive(RDA5807M_I2C_ADDR_R, 12);
		for(uint8_t i=0;i<12;i++)
		i2cMasterDownloadBufIndex((uint8_t*)&b[i] , i);
		
		for (uint8_t i = 0; i < 6; i++)
     c44:	2c 30       	cpi	r18, 0x0C	; 12
     c46:	31 05       	cpc	r19, r1
     c48:	61 f7       	brne	.-40     	; 0xc22 <FM_setTime+0x80>
		uint16_t rdssynchro = RDS[0] & 0x1000;
		uint16_t rdsblockerror = RDS[1] & 0x000C;
		
		uint16_t rdsGroupType = 0x0A | ((block2 & 0xF000) >> 8) | ((block2 & 0x0800) >> 11);
		
		if (rdssynchro != 0x1000){  // RDS not synchronised or tuning changed, reset all the RDS info.
     c4a:	8f 81       	ldd	r24, Y+7	; 0x07
     c4c:	98 85       	ldd	r25, Y+8	; 0x08
     c4e:	94 ff       	sbrs	r25, 4
     c50:	12 c1       	rjmp	.+548    	; 0xe76 <FM_setTime+0x2d4>
		for (uint8_t i = 0; i < 6; i++)
		{
			RDS[i] = 256 * b[i*2] + b[i*2+1];
		}
		uint16_t block1 = RDS[2];
		uint16_t block2 = RDS[3];
     c52:	8d 85       	ldd	r24, Y+13	; 0x0d
     c54:	9e 85       	ldd	r25, Y+14	; 0x0e
			
			rdsGroupType = 0;
			mins = 0;
		}
		
		switch (rdsGroupType) {
     c56:	9c 01       	movw	r18, r24
     c58:	22 27       	eor	r18, r18
     c5a:	30 7f       	andi	r19, 0xF0	; 240
     c5c:	23 2f       	mov	r18, r19
     c5e:	33 27       	eor	r19, r19
     c60:	88 27       	eor	r24, r24
     c62:	98 70       	andi	r25, 0x08	; 8
     c64:	89 2f       	mov	r24, r25
     c66:	99 27       	eor	r25, r25
     c68:	86 95       	lsr	r24
     c6a:	86 95       	lsr	r24
     c6c:	86 95       	lsr	r24
     c6e:	82 2b       	or	r24, r18
     c70:	93 2b       	or	r25, r19
     c72:	8a 60       	ori	r24, 0x0A	; 10
     c74:	8a 34       	cpi	r24, 0x4A	; 74
     c76:	91 05       	cpc	r25, r1
     c78:	09 f0       	breq	.+2      	; 0xc7c <FM_setTime+0xda>
     c7a:	ff c0       	rjmp	.+510    	; 0xe7a <FM_setTime+0x2d8>
		{
			RDS[i] = 256 * b[i*2] + b[i*2+1];
		}
		uint16_t block1 = RDS[2];
		uint16_t block2 = RDS[3];
		uint16_t block3 = RDS[4];
     c7c:	4f 85       	ldd	r20, Y+15	; 0x0f
     c7e:	58 89       	ldd	r21, Y+16	; 0x10
		uint16_t block4 = RDS[5];	
     c80:	29 89       	ldd	r18, Y+17	; 0x11
     c82:	3a 89       	ldd	r19, Y+18	; 0x12
		}
		
		switch (rdsGroupType) {
			case 0x4A:
			// РІСЂРµРјСЏ Рё РґР°С‚Р°
			if(rdsblockerror<3)
     c84:	89 85       	ldd	r24, Y+9	; 0x09
     c86:	9a 85       	ldd	r25, Y+10	; 0x0a
     c88:	8c 70       	andi	r24, 0x0C	; 12
     c8a:	99 27       	eor	r25, r25
     c8c:	03 97       	sbiw	r24, 0x03	; 3
     c8e:	08 f0       	brcs	.+2      	; 0xc92 <FM_setTime+0xf0>
     c90:	41 c0       	rjmp	.+130    	; 0xd14 <FM_setTime+0x172>
			{ // limit RDS data errors as we have no correction code
				offset = (block4) & 0x003F; // 6 bits
				mins = (block4 >> 6) & 0x003F; // 6 bits
     c92:	c9 01       	movw	r24, r18
     c94:	00 24       	eor	r0, r0
     c96:	88 0f       	add	r24, r24
     c98:	99 1f       	adc	r25, r25
     c9a:	00 1c       	adc	r0, r0
     c9c:	88 0f       	add	r24, r24
     c9e:	99 1f       	adc	r25, r25
     ca0:	00 1c       	adc	r0, r0
     ca2:	89 2f       	mov	r24, r25
     ca4:	90 2d       	mov	r25, r0
     ca6:	8f 73       	andi	r24, 0x3F	; 63
     ca8:	99 27       	eor	r25, r25
				mins += 60 * (((block3 & 0x0001) << 4) | ((block4 >> 12) & 0x000F));
     caa:	41 70       	andi	r20, 0x01	; 1
     cac:	55 27       	eor	r21, r21
     cae:	42 95       	swap	r20
     cb0:	52 95       	swap	r21
     cb2:	50 7f       	andi	r21, 0xF0	; 240
     cb4:	54 27       	eor	r21, r20
     cb6:	40 7f       	andi	r20, 0xF0	; 240
     cb8:	54 27       	eor	r21, r20
     cba:	b9 01       	movw	r22, r18
     cbc:	67 2f       	mov	r22, r23
     cbe:	77 27       	eor	r23, r23
     cc0:	62 95       	swap	r22
     cc2:	6f 70       	andi	r22, 0x0F	; 15
     cc4:	46 2b       	or	r20, r22
     cc6:	57 2b       	or	r21, r23
     cc8:	64 9e       	mul	r6, r20
     cca:	60 01       	movw	r12, r0
     ccc:	65 9e       	mul	r6, r21
     cce:	d0 0c       	add	r13, r0
     cd0:	11 24       	eor	r1, r1
     cd2:	c8 0e       	add	r12, r24
     cd4:	d9 1e       	adc	r13, r25
				
				if (offset & 0x20)//Р·РЅР°Рє СЃРґРІРёРіР° С‡Р°СЃРѕРІРѕРіРѕ РїРѕСЏСЃР°, СЃРІРёРі Р·Р°РґР°РµС‚СЃСЏ РїРѕР»СѓС‡Р°СЃР°РјРё
     cd6:	25 ff       	sbrs	r18, 5
     cd8:	0a c0       	rjmp	.+20     	; 0xcee <FM_setTime+0x14c>
				{
					mins -= 30 * (offset & 0x1F);
     cda:	2f 71       	andi	r18, 0x1F	; 31
     cdc:	33 27       	eor	r19, r19
     cde:	52 9e       	mul	r5, r18
     ce0:	c0 01       	movw	r24, r0
     ce2:	53 9e       	mul	r5, r19
     ce4:	90 0d       	add	r25, r0
     ce6:	11 24       	eor	r1, r1
     ce8:	c8 1a       	sub	r12, r24
     cea:	d9 0a       	sbc	r13, r25
     cec:	09 c0       	rjmp	.+18     	; 0xd00 <FM_setTime+0x15e>
				}
				else
				{
					mins += 30 * (offset & 0x1F);
     cee:	2f 71       	andi	r18, 0x1F	; 31
     cf0:	33 27       	eor	r19, r19
     cf2:	52 9e       	mul	r5, r18
     cf4:	c0 01       	movw	r24, r0
     cf6:	53 9e       	mul	r5, r19
     cf8:	90 0d       	add	r25, r0
     cfa:	11 24       	eor	r1, r1
     cfc:	c8 0e       	add	r12, r24
     cfe:	d9 1e       	adc	r13, r25
				}
				
				if(!((mins>480) & (mins<=1440)))
     d00:	c6 01       	movw	r24, r12
     d02:	81 5e       	subi	r24, 0xE1	; 225
     d04:	91 40       	sbci	r25, 0x01	; 1
     d06:	80 3c       	cpi	r24, 0xC0	; 192
     d08:	93 40       	sbci	r25, 0x03	; 3
     d0a:	20 f0       	brcs	.+8      	; 0xd14 <FM_setTime+0x172>
				{
					mins -= 1440;
     d0c:	80 ea       	ldi	r24, 0xA0	; 160
     d0e:	c8 1a       	sub	r12, r24
     d10:	85 e0       	ldi	r24, 0x05	; 5
     d12:	d8 0a       	sbc	r13, r24
				}
			}

			if(old_time!=mins)
     d14:	c8 14       	cp	r12, r8
     d16:	d9 04       	cpc	r13, r9
     d18:	09 f4       	brne	.+2      	; 0xd1c <FM_setTime+0x17a>
     d1a:	a8 c0       	rjmp	.+336    	; 0xe6c <FM_setTime+0x2ca>
			{
				UART_Send_Str("QTime: ");
     d1c:	81 ed       	ldi	r24, 0xD1	; 209
     d1e:	90 e0       	ldi	r25, 0x00	; 0
     d20:	1a d4       	rcall	.+2100   	; 0x1556 <UART_Send_Str>
				UART_Send_Char((mins/60)/10+0x30);
     d22:	96 01       	movw	r18, r12
     d24:	36 95       	lsr	r19
     d26:	27 95       	ror	r18
     d28:	36 95       	lsr	r19
     d2a:	27 95       	ror	r18
     d2c:	36 95       	lsr	r19
     d2e:	27 95       	ror	r18
     d30:	af e4       	ldi	r26, 0x4F	; 79
     d32:	bb e1       	ldi	r27, 0x1B	; 27
     d34:	4e d4       	rcall	.+2204   	; 0x15d2 <__umulhisi3>
     d36:	96 95       	lsr	r25
     d38:	87 95       	ror	r24
     d3a:	96 95       	lsr	r25
     d3c:	87 95       	ror	r24
     d3e:	96 95       	lsr	r25
     d40:	87 95       	ror	r24
     d42:	80 5d       	subi	r24, 0xD0	; 208
     d44:	04 d4       	rcall	.+2056   	; 0x154e <UART_Send_Char>
				UART_Send_Char((mins/60)%10+0x30);
     d46:	96 01       	movw	r18, r12
     d48:	a9 e8       	ldi	r26, 0x89	; 137
     d4a:	b8 e8       	ldi	r27, 0x88	; 136
     d4c:	42 d4       	rcall	.+2180   	; 0x15d2 <__umulhisi3>
     d4e:	8c 01       	movw	r16, r24
     d50:	16 95       	lsr	r17
     d52:	07 95       	ror	r16
     d54:	12 95       	swap	r17
     d56:	02 95       	swap	r16
     d58:	0f 70       	andi	r16, 0x0F	; 15
     d5a:	01 27       	eor	r16, r17
     d5c:	1f 70       	andi	r17, 0x0F	; 15
     d5e:	01 27       	eor	r16, r17
     d60:	98 01       	movw	r18, r16
     d62:	ad ec       	ldi	r26, 0xCD	; 205
     d64:	bc ec       	ldi	r27, 0xCC	; 204
     d66:	35 d4       	rcall	.+2154   	; 0x15d2 <__umulhisi3>
     d68:	96 95       	lsr	r25
     d6a:	87 95       	ror	r24
     d6c:	96 95       	lsr	r25
     d6e:	87 95       	ror	r24
     d70:	96 95       	lsr	r25
     d72:	87 95       	ror	r24
     d74:	9c 01       	movw	r18, r24
     d76:	22 0f       	add	r18, r18
     d78:	33 1f       	adc	r19, r19
     d7a:	88 0f       	add	r24, r24
     d7c:	99 1f       	adc	r25, r25
     d7e:	88 0f       	add	r24, r24
     d80:	99 1f       	adc	r25, r25
     d82:	88 0f       	add	r24, r24
     d84:	99 1f       	adc	r25, r25
     d86:	82 0f       	add	r24, r18
     d88:	93 1f       	adc	r25, r19
     d8a:	98 01       	movw	r18, r16
     d8c:	28 1b       	sub	r18, r24
     d8e:	39 0b       	sbc	r19, r25
     d90:	c9 01       	movw	r24, r18
     d92:	80 5d       	subi	r24, 0xD0	; 208
     d94:	dc d3       	rcall	.+1976   	; 0x154e <UART_Send_Char>
				UART_Send_Str(":");
     d96:	89 ed       	ldi	r24, 0xD9	; 217
     d98:	90 e0       	ldi	r25, 0x00	; 0
     d9a:	dd d3       	rcall	.+1978   	; 0x1556 <UART_Send_Str>
				UART_Send_Char((mins%60)/10+0x30);
     d9c:	60 9e       	mul	r6, r16
     d9e:	c0 01       	movw	r24, r0
     da0:	61 9e       	mul	r6, r17
     da2:	90 0d       	add	r25, r0
     da4:	11 24       	eor	r1, r1
     da6:	46 01       	movw	r8, r12
     da8:	88 1a       	sub	r8, r24
     daa:	99 0a       	sbc	r9, r25
     dac:	94 01       	movw	r18, r8
     dae:	ad ec       	ldi	r26, 0xCD	; 205
     db0:	bc ec       	ldi	r27, 0xCC	; 204
     db2:	0f d4       	rcall	.+2078   	; 0x15d2 <__umulhisi3>
     db4:	8c 01       	movw	r16, r24
     db6:	16 95       	lsr	r17
     db8:	07 95       	ror	r16
     dba:	16 95       	lsr	r17
     dbc:	07 95       	ror	r16
     dbe:	16 95       	lsr	r17
     dc0:	07 95       	ror	r16
     dc2:	80 e3       	ldi	r24, 0x30	; 48
     dc4:	80 0f       	add	r24, r16
     dc6:	c3 d3       	rcall	.+1926   	; 0x154e <UART_Send_Char>
				UART_Send_Char((mins%60)%10+0x30);
     dc8:	c8 01       	movw	r24, r16
     dca:	88 0f       	add	r24, r24
     dcc:	99 1f       	adc	r25, r25
     dce:	00 0f       	add	r16, r16
     dd0:	11 1f       	adc	r17, r17
     dd2:	00 0f       	add	r16, r16
     dd4:	11 1f       	adc	r17, r17
     dd6:	00 0f       	add	r16, r16
     dd8:	11 1f       	adc	r17, r17
     dda:	08 0f       	add	r16, r24
     ddc:	19 1f       	adc	r17, r25
     dde:	c4 01       	movw	r24, r8
     de0:	80 1b       	sub	r24, r16
     de2:	91 0b       	sbc	r25, r17
     de4:	80 5d       	subi	r24, 0xD0	; 208
     de6:	b3 d3       	rcall	.+1894   	; 0x154e <UART_Send_Char>
				UART_Send_Char(13);
     de8:	8d e0       	ldi	r24, 0x0D	; 13
     dea:	b1 d3       	rcall	.+1890   	; 0x154e <UART_Send_Char>
				time_rds[h] = mins;
     dec:	f7 01       	movw	r30, r14
     dee:	ee 0f       	add	r30, r30
     df0:	ff 1f       	adc	r31, r31
     df2:	81 e0       	ldi	r24, 0x01	; 1
     df4:	90 e0       	ldi	r25, 0x00	; 0
     df6:	8c 0f       	add	r24, r28
     df8:	9d 1f       	adc	r25, r29
     dfa:	e8 0f       	add	r30, r24
     dfc:	f9 1f       	adc	r31, r25
     dfe:	d1 82       	std	Z+1, r13	; 0x01
     e00:	c0 82       	st	Z, r12
				old_time=mins;
				
				if((h == 2)&((((int)(time_rds[1] - time_rds[0]) == 1)&((int)(time_rds[2] - time_rds[1]) == 1))))
     e02:	4b 81       	ldd	r20, Y+3	; 0x03
     e04:	5c 81       	ldd	r21, Y+4	; 0x04
     e06:	89 81       	ldd	r24, Y+1	; 0x01
     e08:	9a 81       	ldd	r25, Y+2	; 0x02
     e0a:	9a 01       	movw	r18, r20
     e0c:	28 1b       	sub	r18, r24
     e0e:	39 0b       	sbc	r19, r25
     e10:	97 2d       	mov	r25, r7
     e12:	21 30       	cpi	r18, 0x01	; 1
     e14:	31 05       	cpc	r19, r1
     e16:	09 f0       	breq	.+2      	; 0xe1a <FM_setTime+0x278>
     e18:	94 2d       	mov	r25, r4
     e1a:	2d 81       	ldd	r18, Y+5	; 0x05
     e1c:	3e 81       	ldd	r19, Y+6	; 0x06
     e1e:	24 1b       	sub	r18, r20
     e20:	35 0b       	sbc	r19, r21
     e22:	87 2d       	mov	r24, r7
     e24:	21 30       	cpi	r18, 0x01	; 1
     e26:	31 05       	cpc	r19, r1
     e28:	09 f0       	breq	.+2      	; 0xe2c <FM_setTime+0x28a>
     e2a:	84 2d       	mov	r24, r4
     e2c:	89 23       	and	r24, r25
     e2e:	41 f0       	breq	.+16     	; 0xe40 <FM_setTime+0x29e>
     e30:	87 2d       	mov	r24, r7
     e32:	92 e0       	ldi	r25, 0x02	; 2
     e34:	e9 16       	cp	r14, r25
     e36:	f1 04       	cpc	r15, r1
     e38:	09 f0       	breq	.+2      	; 0xe3c <FM_setTime+0x29a>
     e3a:	84 2d       	mov	r24, r4
     e3c:	81 11       	cpse	r24, r1
     e3e:	2d c0       	rjmp	.+90     	; 0xe9a <FM_setTime+0x2f8>
					bad_paket = 0;
					return mins;
				}
				else
				{
					if(h==2)
     e40:	22 e0       	ldi	r18, 0x02	; 2
     e42:	e2 16       	cp	r14, r18
     e44:	f1 04       	cpc	r15, r1
     e46:	e9 f4       	brne	.+58     	; 0xe82 <FM_setTime+0x2e0>
					{
						time_rds[0]=0;
     e48:	1a 82       	std	Y+2, r1	; 0x02
     e4a:	19 82       	std	Y+1, r1	; 0x01
						time_rds[1]=0;
     e4c:	1c 82       	std	Y+4, r1	; 0x04
     e4e:	1b 82       	std	Y+3, r1	; 0x03
						time_rds[2]=0;
     e50:	1e 82       	std	Y+6, r1	; 0x06
     e52:	1d 82       	std	Y+5, r1	; 0x05
						h=0;
						bad_paket++;
     e54:	3f ef       	ldi	r19, 0xFF	; 255
     e56:	a3 1a       	sub	r10, r19
     e58:	b3 0a       	sbc	r11, r19
						if(bad_paket == 10)
     e5a:	8a e0       	ldi	r24, 0x0A	; 10
     e5c:	a8 16       	cp	r10, r24
     e5e:	b1 04       	cpc	r11, r1
     e60:	f9 f0       	breq	.+62     	; 0xea0 <FM_setTime+0x2fe>
     e62:	46 01       	movw	r8, r12
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
	
	for(int h=0;h<3;h++)
     e64:	ee 24       	eor	r14, r14
     e66:	e3 94       	inc	r14
     e68:	f1 2c       	mov	r15, r1
     e6a:	c6 ce       	rjmp	.-628    	; 0xbf8 <FM_setTime+0x56>
							
					}
				}
			}
			else
				h--;			
     e6c:	91 e0       	ldi	r25, 0x01	; 1
     e6e:	e9 1a       	sub	r14, r25
     e70:	f1 08       	sbc	r15, r1
     e72:	46 01       	movw	r8, r12
     e74:	07 c0       	rjmp	.+14     	; 0xe84 <FM_setTime+0x2e2>
		uint16_t rdsGroupType = 0x0A | ((block2 & 0xF000) >> 8) | ((block2 & 0x0800) >> 11);
		
		if (rdssynchro != 0x1000){  // RDS not synchronised or tuning changed, reset all the RDS info.
			
			rdsGroupType = 0;
			mins = 0;
     e76:	c1 2c       	mov	r12, r1
     e78:	d1 2c       	mov	r13, r1
			else
				h--;			
				break;

			default:
				h--;
     e7a:	21 e0       	ldi	r18, 0x01	; 1
     e7c:	e2 1a       	sub	r14, r18
     e7e:	f1 08       	sbc	r15, r1
				break;
     e80:	01 c0       	rjmp	.+2      	; 0xe84 <FM_setTime+0x2e2>
     e82:	46 01       	movw	r8, r12
	unsigned int RDS[6];
	char grp, ver;
	uint16_t offset = 0, mins = 0;
	uint16_t bad_paket = 0;
	
	for(int h=0;h<3;h++)
     e84:	3f ef       	ldi	r19, 0xFF	; 255
     e86:	e3 1a       	sub	r14, r19
     e88:	f3 0a       	sbc	r15, r19
     e8a:	83 e0       	ldi	r24, 0x03	; 3
     e8c:	e8 16       	cp	r14, r24
     e8e:	f1 04       	cpc	r15, r1
     e90:	0c f4       	brge	.+2      	; 0xe94 <FM_setTime+0x2f2>
     e92:	b2 ce       	rjmp	.-668    	; 0xbf8 <FM_setTime+0x56>
			default:
				h--;
				break;
		}
	}
	return 9999;
     e94:	8f e0       	ldi	r24, 0x0F	; 15
     e96:	97 e2       	ldi	r25, 0x27	; 39
     e98:	05 c0       	rjmp	.+10     	; 0xea4 <FM_setTime+0x302>
     e9a:	8c 2d       	mov	r24, r12
     e9c:	9d 2d       	mov	r25, r13
     e9e:	02 c0       	rjmp	.+4      	; 0xea4 <FM_setTime+0x302>
						h=0;
						bad_paket++;
						if(bad_paket == 10)
						{
							bad_paket = 0;
							return 3333;	
     ea0:	85 e0       	ldi	r24, 0x05	; 5
     ea2:	9d e0       	ldi	r25, 0x0D	; 13
				h--;
				break;
		}
	}
	return 9999;
}
     ea4:	62 96       	adiw	r28, 0x12	; 18
     ea6:	0f b6       	in	r0, 0x3f	; 63
     ea8:	f8 94       	cli
     eaa:	de bf       	out	0x3e, r29	; 62
     eac:	0f be       	out	0x3f, r0	; 63
     eae:	cd bf       	out	0x3d, r28	; 61
     eb0:	df 91       	pop	r29
     eb2:	cf 91       	pop	r28
     eb4:	1f 91       	pop	r17
     eb6:	0f 91       	pop	r16
     eb8:	ff 90       	pop	r15
     eba:	ef 90       	pop	r14
     ebc:	df 90       	pop	r13
     ebe:	cf 90       	pop	r12
     ec0:	bf 90       	pop	r11
     ec2:	af 90       	pop	r10
     ec4:	9f 90       	pop	r9
     ec6:	8f 90       	pop	r8
     ec8:	7f 90       	pop	r7
     eca:	6f 90       	pop	r6
     ecc:	5f 90       	pop	r5
     ece:	4f 90       	pop	r4
     ed0:	3f 90       	pop	r3
     ed2:	08 95       	ret

00000ed4 <FM_getBandAndSpacing>:

uint16_t FM_getBandAndSpacing(void) {
	uint8_t band = FM_getRegister(RDA5807M_REG_TUNING) & (RDA5807M_BAND_MASK | RDA5807M_SPACE_MASK);
     ed4:	83 e0       	ldi	r24, 0x03	; 3
     ed6:	33 de       	rcall	.-922    	; 0xb3e <FM_getRegister>
     ed8:	28 2f       	mov	r18, r24
     eda:	2f 70       	andi	r18, 0x0F	; 15
	if (band & RDA5807M_BAND_MASK == BAND_EAST && !(FM_getRegister(RDA5807M_REG_BLEND) & RDA5807M_FLG_EASTBAND65M))
	// Lower band limit is 50MHz
	band = (band >> RDA5807M_BAND_SHIFT) + 1;
	else
	band >>= RDA5807M_BAND_SHIFT;
	return ((uint16_t)space<<8 | band);
     edc:	83 70       	andi	r24, 0x03	; 3
     ede:	90 e0       	ldi	r25, 0x00	; 0
     ee0:	98 2f       	mov	r25, r24
     ee2:	88 27       	eor	r24, r24
     ee4:	26 95       	lsr	r18
     ee6:	26 95       	lsr	r18
}
     ee8:	82 2b       	or	r24, r18
     eea:	08 95       	ret

00000eec <FM_setFrequency>:

uint8_t FM_setFrequency(uint16_t frequency) {
     eec:	cf 93       	push	r28
     eee:	df 93       	push	r29
     ef0:	ec 01       	movw	r28, r24
	uint16_t spaceandband = FM_getBandAndSpacing();
     ef2:	f0 df       	rcall	.-32     	; 0xed4 <FM_getBandAndSpacing>
	uint16_t origin = pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]);
     ef4:	9c 01       	movw	r18, r24
     ef6:	33 27       	eor	r19, r19
     ef8:	f9 01       	movw	r30, r18
     efa:	ee 0f       	add	r30, r30
     efc:	ff 1f       	adc	r31, r31
     efe:	e2 50       	subi	r30, 0x02	; 2
     f00:	ff 4f       	sbci	r31, 0xFF	; 255
     f02:	45 91       	lpm	r20, Z+
     f04:	54 91       	lpm	r21, Z
	// Check that specified frequency falls within our current band limits
	if (frequency < origin || frequency > pgm_read_word(&RDA5807M_BandHigherLimits[spaceandband & 0x00FF]))
     f06:	c4 17       	cp	r28, r20
     f08:	d5 07       	cpc	r29, r21
     f0a:	08 f4       	brcc	.+2      	; 0xf0e <FM_setFrequency+0x22>
     f0c:	38 c0       	rjmp	.+112    	; 0xf7e <FM_setFrequency+0x92>
     f0e:	f9 01       	movw	r30, r18
     f10:	ee 0f       	add	r30, r30
     f12:	ff 1f       	adc	r31, r31
     f14:	ec 50       	subi	r30, 0x0C	; 12
     f16:	ff 4f       	sbci	r31, 0xFF	; 255
     f18:	25 91       	lpm	r18, Z+
     f1a:	34 91       	lpm	r19, Z
     f1c:	2c 17       	cp	r18, r28
     f1e:	3d 07       	cpc	r19, r29
     f20:	80 f1       	brcs	.+96     	; 0xf82 <FM_setFrequency+0x96>
	return 1;
	// Adjust start offset
	frequency -= origin;
	uint8_t spacing = pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]);
     f22:	e9 2f       	mov	r30, r25
     f24:	ff 27       	eor	r31, r31
     f26:	ee 0f       	add	r30, r30
     f28:	ff 1f       	adc	r31, r31
     f2a:	e4 51       	subi	r30, 0x14	; 20
     f2c:	ff 4f       	sbci	r31, 0xFF	; 255
     f2e:	e4 91       	lpm	r30, Z
	// Check that the given frequency can be tuned given current channel spacing
	if (frequency * 10 % spacing) return 1;
     f30:	c4 1b       	sub	r28, r20
     f32:	d5 0b       	sbc	r29, r21
     f34:	ce 01       	movw	r24, r28
     f36:	88 0f       	add	r24, r24
     f38:	99 1f       	adc	r25, r25
     f3a:	cc 0f       	add	r28, r28
     f3c:	dd 1f       	adc	r29, r29
     f3e:	cc 0f       	add	r28, r28
     f40:	dd 1f       	adc	r29, r29
     f42:	cc 0f       	add	r28, r28
     f44:	dd 1f       	adc	r29, r29
     f46:	c8 0f       	add	r28, r24
     f48:	d9 1f       	adc	r29, r25
     f4a:	f0 e0       	ldi	r31, 0x00	; 0
     f4c:	ce 01       	movw	r24, r28
     f4e:	bf 01       	movw	r22, r30
     f50:	10 d3       	rcall	.+1568   	; 0x1572 <__udivmodhi4>
     f52:	89 2b       	or	r24, r25
     f54:	c1 f4       	brne	.+48     	; 0xf86 <FM_setFrequency+0x9a>
	// Attempt to tune to the requested frequency
	FM_updateRegister(RDA5807M_REG_TUNING, RDA5807M_CHAN_MASK | RDA5807M_FLG_TUNE,((frequency * 10 / spacing) << RDA5807M_CHAN_SHIFT) | RDA5807M_FLG_TUNE);
     f56:	ce 01       	movw	r24, r28
     f58:	bf 01       	movw	r22, r30
     f5a:	0b d3       	rcall	.+1558   	; 0x1572 <__udivmodhi4>
     f5c:	ab 01       	movw	r20, r22
     f5e:	00 24       	eor	r0, r0
     f60:	56 95       	lsr	r21
     f62:	47 95       	ror	r20
     f64:	07 94       	ror	r0
     f66:	56 95       	lsr	r21
     f68:	47 95       	ror	r20
     f6a:	07 94       	ror	r0
     f6c:	54 2f       	mov	r21, r20
     f6e:	40 2d       	mov	r20, r0
     f70:	40 61       	ori	r20, 0x10	; 16
     f72:	60 ed       	ldi	r22, 0xD0	; 208
     f74:	7f ef       	ldi	r23, 0xFF	; 255
     f76:	83 e0       	ldi	r24, 0x03	; 3
     f78:	f7 dd       	rcall	.-1042   	; 0xb68 <FM_updateRegister>
	return 0;
     f7a:	80 e0       	ldi	r24, 0x00	; 0
     f7c:	05 c0       	rjmp	.+10     	; 0xf88 <FM_setFrequency+0x9c>
uint8_t FM_setFrequency(uint16_t frequency) {
	uint16_t spaceandband = FM_getBandAndSpacing();
	uint16_t origin = pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]);
	// Check that specified frequency falls within our current band limits
	if (frequency < origin || frequency > pgm_read_word(&RDA5807M_BandHigherLimits[spaceandband & 0x00FF]))
	return 1;
     f7e:	81 e0       	ldi	r24, 0x01	; 1
     f80:	03 c0       	rjmp	.+6      	; 0xf88 <FM_setFrequency+0x9c>
     f82:	81 e0       	ldi	r24, 0x01	; 1
     f84:	01 c0       	rjmp	.+2      	; 0xf88 <FM_setFrequency+0x9c>
	// Adjust start offset
	frequency -= origin;
	uint8_t spacing = pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]);
	// Check that the given frequency can be tuned given current channel spacing
	if (frequency * 10 % spacing) return 1;
     f86:	81 e0       	ldi	r24, 0x01	; 1
	// Attempt to tune to the requested frequency
	FM_updateRegister(RDA5807M_REG_TUNING, RDA5807M_CHAN_MASK | RDA5807M_FLG_TUNE,((frequency * 10 / spacing) << RDA5807M_CHAN_SHIFT) | RDA5807M_FLG_TUNE);
	return 0;
}
     f88:	df 91       	pop	r29
     f8a:	cf 91       	pop	r28
     f8c:	08 95       	ret

00000f8e <FM_getFrequency>:

uint16_t FM_getFrequency(void) {
     f8e:	0f 93       	push	r16
     f90:	1f 93       	push	r17
     f92:	cf 93       	push	r28
     f94:	df 93       	push	r29
	uint16_t spaceandband = FM_getBandAndSpacing();
     f96:	9e df       	rcall	.-196    	; 0xed4 <FM_getBandAndSpacing>
     f98:	ec 01       	movw	r28, r24
	return pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]) +
     f9a:	fc 01       	movw	r30, r24
     f9c:	ff 27       	eor	r31, r31
     f9e:	ee 0f       	add	r30, r30
     fa0:	ff 1f       	adc	r31, r31
     fa2:	e2 50       	subi	r30, 0x02	; 2
     fa4:	ff 4f       	sbci	r31, 0xFF	; 255
     fa6:	05 91       	lpm	r16, Z+
     fa8:	14 91       	lpm	r17, Z
	(FM_getRegister(RDA5807M_REG_STATUS) & RDA5807M_READCHAN_MASK) *
     faa:	8a e0       	ldi	r24, 0x0A	; 10
     fac:	c8 dd       	rcall	.-1136   	; 0xb3e <FM_getRegister>
	pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]) /	10;
     fae:	ed 2f       	mov	r30, r29
     fb0:	ff 27       	eor	r31, r31
     fb2:	ee 0f       	add	r30, r30
     fb4:	ff 1f       	adc	r31, r31
     fb6:	e4 51       	subi	r30, 0x14	; 20
     fb8:	ff 4f       	sbci	r31, 0xFF	; 255
     fba:	e4 91       	lpm	r30, Z
	return 0;
}

uint16_t FM_getFrequency(void) {
	uint16_t spaceandband = FM_getBandAndSpacing();
	return pgm_read_word(&RDA5807M_BandLowerLimits[spaceandband & 0x00FF]) +
     fbc:	93 70       	andi	r25, 0x03	; 3
     fbe:	e8 9f       	mul	r30, r24
     fc0:	90 01       	movw	r18, r0
     fc2:	e9 9f       	mul	r30, r25
     fc4:	30 0d       	add	r19, r0
     fc6:	11 24       	eor	r1, r1
     fc8:	ad ec       	ldi	r26, 0xCD	; 205
     fca:	bc ec       	ldi	r27, 0xCC	; 204
     fcc:	02 d3       	rcall	.+1540   	; 0x15d2 <__umulhisi3>
     fce:	96 95       	lsr	r25
     fd0:	87 95       	ror	r24
     fd2:	96 95       	lsr	r25
     fd4:	87 95       	ror	r24
     fd6:	96 95       	lsr	r25
     fd8:	87 95       	ror	r24
	(FM_getRegister(RDA5807M_REG_STATUS) & RDA5807M_READCHAN_MASK) *
	pgm_read_byte(&RDA5807M_ChannelSpacings[spaceandband>>8]) /	10;
}
     fda:	80 0f       	add	r24, r16
     fdc:	91 1f       	adc	r25, r17
     fde:	df 91       	pop	r29
     fe0:	cf 91       	pop	r28
     fe2:	1f 91       	pop	r17
     fe4:	0f 91       	pop	r16
     fe6:	08 95       	ret

00000fe8 <FM_getRSSI>:

uint8_t FM_getRSSI(void) {
	return (FM_getRegister(RDA5807M_REG_RSSI) & RDA5807M_RSSI_MASK) >> RDA5807M_RSSI_SHIFT;
     fe8:	8b e0       	ldi	r24, 0x0B	; 11
     fea:	a9 dd       	rcall	.-1198   	; 0xb3e <FM_getRegister>
}
     fec:	89 2f       	mov	r24, r25
     fee:	86 95       	lsr	r24
     ff0:	08 95       	ret

00000ff2 <SEEK_FOR_RDS>:

struct max_station station = {0,0};
	
uint16_t SEEK_FOR_RDS()
{
     ff2:	2f 92       	push	r2
     ff4:	3f 92       	push	r3
     ff6:	4f 92       	push	r4
     ff8:	5f 92       	push	r5
     ffa:	6f 92       	push	r6
     ffc:	7f 92       	push	r7
     ffe:	8f 92       	push	r8
    1000:	9f 92       	push	r9
    1002:	af 92       	push	r10
    1004:	bf 92       	push	r11
    1006:	cf 92       	push	r12
    1008:	df 92       	push	r13
    100a:	ef 92       	push	r14
    100c:	ff 92       	push	r15
    100e:	0f 93       	push	r16
    1010:	1f 93       	push	r17
    1012:	cf 93       	push	r28
    1014:	df 93       	push	r29
    1016:	00 d0       	rcall	.+0      	; 0x1018 <SEEK_FOR_RDS+0x26>
    1018:	00 d0       	rcall	.+0      	; 0x101a <SEEK_FOR_RDS+0x28>
    101a:	cd b7       	in	r28, 0x3d	; 61
    101c:	de b7       	in	r29, 0x3e	; 62
    101e:	24 e1       	ldi	r18, 0x14	; 20
    1020:	30 e0       	ldi	r19, 0x00	; 0
    1022:	3a 83       	std	Y+2, r19	; 0x02
    1024:	29 83       	std	Y+1, r18	; 0x01
		uint16_t temp1 = tempw%100000;
		uint16_t temp2 = temp1;
		tempw = temp1/1000;
		UART_Send_Char(tempw/10 + 0x30);
		UART_Send_Char(tempw%10 + 0x30);
		temp1 = temp1 % 1000;
    1026:	0f 2e       	mov	r0, r31
    1028:	f8 ee       	ldi	r31, 0xE8	; 232
    102a:	ef 2e       	mov	r14, r31
    102c:	f3 e0       	ldi	r31, 0x03	; 3
    102e:	ff 2e       	mov	r15, r31
    1030:	f0 2d       	mov	r31, r0
		tempw = temp1/100;
		UART_Send_Char(tempw + 0x30);
		tempw = temp1 % 100;
    1032:	0f 2e       	mov	r0, r31
    1034:	f4 e6       	ldi	r31, 0x64	; 100
    1036:	bf 2e       	mov	r11, r31
    1038:	f0 2d       	mov	r31, r0
	char grp, ver;
	uint8_t ending = 0;
	uint16_t iter = 0;
	while(ending==0)
	{
		FM_updateRegister(RDA5807M_REG_CONFIG,(RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE), (RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE));
    103a:	40 e8       	ldi	r20, 0x80	; 128
    103c:	53 e0       	ldi	r21, 0x03	; 3
    103e:	60 e8       	ldi	r22, 0x80	; 128
    1040:	73 e0       	ldi	r23, 0x03	; 3
    1042:	82 e0       	ldi	r24, 0x02	; 2
    1044:	91 dd       	rcall	.-1246   	; 0xb68 <FM_updateRegister>
    1046:	87 ea       	ldi	r24, 0xA7	; 167
    1048:	91 e6       	ldi	r25, 0x61	; 97
    104a:	01 97       	sbiw	r24, 0x01	; 1
    104c:	f1 f7       	brne	.-4      	; 0x104a <SEEK_FOR_RDS+0x58>
    104e:	00 c0       	rjmp	.+0      	; 0x1050 <SEEK_FOR_RDS+0x5e>
    1050:	00 00       	nop
		tempw = 0;
		tempq = 0;
		while(!(((tempw&0x4000)>>14)&((tempq&0x0080)>>7)))
		{
			_delay_ms(100);
			tempw = FM_getRegister(0x0A); //РѕР¶РёРґР°РЅРёРµ Р·Р°РІРµСЂС€РµРЅРёСЏ РЅР°СЃС‚СЂРѕР№РєРё
    1052:	8a e0       	ldi	r24, 0x0A	; 10
    1054:	74 dd       	rcall	.-1304   	; 0xb3e <FM_getRegister>
    1056:	9c 83       	std	Y+4, r25	; 0x04
    1058:	8b 83       	std	Y+3, r24	; 0x03
			tempq = FM_getRegister(0x0B);
    105a:	8b e0       	ldi	r24, 0x0B	; 11
    105c:	70 dd       	rcall	.-1312   	; 0xb3e <FM_getRegister>
	while(ending==0)
	{
		FM_updateRegister(RDA5807M_REG_CONFIG,(RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE), (RDA5807M_FLG_SEEKUP | RDA5807M_FLG_SEEK | RDA5807M_FLG_SKMODE));
		tempw = 0;
		tempq = 0;
		while(!(((tempw&0x4000)>>14)&((tempq&0x0080)>>7)))
    105e:	eb 81       	ldd	r30, Y+3	; 0x03
    1060:	fc 81       	ldd	r31, Y+4	; 0x04
    1062:	e4 e0       	ldi	r30, 0x04	; 4
    1064:	fe 9f       	mul	r31, r30
    1066:	e1 2d       	mov	r30, r1
    1068:	ff 27       	eor	r31, r31
    106a:	11 24       	eor	r1, r1
    106c:	87 fb       	bst	r24, 7
    106e:	00 27       	eor	r16, r16
    1070:	00 f9       	bld	r16, 0
    1072:	10 e0       	ldi	r17, 0x00	; 0
    1074:	e0 23       	and	r30, r16
    1076:	f1 23       	and	r31, r17
    1078:	ef 2b       	or	r30, r31
    107a:	29 f3       	breq	.-54     	; 0x1046 <SEEK_FOR_RDS+0x54>
		{
			_delay_ms(100);
			tempw = FM_getRegister(0x0A); //РѕР¶РёРґР°РЅРёРµ Р·Р°РІРµСЂС€РµРЅРёСЏ РЅР°СЃС‚СЂРѕР№РєРё
			tempq = FM_getRegister(0x0B);
		}
		UART_Send_Str("found! ");
    107c:	8b ed       	ldi	r24, 0xDB	; 219
    107e:	90 e0       	ldi	r25, 0x00	; 0
    1080:	6a d2       	rcall	.+1236   	; 0x1556 <UART_Send_Str>
		tempw = FM_getFrequency();
    1082:	85 df       	rcall	.-246    	; 0xf8e <FM_getFrequency>
			
		uint16_t temp1 = tempw%100000;
    1084:	bc 01       	movw	r22, r24
    1086:	80 e0       	ldi	r24, 0x00	; 0
    1088:	90 e0       	ldi	r25, 0x00	; 0
    108a:	20 ea       	ldi	r18, 0xA0	; 160
    108c:	36 e8       	ldi	r19, 0x86	; 134
    108e:	41 e0       	ldi	r20, 0x01	; 1
    1090:	50 e0       	ldi	r21, 0x00	; 0
    1092:	83 d2       	rcall	.+1286   	; 0x159a <__divmodsi4>
    1094:	2b 01       	movw	r4, r22
    1096:	3c 01       	movw	r6, r24
		uint16_t temp2 = temp1;
		tempw = temp1/1000;
		UART_Send_Char(tempw/10 + 0x30);
    1098:	9b 01       	movw	r18, r22
    109a:	32 95       	swap	r19
    109c:	22 95       	swap	r18
    109e:	2f 70       	andi	r18, 0x0F	; 15
    10a0:	23 27       	eor	r18, r19
    10a2:	3f 70       	andi	r19, 0x0F	; 15
    10a4:	23 27       	eor	r18, r19
    10a6:	a7 e4       	ldi	r26, 0x47	; 71
    10a8:	b3 e0       	ldi	r27, 0x03	; 3
    10aa:	93 d2       	rcall	.+1318   	; 0x15d2 <__umulhisi3>
    10ac:	96 95       	lsr	r25
    10ae:	87 95       	ror	r24
    10b0:	96 95       	lsr	r25
    10b2:	87 95       	ror	r24
    10b4:	96 95       	lsr	r25
    10b6:	87 95       	ror	r24
    10b8:	80 5d       	subi	r24, 0xD0	; 208
    10ba:	49 d2       	rcall	.+1170   	; 0x154e <UART_Send_Char>
		UART_Send_Char(tempw%10 + 0x30);
    10bc:	92 01       	movw	r18, r4
    10be:	36 95       	lsr	r19
    10c0:	27 95       	ror	r18
    10c2:	36 95       	lsr	r19
    10c4:	27 95       	ror	r18
    10c6:	36 95       	lsr	r19
    10c8:	27 95       	ror	r18
    10ca:	a5 ec       	ldi	r26, 0xC5	; 197
    10cc:	b0 e2       	ldi	r27, 0x20	; 32
    10ce:	81 d2       	rcall	.+1282   	; 0x15d2 <__umulhisi3>
    10d0:	92 95       	swap	r25
    10d2:	82 95       	swap	r24
    10d4:	8f 70       	andi	r24, 0x0F	; 15
    10d6:	89 27       	eor	r24, r25
    10d8:	9f 70       	andi	r25, 0x0F	; 15
    10da:	89 27       	eor	r24, r25
    10dc:	9c 83       	std	Y+4, r25	; 0x04
    10de:	8b 83       	std	Y+3, r24	; 0x03
    10e0:	9c 01       	movw	r18, r24
    10e2:	ad ec       	ldi	r26, 0xCD	; 205
    10e4:	bc ec       	ldi	r27, 0xCC	; 204
    10e6:	75 d2       	rcall	.+1258   	; 0x15d2 <__umulhisi3>
    10e8:	96 95       	lsr	r25
    10ea:	87 95       	ror	r24
    10ec:	96 95       	lsr	r25
    10ee:	87 95       	ror	r24
    10f0:	96 95       	lsr	r25
    10f2:	87 95       	ror	r24
    10f4:	9c 01       	movw	r18, r24
    10f6:	22 0f       	add	r18, r18
    10f8:	33 1f       	adc	r19, r19
    10fa:	88 0f       	add	r24, r24
    10fc:	99 1f       	adc	r25, r25
    10fe:	88 0f       	add	r24, r24
    1100:	99 1f       	adc	r25, r25
    1102:	88 0f       	add	r24, r24
    1104:	99 1f       	adc	r25, r25
    1106:	82 0f       	add	r24, r18
    1108:	93 1f       	adc	r25, r19
    110a:	2b 81       	ldd	r18, Y+3	; 0x03
    110c:	3c 81       	ldd	r19, Y+4	; 0x04
    110e:	28 1b       	sub	r18, r24
    1110:	39 0b       	sbc	r19, r25
    1112:	c9 01       	movw	r24, r18
    1114:	80 5d       	subi	r24, 0xD0	; 208
    1116:	1b d2       	rcall	.+1078   	; 0x154e <UART_Send_Char>
		temp1 = temp1 % 1000;
    1118:	eb 81       	ldd	r30, Y+3	; 0x03
    111a:	fc 81       	ldd	r31, Y+4	; 0x04
    111c:	ee 9d       	mul	r30, r14
    111e:	c0 01       	movw	r24, r0
    1120:	ef 9d       	mul	r30, r15
    1122:	90 0d       	add	r25, r0
    1124:	fe 9d       	mul	r31, r14
    1126:	90 0d       	add	r25, r0
    1128:	11 24       	eor	r1, r1
    112a:	92 01       	movw	r18, r4
    112c:	28 1b       	sub	r18, r24
    112e:	39 0b       	sbc	r19, r25
    1130:	3c 83       	std	Y+4, r19	; 0x04
    1132:	2b 83       	std	Y+3, r18	; 0x03
		tempw = temp1/100;
		UART_Send_Char(tempw + 0x30);
    1134:	36 95       	lsr	r19
    1136:	27 95       	ror	r18
    1138:	36 95       	lsr	r19
    113a:	27 95       	ror	r18
    113c:	ab e7       	ldi	r26, 0x7B	; 123
    113e:	b4 e1       	ldi	r27, 0x14	; 20
    1140:	48 d2       	rcall	.+1168   	; 0x15d2 <__umulhisi3>
    1142:	6c 01       	movw	r12, r24
    1144:	d6 94       	lsr	r13
    1146:	c7 94       	ror	r12
    1148:	80 e3       	ldi	r24, 0x30	; 48
    114a:	8c 0d       	add	r24, r12
    114c:	00 d2       	rcall	.+1024   	; 0x154e <UART_Send_Char>
		tempw = temp1 % 100;
    114e:	bc 9c       	mul	r11, r12
    1150:	c0 01       	movw	r24, r0
    1152:	bd 9c       	mul	r11, r13
    1154:	90 0d       	add	r25, r0
    1156:	11 24       	eor	r1, r1
    1158:	eb 81       	ldd	r30, Y+3	; 0x03
    115a:	fc 81       	ldd	r31, Y+4	; 0x04
    115c:	e8 1b       	sub	r30, r24
    115e:	f9 0b       	sbc	r31, r25
    1160:	fc 83       	std	Y+4, r31	; 0x04
    1162:	eb 83       	std	Y+3, r30	; 0x03
		UART_Send_Char(tempw/10 + 0x30);
    1164:	9f 01       	movw	r18, r30
    1166:	ad ec       	ldi	r26, 0xCD	; 205
    1168:	bc ec       	ldi	r27, 0xCC	; 204
    116a:	33 d2       	rcall	.+1126   	; 0x15d2 <__umulhisi3>
    116c:	6c 01       	movw	r12, r24
    116e:	d6 94       	lsr	r13
    1170:	c7 94       	ror	r12
    1172:	d6 94       	lsr	r13
    1174:	c7 94       	ror	r12
    1176:	d6 94       	lsr	r13
    1178:	c7 94       	ror	r12
    117a:	80 e3       	ldi	r24, 0x30	; 48
    117c:	8c 0d       	add	r24, r12
    117e:	e7 d1       	rcall	.+974    	; 0x154e <UART_Send_Char>
		UART_Send_Char(tempw%10 + 0x30);
    1180:	c6 01       	movw	r24, r12
    1182:	88 0f       	add	r24, r24
    1184:	99 1f       	adc	r25, r25
    1186:	cc 0c       	add	r12, r12
    1188:	dd 1c       	adc	r13, r13
    118a:	cc 0c       	add	r12, r12
    118c:	dd 1c       	adc	r13, r13
    118e:	cc 0c       	add	r12, r12
    1190:	dd 1c       	adc	r13, r13
    1192:	c8 0e       	add	r12, r24
    1194:	d9 1e       	adc	r13, r25
    1196:	8b 81       	ldd	r24, Y+3	; 0x03
    1198:	9c 81       	ldd	r25, Y+4	; 0x04
    119a:	8c 19       	sub	r24, r12
    119c:	9d 09       	sbc	r25, r13
    119e:	80 5d       	subi	r24, 0xD0	; 208
    11a0:	d6 d1       	rcall	.+940    	; 0x154e <UART_Send_Char>
			
		UART_Send_Str(" MHz ");
    11a2:	83 ee       	ldi	r24, 0xE3	; 227
    11a4:	90 e0       	ldi	r25, 0x00	; 0
    11a6:	d7 d1       	rcall	.+942    	; 0x1556 <UART_Send_Str>
			
		tempw = FM_getRSSI();
    11a8:	1f df       	rcall	.-450    	; 0xfe8 <FM_getRSSI>
    11aa:	a8 2e       	mov	r10, r24
    11ac:	88 2e       	mov	r8, r24
    11ae:	91 2c       	mov	r9, r1
		temp1 = tempw;
		tempw = temp1/100;
		UART_Send_Char(tempw + 0x30);
    11b0:	94 01       	movw	r18, r8
    11b2:	36 95       	lsr	r19
    11b4:	27 95       	ror	r18
    11b6:	36 95       	lsr	r19
    11b8:	27 95       	ror	r18
    11ba:	ab e7       	ldi	r26, 0x7B	; 123
    11bc:	b4 e1       	ldi	r27, 0x14	; 20
    11be:	09 d2       	rcall	.+1042   	; 0x15d2 <__umulhisi3>
    11c0:	96 95       	lsr	r25
    11c2:	87 95       	ror	r24
    11c4:	9c 83       	std	Y+4, r25	; 0x04
    11c6:	8b 83       	std	Y+3, r24	; 0x03
    11c8:	8b 81       	ldd	r24, Y+3	; 0x03
    11ca:	80 5d       	subi	r24, 0xD0	; 208
    11cc:	c0 d1       	rcall	.+896    	; 0x154e <UART_Send_Char>
		tempw = temp1 % 100;
    11ce:	2b 81       	ldd	r18, Y+3	; 0x03
    11d0:	3c 81       	ldd	r19, Y+4	; 0x04
    11d2:	b2 9e       	mul	r11, r18
    11d4:	c0 01       	movw	r24, r0
    11d6:	b3 9e       	mul	r11, r19
    11d8:	90 0d       	add	r25, r0
    11da:	11 24       	eor	r1, r1
    11dc:	64 01       	movw	r12, r8
    11de:	c8 1a       	sub	r12, r24
    11e0:	d9 0a       	sbc	r13, r25
		UART_Send_Char(tempw/10 + 0x30);
    11e2:	96 01       	movw	r18, r12
    11e4:	ad ec       	ldi	r26, 0xCD	; 205
    11e6:	bc ec       	ldi	r27, 0xCC	; 204
    11e8:	f4 d1       	rcall	.+1000   	; 0x15d2 <__umulhisi3>
    11ea:	96 95       	lsr	r25
    11ec:	87 95       	ror	r24
    11ee:	96 95       	lsr	r25
    11f0:	87 95       	ror	r24
    11f2:	96 95       	lsr	r25
    11f4:	87 95       	ror	r24
    11f6:	9c 83       	std	Y+4, r25	; 0x04
    11f8:	8b 83       	std	Y+3, r24	; 0x03
    11fa:	8b 81       	ldd	r24, Y+3	; 0x03
    11fc:	80 5d       	subi	r24, 0xD0	; 208
    11fe:	a7 d1       	rcall	.+846    	; 0x154e <UART_Send_Char>
		UART_Send_Char(tempw%10 + 0x30);
    1200:	8b 81       	ldd	r24, Y+3	; 0x03
    1202:	9c 81       	ldd	r25, Y+4	; 0x04
    1204:	88 0f       	add	r24, r24
    1206:	99 1f       	adc	r25, r25
    1208:	eb 81       	ldd	r30, Y+3	; 0x03
    120a:	fc 81       	ldd	r31, Y+4	; 0x04
    120c:	ee 0f       	add	r30, r30
    120e:	ff 1f       	adc	r31, r31
    1210:	ee 0f       	add	r30, r30
    1212:	ff 1f       	adc	r31, r31
    1214:	ee 0f       	add	r30, r30
    1216:	ff 1f       	adc	r31, r31
    1218:	e8 0f       	add	r30, r24
    121a:	f9 1f       	adc	r31, r25
    121c:	c6 01       	movw	r24, r12
    121e:	8e 1b       	sub	r24, r30
    1220:	9f 0b       	sbc	r25, r31
    1222:	80 5d       	subi	r24, 0xD0	; 208
    1224:	94 d1       	rcall	.+808    	; 0x154e <UART_Send_Char>
		UART_Send_Str(" LEVEL \r\n");
    1226:	89 ee       	ldi	r24, 0xE9	; 233
    1228:	90 e0       	ldi	r25, 0x00	; 0
    122a:	95 d1       	rcall	.+810    	; 0x1556 <UART_Send_Str>
		
		tempw = FM_getRegister(0x0A);
    122c:	8a e0       	ldi	r24, 0x0A	; 10
    122e:	87 dc       	rcall	.-1778   	; 0xb3e <FM_getRegister>
		if((tempw&0x8000)>>15)
    1230:	99 23       	and	r25, r25
    1232:	0c f0       	brlt	.+2      	; 0x1236 <SEEK_FOR_RDS+0x244>
    1234:	02 cf       	rjmp	.-508    	; 0x103a <SEEK_FOR_RDS+0x48>
		{
			UART_Send_Str("RDS! \r\n");
    1236:	83 ef       	ldi	r24, 0xF3	; 243
    1238:	90 e0       	ldi	r25, 0x00	; 0
    123a:	8d d1       	rcall	.+794    	; 0x1556 <UART_Send_Str>
			iter++;
			if(temp1>station.rssi)
    123c:	80 91 2c 01 	lds	r24, 0x012C	; 0x80012c <station+0x2>
    1240:	90 e0       	ldi	r25, 0x00	; 0
    1242:	88 15       	cp	r24, r8
    1244:	99 05       	cpc	r25, r9
    1246:	30 f4       	brcc	.+12     	; 0x1254 <SEEK_FOR_RDS+0x262>
			{
				station.rssi = temp1;
    1248:	a0 92 2c 01 	sts	0x012C, r10	; 0x80012c <station+0x2>
				station.freq = temp2;
    124c:	ea e2       	ldi	r30, 0x2A	; 42
    124e:	f1 e0       	ldi	r31, 0x01	; 1
    1250:	51 82       	std	Z+1, r5	; 0x01
    1252:	40 82       	st	Z, r4
    1254:	29 81       	ldd	r18, Y+1	; 0x01
    1256:	3a 81       	ldd	r19, Y+2	; 0x02
    1258:	21 50       	subi	r18, 0x01	; 1
    125a:	31 09       	sbc	r19, r1
    125c:	3a 83       	std	Y+2, r19	; 0x02
    125e:	29 83       	std	Y+1, r18	; 0x01
			}
				
			if(iter == SEARCH_ITER)
    1260:	23 2b       	or	r18, r19
    1262:	09 f0       	breq	.+2      	; 0x1266 <SEEK_FOR_RDS+0x274>
    1264:	ea ce       	rjmp	.-556    	; 0x103a <SEEK_FOR_RDS+0x48>
			{
				UART_Send_Str("\nSet: ");
    1266:	8b ef       	ldi	r24, 0xFB	; 251
    1268:	90 e0       	ldi	r25, 0x00	; 0
    126a:	75 d1       	rcall	.+746    	; 0x1556 <UART_Send_Str>
				UART_Send_Char(station.freq/10000 + 0x30);
    126c:	ea e2       	ldi	r30, 0x2A	; 42
    126e:	f1 e0       	ldi	r31, 0x01	; 1
    1270:	20 81       	ld	r18, Z
    1272:	31 81       	ldd	r19, Z+1	; 0x01
    1274:	32 95       	swap	r19
    1276:	22 95       	swap	r18
    1278:	2f 70       	andi	r18, 0x0F	; 15
    127a:	23 27       	eor	r18, r19
    127c:	3f 70       	andi	r19, 0x0F	; 15
    127e:	23 27       	eor	r18, r19
    1280:	a7 e4       	ldi	r26, 0x47	; 71
    1282:	b3 e0       	ldi	r27, 0x03	; 3
    1284:	a6 d1       	rcall	.+844    	; 0x15d2 <__umulhisi3>
    1286:	96 95       	lsr	r25
    1288:	87 95       	ror	r24
    128a:	96 95       	lsr	r25
    128c:	87 95       	ror	r24
    128e:	96 95       	lsr	r25
    1290:	87 95       	ror	r24
    1292:	80 5d       	subi	r24, 0xD0	; 208
    1294:	5c d1       	rcall	.+696    	; 0x154e <UART_Send_Char>
				UART_Send_Char(((station.freq%10000)/1000) + 0x30);
    1296:	ea e2       	ldi	r30, 0x2A	; 42
    1298:	f1 e0       	ldi	r31, 0x01	; 1
    129a:	40 81       	ld	r20, Z
    129c:	51 81       	ldd	r21, Z+1	; 0x01
    129e:	9a 01       	movw	r18, r20
    12a0:	32 95       	swap	r19
    12a2:	22 95       	swap	r18
    12a4:	2f 70       	andi	r18, 0x0F	; 15
    12a6:	23 27       	eor	r18, r19
    12a8:	3f 70       	andi	r19, 0x0F	; 15
    12aa:	23 27       	eor	r18, r19
    12ac:	a7 e4       	ldi	r26, 0x47	; 71
    12ae:	b3 e0       	ldi	r27, 0x03	; 3
    12b0:	90 d1       	rcall	.+800    	; 0x15d2 <__umulhisi3>
    12b2:	96 95       	lsr	r25
    12b4:	87 95       	ror	r24
    12b6:	96 95       	lsr	r25
    12b8:	87 95       	ror	r24
    12ba:	96 95       	lsr	r25
    12bc:	87 95       	ror	r24
    12be:	0f 2e       	mov	r0, r31
    12c0:	f0 e1       	ldi	r31, 0x10	; 16
    12c2:	ef 2e       	mov	r14, r31
    12c4:	f7 e2       	ldi	r31, 0x27	; 39
    12c6:	ff 2e       	mov	r15, r31
    12c8:	f0 2d       	mov	r31, r0
    12ca:	8e 9d       	mul	r24, r14
    12cc:	90 01       	movw	r18, r0
    12ce:	8f 9d       	mul	r24, r15
    12d0:	30 0d       	add	r19, r0
    12d2:	9e 9d       	mul	r25, r14
    12d4:	30 0d       	add	r19, r0
    12d6:	11 24       	eor	r1, r1
    12d8:	ca 01       	movw	r24, r20
    12da:	82 1b       	sub	r24, r18
    12dc:	93 0b       	sbc	r25, r19
    12de:	9c 01       	movw	r18, r24
    12e0:	36 95       	lsr	r19
    12e2:	27 95       	ror	r18
    12e4:	36 95       	lsr	r19
    12e6:	27 95       	ror	r18
    12e8:	36 95       	lsr	r19
    12ea:	27 95       	ror	r18
    12ec:	a5 ec       	ldi	r26, 0xC5	; 197
    12ee:	b0 e2       	ldi	r27, 0x20	; 32
    12f0:	70 d1       	rcall	.+736    	; 0x15d2 <__umulhisi3>
    12f2:	92 95       	swap	r25
    12f4:	82 95       	swap	r24
    12f6:	8f 70       	andi	r24, 0x0F	; 15
    12f8:	89 27       	eor	r24, r25
    12fa:	9f 70       	andi	r25, 0x0F	; 15
    12fc:	89 27       	eor	r24, r25
    12fe:	80 5d       	subi	r24, 0xD0	; 208
    1300:	26 d1       	rcall	.+588    	; 0x154e <UART_Send_Char>
				UART_Send_Char(((station.freq%10000)%1000)/100 + 0x30);
    1302:	ea e2       	ldi	r30, 0x2A	; 42
    1304:	f1 e0       	ldi	r31, 0x01	; 1
    1306:	40 81       	ld	r20, Z
    1308:	51 81       	ldd	r21, Z+1	; 0x01
    130a:	9a 01       	movw	r18, r20
    130c:	32 95       	swap	r19
    130e:	22 95       	swap	r18
    1310:	2f 70       	andi	r18, 0x0F	; 15
    1312:	23 27       	eor	r18, r19
    1314:	3f 70       	andi	r19, 0x0F	; 15
    1316:	23 27       	eor	r18, r19
    1318:	a7 e4       	ldi	r26, 0x47	; 71
    131a:	b3 e0       	ldi	r27, 0x03	; 3
    131c:	5a d1       	rcall	.+692    	; 0x15d2 <__umulhisi3>
    131e:	96 95       	lsr	r25
    1320:	87 95       	ror	r24
    1322:	96 95       	lsr	r25
    1324:	87 95       	ror	r24
    1326:	96 95       	lsr	r25
    1328:	87 95       	ror	r24
    132a:	8e 9d       	mul	r24, r14
    132c:	90 01       	movw	r18, r0
    132e:	8f 9d       	mul	r24, r15
    1330:	30 0d       	add	r19, r0
    1332:	9e 9d       	mul	r25, r14
    1334:	30 0d       	add	r19, r0
    1336:	11 24       	eor	r1, r1
    1338:	42 1b       	sub	r20, r18
    133a:	53 0b       	sbc	r21, r19
    133c:	9a 01       	movw	r18, r20
    133e:	36 95       	lsr	r19
    1340:	27 95       	ror	r18
    1342:	36 95       	lsr	r19
    1344:	27 95       	ror	r18
    1346:	36 95       	lsr	r19
    1348:	27 95       	ror	r18
    134a:	a5 ec       	ldi	r26, 0xC5	; 197
    134c:	b0 e2       	ldi	r27, 0x20	; 32
    134e:	41 d1       	rcall	.+642    	; 0x15d2 <__umulhisi3>
    1350:	92 95       	swap	r25
    1352:	82 95       	swap	r24
    1354:	8f 70       	andi	r24, 0x0F	; 15
    1356:	89 27       	eor	r24, r25
    1358:	9f 70       	andi	r25, 0x0F	; 15
    135a:	89 27       	eor	r24, r25
    135c:	08 ee       	ldi	r16, 0xE8	; 232
    135e:	13 e0       	ldi	r17, 0x03	; 3
    1360:	80 9f       	mul	r24, r16
    1362:	90 01       	movw	r18, r0
    1364:	81 9f       	mul	r24, r17
    1366:	30 0d       	add	r19, r0
    1368:	90 9f       	mul	r25, r16
    136a:	30 0d       	add	r19, r0
    136c:	11 24       	eor	r1, r1
    136e:	ca 01       	movw	r24, r20
    1370:	82 1b       	sub	r24, r18
    1372:	93 0b       	sbc	r25, r19
    1374:	9c 01       	movw	r18, r24
    1376:	36 95       	lsr	r19
    1378:	27 95       	ror	r18
    137a:	36 95       	lsr	r19
    137c:	27 95       	ror	r18
    137e:	ab e7       	ldi	r26, 0x7B	; 123
    1380:	b4 e1       	ldi	r27, 0x14	; 20
    1382:	27 d1       	rcall	.+590    	; 0x15d2 <__umulhisi3>
    1384:	96 95       	lsr	r25
    1386:	87 95       	ror	r24
    1388:	80 5d       	subi	r24, 0xD0	; 208
    138a:	e1 d0       	rcall	.+450    	; 0x154e <UART_Send_Char>
				UART_Send_Char((((station.freq%10000)%1000)%100)/10 + 0x30);
    138c:	ea e2       	ldi	r30, 0x2A	; 42
    138e:	f1 e0       	ldi	r31, 0x01	; 1
    1390:	40 81       	ld	r20, Z
    1392:	51 81       	ldd	r21, Z+1	; 0x01
    1394:	9a 01       	movw	r18, r20
    1396:	32 95       	swap	r19
    1398:	22 95       	swap	r18
    139a:	2f 70       	andi	r18, 0x0F	; 15
    139c:	23 27       	eor	r18, r19
    139e:	3f 70       	andi	r19, 0x0F	; 15
    13a0:	23 27       	eor	r18, r19
    13a2:	a7 e4       	ldi	r26, 0x47	; 71
    13a4:	b3 e0       	ldi	r27, 0x03	; 3
    13a6:	15 d1       	rcall	.+554    	; 0x15d2 <__umulhisi3>
    13a8:	96 95       	lsr	r25
    13aa:	87 95       	ror	r24
    13ac:	96 95       	lsr	r25
    13ae:	87 95       	ror	r24
    13b0:	96 95       	lsr	r25
    13b2:	87 95       	ror	r24
    13b4:	8e 9d       	mul	r24, r14
    13b6:	90 01       	movw	r18, r0
    13b8:	8f 9d       	mul	r24, r15
    13ba:	30 0d       	add	r19, r0
    13bc:	9e 9d       	mul	r25, r14
    13be:	30 0d       	add	r19, r0
    13c0:	11 24       	eor	r1, r1
    13c2:	42 1b       	sub	r20, r18
    13c4:	53 0b       	sbc	r21, r19
    13c6:	9a 01       	movw	r18, r20
    13c8:	36 95       	lsr	r19
    13ca:	27 95       	ror	r18
    13cc:	36 95       	lsr	r19
    13ce:	27 95       	ror	r18
    13d0:	36 95       	lsr	r19
    13d2:	27 95       	ror	r18
    13d4:	a5 ec       	ldi	r26, 0xC5	; 197
    13d6:	b0 e2       	ldi	r27, 0x20	; 32
    13d8:	fc d0       	rcall	.+504    	; 0x15d2 <__umulhisi3>
    13da:	92 95       	swap	r25
    13dc:	82 95       	swap	r24
    13de:	8f 70       	andi	r24, 0x0F	; 15
    13e0:	89 27       	eor	r24, r25
    13e2:	9f 70       	andi	r25, 0x0F	; 15
    13e4:	89 27       	eor	r24, r25
    13e6:	80 9f       	mul	r24, r16
    13e8:	90 01       	movw	r18, r0
    13ea:	81 9f       	mul	r24, r17
    13ec:	30 0d       	add	r19, r0
    13ee:	90 9f       	mul	r25, r16
    13f0:	30 0d       	add	r19, r0
    13f2:	11 24       	eor	r1, r1
    13f4:	42 1b       	sub	r20, r18
    13f6:	53 0b       	sbc	r21, r19
    13f8:	9a 01       	movw	r18, r20
    13fa:	36 95       	lsr	r19
    13fc:	27 95       	ror	r18
    13fe:	36 95       	lsr	r19
    1400:	27 95       	ror	r18
    1402:	ab e7       	ldi	r26, 0x7B	; 123
    1404:	b4 e1       	ldi	r27, 0x14	; 20
    1406:	e5 d0       	rcall	.+458    	; 0x15d2 <__umulhisi3>
    1408:	96 95       	lsr	r25
    140a:	87 95       	ror	r24
    140c:	0f 2e       	mov	r0, r31
    140e:	f4 e6       	ldi	r31, 0x64	; 100
    1410:	df 2e       	mov	r13, r31
    1412:	f0 2d       	mov	r31, r0
    1414:	d8 9e       	mul	r13, r24
    1416:	90 01       	movw	r18, r0
    1418:	d9 9e       	mul	r13, r25
    141a:	30 0d       	add	r19, r0
    141c:	11 24       	eor	r1, r1
    141e:	ca 01       	movw	r24, r20
    1420:	82 1b       	sub	r24, r18
    1422:	93 0b       	sbc	r25, r19
    1424:	9c 01       	movw	r18, r24
    1426:	ad ec       	ldi	r26, 0xCD	; 205
    1428:	bc ec       	ldi	r27, 0xCC	; 204
    142a:	d3 d0       	rcall	.+422    	; 0x15d2 <__umulhisi3>
    142c:	96 95       	lsr	r25
    142e:	87 95       	ror	r24
    1430:	96 95       	lsr	r25
    1432:	87 95       	ror	r24
    1434:	96 95       	lsr	r25
    1436:	87 95       	ror	r24
    1438:	80 5d       	subi	r24, 0xD0	; 208
    143a:	89 d0       	rcall	.+274    	; 0x154e <UART_Send_Char>
				UART_Send_Char((((station.freq%10000)%1000)%100)%10 + 0x30);
    143c:	ea e2       	ldi	r30, 0x2A	; 42
    143e:	f1 e0       	ldi	r31, 0x01	; 1
    1440:	40 81       	ld	r20, Z
    1442:	51 81       	ldd	r21, Z+1	; 0x01
    1444:	9a 01       	movw	r18, r20
    1446:	32 95       	swap	r19
    1448:	22 95       	swap	r18
    144a:	2f 70       	andi	r18, 0x0F	; 15
    144c:	23 27       	eor	r18, r19
    144e:	3f 70       	andi	r19, 0x0F	; 15
    1450:	23 27       	eor	r18, r19
    1452:	a7 e4       	ldi	r26, 0x47	; 71
    1454:	b3 e0       	ldi	r27, 0x03	; 3
    1456:	bd d0       	rcall	.+378    	; 0x15d2 <__umulhisi3>
    1458:	96 95       	lsr	r25
    145a:	87 95       	ror	r24
    145c:	96 95       	lsr	r25
    145e:	87 95       	ror	r24
    1460:	96 95       	lsr	r25
    1462:	87 95       	ror	r24
    1464:	8e 9d       	mul	r24, r14
    1466:	90 01       	movw	r18, r0
    1468:	8f 9d       	mul	r24, r15
    146a:	30 0d       	add	r19, r0
    146c:	9e 9d       	mul	r25, r14
    146e:	30 0d       	add	r19, r0
    1470:	11 24       	eor	r1, r1
    1472:	42 1b       	sub	r20, r18
    1474:	53 0b       	sbc	r21, r19
    1476:	9a 01       	movw	r18, r20
    1478:	36 95       	lsr	r19
    147a:	27 95       	ror	r18
    147c:	36 95       	lsr	r19
    147e:	27 95       	ror	r18
    1480:	36 95       	lsr	r19
    1482:	27 95       	ror	r18
    1484:	a5 ec       	ldi	r26, 0xC5	; 197
    1486:	b0 e2       	ldi	r27, 0x20	; 32
    1488:	a4 d0       	rcall	.+328    	; 0x15d2 <__umulhisi3>
    148a:	92 95       	swap	r25
    148c:	82 95       	swap	r24
    148e:	8f 70       	andi	r24, 0x0F	; 15
    1490:	89 27       	eor	r24, r25
    1492:	9f 70       	andi	r25, 0x0F	; 15
    1494:	89 27       	eor	r24, r25
    1496:	80 9f       	mul	r24, r16
    1498:	90 01       	movw	r18, r0
    149a:	81 9f       	mul	r24, r17
    149c:	30 0d       	add	r19, r0
    149e:	90 9f       	mul	r25, r16
    14a0:	30 0d       	add	r19, r0
    14a2:	11 24       	eor	r1, r1
    14a4:	42 1b       	sub	r20, r18
    14a6:	53 0b       	sbc	r21, r19
    14a8:	9a 01       	movw	r18, r20
    14aa:	36 95       	lsr	r19
    14ac:	27 95       	ror	r18
    14ae:	36 95       	lsr	r19
    14b0:	27 95       	ror	r18
    14b2:	ab e7       	ldi	r26, 0x7B	; 123
    14b4:	b4 e1       	ldi	r27, 0x14	; 20
    14b6:	8d d0       	rcall	.+282    	; 0x15d2 <__umulhisi3>
    14b8:	96 95       	lsr	r25
    14ba:	87 95       	ror	r24
    14bc:	d8 9e       	mul	r13, r24
    14be:	90 01       	movw	r18, r0
    14c0:	d9 9e       	mul	r13, r25
    14c2:	30 0d       	add	r19, r0
    14c4:	11 24       	eor	r1, r1
    14c6:	42 1b       	sub	r20, r18
    14c8:	53 0b       	sbc	r21, r19
    14ca:	9a 01       	movw	r18, r20
    14cc:	ad ec       	ldi	r26, 0xCD	; 205
    14ce:	bc ec       	ldi	r27, 0xCC	; 204
    14d0:	80 d0       	rcall	.+256    	; 0x15d2 <__umulhisi3>
    14d2:	96 95       	lsr	r25
    14d4:	87 95       	ror	r24
    14d6:	96 95       	lsr	r25
    14d8:	87 95       	ror	r24
    14da:	96 95       	lsr	r25
    14dc:	87 95       	ror	r24
    14de:	9c 01       	movw	r18, r24
    14e0:	22 0f       	add	r18, r18
    14e2:	33 1f       	adc	r19, r19
    14e4:	88 0f       	add	r24, r24
    14e6:	99 1f       	adc	r25, r25
    14e8:	88 0f       	add	r24, r24
    14ea:	99 1f       	adc	r25, r25
    14ec:	88 0f       	add	r24, r24
    14ee:	99 1f       	adc	r25, r25
    14f0:	82 0f       	add	r24, r18
    14f2:	93 1f       	adc	r25, r19
    14f4:	9a 01       	movw	r18, r20
    14f6:	28 1b       	sub	r18, r24
    14f8:	39 0b       	sbc	r19, r25
    14fa:	c9 01       	movw	r24, r18
    14fc:	80 5d       	subi	r24, 0xD0	; 208
    14fe:	27 d0       	rcall	.+78     	; 0x154e <UART_Send_Char>
				UART_Send_Str(" MHz\n");
    1500:	82 e0       	ldi	r24, 0x02	; 2
    1502:	91 e0       	ldi	r25, 0x01	; 1
    1504:	28 d0       	rcall	.+80     	; 0x1556 <UART_Send_Str>
			}
			
		}
	}
	return station.freq;
    1506:	ea e2       	ldi	r30, 0x2A	; 42
    1508:	f1 e0       	ldi	r31, 0x01	; 1
    150a:	80 81       	ld	r24, Z
    150c:	91 81       	ldd	r25, Z+1	; 0x01
    150e:	0f 90       	pop	r0
    1510:	0f 90       	pop	r0
    1512:	0f 90       	pop	r0
    1514:	0f 90       	pop	r0
    1516:	df 91       	pop	r29
    1518:	cf 91       	pop	r28
    151a:	1f 91       	pop	r17
    151c:	0f 91       	pop	r16
    151e:	ff 90       	pop	r15
    1520:	ef 90       	pop	r14
    1522:	df 90       	pop	r13
    1524:	cf 90       	pop	r12
    1526:	bf 90       	pop	r11
    1528:	af 90       	pop	r10
    152a:	9f 90       	pop	r9
    152c:	8f 90       	pop	r8
    152e:	7f 90       	pop	r7
    1530:	6f 90       	pop	r6
    1532:	5f 90       	pop	r5
    1534:	4f 90       	pop	r4
    1536:	3f 90       	pop	r3
    1538:	2f 90       	pop	r2
    153a:	08 95       	ret

0000153c <UART_Init>:
п»ї#include <avr/io.h>
#include "uart.h"

void UART_Init(void)
{
	UBRRL = MYUBRR;
    153c:	83 e3       	ldi	r24, 0x33	; 51
    153e:	89 b9       	out	0x09, r24	; 9
	UBRRH = MYUBRR>>8;
    1540:	10 bc       	out	0x20, r1	; 32
	UCSRB = (1<<RXEN)|(1<<TXEN)|(1<<RXCIE);
    1542:	88 e9       	ldi	r24, 0x98	; 152
    1544:	8a b9       	out	0x0a, r24	; 10
	UCSRC |=(1<< URSEL)|(1<< UCSZ0)|(1<< UCSZ1);
    1546:	80 b5       	in	r24, 0x20	; 32
    1548:	86 68       	ori	r24, 0x86	; 134
    154a:	80 bd       	out	0x20, r24	; 32
    154c:	08 95       	ret

0000154e <UART_Send_Char>:
}

void UART_Send_Char(unsigned char c)
{
	while (!(UCSRA&(1<<UDRE)));
    154e:	5d 9b       	sbis	0x0b, 5	; 11
    1550:	fe cf       	rjmp	.-4      	; 0x154e <UART_Send_Char>
	UDR = c;
    1552:	8c b9       	out	0x0c, r24	; 12
    1554:	08 95       	ret

00001556 <UART_Send_Str>:
}

void UART_Send_Str(unsigned char* str)
{
    1556:	cf 93       	push	r28
    1558:	df 93       	push	r29
    155a:	ec 01       	movw	r28, r24
	while (*str != 0) UART_Send_Char(*str++);
    155c:	88 81       	ld	r24, Y
    155e:	88 23       	and	r24, r24
    1560:	29 f0       	breq	.+10     	; 0x156c <UART_Send_Str+0x16>
    1562:	21 96       	adiw	r28, 0x01	; 1
    1564:	f4 df       	rcall	.-24     	; 0x154e <UART_Send_Char>
    1566:	89 91       	ld	r24, Y+
    1568:	81 11       	cpse	r24, r1
    156a:	fc cf       	rjmp	.-8      	; 0x1564 <UART_Send_Str+0xe>
    156c:	df 91       	pop	r29
    156e:	cf 91       	pop	r28
    1570:	08 95       	ret

00001572 <__udivmodhi4>:
    1572:	aa 1b       	sub	r26, r26
    1574:	bb 1b       	sub	r27, r27
    1576:	51 e1       	ldi	r21, 0x11	; 17
    1578:	07 c0       	rjmp	.+14     	; 0x1588 <__udivmodhi4_ep>

0000157a <__udivmodhi4_loop>:
    157a:	aa 1f       	adc	r26, r26
    157c:	bb 1f       	adc	r27, r27
    157e:	a6 17       	cp	r26, r22
    1580:	b7 07       	cpc	r27, r23
    1582:	10 f0       	brcs	.+4      	; 0x1588 <__udivmodhi4_ep>
    1584:	a6 1b       	sub	r26, r22
    1586:	b7 0b       	sbc	r27, r23

00001588 <__udivmodhi4_ep>:
    1588:	88 1f       	adc	r24, r24
    158a:	99 1f       	adc	r25, r25
    158c:	5a 95       	dec	r21
    158e:	a9 f7       	brne	.-22     	; 0x157a <__udivmodhi4_loop>
    1590:	80 95       	com	r24
    1592:	90 95       	com	r25
    1594:	bc 01       	movw	r22, r24
    1596:	cd 01       	movw	r24, r26
    1598:	08 95       	ret

0000159a <__divmodsi4>:
    159a:	05 2e       	mov	r0, r21
    159c:	97 fb       	bst	r25, 7
    159e:	16 f4       	brtc	.+4      	; 0x15a4 <__divmodsi4+0xa>
    15a0:	00 94       	com	r0
    15a2:	0f d0       	rcall	.+30     	; 0x15c2 <__negsi2>
    15a4:	57 fd       	sbrc	r21, 7
    15a6:	05 d0       	rcall	.+10     	; 0x15b2 <__divmodsi4_neg2>
    15a8:	20 d0       	rcall	.+64     	; 0x15ea <__udivmodsi4>
    15aa:	07 fc       	sbrc	r0, 7
    15ac:	02 d0       	rcall	.+4      	; 0x15b2 <__divmodsi4_neg2>
    15ae:	46 f4       	brtc	.+16     	; 0x15c0 <__divmodsi4_exit>
    15b0:	08 c0       	rjmp	.+16     	; 0x15c2 <__negsi2>

000015b2 <__divmodsi4_neg2>:
    15b2:	50 95       	com	r21
    15b4:	40 95       	com	r20
    15b6:	30 95       	com	r19
    15b8:	21 95       	neg	r18
    15ba:	3f 4f       	sbci	r19, 0xFF	; 255
    15bc:	4f 4f       	sbci	r20, 0xFF	; 255
    15be:	5f 4f       	sbci	r21, 0xFF	; 255

000015c0 <__divmodsi4_exit>:
    15c0:	08 95       	ret

000015c2 <__negsi2>:
    15c2:	90 95       	com	r25
    15c4:	80 95       	com	r24
    15c6:	70 95       	com	r23
    15c8:	61 95       	neg	r22
    15ca:	7f 4f       	sbci	r23, 0xFF	; 255
    15cc:	8f 4f       	sbci	r24, 0xFF	; 255
    15ce:	9f 4f       	sbci	r25, 0xFF	; 255
    15d0:	08 95       	ret

000015d2 <__umulhisi3>:
    15d2:	a2 9f       	mul	r26, r18
    15d4:	b0 01       	movw	r22, r0
    15d6:	b3 9f       	mul	r27, r19
    15d8:	c0 01       	movw	r24, r0
    15da:	a3 9f       	mul	r26, r19
    15dc:	01 d0       	rcall	.+2      	; 0x15e0 <__umulhisi3+0xe>
    15de:	b2 9f       	mul	r27, r18
    15e0:	70 0d       	add	r23, r0
    15e2:	81 1d       	adc	r24, r1
    15e4:	11 24       	eor	r1, r1
    15e6:	91 1d       	adc	r25, r1
    15e8:	08 95       	ret

000015ea <__udivmodsi4>:
    15ea:	a1 e2       	ldi	r26, 0x21	; 33
    15ec:	1a 2e       	mov	r1, r26
    15ee:	aa 1b       	sub	r26, r26
    15f0:	bb 1b       	sub	r27, r27
    15f2:	fd 01       	movw	r30, r26
    15f4:	0d c0       	rjmp	.+26     	; 0x1610 <__udivmodsi4_ep>

000015f6 <__udivmodsi4_loop>:
    15f6:	aa 1f       	adc	r26, r26
    15f8:	bb 1f       	adc	r27, r27
    15fa:	ee 1f       	adc	r30, r30
    15fc:	ff 1f       	adc	r31, r31
    15fe:	a2 17       	cp	r26, r18
    1600:	b3 07       	cpc	r27, r19
    1602:	e4 07       	cpc	r30, r20
    1604:	f5 07       	cpc	r31, r21
    1606:	20 f0       	brcs	.+8      	; 0x1610 <__udivmodsi4_ep>
    1608:	a2 1b       	sub	r26, r18
    160a:	b3 0b       	sbc	r27, r19
    160c:	e4 0b       	sbc	r30, r20
    160e:	f5 0b       	sbc	r31, r21

00001610 <__udivmodsi4_ep>:
    1610:	66 1f       	adc	r22, r22
    1612:	77 1f       	adc	r23, r23
    1614:	88 1f       	adc	r24, r24
    1616:	99 1f       	adc	r25, r25
    1618:	1a 94       	dec	r1
    161a:	69 f7       	brne	.-38     	; 0x15f6 <__udivmodsi4_loop>
    161c:	60 95       	com	r22
    161e:	70 95       	com	r23
    1620:	80 95       	com	r24
    1622:	90 95       	com	r25
    1624:	9b 01       	movw	r18, r22
    1626:	ac 01       	movw	r20, r24
    1628:	bd 01       	movw	r22, r26
    162a:	cf 01       	movw	r24, r30
    162c:	08 95       	ret

0000162e <_exit>:
    162e:	f8 94       	cli

00001630 <__stop_program>:
    1630:	ff cf       	rjmp	.-2      	; 0x1630 <__stop_program>
