
      <!DOCTYPE html>
<html>
  <head>
    <title>Hier Design Testcase</title>
    <link rel="stylesheet" href="css/drv_recomm.css">
    <style>
      table,
      th,
      td {
        padding: 10px;
        border: 1px solid black;
        border-collapse: collapse;
      }
    </style>

  </head>

  <body>
<div class="a"><b>Design</b></div>
<img src="hier.PNG" alt="writeup">
</br>
  </br>
</br>
    <table>
      <tr>
        <th>Content</th>
        <th>Method 1</th>
        <th>Method 2</th>
</tr>



      <!--Basic code-->


<tr>
  <td>Verilog</td>
  <td><u><b> All verilog on one file</u></b></br>
    module top (a, b, c, d, x, y, z, z1);</br>
    input a, b, c, d;</br>
    output x, y, z, z1;</br>
    BUFX2 u0(.A(a), .Y(x));</br>
    B1 b1(.l(b), .m(y));</br>
    B2 b2(.n(c), .p(d), .o(z), .q(z1));</br>
    endmodule </br></br>
    module B1(l, m);</br>
input l;</br>
output m;</br>
BUFX2 u11 (.A(l), .Y(m));</br>
endmodule </br></br>
module B2(n, p, o, q);</br>
input n, p;</br>
output o, q;</br>
BUFX2 u21(.A(n), .Y(o));</br>
BUFX2 u22(.A(p), .Y(q));</br>
endmodule </br>



</td>
<td> <i><u>top.v</i></u> </br>
  module top (a, b, c, d, x, y, z, z1);</br>
  input a, b, c, d;</br>
  output x, y, z, z1;</br>
  BUFX2 u0(.A(a), .Y(x));</br>
  B1 b1(.l(b), .m(y));</br>
  B2 b2(.n(c), .p(d), .o(z), .q(z1));</br>
  endmodule</br></br>

 <i><u>B1.v</i></u> </br>
 module B1(l, m);</br>
 input l;</br>
 output m;</br>
 BUFX2 u11 (.A(l), .Y(m));</br>
 endmodule </br></br>


  <i><u>B2.v</i></u> </br>

  module B2(n, p, o, q);</br>
  input n, p;</br>
  output o, q;</br>
  BUFX2 u21(.A(n), .Y(o));</br>
  BUFX2 u22(.A(p), .Y(q));</br>
  endmodule</br></br>

 </td>
</tr>

<tr>
  <td>read_sdc</td>
  <td>
    create_clock [get_ports {a}] -name a  -period 16 -waveform {0 8}</br>

    create_clock [get_ports {b}] -name b  -period 16 -waveform {0 8}</br>
    create_clock [get_ports {c}] -name c  -period 16 -waveform {0 8}</br>
    set_propagated_clock [all_clocks]  #set_ideal_network -no_propagate [get_net se]


                           </td>
<td> Use 'report_clocks' to get all clocks in design</td>
</tr>

<tr>
  <td>ViewDefinition/MMMC</td>
  <td><a href = "https://mayagupt-pixel.github.io/mmmc/">Sample File</a></td>
<td>> report_analysis_views -type active/leakage/dynamic</br>
> all_analysis_view -type active/leakage </td>
</tr>
<tr>
  <td>SPEF/DEF</td>
  <td><a href = "https://mayagupt-pixel.github.io/innovus/">Sample Script</a></td>
<td> 3 different SPEF and 3 different DEF correspoiding to top, B1 & B2. </br>
<b>-b1.spef </b>( In Innovus read B1 verilog then write out B1.def, B1.spef, b1.lef using write_lef_abstract;;;; then use tempus and use do_extract_model to write out b1.lib)</br>
<b>-b2.spef</b>( In Innovus read B2 verilog then write out B2.def, B2.spef, b2.lef using write_lef_abstract;;;; then use tempus and use do_extract_model to write out b2.lib)</br>
<b>-top.spef </b>(In innovus read top, b1, b2 verilog only and made changes in SDC amd add b1.lef, b2.lef and b1.lib and b2.lib then write out top.def & top.spef (there will warning that B1, B2 doesnt have LEF n Liberty))</br></br>

<b>-top.def </b>(flow same as top.spef)</br>
<b>-b1.def</b> (flow same as b1.spef)</br>
<b>-b2.def</b> (flow same as b2.spef)</br></td>
</tr>
<tr>
  <td></td>
  <td></td>
<td>-  </td>
</tr>
<tr>
  <td>VCD</td>
  <td> <a href = "https://mayagupt-pixel.github.io/gate_vcd/">1) Gate level VCD (as of now this is not hier) </a></br>

<a href = "https://mayagupt-pixel.github.io/RTL_VCD/">1) RTL level VCD(as of now this is not hier) </a></br>


</td>
<td></br>
 </td>
</tr>
<tr>
  <td>Power Analysis flow</td>
  <td>read_lib -lef {gsclib090_tech.lef gsclib090_macro.lef}</br>
read_verilog {top.v}</br>
#read_lib slow.lib</br>
read_view_definition mmmc_top.view</br>
set_top_module top -ignore_undefined_cell</br>
read_def {top_wo_block.def}</br>
read_spef -rc_corner  RC_wc_125  -decoupled {top_wo_block.spef}</br>
 set_power_analysis_mode -analysis_view AV_wc_on  -method static  -write_static_currents true -create_binary_db true </br>
report_power

        </td>
<td>read_lib -lef {read all tech, stdcell lef and add b1.lef and b2.lef} </br>
read_verilog {read all verilog top.v, b1.v b2.v}</br>
#read_lib <></br>
read_view_definition {add b1.lib, b2.lib}</br>
set_top_module <> -ignore_undefined_cell </br>
#read_sdc <></br>
read_spef -rc_corner <> </br>
report_power</td>
</tr>
<!--Nav Code-->
      <tr>
        <td>Rail Analysis Flow</td>
        <td>    read_lib -lef <> </br>
            read_verilog <></br>
            #read_lib <></br>
            read_view_definition <></br>
            set_top_module <> -ignore_undefined_cell </br>
            #read_sdc <></br>
            read_spef -rc_corner <> </br></br>
            set_rail_analysis_mode -method   static -accuracy  xd -analysis_view   AV_wc_on \</br>
            -power_grid_library         {  ./techonly.cl   ./stdcells.cl \  }</br></br>



            set_pg_nets -net VDD    -voltage 0.9 -threshold 0.85 -force</br>
            set_pg_nets -net VSS        -voltage 0.0 -threshold 0.05 -force</br></br>



            set_power_pads \</br>
                -net                        VDD \</br>
                -format                     xy \</br>
                -file                       ./vdd.pp</br></br>




            set_power_pads \</br>
                -net                        VSS \</br>
                -format                     xy \</br>
                -file                       ./vss.pp</br></br>



            set_power_data -reset</br>
            set_power_data \</br>
                -format                     current \</br>
                { \</br>
                    ./static_VDD.ptiavg \</br>
                    ./static_VSS.ptiavg \</br>
                }</br></br>



            analyze_rail \</br>
                -output           ./staticRailResults \</br>
                -type                     net VDD



        </td>
        <td>
<u>VDD.pp</br> </u>
          *vsrc_name   x   y   layer_name</br>
vsrc3 4.74 21.36 Metal3</br></br>
<u>VSS.pp</u></br>
*vsrc_name   x   y   layer_name</br>
VSSvsrc1 1.85 27.44 Metal3

</td>
      </tr>
    </table>
  </body>
</html>
