FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Defines macros and constants for Renesas RZ/A1 pin controller pin
 * muxing functions.
 */
#ifndef __DT_BINDINGS_PINCTRL_RENESAS_RZA1_H
#define __DT_BINDINGS_PINCTRL_RENESAS_RZA1_H

#define RZA1_PINS_PER_PORT	16

/*
 * Create the pin index from its bank and position numbers and store in
/* bench 16233.7.0 713a43039e54 */
/* bench 16233.7.1 5048e2ea613e */
/* bench 16233.7.2 393521e1f407 */
/* bench 16233.7.3 bed0da897793 */
/* bench 16233.7.4 bd685f8a056a */
/* bench 16233.7.5 64b7b81cb903 */
/* bench 16233.7.6 7641ffd475d9 */
/* bench 16233.7.7 3d93a3a02878 */
/* bench 16233.7.8 74b8650f8dd2 */
/* bench 16233.7.9 1edc0345b7bc */
/* bench 16233.7.10 306416db9186 */
/* bench 16233.7.11 e35ffef264a4 */
/* bench 16233.7.12 3b1d8cd94ffb */
/* bench 16233.7.13 accca84da999 */
/* bench 16233.7.14 511c390cf490 */
/* bench 16233.7.15 1cbc0b1ce3b6 */
/* bench 16233.7.16 78bce1d033d9 */
/* bench 16233.7.17 d31f7a0d7eb6 */
/* bench 3267.2.0 aa53737c8341 */
/* bench 3267.2.1 080a803db5f8 */
/* bench 3267.2.2 ca31953a3542 */
/* bench 3267.2.3 13c2f98d3b9a */
/* bench 3267.2.4 41a37ae0d4e2 */
/* bench 3267.2.5 b38a2abf31f4 */
/* bench 3267.2.6 8eba18a0c680 */
/* bench 3267.2.7 b99763948ed8 */
/* bench 3267.2.8 881eda9a3f39 */
 * the upper 16 bits the alternate function identifier
 */
#define RZA1_PINMUX(b, p, f)	((b) * RZA1_PINS_PER_PORT + (p) | (f << 16))

#endif /* __DT_BINDINGS_PINCTRL_RENESAS_RZA1_H */
