*$
* LMR23615
*****************************************************************************
* (C) Copyright 2017 Texas Instruments Incorporated. All rights reserved.                                            
*****************************************************************************
** This model is designed as an aid for customers of Texas Instruments.
** TI and its licensors and suppliers make no warranties, either expressed
** or implied, with respect to this model, including the warranties of 
** merchantability or fitness for a particular purpose.  The model is
** provided solely on an "as is" basis.  The entire risk as to its quality
** and performance is with the customer
*****************************************************************************
*
* This model is subject to change without notice. Texas Instruments
* Incorporated is not responsible for updating this model.
*
*****************************************************************************
*
** Released by: WEBENCH Design Center, Texas Instruments Inc.
* Part: LMR23615
* Date: 17AUG2017
* Model Type: TRANSIENT
* Simulator: PSPICE
* Simulator Version: 16.2.0.p001
* EVM Order Number: LMR23615EVM
* EVM Users Guide: SNVU566–April 2017
* Datasheet:SNVSAV8 –JUNE 2017
* Topologies Supported: Buck,IBB
* Model Version: Final 1.00
*
*****************************************************************************
*
* Updates:
*
* Final 1.00
* Release to Web.
*
*****************************************************************************
*
* Model Usage Notes:
*
* 1. The following features have been modeled
*      a. Frequency foldback during soft-start
*      b. Current foldback
*      c. Current limit, Hiccup
*      d. IBB compatible
* 2. Sync functionality, operating quiescent current and thermal shutdown characteristics have not been modeled.
*
*****************************************************************************
.SUBCKT LMR23615_TRANS AGND BOOT EN_SYNC FB NC PAD PGND RT SW SW_1 VCC VIN
+  VIN_1  PARAMS: MODE=0
R_R6         PGND AGND  1m  
V_U4_V7         U4_VUPPER 0 2
R_U4_R246         ISWH U4_N08977  1  
C_U4_C178         0 U4_N07895  1n  
X_U4_U646         U4_BOOT_UVLO LDRV U4_BOOT_SW_ON_INT OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U667         U4_N10985 U4_N11023 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=40n
V_U4_V8         U4_VLOWER 0 .04
V_U4_V5         U4_N10277 0 1
D_U4_D73         U4_N09637 PH1 D_D1 
E_U4_E_test         U4_BOOT_SW_ON 0 VALUE { IF((V(U4_BOOT_SW_ON_INT)>0.5 &
+  V(SDWN) < 0.5),1,0)    }
C_U4_C12         0 U4_L_ISWH  1n  
E_U4_E2         U4_N85727 0 U4_N07895 0 1
D_U4_D70         U4_N09085 BOOT D_D1 
C_U4_C9         0 U4_N08357  1n  TC=0,0 
X_U4_U675         U4_N08115 PH1 U4_N10847 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_H1    VIN U4_N08719 U4_N08977 0 Driver_mod_U4_H1 
X_U4_U644         U4_N10443 U4_N10395 U4_ZCDLRES OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
D_U4_D65         U4_N08121 SW D_D1 
R_U4_R245         0 BOOT  100MEG  
X_U4_U643         U4_LDRV_INT U4_LDRV_INTB PH2 U4_N10277 U4_ZCDLRES 0
+  dffsr_rhpbasic_gen PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U665         0 PH1 U4_N10985 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
D_U4_D69         U4_N08357 PH1 D_D1 
R_U4_R11         PH2 U4_N09947  72.15 TC=0,0 
R_U4_R12         PH1 U4_N08357  28.86 TC=0,0 
X_U4_U652         U4_LDRV_INT U4_N08737 U4_N09129 LDRV AND3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U4_U651         SDWN U4_N09129 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_S1    HDRV SW U4_N08719 SW Driver_mod_U4_S1 
X_U4_U666         U4_N11023 U4_N10985 U4_N07825 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U4_C11         0 ISWH  1n  
X_U4_S2    LDRV 0 SW U4_N08121 Driver_mod_U4_S2 
V_U4_V4         U4_N09205 0 2.5
X_U4_U650         HICCUP U4_N08737 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U4_R280         0 U4_ZCDTHRESH  1e9  
X_U4_U611         U4_N09947 PH2 L_BLNCK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U4_E1         U4_N07871 0 U4_ZCDTHRESH 0 -1
X_U4_U617         U4_N07871 U4_L_ISWH U4_ZCD COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
R_U4_R15         PH1 U4_N09637  21.65 TC=0,0 
C_U4_C14         0 U4_N09637  1n  TC=0,0 
X_U4_U663         U4_N10847 U4_N10885 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=40n
R_U4_R277         U4_N07895 U4_N09951  144.3  
X_U4_U648         HDRV_INT U4_N08485 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_H2    U4_N08121 PGND U4_N08957 0 Driver_mod_U4_H2 
D_U4_D72         U4_N09951 U4_N07895 D_Dton 
X_U4_U662         U4_N10885 U4_N10847 U4_N07831 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
X_U4_S35    U4_BOOT_SW_ON 0 U4_N09085 VCC_I Driver_mod_U4_S35 
G_U4_ABMII1         U4_N11109 U4_ZCDTHRESH VALUE { if(V(U4_N07825) >0.5,
+  350n,0)    }
D_U4_D9         U4_VLOWER U4_ZCDTHRESH D_D 
X_U4_U645         PH2 U4_N10443 INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
C_U4_C8         0 U4_N09947  1n  TC=0,0 
D_U4_D10         U4_ZCDTHRESH U4_VUPPER D_D 
G_U4_ABMII2         U4_ZCDTHRESH 0 VALUE { if(V(U4_N07831) >0.5, 350n,0)    }
X_U4_S5    U4_N08485 0 HDRV PGND Driver_mod_U4_S5 
X_U4_S4    HDRV_INT 0 BOOT HDRV Driver_mod_U4_S4 
D_U4_D64         SW U4_N08719 D_D1 
X_U4_U656         L_BLNCK U4_N67786 U4_N09951 AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U4_R278         LOK U4_N85727  22  
X_U4_U615         U4_ZCD L_BLNCK U4_N10395 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U621         U4_N09205 U4_L_ISWH U4_N67786 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
C_U4_C179         LOK 0  1n  
X_U4_U671         0 U4_N08115 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U4_D68         U4_N09947 PH2 D_D1 
C_U4_C1         0 U4_ZCDTHRESH  2p  
C_U4_C13         0 U4_BOOT_UVLO  1n  TC=0,0 
E_U4_ABM172         U4_N08239 0 VALUE { IF(((V(BOOT) - V(SW)) > 2.8), 0 , 1)   
+  }
R_U4_R247         U4_L_ISWH U4_N08957  1  
R_U4_R14         U4_N08239 U4_BOOT_UVLO  1 TC=0,0 
V_U4_V9         U4_N11109 0 1.2
X_U4_U612         U4_N08357 PH1 H_BLNCK AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U4_U610         U4_N09637 PH1 HDRV_INT AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U5_U30         U5_N16777867 U5_H_END HICCUP U5_HICCUP_N SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U5_S4    U5_H_END 0 U5_N16778000 0 HICCUP1_U5_S4 
R_U5_R8         U5_N16777841 HICCUP  1  
X_U5_U607         U5_N16777841 U5_N16777837 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=10u
E_U5_ABM9         U5_N16793743 0 VALUE { {IF(V(COMP) > 1,1,0)}    }
V_U5_V2         U5_N16777884 0 64
C_U5_C8         0 U5_N16777952  1n  
X_U5_U615         U5_N16792752 U5_N16777926 U5_N16777933 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_S3    U5_N16777933 0 U5_N16777880 0 HICCUP1_U5_S3 
X_U5_U608         U5_N16777841 U5_N16777837 U5_N16777926 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U609         U5_N16777880 U5_N16777884 U5_N16777867 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
X_U5_U616         U5_N16777803 CLK U5_HICCUP_N U5_N16815454 AND3_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
C_U5_C6         0 U5_N16777880  14.8n IC=0 
C_U5_C5         0 U5_N16777841  1n  
R_U5_R5         U5_N16777952 U5_N16777947  1  
X_U5_U610         U5_N16777952 U5_N16864724 INV_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=5u
X_U5_U2_U620         U5_N16793743 U5_U2_N00780 U5_U2_N00140 OR2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U5_U2_U618         U5_U2_N00220 U5_U2_N02470 U5_N16792752 AND2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
D_U5_U2_D1         U5_N16793743 U5_U2_N00780 D_D1 
X_U5_U2_U621         U5_U2_N00140 U5_U2_N00220 INV_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U5_U2_R1         U5_N16793743 U5_U2_N00780  144.3001443  
X_U5_U2_U607         U5_U2_N00140 U5_U2_N03610 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
C_U5_U2_C1         0 U5_U2_N00780  1n  
X_U5_U2_U608         U5_U2_N03610 U5_U2_N02470 INV_DELAY_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5 DELAY=50n
X_U5_U612         U5_N16778000 U5_N16778004 U5_N16777947 COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
V_U5_V4         U5_N16778004 0 1
E_U5_ABM8         U5_N16777803 0 VALUE { IF(V(COMP) > 1.8,1,0)    }
C_U5_C7         0 U5_N16778000  10u IC=0 
X_U5_U611         U5_N16864724 U5_H_END INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=5u
G_U5_G4         0 U5_N16778000 HICCUP 0 1m
G_U5_G3         0 U5_N16777880 U5_N16815454 0 1
E_E1         FBI 0 FB PGND 1
C_C6         0 COMP  0.5p  
C_U3_C1         U3_N16756738 U3_N16756744  1n  
V_U3_V7         U3_N16868915 0 21
E_U3_ABM6         U3_SYNC_INT 0 VALUE { If(V(U3_SYNC_INT) <0.5,
+  If(V(U3_N16756744)>2, 1, 0), If(V(U3_N16756744)>0.4, 1, 0))     }
X_U3_S27    U3_CLK_SAM 0 U3_N16870068 U3_N16869766 Oscillator_U3_S27 
X_U3_U145         U3_N16845235 U3_N16845117 CLK AND2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
R_U3_R4         0 U3_N16845571  1Meg TC=0,0 
E_U3_E4         U3_N16775751 0 U3_CLK_SYNC 0 1
G_U3_ABM2I2         U3_N40138 U3_RAMP VALUE { if(V(U3_ADDRAMP) >0.5 &
+  V(PH2)<0.5, 4u,0)    }
C_U3_C150         U3_RAMPMUL 0  10u  
E_U3_ABM15         U3_N16839919 0 VALUE { V(I_FOLDBACK)*20    }
X_U3_U146         HICCUP SDWN U3_N16845117 NOR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
R_U3_R5         U3_N16775751 U3_CLK_INT_DISABLE  8k TC=0,0 
D_U3_D14         0 U3_N16845134 D_D1 
E_U3_E2         U3_N16870068 0 U3_RAMP 0 1
E_U3_ABM14         U3_SYNC_SDWNB 0 VALUE { IF(V(VREF)>0.98*1,1,0)    }
G_U3_ABM2I1         U3_N40138 U3_N16845134 VALUE {
+  if(V(U3_CLK_SYNC_EN)<0.5,V(U3_CLK_CURRENT),4u)    }
E_U3_E5         U3_N16840491 0 RT PGND 1
E_U3_ABM13         U3_N16874354 0 VALUE { if(V(U3_FOLD_FILT)> 0.05u,
+  V(U3_FOLD_FILT)*1.9,1)    }
C_U3_C149         U3_CLK_INT_DISABLE 0  1n IC=0 TC=0,0 
R_U3_R7         I_FOLDBACK U3_FOLD_FILT  100k TC=0,0 
E_U3_ABM7         U3_INT_ISLOPE 0 VALUE { V(U3_RAMP)*6.7*0.308    }
X_U3_U137         VINOK_B U3_N16845030 U3_DISCHARGE OR2_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=500E-3
C_U3_C79         U3_RAMP 0  10p IC=0 
X_U3_U142         U3_N16845113 U3_CLK_SYNC U3_CLK_SYNC_EN U3_N16845235
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
D_U3_D12         U3_N16845134 U3_RAMP D_D2 
X_U3_U143         U3_SYNC_INT U3_CLK_SYNC one_shot PARAMS:  T=30  
X_U3_U138         LOK HDRV U3_N16845062 U3_N16845571 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U3_S26    U3_DISCHARGE 0 U3_RAMP 0 Oscillator_U3_S26 
E_U3_ABM20         U3_N16840494 0 VALUE { {IF(V(SDWN)
+  <0.5,IF(V(RT)<3,((V(VREF)*((402u/((100*V(U3_N16840491))+0.6))-0.5u))+0.5u),3.5u*V(VREF)+0.5u),0)}
+     }
X_U3_U140         U3_N16845062 U3_SLOPE_CH U3_N16845113 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
D_U3_D1         U3_N16775751 U3_CLK_INT_DISABLE D_D1 
E_U3_ABM17         U3_CLK_CURRENT 0 VALUE { IF(V(U3_SLOPE_CH) >0.5,(
+  V(U3_N16840494) - V(U3_N16839919))/30,  
+  (V(U3_N16840494) - V(U3_N16839919)))   }
V_U3_V8         U3_N314800 0 1
C_U3_C148         0 U3_N16845030  1n  TC=0,0 
R_U3_R6         U3_N16869766 U3_RAMPMUL  1m  
D_U3_D11         U3_N16845134 U3_N40138 D_D1 
X_U3_U154         U3_CLK_SYNC_EN U3_N16870601 BUF_DELAY_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5 DELAY=2u
V_U3_V47         U3_N16845023 0 1
X_U3_U157         I_FOLDBACK U3_N16874354 U3_ADDRAMP COMP_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=0.5
E_U3_ABM12         U3_SYNC_ISLOPE 0 VALUE { if ( V(U3_N16870601)<0.5,  
+ 0  
+ , V(U3_INT_ISLOPE)/(1m+V(U3_RAMPMUL)) )  }
X_U3_U677         U3_SYNC_VINB U3_CLK_INT_DISABLE U3_SYNC_SDWNB U3_CLK_SYNC_EN
+  AND3_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U3_U131         U3_RAMP U3_N16845023 U3_SLOPE_CH COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
V_U3_V45         U3_N40138 0 10
D_U3_D62         0 U3_N16756744 D_D1 
I_U3_I1         U3_N16846089 RT DC 10udc  
C_U3_C151         U3_FOLD_FILT 0  1n  TC=0,0 
D_U3_D63         RT U3_N16846089 D_D1 
R_U3_R1         U3_N16845030 CLK  15 TC=0,0 
X_U3_U153         U3_SYNC_INT U3_CLK_SAM one_shot PARAMS:  T=10  
R_U3_R2         U3_N16756744 0  1k  
X_U3_U1         U3_N16868915 VIN U3_N314800 U3_SYNC_VINB COMPHYS2_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5 T=10
E_U3_E3         U3_N16756738 0 EN_SYNC PGND 1
X_U3_U155         U3_INT_ISLOPE U3_SYNC_ISLOPE U3_CLK_SYNC_EN ISLOPE
+  MUX2_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U3_V48         U3_N16846089 0 5Vdc
R_R4         N16768439 COMP  375k  
D_U6_D10         U6_N16734139 U6_N16734133 D_Dton 
R_U6_R276         U6_N16734139 U6_N16734133  86.58  
C_U6_C177         0 U6_N16734133  1n  
X_U6_U834         SDWN U6_N16734995 U6_N16734257 U6_PREBIAS
+  SRLATCHRHP_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
X_U6_U835         U6_N16758517 U6_N167353672 U6_N16734815 OR2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U5         U6_N16734331 U6_ICMD U6_N16734145 COMP_BASIC_GEN PARAMS: VDD=1
+  VSS=0 VTHRESH=0.5
X_U6_U826         U6_PH1_1 U6_N16734677 INV_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=15n
R_U6_R277         U6_N16734145 U6_N16734187  1  
E_U6_ABM153         U6_N16758517 0 VALUE { IF(V(PFM)>0.5,V(U6_TMOD),0)    }
X_U6_U630         U6_N16734187 H_BLNCK U6_N167353672 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U825         U6_N16734139 U6_N16734133 U6_PH1_1 PH1 OR3_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
E_U6_ABM1         U6_ICMD 0 VALUE { LIMIT ( (( V(COMP)-0.25)*6.7)  - V(ISLOPE),
+  3.9, 0.5)    }
E_U6_ABM152         U6_ISWF 0 VALUE { {IF(V(HDRV_INT) > 0.5,  
+ V(ISWH),0)}   }
R_U6_R3         0 U6_N16734471  1Meg TC=0,0 
E_U6_E1         U6_N16758611 0 PH1 0 1
C_U6_C178         0 U6_N16734187  1n  
X_U6_U827         U6_N16734677 U6_PH1_1 U6_N16734139 AND2_BASIC_GEN PARAMS:
+  VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U828         PH1 U6_PH2_1 INV_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U6_U612         VREF FBI U6_N16734995 COMP_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5
D_U6_D11         U6_TMOD U6_N16758611 D_Dton 
X_U6_U829         U6_PH2_1 U6_PREBIAS PH2 AND2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U6_U629         CLK U6_N16734815 U6_PH1_1 U6_N16734471 SRLATCHRHP_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
R_U6_R278         U6_N16758611 U6_TMOD  7.215k  
R_U6_R4         U6_N16734257 0  1Meg TC=0,0 
E_U6_ABM2         U6_N16734331 0 VALUE { V(U6_ISWF)    }
C_U6_C179         0 U6_TMOD  1n  
C_C4         0 N16768439  50p  
R_R5         PGND PAD  1m  
X_U7_U613         VIN U7_N16734846 U7_N16734802 U7_VIN_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V4         U7_N16734846 0 3.599
X_U7_U623         U7_N16735212 U7_EN_OK BUF_DELAY_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=0.5 DELAY=0.7m
X_U7_U622         VINOK_B U7_ENOK_B U7_VCCOK_B U7_N16735188 SDWN OR4_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=500E-3
X_U7_U616         U7_VIN_OK VINOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U7_V9         U7_N16735320 0 3.299
X_U7_U617         U7_EN_OK U7_ENOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
X_U7_U615         VCC_I U7_N16735320 U7_N16735276 U7_VCC_OK COMPHYS_BASIC_GEN
+  PARAMS: VDD=1 VSS=0 VTHRESH=0.5
E_U7_ABM3         VCC_I 0 VALUE { IF(V(VIN)>4.1,4.1,V(VIN))    }
V_U7_V5         U7_N16734802 0 0.3
V_U7_V6         U7_N16735008 0 0.4
X_U7_U614         EN_SYNC U7_N16735086 U7_N16735008 U7_N16735212
+  COMPHYS_BASIC_GEN PARAMS: VDD=1 VSS=0 VTHRESH=0.5
V_U7_V7         U7_N16735086 0 1.5499
V_U7_V8         U7_N16735276 0 0.4
E_U7_E4         VCC PGND VCC_I 0 1
X_U7_U618         U7_VCC_OK U7_VCCOK_B INV_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
V_U7_V12         U7_N16735188 0  
+PULSE {1-MODE} 0 1u 1n 1n 1 2
X_U2_F1    U2_N16661770 U2_N16659780 U2_SS_INT 0 SOFT_START_U2_F1 
G_U2_ABMII1         U2_N16645822 U2_SS_INT VALUE { IF(V(U2_DISCH) > 0.5,0, 3u) 
+    }
R_U2_R2         U2_N16659780 U2_N16659029  1000k  
E_U2_ABM5         U2_N16716882 0 VALUE { IF(V(U2_VREF_INT)
+  >0.9,V(U2_VREF_FEED),0)    }
E_U2_E1         VREF U2_N16716882 U2_VREF_INT 0 1
C_U2_C3         0 U2_N16659029  0.4n  
C_U2_C2         U2_N16716802 U2_N16716806  0.1n  
X_U2_U3         SDWN HICCUP U2_DISCH OR2_BASIC_GEN PARAMS: VDD=1 VSS=0
+  VTHRESH=500E-3
E_U2_E2         U2_N16716806 0 VIN 0 0.5
E_U2_ABM6         U2_N16661770 0 VALUE { IF( V(U2_DISCH) < 0.5,1, 0)    }
R_U2_R1         0 U2_N16716802  1k  
E_U2_ABM7         U2_VREF_FEED 0 VALUE { LIMIT(V(U2_N16716802) ,20m,0)    }
X_U2_S1    U2_DISCH 0 U2_SS_INT 0 SOFT_START_U2_S1 
C_U2_C1         U2_SS_INT 0  18n IC={mode} 
E_U2_ABM1         U2_VREF_INT 0 VALUE { MIN( V(U2_SS_INT) , 1)    }
V_U2_V1         U2_N16645822 0 1.01
D_U2_D62         U2_SS_INT U2_N16645822 D_D1 
X_U1_H1    U1_N16743473 COMP U1_N16743381 0 ERROR_AMPLIFIER_U1_H1 
C_U1_C1         0 COMP  1p  
X_U1_S1    HICCUP 0 COMP 0 ERROR_AMPLIFIER_U1_S1 
R_U1_R1         FBI U1_N16743905  5k  
E_U1_ABM3         PFM 0 VALUE { IF(V(COMP)<0.25,1,0)    }
D_U1_D9         U1_N167442771 U1_N16743473 D_D 
V_U1_V9         U1_N167442771 0 0.25
G_U1_ABM2I1         0 COMP VALUE { LIMIT(IF(V(VREF)>0.98, (V(VREF) -
+  V(U1_N16743905))*20u, (V(VREF) - V(U1_N16743905))*7u),-3u,3u)    }
E_U1_ABM1         U1_N16743639 0 VALUE { MAX ( V(U1_N16743381) , 0 )    }
C_U1_C2         0 U1_N16743905  5p  
V_U1_V6         U1_N16743331 0 1.8
E_U1_ABM2         I_FOLDBACK 0 VALUE { if( V(0)< 0.5,   
+ V(U1_N16743639) ,0)   }
C_U1_C3         0 FBI  100f  
D_U1_D10         COMP U1_N16743331 D_D 
.IC         V(COMP )=0
.ENDS LMR23615_TRANS
*$
.subckt Driver_mod_U4_H1 1 2 3 4  
H_U4_H1         3 4 VH_U4_H1 1
VH_U4_H1         1 2 0V
.ends Driver_mod_U4_H1
*$
.subckt Driver_mod_U4_S1 1 2 3 4  
S_U4_S1         3 4 1 2 _U4_S1
RS_U4_S1         1 2 1G
.MODEL         _U4_S1 VSWITCH Roff=1e9 Ron=160m Voff=0.2 Von=0.5
.ends Driver_mod_U4_S1
*$
.subckt Driver_mod_U4_S2 1 2 3 4  
S_U4_S2         3 4 1 2 _U4_S2
RS_U4_S2         1 2 1G
.MODEL         _U4_S2 VSWITCH Roff=1e9 Ron=95m Voff=0.2 Von=0.5
.ends Driver_mod_U4_S2
*$
.subckt Driver_mod_U4_H2 1 2 3 4  
H_U4_H2         3 4 VH_U4_H2 -1
VH_U4_H2         1 2 0V
.ends Driver_mod_U4_H2
*$
.subckt Driver_mod_U4_S35 1 2 3 4  
S_U4_S35         3 4 1 2 _U4_S35
RS_U4_S35         1 2 1G
.MODEL         _U4_S35 VSWITCH Roff=10e6 Ron=1 Voff=0.2 Von=0.8
.ends Driver_mod_U4_S35
*$
.subckt Driver_mod_U4_S5 1 2 3 4  
S_U4_S5         3 4 1 2 _U4_S5
RS_U4_S5         1 2 1G
.MODEL         _U4_S5 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_mod_U4_S5
*$
.subckt Driver_mod_U4_S4 1 2 3 4  
S_U4_S4         3 4 1 2 _U4_S4
RS_U4_S4         1 2 1G
.MODEL         _U4_S4 VSWITCH Roff=1e6 Ron=2 Voff=0.2 Von=0.8
.ends Driver_mod_U4_S4
*$
.subckt HICCUP1_U5_S4 1 2 3 4  
S_U5_S4         3 4 1 2 _U5_S4
RS_U5_S4         1 2 1G
.MODEL         _U5_S4 VSWITCH Roff=1e6 Ron=1m Voff=0.25 Von=0.8
.ends HICCUP1_U5_S4
*$
.subckt HICCUP1_U5_S3 1 2 3 4  
S_U5_S3         3 4 1 2 _U5_S3
RS_U5_S3         1 2 1G
.MODEL         _U5_S3 VSWITCH Roff=1e6 Ron=1.0 Voff=0.25 Von=0.75
.ends HICCUP1_U5_S3
*$
.subckt Oscillator_U3_S27 1 2 3 4  
S_U3_S27         3 4 1 2 _U3_S27
RS_U3_S27         1 2 1G
.MODEL         _U3_S27 VSWITCH Roff=1e9 Ron=1m Voff=0.25V Von=0.75V
.ends Oscillator_U3_S27
*$
.subckt Oscillator_U3_S26 1 2 3 4  
S_U3_S26         3 4 1 2 _U3_S26
RS_U3_S26         1 2 1G
.MODEL         _U3_S26 VSWITCH Roff=1e9 Ron=1m Voff=0.2 Von=0.8
.ends Oscillator_U3_S26
*$
.subckt SOFT_START_U2_F1 1 2 3 4  
F_U2_F1         3 4 VF_U2_F1 1.2
VF_U2_F1         1 2 0V
.ends SOFT_START_U2_F1
*$
.subckt SOFT_START_U2_S1 1 2 3 4  
S_U2_S1         3 4 1 2 _U2_S1
RS_U2_S1         1 2 1G
.MODEL         _U2_S1 VSWITCH Roff=1e9 Ron=3k Voff=0.2 Von=0.5
.ends SOFT_START_U2_S1
*$
.subckt ERROR_AMPLIFIER_U1_H1 1 2 3 4  
H_U1_H1         3 4 VH_U1_H1 1
VH_U1_H1         1 2 0V
.ends ERROR_AMPLIFIER_U1_H1
*$
.subckt ERROR_AMPLIFIER_U1_S1 1 2 3 4  
S_U1_S1         3 4 1 2 _U1_S1
RS_U1_S1         1 2 1G
.MODEL         _U1_S1 VSWITCH Roff=1.409e9 Ron=3k Voff=0.25V Von=0.75V
.ends ERROR_AMPLIFIER_U1_S1
*$
.model D_D1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
*$
.subckt dffsr_rhpbasic_gen q qb clk d r s params: vdd=1 vss=0 vthresh=0.5 
x1 clk clkdel1 inv_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
r_clk clkdel1 clkdel 21.64502165
c_clk clkdel 0 1n
x2 clk clkdel clkint and2_basic_gen params: vdd={vdd} vss={vss} vthresh=
+ {vthresh}  
gq 0 qint value = {if(v(r) > {vthresh},-5,if(v(s) > {vthresh},5, if(v(clkint)>
+  {vthresh}, 
+ if(v(d)> {vthresh},5,-5),0)))}
cqint qint 0 1n
d_d10 qint my5 d_d1
v1 my5 0 {vdd}
d_d11 myvss qint d_d1
v2 myvss 0 {vss} 
eq qqq 0 qint 0 1
x3 qqq qqqd1 buf_delay_basic_gen params: vdd={vdd} vss={vss} vthresh={vthresh}
+  delay = 1n
rqq qqqd1 q 1
eqb qbr 0 value = {if( v(q) > {vthresh}, {vss},{vdd})}
rqb qbr qb 1 
cdummy1 q 0 1nf 
cdummy2 qb 0 1nf 
.ic v(qint) {vss}
.model d_d1 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=0.1
.ends dffsr_rhpbasic_gen
*$
.model D_Dton d
+ is=1e-015
+ tt=1e-011
+ rs=0.005
+ n=0.01
*$
.model D_D d
+ is=1e-015
+ n=0.01
+ tt=1e-011
+ rs=0.05
*$
.model D_D2 d
+ is=1e-015
+ tt=1e-011
+ rs=0.05
+ n=1
*$
.subckt one_shot in out
+ params:  t=100
s_s1         meas 0 reset2 0 s1
e_abm1         ch 0 value { if( v(in)>0.5 | v(out)>0.5,1,0)    }
r_r2         reset2 reset  0.1  
e_abm3         out 0 value { if( v(meas)<0.5 & v(ch)>0.5,1,0)    }
r_r1         meas ch  {t} 
c_c2         0 reset2  1.4427n  
c_c1         0 meas  1.4427n  
e_abm2         reset 0 value { if(v(ch)<0.5,1,0)    }
.model s1 vswitch
+ roff=1e+009
+ ron=1
+ voff=0.25
+ von=0.75
.ends one_shot
*$
.SUBCKT OR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR2_BASIC_GEN
*$
.SUBCKT INV_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS INV_DELAY_BASIC_GEN
*$
.SUBCKT AND2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND2_BASIC_GEN
*$
.SUBCKT AND3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  &  
+ V(B) > {VTHRESH} &
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS AND3_BASIC_GEN
*$
.SUBCKT INV_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS INV_BASIC_GEN
*$
.SUBCKT COMP_BASIC_GEN INP INM Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
E_ABM Yint 0 VALUE {IF (V(INP) > 
+ V(INM), {VDD},{VSS})}
R1 Yint Y 1
C1 Y 0 1n
.ENDS COMP_BASIC_GEN
*$
.SUBCKT SRLATCHRHP_BASIC_GEN S R Q QB PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
GQ 0 Qint VALUE = {IF(V(R) > {VTHRESH},-5,IF(V(S)>{VTHRESH},5, 0))}
CQint Qint 0 1n
RQint Qint 0 1000MEG
D_D10 Qint MY5 D_D1
V1 MY5 0 {VDD}
D_D11 MYVSS Qint D_D1
V2 MYVSS 0 {VSS} 
EQ Qqq 0 Qint 0 1
X3 Qqq Qqqd1 BUF_BASIC_GEN PARAMS: VDD={VDD} VSS={VSS} VTHRESH={VTHRESH}
RQq Qqqd1 Q 1
EQb Qbr 0 VALUE = {IF( V(Q) > {VTHRESH}, {VSS},{VDD})}
RQb Qbr QB 1 
Cdummy1 Q 0 1n 
Cdummy2 QB 0 1n
.IC V(Qint) {VSS}
.ENDS SRLATCHRHP_BASIC_GEN
*$
.SUBCKT NOR2_BASIC_GEN A B Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH},{VSS},{VDD})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS NOR2_BASIC_GEN
*$
.SUBCKT MUX2_BASIC_GEN A B S Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE  YINT 0 VALUE {{IF(V(S) > {VTHRESH},  
+ V(B),V(A))}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS MUX2_BASIC_GEN
*$
.SUBCKT BUF_DELAY_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 DELAY = 10n 
E_ABMGATE1    YINT1 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT1 YINT2 1
CINT YINT2 0 {DELAY*1.3}
E_ABMGATE2    YINT3 0 VALUE {{IF(V(YINT2) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT2 YINT3 Y 1
CINT2 Y 0 1n
.ENDS BUF_DELAY_BASIC_GEN
*$
.SUBCKT COMPHYS2_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
+ T=10
EIN INP1 INM1 INP INM 1 
EHYS INM2 INM1 VALUE { IF( V(1) > {VTHRESH},-V(HYS)/2,V(HYS)/2) }
EOUT OUT 0 VALUE { IF( V(INP1)>V(INM2), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 {T*1e-9}
RINP1 INP1 0 10K
RINM2 INM2 0 10K
.ENDS COMPHYS2_BASIC_GEN
*$
.SUBCKT OR3_BASIC_GEN A B C Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR3_BASIC_GEN
*$
.SUBCKT COMPHYS_BASIC_GEN INP INM HYS OUT PARAMS: VDD=1 VSS=0 VTHRESH=0.5	
EIN INP1 INM1 INP INM 1 
EHYS INP1 INP2 VALUE { IF( V(1) > {VTHRESH},-V(HYS),0) }
EOUT OUT 0 VALUE { IF( V(INP2)>V(INM1), {VDD} ,{VSS}) }
R1 OUT 1 1
C1 1 0 1n
RINP1 INP1 0 1K
.ENDS COMPHYS_BASIC_GEN
*$
.SUBCKT OR4_BASIC_GEN A B C D Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH}  |  
+ V(B) > {VTHRESH} |
+ V(C) > {VTHRESH} |
+ V(D) > {VTHRESH},{VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS OR4_BASIC_GEN
*$
.SUBCKT BUF_BASIC_GEN A  Y PARAMS: VDD=1 VSS=0 VTHRESH=0.5 
E_ABMGATE    YINT 0 VALUE {{IF(V(A) > {VTHRESH} , 
+ {VDD},{VSS})}}
RINT YINT Y 1
CINT Y 0 1n
.ENDS BUF_BASIC_GEN
*$
.SUBCKT CESR IN OUT
+ PARAMs:  C=100u ESR=0.01 X=2 IC=0
C	IN 1  {C*X} IC={IC}
RESR	1 OUT {ESR/X}
.ENDS CESR
*$
.SUBCKT LDCR IN OUT
+ PARAMs:  L=1u DCR=0.01 IC=0
L	IN 1  {L} IC={IC}
RDCR	1 OUT {DCR}
.ENDS LDCR
*$
