   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 18, 4
  12              		.thumb
  13              		.file	"stm32f10x_rcc.c"
  21              	.Ltext0:
  22              		.cfi_sections	.debug_frame
  23              		.section	.data.APBAHBPrescTable,"aw",%progbits
  24              		.align	2
  27              	APBAHBPrescTable:
  28 0000 00       		.byte	0
  29 0001 00       		.byte	0
  30 0002 00       		.byte	0
  31 0003 00       		.byte	0
  32 0004 01       		.byte	1
  33 0005 02       		.byte	2
  34 0006 03       		.byte	3
  35 0007 04       		.byte	4
  36 0008 01       		.byte	1
  37 0009 02       		.byte	2
  38 000a 03       		.byte	3
  39 000b 04       		.byte	4
  40 000c 06       		.byte	6
  41 000d 07       		.byte	7
  42 000e 08       		.byte	8
  43 000f 09       		.byte	9
  44              		.section	.data.ADCPrescTable,"aw",%progbits
  45              		.align	2
  48              	ADCPrescTable:
  49 0000 02       		.byte	2
  50 0001 04       		.byte	4
  51 0002 06       		.byte	6
  52 0003 08       		.byte	8
  53              		.section	.text.RCC_DeInit,"ax",%progbits
  54              		.align	2
  55              		.global	RCC_DeInit
  56              		.thumb
  57              		.thumb_func
  59              	RCC_DeInit:
  60              	.LFB29:
  61              		.file 1 "Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c"
   1:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
   2:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   3:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @file    stm32f10x_rcc.c
   4:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @author  MCD Application Team
   5:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @version V3.3.0
   6:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @date    04/16/2010
   7:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief   This file provides all the RCC firmware functions.
   8:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ******************************************************************************
   9:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @copy
  10:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  11:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *
  18:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * <h2><center>&copy; COPYRIGHT 2010 STMicroelectronics</center></h2>
  19:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
  20:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  21:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Includes ------------------------------------------------------------------*/
  22:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #include "stm32f10x_rcc.h"
  23:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  24:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  25:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  26:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  27:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  28:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC 
  29:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief RCC driver modules
  30:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  31:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
  32:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  33:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_TypesDefinitions
  34:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  35:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  36:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  37:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
  38:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
  39:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  40:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  41:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Defines
  42:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
  43:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
  44:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  45:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ------------ RCC registers bit address in the alias region ----------- */
  46:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RCC_OFFSET                (RCC_BASE - PERIPH_BASE)
  47:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  48:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CR Register ---*/
  49:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  50:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of HSION bit */
  51:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_OFFSET                 (RCC_OFFSET + 0x00)
  52:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define HSION_BitNumber           0x00
  53:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSION_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (HSION_BitNumber * 4))
  54:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  55:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of PLLON bit */
  56:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define PLLON_BitNumber           0x18
  57:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_PLLON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLLON_BitNumber * 4))
  58:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  59:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
  60:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL2ON bit */
  61:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL2ON_BitNumber          0x1A
  62:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL2ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL2ON_BitNumber * 4))
  63:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  64:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of PLL3ON bit */
  65:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define PLL3ON_BitNumber          0x1C
  66:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CR_PLL3ON_BB              (PERIPH_BB_BASE + (CR_OFFSET * 32) + (PLL3ON_BitNumber * 4))
  67:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  68:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  69:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of CSSON bit */
  70:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSSON_BitNumber           0x13
  71:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_CSSON_BB               (PERIPH_BB_BASE + (CR_OFFSET * 32) + (CSSON_BitNumber * 4))
  72:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  73:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR Register ---*/
  74:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  75:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of USBPRE bit */
  76:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_OFFSET               (RCC_OFFSET + 0x04)
  77:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  78:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
  79:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define USBPRE_BitNumber          0x16
  80:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_USBPRE_BB            (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (USBPRE_BitNumber * 4))
  81:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
  82:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define OTGFSPRE_BitNumber        0x16
  83:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_OTGFSPRE_BB          (PERIPH_BB_BASE + (CFGR_OFFSET * 32) + (OTGFSPRE_BitNumber * 4))
  84:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
  85:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  86:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- BDCR Register ---*/
  87:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  88:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of RTCEN bit */
  89:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_OFFSET               (RCC_OFFSET + 0x20)
  90:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define RTCEN_BitNumber           0x0F
  91:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_RTCEN_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (RTCEN_BitNumber * 4))
  92:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  93:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of BDRST bit */
  94:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDRST_BitNumber           0x10
  95:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_BDRST_BB             (PERIPH_BB_BASE + (BDCR_OFFSET * 32) + (BDRST_BitNumber * 4))
  96:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  97:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CSR Register ---*/
  98:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
  99:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Alias word address of LSION bit */
 100:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_OFFSET                (RCC_OFFSET + 0x24)
 101:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define LSION_BitNumber           0x00
 102:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_LSION_BB              (PERIPH_BB_BASE + (CSR_OFFSET * 32) + (LSION_BitNumber * 4))
 103:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 104:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 105:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* --- CFGR2 Register ---*/
 106:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 107:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S2SRC bit */
 108:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_OFFSET              (RCC_OFFSET + 0x2C)
 109:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S2SRC_BitNumber         0x11
 110:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S2SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S2SRC_BitNumber * 4))
 111:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 112:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  /* Alias word address of I2S3SRC bit */
 113:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define I2S3SRC_BitNumber         0x12
 114:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_I2S3SRC_BB          (PERIPH_BB_BASE + (CFGR2_OFFSET * 32) + (I2S3SRC_BitNumber * 4))
 115:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 116:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 117:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* ---------------------- RCC registers bit mask ------------------------ */
 118:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 119:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CR register bit mask */
 120:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Reset           ((uint32_t)0xFFFBFFFF)
 121:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEBYP_Set             ((uint32_t)0x00040000)
 122:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Reset            ((uint32_t)0xFFFEFFFF)
 123:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSEON_Set              ((uint32_t)0x00010000)
 124:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CR_HSITRIM_Mask           ((uint32_t)0xFFFFFF07)
 125:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 126:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register bit mask */
 127:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_CL) 
 128:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC2FFFF)
 129:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 130:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR_PLL_Mask            ((uint32_t)0xFFC0FFFF)
 131:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 132:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 133:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLMull_Mask         ((uint32_t)0x003C0000)
 134:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLSRC_Mask          ((uint32_t)0x00010000)
 135:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PLLXTPRE_Mask        ((uint32_t)0x00020000)
 136:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SWS_Mask             ((uint32_t)0x0000000C)
 137:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_SW_Mask              ((uint32_t)0xFFFFFFFC)
 138:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Reset_Mask      ((uint32_t)0xFFFFFF0F)
 139:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_HPRE_Set_Mask        ((uint32_t)0x000000F0)
 140:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Reset_Mask     ((uint32_t)0xFFFFF8FF)
 141:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE1_Set_Mask       ((uint32_t)0x00000700)
 142:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Reset_Mask     ((uint32_t)0xFFFFC7FF)
 143:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_PPRE2_Set_Mask       ((uint32_t)0x00003800)
 144:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Reset_Mask    ((uint32_t)0xFFFF3FFF)
 145:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_ADCPRE_Set_Mask      ((uint32_t)0x0000C000)
 146:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 147:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CSR register bit mask */
 148:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CSR_RMVF_Set              ((uint32_t)0x01000000)
 149:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 150:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_CL) 
 151:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR2 register bit mask */
 152:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1SRC         ((uint32_t)0x00010000)
 153:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV1            ((uint32_t)0x0000000F)
 154:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 155:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 156:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PREDIV2            ((uint32_t)0x000000F0)
 157:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL2MUL            ((uint32_t)0x00000F00)
 158:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define CFGR2_PLL3MUL            ((uint32_t)0x0000F000)
 159:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 160:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 161:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* RCC Flag Mask */
 162:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define FLAG_Mask                 ((uint8_t)0x1F)
 163:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 164:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef HSI_Value
 165:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Typical Value of the HSI in Hz */
 166:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define HSI_Value                 ((uint32_t)8000000)
 167:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* HSI_Value */
 168:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 169:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 2 (Bits[15:8]) base address */
 170:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE2_ADDRESS         ((uint32_t)0x40021009)
 171:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 172:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CIR register byte 3 (Bits[23:16]) base address */
 173:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CIR_BYTE3_ADDRESS         ((uint32_t)0x4002100A)
 174:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 175:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* CFGR register byte 4 (Bits[31:24]) base address */
 176:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define CFGR_BYTE4_ADDRESS        ((uint32_t)0x40021007)
 177:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 178:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* BDCR register base address */
 179:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #define BDCR_ADDRESS              (PERIPH_BASE + BDCR_OFFSET)
 180:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 181:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef HSEStartUp_TimeOut
 182:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /* Time out for HSE start up */
 183:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #define HSEStartUp_TimeOut        ((uint16_t)0x0500)
 184:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* HSEStartUp_TimeOut */
 185:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 186:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 187:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 188:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 189:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 190:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Macros
 191:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 192:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 193:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 194:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 195:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 196:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 197:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 198:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Variables
 199:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 200:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */ 
 201:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 202:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t APBAHBPrescTable[16] = {0, 0, 0, 0, 1, 2, 3, 4, 1, 2, 3, 4, 6, 7, 8, 9};
 203:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** static __I uint8_t ADCPrescTable[4] = {2, 4, 6, 8};
 204:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 205:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 206:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 207:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 208:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 209:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_FunctionPrototypes
 210:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 211:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 212:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 213:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 214:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @}
 215:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 216:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 217:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /** @defgroup RCC_Private_Functions
 218:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @{
 219:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 220:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 221:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 222:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Resets the RCC clock configuration to the default reset state.
 223:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 224:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 225:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 226:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_DeInit(void)
 227:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
  62              		.loc 1 227 0
  63              		.cfi_startproc
  64              		@ args = 0, pretend = 0, frame = 0
  65              		@ frame_needed = 1, uses_anonymous_args = 0
  66              		@ link register save eliminated.
  67 0000 80B4     		push	{r7}
  68              	.LCFI0:
  69              		.cfi_def_cfa_offset 4
  70 0002 00AF     		add	r7, sp, #0
  71              		.cfi_offset 7, -4
  72              	.LCFI1:
  73              		.cfi_def_cfa_register 7
 228:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HSION bit */
 229:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR |= (uint32_t)0x00000001;
  74              		.loc 1 229 0
  75 0004 41F20003 		movw	r3, #:lower16:1073876992
  76 0008 C4F20203 		movt	r3, #:upper16:1073876992
  77 000c 41F20002 		movw	r2, #:lower16:1073876992
  78 0010 C4F20202 		movt	r2, #:upper16:1073876992
  79 0014 1268     		ldr	r2, [r2, #0]
  80 0016 42F00102 		orr	r2, r2, #1
  81 001a 1A60     		str	r2, [r3, #0]
 230:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 231:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
 232:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 233:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF8FF0000;
  82              		.loc 1 233 0
  83 001c 41F20002 		movw	r2, #:lower16:1073876992
  84 0020 C4F20202 		movt	r2, #:upper16:1073876992
  85 0024 41F20003 		movw	r3, #:lower16:1073876992
  86 0028 C4F20203 		movt	r3, #:upper16:1073876992
  87 002c 5968     		ldr	r1, [r3, #4]
  88 002e 40F20003 		movw	r3, #:lower16:-117506048
  89 0032 CFF6FF03 		movt	r3, #:upper16:-117506048
  90 0036 01EA0303 		and	r3, r1, r3
  91 003a 5360     		str	r3, [r2, #4]
 234:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 235:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xF0FF0000;
 236:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */   
 237:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 238:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON, CSSON and PLLON bits */
 239:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
  92              		.loc 1 239 0
  93 003c 41F20003 		movw	r3, #:lower16:1073876992
  94 0040 C4F20203 		movt	r3, #:upper16:1073876992
  95 0044 41F20002 		movw	r2, #:lower16:1073876992
  96 0048 C4F20202 		movt	r2, #:upper16:1073876992
  97 004c 1268     		ldr	r2, [r2, #0]
  98 004e 22F08472 		bic	r2, r2, #17301504
  99 0052 22F48032 		bic	r2, r2, #65536
 100 0056 1A60     		str	r2, [r3, #0]
 240:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 241:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 242:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 101              		.loc 1 242 0
 102 0058 41F20003 		movw	r3, #:lower16:1073876992
 103 005c C4F20203 		movt	r3, #:upper16:1073876992
 104 0060 41F20002 		movw	r2, #:lower16:1073876992
 105 0064 C4F20202 		movt	r2, #:upper16:1073876992
 106 0068 1268     		ldr	r2, [r2, #0]
 107 006a 22F48022 		bic	r2, r2, #262144
 108 006e 1A60     		str	r2, [r3, #0]
 243:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 244:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
 245:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR &= (uint32_t)0xFF80FFFF;
 109              		.loc 1 245 0
 110 0070 41F20003 		movw	r3, #:lower16:1073876992
 111 0074 C4F20203 		movt	r3, #:upper16:1073876992
 112 0078 41F20002 		movw	r2, #:lower16:1073876992
 113 007c C4F20202 		movt	r2, #:upper16:1073876992
 114 0080 5268     		ldr	r2, [r2, #4]
 115 0082 22F4FE02 		bic	r2, r2, #8323072
 116 0086 5A60     		str	r2, [r3, #4]
 246:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 247:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 248:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset PLL2ON and PLL3ON bits */
 249:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= (uint32_t)0xEBFFFFFF;
 250:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 251:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 252:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x00FF0000;
 253:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 254:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 255:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;
 256:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #elif defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) 
 257:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 258:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 259:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 260:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset CFGR2 register */
 261:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = 0x00000000;      
 262:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 263:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Disable all interrupts and clear pending bits  */
 264:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CIR = 0x009F0000;
 117              		.loc 1 264 0
 118 0088 41F20003 		movw	r3, #:lower16:1073876992
 119 008c C4F20203 		movt	r3, #:upper16:1073876992
 120 0090 4FF41F02 		mov	r2, #10420224
 121 0094 9A60     		str	r2, [r3, #8]
 265:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 266:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 267:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 122              		.loc 1 267 0
 123 0096 BD46     		mov	sp, r7
 124 0098 80BC     		pop	{r7}
 125 009a 7047     		bx	lr
 126              		.cfi_endproc
 127              	.LFE29:
 129              		.section	.text.RCC_HSEConfig,"ax",%progbits
 130              		.align	2
 131              		.global	RCC_HSEConfig
 132              		.thumb
 133              		.thumb_func
 135              	RCC_HSEConfig:
 136              	.LFB30:
 268:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 269:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 270:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External High Speed oscillator (HSE).
 271:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSE can not be stopped if it is used directly or through the PLL as system clock.
 272:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HSE: specifies the new state of the HSE.
 273:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 274:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_OFF: HSE oscillator OFF
 275:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_ON: HSE oscillator ON
 276:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HSE_Bypass: HSE oscillator bypassed with external clock
 277:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 278:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 279:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSEConfig(uint32_t RCC_HSE)
 280:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 137              		.loc 1 280 0
 138              		.cfi_startproc
 139              		@ args = 0, pretend = 0, frame = 8
 140              		@ frame_needed = 1, uses_anonymous_args = 0
 141              		@ link register save eliminated.
 142 0000 80B4     		push	{r7}
 143              	.LCFI2:
 144              		.cfi_def_cfa_offset 4
 145 0002 83B0     		sub	sp, sp, #12
 146              	.LCFI3:
 147              		.cfi_def_cfa_offset 16
 148 0004 00AF     		add	r7, sp, #0
 149              		.cfi_offset 7, -4
 150              	.LCFI4:
 151              		.cfi_def_cfa_register 7
 152 0006 7860     		str	r0, [r7, #4]
 281:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 282:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HSE(RCC_HSE));
 283:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON and HSEBYP bits before configuring the HSE ------------------*/
 284:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEON bit */
 285:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEON_Reset;
 153              		.loc 1 285 0
 154 0008 41F20003 		movw	r3, #:lower16:1073876992
 155 000c C4F20203 		movt	r3, #:upper16:1073876992
 156 0010 41F20002 		movw	r2, #:lower16:1073876992
 157 0014 C4F20202 		movt	r2, #:upper16:1073876992
 158 0018 1268     		ldr	r2, [r2, #0]
 159 001a 22F48032 		bic	r2, r2, #65536
 160 001e 1A60     		str	r2, [r3, #0]
 286:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset HSEBYP bit */
 287:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR &= CR_HSEBYP_Reset;
 161              		.loc 1 287 0
 162 0020 41F20003 		movw	r3, #:lower16:1073876992
 163 0024 C4F20203 		movt	r3, #:upper16:1073876992
 164 0028 41F20002 		movw	r2, #:lower16:1073876992
 165 002c C4F20202 		movt	r2, #:upper16:1073876992
 166 0030 1268     		ldr	r2, [r2, #0]
 167 0032 22F48022 		bic	r2, r2, #262144
 168 0036 1A60     		str	r2, [r3, #0]
 288:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure HSE (RCC_HSE_OFF is already covered by the code section above) */
 289:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_HSE)
 169              		.loc 1 289 0
 170 0038 7B68     		ldr	r3, [r7, #4]
 171 003a B3F5803F 		cmp	r3, #65536
 172 003e 03D0     		beq	.L5
 173 0040 B3F5802F 		cmp	r3, #262144
 174 0044 0DD0     		beq	.L6
 175 0046 18E0     		b	.L7
 176              	.L5:
 290:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 291:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_ON:
 292:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEON bit */
 293:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEON_Set;
 177              		.loc 1 293 0
 178 0048 41F20003 		movw	r3, #:lower16:1073876992
 179 004c C4F20203 		movt	r3, #:upper16:1073876992
 180 0050 41F20002 		movw	r2, #:lower16:1073876992
 181 0054 C4F20202 		movt	r2, #:upper16:1073876992
 182 0058 1268     		ldr	r2, [r2, #0]
 183 005a 42F48032 		orr	r2, r2, #65536
 184 005e 1A60     		str	r2, [r3, #0]
 294:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 185              		.loc 1 294 0
 186 0060 0BE0     		b	.L7
 187              	.L6:
 295:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 296:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_HSE_Bypass:
 297:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set HSEBYP and HSEON bits */
 298:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC->CR |= CR_HSEBYP_Set | CR_HSEON_Set;
 188              		.loc 1 298 0
 189 0062 41F20003 		movw	r3, #:lower16:1073876992
 190 0066 C4F20203 		movt	r3, #:upper16:1073876992
 191 006a 41F20002 		movw	r2, #:lower16:1073876992
 192 006e C4F20202 		movt	r2, #:upper16:1073876992
 193 0072 1268     		ldr	r2, [r2, #0]
 194 0074 42F4A022 		orr	r2, r2, #327680
 195 0078 1A60     		str	r2, [r3, #0]
 196              	.L7:
 299:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 300:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 301:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 302:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 303:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 304:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 197              		.loc 1 304 0
 198 007a 07F10C07 		add	r7, r7, #12
 199 007e BD46     		mov	sp, r7
 200 0080 80BC     		pop	{r7}
 201 0082 7047     		bx	lr
 202              		.cfi_endproc
 203              	.LFE30:
 205              		.section	.text.RCC_WaitForHSEStartUp,"ax",%progbits
 206              		.align	2
 207              		.global	RCC_WaitForHSEStartUp
 208              		.thumb
 209              		.thumb_func
 211              	RCC_WaitForHSEStartUp:
 212              	.LFB31:
 305:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 306:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 307:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Waits for HSE start-up.
 308:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 309:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval An ErrorStatus enumuration value:
 310:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - SUCCESS: HSE oscillator is stable and ready to use
 311:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * - ERROR: HSE oscillator not yet ready
 312:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 313:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ErrorStatus RCC_WaitForHSEStartUp(void)
 314:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 213              		.loc 1 314 0
 214              		.cfi_startproc
 215              		@ args = 0, pretend = 0, frame = 8
 216              		@ frame_needed = 1, uses_anonymous_args = 0
 217 0000 80B5     		push	{r7, lr}
 218              	.LCFI5:
 219              		.cfi_def_cfa_offset 8
 220 0002 82B0     		sub	sp, sp, #8
 221              	.LCFI6:
 222              		.cfi_def_cfa_offset 16
 223 0004 00AF     		add	r7, sp, #0
 224              		.cfi_offset 14, -4
 225              		.cfi_offset 7, -8
 226              	.LCFI7:
 227              		.cfi_def_cfa_register 7
 315:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   __IO uint32_t StartUpCounter = 0;
 228              		.loc 1 315 0
 229 0006 4FF00003 		mov	r3, #0
 230 000a 3B60     		str	r3, [r7, #0]
 316:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ErrorStatus status = ERROR;
 231              		.loc 1 316 0
 232 000c 4FF00003 		mov	r3, #0
 233 0010 BB71     		strb	r3, [r7, #6]
 317:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus HSEStatus = RESET;
 234              		.loc 1 317 0
 235 0012 4FF00003 		mov	r3, #0
 236 0016 FB71     		strb	r3, [r7, #7]
 237              	.L10:
 318:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 319:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 320:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   do
 321:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 322:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     HSEStatus = RCC_GetFlagStatus(RCC_FLAG_HSERDY);
 238              		.loc 1 322 0
 239 0018 4FF03100 		mov	r0, #49
 240 001c 40F20003 		movw	r3, #:lower16:RCC_GetFlagStatus
 241 0020 C0F20003 		movt	r3, #:upper16:RCC_GetFlagStatus
 242 0024 9847     		blx	r3
 243 0026 0346     		mov	r3, r0
 244 0028 FB71     		strb	r3, [r7, #7]
 323:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     StartUpCounter++;  
 245              		.loc 1 323 0
 246 002a 3B68     		ldr	r3, [r7, #0]
 247 002c 03F10103 		add	r3, r3, #1
 248 0030 3B60     		str	r3, [r7, #0]
 324:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   } while((StartUpCounter != HSEStartUp_TimeOut) && (HSEStatus == RESET));
 249              		.loc 1 324 0
 250 0032 3B68     		ldr	r3, [r7, #0]
 251 0034 B3F5A06F 		cmp	r3, #1280
 252 0038 02D0     		beq	.L9
 253 003a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 254 003c 002B     		cmp	r3, #0
 255 003e EBD0     		beq	.L10
 256              	.L9:
 325:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 326:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (RCC_GetFlagStatus(RCC_FLAG_HSERDY) != RESET)
 257              		.loc 1 326 0
 258 0040 4FF03100 		mov	r0, #49
 259 0044 40F20003 		movw	r3, #:lower16:RCC_GetFlagStatus
 260 0048 C0F20003 		movt	r3, #:upper16:RCC_GetFlagStatus
 261 004c 9847     		blx	r3
 262 004e 0346     		mov	r3, r0
 263 0050 002B     		cmp	r3, #0
 264 0052 03D0     		beq	.L11
 327:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 328:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = SUCCESS;
 265              		.loc 1 328 0
 266 0054 4FF00103 		mov	r3, #1
 267 0058 BB71     		strb	r3, [r7, #6]
 268 005a 02E0     		b	.L12
 269              	.L11:
 329:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 330:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 331:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 332:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     status = ERROR;
 270              		.loc 1 332 0
 271 005c 4FF00003 		mov	r3, #0
 272 0060 BB71     		strb	r3, [r7, #6]
 273              	.L12:
 333:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }  
 334:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return (status);
 274              		.loc 1 334 0
 275 0062 BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 335:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 276              		.loc 1 335 0
 277 0064 1846     		mov	r0, r3
 278 0066 07F10807 		add	r7, r7, #8
 279 006a BD46     		mov	sp, r7
 280 006c 80BD     		pop	{r7, pc}
 281              		.cfi_endproc
 282              	.LFE31:
 284 006e 00BF     		.section	.text.RCC_AdjustHSICalibrationValue,"ax",%progbits
 285              		.align	2
 286              		.global	RCC_AdjustHSICalibrationValue
 287              		.thumb
 288              		.thumb_func
 290              	RCC_AdjustHSICalibrationValue:
 291              	.LFB32:
 336:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 337:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 338:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Adjusts the Internal High Speed oscillator (HSI) calibration value.
 339:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  HSICalibrationValue: specifies the calibration trimming value.
 340:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter must be a number between 0 and 0x1F.
 341:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 342:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 343:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AdjustHSICalibrationValue(uint8_t HSICalibrationValue)
 344:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 292              		.loc 1 344 0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 16
 295              		@ frame_needed = 1, uses_anonymous_args = 0
 296              		@ link register save eliminated.
 297 0000 80B4     		push	{r7}
 298              	.LCFI8:
 299              		.cfi_def_cfa_offset 4
 300 0002 85B0     		sub	sp, sp, #20
 301              	.LCFI9:
 302              		.cfi_def_cfa_offset 24
 303 0004 00AF     		add	r7, sp, #0
 304              		.cfi_offset 7, -4
 305              	.LCFI10:
 306              		.cfi_def_cfa_register 7
 307 0006 0346     		mov	r3, r0
 308 0008 FB71     		strb	r3, [r7, #7]
 345:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 309              		.loc 1 345 0
 310 000a 4FF00003 		mov	r3, #0
 311 000e FB60     		str	r3, [r7, #12]
 346:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 347:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CALIBRATION_VALUE(HSICalibrationValue));
 348:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CR;
 312              		.loc 1 348 0
 313 0010 41F20003 		movw	r3, #:lower16:1073876992
 314 0014 C4F20203 		movt	r3, #:upper16:1073876992
 315 0018 1B68     		ldr	r3, [r3, #0]
 316 001a FB60     		str	r3, [r7, #12]
 349:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HSITRIM[4:0] bits */
 350:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CR_HSITRIM_Mask;
 317              		.loc 1 350 0
 318 001c FB68     		ldr	r3, [r7, #12]
 319 001e 23F0F803 		bic	r3, r3, #248
 320 0022 FB60     		str	r3, [r7, #12]
 351:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the HSITRIM[4:0] bits according to HSICalibrationValue value */
 352:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= (uint32_t)HSICalibrationValue << 3;
 321              		.loc 1 352 0
 322 0024 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 323 0026 4FEAC303 		lsl	r3, r3, #3
 324 002a FA68     		ldr	r2, [r7, #12]
 325 002c 42EA0303 		orr	r3, r2, r3
 326 0030 FB60     		str	r3, [r7, #12]
 353:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 354:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CR = tmpreg;
 327              		.loc 1 354 0
 328 0032 41F20003 		movw	r3, #:lower16:1073876992
 329 0036 C4F20203 		movt	r3, #:upper16:1073876992
 330 003a FA68     		ldr	r2, [r7, #12]
 331 003c 1A60     		str	r2, [r3, #0]
 355:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 332              		.loc 1 355 0
 333 003e 07F11407 		add	r7, r7, #20
 334 0042 BD46     		mov	sp, r7
 335 0044 80BC     		pop	{r7}
 336 0046 7047     		bx	lr
 337              		.cfi_endproc
 338              	.LFE32:
 340              		.section	.text.RCC_HSICmd,"ax",%progbits
 341              		.align	2
 342              		.global	RCC_HSICmd
 343              		.thumb
 344              		.thumb_func
 346              	RCC_HSICmd:
 347              	.LFB33:
 356:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 357:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 358:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal High Speed oscillator (HSI).
 359:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   HSI can not be stopped if it is used directly or through the PLL as system clock.
 360:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the HSI. This parameter can be: ENABLE or DISABLE.
 361:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 362:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 363:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HSICmd(FunctionalState NewState)
 364:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 348              		.loc 1 364 0
 349              		.cfi_startproc
 350              		@ args = 0, pretend = 0, frame = 8
 351              		@ frame_needed = 1, uses_anonymous_args = 0
 352              		@ link register save eliminated.
 353 0000 80B4     		push	{r7}
 354              	.LCFI11:
 355              		.cfi_def_cfa_offset 4
 356 0002 83B0     		sub	sp, sp, #12
 357              	.LCFI12:
 358              		.cfi_def_cfa_offset 16
 359 0004 00AF     		add	r7, sp, #0
 360              		.cfi_offset 7, -4
 361              	.LCFI13:
 362              		.cfi_def_cfa_register 7
 363 0006 0346     		mov	r3, r0
 364 0008 FB71     		strb	r3, [r7, #7]
 365:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 366:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 367:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_HSION_BB = (uint32_t)NewState;
 365              		.loc 1 367 0
 366 000a 40F20003 		movw	r3, #:lower16:1111621632
 367 000e C4F24223 		movt	r3, #:upper16:1111621632
 368 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 369 0014 1A60     		str	r2, [r3, #0]
 368:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 370              		.loc 1 368 0
 371 0016 07F10C07 		add	r7, r7, #12
 372 001a BD46     		mov	sp, r7
 373 001c 80BC     		pop	{r7}
 374 001e 7047     		bx	lr
 375              		.cfi_endproc
 376              	.LFE33:
 378              		.section	.text.RCC_PLLConfig,"ax",%progbits
 379              		.align	2
 380              		.global	RCC_PLLConfig
 381              		.thumb
 382              		.thumb_func
 384              	RCC_PLLConfig:
 385              	.LFB34:
 369:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 370:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 371:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL clock source and multiplication factor.
 372:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only when the PLL is disabled.
 373:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLSource: specifies the PLL entry clock source.
 374:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices or @b STM32_Value_line_devices, 
 375:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   this parameter can be one of the following values:
 376:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 377:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_PREDIV1: PREDIV1 clock selected as PLL clock entry
 378:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:
 379:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSI_Div2: HSI oscillator clock divided by 2 selected as PLL clock entry
 380:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div1: HSE oscillator clock selected as PLL clock entry
 381:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PLLSource_HSE_Div2: HSE oscillator clock divided by 2 selected as PLL clock entry 
 382:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLLMul: specifies the PLL multiplication factor.
 383:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be RCC_PLLMul_x where x:{[4,9], 6_
 384:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be RCC_PLLMul_x where x:[2,16]  
 385:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 386:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 387:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLConfig(uint32_t RCC_PLLSource, uint32_t RCC_PLLMul)
 388:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 386              		.loc 1 388 0
 387              		.cfi_startproc
 388              		@ args = 0, pretend = 0, frame = 16
 389              		@ frame_needed = 1, uses_anonymous_args = 0
 390              		@ link register save eliminated.
 391 0000 80B4     		push	{r7}
 392              	.LCFI14:
 393              		.cfi_def_cfa_offset 4
 394 0002 85B0     		sub	sp, sp, #20
 395              	.LCFI15:
 396              		.cfi_def_cfa_offset 24
 397 0004 00AF     		add	r7, sp, #0
 398              		.cfi_offset 7, -4
 399              	.LCFI16:
 400              		.cfi_def_cfa_register 7
 401 0006 7860     		str	r0, [r7, #4]
 402 0008 3960     		str	r1, [r7, #0]
 389:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 403              		.loc 1 389 0
 404 000a 4FF00003 		mov	r3, #0
 405 000e FB60     		str	r3, [r7, #12]
 390:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 391:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 392:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_SOURCE(RCC_PLLSource));
 393:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL_MUL(RCC_PLLMul));
 394:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 395:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 406              		.loc 1 395 0
 407 0010 41F20003 		movw	r3, #:lower16:1073876992
 408 0014 C4F20203 		movt	r3, #:upper16:1073876992
 409 0018 5B68     		ldr	r3, [r3, #4]
 410 001a FB60     		str	r3, [r7, #12]
 396:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
 397:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PLL_Mask;
 411              		.loc 1 397 0
 412 001c FB68     		ldr	r3, [r7, #12]
 413 001e 23F47C13 		bic	r3, r3, #4128768
 414 0022 FB60     		str	r3, [r7, #12]
 398:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL configuration bits */
 399:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLLSource | RCC_PLLMul;
 415              		.loc 1 399 0
 416 0024 7A68     		ldr	r2, [r7, #4]
 417 0026 3B68     		ldr	r3, [r7, #0]
 418 0028 42EA0303 		orr	r3, r2, r3
 419 002c FA68     		ldr	r2, [r7, #12]
 420 002e 42EA0303 		orr	r3, r2, r3
 421 0032 FB60     		str	r3, [r7, #12]
 400:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 401:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 422              		.loc 1 401 0
 423 0034 41F20003 		movw	r3, #:lower16:1073876992
 424 0038 C4F20203 		movt	r3, #:upper16:1073876992
 425 003c FA68     		ldr	r2, [r7, #12]
 426 003e 5A60     		str	r2, [r3, #4]
 402:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 427              		.loc 1 402 0
 428 0040 07F11407 		add	r7, r7, #20
 429 0044 BD46     		mov	sp, r7
 430 0046 80BC     		pop	{r7}
 431 0048 7047     		bx	lr
 432              		.cfi_endproc
 433              	.LFE34:
 435 004a 00BF     		.section	.text.RCC_PLLCmd,"ax",%progbits
 436              		.align	2
 437              		.global	RCC_PLLCmd
 438              		.thumb
 439              		.thumb_func
 441              	RCC_PLLCmd:
 442              	.LFB35:
 403:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 404:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 405:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL.
 406:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The PLL can not be disabled if it is used as system clock.
 407:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL. This parameter can be: ENABLE or DISABLE.
 408:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 409:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 410:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLLCmd(FunctionalState NewState)
 411:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 443              		.loc 1 411 0
 444              		.cfi_startproc
 445              		@ args = 0, pretend = 0, frame = 8
 446              		@ frame_needed = 1, uses_anonymous_args = 0
 447              		@ link register save eliminated.
 448 0000 80B4     		push	{r7}
 449              	.LCFI17:
 450              		.cfi_def_cfa_offset 4
 451 0002 83B0     		sub	sp, sp, #12
 452              	.LCFI18:
 453              		.cfi_def_cfa_offset 16
 454 0004 00AF     		add	r7, sp, #0
 455              		.cfi_offset 7, -4
 456              	.LCFI19:
 457              		.cfi_def_cfa_register 7
 458 0006 0346     		mov	r3, r0
 459 0008 FB71     		strb	r3, [r7, #7]
 412:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 413:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 414:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 415:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLLON_BB = (uint32_t)NewState;
 460              		.loc 1 415 0
 461 000a 40F26003 		movw	r3, #:lower16:1111621728
 462 000e C4F24223 		movt	r3, #:upper16:1111621728
 463 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 464 0014 1A60     		str	r2, [r3, #0]
 416:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 465              		.loc 1 416 0
 466 0016 07F10C07 		add	r7, r7, #12
 467 001a BD46     		mov	sp, r7
 468 001c 80BC     		pop	{r7}
 469 001e 7047     		bx	lr
 470              		.cfi_endproc
 471              	.LFE35:
 473              		.section	.text.RCC_SYSCLKConfig,"ax",%progbits
 474              		.align	2
 475              		.global	RCC_SYSCLKConfig
 476              		.thumb
 477              		.thumb_func
 479              	RCC_SYSCLKConfig:
 480              	.LFB36:
 417:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 418:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL) || defined (STM32F10X_CL)
 419:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 420:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV1 division factor.
 421:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 422:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL is disabled.
 423:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line and Value line 
 424:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     devices.
 425:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Source: specifies the PREDIV1 clock source.
 426:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 427:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_HSE: HSE selected as PREDIV1 clock
 428:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PREDIV1_Source_PLL2: PLL2 selected as PREDIV1 clock
 429:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 430:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Value_line_devices this parameter is always RCC_PREDIV1_Source_HSE  
 431:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV1_Div: specifies the PREDIV1 clock division factor.
 432:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV1_Divx where x:[1,16]
 433:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 434:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 435:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV1Config(uint32_t RCC_PREDIV1_Source, uint32_t RCC_PREDIV1_Div)
 436:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 437:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 438:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 439:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 440:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1_SOURCE(RCC_PREDIV1_Source));
 441:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV1(RCC_PREDIV1_Div));
 442:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 443:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 444:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV1[3:0] and PREDIV1SRC bits */
 445:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~(CFGR2_PREDIV1 | CFGR2_PREDIV1SRC);
 446:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV1 clock source and division factor */
 447:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV1_Source | RCC_PREDIV1_Div ;
 448:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 449:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 450:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 451:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 452:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 453:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 454:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 455:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PREDIV2 division factor.
 456:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 457:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when both PLL2 and PLL3 are disabled.
 458:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 459:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PREDIV2_Div: specifies the PREDIV2 clock division factor.
 460:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PREDIV2_Divx where x:[1,16]
 461:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 462:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 463:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PREDIV2Config(uint32_t RCC_PREDIV2_Div)
 464:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 465:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 466:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 467:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 468:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PREDIV2(RCC_PREDIV2_Div));
 469:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 470:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 471:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PREDIV2[3:0] bits */
 472:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PREDIV2;
 473:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PREDIV2 division factor */
 474:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PREDIV2_Div;
 475:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 476:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 477:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 478:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 479:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 480:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL2 multiplication factor.
 481:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 482:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL2 is disabled.
 483:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 484:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL2Mul: specifies the PLL2 multiplication factor.
 485:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL2Mul_x where x:{[8,14], 16, 20}
 486:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 487:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 488:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Config(uint32_t RCC_PLL2Mul)
 489:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 490:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 491:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 492:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 493:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL2_MUL(RCC_PLL2Mul));
 494:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 495:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 496:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL2Mul[3:0] bits */
 497:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL2MUL;
 498:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL2 configuration bits */
 499:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL2Mul;
 500:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 501:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 502:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 503:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 504:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 505:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 506:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL2.
 507:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 508:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - The PLL2 can not be disabled if it is used indirectly as system clock
 509:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     (i.e. it is used as PLL clock entry that is used as System clock).
 510:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 511:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL2. This parameter can be: ENABLE or DISABLE.
 512:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 513:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 514:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL2Cmd(FunctionalState NewState)
 515:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 516:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 517:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 518:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 519:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL2ON_BB = (uint32_t)NewState;
 520:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 521:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 522:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 523:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 524:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the PLL3 multiplication factor.
 525:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note 
 526:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be used only when the PLL3 is disabled.
 527:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 528:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PLL3Mul: specifies the PLL3 multiplication factor.
 529:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be RCC_PLL3Mul_x where x:{[8,14], 16, 20}
 530:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 531:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 532:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Config(uint32_t RCC_PLL3Mul)
 533:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 534:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 535:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 536:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 537:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PLL3_MUL(RCC_PLL3Mul));
 538:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 539:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR2;
 540:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PLL3Mul[3:0] bits */
 541:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= ~CFGR2_PLL3MUL;
 542:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set the PLL3 configuration bits */
 543:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PLL3Mul;
 544:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 545:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR2 = tmpreg;
 546:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 547:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 548:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 549:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 550:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the PLL3.
 551:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
 552:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the PLL3. This parameter can be: ENABLE or DISABLE.
 553:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 554:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 555:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PLL3Cmd(FunctionalState NewState)
 556:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 557:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 558:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 559:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 560:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_PLL3ON_BB = (uint32_t)NewState;
 561:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 562:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 563:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 564:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 565:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the system clock (SYSCLK).
 566:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLKSource: specifies the clock source used as system clock.
 567:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 568:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSI: HSI selected as system clock
 569:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_HSE: HSE selected as system clock
 570:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLKSource_PLLCLK: PLL selected as system clock
 571:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 572:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 573:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_SYSCLKConfig(uint32_t RCC_SYSCLKSource)
 574:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 481              		.loc 1 574 0
 482              		.cfi_startproc
 483              		@ args = 0, pretend = 0, frame = 16
 484              		@ frame_needed = 1, uses_anonymous_args = 0
 485              		@ link register save eliminated.
 486 0000 80B4     		push	{r7}
 487              	.LCFI20:
 488              		.cfi_def_cfa_offset 4
 489 0002 85B0     		sub	sp, sp, #20
 490              	.LCFI21:
 491              		.cfi_def_cfa_offset 24
 492 0004 00AF     		add	r7, sp, #0
 493              		.cfi_offset 7, -4
 494              	.LCFI22:
 495              		.cfi_def_cfa_register 7
 496 0006 7860     		str	r0, [r7, #4]
 575:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 497              		.loc 1 575 0
 498 0008 4FF00003 		mov	r3, #0
 499 000c FB60     		str	r3, [r7, #12]
 576:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 577:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_SYSCLK_SOURCE(RCC_SYSCLKSource));
 578:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 500              		.loc 1 578 0
 501 000e 41F20003 		movw	r3, #:lower16:1073876992
 502 0012 C4F20203 		movt	r3, #:upper16:1073876992
 503 0016 5B68     		ldr	r3, [r3, #4]
 504 0018 FB60     		str	r3, [r7, #12]
 579:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear SW[1:0] bits */
 580:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_SW_Mask;
 505              		.loc 1 580 0
 506 001a FB68     		ldr	r3, [r7, #12]
 507 001c 23F00303 		bic	r3, r3, #3
 508 0020 FB60     		str	r3, [r7, #12]
 581:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set SW[1:0] bits according to RCC_SYSCLKSource value */
 582:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLKSource;
 509              		.loc 1 582 0
 510 0022 FA68     		ldr	r2, [r7, #12]
 511 0024 7B68     		ldr	r3, [r7, #4]
 512 0026 42EA0303 		orr	r3, r2, r3
 513 002a FB60     		str	r3, [r7, #12]
 583:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 584:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 514              		.loc 1 584 0
 515 002c 41F20003 		movw	r3, #:lower16:1073876992
 516 0030 C4F20203 		movt	r3, #:upper16:1073876992
 517 0034 FA68     		ldr	r2, [r7, #12]
 518 0036 5A60     		str	r2, [r3, #4]
 585:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 519              		.loc 1 585 0
 520 0038 07F11407 		add	r7, r7, #20
 521 003c BD46     		mov	sp, r7
 522 003e 80BC     		pop	{r7}
 523 0040 7047     		bx	lr
 524              		.cfi_endproc
 525              	.LFE36:
 527 0042 00BF     		.section	.text.RCC_GetSYSCLKSource,"ax",%progbits
 528              		.align	2
 529              		.global	RCC_GetSYSCLKSource
 530              		.thumb
 531              		.thumb_func
 533              	RCC_GetSYSCLKSource:
 534              	.LFB37:
 586:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 587:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 588:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the clock source used as system clock.
 589:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
 590:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The clock source used as system clock. The returned value can
 591:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   be one of the following:
 592:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x00: HSI used as system clock
 593:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x04: HSE used as system clock
 594:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     - 0x08: PLL used as system clock
 595:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 596:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** uint8_t RCC_GetSYSCLKSource(void)
 597:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 535              		.loc 1 597 0
 536              		.cfi_startproc
 537              		@ args = 0, pretend = 0, frame = 0
 538              		@ frame_needed = 1, uses_anonymous_args = 0
 539              		@ link register save eliminated.
 540 0000 80B4     		push	{r7}
 541              	.LCFI23:
 542              		.cfi_def_cfa_offset 4
 543 0002 00AF     		add	r7, sp, #0
 544              		.cfi_offset 7, -4
 545              	.LCFI24:
 546              		.cfi_def_cfa_register 7
 598:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return ((uint8_t)(RCC->CFGR & CFGR_SWS_Mask));
 547              		.loc 1 598 0
 548 0004 41F20003 		movw	r3, #:lower16:1073876992
 549 0008 C4F20203 		movt	r3, #:upper16:1073876992
 550 000c 5B68     		ldr	r3, [r3, #4]
 551 000e DBB2     		uxtb	r3, r3
 552 0010 03F00C03 		and	r3, r3, #12
 599:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 553              		.loc 1 599 0
 554 0014 1846     		mov	r0, r3
 555 0016 BD46     		mov	sp, r7
 556 0018 80BC     		pop	{r7}
 557 001a 7047     		bx	lr
 558              		.cfi_endproc
 559              	.LFE37:
 561              		.section	.text.RCC_HCLKConfig,"ax",%progbits
 562              		.align	2
 563              		.global	RCC_HCLKConfig
 564              		.thumb
 565              		.thumb_func
 567              	RCC_HCLKConfig:
 568              	.LFB38:
 600:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 601:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 602:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the AHB clock (HCLK).
 603:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_SYSCLK: defines the AHB clock divider. This clock is derived from 
 604:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the system clock (SYSCLK).
 605:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 606:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div1: AHB clock = SYSCLK
 607:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div2: AHB clock = SYSCLK/2
 608:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div4: AHB clock = SYSCLK/4
 609:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div8: AHB clock = SYSCLK/8
 610:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div16: AHB clock = SYSCLK/16
 611:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div64: AHB clock = SYSCLK/64
 612:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div128: AHB clock = SYSCLK/128
 613:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div256: AHB clock = SYSCLK/256
 614:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_SYSCLK_Div512: AHB clock = SYSCLK/512
 615:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 616:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 617:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_HCLKConfig(uint32_t RCC_SYSCLK)
 618:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 569              		.loc 1 618 0
 570              		.cfi_startproc
 571              		@ args = 0, pretend = 0, frame = 16
 572              		@ frame_needed = 1, uses_anonymous_args = 0
 573              		@ link register save eliminated.
 574 0000 80B4     		push	{r7}
 575              	.LCFI25:
 576              		.cfi_def_cfa_offset 4
 577 0002 85B0     		sub	sp, sp, #20
 578              	.LCFI26:
 579              		.cfi_def_cfa_offset 24
 580 0004 00AF     		add	r7, sp, #0
 581              		.cfi_offset 7, -4
 582              	.LCFI27:
 583              		.cfi_def_cfa_register 7
 584 0006 7860     		str	r0, [r7, #4]
 619:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 585              		.loc 1 619 0
 586 0008 4FF00003 		mov	r3, #0
 587 000c FB60     		str	r3, [r7, #12]
 620:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 621:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_HCLK(RCC_SYSCLK));
 622:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 588              		.loc 1 622 0
 589 000e 41F20003 		movw	r3, #:lower16:1073876992
 590 0012 C4F20203 		movt	r3, #:upper16:1073876992
 591 0016 5B68     		ldr	r3, [r3, #4]
 592 0018 FB60     		str	r3, [r7, #12]
 623:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear HPRE[3:0] bits */
 624:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_HPRE_Reset_Mask;
 593              		.loc 1 624 0
 594 001a FB68     		ldr	r3, [r7, #12]
 595 001c 23F0F003 		bic	r3, r3, #240
 596 0020 FB60     		str	r3, [r7, #12]
 625:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set HPRE[3:0] bits according to RCC_SYSCLK value */
 626:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_SYSCLK;
 597              		.loc 1 626 0
 598 0022 FA68     		ldr	r2, [r7, #12]
 599 0024 7B68     		ldr	r3, [r7, #4]
 600 0026 42EA0303 		orr	r3, r2, r3
 601 002a FB60     		str	r3, [r7, #12]
 627:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 628:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 602              		.loc 1 628 0
 603 002c 41F20003 		movw	r3, #:lower16:1073876992
 604 0030 C4F20203 		movt	r3, #:upper16:1073876992
 605 0034 FA68     		ldr	r2, [r7, #12]
 606 0036 5A60     		str	r2, [r3, #4]
 629:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 607              		.loc 1 629 0
 608 0038 07F11407 		add	r7, r7, #20
 609 003c BD46     		mov	sp, r7
 610 003e 80BC     		pop	{r7}
 611 0040 7047     		bx	lr
 612              		.cfi_endproc
 613              	.LFE38:
 615 0042 00BF     		.section	.text.RCC_PCLK1Config,"ax",%progbits
 616              		.align	2
 617              		.global	RCC_PCLK1Config
 618              		.thumb
 619              		.thumb_func
 621              	RCC_PCLK1Config:
 622              	.LFB39:
 630:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 631:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 632:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the Low Speed APB clock (PCLK1).
 633:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB1 clock divider. This clock is derived from 
 634:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 635:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 636:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB1 clock = HCLK
 637:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB1 clock = HCLK/2
 638:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB1 clock = HCLK/4
 639:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB1 clock = HCLK/8
 640:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB1 clock = HCLK/16
 641:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 642:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 643:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK1Config(uint32_t RCC_HCLK)
 644:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 623              		.loc 1 644 0
 624              		.cfi_startproc
 625              		@ args = 0, pretend = 0, frame = 16
 626              		@ frame_needed = 1, uses_anonymous_args = 0
 627              		@ link register save eliminated.
 628 0000 80B4     		push	{r7}
 629              	.LCFI28:
 630              		.cfi_def_cfa_offset 4
 631 0002 85B0     		sub	sp, sp, #20
 632              	.LCFI29:
 633              		.cfi_def_cfa_offset 24
 634 0004 00AF     		add	r7, sp, #0
 635              		.cfi_offset 7, -4
 636              	.LCFI30:
 637              		.cfi_def_cfa_register 7
 638 0006 7860     		str	r0, [r7, #4]
 645:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 639              		.loc 1 645 0
 640 0008 4FF00003 		mov	r3, #0
 641 000c FB60     		str	r3, [r7, #12]
 646:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 647:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 648:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 642              		.loc 1 648 0
 643 000e 41F20003 		movw	r3, #:lower16:1073876992
 644 0012 C4F20203 		movt	r3, #:upper16:1073876992
 645 0016 5B68     		ldr	r3, [r3, #4]
 646 0018 FB60     		str	r3, [r7, #12]
 649:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE1[2:0] bits */
 650:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE1_Reset_Mask;
 647              		.loc 1 650 0
 648 001a FB68     		ldr	r3, [r7, #12]
 649 001c 23F4E063 		bic	r3, r3, #1792
 650 0020 FB60     		str	r3, [r7, #12]
 651:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE1[2:0] bits according to RCC_HCLK value */
 652:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK;
 651              		.loc 1 652 0
 652 0022 FA68     		ldr	r2, [r7, #12]
 653 0024 7B68     		ldr	r3, [r7, #4]
 654 0026 42EA0303 		orr	r3, r2, r3
 655 002a FB60     		str	r3, [r7, #12]
 653:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 654:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 656              		.loc 1 654 0
 657 002c 41F20003 		movw	r3, #:lower16:1073876992
 658 0030 C4F20203 		movt	r3, #:upper16:1073876992
 659 0034 FA68     		ldr	r2, [r7, #12]
 660 0036 5A60     		str	r2, [r3, #4]
 655:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 661              		.loc 1 655 0
 662 0038 07F11407 		add	r7, r7, #20
 663 003c BD46     		mov	sp, r7
 664 003e 80BC     		pop	{r7}
 665 0040 7047     		bx	lr
 666              		.cfi_endproc
 667              	.LFE39:
 669 0042 00BF     		.section	.text.RCC_PCLK2Config,"ax",%progbits
 670              		.align	2
 671              		.global	RCC_PCLK2Config
 672              		.thumb
 673              		.thumb_func
 675              	RCC_PCLK2Config:
 676              	.LFB40:
 656:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 657:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 658:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the High Speed APB clock (PCLK2).
 659:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_HCLK: defines the APB2 clock divider. This clock is derived from 
 660:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the AHB clock (HCLK).
 661:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 662:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div1: APB2 clock = HCLK
 663:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div2: APB2 clock = HCLK/2
 664:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div4: APB2 clock = HCLK/4
 665:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div8: APB2 clock = HCLK/8
 666:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_HCLK_Div16: APB2 clock = HCLK/16
 667:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 668:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 669:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_PCLK2Config(uint32_t RCC_HCLK)
 670:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 677              		.loc 1 670 0
 678              		.cfi_startproc
 679              		@ args = 0, pretend = 0, frame = 16
 680              		@ frame_needed = 1, uses_anonymous_args = 0
 681              		@ link register save eliminated.
 682 0000 80B4     		push	{r7}
 683              	.LCFI31:
 684              		.cfi_def_cfa_offset 4
 685 0002 85B0     		sub	sp, sp, #20
 686              	.LCFI32:
 687              		.cfi_def_cfa_offset 24
 688 0004 00AF     		add	r7, sp, #0
 689              		.cfi_offset 7, -4
 690              	.LCFI33:
 691              		.cfi_def_cfa_register 7
 692 0006 7860     		str	r0, [r7, #4]
 671:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 693              		.loc 1 671 0
 694 0008 4FF00003 		mov	r3, #0
 695 000c FB60     		str	r3, [r7, #12]
 672:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 673:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_PCLK(RCC_HCLK));
 674:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 696              		.loc 1 674 0
 697 000e 41F20003 		movw	r3, #:lower16:1073876992
 698 0012 C4F20203 		movt	r3, #:upper16:1073876992
 699 0016 5B68     		ldr	r3, [r3, #4]
 700 0018 FB60     		str	r3, [r7, #12]
 675:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear PPRE2[2:0] bits */
 676:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_PPRE2_Reset_Mask;
 701              		.loc 1 676 0
 702 001a FB68     		ldr	r3, [r7, #12]
 703 001c 23F46053 		bic	r3, r3, #14336
 704 0020 FB60     		str	r3, [r7, #12]
 677:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set PPRE2[2:0] bits according to RCC_HCLK value */
 678:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_HCLK << 3;
 705              		.loc 1 678 0
 706 0022 7B68     		ldr	r3, [r7, #4]
 707 0024 4FEAC303 		lsl	r3, r3, #3
 708 0028 FA68     		ldr	r2, [r7, #12]
 709 002a 42EA0303 		orr	r3, r2, r3
 710 002e FB60     		str	r3, [r7, #12]
 679:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 680:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 711              		.loc 1 680 0
 712 0030 41F20003 		movw	r3, #:lower16:1073876992
 713 0034 C4F20203 		movt	r3, #:upper16:1073876992
 714 0038 FA68     		ldr	r2, [r7, #12]
 715 003a 5A60     		str	r2, [r3, #4]
 681:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 716              		.loc 1 681 0
 717 003c 07F11407 		add	r7, r7, #20
 718 0040 BD46     		mov	sp, r7
 719 0042 80BC     		pop	{r7}
 720 0044 7047     		bx	lr
 721              		.cfi_endproc
 722              	.LFE40:
 724 0046 00BF     		.section	.text.RCC_ITConfig,"ax",%progbits
 725              		.align	2
 726              		.global	RCC_ITConfig
 727              		.thumb
 728              		.thumb_func
 730              	RCC_ITConfig:
 731              	.LFB41:
 682:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 683:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 684:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the specified RCC interrupts.
 685:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt sources to be enabled or disabled.
 686:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 687:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
 688:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values        
 689:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 690:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 691:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 692:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 693:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 694:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt
 695:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt
 696:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
 697:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
 698:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values        
 699:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
 700:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
 701:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
 702:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
 703:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
 704:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *       
 705:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified RCC interrupts.
 706:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
 707:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 708:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 709:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ITConfig(uint8_t RCC_IT, FunctionalState NewState)
 710:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 732              		.loc 1 710 0
 733              		.cfi_startproc
 734              		@ args = 0, pretend = 0, frame = 8
 735              		@ frame_needed = 1, uses_anonymous_args = 0
 736              		@ link register save eliminated.
 737 0000 80B4     		push	{r7}
 738              	.LCFI34:
 739              		.cfi_def_cfa_offset 4
 740 0002 83B0     		sub	sp, sp, #12
 741              	.LCFI35:
 742              		.cfi_def_cfa_offset 16
 743 0004 00AF     		add	r7, sp, #0
 744              		.cfi_offset 7, -4
 745              	.LCFI36:
 746              		.cfi_def_cfa_register 7
 747 0006 0246     		mov	r2, r0
 748 0008 0B46     		mov	r3, r1
 749 000a FA71     		strb	r2, [r7, #7]
 750 000c BB71     		strb	r3, [r7, #6]
 711:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 712:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_IT(RCC_IT));
 713:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 714:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 751              		.loc 1 714 0
 752 000e BB79     		ldrb	r3, [r7, #6]	@ zero_extendqisi2
 753 0010 002B     		cmp	r3, #0
 754 0012 0FD0     		beq	.L33
 715:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 716:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to enable the selected interrupts */
 717:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS |= RCC_IT;
 755              		.loc 1 717 0
 756 0014 41F20903 		movw	r3, #:lower16:1073877001
 757 0018 C4F20203 		movt	r3, #:upper16:1073877001
 758 001c 41F20902 		movw	r2, #:lower16:1073877001
 759 0020 C4F20202 		movt	r2, #:upper16:1073877001
 760 0024 1278     		ldrb	r2, [r2, #0]
 761 0026 D1B2     		uxtb	r1, r2
 762 0028 FA79     		ldrb	r2, [r7, #7]
 763 002a 41EA0202 		orr	r2, r1, r2
 764 002e D2B2     		uxtb	r2, r2
 765 0030 1A70     		strb	r2, [r3, #0]
 766 0032 11E0     		b	.L35
 767              	.L33:
 718:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 719:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
 720:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 721:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     /* Perform Byte access to RCC_CIR bits to disable the selected interrupts */
 722:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     *(__IO uint8_t *) CIR_BYTE2_ADDRESS &= (uint8_t)~RCC_IT;
 768              		.loc 1 722 0
 769 0034 41F20903 		movw	r3, #:lower16:1073877001
 770 0038 C4F20203 		movt	r3, #:upper16:1073877001
 771 003c 41F20902 		movw	r2, #:lower16:1073877001
 772 0040 C4F20202 		movt	r2, #:upper16:1073877001
 773 0044 1278     		ldrb	r2, [r2, #0]
 774 0046 D1B2     		uxtb	r1, r2
 775 0048 FA79     		ldrb	r2, [r7, #7]
 776 004a 6FEA0202 		mvn	r2, r2
 777 004e D2B2     		uxtb	r2, r2
 778 0050 01EA0202 		and	r2, r1, r2
 779 0054 D2B2     		uxtb	r2, r2
 780 0056 1A70     		strb	r2, [r3, #0]
 781              	.L35:
 723:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 724:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 782              		.loc 1 724 0
 783 0058 07F10C07 		add	r7, r7, #12
 784 005c BD46     		mov	sp, r7
 785 005e 80BC     		pop	{r7}
 786 0060 7047     		bx	lr
 787              		.cfi_endproc
 788              	.LFE41:
 790 0062 00BF     		.section	.text.RCC_USBCLKConfig,"ax",%progbits
 791              		.align	2
 792              		.global	RCC_USBCLKConfig
 793              		.thumb
 794              		.thumb_func
 796              	RCC_USBCLKConfig:
 797              	.LFB42:
 725:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 726:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL
 727:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 728:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB clock (USBCLK).
 729:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_USBCLKSource: specifies the USB clock source. This clock is 
 730:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   derived from the PLL output.
 731:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 732:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_1Div5: PLL clock divided by 1,5 selected as USB 
 733:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *                                     clock source
 734:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_USBCLKSource_PLLCLK_Div1: PLL clock selected as USB clock source
 735:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 736:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 737:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_USBCLKConfig(uint32_t RCC_USBCLKSource)
 738:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 798              		.loc 1 738 0
 799              		.cfi_startproc
 800              		@ args = 0, pretend = 0, frame = 8
 801              		@ frame_needed = 1, uses_anonymous_args = 0
 802              		@ link register save eliminated.
 803 0000 80B4     		push	{r7}
 804              	.LCFI37:
 805              		.cfi_def_cfa_offset 4
 806 0002 83B0     		sub	sp, sp, #12
 807              	.LCFI38:
 808              		.cfi_def_cfa_offset 16
 809 0004 00AF     		add	r7, sp, #0
 810              		.cfi_offset 7, -4
 811              	.LCFI39:
 812              		.cfi_def_cfa_register 7
 813 0006 7860     		str	r0, [r7, #4]
 739:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 740:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_USBCLK_SOURCE(RCC_USBCLKSource));
 741:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 742:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_USBPRE_BB = RCC_USBCLKSource;
 814              		.loc 1 742 0
 815 0008 40F2D803 		movw	r3, #:lower16:1111621848
 816 000c C4F24223 		movt	r3, #:upper16:1111621848
 817 0010 7A68     		ldr	r2, [r7, #4]
 818 0012 1A60     		str	r2, [r3, #0]
 743:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 819              		.loc 1 743 0
 820 0014 07F10C07 		add	r7, r7, #12
 821 0018 BD46     		mov	sp, r7
 822 001a 80BC     		pop	{r7}
 823 001c 7047     		bx	lr
 824              		.cfi_endproc
 825              	.LFE42:
 827 001e 00BF     		.section	.text.RCC_ADCCLKConfig,"ax",%progbits
 828              		.align	2
 829              		.global	RCC_ADCCLKConfig
 830              		.thumb
 831              		.thumb_func
 833              	RCC_ADCCLKConfig:
 834              	.LFB43:
 744:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 745:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 746:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the USB OTG FS clock (OTGFSCLK).
 747:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This function applies only to STM32 Connectivity line devices.
 748:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_OTGFSCLKSource: specifies the USB OTG FS clock source.
 749:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This clock is derived from the PLL output.
 750:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 751:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div3: PLL VCO clock divided by 2 selected as USB OTG FS clo
 752:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg  RCC_OTGFSCLKSource_PLLVCO_Div2: PLL VCO clock divided by 2 selected as USB OTG FS clo
 753:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 754:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 755:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_OTGFSCLKConfig(uint32_t RCC_OTGFSCLKSource)
 756:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 757:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 758:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_OTGFSCLK_SOURCE(RCC_OTGFSCLKSource));
 759:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 760:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR_OTGFSPRE_BB = RCC_OTGFSCLKSource;
 761:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 762:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
 763:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 764:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 765:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the ADC clock (ADCCLK).
 766:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_PCLK2: defines the ADC clock divider. This clock is derived from 
 767:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the APB2 clock (PCLK2).
 768:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 769:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div2: ADC clock = PCLK2/2
 770:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div4: ADC clock = PCLK2/4
 771:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div6: ADC clock = PCLK2/6
 772:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_PCLK2_Div8: ADC clock = PCLK2/8
 773:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 774:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 775:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ADCCLKConfig(uint32_t RCC_PCLK2)
 776:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 835              		.loc 1 776 0
 836              		.cfi_startproc
 837              		@ args = 0, pretend = 0, frame = 16
 838              		@ frame_needed = 1, uses_anonymous_args = 0
 839              		@ link register save eliminated.
 840 0000 80B4     		push	{r7}
 841              	.LCFI40:
 842              		.cfi_def_cfa_offset 4
 843 0002 85B0     		sub	sp, sp, #20
 844              	.LCFI41:
 845              		.cfi_def_cfa_offset 24
 846 0004 00AF     		add	r7, sp, #0
 847              		.cfi_offset 7, -4
 848              	.LCFI42:
 849              		.cfi_def_cfa_register 7
 850 0006 7860     		str	r0, [r7, #4]
 777:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmpreg = 0;
 851              		.loc 1 777 0
 852 0008 4FF00003 		mov	r3, #0
 853 000c FB60     		str	r3, [r7, #12]
 778:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 779:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_ADCCLK(RCC_PCLK2));
 780:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg = RCC->CFGR;
 854              		.loc 1 780 0
 855 000e 41F20003 		movw	r3, #:lower16:1073876992
 856 0012 C4F20203 		movt	r3, #:upper16:1073876992
 857 0016 5B68     		ldr	r3, [r3, #4]
 858 0018 FB60     		str	r3, [r7, #12]
 781:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Clear ADCPRE[1:0] bits */
 782:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg &= CFGR_ADCPRE_Reset_Mask;
 859              		.loc 1 782 0
 860 001a FB68     		ldr	r3, [r7, #12]
 861 001c 23F44043 		bic	r3, r3, #49152
 862 0020 FB60     		str	r3, [r7, #12]
 783:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set ADCPRE[1:0] bits according to RCC_PCLK2 value */
 784:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmpreg |= RCC_PCLK2;
 863              		.loc 1 784 0
 864 0022 FA68     		ldr	r2, [r7, #12]
 865 0024 7B68     		ldr	r3, [r7, #4]
 866 0026 42EA0303 		orr	r3, r2, r3
 867 002a FB60     		str	r3, [r7, #12]
 785:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Store the new value */
 786:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CFGR = tmpreg;
 868              		.loc 1 786 0
 869 002c 41F20003 		movw	r3, #:lower16:1073876992
 870 0030 C4F20203 		movt	r3, #:upper16:1073876992
 871 0034 FA68     		ldr	r2, [r7, #12]
 872 0036 5A60     		str	r2, [r3, #4]
 787:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 873              		.loc 1 787 0
 874 0038 07F11407 		add	r7, r7, #20
 875 003c BD46     		mov	sp, r7
 876 003e 80BC     		pop	{r7}
 877 0040 7047     		bx	lr
 878              		.cfi_endproc
 879              	.LFE43:
 881 0042 00BF     		.section	.text.RCC_LSEConfig,"ax",%progbits
 882              		.align	2
 883              		.global	RCC_LSEConfig
 884              		.thumb
 885              		.thumb_func
 887              	RCC_LSEConfig:
 888              	.LFB44:
 788:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 789:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
 790:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 791:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S2 clock source(I2S2CLK).
 792:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 793:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S2 APB clock.
 794:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 795:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S2CLKSource: specifies the I2S2 clock source.
 796:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 797:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_SYSCLK: system clock selected as I2S2 clock entry
 798:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S2CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S2 clock entry
 799:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 800:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 801:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S2CLKConfig(uint32_t RCC_I2S2CLKSource)
 802:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 803:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 804:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S2CLK_SOURCE(RCC_I2S2CLKSource));
 805:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 806:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S2SRC_BB = RCC_I2S2CLKSource;
 807:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 808:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 809:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 810:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the I2S3 clock source(I2S2CLK).
 811:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note
 812:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function must be called before enabling I2S3 APB clock.
 813:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   - This function applies only to STM32 Connectivity line devices.
 814:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_I2S3CLKSource: specifies the I2S3 clock source.
 815:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 816:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_SYSCLK: system clock selected as I2S3 clock entry
 817:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_I2S3CLKSource_PLL3_VCO: PLL3 VCO clock selected as I2S3 clock entry
 818:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 819:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 820:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_I2S3CLKConfig(uint32_t RCC_I2S3CLKSource)
 821:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 822:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 823:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_I2S3CLK_SOURCE(RCC_I2S3CLKSource));
 824:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 825:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CFGR2_I2S3SRC_BB = RCC_I2S3CLKSource;
 826:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 827:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 828:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 829:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 830:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the External Low Speed oscillator (LSE).
 831:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_LSE: specifies the new state of the LSE.
 832:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 833:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_OFF: LSE oscillator OFF
 834:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_ON: LSE oscillator ON
 835:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_LSE_Bypass: LSE oscillator bypassed with external clock
 836:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 837:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 838:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSEConfig(uint8_t RCC_LSE)
 839:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 889              		.loc 1 839 0
 890              		.cfi_startproc
 891              		@ args = 0, pretend = 0, frame = 8
 892              		@ frame_needed = 1, uses_anonymous_args = 0
 893              		@ link register save eliminated.
 894 0000 80B4     		push	{r7}
 895              	.LCFI43:
 896              		.cfi_def_cfa_offset 4
 897 0002 83B0     		sub	sp, sp, #12
 898              	.LCFI44:
 899              		.cfi_def_cfa_offset 16
 900 0004 00AF     		add	r7, sp, #0
 901              		.cfi_offset 7, -4
 902              	.LCFI45:
 903              		.cfi_def_cfa_register 7
 904 0006 0346     		mov	r3, r0
 905 0008 FB71     		strb	r3, [r7, #7]
 840:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 841:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_LSE(RCC_LSE));
 842:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON and LSEBYP bits before configuring the LSE ------------------*/
 843:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEON bit */
 844:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 906              		.loc 1 844 0
 907 000a 41F22003 		movw	r3, #:lower16:1073877024
 908 000e C4F20203 		movt	r3, #:upper16:1073877024
 909 0012 4FF00002 		mov	r2, #0
 910 0016 1A70     		strb	r2, [r3, #0]
 845:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Reset LSEBYP bit */
 846:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_OFF;
 911              		.loc 1 846 0
 912 0018 41F22003 		movw	r3, #:lower16:1073877024
 913 001c C4F20203 		movt	r3, #:upper16:1073877024
 914 0020 4FF00002 		mov	r2, #0
 915 0024 1A70     		strb	r2, [r3, #0]
 847:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Configure LSE (RCC_LSE_OFF is already covered by the code section above) */
 848:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch(RCC_LSE)
 916              		.loc 1 848 0
 917 0026 FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 918 0028 012B     		cmp	r3, #1
 919 002a 02D0     		beq	.L42
 920 002c 042B     		cmp	r3, #4
 921 002e 08D0     		beq	.L43
 922 0030 0EE0     		b	.L44
 923              	.L42:
 849:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 850:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_ON:
 851:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEON bit */
 852:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_ON;
 924              		.loc 1 852 0
 925 0032 41F22003 		movw	r3, #:lower16:1073877024
 926 0036 C4F20203 		movt	r3, #:upper16:1073877024
 927 003a 4FF00102 		mov	r2, #1
 928 003e 1A70     		strb	r2, [r3, #0]
 853:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 929              		.loc 1 853 0
 930 0040 06E0     		b	.L44
 931              	.L43:
 854:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 855:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case RCC_LSE_Bypass:
 856:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Set LSEBYP and LSEON bits */
 857:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       *(__IO uint8_t *) BDCR_ADDRESS = RCC_LSE_Bypass | RCC_LSE_ON;
 932              		.loc 1 857 0
 933 0042 41F22003 		movw	r3, #:lower16:1073877024
 934 0046 C4F20203 		movt	r3, #:upper16:1073877024
 935 004a 4FF00502 		mov	r2, #5
 936 004e 1A70     		strb	r2, [r3, #0]
 937              	.L44:
 858:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;            
 859:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 860:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
 861:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;      
 862:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
 863:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 938              		.loc 1 863 0
 939 0050 07F10C07 		add	r7, r7, #12
 940 0054 BD46     		mov	sp, r7
 941 0056 80BC     		pop	{r7}
 942 0058 7047     		bx	lr
 943              		.cfi_endproc
 944              	.LFE44:
 946 005a 00BF     		.section	.text.RCC_LSICmd,"ax",%progbits
 947              		.align	2
 948              		.global	RCC_LSICmd
 949              		.thumb
 950              		.thumb_func
 952              	RCC_LSICmd:
 953              	.LFB45:
 864:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 865:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 866:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Internal Low Speed oscillator (LSI).
 867:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   LSI can not be disabled if the IWDG is running.
 868:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the LSI. This parameter can be: ENABLE or DISABLE.
 869:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 870:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 871:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_LSICmd(FunctionalState NewState)
 872:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 954              		.loc 1 872 0
 955              		.cfi_startproc
 956              		@ args = 0, pretend = 0, frame = 8
 957              		@ frame_needed = 1, uses_anonymous_args = 0
 958              		@ link register save eliminated.
 959 0000 80B4     		push	{r7}
 960              	.LCFI46:
 961              		.cfi_def_cfa_offset 4
 962 0002 83B0     		sub	sp, sp, #12
 963              	.LCFI47:
 964              		.cfi_def_cfa_offset 16
 965 0004 00AF     		add	r7, sp, #0
 966              		.cfi_offset 7, -4
 967              	.LCFI48:
 968              		.cfi_def_cfa_register 7
 969 0006 0346     		mov	r3, r0
 970 0008 FB71     		strb	r3, [r7, #7]
 873:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 874:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 875:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CSR_LSION_BB = (uint32_t)NewState;
 971              		.loc 1 875 0
 972 000a 40F28043 		movw	r3, #:lower16:1111622784
 973 000e C4F24223 		movt	r3, #:upper16:1111622784
 974 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 975 0014 1A60     		str	r2, [r3, #0]
 876:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 976              		.loc 1 876 0
 977 0016 07F10C07 		add	r7, r7, #12
 978 001a BD46     		mov	sp, r7
 979 001c 80BC     		pop	{r7}
 980 001e 7047     		bx	lr
 981              		.cfi_endproc
 982              	.LFE45:
 984              		.section	.text.RCC_RTCCLKConfig,"ax",%progbits
 985              		.align	2
 986              		.global	RCC_RTCCLKConfig
 987              		.thumb
 988              		.thumb_func
 990              	RCC_RTCCLKConfig:
 991              	.LFB46:
 877:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 878:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 879:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Configures the RTC clock (RTCCLK).
 880:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   Once the RTC clock is selected it cant be changed unless the Backup domain is reset.
 881:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_RTCCLKSource: specifies the RTC clock source.
 882:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be one of the following values:
 883:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSE: LSE selected as RTC clock
 884:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_LSI: LSI selected as RTC clock
 885:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_RTCCLKSource_HSE_Div128: HSE clock divided by 128 selected as RTC clock
 886:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 887:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 888:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKConfig(uint32_t RCC_RTCCLKSource)
 889:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 992              		.loc 1 889 0
 993              		.cfi_startproc
 994              		@ args = 0, pretend = 0, frame = 8
 995              		@ frame_needed = 1, uses_anonymous_args = 0
 996              		@ link register save eliminated.
 997 0000 80B4     		push	{r7}
 998              	.LCFI49:
 999              		.cfi_def_cfa_offset 4
 1000 0002 83B0     		sub	sp, sp, #12
 1001              	.LCFI50:
 1002              		.cfi_def_cfa_offset 16
 1003 0004 00AF     		add	r7, sp, #0
 1004              		.cfi_offset 7, -4
 1005              	.LCFI51:
 1006              		.cfi_def_cfa_register 7
 1007 0006 7860     		str	r0, [r7, #4]
 890:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 891:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_RTCCLK_SOURCE(RCC_RTCCLKSource));
 892:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Select the RTC clock source */
 893:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->BDCR |= RCC_RTCCLKSource;
 1008              		.loc 1 893 0
 1009 0008 41F20003 		movw	r3, #:lower16:1073876992
 1010 000c C4F20203 		movt	r3, #:upper16:1073876992
 1011 0010 41F20002 		movw	r2, #:lower16:1073876992
 1012 0014 C4F20202 		movt	r2, #:upper16:1073876992
 1013 0018 116A     		ldr	r1, [r2, #32]
 1014 001a 7A68     		ldr	r2, [r7, #4]
 1015 001c 41EA0202 		orr	r2, r1, r2
 1016 0020 1A62     		str	r2, [r3, #32]
 894:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1017              		.loc 1 894 0
 1018 0022 07F10C07 		add	r7, r7, #12
 1019 0026 BD46     		mov	sp, r7
 1020 0028 80BC     		pop	{r7}
 1021 002a 7047     		bx	lr
 1022              		.cfi_endproc
 1023              	.LFE46:
 1025              		.section	.text.RCC_RTCCLKCmd,"ax",%progbits
 1026              		.align	2
 1027              		.global	RCC_RTCCLKCmd
 1028              		.thumb
 1029              		.thumb_func
 1031              	RCC_RTCCLKCmd:
 1032              	.LFB47:
 895:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 896:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 897:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the RTC clock.
 898:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function must be used only after the RTC clock was selected using the RCC_RTCCLKCo
 899:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the RTC clock. This parameter can be: ENABLE or DISABLE.
 900:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 901:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 902:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_RTCCLKCmd(FunctionalState NewState)
 903:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1033              		.loc 1 903 0
 1034              		.cfi_startproc
 1035              		@ args = 0, pretend = 0, frame = 8
 1036              		@ frame_needed = 1, uses_anonymous_args = 0
 1037              		@ link register save eliminated.
 1038 0000 80B4     		push	{r7}
 1039              	.LCFI52:
 1040              		.cfi_def_cfa_offset 4
 1041 0002 83B0     		sub	sp, sp, #12
 1042              	.LCFI53:
 1043              		.cfi_def_cfa_offset 16
 1044 0004 00AF     		add	r7, sp, #0
 1045              		.cfi_offset 7, -4
 1046              	.LCFI54:
 1047              		.cfi_def_cfa_register 7
 1048 0006 0346     		mov	r3, r0
 1049 0008 FB71     		strb	r3, [r7, #7]
 904:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
 905:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 906:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_RTCEN_BB = (uint32_t)NewState;
 1050              		.loc 1 906 0
 1051 000a 40F23C43 		movw	r3, #:lower16:1111622716
 1052 000e C4F24223 		movt	r3, #:upper16:1111622716
 1053 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1054 0014 1A60     		str	r2, [r3, #0]
 907:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1055              		.loc 1 907 0
 1056 0016 07F10C07 		add	r7, r7, #12
 1057 001a BD46     		mov	sp, r7
 1058 001c 80BC     		pop	{r7}
 1059 001e 7047     		bx	lr
 1060              		.cfi_endproc
 1061              	.LFE47:
 1063              		.section	.text.RCC_GetClocksFreq,"ax",%progbits
 1064              		.align	2
 1065              		.global	RCC_GetClocksFreq
 1066              		.thumb
 1067              		.thumb_func
 1069              	RCC_GetClocksFreq:
 1070              	.LFB48:
 908:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 909:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
 910:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Returns the frequencies of different on chip clocks.
 911:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_Clocks: pointer to a RCC_ClocksTypeDef structure which will hold
 912:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   the clocks frequencies.
 913:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
 914:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
 915:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
 916:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1071              		.loc 1 916 0
 1072              		.cfi_startproc
 1073              		@ args = 0, pretend = 0, frame = 24
 1074              		@ frame_needed = 1, uses_anonymous_args = 0
 1075              		@ link register save eliminated.
 1076 0000 80B4     		push	{r7}
 1077              	.LCFI55:
 1078              		.cfi_def_cfa_offset 4
 1079 0002 87B0     		sub	sp, sp, #28
 1080              	.LCFI56:
 1081              		.cfi_def_cfa_offset 32
 1082 0004 00AF     		add	r7, sp, #0
 1083              		.cfi_offset 7, -4
 1084              	.LCFI57:
 1085              		.cfi_def_cfa_register 7
 1086 0006 7860     		str	r0, [r7, #4]
 917:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0, pllmull = 0, pllsource = 0, presc = 0;
 1087              		.loc 1 917 0
 1088 0008 4FF00003 		mov	r3, #0
 1089 000c BB60     		str	r3, [r7, #8]
 1090 000e 4FF00003 		mov	r3, #0
 1091 0012 FB60     		str	r3, [r7, #12]
 1092 0014 4FF00003 		mov	r3, #0
 1093 0018 3B61     		str	r3, [r7, #16]
 1094 001a 4FF00003 		mov	r3, #0
 1095 001e 7B61     		str	r3, [r7, #20]
 918:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 919:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef  STM32F10X_CL
 920:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t prediv1source = 0, prediv1factor = 0, prediv2factor = 0, pll2mull = 0;
 921:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */
 922:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 923:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL)
 924:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t prediv1factor = 0;
 925:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif
 926:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     
 927:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 928:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_SWS_Mask;
 1096              		.loc 1 928 0
 1097 0020 41F20003 		movw	r3, #:lower16:1073876992
 1098 0024 C4F20203 		movt	r3, #:upper16:1073876992
 1099 0028 5B68     		ldr	r3, [r3, #4]
 1100 002a 03F00C03 		and	r3, r3, #12
 1101 002e BB60     		str	r3, [r7, #8]
 929:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   
 930:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   switch (tmp)
 1102              		.loc 1 930 0
 1103 0030 BB68     		ldr	r3, [r7, #8]
 1104 0032 042B     		cmp	r3, #4
 1105 0034 0AD0     		beq	.L54
 1106 0036 082B     		cmp	r3, #8
 1107 0038 0FD0     		beq	.L55
 1108 003a 002B     		cmp	r3, #0
 1109 003c 4DD1     		bne	.L61
 1110              	.L53:
 931:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
 932:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x00:  /* HSI used as system clock */
 933:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 1111              		.loc 1 933 0
 1112 003e 7A68     		ldr	r2, [r7, #4]
 1113 0040 41F20023 		movw	r3, #:lower16:8000000
 1114 0044 C0F27A03 		movt	r3, #:upper16:8000000
 1115 0048 1360     		str	r3, [r2, #0]
 934:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1116              		.loc 1 934 0
 1117 004a 4CE0     		b	.L56
 1118              	.L54:
 935:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x04:  /* HSE used as system clock */
 936:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSE_Value;
 1119              		.loc 1 936 0
 1120 004c 7A68     		ldr	r2, [r7, #4]
 1121 004e 41F20023 		movw	r3, #:lower16:8000000
 1122 0052 C0F27A03 		movt	r3, #:upper16:8000000
 1123 0056 1360     		str	r3, [r2, #0]
 937:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1124              		.loc 1 937 0
 1125 0058 45E0     		b	.L56
 1126              	.L55:
 938:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     case 0x08:  /* PLL used as system clock */
 939:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
 940:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       /* Get PLL clock source and multiplication factor ----------------------*/
 941:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = RCC->CFGR & CFGR_PLLMull_Mask;
 1127              		.loc 1 941 0
 1128 005a 41F20003 		movw	r3, #:lower16:1073876992
 1129 005e C4F20203 		movt	r3, #:upper16:1073876992
 1130 0062 5B68     		ldr	r3, [r3, #4]
 1131 0064 03F47013 		and	r3, r3, #3932160
 1132 0068 FB60     		str	r3, [r7, #12]
 942:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllsource = RCC->CFGR & CFGR_PLLSRC_Mask;
 1133              		.loc 1 942 0
 1134 006a 41F20003 		movw	r3, #:lower16:1073876992
 1135 006e C4F20203 		movt	r3, #:upper16:1073876992
 1136 0072 5B68     		ldr	r3, [r3, #4]
 1137 0074 03F48033 		and	r3, r3, #65536
 1138 0078 3B61     		str	r3, [r7, #16]
 943:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 944:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifndef STM32F10X_CL      
 945:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = ( pllmull >> 18) + 2;
 1139              		.loc 1 945 0
 1140 007a FB68     		ldr	r3, [r7, #12]
 1141 007c 4FEA9343 		lsr	r3, r3, #18
 1142 0080 03F10203 		add	r3, r3, #2
 1143 0084 FB60     		str	r3, [r7, #12]
 946:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 947:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 1144              		.loc 1 947 0
 1145 0086 3B69     		ldr	r3, [r7, #16]
 1146 0088 002B     		cmp	r3, #0
 1147 008a 09D1     		bne	.L57
 948:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 949:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 1148              		.loc 1 949 0
 1149 008c FA68     		ldr	r2, [r7, #12]
 1150 008e 40F60013 		movw	r3, #:lower16:4000000
 1151 0092 C0F23D03 		movt	r3, #:upper16:4000000
 1152 0096 03FB02F2 		mul	r2, r3, r2
 1153 009a 7B68     		ldr	r3, [r7, #4]
 1154 009c 1A60     		str	r2, [r3, #0]
 950:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 951:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 952:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {
 953:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #if defined (STM32F10X_LD_VL) || defined (STM32F10X_MD_VL)
 954:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 955:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        /* HSE oscillator clock selected as PREDIV1 clock entry */
 956:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****        RCC_Clocks->SYSCLK_Frequency = (HSE_Value / prediv1factor) * pllmull; 
 957:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #else
 958:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         /* HSE selected as PLL clock entry */
 959:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if ((RCC->CFGR & CFGR_PLLXTPRE_Mask) != (uint32_t)RESET)
 960:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* HSE oscillator clock divided by 2 */
 961:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_Value >> 1) * pllmull;
 962:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 963:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 964:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {
 965:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = HSE_Value * pllmull;
 966:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 967:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****  #endif
 968:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 969:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #else
 970:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       pllmull = pllmull >> 18;
 971:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       
 972:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllmull != 0x0D)
 973:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {
 974:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****          pllmull += 2;
 975:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 976:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 977:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       { /* PLL multiplication factor = PLL input clock * 6.5 */
 978:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         pllmull = 13 / 2; 
 979:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 980:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****             
 981:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       if (pllsource == 0x00)
 982:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* HSI oscillator clock divided by 2 selected as PLL clock entry */
 983:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         RCC_Clocks->SYSCLK_Frequency = (HSI_Value >> 1) * pllmull;
 984:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
 985:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       else
 986:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       {/* PREDIV1 selected as PLL clock entry */
 987:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
 988:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         /* Get PREDIV1 clock source and division factor */
 989:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1source = RCC->CFGR2 & CFGR2_PREDIV1SRC;
 990:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         prediv1factor = (RCC->CFGR2 & CFGR2_PREDIV1) + 1;
 991:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         
 992:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         if (prediv1source == 0)
 993:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         { /* HSE oscillator clock selected as PREDIV1 clock entry */
 994:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (HSE_Value / prediv1factor) * pllmull;          
 995:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
 996:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         else
 997:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         {/* PLL2 clock selected as PREDIV1 clock entry */
 998:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           
 999:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           /* Get PREDIV2 division factor and PLL2 multiplication factor */
1000:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           prediv2factor = ((RCC->CFGR2 & CFGR2_PREDIV2) >> 4) + 1;
1001:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           pll2mull = ((RCC->CFGR2 & CFGR2_PLL2MUL) >> 8 ) + 2; 
1002:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****           RCC_Clocks->SYSCLK_Frequency = (((HSE_Value / prediv2factor) * pll2mull) / prediv1factor)
1003:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****         }
1004:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       }
1005:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1006:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
 1155              		.loc 1 1006 0
 1156 009e 22E0     		b	.L56
 1157              	.L57:
 1158              		.loc 1 959 0
 1159 00a0 41F20003 		movw	r3, #:lower16:1073876992
 1160 00a4 C4F20203 		movt	r3, #:upper16:1073876992
 1161 00a8 5B68     		ldr	r3, [r3, #4]
 1162 00aa 03F40033 		and	r3, r3, #131072
 1163 00ae 002B     		cmp	r3, #0
 1164 00b0 09D0     		beq	.L59
 1165              		.loc 1 961 0
 1166 00b2 FA68     		ldr	r2, [r7, #12]
 1167 00b4 40F60013 		movw	r3, #:lower16:4000000
 1168 00b8 C0F23D03 		movt	r3, #:upper16:4000000
 1169 00bc 03FB02F2 		mul	r2, r3, r2
 1170 00c0 7B68     		ldr	r3, [r7, #4]
 1171 00c2 1A60     		str	r2, [r3, #0]
 1172              		.loc 1 1006 0
 1173 00c4 0FE0     		b	.L56
 1174              	.L59:
 1175              		.loc 1 965 0
 1176 00c6 FA68     		ldr	r2, [r7, #12]
 1177 00c8 41F20023 		movw	r3, #:lower16:8000000
 1178 00cc C0F27A03 		movt	r3, #:upper16:8000000
 1179 00d0 03FB02F2 		mul	r2, r3, r2
 1180 00d4 7B68     		ldr	r3, [r7, #4]
 1181 00d6 1A60     		str	r2, [r3, #0]
 1182              		.loc 1 1006 0
 1183 00d8 05E0     		b	.L56
 1184              	.L61:
1007:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1008:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     default:
1009:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       RCC_Clocks->SYSCLK_Frequency = HSI_Value;
 1185              		.loc 1 1009 0
 1186 00da 7A68     		ldr	r2, [r7, #4]
 1187 00dc 41F20023 		movw	r3, #:lower16:8000000
 1188 00e0 C0F27A03 		movt	r3, #:upper16:8000000
 1189 00e4 1360     		str	r3, [r2, #0]
 1190              	.L56:
1010:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****       break;
1011:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1012:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1013:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Compute HCLK, PCLK1, PCLK2 and ADCCLK clocks frequencies ----------------*/
1014:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get HCLK prescaler */
1015:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_HPRE_Set_Mask;
 1191              		.loc 1 1015 0
 1192 00e6 41F20003 		movw	r3, #:lower16:1073876992
 1193 00ea C4F20203 		movt	r3, #:upper16:1073876992
 1194 00ee 5B68     		ldr	r3, [r3, #4]
 1195 00f0 03F0F003 		and	r3, r3, #240
 1196 00f4 BB60     		str	r3, [r7, #8]
1016:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 4;
 1197              		.loc 1 1016 0
 1198 00f6 BB68     		ldr	r3, [r7, #8]
 1199 00f8 4FEA1313 		lsr	r3, r3, #4
 1200 00fc BB60     		str	r3, [r7, #8]
1017:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1201              		.loc 1 1017 0
 1202 00fe BA68     		ldr	r2, [r7, #8]
 1203 0100 40F20003 		movw	r3, #:lower16:APBAHBPrescTable
 1204 0104 C0F20003 		movt	r3, #:upper16:APBAHBPrescTable
 1205 0108 9B5C     		ldrb	r3, [r3, r2]
 1206 010a DBB2     		uxtb	r3, r3
 1207 010c 7B61     		str	r3, [r7, #20]
1018:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* HCLK clock frequency */
1019:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 1208              		.loc 1 1019 0
 1209 010e 7B68     		ldr	r3, [r7, #4]
 1210 0110 1A68     		ldr	r2, [r3, #0]
 1211 0112 7B69     		ldr	r3, [r7, #20]
 1212 0114 22FA03F2 		lsr	r2, r2, r3
 1213 0118 7B68     		ldr	r3, [r7, #4]
 1214 011a 5A60     		str	r2, [r3, #4]
1020:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK1 prescaler */
1021:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE1_Set_Mask;
 1215              		.loc 1 1021 0
 1216 011c 41F20003 		movw	r3, #:lower16:1073876992
 1217 0120 C4F20203 		movt	r3, #:upper16:1073876992
 1218 0124 5B68     		ldr	r3, [r3, #4]
 1219 0126 03F4E063 		and	r3, r3, #1792
 1220 012a BB60     		str	r3, [r7, #8]
1022:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 8;
 1221              		.loc 1 1022 0
 1222 012c BB68     		ldr	r3, [r7, #8]
 1223 012e 4FEA1323 		lsr	r3, r3, #8
 1224 0132 BB60     		str	r3, [r7, #8]
1023:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1225              		.loc 1 1023 0
 1226 0134 BA68     		ldr	r2, [r7, #8]
 1227 0136 40F20003 		movw	r3, #:lower16:APBAHBPrescTable
 1228 013a C0F20003 		movt	r3, #:upper16:APBAHBPrescTable
 1229 013e 9B5C     		ldrb	r3, [r3, r2]
 1230 0140 DBB2     		uxtb	r3, r3
 1231 0142 7B61     		str	r3, [r7, #20]
1024:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK1 clock frequency */
1025:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1232              		.loc 1 1025 0
 1233 0144 7B68     		ldr	r3, [r7, #4]
 1234 0146 5A68     		ldr	r2, [r3, #4]
 1235 0148 7B69     		ldr	r3, [r7, #20]
 1236 014a 22FA03F2 		lsr	r2, r2, r3
 1237 014e 7B68     		ldr	r3, [r7, #4]
 1238 0150 9A60     		str	r2, [r3, #8]
1026:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get PCLK2 prescaler */
1027:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_PPRE2_Set_Mask;
 1239              		.loc 1 1027 0
 1240 0152 41F20003 		movw	r3, #:lower16:1073876992
 1241 0156 C4F20203 		movt	r3, #:upper16:1073876992
 1242 015a 5B68     		ldr	r3, [r3, #4]
 1243 015c 03F46053 		and	r3, r3, #14336
 1244 0160 BB60     		str	r3, [r7, #8]
1028:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 11;
 1245              		.loc 1 1028 0
 1246 0162 BB68     		ldr	r3, [r7, #8]
 1247 0164 4FEAD323 		lsr	r3, r3, #11
 1248 0168 BB60     		str	r3, [r7, #8]
1029:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = APBAHBPrescTable[tmp];
 1249              		.loc 1 1029 0
 1250 016a BA68     		ldr	r2, [r7, #8]
 1251 016c 40F20003 		movw	r3, #:lower16:APBAHBPrescTable
 1252 0170 C0F20003 		movt	r3, #:upper16:APBAHBPrescTable
 1253 0174 9B5C     		ldrb	r3, [r3, r2]
 1254 0176 DBB2     		uxtb	r3, r3
 1255 0178 7B61     		str	r3, [r7, #20]
1030:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* PCLK2 clock frequency */
1031:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 1256              		.loc 1 1031 0
 1257 017a 7B68     		ldr	r3, [r7, #4]
 1258 017c 5A68     		ldr	r2, [r3, #4]
 1259 017e 7B69     		ldr	r3, [r7, #20]
 1260 0180 22FA03F2 		lsr	r2, r2, r3
 1261 0184 7B68     		ldr	r3, [r7, #4]
 1262 0186 DA60     		str	r2, [r3, #12]
1032:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get ADCCLK prescaler */
1033:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC->CFGR & CFGR_ADCPRE_Set_Mask;
 1263              		.loc 1 1033 0
 1264 0188 41F20003 		movw	r3, #:lower16:1073876992
 1265 018c C4F20203 		movt	r3, #:upper16:1073876992
 1266 0190 5B68     		ldr	r3, [r3, #4]
 1267 0192 03F44043 		and	r3, r3, #49152
 1268 0196 BB60     		str	r3, [r7, #8]
1034:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = tmp >> 14;
 1269              		.loc 1 1034 0
 1270 0198 BB68     		ldr	r3, [r7, #8]
 1271 019a 4FEA9333 		lsr	r3, r3, #14
 1272 019e BB60     		str	r3, [r7, #8]
1035:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   presc = ADCPrescTable[tmp];
 1273              		.loc 1 1035 0
 1274 01a0 BA68     		ldr	r2, [r7, #8]
 1275 01a2 40F20003 		movw	r3, #:lower16:ADCPrescTable
 1276 01a6 C0F20003 		movt	r3, #:upper16:ADCPrescTable
 1277 01aa 9B5C     		ldrb	r3, [r3, r2]
 1278 01ac DBB2     		uxtb	r3, r3
 1279 01ae 7B61     		str	r3, [r7, #20]
1036:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* ADCCLK clock frequency */
1037:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC_Clocks->ADCCLK_Frequency = RCC_Clocks->PCLK2_Frequency / presc;
 1280              		.loc 1 1037 0
 1281 01b0 7B68     		ldr	r3, [r7, #4]
 1282 01b2 DA68     		ldr	r2, [r3, #12]
 1283 01b4 7B69     		ldr	r3, [r7, #20]
 1284 01b6 B2FBF3F2 		udiv	r2, r2, r3
 1285 01ba 7B68     		ldr	r3, [r7, #4]
 1286 01bc 1A61     		str	r2, [r3, #16]
1038:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1287              		.loc 1 1038 0
 1288 01be 07F11C07 		add	r7, r7, #28
 1289 01c2 BD46     		mov	sp, r7
 1290 01c4 80BC     		pop	{r7}
 1291 01c6 7047     		bx	lr
 1292              		.cfi_endproc
 1293              	.LFE48:
 1295              		.section	.text.RCC_AHBPeriphClockCmd,"ax",%progbits
 1296              		.align	2
 1297              		.global	RCC_AHBPeriphClockCmd
 1298              		.thumb
 1299              		.thumb_func
 1301              	RCC_AHBPeriphClockCmd:
 1302              	.LFB49:
1039:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1040:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1041:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the AHB peripheral clock.
1042:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to gates its clock.
1043:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1044:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1045:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:        
1046:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1047:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1048:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1049:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1050:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1051:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS    
1052:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC   
1053:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Tx
1054:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC_Rx
1055:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1056:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the 
1057:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1058:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA1
1059:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_DMA2
1060:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SRAM
1061:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FLITF
1062:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_CRC
1063:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_FSMC
1064:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_SDIO
1065:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1066:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note SRAM and FLITF clock can be disabled only during sleep mode.
1067:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1068:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1069:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1070:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1071:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphClockCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1072:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1303              		.loc 1 1072 0
 1304              		.cfi_startproc
 1305              		@ args = 0, pretend = 0, frame = 8
 1306              		@ frame_needed = 1, uses_anonymous_args = 0
 1307              		@ link register save eliminated.
 1308 0000 80B4     		push	{r7}
 1309              	.LCFI58:
 1310              		.cfi_def_cfa_offset 4
 1311 0002 83B0     		sub	sp, sp, #12
 1312              	.LCFI59:
 1313              		.cfi_def_cfa_offset 16
 1314 0004 00AF     		add	r7, sp, #0
 1315              		.cfi_offset 7, -4
 1316              	.LCFI60:
 1317              		.cfi_def_cfa_register 7
 1318 0006 7860     		str	r0, [r7, #4]
 1319 0008 0B46     		mov	r3, r1
 1320 000a FB70     		strb	r3, [r7, #3]
1073:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1074:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH(RCC_AHBPeriph));
1075:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1076:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1077:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1321              		.loc 1 1077 0
 1322 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1323 000e 002B     		cmp	r3, #0
 1324 0010 0DD0     		beq	.L63
1078:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1079:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR |= RCC_AHBPeriph;
 1325              		.loc 1 1079 0
 1326 0012 41F20003 		movw	r3, #:lower16:1073876992
 1327 0016 C4F20203 		movt	r3, #:upper16:1073876992
 1328 001a 41F20002 		movw	r2, #:lower16:1073876992
 1329 001e C4F20202 		movt	r2, #:upper16:1073876992
 1330 0022 5169     		ldr	r1, [r2, #20]
 1331 0024 7A68     		ldr	r2, [r7, #4]
 1332 0026 41EA0202 		orr	r2, r1, r2
 1333 002a 5A61     		str	r2, [r3, #20]
 1334 002c 0EE0     		b	.L65
 1335              	.L63:
1080:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1081:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1082:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1083:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBENR &= ~RCC_AHBPeriph;
 1336              		.loc 1 1083 0
 1337 002e 41F20003 		movw	r3, #:lower16:1073876992
 1338 0032 C4F20203 		movt	r3, #:upper16:1073876992
 1339 0036 41F20002 		movw	r2, #:lower16:1073876992
 1340 003a C4F20202 		movt	r2, #:upper16:1073876992
 1341 003e 5169     		ldr	r1, [r2, #20]
 1342 0040 7A68     		ldr	r2, [r7, #4]
 1343 0042 6FEA0202 		mvn	r2, r2
 1344 0046 01EA0202 		and	r2, r1, r2
 1345 004a 5A61     		str	r2, [r3, #20]
 1346              	.L65:
1084:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1085:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1347              		.loc 1 1085 0
 1348 004c 07F10C07 		add	r7, r7, #12
 1349 0050 BD46     		mov	sp, r7
 1350 0052 80BC     		pop	{r7}
 1351 0054 7047     		bx	lr
 1352              		.cfi_endproc
 1353              	.LFE49:
 1355 0056 00BF     		.section	.text.RCC_APB2PeriphClockCmd,"ax",%progbits
 1356              		.align	2
 1357              		.global	RCC_APB2PeriphClockCmd
 1358              		.thumb
 1359              		.thumb_func
 1361              	RCC_APB2PeriphClockCmd:
 1362              	.LFB50:
1086:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1087:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1088:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the High Speed APB (APB2) peripheral clock.
1089:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to gates its clock.
1090:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1091:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1092:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1093:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1094:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1095:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1096:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1097:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11     
1098:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1099:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1100:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1101:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1102:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1103:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1363              		.loc 1 1103 0
 1364              		.cfi_startproc
 1365              		@ args = 0, pretend = 0, frame = 8
 1366              		@ frame_needed = 1, uses_anonymous_args = 0
 1367              		@ link register save eliminated.
 1368 0000 80B4     		push	{r7}
 1369              	.LCFI61:
 1370              		.cfi_def_cfa_offset 4
 1371 0002 83B0     		sub	sp, sp, #12
 1372              	.LCFI62:
 1373              		.cfi_def_cfa_offset 16
 1374 0004 00AF     		add	r7, sp, #0
 1375              		.cfi_offset 7, -4
 1376              	.LCFI63:
 1377              		.cfi_def_cfa_register 7
 1378 0006 7860     		str	r0, [r7, #4]
 1379 0008 0B46     		mov	r3, r1
 1380 000a FB70     		strb	r3, [r7, #3]
1104:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1105:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1106:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1107:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1381              		.loc 1 1107 0
 1382 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1383 000e 002B     		cmp	r3, #0
 1384 0010 0DD0     		beq	.L67
1108:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1109:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR |= RCC_APB2Periph;
 1385              		.loc 1 1109 0
 1386 0012 41F20003 		movw	r3, #:lower16:1073876992
 1387 0016 C4F20203 		movt	r3, #:upper16:1073876992
 1388 001a 41F20002 		movw	r2, #:lower16:1073876992
 1389 001e C4F20202 		movt	r2, #:upper16:1073876992
 1390 0022 9169     		ldr	r1, [r2, #24]
 1391 0024 7A68     		ldr	r2, [r7, #4]
 1392 0026 41EA0202 		orr	r2, r1, r2
 1393 002a 9A61     		str	r2, [r3, #24]
 1394 002c 0EE0     		b	.L69
 1395              	.L67:
1110:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1111:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1112:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1113:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2ENR &= ~RCC_APB2Periph;
 1396              		.loc 1 1113 0
 1397 002e 41F20003 		movw	r3, #:lower16:1073876992
 1398 0032 C4F20203 		movt	r3, #:upper16:1073876992
 1399 0036 41F20002 		movw	r2, #:lower16:1073876992
 1400 003a C4F20202 		movt	r2, #:upper16:1073876992
 1401 003e 9169     		ldr	r1, [r2, #24]
 1402 0040 7A68     		ldr	r2, [r7, #4]
 1403 0042 6FEA0202 		mvn	r2, r2
 1404 0046 01EA0202 		and	r2, r1, r2
 1405 004a 9A61     		str	r2, [r3, #24]
 1406              	.L69:
1114:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1115:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1407              		.loc 1 1115 0
 1408 004c 07F10C07 		add	r7, r7, #12
 1409 0050 BD46     		mov	sp, r7
 1410 0052 80BC     		pop	{r7}
 1411 0054 7047     		bx	lr
 1412              		.cfi_endproc
 1413              	.LFE50:
 1415 0056 00BF     		.section	.text.RCC_APB1PeriphClockCmd,"ax",%progbits
 1416              		.align	2
 1417              		.global	RCC_APB1PeriphClockCmd
 1418              		.thumb
 1419              		.thumb_func
 1421              	RCC_APB1PeriphClockCmd:
 1422              	.LFB51:
1116:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1117:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1118:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Low Speed APB (APB1) peripheral clock.
1119:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to gates its clock.
1120:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1121:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1122:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1123:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1124:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1125:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1126:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1127:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1128:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14
1129:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1130:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1131:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1132:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1133:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1134:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1423              		.loc 1 1134 0
 1424              		.cfi_startproc
 1425              		@ args = 0, pretend = 0, frame = 8
 1426              		@ frame_needed = 1, uses_anonymous_args = 0
 1427              		@ link register save eliminated.
 1428 0000 80B4     		push	{r7}
 1429              	.LCFI64:
 1430              		.cfi_def_cfa_offset 4
 1431 0002 83B0     		sub	sp, sp, #12
 1432              	.LCFI65:
 1433              		.cfi_def_cfa_offset 16
 1434 0004 00AF     		add	r7, sp, #0
 1435              		.cfi_offset 7, -4
 1436              	.LCFI66:
 1437              		.cfi_def_cfa_register 7
 1438 0006 7860     		str	r0, [r7, #4]
 1439 0008 0B46     		mov	r3, r1
 1440 000a FB70     		strb	r3, [r7, #3]
1135:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1136:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1137:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1138:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1441              		.loc 1 1138 0
 1442 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1443 000e 002B     		cmp	r3, #0
 1444 0010 0DD0     		beq	.L71
1139:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1140:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR |= RCC_APB1Periph;
 1445              		.loc 1 1140 0
 1446 0012 41F20003 		movw	r3, #:lower16:1073876992
 1447 0016 C4F20203 		movt	r3, #:upper16:1073876992
 1448 001a 41F20002 		movw	r2, #:lower16:1073876992
 1449 001e C4F20202 		movt	r2, #:upper16:1073876992
 1450 0022 D169     		ldr	r1, [r2, #28]
 1451 0024 7A68     		ldr	r2, [r7, #4]
 1452 0026 41EA0202 		orr	r2, r1, r2
 1453 002a DA61     		str	r2, [r3, #28]
 1454 002c 0EE0     		b	.L73
 1455              	.L71:
1141:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1142:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1143:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1144:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1ENR &= ~RCC_APB1Periph;
 1456              		.loc 1 1144 0
 1457 002e 41F20003 		movw	r3, #:lower16:1073876992
 1458 0032 C4F20203 		movt	r3, #:upper16:1073876992
 1459 0036 41F20002 		movw	r2, #:lower16:1073876992
 1460 003a C4F20202 		movt	r2, #:upper16:1073876992
 1461 003e D169     		ldr	r1, [r2, #28]
 1462 0040 7A68     		ldr	r2, [r7, #4]
 1463 0042 6FEA0202 		mvn	r2, r2
 1464 0046 01EA0202 		and	r2, r1, r2
 1465 004a DA61     		str	r2, [r3, #28]
 1466              	.L73:
1145:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1146:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1467              		.loc 1 1146 0
 1468 004c 07F10C07 		add	r7, r7, #12
 1469 0050 BD46     		mov	sp, r7
 1470 0052 80BC     		pop	{r7}
 1471 0054 7047     		bx	lr
 1472              		.cfi_endproc
 1473              	.LFE51:
 1475 0056 00BF     		.section	.text.RCC_APB2PeriphResetCmd,"ax",%progbits
 1476              		.align	2
 1477              		.global	RCC_APB2PeriphResetCmd
 1478              		.thumb
 1479              		.thumb_func
 1481              	RCC_APB2PeriphResetCmd:
 1482              	.LFB52:
1147:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1148:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #ifdef STM32F10X_CL
1149:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1150:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases AHB peripheral reset.
1151:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   This function applies only to STM32 Connectivity line devices.
1152:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_AHBPeriph: specifies the AHB peripheral to reset.
1153:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1154:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_OTG_FS 
1155:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_AHBPeriph_ETH_MAC
1156:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1157:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1158:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1159:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1160:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_AHBPeriphResetCmd(uint32_t RCC_AHBPeriph, FunctionalState NewState)
1161:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
1162:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1163:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_AHB_PERIPH_RESET(RCC_AHBPeriph));
1164:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1165:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1166:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
1167:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1168:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR |= RCC_AHBPeriph;
1169:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1170:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1171:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1172:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->AHBRSTR &= ~RCC_AHBPeriph;
1173:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1174:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
1175:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** #endif /* STM32F10X_CL */ 
1176:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1177:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1178:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases High Speed APB (APB2) peripheral reset.
1179:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB2Periph: specifies the APB2 peripheral to reset.
1180:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1181:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB2Periph_AFIO, RCC_APB2Periph_GPIOA, RCC_APB2Periph_GPIOB,
1182:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOC, RCC_APB2Periph_GPIOD, RCC_APB2Periph_GPIOE,
1183:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_GPIOF, RCC_APB2Periph_GPIOG, RCC_APB2Periph_ADC1,
1184:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_ADC2, RCC_APB2Periph_TIM1, RCC_APB2Periph_SPI1,
1185:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM8, RCC_APB2Periph_USART1, RCC_APB2Periph_ADC3,
1186:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM15, RCC_APB2Periph_TIM16, RCC_APB2Periph_TIM17,
1187:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB2Periph_TIM9, RCC_APB2Periph_TIM10, RCC_APB2Periph_TIM11  
1188:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral reset.
1189:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1190:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1191:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1192:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB2PeriphResetCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
1193:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1483              		.loc 1 1193 0
 1484              		.cfi_startproc
 1485              		@ args = 0, pretend = 0, frame = 8
 1486              		@ frame_needed = 1, uses_anonymous_args = 0
 1487              		@ link register save eliminated.
 1488 0000 80B4     		push	{r7}
 1489              	.LCFI67:
 1490              		.cfi_def_cfa_offset 4
 1491 0002 83B0     		sub	sp, sp, #12
 1492              	.LCFI68:
 1493              		.cfi_def_cfa_offset 16
 1494 0004 00AF     		add	r7, sp, #0
 1495              		.cfi_offset 7, -4
 1496              	.LCFI69:
 1497              		.cfi_def_cfa_register 7
 1498 0006 7860     		str	r0, [r7, #4]
 1499 0008 0B46     		mov	r3, r1
 1500 000a FB70     		strb	r3, [r7, #3]
1194:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1195:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
1196:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1197:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1501              		.loc 1 1197 0
 1502 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1503 000e 002B     		cmp	r3, #0
 1504 0010 0DD0     		beq	.L75
1198:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1199:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR |= RCC_APB2Periph;
 1505              		.loc 1 1199 0
 1506 0012 41F20003 		movw	r3, #:lower16:1073876992
 1507 0016 C4F20203 		movt	r3, #:upper16:1073876992
 1508 001a 41F20002 		movw	r2, #:lower16:1073876992
 1509 001e C4F20202 		movt	r2, #:upper16:1073876992
 1510 0022 D168     		ldr	r1, [r2, #12]
 1511 0024 7A68     		ldr	r2, [r7, #4]
 1512 0026 41EA0202 		orr	r2, r1, r2
 1513 002a DA60     		str	r2, [r3, #12]
 1514 002c 0EE0     		b	.L77
 1515              	.L75:
1200:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1201:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1202:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1203:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB2RSTR &= ~RCC_APB2Periph;
 1516              		.loc 1 1203 0
 1517 002e 41F20003 		movw	r3, #:lower16:1073876992
 1518 0032 C4F20203 		movt	r3, #:upper16:1073876992
 1519 0036 41F20002 		movw	r2, #:lower16:1073876992
 1520 003a C4F20202 		movt	r2, #:upper16:1073876992
 1521 003e D168     		ldr	r1, [r2, #12]
 1522 0040 7A68     		ldr	r2, [r7, #4]
 1523 0042 6FEA0202 		mvn	r2, r2
 1524 0046 01EA0202 		and	r2, r1, r2
 1525 004a DA60     		str	r2, [r3, #12]
 1526              	.L77:
1204:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1205:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1527              		.loc 1 1205 0
 1528 004c 07F10C07 		add	r7, r7, #12
 1529 0050 BD46     		mov	sp, r7
 1530 0052 80BC     		pop	{r7}
 1531 0054 7047     		bx	lr
 1532              		.cfi_endproc
 1533              	.LFE52:
 1535 0056 00BF     		.section	.text.RCC_APB1PeriphResetCmd,"ax",%progbits
 1536              		.align	2
 1537              		.global	RCC_APB1PeriphResetCmd
 1538              		.thumb
 1539              		.thumb_func
 1541              	RCC_APB1PeriphResetCmd:
 1542              	.LFB53:
1206:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1207:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1208:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases Low Speed APB (APB1) peripheral reset.
1209:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_APB1Periph: specifies the APB1 peripheral to reset.
1210:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be any combination of the following values:
1211:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_APB1Periph_TIM2, RCC_APB1Periph_TIM3, RCC_APB1Periph_TIM4,
1212:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM5, RCC_APB1Periph_TIM6, RCC_APB1Periph_TIM7,
1213:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_WWDG, RCC_APB1Periph_SPI2, RCC_APB1Periph_SPI3,
1214:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART2, RCC_APB1Periph_USART3, RCC_APB1Periph_USART4, 
1215:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USART5, RCC_APB1Periph_I2C1, RCC_APB1Periph_I2C2,
1216:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_USB, RCC_APB1Periph_CAN1, RCC_APB1Periph_BKP,
1217:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_PWR, RCC_APB1Periph_DAC, RCC_APB1Periph_CEC,
1218:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *          RCC_APB1Periph_TIM12, RCC_APB1Periph_TIM13, RCC_APB1Periph_TIM14  
1219:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the specified peripheral clock.
1220:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1221:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1222:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1223:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_APB1PeriphResetCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
1224:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1543              		.loc 1 1224 0
 1544              		.cfi_startproc
 1545              		@ args = 0, pretend = 0, frame = 8
 1546              		@ frame_needed = 1, uses_anonymous_args = 0
 1547              		@ link register save eliminated.
 1548 0000 80B4     		push	{r7}
 1549              	.LCFI70:
 1550              		.cfi_def_cfa_offset 4
 1551 0002 83B0     		sub	sp, sp, #12
 1552              	.LCFI71:
 1553              		.cfi_def_cfa_offset 16
 1554 0004 00AF     		add	r7, sp, #0
 1555              		.cfi_offset 7, -4
 1556              	.LCFI72:
 1557              		.cfi_def_cfa_register 7
 1558 0006 7860     		str	r0, [r7, #4]
 1559 0008 0B46     		mov	r3, r1
 1560 000a FB70     		strb	r3, [r7, #3]
1225:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1226:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));
1227:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1228:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (NewState != DISABLE)
 1561              		.loc 1 1228 0
 1562 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1563 000e 002B     		cmp	r3, #0
 1564 0010 0DD0     		beq	.L79
1229:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1230:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR |= RCC_APB1Periph;
 1565              		.loc 1 1230 0
 1566 0012 41F20003 		movw	r3, #:lower16:1073876992
 1567 0016 C4F20203 		movt	r3, #:upper16:1073876992
 1568 001a 41F20002 		movw	r2, #:lower16:1073876992
 1569 001e C4F20202 		movt	r2, #:upper16:1073876992
 1570 0022 1169     		ldr	r1, [r2, #16]
 1571 0024 7A68     		ldr	r2, [r7, #4]
 1572 0026 41EA0202 		orr	r2, r1, r2
 1573 002a 1A61     		str	r2, [r3, #16]
 1574 002c 0EE0     		b	.L81
 1575              	.L79:
1231:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1232:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1233:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1234:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     RCC->APB1RSTR &= ~RCC_APB1Periph;
 1576              		.loc 1 1234 0
 1577 002e 41F20003 		movw	r3, #:lower16:1073876992
 1578 0032 C4F20203 		movt	r3, #:upper16:1073876992
 1579 0036 41F20002 		movw	r2, #:lower16:1073876992
 1580 003a C4F20202 		movt	r2, #:upper16:1073876992
 1581 003e 1169     		ldr	r1, [r2, #16]
 1582 0040 7A68     		ldr	r2, [r7, #4]
 1583 0042 6FEA0202 		mvn	r2, r2
 1584 0046 01EA0202 		and	r2, r1, r2
 1585 004a 1A61     		str	r2, [r3, #16]
 1586              	.L81:
1235:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1236:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1587              		.loc 1 1236 0
 1588 004c 07F10C07 		add	r7, r7, #12
 1589 0050 BD46     		mov	sp, r7
 1590 0052 80BC     		pop	{r7}
 1591 0054 7047     		bx	lr
 1592              		.cfi_endproc
 1593              	.LFE53:
 1595 0056 00BF     		.section	.text.RCC_BackupResetCmd,"ax",%progbits
 1596              		.align	2
 1597              		.global	RCC_BackupResetCmd
 1598              		.thumb
 1599              		.thumb_func
 1601              	RCC_BackupResetCmd:
 1602              	.LFB54:
1237:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1238:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1239:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Forces or releases the Backup domain reset.
1240:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Backup domain reset.
1241:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1242:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1243:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1244:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_BackupResetCmd(FunctionalState NewState)
1245:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1603              		.loc 1 1245 0
 1604              		.cfi_startproc
 1605              		@ args = 0, pretend = 0, frame = 8
 1606              		@ frame_needed = 1, uses_anonymous_args = 0
 1607              		@ link register save eliminated.
 1608 0000 80B4     		push	{r7}
 1609              	.LCFI73:
 1610              		.cfi_def_cfa_offset 4
 1611 0002 83B0     		sub	sp, sp, #12
 1612              	.LCFI74:
 1613              		.cfi_def_cfa_offset 16
 1614 0004 00AF     		add	r7, sp, #0
 1615              		.cfi_offset 7, -4
 1616              	.LCFI75:
 1617              		.cfi_def_cfa_register 7
 1618 0006 0346     		mov	r3, r0
 1619 0008 FB71     		strb	r3, [r7, #7]
1246:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1247:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1248:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) BDCR_BDRST_BB = (uint32_t)NewState;
 1620              		.loc 1 1248 0
 1621 000a 40F24043 		movw	r3, #:lower16:1111622720
 1622 000e C4F24223 		movt	r3, #:upper16:1111622720
 1623 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1624 0014 1A60     		str	r2, [r3, #0]
1249:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1625              		.loc 1 1249 0
 1626 0016 07F10C07 		add	r7, r7, #12
 1627 001a BD46     		mov	sp, r7
 1628 001c 80BC     		pop	{r7}
 1629 001e 7047     		bx	lr
 1630              		.cfi_endproc
 1631              	.LFE54:
 1633              		.section	.text.RCC_ClockSecuritySystemCmd,"ax",%progbits
 1634              		.align	2
 1635              		.global	RCC_ClockSecuritySystemCmd
 1636              		.thumb
 1637              		.thumb_func
 1639              	RCC_ClockSecuritySystemCmd:
 1640              	.LFB55:
1250:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1251:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1252:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Enables or disables the Clock Security System.
1253:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  NewState: new state of the Clock Security System..
1254:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   This parameter can be: ENABLE or DISABLE.
1255:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1256:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1257:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClockSecuritySystemCmd(FunctionalState NewState)
1258:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1641              		.loc 1 1258 0
 1642              		.cfi_startproc
 1643              		@ args = 0, pretend = 0, frame = 8
 1644              		@ frame_needed = 1, uses_anonymous_args = 0
 1645              		@ link register save eliminated.
 1646 0000 80B4     		push	{r7}
 1647              	.LCFI76:
 1648              		.cfi_def_cfa_offset 4
 1649 0002 83B0     		sub	sp, sp, #12
 1650              	.LCFI77:
 1651              		.cfi_def_cfa_offset 16
 1652 0004 00AF     		add	r7, sp, #0
 1653              		.cfi_offset 7, -4
 1654              	.LCFI78:
 1655              		.cfi_def_cfa_register 7
 1656 0006 0346     		mov	r3, r0
 1657 0008 FB71     		strb	r3, [r7, #7]
1259:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1260:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1261:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint32_t *) CR_CSSON_BB = (uint32_t)NewState;
 1658              		.loc 1 1261 0
 1659 000a 40F24C03 		movw	r3, #:lower16:1111621708
 1660 000e C4F24223 		movt	r3, #:upper16:1111621708
 1661 0012 FA79     		ldrb	r2, [r7, #7]	@ zero_extendqisi2
 1662 0014 1A60     		str	r2, [r3, #0]
1262:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1663              		.loc 1 1262 0
 1664 0016 07F10C07 		add	r7, r7, #12
 1665 001a BD46     		mov	sp, r7
 1666 001c 80BC     		pop	{r7}
 1667 001e 7047     		bx	lr
 1668              		.cfi_endproc
 1669              	.LFE55:
 1671              		.section	.text.RCC_MCOConfig,"ax",%progbits
 1672              		.align	2
 1673              		.global	RCC_MCOConfig
 1674              		.thumb
 1675              		.thumb_func
 1677              	RCC_MCOConfig:
 1678              	.LFB56:
1263:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1264:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1265:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Selects the clock source to output on MCO pin.
1266:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_MCO: specifies the clock source to output.
1267:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1268:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1269:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:       
1270:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1271:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1272:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1273:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1274:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1275:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL2CLK: PLL2 clock selected                     
1276:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK_Div2: PLL3 clock divided by 2 selected   
1277:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_XT1: External 3-25 MHz oscillator clock selected  
1278:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLL3CLK: PLL3 clock selected 
1279:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1280:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For  @b other_STM32_devices, this parameter can be one of the following values:        
1281:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_NoClock: No clock selected
1282:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_SYSCLK: System clock selected
1283:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSI: HSI oscillator clock selected
1284:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_HSE: HSE oscillator clock selected
1285:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_MCO_PLLCLK_Div2: PLL clock divided by 2 selected
1286:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1287:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1288:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1289:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_MCOConfig(uint8_t RCC_MCO)
1290:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1679              		.loc 1 1290 0
 1680              		.cfi_startproc
 1681              		@ args = 0, pretend = 0, frame = 8
 1682              		@ frame_needed = 1, uses_anonymous_args = 0
 1683              		@ link register save eliminated.
 1684 0000 80B4     		push	{r7}
 1685              	.LCFI79:
 1686              		.cfi_def_cfa_offset 4
 1687 0002 83B0     		sub	sp, sp, #12
 1688              	.LCFI80:
 1689              		.cfi_def_cfa_offset 16
 1690 0004 00AF     		add	r7, sp, #0
 1691              		.cfi_offset 7, -4
 1692              	.LCFI81:
 1693              		.cfi_def_cfa_register 7
 1694 0006 0346     		mov	r3, r0
 1695 0008 FB71     		strb	r3, [r7, #7]
1291:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1292:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_MCO(RCC_MCO));
1293:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1294:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to MCO bits to select the MCO source */
1295:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CFGR_BYTE4_ADDRESS = RCC_MCO;
 1696              		.loc 1 1295 0
 1697 000a 41F20703 		movw	r3, #:lower16:1073876999
 1698 000e C4F20203 		movt	r3, #:upper16:1073876999
 1699 0012 FA79     		ldrb	r2, [r7, #7]
 1700 0014 1A70     		strb	r2, [r3, #0]
1296:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1701              		.loc 1 1296 0
 1702 0016 07F10C07 		add	r7, r7, #12
 1703 001a BD46     		mov	sp, r7
 1704 001c 80BC     		pop	{r7}
 1705 001e 7047     		bx	lr
 1706              		.cfi_endproc
 1707              	.LFE56:
 1709              		.section	.text.RCC_GetFlagStatus,"ax",%progbits
 1710              		.align	2
 1711              		.global	RCC_GetFlagStatus
 1712              		.thumb
 1713              		.thumb_func
 1715              	RCC_GetFlagStatus:
 1716              	.LFB57:
1297:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1298:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1299:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC flag is set or not.
1300:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_FLAG: specifies the flag to check.
1301:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1302:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1303:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1304:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1305:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1306:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1307:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL2RDY: PLL2 clock ready      
1308:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLL3RDY: PLL3 clock ready                           
1309:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1310:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1311:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1312:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1313:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1314:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1315:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1316:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1317:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1318:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1319:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSIRDY: HSI oscillator clock ready
1320:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_HSERDY: HSE oscillator clock ready
1321:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PLLRDY: PLL clock ready
1322:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSERDY: LSE oscillator clock ready
1323:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LSIRDY: LSI oscillator clock ready
1324:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PINRST: Pin reset
1325:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_PORRST: POR/PDR reset
1326:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_SFTRST: Software reset
1327:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_IWDGRST: Independent Watchdog reset
1328:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_WWDGRST: Window Watchdog reset
1329:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_FLAG_LPWRRST: Low Power reset
1330:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1331:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_FLAG (SET or RESET).
1332:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1333:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** FlagStatus RCC_GetFlagStatus(uint8_t RCC_FLAG)
1334:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1717              		.loc 1 1334 0
 1718              		.cfi_startproc
 1719              		@ args = 0, pretend = 0, frame = 24
 1720              		@ frame_needed = 1, uses_anonymous_args = 0
 1721              		@ link register save eliminated.
 1722 0000 80B4     		push	{r7}
 1723              	.LCFI82:
 1724              		.cfi_def_cfa_offset 4
 1725 0002 87B0     		sub	sp, sp, #28
 1726              	.LCFI83:
 1727              		.cfi_def_cfa_offset 32
 1728 0004 00AF     		add	r7, sp, #0
 1729              		.cfi_offset 7, -4
 1730              	.LCFI84:
 1731              		.cfi_def_cfa_register 7
 1732 0006 0346     		mov	r3, r0
 1733 0008 FB71     		strb	r3, [r7, #7]
1335:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t tmp = 0;
 1734              		.loc 1 1335 0
 1735 000a 4FF00003 		mov	r3, #0
 1736 000e FB60     		str	r3, [r7, #12]
1336:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   uint32_t statusreg = 0;
 1737              		.loc 1 1336 0
 1738 0010 4FF00003 		mov	r3, #0
 1739 0014 3B61     		str	r3, [r7, #16]
1337:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   FlagStatus bitstatus = RESET;
 1740              		.loc 1 1337 0
 1741 0016 4FF00003 		mov	r3, #0
 1742 001a FB75     		strb	r3, [r7, #23]
1338:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1339:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_FLAG(RCC_FLAG));
1340:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1341:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the RCC register index */
1342:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG >> 5;
 1743              		.loc 1 1342 0
 1744 001c FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1745 001e 4FEA5313 		lsr	r3, r3, #5
 1746 0022 DBB2     		uxtb	r3, r3
 1747 0024 FB60     		str	r3, [r7, #12]
1343:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if (tmp == 1)               /* The flag to check is in CR register */
 1748              		.loc 1 1343 0
 1749 0026 FB68     		ldr	r3, [r7, #12]
 1750 0028 012B     		cmp	r3, #1
 1751 002a 06D1     		bne	.L89
1344:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1345:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CR;
 1752              		.loc 1 1345 0
 1753 002c 41F20003 		movw	r3, #:lower16:1073876992
 1754 0030 C4F20203 		movt	r3, #:upper16:1073876992
 1755 0034 1B68     		ldr	r3, [r3, #0]
 1756 0036 3B61     		str	r3, [r7, #16]
 1757 0038 0FE0     		b	.L90
 1758              	.L89:
1346:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1347:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else if (tmp == 2)          /* The flag to check is in BDCR register */
 1759              		.loc 1 1347 0
 1760 003a FB68     		ldr	r3, [r7, #12]
 1761 003c 022B     		cmp	r3, #2
 1762 003e 06D1     		bne	.L91
1348:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1349:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->BDCR;
 1763              		.loc 1 1349 0
 1764 0040 41F20003 		movw	r3, #:lower16:1073876992
 1765 0044 C4F20203 		movt	r3, #:upper16:1073876992
 1766 0048 1B6A     		ldr	r3, [r3, #32]
 1767 004a 3B61     		str	r3, [r7, #16]
 1768 004c 05E0     		b	.L90
 1769              	.L91:
1350:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1351:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else                       /* The flag to check is in CSR register */
1352:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1353:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     statusreg = RCC->CSR;
 1770              		.loc 1 1353 0
 1771 004e 41F20003 		movw	r3, #:lower16:1073876992
 1772 0052 C4F20203 		movt	r3, #:upper16:1073876992
 1773 0056 5B6A     		ldr	r3, [r3, #36]
 1774 0058 3B61     		str	r3, [r7, #16]
 1775              	.L90:
1354:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1355:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1356:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Get the flag position */
1357:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   tmp = RCC_FLAG & FLAG_Mask;
 1776              		.loc 1 1357 0
 1777 005a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1778 005c 03F01F03 		and	r3, r3, #31
 1779 0060 FB60     		str	r3, [r7, #12]
1358:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((statusreg & ((uint32_t)1 << tmp)) != (uint32_t)RESET)
 1780              		.loc 1 1358 0
 1781 0062 FB68     		ldr	r3, [r7, #12]
 1782 0064 3A69     		ldr	r2, [r7, #16]
 1783 0066 22FA03F3 		lsr	r3, r2, r3
 1784 006a 03F00103 		and	r3, r3, #1
 1785 006e DBB2     		uxtb	r3, r3
 1786 0070 002B     		cmp	r3, #0
 1787 0072 03D0     		beq	.L92
1359:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1360:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
 1788              		.loc 1 1360 0
 1789 0074 4FF00103 		mov	r3, #1
 1790 0078 FB75     		strb	r3, [r7, #23]
 1791 007a 02E0     		b	.L93
 1792              	.L92:
1361:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1362:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1363:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1364:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 1793              		.loc 1 1364 0
 1794 007c 4FF00003 		mov	r3, #0
 1795 0080 FB75     		strb	r3, [r7, #23]
 1796              	.L93:
1365:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1366:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1367:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the flag status */
1368:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return bitstatus;
 1797              		.loc 1 1368 0
 1798 0082 FB7D     		ldrb	r3, [r7, #23]	@ zero_extendqisi2
1369:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1799              		.loc 1 1369 0
 1800 0084 1846     		mov	r0, r3
 1801 0086 07F11C07 		add	r7, r7, #28
 1802 008a BD46     		mov	sp, r7
 1803 008c 80BC     		pop	{r7}
 1804 008e 7047     		bx	lr
 1805              		.cfi_endproc
 1806              	.LFE57:
 1808              		.section	.text.RCC_ClearFlag,"ax",%progbits
 1809              		.align	2
 1810              		.global	RCC_ClearFlag
 1811              		.thumb
 1812              		.thumb_func
 1814              	RCC_ClearFlag:
 1815              	.LFB58:
1370:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1371:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1372:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCC reset flags.
1373:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @note   The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST,
1374:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST
1375:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  None
1376:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1377:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1378:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearFlag(void)
1379:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1816              		.loc 1 1379 0
 1817              		.cfi_startproc
 1818              		@ args = 0, pretend = 0, frame = 0
 1819              		@ frame_needed = 1, uses_anonymous_args = 0
 1820              		@ link register save eliminated.
 1821 0000 80B4     		push	{r7}
 1822              	.LCFI85:
 1823              		.cfi_def_cfa_offset 4
 1824 0002 00AF     		add	r7, sp, #0
 1825              		.cfi_offset 7, -4
 1826              	.LCFI86:
 1827              		.cfi_def_cfa_register 7
1380:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Set RMVF bit to clear the reset flags */
1381:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   RCC->CSR |= CSR_RMVF_Set;
 1828              		.loc 1 1381 0
 1829 0004 41F20003 		movw	r3, #:lower16:1073876992
 1830 0008 C4F20203 		movt	r3, #:upper16:1073876992
 1831 000c 41F20002 		movw	r2, #:lower16:1073876992
 1832 0010 C4F20202 		movt	r2, #:upper16:1073876992
 1833 0014 526A     		ldr	r2, [r2, #36]
 1834 0016 42F08072 		orr	r2, r2, #16777216
 1835 001a 5A62     		str	r2, [r3, #36]
1382:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1836              		.loc 1 1382 0
 1837 001c BD46     		mov	sp, r7
 1838 001e 80BC     		pop	{r7}
 1839 0020 7047     		bx	lr
 1840              		.cfi_endproc
 1841              	.LFE58:
 1843 0022 00BF     		.section	.text.RCC_GetITStatus,"ax",%progbits
 1844              		.align	2
 1845              		.global	RCC_GetITStatus
 1846              		.thumb
 1847              		.thumb_func
 1849              	RCC_GetITStatus:
 1850              	.LFB59:
1383:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1384:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1385:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Checks whether the specified RCC interrupt has occurred or not.
1386:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the RCC interrupt source to check.
1387:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1388:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be one of the
1389:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:
1390:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1391:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1392:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1393:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1394:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1395:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1396:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1397:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1398:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1399:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be one of the following values:        
1400:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1401:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1402:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1403:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1404:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1405:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1406:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1407:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval The new state of RCC_IT (SET or RESET).
1408:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1409:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** ITStatus RCC_GetITStatus(uint8_t RCC_IT)
1410:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1851              		.loc 1 1410 0
 1852              		.cfi_startproc
 1853              		@ args = 0, pretend = 0, frame = 16
 1854              		@ frame_needed = 1, uses_anonymous_args = 0
 1855              		@ link register save eliminated.
 1856 0000 80B4     		push	{r7}
 1857              	.LCFI87:
 1858              		.cfi_def_cfa_offset 4
 1859 0002 85B0     		sub	sp, sp, #20
 1860              	.LCFI88:
 1861              		.cfi_def_cfa_offset 24
 1862 0004 00AF     		add	r7, sp, #0
 1863              		.cfi_offset 7, -4
 1864              	.LCFI89:
 1865              		.cfi_def_cfa_register 7
 1866 0006 0346     		mov	r3, r0
 1867 0008 FB71     		strb	r3, [r7, #7]
1411:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   ITStatus bitstatus = RESET;
 1868              		.loc 1 1411 0
 1869 000a 4FF00003 		mov	r3, #0
 1870 000e FB73     		strb	r3, [r7, #15]
1412:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1413:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_GET_IT(RCC_IT));
1414:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1415:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the status of the specified RCC interrupt */
1416:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   if ((RCC->CIR & RCC_IT) != (uint32_t)RESET)
 1871              		.loc 1 1416 0
 1872 0010 41F20003 		movw	r3, #:lower16:1073876992
 1873 0014 C4F20203 		movt	r3, #:upper16:1073876992
 1874 0018 9A68     		ldr	r2, [r3, #8]
 1875 001a FB79     		ldrb	r3, [r7, #7]	@ zero_extendqisi2
 1876 001c 02EA0303 		and	r3, r2, r3
 1877 0020 002B     		cmp	r3, #0
 1878 0022 03D0     		beq	.L98
1417:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1418:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = SET;
 1879              		.loc 1 1418 0
 1880 0024 4FF00103 		mov	r3, #1
 1881 0028 FB73     		strb	r3, [r7, #15]
 1882 002a 02E0     		b	.L99
 1883              	.L98:
1419:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1420:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   else
1421:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   {
1422:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****     bitstatus = RESET;
 1884              		.loc 1 1422 0
 1885 002c 4FF00003 		mov	r3, #0
 1886 0030 FB73     		strb	r3, [r7, #15]
 1887              	.L99:
1423:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   }
1424:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1425:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Return the RCC_IT status */
1426:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   return  bitstatus;
 1888              		.loc 1 1426 0
 1889 0032 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
1427:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1890              		.loc 1 1427 0
 1891 0034 1846     		mov	r0, r3
 1892 0036 07F11407 		add	r7, r7, #20
 1893 003a BD46     		mov	sp, r7
 1894 003c 80BC     		pop	{r7}
 1895 003e 7047     		bx	lr
 1896              		.cfi_endproc
 1897              	.LFE59:
 1899              		.section	.text.RCC_ClearITPendingBit,"ax",%progbits
 1900              		.align	2
 1901              		.global	RCC_ClearITPendingBit
 1902              		.thumb
 1903              		.thumb_func
 1905              	RCC_ClearITPendingBit:
 1906              	.LFB60:
1428:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1429:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** /**
1430:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @brief  Clears the RCCs interrupt pending bits.
1431:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @param  RCC_IT: specifies the interrupt pending bit to clear.
1432:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1433:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b STM32_Connectivity_line_devices, this parameter can be any combination
1434:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   of the following values:
1435:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1436:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1437:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1438:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1439:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1440:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL2RDY: PLL2 ready interrupt 
1441:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLL3RDY: PLL3 ready interrupt                      
1442:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1443:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * 
1444:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   For @b other_STM32_devices, this parameter can be any combination of the
1445:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   following values:        
1446:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSIRDY: LSI ready interrupt
1447:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_LSERDY: LSE ready interrupt
1448:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSIRDY: HSI ready interrupt
1449:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_HSERDY: HSE ready interrupt
1450:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_PLLRDY: PLL ready interrupt
1451:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *   
1452:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *     @arg RCC_IT_CSS: Clock Security System interrupt
1453:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   * @retval None
1454:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   */
1455:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** void RCC_ClearITPendingBit(uint8_t RCC_IT)
1456:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** {
 1907              		.loc 1 1456 0
 1908              		.cfi_startproc
 1909              		@ args = 0, pretend = 0, frame = 8
 1910              		@ frame_needed = 1, uses_anonymous_args = 0
 1911              		@ link register save eliminated.
 1912 0000 80B4     		push	{r7}
 1913              	.LCFI90:
 1914              		.cfi_def_cfa_offset 4
 1915 0002 83B0     		sub	sp, sp, #12
 1916              	.LCFI91:
 1917              		.cfi_def_cfa_offset 16
 1918 0004 00AF     		add	r7, sp, #0
 1919              		.cfi_offset 7, -4
 1920              	.LCFI92:
 1921              		.cfi_def_cfa_register 7
 1922 0006 0346     		mov	r3, r0
 1923 0008 FB71     		strb	r3, [r7, #7]
1457:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Check the parameters */
1458:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   assert_param(IS_RCC_CLEAR_IT(RCC_IT));
1459:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** 
1460:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   /* Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt
1461:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****      pending bits */
1462:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c ****   *(__IO uint8_t *) CIR_BYTE3_ADDRESS = RCC_IT;
 1924              		.loc 1 1462 0
 1925 000a 41F20A03 		movw	r3, #:lower16:1073877002
 1926 000e C4F20203 		movt	r3, #:upper16:1073877002
 1927 0012 FA79     		ldrb	r2, [r7, #7]
 1928 0014 1A70     		strb	r2, [r3, #0]
1463:Libraries/STM32F10x_StdPeriph_Driver/src/stm32f10x_rcc.c **** }
 1929              		.loc 1 1463 0
 1930 0016 07F10C07 		add	r7, r7, #12
 1931 001a BD46     		mov	sp, r7
 1932 001c 80BC     		pop	{r7}
 1933 001e 7047     		bx	lr
 1934              		.cfi_endproc
 1935              	.LFE60:
 1937              		.text
 1938              	.Letext0:
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_rcc.c
     /tmp/cc7dxYA5.s:24     .data.APBAHBPrescTable:00000000 $d
     /tmp/cc7dxYA5.s:27     .data.APBAHBPrescTable:00000000 APBAHBPrescTable
     /tmp/cc7dxYA5.s:45     .data.ADCPrescTable:00000000 $d
     /tmp/cc7dxYA5.s:48     .data.ADCPrescTable:00000000 ADCPrescTable
     /tmp/cc7dxYA5.s:54     .text.RCC_DeInit:00000000 $t
     /tmp/cc7dxYA5.s:59     .text.RCC_DeInit:00000000 RCC_DeInit
     /tmp/cc7dxYA5.s:130    .text.RCC_HSEConfig:00000000 $t
     /tmp/cc7dxYA5.s:135    .text.RCC_HSEConfig:00000000 RCC_HSEConfig
     /tmp/cc7dxYA5.s:206    .text.RCC_WaitForHSEStartUp:00000000 $t
     /tmp/cc7dxYA5.s:211    .text.RCC_WaitForHSEStartUp:00000000 RCC_WaitForHSEStartUp
     /tmp/cc7dxYA5.s:1715   .text.RCC_GetFlagStatus:00000000 RCC_GetFlagStatus
     /tmp/cc7dxYA5.s:285    .text.RCC_AdjustHSICalibrationValue:00000000 $t
     /tmp/cc7dxYA5.s:290    .text.RCC_AdjustHSICalibrationValue:00000000 RCC_AdjustHSICalibrationValue
     /tmp/cc7dxYA5.s:341    .text.RCC_HSICmd:00000000 $t
     /tmp/cc7dxYA5.s:346    .text.RCC_HSICmd:00000000 RCC_HSICmd
     /tmp/cc7dxYA5.s:379    .text.RCC_PLLConfig:00000000 $t
     /tmp/cc7dxYA5.s:384    .text.RCC_PLLConfig:00000000 RCC_PLLConfig
     /tmp/cc7dxYA5.s:436    .text.RCC_PLLCmd:00000000 $t
     /tmp/cc7dxYA5.s:441    .text.RCC_PLLCmd:00000000 RCC_PLLCmd
     /tmp/cc7dxYA5.s:474    .text.RCC_SYSCLKConfig:00000000 $t
     /tmp/cc7dxYA5.s:479    .text.RCC_SYSCLKConfig:00000000 RCC_SYSCLKConfig
     /tmp/cc7dxYA5.s:528    .text.RCC_GetSYSCLKSource:00000000 $t
     /tmp/cc7dxYA5.s:533    .text.RCC_GetSYSCLKSource:00000000 RCC_GetSYSCLKSource
     /tmp/cc7dxYA5.s:562    .text.RCC_HCLKConfig:00000000 $t
     /tmp/cc7dxYA5.s:567    .text.RCC_HCLKConfig:00000000 RCC_HCLKConfig
     /tmp/cc7dxYA5.s:616    .text.RCC_PCLK1Config:00000000 $t
     /tmp/cc7dxYA5.s:621    .text.RCC_PCLK1Config:00000000 RCC_PCLK1Config
     /tmp/cc7dxYA5.s:670    .text.RCC_PCLK2Config:00000000 $t
     /tmp/cc7dxYA5.s:675    .text.RCC_PCLK2Config:00000000 RCC_PCLK2Config
     /tmp/cc7dxYA5.s:725    .text.RCC_ITConfig:00000000 $t
     /tmp/cc7dxYA5.s:730    .text.RCC_ITConfig:00000000 RCC_ITConfig
     /tmp/cc7dxYA5.s:791    .text.RCC_USBCLKConfig:00000000 $t
     /tmp/cc7dxYA5.s:796    .text.RCC_USBCLKConfig:00000000 RCC_USBCLKConfig
     /tmp/cc7dxYA5.s:828    .text.RCC_ADCCLKConfig:00000000 $t
     /tmp/cc7dxYA5.s:833    .text.RCC_ADCCLKConfig:00000000 RCC_ADCCLKConfig
     /tmp/cc7dxYA5.s:882    .text.RCC_LSEConfig:00000000 $t
     /tmp/cc7dxYA5.s:887    .text.RCC_LSEConfig:00000000 RCC_LSEConfig
     /tmp/cc7dxYA5.s:947    .text.RCC_LSICmd:00000000 $t
     /tmp/cc7dxYA5.s:952    .text.RCC_LSICmd:00000000 RCC_LSICmd
     /tmp/cc7dxYA5.s:985    .text.RCC_RTCCLKConfig:00000000 $t
     /tmp/cc7dxYA5.s:990    .text.RCC_RTCCLKConfig:00000000 RCC_RTCCLKConfig
     /tmp/cc7dxYA5.s:1026   .text.RCC_RTCCLKCmd:00000000 $t
     /tmp/cc7dxYA5.s:1031   .text.RCC_RTCCLKCmd:00000000 RCC_RTCCLKCmd
     /tmp/cc7dxYA5.s:1064   .text.RCC_GetClocksFreq:00000000 $t
     /tmp/cc7dxYA5.s:1069   .text.RCC_GetClocksFreq:00000000 RCC_GetClocksFreq
     /tmp/cc7dxYA5.s:1296   .text.RCC_AHBPeriphClockCmd:00000000 $t
     /tmp/cc7dxYA5.s:1301   .text.RCC_AHBPeriphClockCmd:00000000 RCC_AHBPeriphClockCmd
     /tmp/cc7dxYA5.s:1356   .text.RCC_APB2PeriphClockCmd:00000000 $t
     /tmp/cc7dxYA5.s:1361   .text.RCC_APB2PeriphClockCmd:00000000 RCC_APB2PeriphClockCmd
     /tmp/cc7dxYA5.s:1416   .text.RCC_APB1PeriphClockCmd:00000000 $t
     /tmp/cc7dxYA5.s:1421   .text.RCC_APB1PeriphClockCmd:00000000 RCC_APB1PeriphClockCmd
     /tmp/cc7dxYA5.s:1476   .text.RCC_APB2PeriphResetCmd:00000000 $t
     /tmp/cc7dxYA5.s:1481   .text.RCC_APB2PeriphResetCmd:00000000 RCC_APB2PeriphResetCmd
     /tmp/cc7dxYA5.s:1536   .text.RCC_APB1PeriphResetCmd:00000000 $t
     /tmp/cc7dxYA5.s:1541   .text.RCC_APB1PeriphResetCmd:00000000 RCC_APB1PeriphResetCmd
     /tmp/cc7dxYA5.s:1596   .text.RCC_BackupResetCmd:00000000 $t
     /tmp/cc7dxYA5.s:1601   .text.RCC_BackupResetCmd:00000000 RCC_BackupResetCmd
     /tmp/cc7dxYA5.s:1634   .text.RCC_ClockSecuritySystemCmd:00000000 $t
     /tmp/cc7dxYA5.s:1639   .text.RCC_ClockSecuritySystemCmd:00000000 RCC_ClockSecuritySystemCmd
     /tmp/cc7dxYA5.s:1672   .text.RCC_MCOConfig:00000000 $t
     /tmp/cc7dxYA5.s:1677   .text.RCC_MCOConfig:00000000 RCC_MCOConfig
     /tmp/cc7dxYA5.s:1710   .text.RCC_GetFlagStatus:00000000 $t
     /tmp/cc7dxYA5.s:1809   .text.RCC_ClearFlag:00000000 $t
     /tmp/cc7dxYA5.s:1814   .text.RCC_ClearFlag:00000000 RCC_ClearFlag
     /tmp/cc7dxYA5.s:1844   .text.RCC_GetITStatus:00000000 $t
     /tmp/cc7dxYA5.s:1849   .text.RCC_GetITStatus:00000000 RCC_GetITStatus
     /tmp/cc7dxYA5.s:1900   .text.RCC_ClearITPendingBit:00000000 $t
     /tmp/cc7dxYA5.s:1905   .text.RCC_ClearITPendingBit:00000000 RCC_ClearITPendingBit
                     .debug_frame:00000010 $d

NO UNDEFINED SYMBOLS
