# Copyright (C) 2020  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
# File: F:\intelFPGA_lite\ADS_project\output_files\ADS_project_pins.csv
# Generated on: Wed Jul 28 23:38:59 2021

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Differential Pair,Strict Preservation
clk,Input,PIN_23,1,B1_N0,PIN_23,,,,,,
cs,Input,PIN_75,5,B5_N0,PIN_115,,,,,,
miso,Output,PIN_100,6,B6_N0,PIN_113,,,,,,
mosi,Input,PIN_73,5,B5_N0,PIN_64,,,,,,
sck,Input,PIN_69,4,B4_N0,PIN_119,,,,,,
seg_select[3],Output,,,,PIN_58,,,,,,
seg_select[2],Output,,,,PIN_55,,,,,,
seg_select[1],Output,,,,PIN_54,,,,,,
seg_select[0],Output,,,,PIN_49,,,,,,
segments[6],Output,,,,PIN_50,,,,,,
segments[5],Output,,,,PIN_53,,,,,,
segments[4],Output,,,,PIN_52,,,,,,
segments[3],Output,,,,PIN_59,,,,,,
segments[2],Output,,,,PIN_60,,,,,,
segments[1],Output,,,,PIN_51,,,,,,
segments[0],Output,,,,PIN_72,,,,,,
