// Seed: 1042607852
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input tri0 id_1,
    input wor id_2,
    input wire id_3,
    input supply1 id_4
    , id_10,
    output wand id_5,
    input wand id_6,
    output uwire id_7,
    input wire id_8
);
  assign id_10 = id_8;
  wire id_11;
  wire id_12, id_13, id_14, id_15;
  assign id_0 = 1;
  assign id_5 = 1 ** id_3;
  if ((1)) wire id_16, id_17;
  module_0 modCall_1 (
      id_13,
      id_11,
      id_13,
      id_16
  );
endmodule
