/* Automatically generated by
	CCodeGenerator VMMaker.oscog-eem.2401 uuid: 29232e0e-c9e3-41d8-ae75-519db862e02c
   from
	StackToRegisterMappingCogit VMMaker.oscog-eem.2401 uuid: 29232e0e-c9e3-41d8-ae75-519db862e02c
 */
static char __buildInfo[] = "StackToRegisterMappingCogit VMMaker.oscog-eem.2401 uuid: 29232e0e-c9e3-41d8-ae75-519db862e02c " __DATE__ ;
char *__cogitBuildInfo = __buildInfo;



#include <stddef.h>
#include <asm/cachectl.h>
#include "sq.h"
#include "sqCogStackAlignment.h"
#include "dispdbg.h"
#include "cogmethod.h"
#if COGMTVM
#include "cointerpmt.h"
#else
#include "cointerp.h"
#endif
#include "cogit.h"


/*** Constants ***/
#define A0 4
#define A1 5
#define A2 6
#define A3 7
#define ADDIU 9
#define ADDU 33
#define AddCheckOverflowCqR 149
#define AddCheckOverflowRR 150
#define AddCqR 101
#define AddCwR 109
#define AddcCqR 115
#define AddcRR 114
#define AddRdRd 120
#define AddRR 95
#define AddRsRs 127
#define AlignmentNops 3
#define AltBlockCreationBytecodeSize 3
#define AltFirstSpecialSelector 96
#define AltNumSpecialSelectors 32
#define AND 36
#define ANDI 12
#define AndCqR 103
#define AndCqRR 118
#define AndCwR 111
#define AndRR 97
#define AnnotationShift 5
#define Arg0Reg 17
#define Arg1Reg 18
#define ArithmeticShiftRightCqR 86
#define ArithmeticShiftRightRR 87
#define AT 1
#define BadRegisterSet 1
#define BEQ 4
#define BGEZ 1
#define BGTZ 7
#define BLEZ 6
#define BLTZ 0
#define BlockCreationBytecodeSize 4
#define BNE 5
#define BREAK 13
#define BranchTemp 11
#define BrEqualRR 154
#define BrLongEqualRR 164
#define BrLongNotEqualRR 165
#define BrNotEqualRR 155
#define BrSignedGreaterEqualRR 163
#define BrSignedGreaterRR 162
#define BrSignedLessEqualRR 161
#define BrSignedLessRR 160
#define BrUnsignedGreaterEqualRR 159
#define BrUnsignedGreaterRR 158
#define BrUnsignedLessEqualRR 157
#define BrUnsignedLessRR 156
#define BytecodeSetHasDirectedSuperSend 1
#define Call 6
#define CallerSavedRegisterMask 0x300FF00
#define CallFull 7
#define CallR 8
#if !defined(CheckRememberedInTrampoline) /* Allow this to be overridden on the compiler command line */
# define CheckRememberedInTrampoline 0
#endif
#define ClassArray 7
#define ClassArrayCompactIndex 51
#define ClassBlockClosureCompactIndex 37
#define ClassFloatCompactIndex 34
#define ClassFullBlockClosureCompactIndex 38
#define ClassLargeNegativeInteger 42
#define ClassLargePositiveInteger 13
#define ClassLargePositiveIntegerCompactIndex 33
#define ClassMethodContextCompactIndex 36
#define ClassReg 19
#define ClosureFirstCopiedValueIndex 3
#define ClosureIndex 4
#define ClosureNumArgsIndex 2
#define ClosureOuterContextIndex 0
#define ClosureStartPCIndex 1
#define CMBlock 3
#define CMClosedPIC 4
#define CMFree 1
#define CMMaxUsageCount 7
#define CMMethod 2
#define CMOpenPIC 5
#define Cmp 8
#define CmpC32R 108
#define CmpCqR 100
#define CmpCwR 107
#define CmpRdRd 119
#define CmpRR 94
#define CmpRsRs 126
#define CompletePrimitive 4
#define ConcreteVarBaseReg 22
#define ConstZero 1
#define ConvertRdR 134
#define ConvertRdRs 136
#define ConvertRRd 133
#define ConvertRRs 138
#define ConvertRsR 137
#define ConvertRsRd 135
#define Debug DEBUGVM
#define DIV 26
#define DisplacementMask 0x1F
#define DisplacementX2N 0
#define DivRdRd 123
#define DivRR 146
#define DivRsRs 130
#undef DPFPReg0
#undef DPFPReg1
#undef DPFPReg2
#undef DPFPReg3
#undef DPFPReg4
#undef DPFPReg5
#undef DPFPReg6
#undef DPFPReg7
#define EncounteredUnknownBytecode -6
#undef Extra0Reg
#define Fill32 4
#define FirstAnnotation 64
#define FirstJump 12
#define FirstSpecialSelector 176
#define FoxCallerSavedIP 4
#define FoxMethod -4
#define FoxMFReceiver -12
#define FoxSavedFP 0
#define FoxThisContext -8
#define FP 30
#define FPReg 30
#define FullClosureCompiledBlockIndex 1
#define FullClosureFirstCopiedValueIndex 4
#define FullClosureReceiverIndex 3
#define GCModeBecome 8
#define GCModeFull 1
#define GCModeNewSpace 2
#define HasBytecodePC 5
#define HashMultiplyConstant 1664525
#define HashMultiplyMask 0xFFFFFFF
#define HeaderIndex 0
#define HintLoad 0
#define HintStore 1
#if !defined(IMMUTABILITY) /* Allow this to be overridden on the compiler command line */
# define IMMUTABILITY 1
#endif
#define InFullBlock 2
#define InstanceSpecificationIndex 2
#define InstructionPointerIndex 1
#define InsufficientCodeSpace -2
#define InVanillaBlock 1
#define IsAbsPCReference 3
#define IsAnnotationExtension 1
#define IsDirectedSuperBindingSend 10
#define IsDirectedSuperSend 9
#define IsDisplacementX2N 0
#define IsNSDynamicSuperSend null
#define IsNSSelfSend null
#define IsNSSendCall null
#define IsObjectReference 2
#define IsRelativeCall 4
#define IsSendCall 7
#define IsSuperSend 8
#define J 2
#define JAL 3
#define JALR 9
#define JR 8
#define Jump 16
#define JumpAbove 31
#define JumpAboveOrEqual 30
#define JumpBelow 29
#define JumpBelowOrEqual 32
#define JumpCarry 23
#define JumpFPEqual 33
#define JumpFPGreater 37
#define JumpFPGreaterOrEqual 38
#define JumpFPLess 35
#define JumpFPLessOrEqual 36
#define JumpFPNotEqual 34
#define JumpFPOrdered 39
#define JumpFPUnordered 40
#define JumpFull 12
#define JumpGreater 27
#define JumpGreaterOrEqual 26
#define JumpLess 25
#define JumpLessOrEqual 28
#define JumpLong 13
#define JumpLongNonZero 15
#define JumpLongZero 14
#define JumpNegative 19
#define JumpNoCarry 24
#define JumpNonNegative 20
#define JumpNonZero 18
#define JumpNoOverflow 22
#define JumpOverflow 21
#define JumpR 10
#define JumpZero 17
#define Label 1
#define LargeContextSlots 62
#define LastJump 40
#define LB 32
#define LBU 36
#define LH 33
#define LHU 37
#define LinkReg 31
#define Literal 2
#define LiteralStart 1
#define LoadEffectiveAddressMwrR 83
#define LogicalShiftLeftCqR 90
#define LogicalShiftLeftRR 91
#define LogicalShiftRightCqR 88
#define LogicalShiftRightRR 89
#define LowcodeContextMark 60
#define LowcodeVM 1
#define LUI 15
#define LW 35
#define MapEnd 0
#define MaxCompiledPrimitiveIndex 222
#define MaxCPICCases 6
#define MaxMethodSize 65535
#define MaxNegativeErrorCode -8
#define MaxNumArgs 15
#define MaxStackAllocSize 1572864
#define MaxStackCheckOffset 0xFFF
#define MaxX2NDisplacement 992
#define MethodCacheClass 2
#define MethodCacheMask 0xFFC
#define MethodCacheMethod 3
#define MethodCacheSelector 1
#define MethodIndex 3
#define MethodTooBig -4
#define MFHI 16
#define MFLO 18
#define MFMethodFlagHasContextFlag 1
#define MFMethodFlagIsBlockFlag 2
#define MoveAbR 46
#define MoveAwR 42
#define MoveC32R 69
#define MoveCqR 67
#define MoveCwR 68
#define MoveHighR 148
#define MoveLowR 147
#define MoveM16rR 55
#define MoveM32rR 59
#define MoveM32rRs 76
#define MoveM64rRd 73
#define MoveM8rR 52
#define MoveMbrR 63
#define MoveMwrR 48
#define MoveRAb 47
#define MoveRAw 44
#define MoveRdM64r 74
#define MoveRdRd 72
#define MoveRM16r 56
#define MoveRM32r 60
#define MoveRM8r 54
#define MoveRMbr 64
#define MoveRMwr 49
#define MoveRR 41
#define MoveRsM32r 77
#define MoveRsRs 75
#define MoveRXbrR 66
#define MoveRXwrR 51
#define MoveXbrRR 65
#define MoveXwrRR 50
#define MULT 24
#define MULTIPLEBYTECODESETS 1
#define MulCheckOverflowRR 151
#define MulRdRd 122
#define MulRR 145
#define MulRsRs 129
#define NeedsMergeFixupFlag 2
#define NeedsNonMergeFixupFlag 1
#define NegateR 84
#define NewspeakVM 0
#define Nop 5
#define NoReg -1
#define NotFullyInitialized -1
#define NotR 85
#define NumObjRefsInRuntime 0
#define NumOopsPerNSC 6
#define NumSendTrampolines 4
#define NumSpecialSelectors 32
#define NumStoreTrampolines 5
#define NumTrampolines 89
#define OneInstruction 4
#define OR 37
#define ORI 13
#define OrCqR 104
#define OrCwR 112
#define OrRR 98
#define Overflow 8
#define OverflowTemp1 9
#define OverflowTemp2 10
#undef PCReg
#define PopR 78
#define PREF 51
#define PrefetchAw 82
#define PrimCallCollectsProfileSamples 16
#define PrimCallDoNotJIT 64
#define PrimCallMayCallBack 4
#define PrimCallNeedsNewMethod 1
#define PrimCallNeedsPrimitiveFunction 2
#define PrimCallOnSmalltalkStack 8
#define PrimErrBadArgument 3
#define PrimErrNoMemory 9
#define PrimErrWritePastObject 17
#define PushCq 80
#define PushCw 81
#define PushR 79
#define R0 0
#define R28 28
#define RA 31
#define REGIMM 1
#define ReceiverIndex 5
#define ReceiverResultReg 16
#define RetN 9
#define RISCTempReg 1
#define SB 40
#define SelectorCannotInterpret 34
#define SelectorDoesNotUnderstand 20
#define SenderIndex 0
#define SendNumArgsReg 20
#define SH 41
#define ShouldNotJIT -8
#define SignExtend16RR 140
#define SignExtend32RR 141
#define SignExtend8RR 139
#define SistaV1BytecodeSet 1
#define SistaVM 1
#define SLL 0
#define SLLV 4
#define SLT 42
#define SLTI 10
#define SLTIU 11
#define SLTU 43
#define SmallContextSlots 22
#define SP 29
#define SPECIAL 0
#define SPReg 29
#define SPURVM 1
#define SqrtRd 124
#define SqrtRs 131
#define SRA 3
#define SRAV 7
#define SRL 2
#define SRLV 6
#define SSBaseOffset 1
#define SSConstant 2
#define SSConstantFloat32 15
#define SSConstantFloat64 16
#define SSConstantInt32 13
#define SSConstantInt64 14
#define SSConstantNativePointer 17
#define SSNativeRegister 5
#define SSRegister 3
#define SSRegisterDoubleFloat 7
#define SSRegisterPair 6
#define SSRegisterSingleFloat 8
#define SSSpill 4
#define SSSpillFloat32 11
#define SSSpillFloat64 12
#define SSSpillInt64 10
#define SSSpillNative 9
#define StackPointerIndex 2
#define Stop 11
#define SUBU 35
#define SubbRR 116
#define SubCheckOverflowCqR 152
#define SubCheckOverflowRR 153
#define SubCqR 102
#define SubCwR 110
#define SubRdRd 121
#define SubRR 96
#define SubRsRs 128
#define SW 43
#define TargetReg 25
#define TempReg 21
#define TempVectReadBarrier 0
#define TstCqR 105
#define UnfailingPrimitive 3
#define UnimplementedPrimitive -7
#define V0 2
#define ValueIndex 1
#define VarBaseReg 22
#define XOR 38
#define XORI 14
#define XorCqR 106
#define XorCwR 113
#define XorRdRd 125
#define XorRR 99
#define XorRsRs 132
#define YoungSelectorInPIC -5
#define ZeroExtend16RR 143
#define ZeroExtend32RR 144
#define ZeroExtend8RR 142
#define ZR 0

typedef struct _AbstractInstruction {
	unsigned char	opcode;
	unsigned char	machineCodeSize;
	unsigned char	maxSize;
	unsigned char	annotation;
	usqInt		operands [3];
	usqInt	address;
	struct _AbstractInstruction *dependent;
	unsigned int		machineCode [7];
 } AbstractInstruction;

#define CogMIPSELCompiler AbstractInstruction
#define CogAbstractInstruction AbstractInstruction


typedef struct {
	AbstractInstruction *fakeHeader;
	AbstractInstruction *fillInstruction;
	sqInt	numArgs;
	sqInt	numCopied;
	sqInt	numInitialNils;
	sqInt	startpc;
	AbstractInstruction *entryLabel;
	AbstractInstruction *stackCheckLabel;
	sqInt	span;
	sqInt	hasInstVarRef;
 } BlockStart;

#define CogBlockStart BlockStart


typedef struct _BytecodeDescriptor {
	sqInt (*generator )(void);
	sqInt NoDbgRegParms (*spanFunction )(struct _BytecodeDescriptor *,sqInt,sqInt,sqInt);
	sqInt NoDbgRegParms (*needsFrameFunction )(sqInt);
	signed char	stackDelta;
	unsigned char	opcode;
	unsigned char	numBytes;
	unsigned		isBranchTrue : 1;
	unsigned		isBranchFalse : 1;
	unsigned		isReturn : 1;
	unsigned		isBlockCreation : 1;
	unsigned		isMapped : 1;
	unsigned		isMappedInBlock : 1;
	unsigned		isExtension : 1;
	unsigned		isInstVarRef : 1;
	unsigned		is1ByteInstVarStore : 1;
	unsigned		hasUnsafeJump : 1;
 } BytecodeDescriptor;

#define CogBytecodeDescriptor BytecodeDescriptor


typedef struct {
	sqInt (*primitiveGenerator )(void);
	sqInt	primNumArgs;
 } PrimitiveDescriptor;

#define CogPrimitiveDescriptor PrimitiveDescriptor


typedef struct {
	char	type;
	char	spilled;
	signed char	liveRegister;
	signed char	registerr;
	sqInt	offset;
	sqInt	constant;
	sqInt	bcptr;
 } SimStackEntry;

#define CogSimStackEntry SimStackEntry


typedef struct {
	AbstractInstruction *targetInstruction;
	unsigned char	simStackPtr;
	char	isTargetOfBackwardBranch;
	unsigned short	instructionIndex;
#if LowcodeVM
	short	simNativeStackPtr;
	unsigned short	simNativeStackSize;
#endif
 } BytecodeFixup;

#define CogSSBytecodeFixup BytecodeFixup
#define CogBytecodeFixup BytecodeFixup


typedef struct {
	sqInt	isReceiverResultRegLive;
	CogSimStackEntry *ssEntry;
 } CogSSOptStatus;


typedef struct {
	char	type;
	char	spilled;
	sqInt	registerr;
	sqInt	registerSecond;
	sqInt	offset;
	sqInt	constant;
	sqInt	constantInt32;
	sqLong	constantInt64;
	float	constantFloat32;
	double	constantFloat64;
	sqInt	constantNativePointer;
	sqInt	bcptr;
 } CogSimStackNativeEntry;



/*** Function Prototypes ***/


#if !PRODUCTION && defined(PlatformNoDbgRegParms)
# define NoDbgRegParms PlatformNoDbgRegParms
#endif

#if !defined(NoDbgRegParms)
# define NoDbgRegParms /*empty*/
#endif



#if !defined(NeverInline)
# define NeverInline /*empty*/
#endif

static AbstractInstruction * NoDbgRegParms addDependent(AbstractInstruction * self_in_addDependent, AbstractInstruction *anInstruction);
static sqInt NoDbgRegParms availableFloatRegisterOrNoneFor(AbstractInstruction * self_in_availableFloatRegisterOrNoneFor, sqInt liveRegsMask);
static sqInt NoDbgRegParms availableRegisterOrNoneFor(AbstractInstruction * self_in_availableRegisterOrNoneFor, sqInt liveRegsMask);
static AbstractInstruction * NoDbgRegParms cloneLiteralFrom(AbstractInstruction * self_in_cloneLiteralFrom, AbstractInstruction *existingLiteral);
static AbstractInstruction * NoDbgRegParms genSwapRRScratch(AbstractInstruction * self_in_genSwapRRScratch, sqInt regA, sqInt regB, sqInt regTmp);
static AbstractInstruction * NoDbgRegParms genWriteCResultIntoReg(AbstractInstruction * self_in_genWriteCResultIntoReg, sqInt abstractRegister);
static AbstractInstruction * NoDbgRegParms genWriteCSecondResultIntoReg(AbstractInstruction * self_in_genWriteCSecondResultIntoReg, sqInt abstractRegister);
static AbstractInstruction * NoDbgRegParms initializeSharableLiteral(AbstractInstruction * self_in_initializeSharableLiteral, sqInt literal);
static AbstractInstruction * NoDbgRegParms initializeUniqueLiteral(AbstractInstruction * self_in_initializeUniqueLiteral, sqInt literal);
static sqInt NoDbgRegParms isWithinMwOffsetRange(AbstractInstruction * self_in_isWithinMwOffsetRange, sqInt anAddress);
static AbstractInstruction * NoDbgRegParms jmpTarget(AbstractInstruction * self_in_jmpTarget, AbstractInstruction *anAbstractInstruction);
static AbstractInstruction * NoDbgRegParms resolveJumpTarget(AbstractInstruction * self_in_resolveJumpTarget);
static sqInt NoDbgRegParms rewriteCallFullAttarget(AbstractInstruction * self_in_rewriteCallFullAttarget, sqInt callSiteReturnAddress, sqInt callTargetAddress);
static sqInt NoDbgRegParms rewriteJumpFullAttarget(AbstractInstruction * self_in_rewriteJumpFullAttarget, sqInt callSiteReturnAddress, sqInt callTargetAddress);
static sqInt NoDbgRegParms wantsNearAddressFor(AbstractInstruction * self_in_wantsNearAddressFor, sqInt anObject);
static CogMethod * NoDbgRegParms cmHomeMethod(CogBlockMethod * self_in_cmHomeMethod);
static sqInt NoDbgRegParms isBranch(BytecodeDescriptor * self_in_isBranch);
static AbstractInstruction * NoDbgRegParms gAddCqR(sqInt quickConstant, sqInt reg);
static AbstractInstruction * NoDbgRegParms gAndCqR(sqInt quickConstant, sqInt reg);
static AbstractInstruction * NoDbgRegParms gAndCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg);
extern sqInt abortOffset(void);
static void addCleanBlockStarts(void);
extern void addCogMethodsToHeapMap(void);
static sqInt NoDbgRegParms addressIsInFixups(BytecodeFixup *address);
static sqInt NoDbgRegParms addressIsInInstructions(AbstractInstruction *address);
static sqInt NoDbgRegParms addressOfEndOfCaseinCPIC(sqInt n, CogMethod *cPIC);
static sqInt NoDbgRegParms alignUptoRoutineBoundary(sqInt anAddress);
static sqInt allMachineCodeObjectReferencesValid(void);
static sqInt allMethodsHaveCorrectHeader(void);
static AbstractInstruction * NoDbgRegParms annotateAbsolutePCRef(AbstractInstruction *abstractInstruction);
static AbstractInstruction * NoDbgRegParms annotateBytecode(AbstractInstruction *abstractInstruction);
static AbstractInstruction * NoDbgRegParms annotateobjRef(AbstractInstruction *abstractInstruction, sqInt anOop);
static void NoDbgRegParms assertSaneJumpTarget(AbstractInstruction *jumpTarget);
static sqInt NoDbgRegParms blockDispatchTargetsForperformarg(CogMethod *cogMethod, usqInt (*binaryFunction)(sqInt mcpc, sqInt arg), sqInt arg);
extern sqInt bytecodePCForstartBcpcin(sqInt mcpc, sqInt startbcpc, CogBlockMethod *cogMethod);
static AbstractInstruction * NoDbgRegParms CallRTregistersToBeSavedMask(sqInt callTarget, sqInt registersToBeSaved);
static AbstractInstruction * NoDbgRegParms gCall(sqInt callTarget);
static AbstractInstruction * NoDbgRegParms gCmpCqR(sqInt quickConstant, sqInt reg);
extern void callCogCodePopReceiver(void);
extern void callCogCodePopReceiverAndClassRegs(void);
extern sqInt ceCPICMissreceiver(CogMethod *cPIC, sqInt receiver);
extern void ceFree(void*pointer);
extern void* ceMalloc(size_t size);
extern sqInt ceSICMiss(sqInt receiver);
extern void checkAssertsEnabledInCogit(void);
static sqInt NoDbgRegParms checkIfValidOopRefAndTargetpccogMethod(sqInt annotation, char *mcpc, sqInt cogMethod);
static sqInt NoDbgRegParms checkIfValidOopRefpccogMethod(sqInt annotation, char *mcpc, sqInt cogMethod);
extern sqInt checkIntegrityOfObjectReferencesInCode(sqInt gcModes);
static sqInt NoDbgRegParms checkMaybeObjRefInClosedPIC(sqInt maybeObject);
static sqInt NoDbgRegParms checkValidObjectReferencesInClosedPIC(CogMethod *cPIC);
static sqInt NoDbgRegParms NeverInline cleanUpFailingCogCodeConstituents(CogMethod *cogMethodArg);
static sqInt NoDbgRegParms closedPICRefersToUnmarkedObject(CogMethod *cPIC);
extern char * codeEntryFor(char *address);
extern char * codeEntryNameFor(char *address);
extern sqInt cogCodeBase(void);
extern sqInt cogCodeConstituents(sqInt withDetails);
static sqInt NoDbgRegParms cogExtendPICCaseNMethodtagisMNUCase(CogMethod *cPIC, sqInt caseNMethod, sqInt caseNTag, sqInt isMNUCase);
extern CogMethod * cogFullBlockMethodnumCopied(sqInt aMethodObj, sqInt numCopied);
extern void cogitPostGCAction(sqInt gcMode);
extern sqInt cogMethodDoesntLookKosher(CogMethod *cogMethod);
extern CogMethod * cogMNUPICSelectorreceivermethodOperandnumArgs(sqInt selector, sqInt rcvr, sqInt methodOperand, sqInt numArgs);
static CogMethod * NoDbgRegParms cogOpenPICSelectornumArgs(sqInt selector, sqInt numArgs);
static CogMethod * NoDbgRegParms cogPICSelectornumArgsCase0MethodCase1MethodtagisMNUCase(sqInt selector, sqInt numArgs, CogMethod *case0CogMethod, sqInt case1MethodOrNil, sqInt case1Tag, sqInt isMNUCase);
extern CogMethod * cogselector(sqInt aMethodObj, sqInt aSelectorOop);
static sqInt NoDbgRegParms collectCogConstituentForAnnotationMcpcBcpcMethod(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *cogMethodArg);
static sqInt NoDbgRegParms collectCogMethodConstituent(CogMethod *cogMethod);
extern void compactCogCompiledCode(void);
static void compactPICsWithFreedTargets(void);
static AbstractInstruction * compileAbort(void);
static sqInt NoDbgRegParms compileBlockDispatchFromto(sqInt lowBlockStartIndex, sqInt highBlockStartIndex);
static void NoDbgRegParms compileBlockEntry(BlockStart *blockStart);
static void NoDbgRegParms compileCallFornumArgsargargargargfloatResultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask);
static void NoDbgRegParms compileCallFornumArgsargargargargresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask);
static void NoDbgRegParms compileCallFornumArgsargargargargresultRegresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt resultReg2OrNone, sqInt regMask);
static void NoDbgRegParms compileCallFornumArgsfloatArgfloatArgfloatArgfloatArgresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask);
static AbstractInstruction * compileCPICEntry(void);
static sqInt NoDbgRegParms compileEntireFullBlockMethod(sqInt numCopied);
static void compileEntry(void);
static sqInt compileFullBlockEntry(void);
static sqInt compileMethodBody(void);
static sqInt NoDbgRegParms compilePICAbort(sqInt numArgs);
static void NoDbgRegParms compileTrampolineFornumArgsargargargargregsToSavepushLinkRegfloatResultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone);
static void NoDbgRegParms compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone);
static void NoDbgRegParms compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt resultReg2OrNone);
static void NoDbgRegParms compileTrampolineFornumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone);
static void computeEntryOffsets(void);
static void computeFullBlockEntryOffsets(void);
static void computeMaximumSizes(void);
static sqInt NoDbgRegParms configureCPICCase0Case1MethodtagisMNUCasenumArgsdelta(CogMethod *cPIC, CogMethod *case0CogMethod, sqInt case1Method, sqInt case1Tag, sqInt isMNUCase, sqInt numArgs, sqInt addrDelta);
static sqInt NoDbgRegParms configureMNUCPICmethodOperandnumArgsdelta(CogMethod *cPIC, sqInt methodOperand, sqInt numArgs, sqInt addrDelta);
static sqInt NoDbgRegParms cPICCompactAndIsNowEmpty(CogMethod *cPIC);
static sqInt NoDbgRegParms cPICHasForwardedClass(CogMethod *cPIC);
static sqInt NoDbgRegParms cPICHasFreedTargets(CogMethod *cPIC);
static sqInt cPICPrototypeCaseOffset(void);
static sqInt NoDbgRegParms cPICHasTarget(CogMethod *cPIC, CogMethod *targetMethod);
static sqInt NoDbgRegParms createCPICData(CogMethod *cPIC);
static AbstractInstruction * NoDbgRegParms gDivRRQuoRem(sqInt rDivisor, sqInt rDividend, sqInt rQuotient, sqInt rRemainder);
extern sqInt defaultCogCodeSize(void);
static sqInt NoDbgRegParms deltaToSkipPrimAndErrorStoreInheader(sqInt aMethodObj, sqInt aMethodHeader);
static sqInt NoDbgRegParms endPCOf(sqInt aMethod);
extern void enterCogCodePopReceiver(void);
static sqInt NoDbgRegParms entryPointTagIsSelector(sqInt entryPoint);
static sqInt NoDbgRegParms expectedClosedPICPrototype(CogMethod *cPIC);
static sqInt extABytecode(void);
static sqInt extBBytecode(void);
static sqInt NoDbgRegParms fillInBlockHeadersAt(sqInt startAddress);
static CogMethod * NoDbgRegParms fillInMethodHeadersizeselector(CogMethod *method, sqInt size, sqInt selector);
static sqInt NoDbgRegParms findBackwardBranchIsBackwardBranchMcpcBcpcMatchingBcpc(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *targetBcpc);
static usqInt NoDbgRegParms findBlockMethodWithEntrystartBcpc(sqInt blockEntryMcpc, sqInt startBcpc);
static sqInt NoDbgRegParms findMapLocationForMcpcinMethod(usqInt targetMcpc, CogMethod *cogMethod);
extern CogBlockMethod * findMethodForStartBcpcinHomeMethod(sqInt startbcpc, CogMethod *cogMethod);
static sqInt NoDbgRegParms findIsBackwardBranchMcpcBcpcMatchingMcpc(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *targetMcpc);
static sqInt NoDbgRegParms firstMappedPCFor(CogMethod *cogMethod);
static sqInt firstPrototypeMethodOop(void);
static BytecodeFixup * NoDbgRegParms fixupAt(sqInt fixupPC);
extern void followForwardedLiteralsIn(CogMethod *cogMethod);
extern void followForwardedMethods(void);
static sqInt NoDbgRegParms followMaybeObjRefInClosedPICAt(sqInt mcpc);
static sqInt NoDbgRegParms followMethodReferencesInClosedPIC(CogMethod *cPIC);
extern void freeUnmarkedMachineCode(void);
static AbstractInstruction * NoDbgRegParms genCallMustBeBooleanFor(sqInt boolean);
static sqInt genCheckForInterruptsTrampoline(void);
static AbstractInstruction * NoDbgRegParms genConditionalBranchoperand(sqInt opcode, sqInt operandOne);
static void (*genEnilopmartForandandforCallcalled(sqInt regArg1, sqInt regArg2OrNone, sqInt regArg3OrNone, sqInt forCall, char *trampolineName))(void) ;
static void NoDbgRegParms genEnilopmartReturn(sqInt forCall);
static void NoDbgRegParms generateCaptureCStackPointers(sqInt captureFramePointer);
static void generateClosedPICPrototype(void);
static CogMethod * generateCogFullBlock(void);
static CogMethod * NoDbgRegParms generateCogMethod(sqInt selector);
static sqInt NoDbgRegParms generateMapAtstart(usqInt addressOrNull, usqInt startAddress);
static void generateOpenPICPrototype(void);
static void generateRunTimeTrampolines(void);
static void generateStackPointerCapture(void);
static void generateTrampolines(void);
static BytecodeDescriptor * NoDbgRegParms generatorForPC(sqInt pc);
static sqInt genFFICalloutTrampoline(void);
static void genGetLeafCallStackPointer(void);
static sqInt NoDbgRegParms genInnerPICAbortTrampoline(char *name);
static sqInt genLoadCStackPointersForPrimCall(void);
static void NoDbgRegParms genLoadInlineCacheWithSelector(sqInt selectorIndex);
static sqInt genNonLocalReturnTrampoline(void);
static sqInt NoDbgRegParms genReturnTrampolineForcalledarg(void *aRoutine, char *aString, sqInt regOrConst0);
static sqInt NoDbgRegParms genSmalltalkToCStackSwitch(sqInt pushLinkReg);
static sqInt NoDbgRegParms genTrampolineForcalled(void *aRoutine, char *aString);
static sqInt NoDbgRegParms genTrampolineForcalledarg(void *aRoutine, char *aString, sqInt regOrConst0);
static sqInt NoDbgRegParms genTrampolineForcalledargargargresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt resultReg);
static sqInt NoDbgRegParms genTrampolineForcalledargargregsToSave(void *aRoutine, char *aString, sqInt regOrConst0, sqInt regOrConst1, sqInt regMask);
static sqInt NoDbgRegParms genTrampolineForcalledargargresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt regOrConst1, sqInt resultReg);
static sqInt NoDbgRegParms genTrampolineForcalledargfloatResult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg);
static sqInt NoDbgRegParms genTrampolineForcalledargregsToSave(void *aRoutine, char *aString, sqInt regOrConst0, sqInt regMask);
static sqInt NoDbgRegParms genTrampolineForcalledargresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg);
static sqInt NoDbgRegParms genTrampolineForcalledargresultresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg, sqInt resultReg2);
static sqInt NoDbgRegParms genTrampolineForcalledfloatArgresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg);
static sqInt NoDbgRegParms genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegfloatResultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean);
static sqInt NoDbgRegParms genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean);
static sqInt NoDbgRegParms genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt resultReg2OrNone, sqInt appendBoolean);
static sqInt NoDbgRegParms genTrampolineForcallednumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean);
static sqInt NoDbgRegParms genTrampolineForcalledregsToSave(void *aRoutine, char *aString, sqInt regMask);
static AbstractInstruction * NoDbgRegParms gen(sqInt opcode);
static AbstractInstruction * NoDbgRegParms genoperand(sqInt opcode, sqInt operand);
static AbstractInstruction * NoDbgRegParms genoperandoperand(sqInt opcode, sqInt operandOne, sqInt operandTwo);
static AbstractInstruction * NoDbgRegParms genoperandoperandoperand(sqInt opcode, sqInt operandOne, sqInt operandTwo, sqInt operandThree);
static sqInt NoDbgRegParms getLiteral(sqInt litIndex);
static sqInt NoDbgRegParms incrementUsageOfTargetIfLinkedSendmcpcignored(sqInt annotation, char *mcpc, sqInt superfluity);
static sqInt NoDbgRegParms indexForSelectorinat(sqInt selector, CogMethod *cogMethod, sqInt mcpc);
static sqInt initialClosedPICUsageCount(void);
static void initializeBackend(void);
extern void initializeCodeZoneFromupTo(sqInt startAddress, sqInt endAddress);
static sqInt initialMethodUsageCount(void);
static sqInt initialOpenPICUsageCount(void);
static sqInt NoDbgRegParms inlineCacheValueForSelectorinat(sqInt selector, CogMethod *aCogMethod, sqInt mcpc);
static sqInt NoDbgRegParms inverseBranchFor(sqInt opcode);
static sqInt NoDbgRegParms isPCMappedAnnotation(sqInt annotation);
extern sqInt isPCWithinMethodZone(void *address);
extern sqInt isSendReturnPC(sqInt retpc);
static AbstractInstruction * NoDbgRegParms gJumpFPEqual(void *jumpTarget);
static AbstractInstruction * NoDbgRegParms gJumpFPGreaterOrEqual(void *jumpTarget);
static AbstractInstruction * NoDbgRegParms gJumpFPGreater(void *jumpTarget);
static AbstractInstruction * NoDbgRegParms gJumpFPLessOrEqual(void *jumpTarget);
static AbstractInstruction * NoDbgRegParms gJumpFPLess(void *jumpTarget);
static AbstractInstruction * NoDbgRegParms gJumpFPNotEqual(void *jumpTarget);
static AbstractInstruction * NoDbgRegParms gLogicalShiftLeftCqR(sqInt quickConstant, sqInt reg);
static AbstractInstruction * lastOpcode(void);
extern void linkSendAtintooffsetreceiver(sqInt callSiteReturnAddress, CogMethod *sendingMethod, CogMethod *targetMethod, sqInt theEntryOffset, sqInt receiver);
static BytecodeDescriptor * loadBytesAndGetDescriptor(void);
static void NoDbgRegParms loadSubsequentBytesForDescriptorat(BytecodeDescriptor *descriptor, sqInt pc);
static AbstractInstruction * NoDbgRegParms gMoveAwR(sqInt address, sqInt reg);
static AbstractInstruction * NoDbgRegParms gMoveCwR(sqInt wordConstant, sqInt reg);
static sqInt NoDbgRegParms mapEndFor(CogMethod *cogMethod);
static sqInt NoDbgRegParms mapForperformUntilarg(CogMethod *cogMethod, sqInt (*functionSymbol)(sqInt annotation, char *mcpc, sqInt arg), sqInt arg);
static sqInt NoDbgRegParms mapObjectReferencesInClosedPIC(CogMethod *cPIC);
static void mapObjectReferencesInGeneratedRuntime(void);
static void mapObjectReferencesInMachineCodeForBecome(void);
static void mapObjectReferencesInMachineCodeForFullGC(void);
static void mapObjectReferencesInMachineCodeForYoungGC(void);
extern void mapObjectReferencesInMachineCode(sqInt gcMode);
extern void markAndTraceMachineCodeOfMarkedMethods(void);
static void markAndTraceObjectReferencesInGeneratedRuntime(void);
static sqInt NoDbgRegParms markAndTraceOrFreeCogMethodfirstVisit(CogMethod *cogMethod, sqInt firstVisit);
static sqInt NoDbgRegParms markAndTraceOrFreePICTargetin(sqInt entryPoint, CogMethod *cPIC);
static sqInt NoDbgRegParms markLiteralsAndUnlinkIfUnmarkedSendpcmethod(sqInt annotation, char *mcpc, sqInt cogMethod);
static sqInt NoDbgRegParms markLiteralspcmethod(sqInt annotation, char *mcpc, sqInt cogMethod);
extern void markMethodAndReferents(CogBlockMethod *aCogMethod);
extern usqInt maxCogMethodAddress(void);
static sqInt maybeAllocAndInitIRCs(void);
static sqInt NoDbgRegParms maybeFreeCogMethodDoesntLookKosher(CogMethod *cogMethod);
static void NoDbgRegParms maybeMarkCountersIn(CogMethod *cogMethod);
static sqInt mclassIsSmallInteger(void);
extern usqInt mcPCForBackwardBranchstartBcpcin(sqInt bcpc, sqInt startbcpc, CogBlockMethod *cogMethod);
static sqInt NoDbgRegParms methodhasSameCodeAscheckPenultimate(sqInt methodA, sqInt methodB, sqInt comparePenultimateLiteral);
extern sqInt minCogMethodAddress(void);
extern sqInt mnuOffset(void);
static sqInt NoDbgRegParms needsFrameIfImmutability(sqInt stackDelta);
static sqInt NoDbgRegParms needsFrameIfInBlock(sqInt stackDelta);
static sqInt NoDbgRegParms needsFrameNever(sqInt stackDelta);
static sqInt NoDbgRegParms noAssertMethodClassAssociationOf(sqInt methodPointer);
static sqInt noCogMethodsMaximallyMarked(void);
static sqInt NoDbgRegParms noTargetsFreeInClosedPIC(CogMethod *cPIC);
static sqInt NoDbgRegParms outputInstructionsAt(sqInt startAddress);
static sqInt NoDbgRegParms outputInstructionsForGeneratedRuntimeAt(sqInt startAddress);
static AbstractInstruction * NoDbgRegParms gPushCw(sqInt wordConstant);
extern sqInt patchToOpenPICFornumArgsreceiver(sqInt selector, sqInt numArgs, sqInt receiver);
static sqInt picAbortDiscriminatorValue(void);
static sqInt picInterpretAbortOffset(void);
static AbstractInstruction * previousInstruction(void);
extern void printCogMethodFor(void *address);
extern void printTrampolineTable(void);
static sqInt processorHasDivQuoRemAndMClassIsSmallInteger(void);
static sqInt processorHasMultiplyAndMClassIsSmallInteger(void);
static void NoDbgRegParms recordGeneratedRunTimeaddress(char *aString, sqInt address);
extern sqInt recordPrimTraceFunc(void);
static void recordRunTimeObjectReferences(void);
static sqInt NoDbgRegParms registerMaskFor(sqInt reg);
static sqInt NoDbgRegParms registerMaskForandand(sqInt reg1, sqInt reg2, sqInt reg3);
static void NoDbgRegParms relocateCallsAndSelfReferencesInMethod(CogMethod *cogMethod);
static void NoDbgRegParms relocateCallsInClosedPIC(CogMethod *cPIC);
static sqInt NoDbgRegParms relocateIfCallOrMethodReferencemcpcdelta(sqInt annotation, char *mcpc, sqInt refDelta);
static sqInt NoDbgRegParms remapIfObjectRefpchasYoung(sqInt annotation, char *mcpc, sqInt hasYoungPtr);
static sqInt NoDbgRegParms remapMaybeObjRefInClosedPICAt(sqInt mcpc);
static void NoDbgRegParms rewriteCPICCaseAttagobjReftarget(sqInt followingAddress, sqInt newTag, sqInt newObjRef, sqInt newTarget);
static AbstractInstruction * NoDbgRegParms gSubCwR(sqInt wordConstant, sqInt reg);
static sqInt scanForCleanBlocks(void);
extern void setBreakMethod(sqInt anObj);
extern void setPostCompileHook(void (*aFunction)(CogMethod *));
extern void setSelectorOfto(CogMethod *cogMethod, sqInt aSelectorOop);
static sqInt NoDbgRegParms spanForCleanBlockStartingAt(sqInt startPC);
static sqInt subsequentPrototypeMethodOop(void);
extern sqInt traceLinkedSendOffset(void);
static sqInt NoDbgRegParms trampolineArgConstant(sqInt booleanOrInteger);
static char * NoDbgRegParms trampolineNamenumArgs(char *routinePrefix, sqInt numArgs);
static char * NoDbgRegParms trampolineNamenumArgslimit(char *routinePrefix, int numArgs, sqInt argsLimit);
static char * NoDbgRegParms trampolineNamenumRegArgs(char *routinePrefix, sqInt numArgs);
static sqInt unknownBytecode(void);
extern void unlinkAllSends(void);
static sqInt NoDbgRegParms unlinkIfFreeOrLinkedSendpcof(sqInt annotation, char *mcpc, sqInt theSelector);
static sqInt NoDbgRegParms unlinkIfInvalidClassSendpcignored(sqInt annotation, char *mcpc, sqInt superfluity);
static sqInt NoDbgRegParms unlinkIfLinkedSendToFreepcignored(sqInt annotation, char *mcpc, sqInt superfluity);
static sqInt NoDbgRegParms unlinkIfLinkedSendpcignored(sqInt annotation, char *mcpc, sqInt superfluity);
static sqInt NoDbgRegParms unlinkIfLinkedSendpcto(sqInt annotation, char *mcpc, sqInt theCogMethod);
extern void unlinkSendsLinkedForInvalidClasses(void);
extern void unlinkSendsOfisMNUSelector(sqInt selector, sqInt isMNUSelector);
extern void unlinkSendsToFree(void);
extern void unlinkSendsToandFreeIf(sqInt targetMethodObject, sqInt freeIfTrue);
static void zeroOpcodeIndex(void);
static void zeroOpcodeIndexForNewOpcodes(void);
static sqInt NoDbgRegParms counters(CogMethod * self_in_counters);
extern void addAllToYoungReferrers(void);
static void NoDbgRegParms addToOpenPICList(CogMethod *anOpenPIC);
static void NoDbgRegParms addToYoungReferrers(CogMethod *cogMethod);
static usqInt NoDbgRegParms allocate(sqInt numBytes);
static void clearCogCompiledCode(void);
static void NoDbgRegParms clearSavedPICUsageCount(CogMethod *cogMethod);
static void compactCompiledCode(void);
static void NoDbgRegParms ensureInYoungReferrers(CogMethod *cogMethod);
static void followForwardedLiteralsInOpenPICList(void);
extern void freeMethod(CogMethod *cogMethod);
static void freeOlderMethodsForCompaction(void);
static sqInt kosherYoungReferrers(void);
extern CogMethod * methodFor(void *address);
extern sqInt methodsCompiledToMachineCodeInto(sqInt arrayObj);
extern sqInt numMethods(void);
extern sqInt numMethodsOfType(sqInt cogMethodType);
static sqInt NoDbgRegParms occurrencesInYoungReferrers(CogMethod *cogMethod);
static CogMethod * NoDbgRegParms openPICWithSelector(sqInt aSelector);
static void planCompaction(void);
extern void printCogMethods(void);
extern void printCogMethodsOfType(sqInt cmType);
extern void printCogMethodsWithMethod(sqInt methodOop);
extern void printCogMethodsWithPrimitive(sqInt primIdx);
extern void printCogMethodsWithSelector(sqInt selectorOop);
extern void printCogYoungReferrers(void);
extern sqInt printOpenPICList(void);
static sqInt pruneYoungReferrers(void);
static sqInt relocateAndPruneYoungReferrers(void);
static sqInt relocateMethodsPreCompaction(void);
static sqInt NoDbgRegParms removeFromOpenPICList(CogMethod *anOpenPIC);
static void NoDbgRegParms restorePICUsageCount(CogMethod *cogMethod);
static void NoDbgRegParms savePICUsageCount(CogMethod *cogMethod);
static void voidOpenPICList(void);
static void voidYoungReferrersPostTenureAll(void);
extern char * whereIsMaybeCodeThing(sqInt anOop);
static sqInt NoDbgRegParms addiuRRC(AbstractInstruction * self_in_addiuRRC, sqInt destReg, sqInt srcReg, sqInt imm);
static sqInt NoDbgRegParms adduRRR(AbstractInstruction * self_in_adduRRR, sqInt destReg, sqInt leftReg, sqInt rightReg);
static sqInt NoDbgRegParms andiRRC(AbstractInstruction * self_in_andiRRC, sqInt destReg, sqInt srcReg, sqInt imm);
static sqInt NoDbgRegParms andRRR(AbstractInstruction * self_in_andRRR, sqInt destReg, sqInt leftReg, sqInt rightReg);
static sqInt NoDbgRegParms beqRRoffset(AbstractInstruction * self_in_beqRRoffset, sqInt leftReg, sqInt rightReg, sqInt offset);
static sqInt NoDbgRegParms bgezRoffset(AbstractInstruction * self_in_bgezRoffset, sqInt cmpReg, sqInt offset);
static sqInt NoDbgRegParms bgtzRoffset(AbstractInstruction * self_in_bgtzRoffset, sqInt cmpReg, sqInt offset);
static sqInt NoDbgRegParms blezRoffset(AbstractInstruction * self_in_blezRoffset, sqInt cmpReg, sqInt offset);
static sqInt NoDbgRegParms bltzRoffset(AbstractInstruction * self_in_bltzRoffset, sqInt cmpReg, sqInt offset);
static sqInt NoDbgRegParms bneRRoffset(AbstractInstruction * self_in_bneRRoffset, sqInt leftReg, sqInt rightReg, sqInt offset);
static sqInt NoDbgRegParms callInstructionByteSize(AbstractInstruction * self_in_callInstructionByteSize);
static usqInt NoDbgRegParms callTargetFromReturnAddress(AbstractInstruction * self_in_callTargetFromReturnAddress, sqInt callSiteReturnAddress);
static sqInt NoDbgRegParms cmpC32RTempByteSize(AbstractInstruction * self_in_cmpC32RTempByteSize);
static sqInt NoDbgRegParms computeMaximumSize(AbstractInstruction * self_in_computeMaximumSize);
static usqInt NoDbgRegParms concretizeAddCheckOverflowCqR(AbstractInstruction * self_in_concretizeAddCheckOverflowCqR);
static usqInt NoDbgRegParms concretizeAddCheckOverflowRR(AbstractInstruction * self_in_concretizeAddCheckOverflowRR);
static usqInt NoDbgRegParms concretizeAddCqR(AbstractInstruction * self_in_concretizeAddCqR);
static usqInt NoDbgRegParms concretizeAddCwR(AbstractInstruction * self_in_concretizeAddCwR);
static usqInt NoDbgRegParms concretizeAddRR(AbstractInstruction * self_in_concretizeAddRR);
static AbstractInstruction * NoDbgRegParms concretizeAlignmentNops(AbstractInstruction * self_in_concretizeAlignmentNops);
static usqInt NoDbgRegParms concretizeAndCqR(AbstractInstruction * self_in_concretizeAndCqR);
static usqInt NoDbgRegParms concretizeAndCqRR(AbstractInstruction * self_in_concretizeAndCqRR);
static usqInt NoDbgRegParms concretizeAndCwR(AbstractInstruction * self_in_concretizeAndCwR);
static usqInt NoDbgRegParms concretizeAndRR(AbstractInstruction * self_in_concretizeAndRR);
static usqInt NoDbgRegParms concretizeArithmeticShiftRightCqR(AbstractInstruction * self_in_concretizeArithmeticShiftRightCqR);
static usqInt NoDbgRegParms concretizeArithmeticShiftRightRR(AbstractInstruction * self_in_concretizeArithmeticShiftRightRR);
static sqInt NoDbgRegParms concretizeAt(AbstractInstruction * self_in_concretizeAt, sqInt actualAddress);
static usqInt NoDbgRegParms concretizeBrEqualRR(AbstractInstruction * self_in_concretizeBrEqualRR);
static usqInt NoDbgRegParms concretizeBrLongEqualRR(AbstractInstruction * self_in_concretizeBrLongEqualRR);
static usqInt NoDbgRegParms concretizeBrLongNotEqualRR(AbstractInstruction * self_in_concretizeBrLongNotEqualRR);
static usqInt NoDbgRegParms concretizeBrNotEqualRR(AbstractInstruction * self_in_concretizeBrNotEqualRR);
static usqInt NoDbgRegParms concretizeBrSignedGreaterEqualRR(AbstractInstruction * self_in_concretizeBrSignedGreaterEqualRR);
static usqInt NoDbgRegParms concretizeBrSignedGreaterRR(AbstractInstruction * self_in_concretizeBrSignedGreaterRR);
static usqInt NoDbgRegParms concretizeBrSignedLessEqualRR(AbstractInstruction * self_in_concretizeBrSignedLessEqualRR);
static usqInt NoDbgRegParms concretizeBrSignedLessRR(AbstractInstruction * self_in_concretizeBrSignedLessRR);
static usqInt NoDbgRegParms concretizeBrUnsignedGreaterEqualRR(AbstractInstruction * self_in_concretizeBrUnsignedGreaterEqualRR);
static usqInt NoDbgRegParms concretizeBrUnsignedGreaterRR(AbstractInstruction * self_in_concretizeBrUnsignedGreaterRR);
static usqInt NoDbgRegParms concretizeBrUnsignedLessEqualRR(AbstractInstruction * self_in_concretizeBrUnsignedLessEqualRR);
static usqInt NoDbgRegParms concretizeBrUnsignedLessRR(AbstractInstruction * self_in_concretizeBrUnsignedLessRR);
static usqInt NoDbgRegParms concretizeCall(AbstractInstruction * self_in_concretizeCall);
static usqInt NoDbgRegParms concretizeCallFull(AbstractInstruction * self_in_concretizeCallFull);
static sqInt NoDbgRegParms concretizeCmpCqR(AbstractInstruction * self_in_concretizeCmpCqR);
static sqInt NoDbgRegParms concretizeCmpCwR(AbstractInstruction * self_in_concretizeCmpCwR);
static sqInt NoDbgRegParms concretizeCmpRR(AbstractInstruction * self_in_concretizeCmpRR);
static usqInt NoDbgRegParms concretizeDivRR(AbstractInstruction * self_in_concretizeDivRR);
static usqInt NoDbgRegParms concretizeFill32(AbstractInstruction * self_in_concretizeFill32);
static usqInt NoDbgRegParms concretizeJump(AbstractInstruction * self_in_concretizeJump);
static usqInt NoDbgRegParms concretizeJumpFull(AbstractInstruction * self_in_concretizeJumpFull);
static usqInt NoDbgRegParms concretizeJumpLong(AbstractInstruction * self_in_concretizeJumpLong);
static sqInt NoDbgRegParms concretizeJumpLongNonZero(AbstractInstruction * self_in_concretizeJumpLongNonZero);
static sqInt NoDbgRegParms concretizeJumpLongZero(AbstractInstruction * self_in_concretizeJumpLongZero);
static sqInt NoDbgRegParms concretizeJumpNonZero(AbstractInstruction * self_in_concretizeJumpNonZero);
static sqInt NoDbgRegParms concretizeJumpNoOverflow(AbstractInstruction * self_in_concretizeJumpNoOverflow);
static sqInt NoDbgRegParms concretizeJumpOverflow(AbstractInstruction * self_in_concretizeJumpOverflow);
static usqInt NoDbgRegParms concretizeJumpR(AbstractInstruction * self_in_concretizeJumpR);
static sqInt NoDbgRegParms concretizeJumpSignedGreaterEqual(AbstractInstruction * self_in_concretizeJumpSignedGreaterEqual);
static sqInt NoDbgRegParms concretizeJumpSignedGreaterThan(AbstractInstruction * self_in_concretizeJumpSignedGreaterThan);
static sqInt NoDbgRegParms concretizeJumpSignedLessEqual(AbstractInstruction * self_in_concretizeJumpSignedLessEqual);
static sqInt NoDbgRegParms concretizeJumpSignedLessThan(AbstractInstruction * self_in_concretizeJumpSignedLessThan);
static sqInt NoDbgRegParms concretizeJumpUnsignedGreaterEqual(AbstractInstruction * self_in_concretizeJumpUnsignedGreaterEqual);
static sqInt NoDbgRegParms concretizeJumpUnsignedGreaterThan(AbstractInstruction * self_in_concretizeJumpUnsignedGreaterThan);
static sqInt NoDbgRegParms concretizeJumpUnsignedLessEqual(AbstractInstruction * self_in_concretizeJumpUnsignedLessEqual);
static sqInt NoDbgRegParms concretizeJumpUnsignedLessThan(AbstractInstruction * self_in_concretizeJumpUnsignedLessThan);
static sqInt NoDbgRegParms concretizeJumpZero(AbstractInstruction * self_in_concretizeJumpZero);
static usqInt NoDbgRegParms concretizeLoadEffectiveAddressMwrR(AbstractInstruction * self_in_concretizeLoadEffectiveAddressMwrR);
static usqInt NoDbgRegParms concretizeLogicalShiftLeftCqR(AbstractInstruction * self_in_concretizeLogicalShiftLeftCqR);
static usqInt NoDbgRegParms concretizeLogicalShiftLeftRR(AbstractInstruction * self_in_concretizeLogicalShiftLeftRR);
static usqInt NoDbgRegParms concretizeLogicalShiftRightCqR(AbstractInstruction * self_in_concretizeLogicalShiftRightCqR);
static usqInt NoDbgRegParms concretizeLogicalShiftRightRR(AbstractInstruction * self_in_concretizeLogicalShiftRightRR);
static usqInt NoDbgRegParms concretizeMoveAbR(AbstractInstruction * self_in_concretizeMoveAbR);
static usqInt NoDbgRegParms concretizeMoveAwR(AbstractInstruction * self_in_concretizeMoveAwR);
static usqInt NoDbgRegParms concretizeMoveCqR(AbstractInstruction * self_in_concretizeMoveCqR);
static usqInt NoDbgRegParms concretizeMoveCwR(AbstractInstruction * self_in_concretizeMoveCwR);
static usqInt NoDbgRegParms concretizeMoveHighR(AbstractInstruction * self_in_concretizeMoveHighR);
static usqInt NoDbgRegParms concretizeMoveLowR(AbstractInstruction * self_in_concretizeMoveLowR);
static usqInt NoDbgRegParms concretizeMoveM16rR(AbstractInstruction * self_in_concretizeMoveM16rR);
static usqInt NoDbgRegParms concretizeMoveMbrR(AbstractInstruction * self_in_concretizeMoveMbrR);
static usqInt NoDbgRegParms concretizeMoveMwrR(AbstractInstruction * self_in_concretizeMoveMwrR);
static usqInt NoDbgRegParms concretizeMoveRAb(AbstractInstruction * self_in_concretizeMoveRAb);
static usqInt NoDbgRegParms concretizeMoveRAw(AbstractInstruction * self_in_concretizeMoveRAw);
static usqInt NoDbgRegParms concretizeMoveRM16r(AbstractInstruction * self_in_concretizeMoveRM16r);
static usqInt NoDbgRegParms concretizeMoveRMbr(AbstractInstruction * self_in_concretizeMoveRMbr);
static usqInt NoDbgRegParms concretizeMoveRMwr(AbstractInstruction * self_in_concretizeMoveRMwr);
static usqInt NoDbgRegParms concretizeMoveRR(AbstractInstruction * self_in_concretizeMoveRR);
static usqInt NoDbgRegParms concretizeMoveRXbrR(AbstractInstruction * self_in_concretizeMoveRXbrR);
static usqInt NoDbgRegParms concretizeMoveRXwrR(AbstractInstruction * self_in_concretizeMoveRXwrR);
static usqInt NoDbgRegParms concretizeMoveXbrRR(AbstractInstruction * self_in_concretizeMoveXbrRR);
static usqInt NoDbgRegParms concretizeMoveXwrRR(AbstractInstruction * self_in_concretizeMoveXwrRR);
static usqInt NoDbgRegParms concretizeMulCheckOverflowRR(AbstractInstruction * self_in_concretizeMulCheckOverflowRR);
static usqInt NoDbgRegParms concretizeNegateR(AbstractInstruction * self_in_concretizeNegateR);
static usqInt NoDbgRegParms concretizeNop(AbstractInstruction * self_in_concretizeNop);
static usqInt NoDbgRegParms concretizeOrCqR(AbstractInstruction * self_in_concretizeOrCqR);
static usqInt NoDbgRegParms concretizeOrCwR(AbstractInstruction * self_in_concretizeOrCwR);
static usqInt NoDbgRegParms concretizeOrRR(AbstractInstruction * self_in_concretizeOrRR);
static usqInt NoDbgRegParms concretizePopR(AbstractInstruction * self_in_concretizePopR);
static usqInt NoDbgRegParms concretizePrefetchAw(AbstractInstruction * self_in_concretizePrefetchAw);
static usqInt NoDbgRegParms concretizePushCq(AbstractInstruction * self_in_concretizePushCq);
static usqInt NoDbgRegParms concretizePushCw(AbstractInstruction * self_in_concretizePushCw);
static usqInt NoDbgRegParms concretizePushR(AbstractInstruction * self_in_concretizePushR);
static usqInt NoDbgRegParms concretizeRetN(AbstractInstruction * self_in_concretizeRetN);
static usqInt NoDbgRegParms concretizeStop(AbstractInstruction * self_in_concretizeStop);
static usqInt NoDbgRegParms concretizeSubCheckOverflowCqR(AbstractInstruction * self_in_concretizeSubCheckOverflowCqR);
static usqInt NoDbgRegParms concretizeSubCheckOverflowRR(AbstractInstruction * self_in_concretizeSubCheckOverflowRR);
static usqInt NoDbgRegParms concretizeSubCqR(AbstractInstruction * self_in_concretizeSubCqR);
static usqInt NoDbgRegParms concretizeSubCwR(AbstractInstruction * self_in_concretizeSubCwR);
static usqInt NoDbgRegParms concretizeSubRR(AbstractInstruction * self_in_concretizeSubRR);
static usqInt NoDbgRegParms concretizeTstCqR(AbstractInstruction * self_in_concretizeTstCqR);
static usqInt NoDbgRegParms concretizeTstCwR(AbstractInstruction * self_in_concretizeTstCwR);
static sqInt NoDbgRegParms concretizeUnimplemented(AbstractInstruction * self_in_concretizeUnimplemented);
static usqInt NoDbgRegParms concretizeXorCwR(AbstractInstruction * self_in_concretizeXorCwR);
static usqInt NoDbgRegParms concretizeXorRR(AbstractInstruction * self_in_concretizeXorRR);
static void NoDbgRegParms dispatchConcretize(AbstractInstruction * self_in_dispatchConcretize);
static sqInt NoDbgRegParms divRR(AbstractInstruction * self_in_divRR, sqInt dividendReg, sqInt divisorReg);
static sqInt NoDbgRegParms fullCallsAreRelative(AbstractInstruction * self_in_fullCallsAreRelative);
static sqInt NoDbgRegParms functionAtAddress(AbstractInstruction * self_in_functionAtAddress, sqInt mcpc);
static sqInt NoDbgRegParms genDivRRQuoRem(AbstractInstruction * self_in_genDivRRQuoRem, sqInt abstractRegDivisor, sqInt abstractRegDividend, sqInt abstractRegQuotient, sqInt abstractRegRemainder);
static sqInt NoDbgRegParms genLoadCStackPointer(AbstractInstruction * self_in_genLoadCStackPointer);
static sqInt NoDbgRegParms genLoadCStackPointers(AbstractInstruction * self_in_genLoadCStackPointers);
static sqInt NoDbgRegParms genLoadStackPointers(AbstractInstruction * self_in_genLoadStackPointers);
static AbstractInstruction * NoDbgRegParms genMulRR(AbstractInstruction * self_in_genMulRR, sqInt regSource, sqInt regDest);
static AbstractInstruction * NoDbgRegParms genPushRegisterArgsForAbortMissNumArgs(AbstractInstruction * self_in_genPushRegisterArgsForAbortMissNumArgs, sqInt numArgs);
static AbstractInstruction * NoDbgRegParms genPushRegisterArgsForNumArgsscratchReg(AbstractInstruction * self_in_genPushRegisterArgsForNumArgsscratchReg, sqInt numArgs, sqInt ignored);
static sqInt NoDbgRegParms genRestoreRegs(AbstractInstruction * self_in_genRestoreRegs, sqInt regMask);
static sqInt NoDbgRegParms genSaveRegs(AbstractInstruction * self_in_genSaveRegs, sqInt regMask);
static sqInt NoDbgRegParms genSaveStackPointers(AbstractInstruction * self_in_genSaveStackPointers);
static AbstractInstruction * NoDbgRegParms genSubstituteReturnAddress(AbstractInstruction * self_in_genSubstituteReturnAddress, sqInt retpc);
static usqInt NoDbgRegParms high16BitsOf(AbstractInstruction * self_in_high16BitsOf, usqInt word);
static usqInt NoDbgRegParms inlineCacheTagAt(AbstractInstruction * self_in_inlineCacheTagAt, usqInt callSiteReturnAddress);
static sqInt NoDbgRegParms instructionSizeAt(AbstractInstruction * self_in_instructionSizeAt, sqInt pc);
static sqInt NoDbgRegParms isCallPrecedingReturnPC(AbstractInstruction * self_in_isCallPrecedingReturnPC, sqInt mcpc);
static sqInt NoDbgRegParms isJump(AbstractInstruction * self_in_isJump);
static sqInt NoDbgRegParms isJumpAt(AbstractInstruction * self_in_isJumpAt, sqInt pc);
static sqInt NoDbgRegParms isPCDependent(AbstractInstruction * self_in_isPCDependent);
static sqInt NoDbgRegParms isShortOffset(AbstractInstruction * self_in_isShortOffset, sqInt offset);
static sqInt NoDbgRegParms itypersrteitherImmediate(AbstractInstruction * self_in_itypersrteitherImmediate, sqInt op, sqInt rs, sqInt rt, sqInt immediate);
static sqInt NoDbgRegParms itypersrtsignedImmediate(AbstractInstruction * self_in_itypersrtsignedImmediate, sqInt op, sqInt rs, sqInt rt, sqInt immediate);
static sqInt NoDbgRegParms itypersrtunsignedImmediate(AbstractInstruction * self_in_itypersrtunsignedImmediate, sqInt op, sqInt rs, sqInt rt, sqInt immediate);
static sqInt NoDbgRegParms jA(AbstractInstruction * self_in_jA, sqInt target);
static sqInt NoDbgRegParms jalA(AbstractInstruction * self_in_jalA, sqInt target);
static sqInt NoDbgRegParms jalR(AbstractInstruction * self_in_jalR, sqInt targetReg);
static sqInt NoDbgRegParms jR(AbstractInstruction * self_in_jR, sqInt targetReg);
static sqInt NoDbgRegParms jtypetarget(AbstractInstruction * self_in_jtypetarget, sqInt op, sqInt target);
static sqInt NoDbgRegParms jumpLongByteSize(AbstractInstruction * self_in_jumpLongByteSize);
static sqInt NoDbgRegParms jumpLongConditionalByteSize(AbstractInstruction * self_in_jumpLongConditionalByteSize);
static usqInt NoDbgRegParms jumpLongConditionalTargetBeforeFollowingAddress(AbstractInstruction * self_in_jumpLongConditionalTargetBeforeFollowingAddress, sqInt mcpc);
static usqInt NoDbgRegParms jumpLongTargetBeforeFollowingAddress(AbstractInstruction * self_in_jumpLongTargetBeforeFollowingAddress, sqInt mcpc);
static sqInt NoDbgRegParms jumpShortByteSize(AbstractInstruction * self_in_jumpShortByteSize);
static usqInt NoDbgRegParms jumpTargetPCAt(AbstractInstruction * self_in_jumpTargetPCAt, sqInt pc);
static sqInt NoDbgRegParms lbRbaseoffset(AbstractInstruction * self_in_lbRbaseoffset, sqInt destReg, sqInt baseReg, sqInt offset);
static sqInt NoDbgRegParms lbuRbaseoffset(AbstractInstruction * self_in_lbuRbaseoffset, sqInt destReg, sqInt baseReg, sqInt offset);
static sqInt NoDbgRegParms lhRbaseoffset(AbstractInstruction * self_in_lhRbaseoffset, sqInt destReg, sqInt baseReg, sqInt offset);
static sqInt NoDbgRegParms lhuRbaseoffset(AbstractInstruction * self_in_lhuRbaseoffset, sqInt destReg, sqInt baseReg, sqInt offset);
static usqInt NoDbgRegParms literalAtAddress(AbstractInstruction * self_in_literalAtAddress, sqInt mcpc);
static sqInt NoDbgRegParms literalAtAddressput(AbstractInstruction * self_in_literalAtAddressput, sqInt mcpc, sqInt newLiteral);
static usqInt NoDbgRegParms literalBeforeFollowingAddress(AbstractInstruction * self_in_literalBeforeFollowingAddress, sqInt followingAddress);
static sqInt NoDbgRegParms loadLiteralByteSize(AbstractInstruction * self_in_loadLiteralByteSize);
static sqInt NoDbgRegParms loadPICLiteralByteSize(AbstractInstruction * self_in_loadPICLiteralByteSize);
static usqInt NoDbgRegParms low16BitsOf(AbstractInstruction * self_in_low16BitsOf, usqInt word);
static sqInt NoDbgRegParms luiRC(AbstractInstruction * self_in_luiRC, sqInt destReg, sqInt imm);
static sqInt NoDbgRegParms lwRbaseoffset(AbstractInstruction * self_in_lwRbaseoffset, sqInt destReg, sqInt baseReg, sqInt offset);
static sqInt NoDbgRegParms machineCodeBytes(AbstractInstruction * self_in_machineCodeBytes);
static sqInt NoDbgRegParms machineCodeWords(AbstractInstruction * self_in_machineCodeWords);
static sqInt NoDbgRegParms mfhiR(AbstractInstruction * self_in_mfhiR, sqInt destReg);
static sqInt NoDbgRegParms mfloR(AbstractInstruction * self_in_mfloR, sqInt destReg);
static sqInt NoDbgRegParms mipsbreak(AbstractInstruction * self_in_mipsbreak, sqInt code);
static sqInt NoDbgRegParms multRR(AbstractInstruction * self_in_multRR, sqInt leftReg, sqInt rightReg);
static sqInt NoDbgRegParms nop(AbstractInstruction * self_in_nop);
static AbstractInstruction * NoDbgRegParms noteFollowingConditionalBranch(AbstractInstruction * self_in_noteFollowingConditionalBranch, AbstractInstruction *branch);
static AbstractInstruction * NoDbgRegParms noteFollowingOverflowBranch(AbstractInstruction * self_in_noteFollowingOverflowBranch, AbstractInstruction *branch);
static sqInt NoDbgRegParms numIntRegArgs(AbstractInstruction * self_in_numIntRegArgs);
static sqInt NoDbgRegParms opcodeAtAddress(AbstractInstruction * self_in_opcodeAtAddress, sqInt mcpc);
static sqInt NoDbgRegParms oriRRC(AbstractInstruction * self_in_oriRRC, sqInt destReg, sqInt srcReg, sqInt imm);
static sqInt NoDbgRegParms orRRR(AbstractInstruction * self_in_orRRR, sqInt destReg, sqInt leftReg, sqInt rightReg);
static AbstractInstruction * NoDbgRegParms padIfPossibleWithStopsFromto(AbstractInstruction * self_in_padIfPossibleWithStopsFromto, sqInt startAddr, sqInt endAddr);
static sqInt NoDbgRegParms prefRoffsethint(AbstractInstruction * self_in_prefRoffsethint, sqInt baseReg, sqInt offset, sqInt hint);
static sqInt NoDbgRegParms pushLinkRegisterByteSize(AbstractInstruction * self_in_pushLinkRegisterByteSize);
static AbstractInstruction * NoDbgRegParms relocateCallBeforeReturnPCby(AbstractInstruction * self_in_relocateCallBeforeReturnPCby, sqInt retpc, sqInt delta);
static AbstractInstruction * NoDbgRegParms relocateJumpLongBeforeFollowingAddressby(AbstractInstruction * self_in_relocateJumpLongBeforeFollowingAddressby, sqInt pc, sqInt delta);
static AbstractInstruction * NoDbgRegParms relocateJumpLongConditionalBeforeFollowingAddressby(AbstractInstruction * self_in_relocateJumpLongConditionalBeforeFollowingAddressby, sqInt pc, sqInt delta);
static AbstractInstruction * NoDbgRegParms relocateMethodReferenceBeforeAddressby(AbstractInstruction * self_in_relocateMethodReferenceBeforeAddressby, sqInt pc, sqInt delta);
static sqInt NoDbgRegParms rewriteCallAttarget(AbstractInstruction * self_in_rewriteCallAttarget, usqInt callSiteReturnAddress, usqInt callTargetAddress);
static AbstractInstruction * NoDbgRegParms rewriteConditionalJumpLongAttarget(AbstractInstruction * self_in_rewriteConditionalJumpLongAttarget, usqInt callSiteReturnAddress, usqInt callTargetAddress);
static AbstractInstruction * NoDbgRegParms rewriteCPICJumpAttarget(AbstractInstruction * self_in_rewriteCPICJumpAttarget, usqInt addressFollowingJump, usqInt jumpTargetAddr);
static sqInt NoDbgRegParms rewriteInlineCacheAttagtarget(AbstractInstruction * self_in_rewriteInlineCacheAttagtarget, usqInt callSiteReturnAddress, sqInt cacheTag, usqInt callTargetAddress);
static AbstractInstruction * NoDbgRegParms rewriteInlineCacheTagat(AbstractInstruction * self_in_rewriteInlineCacheTagat, sqInt cacheTag, usqInt callSiteReturnAddress);
static AbstractInstruction * NoDbgRegParms rewriteITypeBranchAtAddresstarget(AbstractInstruction * self_in_rewriteITypeBranchAtAddresstarget, sqInt mcpc, sqInt newTarget);
static AbstractInstruction * NoDbgRegParms rewriteJTypeAtAddressdelta(AbstractInstruction * self_in_rewriteJTypeAtAddressdelta, sqInt mcpc, sqInt delta);
static AbstractInstruction * NoDbgRegParms rewriteJTypeAtAddresstarget(AbstractInstruction * self_in_rewriteJTypeAtAddresstarget, sqInt mcpc, sqInt newTarget);
static sqInt NoDbgRegParms rewriteJumpLongAttarget(AbstractInstruction * self_in_rewriteJumpLongAttarget, usqInt callSiteReturnAddress, usqInt callTargetAddress);
static sqInt NoDbgRegParms rtAtAddress(AbstractInstruction * self_in_rtAtAddress, sqInt mcpc);
static sqInt NoDbgRegParms rtypersrtrdsafunct(AbstractInstruction * self_in_rtypersrtrdsafunct, sqInt op, sqInt rs, sqInt rt, sqInt rd, sqInt sa, sqInt funct);
static sqInt NoDbgRegParms sbRbaseoffset(AbstractInstruction * self_in_sbRbaseoffset, sqInt srcReg, sqInt baseReg, sqInt offset);
static sqInt NoDbgRegParms setsConditionCodesFor(AbstractInstruction * self_in_setsConditionCodesFor, sqInt aConditionalJumpOpcode);
static sqInt NoDbgRegParms shRbaseoffset(AbstractInstruction * self_in_shRbaseoffset, sqInt srcReg, sqInt baseReg, sqInt offset);
static usqInt NoDbgRegParms sizePCDependentInstructionAt(AbstractInstruction * self_in_sizePCDependentInstructionAt, sqInt eventualAbsoluteAddress);
static sqInt NoDbgRegParms sllRRC(AbstractInstruction * self_in_sllRRC, sqInt destReg, sqInt sourceReg, sqInt shiftAmount);
static sqInt NoDbgRegParms sllvRRR(AbstractInstruction * self_in_sllvRRR, sqInt destReg, sqInt leftReg, sqInt rightReg);
static sqInt NoDbgRegParms sltiRRC(AbstractInstruction * self_in_sltiRRC, sqInt destReg, sqInt leftReg, sqInt imm);
static sqInt NoDbgRegParms sltiuRRC(AbstractInstruction * self_in_sltiuRRC, sqInt destReg, sqInt leftReg, sqInt imm);
static sqInt NoDbgRegParms sltRRR(AbstractInstruction * self_in_sltRRR, sqInt destReg, sqInt leftReg, sqInt rightReg);
static sqInt NoDbgRegParms sltuRRR(AbstractInstruction * self_in_sltuRRR, sqInt destReg, sqInt leftReg, sqInt rightReg);
static sqInt NoDbgRegParms sraRRC(AbstractInstruction * self_in_sraRRC, sqInt destReg, sqInt sourceReg, sqInt shiftAmount);
static sqInt NoDbgRegParms sravRRR(AbstractInstruction * self_in_sravRRR, sqInt destReg, sqInt leftReg, sqInt rightReg);
static sqInt NoDbgRegParms srlRRC(AbstractInstruction * self_in_srlRRC, sqInt destReg, sqInt sourceReg, sqInt shiftAmount);
static sqInt NoDbgRegParms srlvRRR(AbstractInstruction * self_in_srlvRRR, sqInt destReg, sqInt leftReg, sqInt rightReg);
static sqInt NoDbgRegParms stop(AbstractInstruction * self_in_stop);
static AbstractInstruction * NoDbgRegParms stopsFromto(AbstractInstruction * self_in_stopsFromto, sqInt startAddr, sqInt endAddr);
static sqInt NoDbgRegParms storeLiteralbeforeFollowingAddress(AbstractInstruction * self_in_storeLiteralbeforeFollowingAddress, sqInt literal, sqInt followingAddress);
static sqInt NoDbgRegParms subuRRR(AbstractInstruction * self_in_subuRRR, sqInt destReg, sqInt leftReg, sqInt rightReg);
static sqInt NoDbgRegParms swRbaseoffset(AbstractInstruction * self_in_swRbaseoffset, sqInt srcReg, sqInt baseReg, sqInt offset);
static usqInt NoDbgRegParms targetFromITypeAtAddress(AbstractInstruction * self_in_targetFromITypeAtAddress, usqInt mcpc);
static usqInt NoDbgRegParms targetFromJTypeAtAddress(AbstractInstruction * self_in_targetFromJTypeAtAddress, usqInt mcpc);
static sqInt NoDbgRegParms xoriRRC(AbstractInstruction * self_in_xoriRRC, sqInt destReg, sqInt srcReg, sqInt imm);
static sqInt NoDbgRegParms xorRRR(AbstractInstruction * self_in_xorRRR, sqInt destReg, sqInt leftReg, sqInt rightReg);
static sqInt NoDbgRegParms zoneCallsAreRelative(AbstractInstruction * self_in_zoneCallsAreRelative);
static sqInt NoDbgRegParms checkValidObjectReference(sqInt anOop);
static AbstractInstruction * NoDbgRegParms genCmpClassFloatCompactIndexR(sqInt reg);
static AbstractInstruction * NoDbgRegParms genCmpClassMethodContextCompactIndexR(sqInt reg);
static sqInt NoDbgRegParms genGetMethodHeaderOfintoscratch(sqInt methodReg, sqInt headerReg, sqInt scratchReg);
static void NoDbgRegParms genLcByteSizeOfto(sqInt oop, sqInt resultRegister);
static void NoDbgRegParms genLcFloat32toOop(sqInt value, sqInt object);
static void NoDbgRegParms genLcFloat64toOop(sqInt value, sqInt object);
static void NoDbgRegParms genLcInstantiateOop(sqInt classOop);
static void NoDbgRegParms genLcInstantiateOopconstantIndexableSize(sqInt classOop, sqInt indexableSize);
static void NoDbgRegParms genLcInstantiateOopindexableSize(sqInt classOop, sqInt indexableSize);
static void NoDbgRegParms genLcInt64ToOop(sqInt value);
static void NoDbgRegParms genLcInt64ToOophighPart(sqInt valueLow, sqInt valueHigh);
static void NoDbgRegParms genLcOopToInt64(sqInt value);
static void NoDbgRegParms genLcOopToPointer(sqInt object);
static void NoDbgRegParms genLcOopToUInt64(sqInt value);
static void NoDbgRegParms genLcOoptoFloat32(sqInt object, sqInt value);
static void NoDbgRegParms genLcOoptoFloat64(sqInt object, sqInt value);
static void NoDbgRegParms genLcOoptoInt64highPart(sqInt object, sqInt valueLow, sqInt valueHigh);
static void NoDbgRegParms genLcOoptoUInt64highPart(sqInt object, sqInt valueLow, sqInt valueHigh);
static void NoDbgRegParms genLcPointerToOopclass(sqInt pointer, sqInt pointerClass);
static void NoDbgRegParms genLcUInt64ToOop(sqInt value);
static void NoDbgRegParms genLcUInt64ToOophighPart(sqInt valueLow, sqInt valueHigh);
static sqInt NoDbgRegParms genLoadSlotsourceRegdestReg(sqInt index, sqInt sourceReg, sqInt destReg);
static sqInt genPrimitiveAdd(void);
static sqInt genPrimitiveBitAnd(void);
static sqInt genPrimitiveBitOr(void);
static sqInt genPrimitiveBitShift(void);
static sqInt genPrimitiveBitXor(void);
static sqInt genPrimitiveClass(void);
static sqInt genPrimitiveDiv(void);
static sqInt genPrimitiveDivide(void);
static sqInt genPrimitiveEqual(void);
static sqInt genPrimitiveGreaterOrEqual(void);
static sqInt genPrimitiveGreaterThan(void);
static sqInt genPrimitiveIdentical(void);
static sqInt genPrimitiveLessOrEqual(void);
static sqInt genPrimitiveLessThan(void);
static sqInt genPrimitiveMod(void);
static sqInt genPrimitiveMultiply(void);
static sqInt genPrimitiveNewMethod(void);
static sqInt genPrimitiveNotEqual(void);
static sqInt genPrimitiveNotIdentical(void);
static sqInt genPrimitiveQuo(void);
static sqInt genPrimitiveSubtract(void);
static sqInt NoDbgRegParms genSmallIntegerComparison(sqInt jumpOpcode);
static sqInt NoDbgRegParms genSmallIntegerComparisonorDoubleComparisoninvert(sqInt jumpOpcode, AbstractInstruction * NoDbgRegParms (*jumpFPOpcodeGenerator)(void *), sqInt invertComparison);
static sqInt NoDbgRegParms isUnannotatableConstant(CogSimStackEntry *simStackEntry);
static sqInt NoDbgRegParms classForInlineCacheTag(sqInt inlineCacheTag);
static sqInt NoDbgRegParms genAddSmallIntegerTagsTo(sqInt aRegister);
static sqInt NoDbgRegParms genClearAndSetSmallIntegerTagsIn(sqInt scratchReg);
static void NoDbgRegParms genConvertCharacterToSmallIntegerInReg(sqInt reg);
static sqInt NoDbgRegParms genConvertIntegerToSmallIntegerInReg(sqInt reg);
static void NoDbgRegParms genConvertSmallIntegerToCharacterInReg(sqInt reg);
static sqInt NoDbgRegParms genConvertSmallIntegerToIntegerInReg(sqInt reg);
static void generateLowcodeObjectTrampolines(void);
static sqInt NoDbgRegParms genGetHashFieldNonImmOfasSmallIntegerInto(sqInt instReg, sqInt destReg);
static sqInt NoDbgRegParms genGetHashFieldNonImmOfinto(sqInt instReg, sqInt destReg);
static AbstractInstruction * NoDbgRegParms genGetInlineCacheClassTagFromintoforEntry(sqInt sourceReg, sqInt destReg, sqInt forEntry);
static sqInt NoDbgRegParms genGetNumBytesOfinto(sqInt srcReg, sqInt destReg);
static sqInt NoDbgRegParms genGetOverflowSlotsOfinto(sqInt srcReg, sqInt destReg);
static AbstractInstruction * NoDbgRegParms genJumpIsSmallIntegerValuescratch(sqInt aRegister, sqInt scratchReg);
static AbstractInstruction * NoDbgRegParms genJumpNotSmallIntegerInScratchReg(sqInt aRegister);
static AbstractInstruction * NoDbgRegParms genJumpNotSmallIntegerValuescratch(sqInt aRegister, sqInt scratchReg);
static AbstractInstruction * NoDbgRegParms genJumpNotSmallInteger(sqInt aRegister);
static AbstractInstruction * NoDbgRegParms genJumpSmallInteger(sqInt aRegister);
static void NoDbgRegParms genLcInt32ToOop(sqInt value);
static void NoDbgRegParms genLcOopToInt32(sqInt value);
static void NoDbgRegParms genLcOopToUInt32(sqInt value);
static void NoDbgRegParms genLcUInt32ToOop(sqInt value);
static sqInt genPrimitiveAt(void);
static sqInt genPrimitiveAtPut(void);
static sqInt genPrimitiveIdentityHash(void);
static sqInt genPrimitiveImmediateAsInteger(void);
static sqInt genPrimitiveNew(void);
static sqInt genPrimitiveNewWithArg(void);
static sqInt genPrimitiveShallowCopy(void);
static sqInt genPrimitiveStringAt(void);
static sqInt genPrimitiveStringAtPut(void);
static sqInt NoDbgRegParms genRemoveSmallIntegerTagsInScratchReg(sqInt scratchReg);
static sqInt NoDbgRegParms genShiftAwaySmallIntegerTagsInScratchReg(sqInt scratchReg);
static sqInt NoDbgRegParms getLiteralCountOfplusOneinBytesintoscratch(sqInt methodReg, sqInt plusOne, sqInt inBytes, sqInt litCountReg, sqInt scratchReg);
static sqInt NoDbgRegParms inlineCacheTagForInstance(sqInt oop);
static AbstractInstruction * NoDbgRegParms jumpNotSmallIntegerUnsignedValueInRegister(sqInt reg);
static sqInt NoDbgRegParms markAndTraceCacheTagLiteralinatpc(sqInt literal, CogMethod *cogMethodOrNil, usqInt address);
static sqInt numSmallIntegerBits(void);
static sqInt NoDbgRegParms validInlineCacheTag(usqInt classIndexOrTagPattern);
static sqInt NoDbgRegParms cacheTagIsMarked(sqInt cacheTag);
static void callStoreCheckTrampoline(void);
static sqInt NoDbgRegParms checkValidDerivedObjectReference(sqInt bodyAddress);
static sqInt NoDbgRegParms checkValidOopReference(sqInt anOop);
static sqInt NoDbgRegParms couldBeDerivedObject(sqInt bodyAddress);
static sqInt NoDbgRegParms couldBeObject(sqInt literal);
static sqInt NoDbgRegParms genActiveContextTrampolineLargeinBlockcalled(sqInt isLarge, sqInt isInBlock, char *aString);
static AbstractInstruction * NoDbgRegParms genCheckRememberedBitOfscratch(sqInt objReg, sqInt scratchReg);
static sqInt NoDbgRegParms genConvertCharacterToCodeInReg(sqInt reg);
static sqInt NoDbgRegParms genConvertIntegerToCharacterInReg(sqInt reg);
static sqInt NoDbgRegParms genCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(sqInt bcpc, sqInt numArgs, sqInt numCopied, sqInt ctxtNumArgs, sqInt isLargeCtxt, sqInt isInBlock);
static sqInt NoDbgRegParms genCreateFullClosurenumArgsnumCopiedignoreContextcontextNumArgslargeinBlock(sqInt compiledBlock, sqInt numArgs, sqInt numCopied, sqInt ignoreContext, sqInt contextNumArgs, sqInt contextIsLarge, sqInt contextIsBlock);
static sqInt NoDbgRegParms genEnsureObjInRegNotForwardedscratchReg(sqInt reg, sqInt scratch);
static sqInt NoDbgRegParms genEnsureOopInRegNotForwardedscratchReg(sqInt reg, sqInt scratch);
static sqInt NoDbgRegParms genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(sqInt reg, sqInt scratch, sqInt fwdJumpTarget, sqInt nonFwdJumpTargetOrZero);
static sqInt NoDbgRegParms genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(sqInt reg, sqInt scratch, sqInt index, sqInt objReg);
static void generateObjectRepresentationTrampolines(void);
static sqInt NoDbgRegParms genGetActiveContextLargeinBlock(sqInt isLarge, sqInt isInBlock);
static sqInt NoDbgRegParms genGetActiveContextNumArgslargeinBlock(sqInt numArgs, sqInt isLargeContext, sqInt isInBlock);
static sqInt NoDbgRegParms genGetBitsofFormatByteOfinto(sqInt mask, sqInt sourceReg, sqInt destReg);
static sqInt NoDbgRegParms genGetClassIndexOfNonImminto(sqInt sourceReg, sqInt destReg);
static sqInt NoDbgRegParms genGetClassObjectOfClassIndexintoscratchReg(sqInt instReg, sqInt destReg, sqInt scratchReg);
static sqInt NoDbgRegParms genGetClassObjectOfintoscratchReginstRegIsReceiver(sqInt instReg, sqInt destReg, sqInt scratchReg, sqInt instRegIsReceiver);
static AbstractInstruction * NoDbgRegParms genGetClassTagOfintoscratchReg(sqInt instReg, sqInt destReg, sqInt scratchReg);
static sqInt NoDbgRegParms genGetCompactClassIndexNonImmOfinto(sqInt instReg, sqInt destReg);
static sqInt NoDbgRegParms genGetDoubleValueOfinto(sqInt srcReg, sqInt destFPReg);
static sqInt NoDbgRegParms genGetFormatOfinto(sqInt srcReg, sqInt destReg);
static sqInt NoDbgRegParms genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(sqInt sourceReg, sqInt destReg, sqInt scratchRegOrNone);
static sqInt NoDbgRegParms genGetNumSlotsOfinto(sqInt srcReg, sqInt destReg);
static sqInt NoDbgRegParms genGetRawSlotSizeOfNonImminto(sqInt sourceReg, sqInt destReg);
static AbstractInstruction * NoDbgRegParms genJumpImmediate(sqInt aRegister);
#if IMMUTABILITY
static AbstractInstruction * NoDbgRegParms genJumpImmutablescratchReg(sqInt sourceReg, sqInt scratchReg);
#endif /* IMMUTABILITY */
#if IMMUTABILITY
static AbstractInstruction * NoDbgRegParms genJumpMutablescratchReg(sqInt sourceReg, sqInt scratchReg);
#endif /* IMMUTABILITY */
static AbstractInstruction * NoDbgRegParms genJumpNotCharacterInScratchReg(sqInt reg);
static void NoDbgRegParms genLcFirstFieldPointer(sqInt objectReg);
static void NoDbgRegParms genLcFirstIndexableFieldPointer(sqInt objectReg);
static void NoDbgRegParms genLcIsBytesto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcIsFloatObjectto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcIsIndexableto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcIsIntegerObjectto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcIsPointersto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcIsWordsOrBytesto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcIsWordsto(sqInt objectReg, sqInt valueReg);
static void NoDbgRegParms genLcLoadObjectat(sqInt object, sqInt fieldIndex);
static void NoDbgRegParms genLcLoadObjectfield(sqInt object, sqInt fieldIndex);
static void NoDbgRegParms genLcStoreobjectat(sqInt value, sqInt object, sqInt fieldIndex);
static void NoDbgRegParms genLcStoreobjectfield(sqInt value, sqInt object, sqInt fieldIndex);
static sqInt NoDbgRegParms genNewArrayOfSizeinitialized(sqInt size, sqInt initialized);
static sqInt NoDbgRegParms genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(sqInt bcpc, sqInt numArgs, sqInt numCopied, sqInt ctxtNumArgs, sqInt isLargeCtxt, sqInt isInBlock);
static sqInt genPrimitiveAsCharacter(void);
static sqInt NoDbgRegParms genPrimitiveIdenticalOrNotIf(sqInt orNot);
static sqInt genPrimitiveObjectAt(void);
static sqInt genPrimitiveSize(void);
static sqInt genPrimitiveStringCompareWith(void);
static sqInt genPrimitiveStringReplace(void);
static sqInt NoDbgRegParms genSetSmallIntegerTagsIn(sqInt scratchReg);
static sqInt genStoreCheckContextReceiverTrampoline(void);
static sqInt NoDbgRegParms genStoreCheckReceiverRegvalueRegscratchReginFrame(sqInt destReg, sqInt valueReg, sqInt scratchReg, sqInt inFrame);
static sqInt NoDbgRegParms genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt inFrame, sqInt needsStoreCheck);
static sqInt NoDbgRegParms genStoreSourceRegslotIndexintoNewObjectInDestReg(sqInt sourceReg, sqInt index, sqInt destReg);
#if IMMUTABILITY
static sqInt NoDbgRegParms genStoreTrampolineCalledinstVarIndex(char *trampolineName, sqInt instVarIndex);
#endif /* IMMUTABILITY */
#if IMMUTABILITY
static sqInt NoDbgRegParms genStoreWithImmutabilityAndStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needRestoreRcvr);
#endif /* IMMUTABILITY */
#if IMMUTABILITY
static sqInt NoDbgRegParms genStoreWithImmutabilityButNoStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needRestoreRcvr);
#endif /* IMMUTABILITY */
#if IMMUTABILITY
static sqInt NoDbgRegParms genStoreWithImmutabilityCheckSourceRegslotIndexdestRegscratchRegneedsStoreCheckneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needsStoreCheck, sqInt needRestoreRcvr);
#endif /* IMMUTABILITY */
static sqInt getActiveContextAllocatesInMachineCode(void);
static sqInt NoDbgRegParms inlineCacheTagIsYoung(sqInt cacheTag);
static AbstractInstruction * NoDbgRegParms jumpNotCharacterUnsignedValueInRegister(sqInt reg);
static sqInt NoDbgRegParms markAndTraceLiteralinatpc(sqInt literal, CogMethod *cogMethodOrNil, usqInt address);
static void NoDbgRegParms markAndTraceLiteralinat(sqInt literal, CogMethod *cogMethod, sqInt *address);
static void NoDbgRegParms markAndTraceUpdatedLiteralin(sqInt objOop, CogMethod *cogMethodOrNil);
static sqInt NoDbgRegParms maybeCompileRetryOnPrimitiveFail(sqInt primIndex);
static sqInt NoDbgRegParms maybeShiftClassTagRegisterForMethodCacheProbe(sqInt classTagReg);
static sqInt numCharacterBits(void);
extern sqInt numRegArgs(void);
static sqInt NoDbgRegParms remapObject(sqInt objOop);
static sqInt NoDbgRegParms remapOop(sqInt objOop);
static sqInt NoDbgRegParms shouldAnnotateObjectReference(sqInt anOop);
static sqInt NoDbgRegParms slotOffsetOfInstVarIndex(sqInt index);
static SimStackEntry * NoDbgRegParms ensureSpilledAtfrom(SimStackEntry * self_in_ensureSpilledAtfrom, sqInt baseOffset, sqInt baseRegister);
static sqInt NoDbgRegParms isSameEntryAs(SimStackEntry * self_in_isSameEntryAs, CogSimStackEntry *ssEntry);
static SimStackEntry * NoDbgRegParms popToReg(SimStackEntry * self_in_popToReg, sqInt reg);
static sqInt NoDbgRegParms registerMask(SimStackEntry * self_in_registerMask);
static sqInt NoDbgRegParms registerMaskOrNone(SimStackEntry * self_in_registerMaskOrNone);
static sqInt NoDbgRegParms registerOrNone(SimStackEntry * self_in_registerOrNone);
static SimStackEntry * NoDbgRegParms storeToReg(SimStackEntry * self_in_storeToReg, sqInt reg);
static CogSimStackNativeEntry * NoDbgRegParms ensureIsMarkedAsSpilled(CogSimStackNativeEntry * self_in_ensureIsMarkedAsSpilled);
static CogSimStackNativeEntry * NoDbgRegParms ensureSpilledSPscratchRegister(CogSimStackNativeEntry * self_in_ensureSpilledSPscratchRegister, sqInt spRegister, sqInt scratchRegister);
static sqInt NoDbgRegParms nativeFloatRegisterMask(CogSimStackNativeEntry * self_in_nativeFloatRegisterMask);
static sqInt NoDbgRegParms nativeFloatRegisterOrNone(CogSimStackNativeEntry * self_in_nativeFloatRegisterOrNone);
static CogSimStackNativeEntry * NoDbgRegParms nativePopToReg(CogSimStackNativeEntry * self_in_nativePopToReg, sqInt reg);
static CogSimStackNativeEntry * NoDbgRegParms nativePopToRegsecondReg(CogSimStackNativeEntry * self_in_nativePopToRegsecondReg, sqInt reg, sqInt secondReg);
static sqInt NoDbgRegParms nativeRegisterMask(CogSimStackNativeEntry * self_in_nativeRegisterMask);
static sqInt NoDbgRegParms nativeRegisterOrNone(CogSimStackNativeEntry * self_in_nativeRegisterOrNone);
static sqInt NoDbgRegParms nativeRegisterSecondOrNone(CogSimStackNativeEntry * self_in_nativeRegisterSecondOrNone);
static CogSimStackNativeEntry * NoDbgRegParms nativeStackPopToReg(CogSimStackNativeEntry * self_in_nativeStackPopToReg, sqInt reg);
static CogSimStackNativeEntry * NoDbgRegParms nativeStackPopToRegsecondReg(CogSimStackNativeEntry * self_in_nativeStackPopToRegsecondReg, sqInt reg, sqInt secondReg);
static sqInt NoDbgRegParms spillingNeedsScratchRegister(CogSimStackNativeEntry * self_in_spillingNeedsScratchRegister);
static sqInt NoDbgRegParms stackSpillSize(CogSimStackNativeEntry * self_in_stackSpillSize);
static sqInt NoDbgRegParms isMergeFixup(BytecodeFixup * self_in_isMergeFixup);
static AbstractInstruction * NoDbgRegParms checkLiteralforInstruction(sqInt literal, AbstractInstruction *anInstruction);
static AbstractInstruction * NoDbgRegParms checkQuickConstantforInstruction(sqInt literal, AbstractInstruction *anInstruction);
static sqInt compileBlockDispatch(void);
static void compileGetErrorCode(void);
static sqInt compileInterpreterPrimitive(void);
static sqInt NoDbgRegParms compileInterpreterPrimitiveflags(void (*primitiveRoutine)(void), sqInt flags);
static sqInt NoDbgRegParms compileMachineCodeInterpreterPrimitive(void (*primitiveRoutine)(void));
static AbstractInstruction * NoDbgRegParms compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(sqInt selector, sqInt shift, sqInt baseRegOrNone);
static void NoDbgRegParms compileOpenPICnumArgs(sqInt selector, sqInt numArgs);
static AbstractInstruction * NoDbgRegParms compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(sqInt selectorReg, sqInt shift, sqInt baseRegOrNone);
static sqInt compilePrimitive(void);
static sqInt extendedPushBytecode(void);
static sqInt extendedStoreAndPopBytecode(void);
static sqInt extendedStoreBytecode(void);
static sqInt frameOffsetOfNativeFrameMark(void);
static sqInt frameOffsetOfNativeFramePointer(void);
static sqInt frameOffsetOfNativeStackPointer(void);
static sqInt frameOffsetOfPreviousNativeStackPointer(void);
static sqInt NoDbgRegParms frameOffsetOfTemporary(sqInt index);
static sqInt genCallMappedInlinedPrimitive(void);
static sqInt genExtendedSendBytecode(void);
static sqInt genExtendedSuperBytecode(void);
static sqInt genExtJumpIfFalse(void);
static sqInt genExtJumpIfTrue(void);
static sqInt genExtNopBytecode(void);
static sqInt genExtPushCharacterBytecode(void);
static sqInt genExtPushIntegerBytecode(void);
static sqInt genExtPushLiteralBytecode(void);
static sqInt genExtPushLiteralVariableBytecode(void);
static sqInt genExtPushPseudoVariable(void);
static sqInt genExtPushReceiverVariableBytecode(void);
static sqInt genExtSendBytecode(void);
static sqInt genExtSendSuperBytecode(void);
static sqInt genExtStoreAndPopLiteralVariableBytecode(void);
static sqInt genExtStoreAndPopReceiverVariableBytecode(void);
static sqInt genExtStoreLiteralVariableBytecode(void);
static sqInt genExtStoreReceiverVariableBytecode(void);
static sqInt genExtUnconditionalJump(void);
static sqInt genFastPrimFail(void);
static void NoDbgRegParms genFastPrimTraceUsingand(sqInt r1, sqInt r2);
static sqInt genLongJumpIfFalse(void);
static sqInt genLongJumpIfTrue(void);
static sqInt genLongPushTemporaryVariableBytecode(void);
static sqInt genLongStoreAndPopTemporaryVariableBytecode(void);
static sqInt genLongStoreTemporaryVariableBytecode(void);
static sqInt genLongUnconditionalBackwardJump(void);
static sqInt genLongUnconditionalForwardJump(void);
static sqInt NoDbgRegParms genLookupForPerformNumArgs(sqInt numArgs);
static AbstractInstruction * NoDbgRegParms genMoveConstantR(sqInt constant, sqInt reg);
static sqInt NoDbgRegParms genMustBeBooleanTrampolineForcalled(sqInt boolean, char *trampolineName);
static sqInt genPrimitiveHashMultiply(void);
static void NoDbgRegParms genPrimReturnEnterCogCodeEnilopmart(sqInt profiling);
static sqInt genPushClosureTempsBytecode(void);
static sqInt genPushConstantFalseBytecode(void);
static sqInt genPushConstantNilBytecode(void);
static sqInt genPushConstantOneBytecode(void);
static sqInt genPushConstantTrueBytecode(void);
static sqInt genPushConstantZeroBytecode(void);
static sqInt genPushLiteralConstantBytecode(void);
static sqInt genPushLiteralVariable16CasesBytecode(void);
static sqInt genPushLiteralVariableBytecode(void);
static sqInt genPushQuickIntegerConstantBytecode(void);
static sqInt genPushReceiverVariableBytecode(void);
static sqInt genPushTemporaryVariableBytecode(void);
extern sqInt genQuickReturnConst(void);
extern sqInt genQuickReturnInstVar(void);
extern sqInt genQuickReturnSelf(void);
static sqInt genReturnFalse(void);
static sqInt genReturnNil(void);
static sqInt genReturnNilFromBlock(void);
static sqInt genReturnTrue(void);
static sqInt genSecondExtendedSendBytecode(void);
static sqInt genSendLiteralSelector0ArgsBytecode(void);
static sqInt genSendLiteralSelector1ArgBytecode(void);
static sqInt genSendLiteralSelector2ArgsBytecode(void);
static sqInt genShortJumpIfFalse(void);
static sqInt genShortJumpIfTrue(void);
static sqInt genShortUnconditionalJump(void);
static sqInt genSpecialSelectorEqualsEquals(void);
static sqInt genSpecialSelectorNotEqualsEquals(void);
static sqInt genSpecialSelectorSend(void);
static sqInt genStoreAndPopReceiverVariableBytecode(void);
static sqInt genStoreAndPopRemoteTempLongBytecode(void);
static sqInt genStoreAndPopTemporaryVariableBytecode(void);
static sqInt genStoreRemoteTempLongBytecode(void);
static sqInt genUnconditionalTrapBytecode(void);
static void NoDbgRegParms loadNativeArgumentAddressto(sqInt baseOffset, sqInt reg);
static void NoDbgRegParms loadNativeFramePointerInto(sqInt reg);
static void NoDbgRegParms loadNativeLocalAddressto(sqInt baseOffset, sqInt reg);
extern sqInt mapPCDataForinto(CogMethod *cogMethod, sqInt arrayObj);
static void maybeCompileAllocFillerCheck(void);
static sqInt numSpecialSelectors(void);
static usqInt NoDbgRegParms pcDataForBlockEntryMethod(sqInt blockEntryMcpc, sqInt cogMethod);
static sqInt NoDbgRegParms pcDataForAnnotationMcpcBcpcMethod(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *cogMethodArg);
static PrimitiveDescriptor * primitiveGeneratorOrNil(void);
extern void recordCallOffsetIn(CogMethod *cogMethod);
extern void rewritePrimInvocationInto(CogMethod *cogMethod, void (*primFunctionPointer)(void));
static sqInt NoDbgRegParms seemsToBeInstantiating(sqInt format);
static sqInt NoDbgRegParms v3BlockCodeSize(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static sqInt NoDbgRegParms v3LongForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static sqInt NoDbgRegParms v3LongBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static sqInt NoDbgRegParms v3ShortForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static sqInt NoDbgRegParms v4BlockCodeSize(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static sqInt NoDbgRegParms v4LongForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static sqInt NoDbgRegParms v4LongBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
extern void voidCogCompiledCode(void);
extern double getCogCodeZoneThreshold(void);
static void NoDbgRegParms manageFromto(sqInt theStartAddress, sqInt theLimitAddress);
extern sqInt setCogCodeZoneThreshold(double ratio);
static BlockStart * NoDbgRegParms addBlockStartAtnumArgsnumCopiedspan(sqInt bytecodepc, sqInt numArgs, sqInt numCopied, sqInt span);
static void NoDbgRegParms adjustArgumentsForPerform(sqInt numArgs);
static sqInt NoDbgRegParms allocateFloatRegNotConflictingWith(sqInt regMask);
static sqInt NoDbgRegParms allocateRegForStackEntryAtnotConflictingWith(sqInt index, sqInt regMask);
static sqInt NoDbgRegParms allocateRegNotConflictingWith(sqInt regMask);
static sqInt NoDbgRegParms anyReferencesToRegisterinTopNItems(sqInt reg, sqInt n);
static void NoDbgRegParms beginHighLevelCall(sqInt alignment);
extern void callCogCodePopReceiverArg0Regs(void);
extern void callCogCodePopReceiverArg1Arg0Regs(void);
static sqInt callSwitchToCStack(void);
static void callSwitchToSmalltalkStack(void);
static sqInt NoDbgRegParms compileAbstractInstructionsFromthrough(sqInt start, sqInt end);
static sqInt compileBlockBodies(void);
static void NoDbgRegParms compileBlockFrameBuild(BlockStart *blockStart);
static void NoDbgRegParms compileBlockFramelessEntry(BlockStart *blockStart);
static CogMethod * NoDbgRegParms compileCogFullBlockMethod(sqInt numCopied);
static CogMethod * NoDbgRegParms compileCogMethod(sqInt selector);
static sqInt compileEntireMethod(void);
static void compileFrameBuild(void);
static void NoDbgRegParms compileFullBlockFramelessEntry(sqInt numCopied);
static void NoDbgRegParms compileFullBlockMethodFrameBuild(sqInt numCopied);
#if IMMUTABILITY
static void compileTwoPathFrameBuild(void);
#endif /* IMMUTABILITY */
static void compileTwoPathFramelessInit(void);
static sqInt NoDbgRegParms cPICMissTrampolineFor(sqInt numArgs);
static sqInt doubleExtendedDoAnythingBytecode(void);
static sqInt duplicateTopBytecode(void);
static void endHighLevelCallWithCleanup(void);
static void endHighLevelCallWithoutCleanup(void);
static BytecodeFixup * NoDbgRegParms ensureFixupAt(sqInt targetPC);
static BytecodeFixup * NoDbgRegParms ensureNonMergeFixupAt(sqInt targetPC);
static void ensureReceiverResultRegContainsSelf(void);
static void NoDbgRegParms evaluateat(BytecodeDescriptor *descriptor, sqInt pc);
static sqInt NoDbgRegParms eventualTargetOf(sqInt targetBytecodePC);
static sqInt NoDbgRegParms freeAnyFloatRegNotConflictingWith(sqInt regMask);
static sqInt NoDbgRegParms freeAnyRegNotConflictingWith(sqInt regMask);
static sqInt genBlockReturn(void);
static void (*genCallPICEnilopmartNumArgs(sqInt numArgs))(void) ;
static sqInt genCallPrimitiveBytecode(void);
static sqInt genExternalizePointersForPrimitiveCall(void);
static sqInt genExtPushClosureBytecode(void);
static sqInt genExtPushFullClosureBytecode(void);
static void generateEnilopmarts(void);
static sqInt NoDbgRegParms generateInstructionsAt(sqInt eventualAbsoluteAddress);
static void generateMissAbortTrampolines(void);
static void generateSendTrampolines(void);
static void generateTracingTrampolines(void);
static sqInt NoDbgRegParms genForwardersInlinedIdenticalOrNotIf(sqInt orNot);
static sqInt NoDbgRegParms genIdenticalNoBranchArgIsConstantrcvrIsConstantargRegrcvrRegorNotIf(sqInt argIsConstant, sqInt rcvrIsConstant, sqInt argReg, sqInt rcvrRegOrNone, sqInt orNot);
static sqInt NoDbgRegParms genInlinedIdenticalOrNotIf(sqInt orNot);
static sqInt NoDbgRegParms genJumpBackTo(sqInt targetBytecodePC);
static sqInt NoDbgRegParms genJumpIfto(sqInt boolean, sqInt targetBytecodePC);
static sqInt NoDbgRegParms genJumpTo(sqInt targetBytecodePC);
static sqInt NoDbgRegParms genLowcodeBinaryInlinePrimitive(sqInt prim);
static sqInt NoDbgRegParms genLowcodeNullaryInlinePrimitive(sqInt prim);
static sqInt NoDbgRegParms genLowcodeTrinaryInlinePrimitive(sqInt prim);
static sqInt NoDbgRegParms genLowcodeUnaryInlinePrimitive2(sqInt prim);
static sqInt NoDbgRegParms genLowcodeUnaryInlinePrimitive3(sqInt prim);
static sqInt NoDbgRegParms genLowcodeUnaryInlinePrimitive4(sqInt prim);
static sqInt NoDbgRegParms genLowcodeUnaryInlinePrimitive5(sqInt prim);
static sqInt NoDbgRegParms genLowcodeUnaryInlinePrimitive(sqInt prim);
static sqInt NoDbgRegParms genMarshalledSendnumArgssendTable(sqInt selectorIndex, sqInt numArgs, sqInt *sendTable);
static sqInt NoDbgRegParms genMethodAbortTrampolineFor(sqInt numArgs);
static sqInt NoDbgRegParms genPICAbortTrampolineFor(sqInt numArgs);
static sqInt NoDbgRegParms genPICMissTrampolineFor(sqInt numArgs);
static sqInt genPopStackBytecode(void);
static sqInt genPrimitiveClosureValue(void);
static sqInt genPrimitiveFullClosureValue(void);
static sqInt genPrimitivePerform(void);
static sqInt genPushActiveContextBytecode(void);
static sqInt genPushClosureCopyCopiedValuesBytecode(void);
static sqInt NoDbgRegParms genPushLiteralIndex(sqInt literalIndex);
static sqInt NoDbgRegParms genPushLiteralVariable(sqInt literalIndex);
static sqInt NoDbgRegParms genPushLiteral(sqInt literal);
static sqInt NoDbgRegParms genPushMaybeContextReceiverVariable(sqInt slotIndex);
static sqInt genPushNewArrayBytecode(void);
static sqInt genPushReceiverBytecode(void);
static sqInt NoDbgRegParms genPushReceiverVariable(sqInt index);
static void genPushRegisterArgs(void);
static sqInt genPushRemoteTempLongBytecode(void);
static sqInt NoDbgRegParms genPushTemporaryVariable(sqInt index);
static sqInt genReturnReceiver(void);
static sqInt genReturnTopFromBlock(void);
static sqInt genReturnTopFromMethod(void);
static sqInt NoDbgRegParms genSendDirectedSupernumArgs(sqInt selectorIndex, sqInt numArgs);
static sqInt NoDbgRegParms genSendSupernumArgs(sqInt selectorIndex, sqInt numArgs);
static sqInt NoDbgRegParms genSendTrampolineFornumArgscalledargargargarg(void *aRoutine, sqInt numArgs, char *aString, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3);
static sqInt NoDbgRegParms genSendnumArgs(sqInt selectorIndex, sqInt numArgs);
static sqInt genSpecialSelectorArithmetic(void);
static sqInt genSpecialSelectorClass(void);
static sqInt genSpecialSelectorComparison(void);
static sqInt genStaticallyResolvedSpecialSelectorComparison(void);
static sqInt NoDbgRegParms genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt litVarIndex, sqInt needsStoreCheck, sqInt needsImmCheck);
static sqInt NoDbgRegParms genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt slotIndex, sqInt needsStoreCheck, sqInt needsImmCheck);
static sqInt NoDbgRegParms genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt slotIndex, sqInt needsStoreCheck, sqInt needsImmCheck);
static sqInt NoDbgRegParms genStorePopRemoteTempAtneedsStoreCheck(sqInt popBoolean, sqInt slotIndex, sqInt remoteTempIndex, sqInt needsStoreCheck);
static sqInt NoDbgRegParms genStorePopTemporaryVariable(sqInt popBoolean, sqInt tempIndex);
static sqInt genUpArrowReturn(void);
static void NoDbgRegParms initSimStackForFramefulMethod(sqInt startpc);
static void NoDbgRegParms initSimStackForFramelessBlock(sqInt startpc);
static void NoDbgRegParms initSimStackForFramelessMethod(sqInt startpc);
static void leaveNativeFrame(void);
static sqInt liveFloatRegisters(void);
static sqInt liveRegisters(void);
static sqInt NoDbgRegParms mapDeadDescriptorIfNeeded(BytecodeDescriptor *descriptor);
static void NoDbgRegParms marshallSendArguments(sqInt numArgs);
static sqInt maybeCompilingFirstPassOfBlockWithInitialPushNil(void);
static sqInt NoDbgRegParms mergeWithFixupIfRequired(BytecodeFixup *fixup);
static sqInt NoDbgRegParms methodAbortTrampolineFor(sqInt numArgs);
static sqInt methodFoundInvalidPostScan(void);
static sqInt NoDbgRegParms needsFrameIfMod16GENumArgs(sqInt stackDelta);
static sqInt NoDbgRegParms needsFrameIfStackGreaterThanOne(sqInt stackDelta);
static sqInt NoDbgRegParms numberOfSpillsInTopNItems(sqInt n);
static sqInt NoDbgRegParms picAbortTrampolineFor(sqInt numArgs);
static sqInt prevInstIsPCAnnotated(void);
static sqInt receiverIsInReceiverResultReg(void);
static void NoDbgRegParms reinitializeFixupsFromthrough(sqInt start, sqInt end);
static sqInt NoDbgRegParms scanBlock(BlockStart *blockStart);
static sqInt scanMethod(void);
static sqInt NoDbgRegParms squeakV3orSistaV1PushNilSizenumInitialNils(sqInt aMethodObj, sqInt numInitialNils);
static sqInt NoDbgRegParms squeakV3orSistaV1NumPushNils(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj);
static void NoDbgRegParms ssAllocateCallReg(sqInt requiredReg);
static void NoDbgRegParms ssAllocateCallRegand(sqInt requiredReg1, sqInt requiredReg2);
static void NoDbgRegParms ssAllocateCallRegandand(sqInt requiredReg1, sqInt requiredReg2, sqInt requiredReg3);
static void NoDbgRegParms ssAllocateRequiredFloatRegMaskupThroughupThroughNative(sqInt requiredRegsMask, sqInt stackPtr, sqInt nativeStackPtr);
static void NoDbgRegParms ssAllocateRequiredFloatReg(sqInt requiredReg);
static void NoDbgRegParms ssAllocateRequiredRegMaskupThroughupThroughNative(sqInt requiredRegsMask, sqInt stackPtr, sqInt nativeStackPtr);
static void NoDbgRegParms ssAllocateRequiredReg(sqInt requiredReg);
static void NoDbgRegParms ssAllocateRequiredRegand(sqInt requiredReg1, sqInt requiredReg2);
static void NoDbgRegParms ssAllocateRequiredRegupThrough(sqInt requiredReg, sqInt stackPtr);
static void NoDbgRegParms ssFlushUpThroughReceiverVariable(sqInt slotIndex);
static void NoDbgRegParms ssFlushUpThroughTemporaryVariable(sqInt tempIndex);
static void NoDbgRegParms ssNativeFlushTo(sqInt index);
static void NoDbgRegParms ssNativePop(sqInt n);
static void NoDbgRegParms ssNativePush(sqInt n);
static CogSimStackNativeEntry * ssNativeTop(void);
static CogSimStackNativeEntry * NoDbgRegParms ssNativeValue(sqInt n);
static void NoDbgRegParms ssPopNativeSize(sqInt popSize);
static void NoDbgRegParms ssPop(sqInt n);
static sqInt NoDbgRegParms ssPushAnnotatedConstant(sqInt literal);
static sqInt NoDbgRegParms ssPushBaseoffset(sqInt reg, sqInt offset);
static sqInt NoDbgRegParms ssPushConstant(sqInt literal);
static sqInt NoDbgRegParms ssPushDesc(SimStackEntry simStackEntry);
static sqInt NoDbgRegParms ssPushNativeConstantFloat32(float aFloat32);
static sqInt NoDbgRegParms ssPushNativeConstantFloat64(double aFloat64);
static sqInt NoDbgRegParms ssPushNativeConstantInt32(sqInt anInt32);
static sqInt NoDbgRegParms ssPushNativeConstantInt64(sqLong anInt64);
static sqInt NoDbgRegParms ssPushNativeConstantPointer(sqInt aNativePointer);
static sqInt NoDbgRegParms ssPushNativeRegisterDoubleFloat(sqInt reg);
static sqInt NoDbgRegParms ssPushNativeRegisterSingleFloat(sqInt reg);
static sqInt NoDbgRegParms ssPushNativeRegister(sqInt reg);
static sqInt NoDbgRegParms ssPushNativeRegistersecondRegister(sqInt reg, sqInt secondReg);
static sqInt NoDbgRegParms ssPushRegister(sqInt reg);
static void NoDbgRegParms ssPush(sqInt n);
static SimStackEntry ssSelfDescriptor(void);
static void NoDbgRegParms ssStoreAndReplacePoptoReg(sqInt popBoolean, sqInt reg);
static sqInt NoDbgRegParms ssStorePoptoPreferredReg(sqInt popBoolean, sqInt preferredReg);
static void NoDbgRegParms ssStorePoptoReg(sqInt popBoolean, sqInt reg);
static CogSimStackEntry * ssTop(void);
static CogSimStackEntry * NoDbgRegParms ssValue(sqInt n);
static sqInt NoDbgRegParms stackEntryIsBoolean(CogSimStackEntry *simStackEntry);
static sqInt tempsValidAndVolatileEntriesSpilled(void);
static sqInt NoDbgRegParms tryCollapseTempVectorInitializationOfSize(sqInt slots);
static sqInt violatesEnsureSpilledSpillAssert(void);
static void voidReceiverResultRegContainsSelf(void);


/*** Variables ***/
static AbstractInstruction * abstractOpcodes;
static usqInt allocationThreshold;
static AbstractInstruction aMethodLabel;
static AbstractInstruction * const backEnd = &aMethodLabel;
static usqInt baseAddress;
static sqInt blockCount;
static AbstractInstruction * blockEntryLabel;
static AbstractInstruction * blockEntryNoContextSwitch;
sqInt blockNoContextSwitchOffset;
static BlockStart * blockStarts;
static sqInt breakBlock;
static sqInt breakMethod;
sqInt breakPC;
static sqInt byte0;
static sqInt byte1;
static sqInt byte2;
static sqInt byte3;
static sqInt bytecodePC;
static sqInt bytecodeSetOffset;
void * CFramePointer;
void * CStackPointer;
sqInt cbEntryOffset;
sqInt cbNoSwitchEntryOffset;
sqInt ceBaseFrameReturnTrampoline;
static sqInt ceByteSizeOfTrampoline;
void (*ceCall0ArgsPIC)(void);
void (*ceCall1ArgsPIC)(void);
void (*ceCall2ArgsPIC)(void);
void (*ceCallCogCodePopReceiverAndClassRegs)(void);
void (*ceCallCogCodePopReceiverArg0Regs)(void);
void (*ceCallCogCodePopReceiverArg1Arg0Regs)(void);
void (*ceCallCogCodePopReceiverReg)(void);
sqInt ceCannotResumeTrampoline;
void (*ceCaptureCStackPointers)(void);
static usqIntptr_t (*ceCheckFeaturesFunction)(void);
sqInt ceCheckForInterruptTrampoline;
static sqInt ceCPICMissTrampoline;
void (*ceEnterCogCodePopReceiverReg)(void);
static sqInt ceFetchContextInstVarTrampoline;
static sqInt ceFFICalloutTrampoline;
static sqInt ceFloatObjectOfTrampoline;
static sqInt ceFloatValueOfTrampoline;
static void (*ceFlushICache)(usqIntptr_t from, usqIntptr_t to);
static sqInt ceFreeTrampoline;
usqIntptr_t (*ceGetFP)(void);
usqIntptr_t (*ceGetSP)(void);
static sqInt ceInlineNewHashTrampoline;
static sqInt ceInstantiateClassIndexableSizeTrampoline;
static sqInt ceInstantiateClassTrampoline;
static sqInt ceLargeActiveContextInBlockTrampoline;
static sqInt ceLargeActiveContextInFullBlockTrampoline;
static sqInt ceLargeActiveContextInMethodTrampoline;
static sqInt ceMallocTrampoline;
static sqInt ceMethodAbortTrampoline;
static sqInt ceNewHashTrampoline;
static sqInt ceNonLocalReturnTrampoline;
static sqInt cePICAbortTrampoline;
static sqInt cePositive32BitIntegerTrampoline;
static sqInt cePositive32BitValueOfTrampoline;
static sqInt cePositive64BitIntegerTrampoline;
static sqInt cePositive64BitValueOfTrampoline;
static sqInt cePrimReturnEnterCogCode;
static sqInt cePrimReturnEnterCogCodeProfiling;
static sqInt ceReapAndResetErrorCodeTrampoline;
sqInt ceReturnToInterpreterTrampoline;
static sqInt ceScheduleScavengeTrampoline;
static sqInt ceSendMustBeBooleanAddFalseTrampoline;
static sqInt ceSendMustBeBooleanAddTrueTrampoline;
static sqInt ceSigned32BitIntegerTrampoline;
static sqInt ceSigned32BitValueOfTrampoline;
static sqInt ceSigned64BitIntegerTrampoline;
static sqInt ceSigned64BitValueOfTrampoline;
static sqInt ceSmallActiveContextInBlockTrampoline;
static sqInt ceSmallActiveContextInFullBlockTrampoline;
static sqInt ceSmallActiveContextInMethodTrampoline;
static sqInt ceStoreCheckContextReceiverTrampoline;
static sqInt ceStoreCheckTrampoline;
static sqInt ceStoreContextInstVarTrampoline;
#if IMMUTABILITY
sqInt ceStoreTrampolines[5];
#endif
static sqInt ceTraceBlockActivationTrampoline;
static sqInt ceTraceLinkedSendTrampoline;
static sqInt ceTraceStoreTrampoline;
usqIntptr_t (*ceTryLockVMOwner)(void);
void (*ceUnlockVMOwner)(void);
sqInt cFramePointerInUse;
static sqInt checkedEntryAlignment;
static sqInt closedPICSize;
sqInt cmEntryOffset;
sqInt cmNoCheckEntryOffset;
static sqInt codeBase;
static sqInt codeModified;
static sqInt cogConstituentIndex;
static sqInt compactionInProgress;
static sqInt compilationPass;
static sqInt compilationTrace;
static sqInt cPICCaseSize;
static sqInt cPICEndOfCodeOffset;
static sqInt cPICEndSize;
static sqInt cPICPrototype;
static const int cStackAlignment = STACK_ALIGN_BYTES;
static sqInt currentCallCleanUpSize;
static sqInt deadCode;
static sqInt debugBytecodePointers;
static sqInt debugFixupBreaks;
static sqInt debugOpcodeIndices;
usqIntptr_t debugPrimCallStackOffset;
static sqInt debugStackPointers;
static sqInt directedSendUsesBinding;
static sqInt directedSuperBindingSendTrampolines[NumSendTrampolines];
static sqInt directedSuperSendTrampolines[NumSendTrampolines];
static sqInt disassemblingMethod;
static AbstractInstruction * endCPICCase0;
static sqInt endPC;
static AbstractInstruction * entry;
static sqInt entryPointMask;
static CogMethod * enumeratingCogMethod;
static sqInt expectedFPAlignment;
static sqInt expectedSPAlignment;
static sqInt extA;
static sqInt extB;
static sqInt externalPrimCallOffsets[MaxNumArgs + 1];
static sqInt externalPrimJumpOffsets[MaxNumArgs + 1];
static sqInt externalSetPrimOffsets[MaxNumArgs + 1];
static sqInt firstCPICCaseOffset;
static sqInt firstSend;
static BytecodeFixup * fixups;
static AbstractInstruction * fullBlockEntry;
static AbstractInstruction * fullBlockNoContextSwitchEntry;
static BytecodeDescriptor generatorTable[512] = {
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushReceiverBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantTrueBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantFalseBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantNilBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushQuickIntegerConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushQuickIntegerConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushQuickIntegerConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushQuickIntegerConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genReturnReceiver, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTrue, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnFalse, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnNil, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTopFromMethod, 0, needsFrameIfInBlock, -1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTopFromBlock, 0, needsFrameNever, -1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ extendedPushBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ extendedStoreBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 0, 0 },
	{ extendedStoreAndPopBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 0, 0 },
	{ genExtendedSendBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ doubleExtendedDoAnythingBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtendedSuperBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 1, 0, 0 },
	{ genSecondExtendedSendBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genPopStackBytecode, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ duplicateTopBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushActiveContextBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushNewArrayBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genCallPrimitiveBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushClosureCopyCopiedValuesBytecode, v3BlockCodeSize, 0, 0, 0, 4, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalBackwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalBackwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalBackwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalBackwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalForwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalForwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalForwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongUnconditionalForwardJump, v3LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongJumpIfTrue, v3LongForwardBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfTrue, v3LongForwardBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfTrue, v3LongForwardBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfTrue, v3LongForwardBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfFalse, v3LongForwardBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfFalse, v3LongForwardBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfFalse, v3LongForwardBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genLongJumpIfFalse, v3LongForwardBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, AddRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, SubRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpLess, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpGreater, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpLessOrEqual, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpGreaterOrEqual, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpZero, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpNonZero, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, AndRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, OrRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorEqualsEquals, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorClass, 0, needsFrameIfStackGreaterThanOne, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorNotEqualsEquals, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushReceiverVariableBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralVariable16CasesBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushLiteralConstantBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushTemporaryVariableBytecode, 0, needsFrameIfMod16GENumArgs, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushReceiverBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantTrueBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantFalseBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantNilBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantZeroBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPushConstantOneBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushPseudoVariable, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ duplicateTopBytecode, 0, needsFrameNever, 1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ genReturnReceiver, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTrue, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnFalse, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnNil, 0, needsFrameIfInBlock, 0, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnTopFromMethod, 0, needsFrameIfInBlock, -1, 0, 1, 0, 0, 1, 0, 0, 1, 0, 0, 0, 0 },
	{ genReturnNilFromBlock, 0, needsFrameNever, -1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 },
	{ genReturnTopFromBlock, 0, needsFrameNever, -1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtNopBytecode, 0, needsFrameNever, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, AddRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, SubRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpLess, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpGreater, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpLessOrEqual, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpGreaterOrEqual, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpZero, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorComparison, 0, 0, 0, JumpNonZero, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, AndRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorArithmetic, 0, 0, 0, OrRR, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorEqualsEquals, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorClass, 0, needsFrameIfStackGreaterThanOne, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorNotEqualsEquals, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSpecialSelectorSend, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector0ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector1ArgBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genSendLiteralSelector2ArgsBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortUnconditionalJump, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfTrue, v3ShortForwardBranchDistance, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genShortJumpIfFalse, v3ShortForwardBranchDistance, 0, 0, 0, 1, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopReceiverVariableBytecode, 0, needsFrameIfImmutability, -1, 0, 1, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 1, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genPopStackBytecode, 0, needsFrameNever, -1, 0, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genUnconditionalTrapBytecode, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 1, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ extABytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ extBBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ genExtPushReceiverVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0 },
	{ genExtPushLiteralVariableBytecode, 0, needsFrameNever, 1, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushLiteralBytecode, 0, needsFrameNever, 1, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genLongPushTemporaryVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ genPushNewArrayBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushIntegerBytecode, 0, needsFrameNever, 1, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushCharacterBytecode, 0, needsFrameNever, 1, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtSendBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtSendSuperBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genCallMappedInlinedPrimitive, 0, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 1 },
	{ genExtUnconditionalJump, v4LongBranchDistance, 0, 0, 0, 2, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtJumpIfTrue, v4LongBranchDistance, 0, 0, 0, 2, 1, 0, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtJumpIfFalse, v4LongBranchDistance, 0, 0, 0, 2, 0, 1, 0, 0, 1, 0, 0, 0, 0, 0 },
	{ genExtStoreAndPopReceiverVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 0, 0 },
	{ genExtStoreAndPopLiteralVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 0, 0, 0 },
	{ genLongStoreAndPopTemporaryVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtStoreReceiverVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 1, 0, 0 },
	{ genExtStoreLiteralVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, IMMUTABILITY, 0, 0, 0, 0, 0 },
	{ genLongStoreTemporaryVariableBytecode, 0, 0, 0, 0, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 2, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ genCallPrimitiveBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1 },
	{ genExtPushFullClosureBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genExtPushClosureBytecode, v4BlockCodeSize, 0, 0, 0, 3, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0 },
	{ genPushRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ genStoreAndPopRemoteTempLongBytecode, 0, 0, 0, 0, 3, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 3, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 },
	{ unknownBytecode, 0, 0, 0, Nop, 3, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0 }
};
static sqInt guardPageSize;
static sqInt hasNativeFrame;
static sqInt hasYoungReferent;
static sqInt inBlock;
static sqInt initialPC;
static sqInt introspectionData;
static sqInt introspectionDataIndex;
static int labelCounter;
static sqInt lastSend;
static usqInt limitAddress;
static sqInt maxLitIndex;
static sqInt methodAbortTrampolines[4];
static sqInt methodBytesFreedSinceLastCompaction;
static sqInt methodCount;
static sqInt methodHeader;
static AbstractInstruction * const methodLabel = &aMethodLabel;
static sqInt methodObj;
static sqInt methodOrBlockNumArgs;
static sqInt methodOrBlockNumTemps;
static sqInt methodZoneBase;
static usqIntptr_t minValidCallAddress;
sqInt missOffset;
static usqInt mzFreeStart;
static sqInt needsFrame;
static AbstractInstruction * noCheckEntry;
static sqInt numAbstractOpcodes;
static sqInt numExtB;
static usqInt objectReferencesInRuntime[NumObjRefsInRuntime+1];
static sqInt opcodeIndex;
static CogMethod *openPICList = 0;
static sqInt openPICSize;
static sqInt ordinarySendTrampolines[NumSendTrampolines];
static sqInt picAbortTrampolines[4];
static AbstractInstruction * picInterpretAbort;
static sqInt picMissTrampolines[4];
static AbstractInstruction * picMNUAbort;
static void (*postCompileHook)(CogMethod *);
static BytecodeDescriptor * prevBCDescriptor;
static AbstractInstruction * primInvokeInstruction;
static sqInt primitiveIndex;
static AbstractInstruction * primSetFunctionLabel;
void (*realCECallCogCodePopReceiverAndClassRegs)(void);
void (*realCECallCogCodePopReceiverArg0Regs)(void);
void (*realCECallCogCodePopReceiverArg1Arg0Regs)(void);
void (*realCECallCogCodePopReceiverReg)(void);
void (*realCEEnterCogCodePopReceiverReg)(void);
static sqInt receiverTags;
static sqInt regArgsHaveBeenPushed;
static sqInt runtimeObjectRefIndex;
static AbstractInstruction * sendMiss;
static sqInt simNativeSpillBase;
static CogSimStackNativeEntry simNativeStack[70];
static sqInt simNativeStackPtr;
static sqInt simNativeStackSize;
static sqInt simSpillBase;
static SimStackEntry simStack[70];
static sqInt simStackPtr;
static AbstractInstruction * stackCheckLabel;
static AbstractInstruction * stackOverflowCall;
static sqInt superSendTrampolines[NumSendTrampolines];
static sqInt tempOop;
static float thresholdRatio = 0.5f;
int traceFlags = 8 /* prim trace log on by default */;
sqInt traceStores;
static char *trampolineAddresses[NumTrampolines*2];
static sqInt trampolineTableIndex;
static sqInt uncheckedEntryAlignment;
static usqInt unpairedMethodList;
static sqInt useTwoPaths;
static usqInt youngReferrers;


/*** Macros ***/
#define cPICNumCases stackCheckOffset
#define cPICNumCasesHack hack hack hack i.e. the getter macro does all the work
#define abstractInstructionAt(index) (&abstractOpcodes[index])
#define allocateBlockStarts(numBlocks) do { \
		blockStarts = (numBlocks) ? alloca(sizeof(BlockStart) * (numBlocks)) : 0; \
} while (0)
#define backEnd() backEnd
#define blockAlignment(self) 8
#define blockStartAt(index) (&blockStarts[index])
#define breakOnImplicitReceiver() (traceFlags & 64)
#define ceBaseFrameReturnPC() ceBaseFrameReturnTrampoline
#define ceCannotResumePC() ((usqInt)ceCannotResumeTrampoline)
#define ceCheckFeatures() ceCheckFeaturesFunction()
#define ceReturnToInterpreterPC() ((usqInt)ceReturnToInterpreterTrampoline)
#define cFramePointerAddress() ((usqIntptr_t)&CFramePointer)
#define compileSendTrace() ((traceFlags & 258) == 258)
#define cr() putchar('\n')
#define cStackPointerAddress() ((usqIntptr_t)&CStackPointer)
#define entryOffset() cmEntryOffset
#define generatorAt(index) (&generatorTable[index])
#define getCFramePointer() CFramePointer
#define getCStackPointer() CStackPointer
#define getIsObjectReference() 2
#define halt() warning("halt")
#define haltmsg(msg) warning("halt: " msg)
#define interpretOffset() missOffset
#define maxCogCodeSize() (16*1024*1024)
#define maybeBreakGeneratingAt(address) 0
#define maybeHaltIfDebugPC() 0
#define methodLabel() methodLabel
#define methodZoneBase() methodZoneBase
#define minCallAddress() minValidCallAddress
#define noCheckEntryOffset() cmNoCheckEntryOffset
#define noContextSwitchBlockEntryOffset() blockNoContextSwitchOffset
#define notYetImplemented() warning("not yet implemented")
#define printNum(n) printf("%ld", (long) n)
#define printOnTrace() (traceFlags & 1)
#define print(aString) printf("%s", aString)
#define recordBlockTrace() (traceFlags & 4)
#define recordEventTrace() (traceFlags & 16)
#define recordOverflowTrace() (traceFlags & 32)
#define recordPrimTrace() (traceFlags & 8)
#define recordSendTrace() (traceFlags & 2)
#define reportError(n) warning("compilation error")
#define setCFramePointer(theFP) (CFramePointer = (void *)(theFP))
#define setCStackPointer(theSP) (CStackPointer = (void *)(theSP))
#define tryLockVMOwner() (ceTryLockVMOwner() != 0)
#define unlockVMOwner() ceUnlockVMOwner()
#define nextOpenPIC methodObject
#define nextOpenPICHack hack hack hack i.e. the getter macro does all the work
#define freeStart() mzFreeStart
#define limitZony() ((CogMethod *)mzFreeStart)
#define methodBytesFreedSinceLastCompaction() methodBytesFreedSinceLastCompaction
#define roundUpLength(numBytes) ((numBytes) + 7 & -8)
#define youngReferrers() youngReferrers
#define flushICacheFromto(me,startAddress,endAddress) cacheflush((char*) startAddress, endAddress - startAddress, ICACHE)
#define maybeConstant(sse) ((sse)->constant)
#define fullBlockEntryOffset() cbEntryOffset
#define fullBlockNoContextSwitchEntryOffset() cbNoSwitchEntryOffset
#define fixupAtIndex(index) (&fixups[index])
#define simNativeStackAt(index) (simNativeStack + (index))
#define simSelf() simStack
#define simStackAt(index) (simStack + (index))
#define traceDescriptor(ign) 0
#define traceFixupmerge(igu,ana) 0
#define traceMerge(ign) 0
#define traceSimStack() 0
#define traceSpill(ign) 0
#define allocatype(numElements, elementType) alloca((numElements)*sizeof(elementType))
#define numElementsIn(anArray) (sizeof(anArray)/sizeof(anArray[0]))
#define oopisGreaterThanOrEqualTo(anOop,otherOop) ((usqInt)(anOop) >= (usqInt)(otherOop))
#define oopisGreaterThanOrEqualToandLessThanOrEqualTo(anOop,baseOop,limitOop) ((usqInt)(anOop) >= (usqInt)(baseOop) && (usqInt)(anOop) <= (usqInt)(limitOop))
#define oopisGreaterThanOrEqualToandLessThan(anOop,baseOop,limitOop) ((usqInt)(anOop) >= (usqInt)(baseOop) && (usqInt)(anOop) < (usqInt)(limitOop))
#define oopisGreaterThan(anOop,otherOop) ((usqInt)(anOop) > (usqInt)(otherOop))
#define oopisGreaterThanandLessThan(anOop,baseOop,limitOop) ((usqInt)(anOop) > (usqInt)(baseOop) && (usqInt)(anOop) < (usqInt)(limitOop))
#define oopisLessThanOrEqualTo(anOop,otherOop) ((usqInt)(anOop) <= (usqInt)(otherOop))
#define oopisLessThan(anOop,otherOop) ((usqInt)(anOop) < (usqInt)(otherOop))


	/* CogAbstractInstruction>>#addDependent: */
static AbstractInstruction * NoDbgRegParms
addDependent(AbstractInstruction * self_in_addDependent, AbstractInstruction *anInstruction)
{
	if (!(((self_in_addDependent->dependent)) == null)) {
		(anInstruction->dependent = (self_in_addDependent->dependent));
	}
	return ((self_in_addDependent->dependent) = anInstruction);
}


/*	Answer an unused abstract register in the liveRegMask.
	Subclasses with more registers can override to answer them. */

	/* CogAbstractInstruction>>#availableFloatRegisterOrNoneFor: */
static sqInt NoDbgRegParms
availableFloatRegisterOrNoneFor(AbstractInstruction * self_in_availableFloatRegisterOrNoneFor, sqInt liveRegsMask)
{
	if (!(liveRegsMask & (1U << DPFPReg0))) {
		return DPFPReg0;
	}
	if (!(liveRegsMask & (1U << DPFPReg1))) {
		return DPFPReg1;
	}
	if (!(liveRegsMask & (1U << DPFPReg2))) {
		return DPFPReg2;
	}
	if (!(liveRegsMask & (1U << DPFPReg3))) {
		return DPFPReg3;
	}
	if (!(liveRegsMask & (1U << DPFPReg4))) {
		return DPFPReg4;
	}
	if (!(liveRegsMask & (1U << DPFPReg5))) {
		return DPFPReg5;
	}
	if (!(liveRegsMask & (1U << DPFPReg6))) {
		return DPFPReg6;
	}
	if (!(liveRegsMask & (1U << DPFPReg7))) {
		return DPFPReg7;
	}
	return NoReg;
}


/*	Answer an unused abstract register in the liveRegMask.
	Subclasses with more registers can override to answer them.
	N.B. Do /not/ allocate TempReg. */

	/* CogAbstractInstruction>>#availableRegisterOrNoneFor: */
static sqInt NoDbgRegParms
availableRegisterOrNoneFor(AbstractInstruction * self_in_availableRegisterOrNoneFor, sqInt liveRegsMask)
{
	if (!(liveRegsMask & (1U << Arg1Reg))) {
		return Arg1Reg;
	}
	if (!(liveRegsMask & (1U << Arg0Reg))) {
		return Arg0Reg;
	}
	if (!(liveRegsMask & (1U << SendNumArgsReg))) {
		return SendNumArgsReg;
	}
	if (!(liveRegsMask & (1U << ClassReg))) {
		return ClassReg;
	}
	if (!(liveRegsMask & (1U << ReceiverResultReg))) {
		return ReceiverResultReg;
	}
	return NoReg;
}


/*	For out-of-line literal support, clone a literal from a literal. */

	/* CogAbstractInstruction>>#cloneLiteralFrom: */
static AbstractInstruction * NoDbgRegParms
cloneLiteralFrom(AbstractInstruction * self_in_cloneLiteralFrom, AbstractInstruction *existingLiteral)
{
	assert((((existingLiteral->opcode)) == Literal)
	 && ((((self_in_cloneLiteralFrom->dependent)) == null)
	 && (((self_in_cloneLiteralFrom->address)) == null)));
	(self_in_cloneLiteralFrom->opcode) = Literal;
	(self_in_cloneLiteralFrom->annotation) = (existingLiteral->annotation);
	((self_in_cloneLiteralFrom->operands))[0] = (((existingLiteral->operands))[0]);
	((self_in_cloneLiteralFrom->operands))[1] = (((existingLiteral->operands))[1]);
	((self_in_cloneLiteralFrom->operands))[2] = (((existingLiteral->operands))[2]);
	return self_in_cloneLiteralFrom;
}


/*	Generic register swap code. Subclasses for processors that have a true
	exchange operation will override to use it. */

	/* CogAbstractInstruction>>#genSwapR:R:Scratch: */
static AbstractInstruction * NoDbgRegParms
genSwapRRScratch(AbstractInstruction * self_in_genSwapRRScratch, sqInt regA, sqInt regB, sqInt regTmp)
{
    AbstractInstruction *first;

	first = genoperandoperand(MoveRR, regA, regTmp);
	genoperandoperand(MoveRR, regB, regA);
	genoperandoperand(MoveRR, TempReg, regB);
	return first;
}

	/* CogAbstractInstruction>>#genWriteCResultIntoReg: */
static AbstractInstruction * NoDbgRegParms
genWriteCResultIntoReg(AbstractInstruction * self_in_genWriteCResultIntoReg, sqInt abstractRegister)
{
    sqInt cResultReg;

	cResultReg = V0;
	if (abstractRegister != cResultReg) {
		genoperandoperand(MoveRR, cResultReg, abstractRegister);
	}
	return self_in_genWriteCResultIntoReg;
}

	/* CogAbstractInstruction>>#genWriteCSecondResultIntoReg: */
static AbstractInstruction * NoDbgRegParms
genWriteCSecondResultIntoReg(AbstractInstruction * self_in_genWriteCSecondResultIntoReg, sqInt abstractRegister)
{
    sqInt cResultReg;

	cResultReg = cResultRegisterHigh();
	if (abstractRegister != cResultReg) {
		genoperandoperand(MoveRR, cResultReg, abstractRegister);
	}
	return self_in_genWriteCSecondResultIntoReg;
}


/*	For out-of-line literal support, initialize a sharable literal. */

	/* CogAbstractInstruction>>#initializeSharableLiteral: */
static AbstractInstruction * NoDbgRegParms
initializeSharableLiteral(AbstractInstruction * self_in_initializeSharableLiteral, sqInt literal)
{
	(self_in_initializeSharableLiteral->opcode) = Literal;

	/* separate := nil for Slang */
	(self_in_initializeSharableLiteral->annotation) = null;
	(self_in_initializeSharableLiteral->address) = null;
	(self_in_initializeSharableLiteral->dependent) = null;
	((self_in_initializeSharableLiteral->operands))[0] = literal;
	((self_in_initializeSharableLiteral->operands))[1] = 1;
	((self_in_initializeSharableLiteral->operands))[2] = -1;
	return self_in_initializeSharableLiteral;
}


/*	For out-of-line literal support, initialize an unsharable literal. */

	/* CogAbstractInstruction>>#initializeUniqueLiteral: */
static AbstractInstruction * NoDbgRegParms
initializeUniqueLiteral(AbstractInstruction * self_in_initializeUniqueLiteral, sqInt literal)
{
	(self_in_initializeUniqueLiteral->opcode) = Literal;

	/* separate := nil for Slang */
	(self_in_initializeUniqueLiteral->annotation) = null;
	(self_in_initializeUniqueLiteral->address) = null;
	(self_in_initializeUniqueLiteral->dependent) = null;
	((self_in_initializeUniqueLiteral->operands))[0] = literal;
	((self_in_initializeUniqueLiteral->operands))[1] = 0;
	((self_in_initializeUniqueLiteral->operands))[2] = -1;
	return self_in_initializeUniqueLiteral;
}


/*	Answer if an address can be accessed using the offset in a MoveMw:r:R: or
	similar instruction.
	We assume this is true for 32-bit processors and expect 64-bit processors
	to answer false
	for values in the interpreter or the object memory. */

	/* CogAbstractInstruction>>#isWithinMwOffsetRange: */
static sqInt NoDbgRegParms
isWithinMwOffsetRange(AbstractInstruction * self_in_isWithinMwOffsetRange, sqInt anAddress)
{
	return 1;
}


/*	Set the target of a jump instruction. These all have the target in the
	first operand. */

	/* CogAbstractInstruction>>#jmpTarget: */
static AbstractInstruction * NoDbgRegParms
jmpTarget(AbstractInstruction * self_in_jmpTarget, AbstractInstruction *anAbstractInstruction)
{
	((self_in_jmpTarget->operands))[0] = (((usqInt)anAbstractInstruction));
	return anAbstractInstruction;
}

	/* CogAbstractInstruction>>#resolveJumpTarget */
static AbstractInstruction * NoDbgRegParms
resolveJumpTarget(AbstractInstruction * self_in_resolveJumpTarget)
{
    BytecodeFixup *fixup;

	assert(isJump(self_in_resolveJumpTarget));
	fixup = ((BytecodeFixup *) (((self_in_resolveJumpTarget->operands))[0]));
	if (addressIsInFixups(fixup)) {
		assert(addressIsInInstructions((fixup->targetInstruction)));
		jmpTarget(self_in_resolveJumpTarget, (fixup->targetInstruction));
	}
	return self_in_resolveJumpTarget;
}


/*	Rewrite a CallFull instruction to call a different target. This variant is
	used to rewrite cached primitive calls.
	Answer the extent of the code change which is used to compute the range of
	the icache to flush.
	This defaults to rewriteCallAt:target:; processors that differentiate
	between Call and CallFull will override. */

	/* CogAbstractInstruction>>#rewriteCallFullAt:target: */
static sqInt NoDbgRegParms
rewriteCallFullAttarget(AbstractInstruction * self_in_rewriteCallFullAttarget, sqInt callSiteReturnAddress, sqInt callTargetAddress)
{
	return rewriteCallAttarget(self_in_rewriteCallFullAttarget, callSiteReturnAddress, callTargetAddress);
}


/*	Rewrite a JumpFull instruction to jump to a different target. This variant
	is used to rewrite cached primitive calls.
	Answer the extent of the code change which is used to compute the range of
	the icache to flush.
	This defaults to rewriteJumpLongAt:target:; processors that differentiate
	between Jump and JumpFull will override. */

	/* CogAbstractInstruction>>#rewriteJumpFullAt:target: */
static sqInt NoDbgRegParms
rewriteJumpFullAttarget(AbstractInstruction * self_in_rewriteJumpFullAttarget, sqInt callSiteReturnAddress, sqInt callTargetAddress)
{
	return rewriteJumpLongAttarget(self_in_rewriteJumpFullAttarget, callSiteReturnAddress, callTargetAddress);
}


/*	A hack hook to allow ARM to override the simulated address for the
	short-cut trampolines,
	and to allow x64 to address CStackPointer and CFramePointer relative to
	VarBaseReg. 
 */

	/* CogAbstractInstruction>>#wantsNearAddressFor: */
static sqInt NoDbgRegParms
wantsNearAddressFor(AbstractInstruction * self_in_wantsNearAddressFor, sqInt anObject)
{
	return 0;
}

	/* CogBlockMethod>>#cmHomeMethod */
static CogMethod * NoDbgRegParms
cmHomeMethod(CogBlockMethod * self_in_cmHomeMethod)
{
	return ((self_in_cmHomeMethod->cpicHasMNUCaseOrCMIsFullBlock)
		? ((CogMethod *) self_in_cmHomeMethod)
		: ((CogMethod *) ((((usqInt)self_in_cmHomeMethod)) - ((self_in_cmHomeMethod->homeOffset)))));
}

	/* CogBytecodeDescriptor>>#isBranch */
static sqInt NoDbgRegParms
isBranch(BytecodeDescriptor * self_in_isBranch)
{
	return (((self_in_isBranch->spanFunction)) != null)
	 && (!((self_in_isBranch->isBlockCreation)));
}

	/* Cogit>>#AddCq:R: */
static AbstractInstruction * NoDbgRegParms
gAddCqR(sqInt quickConstant, sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, quickConstant, reg);
	return anInstruction;
}

	/* Cogit>>#AndCq:R: */
static AbstractInstruction * NoDbgRegParms
gAndCqR(sqInt quickConstant, sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, reg);
	return anInstruction;
}

	/* Cogit>>#AndCq:R:R: */
static AbstractInstruction * NoDbgRegParms
gAndCqRR(sqInt quickConstant, sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *first;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperandoperand(AndCqRR, quickConstant, srcReg, destReg);
	return anInstruction2;
	if (srcReg == destReg) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AndCqR, quickConstant, destReg);
		return anInstruction;
	}
	first = genoperandoperand(MoveRR, srcReg, destReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, destReg);
	return first;
}

	/* Cogit>>#abortOffset */
sqInt
abortOffset(void)
{
	return missOffset;
}

	/* Cogit>>#addCleanBlockStarts */
static void
addCleanBlockStarts(void)
{
    sqInt i;
    sqInt iLimiT;
    sqInt lit;
    sqInt startPCOrNil;

	for (i = 1, iLimiT = (literalCountOf(methodObj)); i <= iLimiT; i += 1) {
		lit = fetchPointerofObject(i, methodObj);
		startPCOrNil = startPCOrNilOfLiteralin(lit, methodObj);
		if (!(startPCOrNil == null)) {
			maxLitIndex = ((maxLitIndex < i) ? i : maxLitIndex);
			addBlockStartAtnumArgsnumCopiedspan(startPCOrNil - 1, argumentCountOfClosure(lit), copiedValueCountOfClosure(lit), spanForCleanBlockStartingAt(startPCOrNil - 1));
		}
	}
}


/*	Perform an integrity/leak check using the heapMap.
	Set a bit at each cog method's header. */

	/* Cogit>>#addCogMethodsToHeapMap */
void
addCogMethodsToHeapMap(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			heapMapAtWordPut(cogMethod, 1);
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* Cogit>>#addressIsInFixups: */
static sqInt NoDbgRegParms
addressIsInFixups(BytecodeFixup *address)
{
	return (BytecodeFixup *)address >= fixups && (BytecodeFixup *)address < (fixups + numAbstractOpcodes);
}

	/* Cogit>>#addressIsInInstructions: */
static sqInt NoDbgRegParms
addressIsInInstructions(AbstractInstruction *address)
{
	return !((usqInt)(address) & BytesPerWord-1) \
				&& (address) >= &abstractOpcodes[0] \
				&& (address) < &abstractOpcodes[opcodeIndex];
}


/*	calculate the end of the n'th case statement - which is complicated
	because we have case 1 right at the top of our CPIC and then build up from
	the last one. Yes I know this sounds strange, but trust me - I'm an
	Engineer, we do things backwards all the emit
 */

	/* Cogit>>#addressOfEndOfCase:inCPIC: */
static sqInt NoDbgRegParms
addressOfEndOfCaseinCPIC(sqInt n, CogMethod *cPIC)
{
	assert((n >= 1)
	 && (n <= MaxCPICCases));
	return (n == 1
		? (((sqInt)cPIC)) + firstCPICCaseOffset
		: ((((sqInt)cPIC)) + firstCPICCaseOffset) + (((MaxCPICCases + 1) - n) * cPICCaseSize));
}

	/* Cogit>>#alignUptoRoutineBoundary: */
static sqInt NoDbgRegParms
alignUptoRoutineBoundary(sqInt anAddress)
{
	return (((anAddress + 7) | 7) - 7);
}


/*	Check that all methods have valid selectors, and that all linked sends are
	to valid targets and have valid cache tags
 */

	/* Cogit>>#allMachineCodeObjectReferencesValid */
static sqInt
allMachineCodeObjectReferencesValid(void)
{
    CogMethod *cogMethod;
    sqInt ok;

	ok = 1;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) != CMFree) {
			if (!(asserta(checkValidOopReference((cogMethod->selector))))) {
				ok = 0;
			}
			if (!(asserta((cogMethodDoesntLookKosher(cogMethod)) == 0))) {
				ok = 0;
			}
		}
		if ((((cogMethod->cmType)) == CMMethod)
		 || (((cogMethod->cmType)) == CMOpenPIC)) {
			if (!(asserta((mapForperformUntilarg(cogMethod, checkIfValidOopRefAndTargetpccogMethod, ((sqInt)cogMethod))) == 0))) {
				ok = 0;
			}
		}
		if ((((cogMethod->cmType)) == CMMethod)
		 && (1)) {
					}
		if (((cogMethod->cmType)) == CMClosedPIC) {
			if (!(asserta(noTargetsFreeInClosedPIC(cogMethod)))) {
				ok = 0;
			}
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return ok;
}

	/* Cogit>>#allMethodsHaveCorrectHeader */
static sqInt
allMethodsHaveCorrectHeader(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			if (!(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()))) {
				return 0;
			}
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return 1;
}

	/* Cogit>>#annotateAbsolutePCRef: */
static AbstractInstruction * NoDbgRegParms
annotateAbsolutePCRef(AbstractInstruction *abstractInstruction)
{
	(abstractInstruction->annotation = IsAbsPCReference);
	return abstractInstruction;
}

	/* Cogit>>#annotateBytecode: */
static AbstractInstruction * NoDbgRegParms
annotateBytecode(AbstractInstruction *abstractInstruction)
{
	(abstractInstruction->annotation = HasBytecodePC);
	return abstractInstruction;
}

	/* Cogit>>#annotate:objRef: */
static AbstractInstruction * NoDbgRegParms
annotateobjRef(AbstractInstruction *abstractInstruction, sqInt anOop)
{
	if (shouldAnnotateObjectReference(anOop)) {
		if (isYoungObject(anOop)) {
			hasYoungReferent = 1;
		}
		(abstractInstruction->annotation = IsObjectReference);
	}
	return abstractInstruction;
}

	/* Cogit>>#assertSaneJumpTarget: */
static void NoDbgRegParms
assertSaneJumpTarget(AbstractInstruction *jumpTarget)
{
	assert((closedPICSize == null)
	 || ((openPICSize == null)
	 || ((addressIsInInstructions(jumpTarget))
	 || ((((((usqInt)jumpTarget)) >= codeBase) && ((((usqInt)jumpTarget)) <= ((((sqInt)(limitZony()))) + (((closedPICSize < openPICSize) ? openPICSize : closedPICSize)))))))));
}


/*	Evaluate binaryFunction with the block start mcpc and supplied arg for
	each entry in the block dispatch. If the function answers non-zero answer
	the value
	it answered. Used to update back-references to the home method in
	compaction.  */

	/* Cogit>>#blockDispatchTargetsFor:perform:arg: */
static sqInt NoDbgRegParms
blockDispatchTargetsForperformarg(CogMethod *cogMethod, usqInt (*binaryFunction)(sqInt mcpc, sqInt arg), sqInt arg)
{
    sqInt blockEntry;
    sqInt end;
    sqInt pc;
    sqInt result;
    usqInt targetpc;

	if (((cogMethod->blockEntryOffset)) == 0) {
		return null;
	}
	blockEntry = ((cogMethod->blockEntryOffset)) + (((sqInt)cogMethod));
	pc = blockEntry;
	end = (mapEndFor(cogMethod)) - 1;
	while (pc < end) {
		if (isJumpAt(backEnd, pc)) {
			targetpc = jumpTargetPCAt(backEnd, pc);
			if (targetpc < blockEntry) {
				result = binaryFunction(targetpc, arg);
				if (result != 0) {
					return result;
				}
			}
		}
		pc += 4 /* instructionSizeAt: */;
	}
	return 0;
}


/*	Answer the zero-relative bytecode pc matching the machine code pc argument
	in cogMethod, given the start of the bytecodes for cogMethod's block or
	method object. */

	/* Cogit>>#bytecodePCFor:startBcpc:in: */
sqInt
bytecodePCForstartBcpcin(sqInt mcpc, sqInt startbcpc, CogBlockMethod *cogMethod)
{
    sqInt aMethodHeader;
    sqInt aMethodHeader1;
    sqInt aMethodObj;
    sqInt annotation;
    sqInt bcpc;
    sqInt bsOffset;
    sqInt byte;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt endbcpc;
    CogMethod *homeMethod;
    sqInt isBackwardBranch;
    sqInt isInBlock;
    sqInt latestContinuation;
    usqInt map;
    sqInt mapByte;
    usqInt mcpc1;
    sqInt nExts;
    sqInt nextBcpc;
    sqInt result;
    sqInt targetPC;

	latestContinuation = 0;
	/* begin mapFor:bcpc:performUntil:arg: */
	assert(((cogMethod->stackCheckOffset)) > 0);

	/* The stack check maps to the start of the first bytecode,
	   the first bytecode being effectively after frame build. */
	mcpc1 = (((usqInt)cogMethod)) + ((cogMethod->stackCheckOffset));
	result = findIsBackwardBranchMcpcBcpcMatchingMcpc(null, (0 + (((int)((usqInt)(HasBytecodePC) << 1)))), (((char *) mcpc1)), startbcpc, (((void *)mcpc)));
	if (result != 0) {
		return result;
	}

	/* In both CMMethod and CMBlock cases find the start of the map and
	   skip forward to the bytecode pc map entry for the stack check. */
	bcpc = startbcpc;
	if (((cogMethod->cmType)) == CMMethod) {
		/* begin cmIsFullBlock */
		isInBlock = (cogMethod->cpicHasMNUCaseOrCMIsFullBlock);
		homeMethod = ((CogMethod *) cogMethod);
		assert(startbcpc == (startPCOfMethodHeader((homeMethod->methodHeader))));
		map = ((((usqInt)homeMethod)) + ((homeMethod->blockSize))) - 1;
		annotation = ((usqInt) (byteAt(map))) >> AnnotationShift;
		assert((annotation == IsAbsPCReference)
		 || ((annotation == IsObjectReference)
		 || ((annotation == IsRelativeCall)
		 || (annotation == IsDisplacementX2N))));
		latestContinuation = startbcpc;
		aMethodObj = (homeMethod->methodObject);
		endbcpc = (numBytesOf(aMethodObj)) - 1;
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader)
						? 256
						: 0)
#    else /* MULTIPLEBYTECODESETS */
			0
#    endif /* MULTIPLEBYTECODESETS */
			;
		bcpc += deltaToSkipPrimAndErrorStoreInheader(aMethodObj, (homeMethod->methodHeader));
	}
	else {
		isInBlock = 1;
		assert(bcpc == ((cogMethod->startpc)));
		homeMethod = cmHomeMethod(cogMethod);
		map = findMapLocationForMcpcinMethod((((usqInt)cogMethod)) + (sizeof(CogBlockMethod)), homeMethod);
		assert(map != 0);
		annotation = ((usqInt) (byteAt(map))) >> AnnotationShift;
		assert(((((usqInt) annotation) >> AnnotationShift) == HasBytecodePC)
		 || ((((usqInt) annotation) >> AnnotationShift) == IsDisplacementX2N));
		while (((annotation = ((usqInt) (byteAt(map))) >> AnnotationShift)) != HasBytecodePC) {
			map -= 1;
		}

		/* skip fiducial; i.e. the map entry for the pc immediately following the method header. */
		map -= 1;
		aMethodObj = (homeMethod->methodObject);
		bcpc = startbcpc - (
#if MULTIPLEBYTECODESETS
	(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
		? AltBlockCreationBytecodeSize
		: BlockCreationBytecodeSize)
#else /* MULTIPLEBYTECODESETS */
	BlockCreationBytecodeSize
#endif /* MULTIPLEBYTECODESETS */
	);
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader1 = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader1)
						? 256
						: 0)
#    else /* MULTIPLEBYTECODESETS */
			0
#    endif /* MULTIPLEBYTECODESETS */
			;
		byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
		descriptor = generatorAt(byte);
		endbcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc, -1, aMethodObj))
	: 0));
		bcpc = startbcpc;
	}
	nExts = 0;
	while ((((usqInt) (byteAt(map))) >> AnnotationShift) != HasBytecodePC) {
		map -= 1;
	}
	map -= 1;
	while (((mapByte = byteAt(map))) != MapEnd) {

		/* defensive; we exit on bcpc */
		if (mapByte >= FirstAnnotation) {
			annotation = ((usqInt) mapByte) >> AnnotationShift;
			mcpc1 += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if (annotation >= HasBytecodePC) {
				if ((annotation == IsSendCall)
				 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
					annotation += mapByte & DisplacementMask;
					map -= 1;
				}
				while (1) {
					byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
					descriptor = generatorAt(byte);
					if (isInBlock) {
						if (bcpc >= endbcpc) {
							return 0;
						}
					}
					else {
						if (((descriptor->isReturn))
						 && (bcpc >= latestContinuation)) {
							return 0;
						}
						if ((isBranch(descriptor))
						 || ((descriptor->isBlockCreation))) {
							/* begin latestContinuationPCFor:at:exts:in: */
							distance = ((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj);
							targetPC = (bcpc + ((descriptor->numBytes))) + (((distance < 0) ? 0 : distance));
							latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
						}
						latestContinuation = latestContinuation;
					}
					nextBcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj))
	: 0));
					if (((descriptor->isMapped))
					 || (isInBlock
					 && ((descriptor->isMappedInBlock)))) break;
					bcpc = nextBcpc;
					nExts = ((descriptor->isExtension)
						? nExts + 1
						: 0);
				}
				isBackwardBranch = (isBranch(descriptor))
				 && ((assert(((descriptor->spanFunction)) != null),
				(((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj)) < 0));
				result = findIsBackwardBranchMcpcBcpcMatchingMcpc(descriptor, ((isBackwardBranch
	? (((sqInt)((usqInt)(annotation) << 1))) + 1
	: ((sqInt)((usqInt)(annotation) << 1)))), (((char *) mcpc1)), ((isBackwardBranch
	? bcpc - (2 * nExts)
	: bcpc)), (((void *)mcpc)));
				if (result != 0) {
					return result;
				}
				bcpc = nextBcpc;
				nExts = ((descriptor->isExtension)
					? nExts + 1
					: 0);
			}
		}
		else {
			assert(((((usqInt) mapByte) >> AnnotationShift) == IsDisplacementX2N)
			 || ((((usqInt) mapByte) >> AnnotationShift) == IsAnnotationExtension));
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc1 += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	return 0;
}

	/* Cogit>>#CallRT:registersToBeSavedMask: */
static AbstractInstruction * NoDbgRegParms
CallRTregistersToBeSavedMask(sqInt callTarget, sqInt registersToBeSaved)
{
    AbstractInstruction *abstractInstruction;
    sqInt callerSavedRegsToBeSaved;
    AbstractInstruction *lastInst;
    sqInt reg;
    sqInt registersToBePushed;

	reg = 0;
	callerSavedRegsToBeSaved = CallerSavedRegisterMask & registersToBeSaved;
	registersToBePushed = callerSavedRegsToBeSaved;
	reg = 0;
	while (registersToBePushed != 0) {
		if (registersToBePushed & 1) {
			genoperand(PushR, reg);
		}
		reg += 1;
		registersToBePushed = ((sqInt) registersToBePushed) >> 1;
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, callTarget);
	(abstractInstruction->annotation = IsRelativeCall);
	lastInst = abstractInstruction;
	while (reg > 0) {
		reg -= 1;
		if (callerSavedRegsToBeSaved & (1U << reg)) {
			lastInst = genoperand(PopR, reg);
		}
	}
	return lastInst;
}

	/* Cogit>>#Call: */
static AbstractInstruction * NoDbgRegParms
gCall(sqInt callTarget)
{
	return genoperand(Call, callTarget);
}

	/* Cogit>>#CmpCq:R: */
static AbstractInstruction * NoDbgRegParms
gCmpCqR(sqInt quickConstant, sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, reg);
	return anInstruction;
}


/*	This is a static version of ceCallCogCodePopReceiverReg
	for break-pointing when debugging in C. */
/*	This exists only for break-pointing. */

	/* Cogit>>#callCogCodePopReceiver */
void
callCogCodePopReceiver(void)
{
	realCECallCogCodePopReceiverReg();
	error("what??");
}


/*	This is a static version of ceCallCogCodePopReceiverAndClassRegs
	for break-pointing when debugging in C. */
/*	This exists only for break-pointing. */

	/* Cogit>>#callCogCodePopReceiverAndClassRegs */
void
callCogCodePopReceiverAndClassRegs(void)
{
	realCECallCogCodePopReceiverAndClassRegs();
}


/*	Code entry closed PIC miss. A send has fallen
	through a closed (finite) polymorphic inline cache.
	Either extend it or patch the send site to an open PIC.
	The stack looks like:
	receiver
	args
	sp=>	sender return address */

	/* Cogit>>#ceCPICMiss:receiver: */
sqInt
ceCPICMissreceiver(CogMethod *cPIC, sqInt receiver)
{
    sqInt cacheTag;
    sqInt errorSelectorOrNil;
    sqInt methodOrSelectorIndex;
    sqInt newTargetMethodOrNil;
    sqInt outerReturn;
    sqInt result;
    sqInt selector;

	if (isOopForwarded(receiver)) {
		return ceSendFromInLineCacheMiss(cPIC);
	}
	outerReturn = stackTop();
	assert(!(((inlineCacheTagAt(backEnd, outerReturn)) == (picAbortDiscriminatorValue()))));
	if (((cPIC->cPICNumCases)) < MaxCPICCases) {
		/* begin lookup:for:methodAndErrorSelectorInto: */
		selector = (cPIC->selector);
		methodOrSelectorIndex = lookupOrdinaryreceiver(selector, receiver);
		if ((((usqInt)methodOrSelectorIndex)) > (maxLookupNoMNUErrorCode())) {
			if (!(isOopCompiledMethod(methodOrSelectorIndex))) {
				newTargetMethodOrNil = methodOrSelectorIndex;
				errorSelectorOrNil = SelectorCannotInterpret;
				goto l1;
			}
			if ((!(methodHasCogMethod(methodOrSelectorIndex)))
			 && (methodShouldBeCogged(methodOrSelectorIndex))) {

				/* We assume cog:selector: will *not* reclaim the method zone */
				cogselector(methodOrSelectorIndex, selector);
			}
			newTargetMethodOrNil = methodOrSelectorIndex;
			errorSelectorOrNil = null;
			goto l1;
		}
		if (methodOrSelectorIndex == SelectorDoesNotUnderstand) {
			methodOrSelectorIndex = lookupMNUreceiver(splObj(SelectorDoesNotUnderstand), receiver);
			if ((((usqInt)methodOrSelectorIndex)) > (maxLookupNoMNUErrorCode())) {
				assert(isOopCompiledMethod(methodOrSelectorIndex));
				if ((!(methodHasCogMethod(methodOrSelectorIndex)))
				 && (methodShouldBeCogged(methodOrSelectorIndex))) {

					/* We assume cog:selector: will *not* reclaim the method zone */
					cogselector(methodOrSelectorIndex, splObj(SelectorDoesNotUnderstand));
				}
				newTargetMethodOrNil = methodOrSelectorIndex;
				errorSelectorOrNil = SelectorDoesNotUnderstand;
				goto l1;
			}
			newTargetMethodOrNil = null;
			errorSelectorOrNil = SelectorDoesNotUnderstand;
			goto l1;
		}
		newTargetMethodOrNil = null;
		errorSelectorOrNil = methodOrSelectorIndex;
	l1:	/* end lookup:for:methodAndErrorSelectorInto: */;
	}
	else {
		newTargetMethodOrNil = (errorSelectorOrNil = null);
	}
	assert(outerReturn == (stackTop()));
	cacheTag = inlineCacheTagForInstance(receiver);
	if ((((cPIC->cPICNumCases)) >= MaxCPICCases)
	 || (((errorSelectorOrNil != null)
	 && (errorSelectorOrNil != SelectorDoesNotUnderstand))
	 || ((newTargetMethodOrNil == null)
	 || (isYoung(newTargetMethodOrNil))))) {
		result = patchToOpenPICFornumArgsreceiver((cPIC->selector), (cPIC->cmNumArgs), receiver);
		assert(!result);
		return ceSendFromInLineCacheMiss(cPIC);
	}
	cogExtendPICCaseNMethodtagisMNUCase(cPIC, newTargetMethodOrNil, cacheTag, errorSelectorOrNil == SelectorDoesNotUnderstand);
	executeCogPICfromLinkedSendWithReceiverandCacheTag(cPIC, receiver, inlineCacheTagAt(backEnd, outerReturn));
	return null;
}

	/* Cogit>>#ceFree: */
void
ceFree(void*pointer)
{
	free(pointer);
}

	/* Cogit>>#ceMalloc: */
void*
ceMalloc(size_t size)
{
	return malloc(size);
}


/*	An in-line cache check in a method has failed. The failing entry check has
	jumped to the ceMethodAbort abort call at the start of the method which
	has called this routine.
	If possible allocate a closed PIC for the current and existing classes.
	The stack looks like:
	receiver
	args
	sender return address
	sp=>	ceMethodAbort call return address
	So we can find the method that did the failing entry check at
	ceMethodAbort call return address - missOffset
	and we can find the send site from the outer return address. */

	/* Cogit>>#ceSICMiss: */
sqInt
ceSICMiss(sqInt receiver)
{
    sqInt cacheTag;
    usqInt entryPoint;
    sqInt errorSelectorOrNil;
    sqInt extent;
    usqInt innerReturn;
    sqInt methodOrSelectorIndex;
    sqInt newTargetMethodOrNil;
    usqInt outerReturn;
    CogMethod *pic;
    sqInt result;
    sqInt selector;
    CogMethod *targetMethod;


	/* Whether we can relink to a PIC or not we need to pop off the inner return and identify the target method. */
	innerReturn = ((usqInt)(popStack()));
	targetMethod = ((CogMethod *) (innerReturn - missOffset));
	if (isOopForwarded(receiver)) {
		return ceSendFromInLineCacheMiss(targetMethod);
	}
	outerReturn = ((usqInt)(stackTop()));
	assert(((outerReturn >= methodZoneBase) && (outerReturn <= (freeStart()))));
	entryPoint = callTargetFromReturnAddress(backEnd, outerReturn);
	assert(((targetMethod->selector)) != (nilObject()));
	assert(((((sqInt)targetMethod)) + cmEntryOffset) == entryPoint);
	/* begin lookup:for:methodAndErrorSelectorInto: */
	selector = (targetMethod->selector);
	methodOrSelectorIndex = lookupOrdinaryreceiver(selector, receiver);
	if ((((usqInt)methodOrSelectorIndex)) > (maxLookupNoMNUErrorCode())) {
		if (!(isOopCompiledMethod(methodOrSelectorIndex))) {
			newTargetMethodOrNil = methodOrSelectorIndex;
			errorSelectorOrNil = SelectorCannotInterpret;
			goto l1;
		}
		if ((!(methodHasCogMethod(methodOrSelectorIndex)))
		 && (methodShouldBeCogged(methodOrSelectorIndex))) {

			/* We assume cog:selector: will *not* reclaim the method zone */
			cogselector(methodOrSelectorIndex, selector);
		}
		newTargetMethodOrNil = methodOrSelectorIndex;
		errorSelectorOrNil = null;
		goto l1;
	}
	if (methodOrSelectorIndex == SelectorDoesNotUnderstand) {
		methodOrSelectorIndex = lookupMNUreceiver(splObj(SelectorDoesNotUnderstand), receiver);
		if ((((usqInt)methodOrSelectorIndex)) > (maxLookupNoMNUErrorCode())) {
			assert(isOopCompiledMethod(methodOrSelectorIndex));
			if ((!(methodHasCogMethod(methodOrSelectorIndex)))
			 && (methodShouldBeCogged(methodOrSelectorIndex))) {

				/* We assume cog:selector: will *not* reclaim the method zone */
				cogselector(methodOrSelectorIndex, splObj(SelectorDoesNotUnderstand));
			}
			newTargetMethodOrNil = methodOrSelectorIndex;
			errorSelectorOrNil = SelectorDoesNotUnderstand;
			goto l1;
		}
		newTargetMethodOrNil = null;
		errorSelectorOrNil = SelectorDoesNotUnderstand;
		goto l1;
	}
	newTargetMethodOrNil = null;
	errorSelectorOrNil = methodOrSelectorIndex;
	l1:	/* end lookup:for:methodAndErrorSelectorInto: */;
	assert(outerReturn == (stackTop()));
	cacheTag = inlineCacheTagForInstance(receiver);
	if (((errorSelectorOrNil != null)
	 && (errorSelectorOrNil != SelectorDoesNotUnderstand))
	 || (((inlineCacheTagAt(backEnd, outerReturn)) == 0 /* picAbortDiscriminatorValue */)
	 || ((newTargetMethodOrNil == null)
	 || (isYoung(newTargetMethodOrNil))))) {
		result = patchToOpenPICFornumArgsreceiver((targetMethod->selector), (targetMethod->cmNumArgs), receiver);
		assert(!result);
		return ceSendFromInLineCacheMiss(targetMethod);
	}
	pic = openPICWithSelector((targetMethod->selector));
	if ((pic == null)
	 || (!1)) {

		/* otherwise attempt to create a closed PIC for the two cases. */
		pic = cogPICSelectornumArgsCase0MethodCase1MethodtagisMNUCase((targetMethod->selector), (targetMethod->cmNumArgs), targetMethod, newTargetMethodOrNil, cacheTag, errorSelectorOrNil == SelectorDoesNotUnderstand);
		if ((((((sqInt)pic)) >= MaxNegativeErrorCode) && ((((sqInt)pic)) <= -1))) {

			/* For some reason the PIC couldn't be generated, most likely a lack of code memory.
			   Continue as if this is an unlinked send. */
			if ((((sqInt)pic)) == InsufficientCodeSpace) {
				callForCogCompiledCodeCompaction();
			}
			return ceSendFromInLineCacheMiss(targetMethod);
		}
		flushICacheFromto(processor, ((usqInt)pic), (((usqInt)pic)) + closedPICSize);
	}
	extent = (((pic->cmType)) == CMOpenPIC
		? rewriteInlineCacheAttagtarget(backEnd, outerReturn, inlineCacheValueForSelectorinat((targetMethod->selector), mframeHomeMethodExport(), outerReturn), (((sqInt)pic)) + cmEntryOffset)
		: rewriteCallAttarget(backEnd, outerReturn, (((sqInt)pic)) + cmEntryOffset));
	flushICacheFromto(processor, (((usqInt)outerReturn)) - extent, ((usqInt)outerReturn));
	executeCogPICfromLinkedSendWithReceiverandCacheTag(pic, receiver, inlineCacheTagAt(backEnd, outerReturn));
	return null;
}

	/* Cogit>>#checkAssertsEnabledInCogit */
void
checkAssertsEnabledInCogit(void)
{
    sqInt assertsAreEnabledInCogit;

	assertsAreEnabledInCogit = 0;
	assert(assertsAreEnabledInCogit);
}


/*	Check for a valid object reference, if any, at a map entry. Answer a code
	unique to each error for debugging. */

	/* Cogit>>#checkIfValidOopRefAndTarget:pc:cogMethod: */
static sqInt NoDbgRegParms
checkIfValidOopRefAndTargetpccogMethod(sqInt annotation, char *mcpc, sqInt cogMethod)
{
    usqInt cacheTag1;
    sqInt entryPoint;
    usqInt entryPoint1;
    usqInt literal;
    sqInt offset1;
    sqInt *sendTable1;
    sqInt tagCouldBeObj;
    CogMethod *targetMethod1;

	if (annotation == IsObjectReference) {
		literal = literalBeforeFollowingAddress(backEnd, ((usqInt)mcpc));
		if (!(asserta(checkValidOopReference(literal)))) {
			return 1;
		}
		if ((couldBeObject(literal))
		 && (isReallyYoungObject(literal))) {
			if (!(asserta(((((CogMethod *) cogMethod))->cmRefersToYoung)))) {
				return 2;
			}
		}
	}
	if (annotation >= IsSendCall) {
		if (!(asserta((((((CogMethod *) cogMethod))->cmType)) == CMMethod))) {
			return 3;
		}
		/* begin entryCacheTagAndCouldBeObjectAt:annotation:into: */
		cacheTag1 = inlineCacheTagAt(backEnd, ((sqInt)mcpc));

		/* in-line cache tags are the selectors of sends if sends are unlinked,
		   the selectors of super sends (entry offset = cmNoCheckEntryOffset),
		   the selectors of open PIC sends (entry offset = cmEntryOffset, target is an Open PIC)
		   or in-line cache tags (classes, class indices, immediate bit patterns, etc).
		   Note that selectors can be immediate so there is no guarantee that they
		   are markable/remappable objects. */
		entryPoint1 = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		tagCouldBeObj = entryPointTagIsSelector(entryPoint1);
		entryPoint = entryPoint1;
		if (tagCouldBeObj) {
			if (couldBeObject(cacheTag1)) {
				if (!(asserta(checkValidOopReference(cacheTag1)))) {
					return 4;
				}
			}
			else {
				if (!(asserta(validInlineCacheTag(cacheTag1)))) {
					return 5;
				}
			}
			if ((couldBeObject(cacheTag1))
			 && (isReallyYoungObject(cacheTag1))) {
				if (!(asserta(((((CogMethod *) cogMethod))->cmRefersToYoung)))) {
					return 6;
				}
			}
		}
		else {
			if (!(asserta(validInlineCacheTag(cacheTag1)))) {
				return 9;
			}
		}
		if (entryPoint > methodZoneBase) {

			/* It's a linked send; find which kind. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (!(asserta((((targetMethod1->cmType)) == CMMethod)
				 || ((((targetMethod1->cmType)) == CMClosedPIC)
				 || (((targetMethod1->cmType)) == CMOpenPIC))))) {
				return 10;
			}
		}
	}
	return 0;
}


/*	Check for a valid object reference, if any, at a map entry. Answer a code
	unique to each error for debugging. */

	/* Cogit>>#checkIfValidOopRef:pc:cogMethod: */
static sqInt NoDbgRegParms
checkIfValidOopRefpccogMethod(sqInt annotation, char *mcpc, sqInt cogMethod)
{
    usqInt entryPoint;
    usqInt literal;
    usqInt offset;
    sqInt offset1;
    usqInt selectorOrCacheTag;
    sqInt *sendTable;

	if (annotation == IsObjectReference) {
		literal = literalBeforeFollowingAddress(backEnd, ((usqInt)mcpc));
		if (!(checkValidOopReference(literal))) {
			print("object ref leak in CM ");
			printHex(((sqInt)cogMethod));
			print(" @ ");
			printHex(((sqInt)mcpc));
			cr();
			return 1;
		}
	}
	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint <= methodZoneBase) {
			offset = entryPoint;
		}
		else {
			/* begin offsetAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable = superSendTrampolines;
					}
				}
			}
			offset = offset1;
		}
		selectorOrCacheTag = inlineCacheTagAt(backEnd, ((sqInt)mcpc));
		if ((entryPoint > methodZoneBase)
		 && ((offset != cmNoCheckEntryOffset)
		 && ((((((CogMethod *) (entryPoint - offset)))->cmType)) != CMOpenPIC))) {

			/* linked non-super send, cacheTag is a cacheTag */
			if (!(validInlineCacheTag(selectorOrCacheTag))) {
				print("cache tag leak in CM ");
				printHex(((sqInt)cogMethod));
				print(" @ ");
				printHex(((sqInt)mcpc));
				cr();
				return 1;
			}
		}
		else {

			/* unlinked send or super send; cacheTag is a selector unless 64-bit, in which case it is an index. */
			if (!(checkValidOopReference(selectorOrCacheTag))) {
				print("selector leak in CM ");
				printHex(((sqInt)cogMethod));
				print(" @ ");
				printHex(((sqInt)mcpc));
				cr();
				return 1;
			}
		}
	}
	return 0;
}


/*	Answer if all references to objects in machine-code are valid. */

	/* Cogit>>#checkIntegrityOfObjectReferencesInCode: */
sqInt
checkIntegrityOfObjectReferencesInCode(sqInt gcModes)
{
    CogMethod *cogMethod;
    sqInt count;
    sqInt ok;

	cogMethod = ((CogMethod *) methodZoneBase);
	ok = 1;
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) != CMFree) {
			if ((cogMethod->cmRefersToYoung)) {
				if (((count = occurrencesInYoungReferrers(cogMethod))) != 1) {
					print("young referrer CM ");
					printHex(((sqInt)cogMethod));
					if (count == 0) {
						print(" is not in youngReferrers");
						cr();
					}
					else {
						print(" is in youngReferrers ");
						printNum(count);
						print(" times!");
						cr();
					}
					ok = 0;
				}
			}
			if (!(checkValidOopReference((cogMethod->selector)))) {
				print("object leak in CM ");
				printHex(((sqInt)cogMethod));
				print(" selector");
				cr();
				ok = 0;
			}
			if (((cogMethod->cmType)) == CMMethod) {
				assert(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()));
				if (!(checkValidObjectReference((cogMethod->methodObject)))) {
					print("object leak in CM ");
					printHex(((sqInt)cogMethod));
					print(" methodObject");
					cr();
					ok = 0;
				}
				if (!(isOopCompiledMethod((cogMethod->methodObject)))) {
					print("non-method in CM ");
					printHex(((sqInt)cogMethod));
					print(" methodObject");
					cr();
					ok = 0;
				}
				if ((mapForperformUntilarg(cogMethod, checkIfValidOopRefpccogMethod, ((sqInt)cogMethod))) != 0) {
					ok = 0;
				}
				if (((isYoungObject((cogMethod->methodObject)))
				 || (isYoung((cogMethod->selector))))
				 && (!((cogMethod->cmRefersToYoung)))) {
					print("CM ");
					printHex(((sqInt)cogMethod));
					print(" refers to young but not marked as such");
					cr();
					ok = 0;
				}
			}
			else {
				if (((cogMethod->cmType)) == CMClosedPIC) {
					if (!(checkValidObjectReferencesInClosedPIC(cogMethod))) {
						ok = 0;
					}
				}
				else {
					if (((cogMethod->cmType)) == CMOpenPIC) {
						if ((mapForperformUntilarg(cogMethod, checkIfValidOopRefpccogMethod, ((sqInt)cogMethod))) != 0) {
							ok = 0;
						}
					}
				}
			}
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return ok;
}

	/* Cogit>>#checkMaybeObjRefInClosedPIC: */
static sqInt NoDbgRegParms
checkMaybeObjRefInClosedPIC(sqInt maybeObject)
{
	if (maybeObject == 0) {
		return 1;
	}
	if (!(couldBeObject(maybeObject))) {
		return 1;
	}
	return checkValidObjectReference(maybeObject);
}

	/* Cogit>>#checkValidObjectReferencesInClosedPIC: */
static sqInt NoDbgRegParms
checkValidObjectReferencesInClosedPIC(CogMethod *cPIC)
{
    sqInt i;
    sqInt ok;
    sqInt pc;

	ok = 1;

	/* first we check the obj ref at the beginning of the CPIC */
	pc = (((sqInt)cPIC)) + firstCPICCaseOffset;
	if (!(checkMaybeObjRefInClosedPIC(literalBeforeFollowingAddress(backEnd, pc - (jumpLongByteSize(backEnd)))))) {
		print("object leak in CPIC ");
		printHex(((sqInt)cPIC));
		print(" @ ");
		printHex(pc - (jumpLongByteSize(backEnd)));
		cr();
		ok = 0;
	}

	/* For each case we check any object reference at the end address - sizeof(conditional instruction) and then increment the end address by case size */
	pc = addressOfEndOfCaseinCPIC((cPIC->cPICNumCases), cPIC);
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		if (!(checkMaybeObjRefInClosedPIC(literalBeforeFollowingAddress(backEnd, (pc - 16 /* jumpLongConditionalByteSize */) - 8 /* cmpC32RTempByteSize */)))) {
			print("object leak in CPIC ");
			printHex(((sqInt)cPIC));
			print(" @ ");
			printHex(pc - 16 /* jumpLongConditionalByteSize */);
			cr();
			ok = 0;
		}
		pc += cPICCaseSize;
	}
	return ok;
}


/*	i.e. this should never be called, so keep it out of the main path. */

	/* Cogit>>#cleanUpFailingCogCodeConstituents: */
static sqInt NoDbgRegParms NeverInline
cleanUpFailingCogCodeConstituents(CogMethod *cogMethodArg)
{
    CogMethod *cogMethod;

	cogMethod = cogMethodArg;
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMClosedPIC) {
			(cogMethod->methodObject = 0);
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	popRemappableOop();
	return null;
}


/*	Answer if the ClosedPIC refers to any unmarked objects or freed/freeable
	target methods,
	applying markAndTraceOrFreeCogMethod:firstVisit: to those targets to
	determine if freed/freeable.
 */

	/* Cogit>>#closedPICRefersToUnmarkedObject: */
static sqInt NoDbgRegParms
closedPICRefersToUnmarkedObject(CogMethod *cPIC)
{
    sqInt i;
    usqInt object;
    sqInt pc;

	if (!((isImmediate((cPIC->selector)))
		 || (isMarked((cPIC->selector))))) {
		return 1;
	}
	pc = addressOfEndOfCaseinCPIC(1, cPIC);
	if (couldBeObject((object = literalBeforeFollowingAddress(backEnd, pc - (jumpLongByteSize(backEnd)))))) {
		if (!(isMarked(object))) {
			return 1;
		}
	}
	if (markAndTraceOrFreePICTargetin(jumpLongTargetBeforeFollowingAddress(backEnd, pc), cPIC)) {
		return 1;
	}
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		if (couldBeObject((object = literalBeforeFollowingAddress(backEnd, (pc - 16 /* jumpLongConditionalByteSize */) - 8 /* cmpC32RTempByteSize */)))) {
			if (!(isMarked(object))) {
				return 1;
			}
		}
		if (markAndTraceOrFreePICTargetin(jumpLongConditionalTargetBeforeFollowingAddress(backEnd, pc), cPIC)) {
			return 1;
		}
	}
	return 0;
}

	/* Cogit>>#codeEntryFor: */
char *
codeEntryFor(char *address)
{
    sqInt i;

	for (i = 0; i <= (trampolineTableIndex - 3); i += 2) {
		if (((address >= (trampolineAddresses[i + 1])) && (address <= ((trampolineAddresses[i + 3]) - 1)))) {
			return trampolineAddresses[i + 1];
		}
	}
	return null;
}

	/* Cogit>>#codeEntryNameFor: */
char *
codeEntryNameFor(char *address)
{
    sqInt i;

	for (i = 0; i <= (trampolineTableIndex - 3); i += 2) {
		if (((address >= (trampolineAddresses[i + 1])) && (address <= ((trampolineAddresses[i + 3]) - 1)))) {
			return trampolineAddresses[i];
		}
	}
	return null;
}

	/* Cogit>>#cogCodeBase */
sqInt
cogCodeBase(void)
{
	return codeBase;
}


/*	Answer the contents of the code zone as an array of pair-wise element,
	address in ascending address order.
	Answer a string for a runtime routine or abstract label (beginning, end,
	etc), a CompiledMethod for a CMMethod,
	or a selector (presumably a Symbol) for a PIC.
	If withDetails is true
	- answer machine-code to bytecode pc mapping information for methods
	- answer class, target pair information for closed PIC
	N.B. Since the class tag for the first case of a closed PIC is stored at
	the send site, it must be collected
	by scanning methods (see
	collectCogConstituentFor:Annotation:Mcpc:Bcpc:Method:). Since closed PICs
	are never shared they always come after the method that references them,
	so we don't need an extra pass
	to collect the first case class tags, which are (temporarily) assigned to
	each closed PIC's methodObject field.
	But we do need to reset the methodObject fields to zero. This is done in
	createPICData:, unless memory
	runs out, in which case it is done by cleanUpFailingCogCodeConstituents:. */

	/* Cogit>>#cogCodeConstituents: */
sqInt
cogCodeConstituents(sqInt withDetails)
{
    CogMethod *cogMethod;
    sqInt constituents;
    sqInt count;
    sqInt i;
    sqInt label;
    sqInt profileData;
    sqInt value;


	/* + 3 for start, freeStart and end */
	count = (trampolineTableIndex / 2) + 3;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) != CMFree) {
			count += 1;
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	constituents = instantiateClassindexableSize(classArray(), count * 2);
	if (!(constituents)) {
		return constituents;
	}
	pushRemappableOop(constituents);
	if ((((label = stringForCString("CogCode"))) == null)
	 || (((value = positive32BitIntegerFor(codeBase))) == null)) {
		popRemappableOop();
		return null;
	}
	storePointerUncheckedofObjectwithValue(0, constituents, label);
	storePointerUncheckedofObjectwithValue(1, constituents, value);
	for (i = 0; i < trampolineTableIndex; i += 2) {
		if ((((label = stringForCString(trampolineAddresses[i]))) == null)
		 || (((value = positive32BitIntegerFor(((usqInt)(trampolineAddresses[i + 1]))))) == null)) {
			popRemappableOop();
			return null;
		}
		storePointerUncheckedofObjectwithValue(2 + i, constituents, label);
		storePointerUncheckedofObjectwithValue(3 + i, constituents, value);
	}
	count = trampolineTableIndex + 2;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) != CMFree) {
			profileData = (((cogMethod->cmType)) == CMMethod
				? (cogMethod->methodObject)
				: (withDetails
					 && (((cogMethod->cmType)) == CMClosedPIC)
						? createCPICData(cogMethod)
						: (cogMethod->selector)));
			if (!(profileData)) {
				return cleanUpFailingCogCodeConstituents(cogMethod);
			}
			storePointerUncheckedofObjectwithValue(count, constituents, profileData);
			if (withDetails) {
				value = collectCogMethodConstituent(cogMethod);
			}
			else {
				value = positive32BitIntegerFor(((usqInt)cogMethod));
			}
			if (!(value)) {
				return cleanUpFailingCogCodeConstituents(cogMethod);
			}
			storePointerUncheckedofObjectwithValue(count + 1, constituents, value);
			count += 2;
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if ((((label = stringForCString("CCFree"))) == null)
	 || (((value = positive32BitIntegerFor(mzFreeStart))) == null)) {
		popRemappableOop();
		return null;
	}
	storePointerUncheckedofObjectwithValue(count, constituents, label);
	storePointerUncheckedofObjectwithValue(count + 1, constituents, value);
	if ((((label = stringForCString("CCEnd"))) == null)
	 || (((value = positive32BitIntegerFor(limitAddress))) == null)) {
		popRemappableOop();
		return null;
	}
	storePointerUncheckedofObjectwithValue(count + 2, constituents, label);
	storePointerUncheckedofObjectwithValue(count + 3, constituents, value);
	constituents = popRemappableOop();
	beRootIfOld(constituents);
	return constituents;
}


/*	Extend the cPIC with the supplied case. If caseNMethod is cogged dispatch
	direct to
	its unchecked entry-point. If caseNMethod is not cogged, jump to the fast
	interpreter dispatch, and if isMNUCase then dispatch to fast MNU
	invocation and mark the cPIC as
	having the MNU case for cache flushing. */

	/* Cogit>>#cogExtendPIC:CaseNMethod:tag:isMNUCase: */
static sqInt NoDbgRegParms
cogExtendPICCaseNMethodtagisMNUCase(CogMethod *cPIC, sqInt caseNMethod, sqInt caseNTag, sqInt isMNUCase)
{
    sqInt address;
    sqInt operand;
    sqInt target;

	compilationBreakpointisMNUCase((cPIC->selector), numBytesOf((cPIC->selector)), isMNUCase);
	assert(!(inlineCacheTagIsYoung(caseNTag)));
	assert((caseNMethod != null)
	 && (!(isYoung(caseNMethod))));
	if ((!isMNUCase)
	 && (methodHasCogMethod(caseNMethod))) {

		/* this isn't an MNU and we have an already cogged method to jump to */
		operand = 0;
		target = (((sqInt)(cogMethodOf(caseNMethod)))) + cmNoCheckEntryOffset;
	}
	else {
		operand = caseNMethod;
		if (isMNUCase) {

			/* this is an MNU so tag the CPIC header and setup a jump to the MNUAbort */
			/* begin cpicHasMNUCase: */
			((((CogBlockMethod *) cPIC))->cpicHasMNUCaseOrCMIsFullBlock) = 1;
			target = (((sqInt)cPIC)) + (sizeof(CogMethod));
		}
		else {

			/* setup a jump to the interpretAborth so we can cog the target method */
			target = (((sqInt)cPIC)) + (picInterpretAbortOffset());
		}
	}
	address = addressOfEndOfCaseinCPIC(((cPIC->cPICNumCases)) + 1, cPIC);
	rewriteCPICCaseAttagobjReftarget(address, caseNTag, operand, target);
	/* begin rewriteCPIC:caseJumpTo: */
	rewriteCPICJumpAttarget(backEnd, (((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd))) - 8 /* loadLiteralByteSize */, address - cPICCaseSize);
	flushICacheFromto(processor, ((usqInt)cPIC), (((usqInt)cPIC)) + closedPICSize);
	(cPIC->cPICNumCases = ((cPIC->cPICNumCases)) + 1);
	return 0;
}


/*	Attempt to produce a machine code method for the bytecode method
	object aMethodObj. N.B. If there is no code memory available do *NOT*
	attempt to reclaim the method zone. Certain clients (e.g. ceSICMiss:)
	depend on the zone remaining constant across method generation. */

	/* Cogit>>#cogFullBlockMethod:numCopied: */
CogMethod *
cogFullBlockMethodnumCopied(sqInt aMethodObj, sqInt numCopied)
{
    CogMethod *cogMethod;


	/* inline exclude: */
	assert(!((methodHasCogMethod(aMethodObj))));
	assert(isOopCompiledMethod(ultimateLiteralOf(aMethodObj)));
	if (aMethodObj == breakMethod) {
		haltmsg("Compilation of breakMethod");
	}
	if (methodUsesAlternateBytecodeSet(aMethodObj)) {
		if ((numElementsIn(generatorTable)) <= 256) {
			return null;
		}
		bytecodeSetOffset = 256;
	}
	else {
		bytecodeSetOffset = 0;
	}
	ensureNoForwardedLiteralsIn(aMethodObj);
	methodObj = aMethodObj;
	methodHeader = methodHeaderOf(aMethodObj);
	receiverTags = receiverTagBitsForMethod(methodObj);
	cogMethod = compileCogFullBlockMethod(numCopied);
	if ((((((sqInt)cogMethod)) >= MaxNegativeErrorCode) && ((((sqInt)cogMethod)) <= -1))) {
		if ((((sqInt)cogMethod)) == InsufficientCodeSpace) {
			callForCogCompiledCodeCompaction();
		}
		return null;
	}
	return cogMethod;
}

	/* Cogit>>#cogitPostGCAction: */
void
cogitPostGCAction(sqInt gcMode)
{
	
#  if SPURVM
	if (gcMode == GCModeBecome) {
		followForwardedLiteralsInOpenPICList();
	}
#  endif /* SPURVM */
	assert(allMethodsHaveCorrectHeader());
	assert(((gcMode & (GCModeFull + GCModeNewSpace)) == 0)
	 || (kosherYoungReferrers()));
}


/*	Check that the header fields onf a non-free method are consistent with
	the type. Answer 0 if it is ok, otherwise answer a code for the error. */

	/* Cogit>>#cogMethodDoesntLookKosher: */
sqInt
cogMethodDoesntLookKosher(CogMethod *cogMethod)
{
	if (((((cogMethod->blockSize)) & (BytesPerWord - 1)) != 0)
	 || ((((cogMethod->blockSize)) < (sizeof(CogMethod)))
	 || (((cogMethod->blockSize)) >= 32768))) {
		return 1;
	}
	if (((cogMethod->cmType)) == CMFree) {
		return 2;
	}
	if (((cogMethod->cmType)) == CMMethod) {
		if (!((((cogMethod->methodHeader)) & 1))) {
			return 11;
		}
		if (!(couldBeObject((cogMethod->methodObject)))) {
			return 12;
		}
		if ((((cogMethod->stackCheckOffset)) > 0)
		 && (((cogMethod->stackCheckOffset)) < cmNoCheckEntryOffset)) {
			return 13;
		}
		return 0;
	}
	if (((cogMethod->cmType)) == CMOpenPIC) {
		if (((cogMethod->blockSize)) != openPICSize) {
			return 21;
		}
		if (((cogMethod->methodHeader)) != 0) {
			return 22;
		}
		if (((cogMethod->objectHeader)) >= 0) {
			if (!((((cogMethod->methodObject)) == 0)
				 || (compactionInProgress
				 || (((cogMethod->methodObject)) == (((usqInt)(methodFor((cogMethod->methodObject))))))))) {
				return 23;
			}
		}
		if (((cogMethod->stackCheckOffset)) != 0) {
			return 24;
		}
		return 0;
	}
	if (((cogMethod->cmType)) == CMClosedPIC) {
		if (((cogMethod->blockSize)) != closedPICSize) {
			return 0x1F;
		}
		if (!(((((cogMethod->cPICNumCases)) >= 1) && (((cogMethod->cPICNumCases)) <= MaxCPICCases)))) {
			return 32;
		}
		if (((cogMethod->methodHeader)) != 0) {
			return 33;
		}
		if (((cogMethod->methodObject)) != 0) {
			return 34;
		}
		return 0;
	}
	return 9;
}


/*	Attempt to create a one-case PIC for an MNU.
	The tag for the case is at the send site and so doesn't need to be
	generated. 
 */

	/* Cogit>>#cogMNUPICSelector:receiver:methodOperand:numArgs: */
CogMethod *
cogMNUPICSelectorreceivermethodOperandnumArgs(sqInt selector, sqInt rcvr, sqInt methodOperand, sqInt numArgs)
{
    CogMethod *pic;
    usqInt startAddress;

	if ((isYoung(selector))
	 || ((inlineCacheTagForInstance(rcvr)) == 0 /* picAbortDiscriminatorValue */)) {
		return 0;
	}
	compilationBreakpointisMNUCase(selector, numBytesOf(selector), 1);
	assert(endCPICCase0 != null);
	startAddress = allocate(closedPICSize);
	if (startAddress == 0) {
		callForCogCompiledCodeCompaction();
		return 0;
	}
	memcpy(((CogMethod *) startAddress), ((CogMethod *) cPICPrototype), closedPICSize);
	configureMNUCPICmethodOperandnumArgsdelta(((CogMethod *) startAddress), methodOperand, numArgs, startAddress - cPICPrototype);
	/* begin fillInCPICHeader:numArgs:numCases:hasMNUCase:selector: */
	pic = ((CogMethod *) startAddress);
	assert(!(isYoung(selector)));
	(pic->cmType = CMClosedPIC);
	(pic->objectHeader = 0);
	(pic->blockSize = closedPICSize);
	(pic->methodObject = 0);
	(pic->methodHeader = 0);
	(pic->selector = selector);
	(pic->cmNumArgs = numArgs);
	(pic->cmRefersToYoung = 0);
	(pic->cmUsageCount = initialClosedPICUsageCount());
	/* begin cpicHasMNUCase: */
	((((CogBlockMethod *) pic))->cpicHasMNUCaseOrCMIsFullBlock) = 1;
	(pic->cPICNumCases = 1);
	(pic->blockEntryOffset = 0);
	assert(((pic->cmType)) == CMClosedPIC);
	assert(((pic->selector)) == selector);
	assert(((pic->cmNumArgs)) == numArgs);
	assert(((pic->cPICNumCases)) == 1);
	assert((callTargetFromReturnAddress(backEnd, (((sqInt)pic)) + missOffset)) == (picAbortTrampolineFor(numArgs)));
	assert(closedPICSize == (roundUpLength(closedPICSize)));
	flushICacheFromto(processor, ((usqInt)pic), (((usqInt)pic)) + closedPICSize);
	/* begin maybeEnableSingleStep */
	return pic;
}


/*	Create an Open PIC. Temporarily create a direct call of
	ceSendFromOpenPIC:. Should become a probe of the first-level method lookup
	cache followed by a
	call of ceSendFromOpenPIC: if the probe fails. */

	/* Cogit>>#cogOpenPICSelector:numArgs: */
static CogMethod * NoDbgRegParms
cogOpenPICSelectornumArgs(sqInt selector, sqInt numArgs)
{
    sqInt codeSize;
    sqInt end;
    sqInt fixupSize;
    sqInt mapSize;
    sqInt opcodeSize;
    CogMethod *pic;
    usqInt startAddress;

	compilationBreakpointisMNUCase(selector, numBytesOf(selector), 0);
	startAddress = allocate(openPICSize);
	if (startAddress == 0) {
		return ((CogMethod *) InsufficientCodeSpace);
	}
	(methodLabel->address = startAddress);
	(methodLabel->dependent = null);
	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 100;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	compileOpenPICnumArgs(selector, numArgs);
	computeMaximumSizes();
	concretizeAt(methodLabel, startAddress);
	codeSize = generateInstructionsAt(startAddress + (sizeof(CogMethod)));
	mapSize = generateMapAtstart((startAddress + openPICSize) - 1, startAddress + cmNoCheckEntryOffset);
	assert((((entry->address)) - startAddress) == cmEntryOffset);
	assert(((roundUpLength((sizeof(CogMethod)) + codeSize)) + (roundUpLength(mapSize))) <= openPICSize);
	end = outputInstructionsAt(startAddress + (sizeof(CogMethod)));
	/* begin fillInOPICHeader:numArgs:selector: */
	pic = ((CogMethod *) startAddress);
	(pic->cmType = CMOpenPIC);
	(pic->objectHeader = 0);
	(pic->blockSize = openPICSize);
	addToOpenPICList(pic);
	(pic->methodHeader = 0);
	(pic->selector = selector);
	(pic->cmNumArgs = numArgs);
	if ((pic->cmRefersToYoung = isYoung(selector))) {
		addToYoungReferrers(pic);
	}
	(pic->cmUsageCount = initialOpenPICUsageCount());
	/* begin cpicHasMNUCase: */
	((((CogBlockMethod *) pic))->cpicHasMNUCaseOrCMIsFullBlock) = 0;
	(pic->cPICNumCases = 0);
	(pic->blockEntryOffset = 0);
	assert(((pic->cmType)) == CMOpenPIC);
	assert(((pic->selector)) == selector);
	assert(((pic->cmNumArgs)) == numArgs);
	assert((callTargetFromReturnAddress(backEnd, (((sqInt)pic)) + missOffset)) == (picAbortTrampolineFor(numArgs)));
	assert(openPICSize == (roundUpLength(openPICSize)));
	flushICacheFromto(processor, ((usqInt)pic), (((usqInt)pic)) + openPICSize);
	/* begin maybeEnableSingleStep */
	return pic;
}


/*	Attempt to create a two-case PIC for case0CogMethod and
	case1Method,case1Tag. The tag for case0CogMethod is at the send site and
	so doesn't need to be generated.
	case1Method may be any of
	- a Cog method; link to its unchecked entry-point
	- a CompiledMethod; link to ceInterpretMethodFromPIC:
	- a CompiledMethod; link to ceMNUFromPICMNUMethod:receiver: */

	/* Cogit>>#cogPICSelector:numArgs:Case0Method:Case1Method:tag:isMNUCase: */
static CogMethod * NoDbgRegParms
cogPICSelectornumArgsCase0MethodCase1MethodtagisMNUCase(sqInt selector, sqInt numArgs, CogMethod *case0CogMethod, sqInt case1MethodOrNil, sqInt case1Tag, sqInt isMNUCase)
{
    CogMethod *pic;
    usqInt startAddress;

	if (isYoung(selector)) {
		return ((CogMethod *) YoungSelectorInPIC);
	}
	compilationBreakpointisMNUCase(selector, numBytesOf(selector), isMNUCase);
	startAddress = allocate(closedPICSize);
	if (startAddress == 0) {
		return ((CogMethod *) InsufficientCodeSpace);
	}
	memcpy(((CogMethod *) startAddress), ((CogMethod *) cPICPrototype), closedPICSize);
	configureCPICCase0Case1MethodtagisMNUCasenumArgsdelta(((CogMethod *) startAddress), case0CogMethod, case1MethodOrNil, case1Tag, isMNUCase, numArgs, startAddress - cPICPrototype);
	/* begin fillInCPICHeader:numArgs:numCases:hasMNUCase:selector: */
	pic = ((CogMethod *) startAddress);
	assert(!(isYoung(selector)));
	(pic->cmType = CMClosedPIC);
	(pic->objectHeader = 0);
	(pic->blockSize = closedPICSize);
	(pic->methodObject = 0);
	(pic->methodHeader = 0);
	(pic->selector = selector);
	(pic->cmNumArgs = numArgs);
	(pic->cmRefersToYoung = 0);
	(pic->cmUsageCount = initialClosedPICUsageCount());
	/* begin cpicHasMNUCase: */
	((((CogBlockMethod *) pic))->cpicHasMNUCaseOrCMIsFullBlock) = isMNUCase;
	(pic->cPICNumCases = 2);
	(pic->blockEntryOffset = 0);
	assert(((pic->cmType)) == CMClosedPIC);
	assert(((pic->selector)) == selector);
	assert(((pic->cmNumArgs)) == numArgs);
	assert(((pic->cPICNumCases)) == 2);
	assert((callTargetFromReturnAddress(backEnd, (((sqInt)pic)) + missOffset)) == (picAbortTrampolineFor(numArgs)));
	assert(closedPICSize == (roundUpLength(closedPICSize)));
	flushICacheFromto(processor, ((usqInt)pic), (((usqInt)pic)) + closedPICSize);
	/* begin maybeEnableSingleStep */
	return pic;
}


/*	Attempt to produce a machine code method for the bytecode method
	object aMethodObj. N.B. If there is no code memory available do *NOT*
	attempt to reclaim the method zone. Certain clients (e.g. ceSICMiss:)
	depend on the zone remaining constant across method generation. */

	/* Cogit>>#cog:selector: */
CogMethod *
cogselector(sqInt aMethodObj, sqInt aSelectorOop)
{
    CogMethod *cogMethod;
    sqInt selector;


	/* inline exclude:selector: */
	assert(!((methodHasCogMethod(aMethodObj))));
	assert(!((isOopCompiledMethod(ultimateLiteralOf(aMethodObj)))));

	/* coInterpreter stringOf: selector */
	selector = (aSelectorOop == (nilObject())
		? maybeSelectorOfMethod(aMethodObj)
		: aSelectorOop);
	if (!(selector == null)) {
		compilationBreakpointisMNUCase(selector, lengthOf(selector), 0);
	}
	if (aMethodObj == breakMethod) {
		haltmsg("Compilation of breakMethod");
	}
	if (methodUsesAlternateBytecodeSet(aMethodObj)) {
		if ((numElementsIn(generatorTable)) <= 256) {
			return null;
		}
		bytecodeSetOffset = 256;
	}
	else {
		bytecodeSetOffset = 0;
	}
	ensureNoForwardedLiteralsIn(aMethodObj);
	methodObj = aMethodObj;
	methodHeader = methodHeaderOf(aMethodObj);
	receiverTags = receiverTagBitsForMethod(methodObj);
	cogMethod = compileCogMethod(aSelectorOop);
	if ((((((sqInt)cogMethod)) >= MaxNegativeErrorCode) && ((((sqInt)cogMethod)) <= -1))) {
		if ((((sqInt)cogMethod)) == InsufficientCodeSpace) {
			callForCogCompiledCodeCompaction();
		}
		return null;
	}
	return cogMethod;
}

	/* Cogit>>#collectCogConstituentFor:Annotation:Mcpc:Bcpc:Method: */
static sqInt NoDbgRegParms
collectCogConstituentForAnnotationMcpcBcpcMethod(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *cogMethodArg)
{
    sqInt address;
    sqInt annotation;
    usqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;

	if (!(descriptor)) {
		return 0;
	}
	if (!((descriptor->isMapped))) {
		return 0;
	}
	address = positive32BitIntegerFor(mcpc);
	if (!(address)) {
		return PrimErrNoMemory;
	}
	storePointerUncheckedofObjectwithValue(cogConstituentIndex, topRemappableOop(), address);
	storePointerUncheckedofObjectwithValue(cogConstituentIndex + 1, topRemappableOop(), (((usqInt)bcpc << 1) | 1));

	/* Collect any first case classTags for closed PICs. */
	cogConstituentIndex += 2;
	if (((isBackwardBranchAndAnnotation & 1) == 0)
	 && (((((usqInt) isBackwardBranchAndAnnotation) >> 1) >= IsSendCall)
	 || (0))) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* send is linked */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			annotation = ((usqInt) isBackwardBranchAndAnnotation) >> 1;
			/* begin offsetAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (((targetMethod1->cmType)) == CMClosedPIC) {
				(targetMethod1->methodObject = classForInlineCacheTag(inlineCacheTagAt(backEnd, mcpc)));
			}
		}
	}
	return 0;
}


/*	Answer a description of the mapping between machine code pointers and
	bytecode pointers for the Cog Method.
	First value is the address of the cog method.
	Following values are pairs of machine code pc and bytecode pc */

	/* Cogit>>#collectCogMethodConstituent: */
static sqInt NoDbgRegParms
collectCogMethodConstituent(CogMethod *cogMethod)
{
    sqInt address;
    sqInt aMethodHeader;
    sqInt aMethodHeader1;
    sqInt aMethodObj;
    sqInt annotation;
    sqInt bcpc;
    sqInt bsOffset;
    sqInt byte;
    sqInt cm;
    CogBlockMethod *cogBlockMethod;
    sqInt data;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt endbcpc;
    sqInt errCode;
    CogMethod *homeMethod;
    sqInt isBackwardBranch;
    sqInt isInBlock;
    sqInt latestContinuation;
    usqInt map;
    sqInt mapByte;
    usqInt mcpc;
    sqInt nExts;
    sqInt nextBcpc;
    sqInt nSlots;
    sqInt result;
    sqInt startbcpc;
    sqInt targetPC;

	latestContinuation = 0;
	if (!(((cogMethod->cmType)) == CMMethod)) {
		return positive32BitIntegerFor(((usqInt)cogMethod));
	}
	cogBlockMethod = ((CogBlockMethod *) cogMethod);
	if (((cogBlockMethod->stackCheckOffset)) == 0) {

		/* isFrameless ? */
		return positive32BitIntegerFor(((usqInt)cogMethod));
	}
	cm = (cogMethod->methodObject);

	/* +1 for first address */
	nSlots = ((((byteSizeOf(cm)) - (startPCOfMethod(cm))) * 2) + (minSlotsForShortening())) + 1;
	data = instantiateClassindexableSize(splObj(ClassArray), nSlots);
	if (!(data)) {
		return null;
	}
	pushRemappableOop(data);
	address = positive32BitIntegerFor(((usqInt)cogMethod));
	if (!(address)) {
		popRemappableOop();
		return null;
	}
	storePointerUncheckedofObjectwithValue(0, topRemappableOop(), address);
	cogConstituentIndex = 1;
	/* begin mapFor:bcpc:performUntil:arg: */
	startbcpc = startPCOfMethod((cogMethod->methodObject));
	assert(((cogBlockMethod->stackCheckOffset)) > 0);

	/* The stack check maps to the start of the first bytecode,
	   the first bytecode being effectively after frame build. */
	mcpc = (((usqInt)cogBlockMethod)) + ((cogBlockMethod->stackCheckOffset));
	result = collectCogConstituentForAnnotationMcpcBcpcMethod(null, (0 + (((int)((usqInt)(HasBytecodePC) << 1)))), (((char *) mcpc)), startbcpc, (((void *)cogMethod)));
	if (result != 0) {
		errCode = result;
		goto l7;
	}

	/* In both CMMethod and CMBlock cases find the start of the map and
	   skip forward to the bytecode pc map entry for the stack check. */
	bcpc = startbcpc;
	if (((cogBlockMethod->cmType)) == CMMethod) {
		/* begin cmIsFullBlock */
		isInBlock = (cogBlockMethod->cpicHasMNUCaseOrCMIsFullBlock);
		homeMethod = ((CogMethod *) cogBlockMethod);
		assert(startbcpc == (startPCOfMethodHeader((homeMethod->methodHeader))));
		map = ((((usqInt)homeMethod)) + ((homeMethod->blockSize))) - 1;
		annotation = ((usqInt) (byteAt(map))) >> AnnotationShift;
		assert((annotation == IsAbsPCReference)
		 || ((annotation == IsObjectReference)
		 || ((annotation == IsRelativeCall)
		 || (annotation == IsDisplacementX2N))));
		latestContinuation = startbcpc;
		aMethodObj = (homeMethod->methodObject);
		endbcpc = (numBytesOf(aMethodObj)) - 1;
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader)
						? 256
						: 0)
#    else /* MULTIPLEBYTECODESETS */
			0
#    endif /* MULTIPLEBYTECODESETS */
			;
		bcpc += deltaToSkipPrimAndErrorStoreInheader(aMethodObj, (homeMethod->methodHeader));
	}
	else {
		isInBlock = 1;
		assert(bcpc == ((cogBlockMethod->startpc)));
		homeMethod = cmHomeMethod(cogBlockMethod);
		map = findMapLocationForMcpcinMethod((((usqInt)cogBlockMethod)) + (sizeof(CogBlockMethod)), homeMethod);
		assert(map != 0);
		annotation = ((usqInt) (byteAt(map))) >> AnnotationShift;
		assert(((((usqInt) annotation) >> AnnotationShift) == HasBytecodePC)
		 || ((((usqInt) annotation) >> AnnotationShift) == IsDisplacementX2N));
		while (((annotation = ((usqInt) (byteAt(map))) >> AnnotationShift)) != HasBytecodePC) {
			map -= 1;
		}

		/* skip fiducial; i.e. the map entry for the pc immediately following the method header. */
		map -= 1;
		aMethodObj = (homeMethod->methodObject);
		bcpc = startbcpc - (
#if MULTIPLEBYTECODESETS
	(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
		? AltBlockCreationBytecodeSize
		: BlockCreationBytecodeSize)
#else /* MULTIPLEBYTECODESETS */
	BlockCreationBytecodeSize
#endif /* MULTIPLEBYTECODESETS */
	);
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader1 = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader1)
						? 256
						: 0)
#    else /* MULTIPLEBYTECODESETS */
			0
#    endif /* MULTIPLEBYTECODESETS */
			;
		byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
		descriptor = generatorAt(byte);
		endbcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc, -1, aMethodObj))
	: 0));
		bcpc = startbcpc;
	}
	nExts = 0;
	while ((((usqInt) (byteAt(map))) >> AnnotationShift) != HasBytecodePC) {
		map -= 1;
	}
	map -= 1;
	while (((mapByte = byteAt(map))) != MapEnd) {

		/* defensive; we exit on bcpc */
		if (mapByte >= FirstAnnotation) {
			annotation = ((usqInt) mapByte) >> AnnotationShift;
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if (annotation >= HasBytecodePC) {
				if ((annotation == IsSendCall)
				 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
					annotation += mapByte & DisplacementMask;
					map -= 1;
				}
				while (1) {
					byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
					descriptor = generatorAt(byte);
					if (isInBlock) {
						if (bcpc >= endbcpc) {
							errCode = 0;
							goto l7;
						}
					}
					else {
						if (((descriptor->isReturn))
						 && (bcpc >= latestContinuation)) {
							errCode = 0;
							goto l7;
						}
						if ((isBranch(descriptor))
						 || ((descriptor->isBlockCreation))) {
							/* begin latestContinuationPCFor:at:exts:in: */
							distance = ((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj);
							targetPC = (bcpc + ((descriptor->numBytes))) + (((distance < 0) ? 0 : distance));
							latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
						}
						latestContinuation = latestContinuation;
					}
					nextBcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj))
	: 0));
					if (((descriptor->isMapped))
					 || (isInBlock
					 && ((descriptor->isMappedInBlock)))) break;
					bcpc = nextBcpc;
					nExts = ((descriptor->isExtension)
						? nExts + 1
						: 0);
				}
				isBackwardBranch = (isBranch(descriptor))
				 && ((assert(((descriptor->spanFunction)) != null),
				(((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj)) < 0));
				result = collectCogConstituentForAnnotationMcpcBcpcMethod(descriptor, ((isBackwardBranch
	? (((sqInt)((usqInt)(annotation) << 1))) + 1
	: ((sqInt)((usqInt)(annotation) << 1)))), (((char *) mcpc)), ((isBackwardBranch
	? bcpc - (2 * nExts)
	: bcpc)), (((void *)cogMethod)));
				if (result != 0) {
					errCode = result;
					goto l7;
				}
				bcpc = nextBcpc;
				nExts = ((descriptor->isExtension)
					? nExts + 1
					: 0);
			}
		}
		else {
			assert(((((usqInt) mapByte) >> AnnotationShift) == IsDisplacementX2N)
			 || ((((usqInt) mapByte) >> AnnotationShift) == IsAnnotationExtension));
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	errCode = 0;
	l7:	/* end mapFor:bcpc:performUntil:arg: */;
	if (errCode != 0) {
		popRemappableOop();
		return null;
	}
	if (cogConstituentIndex < nSlots) {
		shortentoIndexableSize(topRemappableOop(), cogConstituentIndex);
	}
	return popRemappableOop();
}

	/* Cogit>>#compactCogCompiledCode */
void
compactCogCompiledCode(void)
{
	assert(noCogMethodsMaximallyMarked());
	markActiveMethodsAndReferents();
	freeOlderMethodsForCompaction();
	compactPICsWithFreedTargets();
	planCompaction();
	updateStackZoneReferencesToCompiledCodePreCompaction();
	relocateMethodsPreCompaction();
	compactCompiledCode();
	assert(allMethodsHaveCorrectHeader());
	assert(kosherYoungReferrers());
	stopsFromto(backEnd, freeStart(), (youngReferrers()) - 1);
	flushICacheFromto(processor, ((usqInt)methodZoneBase), ((usqInt)(youngReferrers())));
}

	/* Cogit>>#compactPICsWithFreedTargets */
static void
compactPICsWithFreedTargets(void)
{
    CogMethod *cogMethod;
    sqInt count;

	cogMethod = ((CogMethod *) methodZoneBase);
	count = 0;
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) == CMClosedPIC)
		 && (cPICCompactAndIsNowEmpty(cogMethod))) {
			(cogMethod->cmType = CMFree);
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		count += 1;
	}
	assert(count == (numMethods()));
}


/*	The start of a CogMethod has a call to a run-time abort routine that
	either handles an in-line cache failure or a stack overflow. The routine
	selects the
	path depending on ReceiverResultReg; if zero it takes the stack overflow
	path; if nonzero the in-line cache miss path. Neither of these paths
	returns. The abort routine must be called; In the callee the method is
	located by
	adding the relevant offset to the return address of the call.
	
	N.B. This code must match that in compilePICAbort: so that the offset of
	the return address of the call is the same in methods and closed PICs. */

	/* Cogit>>#compileAbort */
static AbstractInstruction *
compileAbort(void)
{
    AbstractInstruction *anInstruction;
    sqInt callTarget;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, 0, ReceiverResultReg);
	stackOverflowCall = anInstruction;
	
	/* If there is a link register it must be saved (pushed onto the stack) before it
	   is smashed by the abort call, and hence needs to be manually handled here */
	sendMiss = genoperand(PushR, LinkReg);
	/* begin Call: */
	callTarget = methodAbortTrampolineFor(methodOrBlockNumArgs);
	return genoperand(Call, callTarget);
}

	/* Cogit>>#compileBlockDispatchFrom:to: */
static sqInt NoDbgRegParms
compileBlockDispatchFromto(sqInt lowBlockStartIndex, sqInt highBlockStartIndex)
{
    AbstractInstruction *anInstruction;
    BlockStart *blockStart;
    sqInt halfWay;
    AbstractInstruction *jmp;
    sqInt literal;

	if (lowBlockStartIndex == highBlockStartIndex) {
		blockStart = blockStartAt(lowBlockStartIndex);
		genoperand(Jump, ((sqInt)((blockStart->entryLabel))));
		return null;
	}
	halfWay = (highBlockStartIndex + lowBlockStartIndex) / 2;
	assert(((halfWay >= lowBlockStartIndex) && (halfWay <= highBlockStartIndex)));

	/* N.B. FLAGS := TempReg - startpc */
	blockStart = blockStartAt(halfWay);
	/* begin checkQuickConstant:forInstruction: */
	literal = (((usqInt)(((blockStart->startpc)) + 1) << 1) | 1);
	anInstruction = genoperandoperand(CmpCqR, (((usqInt)(((blockStart->startpc)) + 1) << 1) | 1), TempReg);
	if (lowBlockStartIndex == halfWay) {
		genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)((blockStart->entryLabel))));
		compileBlockDispatchFromto(halfWay + 1, highBlockStartIndex);
		return null;
	}
	if ((halfWay + 1) == highBlockStartIndex) {
		blockStart = blockStartAt(highBlockStartIndex);
		genConditionalBranchoperand(JumpGreater, ((sqInt)((blockStart->entryLabel))));
		return compileBlockDispatchFromto(lowBlockStartIndex, halfWay);
	}
	jmp = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
	compileBlockDispatchFromto(lowBlockStartIndex, halfWay);
	if (halfWay == highBlockStartIndex) {
		blockStart = blockStartAt(highBlockStartIndex);
		jmpTarget(jmp, (blockStart->entryLabel));
	}
	else {
		jmpTarget(jmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		compileBlockDispatchFromto(halfWay + 1, highBlockStartIndex);
	}
	return 0;
}


/*	Compile a block's entry. This looks like a dummy CogBlockMethod header
	(for frame parsing)
	followed by either a frame build, if a frame is required, or nothing. The
	CogMethodHeader's objectHeader field is a back pointer to the method, but
	this can't be filled in until code generation. */

	/* Cogit>>#compileBlockEntry: */
static void NoDbgRegParms
compileBlockEntry(BlockStart *blockStart)
{
    AbstractInstruction *abstractInstruction;
    sqInt alignment;

	/* begin AlignmentNops: */
	alignment = blockAlignment();
	genoperand(AlignmentNops, alignment);
	(blockStart->fakeHeader = genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	
	switch (sizeof(CogBlockMethod)) {
	case 8:
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		break;
	case 12:
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		break;
	case 16:
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		genoperand(Fill32, 0);
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	(blockStart->entryLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (needsFrame) {
		compileBlockFrameBuild(blockStart);
		if (recordBlockTrace()) {
			/* begin CallRT: */
			abstractInstruction = genoperand(Call, ceTraceBlockActivationTrampoline);
			(abstractInstruction->annotation = IsRelativeCall);
		}
	}
	else {
		compileBlockFramelessEntry(blockStart);
	}
}


/*	Generate a call to aRoutine with up to 4 arguments. If resultRegOrNone is
	not NoReg assign the C result to resultRegOrNone. If saveRegs, save all
	registers. Hack: a negative arg value indicates an abstract register, a
	non-negative value
	indicates a constant. */

	/* Cogit>>#compileCallFor:numArgs:arg:arg:arg:arg:floatResultReg:regsToSave: */
static void NoDbgRegParms
compileCallFornumArgsargargargargfloatResultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    sqInt delta;
    sqInt literal;
    sqInt literal2;
    sqInt numRegsPushed;
    usqInt regMaskCopy;
    sqInt regsToSave;
    sqInt wordsPushedModAlignment;

	regsToSave = (resultRegOrNone == NoReg
		? regMask
		: ((regMask | (1U << resultRegOrNone)) - (1U << resultRegOrNone)));
	if (cStackAlignment > BytesPerWord) {
		/* begin genAlignCStackSavingRegisters:numArgs:wordAlignment: */
		regMaskCopy = ((usqInt)regsToSave);
		numRegsPushed = 0;
		while (regMaskCopy != 0) {
			numRegsPushed += regMaskCopy & 1;
			regMaskCopy = ((usqInt) regMaskCopy >> 1);
		}
		if ((numRegsPushed == 0)
		 && ((numIntRegArgs(((AbstractInstruction *) backEnd))) >= numArgs)) {
			goto l1;
		}
		wordsPushedModAlignment = (numRegsPushed + numArgs) % (cStackAlignment / BytesPerWord);
		if (wordsPushedModAlignment != 0) {
			delta = (cStackAlignment / BytesPerWord) - wordsPushedModAlignment;
			/* begin checkQuickConstant:forInstruction: */
			literal = delta * BytesPerWord;
			anInstruction = genoperandoperand(SubCqR, delta * BytesPerWord, SPReg);
		}
	l1:	/* end genAlignCStackSavingRegisters:numArgs:wordAlignment: */;
	}
	genSaveRegs(backEnd, regsToSave);
	/* begin genMarshallNArgs:arg:arg:arg:arg: */
	if (numArgs == 0) {
		((AbstractInstruction *) backEnd);
		goto l13;
	}
	if (regOrConst0 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction4 = genoperandoperand(MoveCqR, -2 - regOrConst0, A0);
	}
	else {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, regOrConst0, A0);
	}
	if (numArgs == 1) {
		((AbstractInstruction *) backEnd);
		goto l13;
	}
	if (regOrConst1 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction11 = genoperandoperand(MoveCqR, -2 - regOrConst1, A1);
	}
	else {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, regOrConst1, A1);
	}
	if (numArgs == 2) {
		((AbstractInstruction *) backEnd);
		goto l13;
	}
	if (regOrConst2 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction21 = genoperandoperand(MoveCqR, -2 - regOrConst2, A2);
	}
	else {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, regOrConst2, A2);
	}
	if (numArgs == 3) {
		((AbstractInstruction *) backEnd);
		goto l13;
	}
	if (regOrConst3 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction3 = genoperandoperand(MoveCqR, -2 - regOrConst3, A3);
	}
	else {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, regOrConst3, A3);
	}
	((AbstractInstruction *) backEnd);
	l13:	/* end genMarshallNArgs:arg:arg:arg:arg: */;
	/* begin checkLiteral:forInstruction: */
	literal2 = ((usqInt)aRoutine);
	anInstruction2 = genoperand(CallFull, ((usqInt)aRoutine));
	if (resultRegOrNone != NoReg) {
		cFloatResultToRd(backEnd, resultRegOrNone);
	}
	assert(numArgs <= 4);
	genRestoreRegs(backEnd, regsToSave);
}


/*	Generate a call to aRoutine with up to 4 arguments. If resultRegOrNone is
	not NoReg assign the C result to resultRegOrNone. If saveRegs, save all
	registers. Hack: a negative arg value indicates an abstract register, a
	non-negative value
	indicates a constant. */

	/* Cogit>>#compileCallFor:numArgs:arg:arg:arg:arg:resultReg:regsToSave: */
static void NoDbgRegParms
compileCallFornumArgsargargargargresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    sqInt delta;
    sqInt literal;
    sqInt literal2;
    sqInt numRegsPushed;
    usqInt regMaskCopy;
    sqInt regsToSave;
    sqInt wordsPushedModAlignment;

	regsToSave = (resultRegOrNone == NoReg
		? regMask
		: ((regMask | (1U << resultRegOrNone)) - (1U << resultRegOrNone)));
	if (cStackAlignment > BytesPerWord) {
		/* begin genAlignCStackSavingRegisters:numArgs:wordAlignment: */
		regMaskCopy = ((usqInt)regsToSave);
		numRegsPushed = 0;
		while (regMaskCopy != 0) {
			numRegsPushed += regMaskCopy & 1;
			regMaskCopy = ((usqInt) regMaskCopy >> 1);
		}
		if ((numRegsPushed == 0)
		 && ((numIntRegArgs(((AbstractInstruction *) backEnd))) >= numArgs)) {
			goto l1;
		}
		wordsPushedModAlignment = (numRegsPushed + numArgs) % (cStackAlignment / BytesPerWord);
		if (wordsPushedModAlignment != 0) {
			delta = (cStackAlignment / BytesPerWord) - wordsPushedModAlignment;
			/* begin checkQuickConstant:forInstruction: */
			literal = delta * BytesPerWord;
			anInstruction = genoperandoperand(SubCqR, delta * BytesPerWord, SPReg);
		}
	l1:	/* end genAlignCStackSavingRegisters:numArgs:wordAlignment: */;
	}
	genSaveRegs(backEnd, regsToSave);
	/* begin genMarshallNArgs:arg:arg:arg:arg: */
	if (numArgs == 0) {
		((AbstractInstruction *) backEnd);
		goto l13;
	}
	if (regOrConst0 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction4 = genoperandoperand(MoveCqR, -2 - regOrConst0, A0);
	}
	else {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, regOrConst0, A0);
	}
	if (numArgs == 1) {
		((AbstractInstruction *) backEnd);
		goto l13;
	}
	if (regOrConst1 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction11 = genoperandoperand(MoveCqR, -2 - regOrConst1, A1);
	}
	else {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, regOrConst1, A1);
	}
	if (numArgs == 2) {
		((AbstractInstruction *) backEnd);
		goto l13;
	}
	if (regOrConst2 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction21 = genoperandoperand(MoveCqR, -2 - regOrConst2, A2);
	}
	else {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, regOrConst2, A2);
	}
	if (numArgs == 3) {
		((AbstractInstruction *) backEnd);
		goto l13;
	}
	if (regOrConst3 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction3 = genoperandoperand(MoveCqR, -2 - regOrConst3, A3);
	}
	else {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, regOrConst3, A3);
	}
	((AbstractInstruction *) backEnd);
	l13:	/* end genMarshallNArgs:arg:arg:arg:arg: */;
	/* begin checkLiteral:forInstruction: */
	literal2 = ((usqInt)aRoutine);
	anInstruction2 = genoperand(CallFull, ((usqInt)aRoutine));
	if (resultRegOrNone != NoReg) {
		genWriteCResultIntoReg(backEnd, resultRegOrNone);
	}
	assert(numArgs <= 4);
	genRestoreRegs(backEnd, regsToSave);
}


/*	Generate a call to aRoutine with up to 4 arguments. If resultRegOrNone is
	not NoReg assign the C result to resultRegOrNone. If saveRegs, save all
	registers. Hack: a negative arg value indicates an abstract register, a
	non-negative value
	indicates a constant. */

	/* Cogit>>#compileCallFor:numArgs:arg:arg:arg:arg:resultReg:resultReg:regsToSave: */
static void NoDbgRegParms
compileCallFornumArgsargargargargresultRegresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt resultReg2OrNone, sqInt regMask)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    sqInt delta;
    sqInt literal;
    sqInt literal2;
    sqInt numRegsPushed;
    usqInt regMaskCopy;
    sqInt regsToSave;
    sqInt wordsPushedModAlignment;

	regsToSave = (resultRegOrNone == NoReg
		? regMask
		: ((regMask | (1U << resultRegOrNone)) - (1U << resultRegOrNone)));
	if (cStackAlignment > BytesPerWord) {
		/* begin genAlignCStackSavingRegisters:numArgs:wordAlignment: */
		regMaskCopy = ((usqInt)regsToSave);
		numRegsPushed = 0;
		while (regMaskCopy != 0) {
			numRegsPushed += regMaskCopy & 1;
			regMaskCopy = ((usqInt) regMaskCopy >> 1);
		}
		if ((numRegsPushed == 0)
		 && ((numIntRegArgs(((AbstractInstruction *) backEnd))) >= numArgs)) {
			goto l1;
		}
		wordsPushedModAlignment = (numRegsPushed + numArgs) % (cStackAlignment / BytesPerWord);
		if (wordsPushedModAlignment != 0) {
			delta = (cStackAlignment / BytesPerWord) - wordsPushedModAlignment;
			/* begin checkQuickConstant:forInstruction: */
			literal = delta * BytesPerWord;
			anInstruction = genoperandoperand(SubCqR, delta * BytesPerWord, SPReg);
		}
	l1:	/* end genAlignCStackSavingRegisters:numArgs:wordAlignment: */;
	}
	genSaveRegs(backEnd, regsToSave);
	/* begin genMarshallNArgs:arg:arg:arg:arg: */
	if (numArgs == 0) {
		((AbstractInstruction *) backEnd);
		goto l13;
	}
	if (regOrConst0 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction4 = genoperandoperand(MoveCqR, -2 - regOrConst0, A0);
	}
	else {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, regOrConst0, A0);
	}
	if (numArgs == 1) {
		((AbstractInstruction *) backEnd);
		goto l13;
	}
	if (regOrConst1 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction11 = genoperandoperand(MoveCqR, -2 - regOrConst1, A1);
	}
	else {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, regOrConst1, A1);
	}
	if (numArgs == 2) {
		((AbstractInstruction *) backEnd);
		goto l13;
	}
	if (regOrConst2 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction21 = genoperandoperand(MoveCqR, -2 - regOrConst2, A2);
	}
	else {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, regOrConst2, A2);
	}
	if (numArgs == 3) {
		((AbstractInstruction *) backEnd);
		goto l13;
	}
	if (regOrConst3 < NoReg) {
		/* begin MoveCq:R: */
		anInstruction3 = genoperandoperand(MoveCqR, -2 - regOrConst3, A3);
	}
	else {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, regOrConst3, A3);
	}
	((AbstractInstruction *) backEnd);
	l13:	/* end genMarshallNArgs:arg:arg:arg:arg: */;
	/* begin checkLiteral:forInstruction: */
	literal2 = ((usqInt)aRoutine);
	anInstruction2 = genoperand(CallFull, ((usqInt)aRoutine));
	if (resultRegOrNone != NoReg) {
		genWriteCResultIntoReg(backEnd, resultRegOrNone);
	}
	if (resultReg2OrNone != NoReg) {
		genWriteCSecondResultIntoReg(backEnd, resultReg2OrNone);
	}
	assert(numArgs <= 4);
	genRestoreRegs(backEnd, regsToSave);
}


/*	Generate a call to aRoutine with up to 4 arguments. If resultRegOrNone is
	not NoReg assign the C result to resultRegOrNone. If saveRegs, save all
	registers. Hack: a negative arg value indicates an abstract register, a
	non-negative value
	indicates a constant. */

	/* Cogit>>#compileCallFor:numArgs:floatArg:floatArg:floatArg:floatArg:resultReg:regsToSave: */
static void NoDbgRegParms
compileCallFornumArgsfloatArgfloatArgfloatArgfloatArgresultRegregsToSave(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt resultRegOrNone, sqInt regMask)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction2;
    sqInt delta;
    sqInt literal;
    sqInt literal2;
    sqInt numRegsPushed;
    usqInt regMaskCopy;
    sqInt regsToSave;
    sqInt wordsPushedModAlignment;

	regsToSave = (resultRegOrNone == NoReg
		? regMask
		: ((regMask | (1U << resultRegOrNone)) - (1U << resultRegOrNone)));
	if (cStackAlignment > BytesPerWord) {
		/* begin genAlignCStackSavingRegisters:numArgs:wordAlignment: */
		regMaskCopy = ((usqInt)regsToSave);
		numRegsPushed = 0;
		while (regMaskCopy != 0) {
			numRegsPushed += regMaskCopy & 1;
			regMaskCopy = ((usqInt) regMaskCopy >> 1);
		}
		if ((numRegsPushed == 0)
		 && ((numIntRegArgs(((AbstractInstruction *) backEnd))) >= numArgs)) {
			goto l1;
		}
		wordsPushedModAlignment = (numRegsPushed + numArgs) % (cStackAlignment / BytesPerWord);
		if (wordsPushedModAlignment != 0) {
			delta = (cStackAlignment / BytesPerWord) - wordsPushedModAlignment;
			/* begin checkQuickConstant:forInstruction: */
			literal = delta * BytesPerWord;
			anInstruction = genoperandoperand(SubCqR, delta * BytesPerWord, SPReg);
		}
	l1:	/* end genAlignCStackSavingRegisters:numArgs:wordAlignment: */;
	}
	genSaveRegs(backEnd, regsToSave);
	genMarshallNArgsfloatArgfloatArgfloatArgfloatArg(backEnd, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3);
	/* begin checkLiteral:forInstruction: */
	literal2 = ((usqInt)aRoutine);
	anInstruction2 = genoperand(CallFull, ((usqInt)aRoutine));
	if (resultRegOrNone != NoReg) {
		genWriteCResultIntoReg(backEnd, resultRegOrNone);
	}
	genRemoveNFloatArgsFromStack(backEnd, numArgs);
	genRestoreRegs(backEnd, regsToSave);
}


/*	Compile the cache tag computation and the first comparison. Answer the
	address of that comparison. */

	/* Cogit>>#compileCPICEntry */
static AbstractInstruction *
compileCPICEntry(void)
{
	entry = genGetInlineCacheClassTagFromintoforEntry(ReceiverResultReg, TempReg, 1);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, ClassReg, TempReg);
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}


/*	Compile the abstract instructions for the entire full block method. */

	/* Cogit>>#compileEntireFullBlockMethod: */
static sqInt NoDbgRegParms
compileEntireFullBlockMethod(sqInt numCopied)
{
    sqInt result;

	/* begin preenMethodLabel */
	(((((AbstractInstruction *) methodLabel))->operands))[1] = 0;
	compileFullBlockEntry();
	compileFullBlockMethodFrameBuild(numCopied);
	if (((result = compileMethodBody())) < 0) {
		return result;
	}
	assert(blockCount == 0);
	return 0;
}


/*	The entry code to a method checks that the class of the current receiver
	matches that in the inline cache. Other non-obvious elements are that its
	alignment must be
	different from the alignment of the noCheckEntry so that the method map
	machinery can distinguish normal and super sends (super sends bind to the
	noCheckEntry).  */

	/* Cogit>>#compileEntry */
static void
compileEntry(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction * inst;

	entry = genGetInlineCacheClassTagFromintoforEntry(ReceiverResultReg, TempReg, 1);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, ClassReg, TempReg);
	genConditionalBranchoperand(JumpNonZero, ((sqInt)sendMiss));
	noCheckEntry = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	if (compileSendTrace()) {
		/* begin saveAndRestoreLinkRegAround: */
		inst = genoperand(PushR, LinkReg);
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceTraceLinkedSendTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		/* begin PopR: */
		genoperand(PopR, LinkReg);
	}
}


/*	Compile the abstract instructions for the entire method, including blocks. */
/*	Abort for stack overflow on full block activation (no inline cache miss
	possible). The flag is SendNumArgsReg. */

	/* Cogit>>#compileFullBlockEntry */
static sqInt
compileFullBlockEntry(void)
{
    sqInt alignment;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt callTarget;
    AbstractInstruction * jumpNoContextSwitch;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, 0, ReceiverResultReg);
	stackOverflowCall = anInstruction;
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	/* begin Call: */
	callTarget = methodAbortTrampolineFor(methodOrBlockNumArgs);
	genoperand(Call, callTarget);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(MoveCqR, 0, SendNumArgsReg);
	fullBlockNoContextSwitchEntry = anInstruction1;
	jumpNoContextSwitch = genoperand(Jump, ((sqInt)0));
	/* begin AlignmentNops: */
	alignment = ((BytesPerWord < 8) ? 8 : BytesPerWord);
	genoperand(AlignmentNops, alignment);
	fullBlockEntry = genoperandoperand(MoveRR, ReceiverResultReg, SendNumArgsReg);
	jmpTarget(jumpNoContextSwitch, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	Compile the top-level method body. */

	/* Cogit>>#compileMethodBody */
static sqInt
compileMethodBody(void)
{
	if (endPC < initialPC) {
		return 0;
	}
	return compileAbstractInstructionsFromthrough(initialPC + (deltaToSkipPrimAndErrorStoreInheader(methodObj, methodHeader)), endPC);
}


/*	The start of a PIC has a call to a run-time abort routine that either
	handles a dispatch to an
	interpreted method or a dispatch of an MNU case. The routine selects the
	path by testing
	ClassReg, which holds the inline cache tag; if equal to the
	picAbortDiscriminatorValue (zero)
	it takes the MNU path; if nonzero the dispatch to interpreter path.
	Neither of these paths
	returns. The abort routine must be called; In the callee the PIC is
	located by adding the
	relevant offset to the return address of the call.
	
	N.B. This code must match that in compileAbort so that the offset of the
	return address of
	the call is the same in methods and closed PICs. */

	/* Cogit>>#compilePICAbort: */
static sqInt NoDbgRegParms
compilePICAbort(sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    sqInt callTarget;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, 0 /* picAbortDiscriminatorValue */, ClassReg);
	picMNUAbort = anInstruction;
	
	/* If there is a link register it must be saved (pushed onto the stack) before it
	   is smashed by the abort call, and hence needs to be manually handled here */
	picInterpretAbort = genoperand(PushR, LinkReg);
	/* begin Call: */
	callTarget = picAbortTrampolineFor(numArgs);
	genoperand(Call, callTarget);
	return 0;
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutine
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C
	result back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#compileTrampolineFor:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:floatResultReg: */
static void NoDbgRegParms
compileTrampolineFornumArgsargargargargregsToSavepushLinkRegfloatResultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone)
{
	genSmalltalkToCStackSwitch(pushLinkReg);
	compileCallFornumArgsargargargargfloatResultRegregsToSave(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, resultRegOrNone, regMask);
	genLoadStackPointers(backEnd);
	if (pushLinkReg
	 && (1)) {
		genoperand(PopR, LinkReg);
		genoperand(RetN, 0);
	}
	else {
		genoperand(RetN, 0);
	}
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutine
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C
	result back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#compileTrampolineFor:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:resultReg: */
static void NoDbgRegParms
compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone)
{
	genSmalltalkToCStackSwitch(pushLinkReg);
	compileCallFornumArgsargargargargresultRegregsToSave(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, resultRegOrNone, regMask);
	genLoadStackPointers(backEnd);
	if (pushLinkReg
	 && (1)) {
		genoperand(PopR, LinkReg);
		genoperand(RetN, 0);
	}
	else {
		genoperand(RetN, 0);
	}
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutine
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C
	result back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#compileTrampolineFor:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:resultReg:resultReg: */
static void NoDbgRegParms
compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt resultReg2OrNone)
{
	genSmalltalkToCStackSwitch(pushLinkReg);
	compileCallFornumArgsargargargargresultRegresultRegregsToSave(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, resultRegOrNone, resultReg2OrNone, regMask);
	genLoadStackPointers(backEnd);
	if (pushLinkReg
	 && (1)) {
		genoperand(PopR, LinkReg);
		genoperand(RetN, 0);
	}
	else {
		genoperand(RetN, 0);
	}
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutine
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C
	result back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#compileTrampolineFor:numArgs:floatArg:floatArg:floatArg:floatArg:regsToSave:pushLinkReg:resultReg: */
static void NoDbgRegParms
compileTrampolineFornumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultReg(void *aRoutine, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone)
{
	genSmalltalkToCStackSwitch(pushLinkReg);
	compileCallFornumArgsfloatArgfloatArgfloatArgfloatArgresultRegregsToSave(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, resultRegOrNone, regMask);
	genLoadStackPointers(backEnd);
	if (pushLinkReg
	 && (1)) {
		genoperand(PopR, LinkReg);
		genoperand(RetN, 0);
	}
	else {
		genoperand(RetN, 0);
	}
}


/*	Generate the entry code for a method to determine cmEntryOffset and
	cmNoCheckEntryOffset. We
	need cmNoCheckEntryOffset up front to be able to generate the map starting
	from cmNoCheckEntryOffset */
/*	stack allocate the various collections so that they
	are effectively garbage collected on return. */

	/* Cogit>>#computeEntryOffsets */
static void
computeEntryOffsets(void)
{
    sqInt fixupSize;
    sqInt opcodeSize;
    AbstractInstruction *sendMissCall;

	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 24;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	methodOrBlockNumArgs = 0;
	sendMissCall = compileAbort();
	compileEntry();
	computeMaximumSizes();
	generateInstructionsAt(methodZoneBase + (sizeof(CogMethod)));
	cmEntryOffset = ((entry->address)) - methodZoneBase;
	cmNoCheckEntryOffset = ((noCheckEntry->address)) - methodZoneBase;
	missOffset = (((sendMissCall->address)) + ((sendMissCall->machineCodeSize))) - methodZoneBase;
	entryPointMask = BytesPerWord - 1;
	while ((cmEntryOffset & entryPointMask) == (cmNoCheckEntryOffset & entryPointMask)) {
		entryPointMask = (entryPointMask + entryPointMask) + 1;
	}
	if (entryPointMask >= (roundUpLength(1))) {
		error("cannot differentiate checked and unchecked entry-points with current cog method alignment");
	}
	checkedEntryAlignment = cmEntryOffset & entryPointMask;
	uncheckedEntryAlignment = cmNoCheckEntryOffset & entryPointMask;
	assert(checkedEntryAlignment != uncheckedEntryAlignment);
}


/*	Generate the entry code for a method to determine cmEntryOffset and
	cmNoCheckEntryOffset. We
	need cmNoCheckEntryOffset up front to be able to generate the map starting
	from cmNoCheckEntryOffset */
/*	stack allocate the various collections so that they
	are effectively garbage collected on return. */

	/* Cogit>>#computeFullBlockEntryOffsets */
static void
computeFullBlockEntryOffsets(void)
{
    sqInt fixupSize;
    sqInt opcodeSize;

	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 24;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	methodOrBlockNumArgs = 0;
	compileFullBlockEntry();
	computeMaximumSizes();
	generateInstructionsAt(methodZoneBase + (sizeof(CogMethod)));
	cbEntryOffset = ((fullBlockEntry->address)) - methodZoneBase;
	cbNoSwitchEntryOffset = ((fullBlockNoContextSwitchEntry->address)) - methodZoneBase;
}


/*	This pass assigns maximum sizes to all abstract instructions and
	eliminates jump fixups.
	It hence assigns the maximum address an instruction will occur at which
	allows the next
	pass to conservatively size jumps. */

	/* Cogit>>#computeMaximumSizes */
static void
computeMaximumSizes(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt i;
    sqInt relativeAddress;

	relativeAddress = 0;
	for (i = 0; i < opcodeIndex; i += 1) {
		abstractInstruction = abstractInstructionAt(i);
		(abstractInstruction->address = relativeAddress);
		(abstractInstruction->maxSize = computeMaximumSize(abstractInstruction));
		relativeAddress += (abstractInstruction->maxSize);
	}
}


/*	Configure a copy of the prototype CPIC for a two-case PIC for 
	case0CogMethod and
	case1Method
	case1Tag.
	The tag for case0CogMethod is at the send site and so doesn't need to be
	generated. case1Method may be any of
	- a Cog method; jump to its unchecked entry-point
	- a CompiledMethod; jump to the ceInterpretFromPIC trampoline
	- nil; call ceMNUFromPIC
	addDelta is the address change from the prototype to the new CPIC
	location, needed
	because the loading of the CPIC label at the end may use a literal instead
	of a pc relative load. */
/*	self disassembleFrom: cPIC asInteger + (self sizeof: CogMethod) to: cPIC
	asInteger + closedPICSize
 */

	/* Cogit>>#configureCPIC:Case0:Case1Method:tag:isMNUCase:numArgs:delta: */
static sqInt NoDbgRegParms
configureCPICCase0Case1MethodtagisMNUCasenumArgsdelta(CogMethod *cPIC, CogMethod *case0CogMethod, sqInt case1Method, sqInt case1Tag, sqInt isMNUCase, sqInt numArgs, sqInt addrDelta)
{
    sqInt caseEndAddress;
    sqInt operand;
    sqInt targetEntry;

	assert(case1Method != null);
	rewriteCallAttarget(backEnd, (((sqInt)cPIC)) + missOffset, picAbortTrampolineFor(numArgs));
	assert(!(inlineCacheTagIsYoung(case1Tag)));
	if ((!isMNUCase)
	 && (methodHasCogMethod(case1Method))) {
		operand = 0;
		targetEntry = (((sqInt)(cogMethodOf(case1Method)))) + cmNoCheckEntryOffset;
	}
	else {

		/* We do not scavenge PICs, hence we cannot cache the MNU method if it is in new space. */
		operand = ((case1Method == null)
		 || (isYoungObject(case1Method))
			? 0
			: case1Method);
		targetEntry = (case1Method == null
			? (((sqInt)cPIC)) + (sizeof(CogMethod))
			: (((sqInt)cPIC)) + (picInterpretAbortOffset()));
	}
	rewriteJumpLongAttarget(backEnd, (((sqInt)cPIC)) + firstCPICCaseOffset, (((sqInt)case0CogMethod)) + cmNoCheckEntryOffset);

	/* update the cpic case */
	caseEndAddress = addressOfEndOfCaseinCPIC(2, cPIC);
	rewriteCPICCaseAttagobjReftarget(caseEndAddress, case1Tag, operand, ((sqInt)((isMNUCase
	? (((sqInt)cPIC)) + (sizeof(CogMethod))
	: targetEntry))));
	relocateMethodReferenceBeforeAddressby(backEnd, ((((sqInt)cPIC)) + cPICEndOfCodeOffset) - (jumpLongByteSize(backEnd)), addrDelta);
	rewriteJumpLongAttarget(backEnd, (((sqInt)cPIC)) + cPICEndOfCodeOffset, cPICMissTrampolineFor(numArgs));
	return 0;
}


/*	Configure a copy of the prototype CPIC for a one-case MNU CPIC that calls
	ceMNUFromPIC for
	case0Tag The tag for case0 is at the send site and so doesn't need to be
	generated. addDelta is the address change from the prototype to the new
	CPIC location, needed
	because the loading of the CPIC label at the end may be a literal instead
	of a pc-relative load. */
/*	adjust the jump at missOffset, the ceAbortXArgs */

	/* Cogit>>#configureMNUCPIC:methodOperand:numArgs:delta: */
static sqInt NoDbgRegParms
configureMNUCPICmethodOperandnumArgsdelta(CogMethod *cPIC, sqInt methodOperand, sqInt numArgs, sqInt addrDelta)
{
    int operand;
    sqInt target;

	rewriteCallAttarget(backEnd, (((sqInt)cPIC)) + missOffset, picAbortTrampolineFor(numArgs));

	/* set the jump to the case0 method */
	operand = ((methodOperand == null)
	 || (isYoungObject(methodOperand))
		? 0
		: methodOperand);
	rewriteJumpLongAttarget(backEnd, (((sqInt)cPIC)) + firstCPICCaseOffset, (((sqInt)cPIC)) + (sizeof(CogMethod)));
	storeLiteralbeforeFollowingAddress(backEnd, operand, ((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd)));
	rewriteJumpLongAttarget(backEnd, (((sqInt)cPIC)) + cPICEndOfCodeOffset, cPICMissTrampolineFor(numArgs));
	relocateMethodReferenceBeforeAddressby(backEnd, ((((sqInt)cPIC)) + cPICEndOfCodeOffset) - (jumpLongByteSize(backEnd)), addrDelta);
	/* begin rewriteCPIC:caseJumpTo: */
	target = addressOfEndOfCaseinCPIC(2, cPIC);
	rewriteCPICJumpAttarget(backEnd, (((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd))) - 8 /* loadLiteralByteSize */, target);
	return 0;
}


/*	Scan the CPIC for target methods that have been freed and eliminate them.
	Since the first entry cannot be eliminated, answer that the PIC should be
	freed if the first entry is to a free target. Answer if the PIC is now
	empty or should be freed. */

	/* Cogit>>#cPICCompactAndIsNowEmpty: */
static sqInt NoDbgRegParms
cPICCompactAndIsNowEmpty(CogMethod *cPIC)
{
    usqInt entryPoint;
    sqInt followingAddress;
    sqInt i;
    sqInt methods[MaxCPICCases];
    sqInt pc;
    int tags[MaxCPICCases];
    CogMethod *targetMethod;
    sqInt targets[MaxCPICCases];
    sqInt used;
    sqInt valid;

	used = 0;
	for (i = 1; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		entryPoint = (i == 1
			? jumpLongTargetBeforeFollowingAddress(backEnd, pc)
			: jumpLongConditionalTargetBeforeFollowingAddress(backEnd, pc));

		/* Collect all target triples except for triples whose entry-point is a freed method */
		valid = 1;
		if (!(((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
			 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint))))) {
			targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
			assert((((targetMethod->cmType)) == CMMethod)
			 || (((targetMethod->cmType)) == CMFree));
			if (((targetMethod->cmType)) == CMFree) {
				if (i == 1) {
					return 1;
				}
				valid = 0;
			}
		}
		if (valid) {
			tags[used] = ((i > 1
	? (/* begin literal32BeforeFollowingAddress: */
		(followingAddress = pc - 16 /* jumpLongConditionalByteSize */),
		literalBeforeFollowingAddress(((AbstractInstruction *) backEnd), followingAddress))
	: 0));
			targets[used] = entryPoint;
			methods[used] = (literalBeforeFollowingAddress(backEnd, pc - ((i == 1
	? jumpLongByteSize(backEnd)
	: 16 /* jumpLongConditionalByteSize */ + 8 /* cmpC32RTempByteSize */))));
			used += 1;
		}
	}
	if (used == ((cPIC->cPICNumCases))) {
		return 0;
	}
	if (used == 0) {
		return 1;
	}
	(cPIC->cPICNumCases = used);
	if (used == 1) {
		pc = addressOfEndOfCaseinCPIC(2, cPIC);
		/* begin rewriteCPIC:caseJumpTo: */
		rewriteCPICJumpAttarget(backEnd, (((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd))) - 8 /* loadLiteralByteSize */, pc);
		return 0;
	}
	for (i = 1; i < used; i += 1) {
		pc = addressOfEndOfCaseinCPIC(i + 1, cPIC);
		rewriteCPICCaseAttagobjReftarget(pc, tags[i], methods[i], targets[i]);
	}
	/* begin rewriteCPIC:caseJumpTo: */
	rewriteCPICJumpAttarget(backEnd, (((((sqInt)cPIC)) + firstCPICCaseOffset) - (jumpLongByteSize(backEnd))) - 8 /* loadLiteralByteSize */, pc - cPICCaseSize);
	return 0;
}


/*	The first case in a CPIC doesn't have a class reference so we need only
	step over actually usd subsequent cases.
 */

	/* Cogit>>#cPICHasForwardedClass: */
static sqInt NoDbgRegParms
cPICHasForwardedClass(CogMethod *cPIC)
{
    usqInt classIndex;
    sqInt i;
    sqInt pc;


	/* start by finding the address of the topmost case, the cPICNumCases'th one */
	pc = (addressOfEndOfCaseinCPIC((cPIC->cPICNumCases), cPIC)) - 16 /* jumpLongConditionalByteSize */;
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		/* begin literal32BeforeFollowingAddress: */
		classIndex = literalBeforeFollowingAddress(((AbstractInstruction *) backEnd), pc);
		if (isForwardedClassIndex(classIndex)) {
			return 1;
		}
		pc += cPICCaseSize;
	}
	return 0;
}


/*	scan the CPIC for target methods that have been freed. */

	/* Cogit>>#cPICHasFreedTargets: */
static sqInt NoDbgRegParms
cPICHasFreedTargets(CogMethod *cPIC)
{
    sqInt entryPoint;
    sqInt i;
    sqInt pc;
    CogMethod *targetMethod;

	for (i = 1; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);

		/* Find target from jump.  Ignore jumps to the interpret and MNU calls within this PIC */
		entryPoint = (i == 1
			? jumpLongTargetBeforeFollowingAddress(backEnd, pc)
			: jumpLongConditionalTargetBeforeFollowingAddress(backEnd, pc));
		if (!(((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
			 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint))))) {
			targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
			assert((((targetMethod->cmType)) == CMMethod)
			 || (((targetMethod->cmType)) == CMFree));
			if (((targetMethod->cmType)) == CMFree) {
				return 1;
			}
		}
	}
	return 0;
}


/*	Whimsey; we want 16rCA5E10 + cPICPrototypeCaseOffset to be somewhere in
	the middle of the zone.
 */

	/* Cogit>>#cPICPrototypeCaseOffset */
static sqInt
cPICPrototypeCaseOffset(void)
{
	return ((methodZoneBase + (youngReferrers())) / 2) - 13262352;
}


/*	Are any of the jumps from this CPIC to targetMethod? */

	/* Cogit>>#cPIC:HasTarget: */
static sqInt NoDbgRegParms
cPICHasTarget(CogMethod *cPIC, CogMethod *targetMethod)
{
    sqInt i;
    sqInt pc;
    sqInt target;

	target = (((usqInt)targetMethod)) + cmNoCheckEntryOffset;

	/* Since this is a fast test doing simple compares we don't need to care that some
	   cases have nonsense addresses in there. Just zip on through. */
	/* First jump is unconditional; subsequent ones are conditional */
	pc = (((sqInt)cPIC)) + firstCPICCaseOffset;
	if (target == (jumpLongTargetBeforeFollowingAddress(backEnd, pc))) {
		return 1;
	}
	for (i = 2; i <= MaxCPICCases; i += 1) {
		pc += cPICCaseSize;
		if (target == (jumpLongConditionalTargetBeforeFollowingAddress(backEnd, pc))) {
			return 1;
		}
	}
	return 0;
}


/*	Answer an Array of the PIC's selector, followed by class and
	targetMethod/doesNotUnderstand: for each entry in the PIC.
 */

	/* Cogit>>#createCPICData: */
static sqInt NoDbgRegParms
createCPICData(CogMethod *cPIC)
{
    sqInt class;
    usqInt entryPoint;
    sqInt i;
    sqInt pc;
    sqInt picData;
    sqInt target;
    CogMethod *targetMethod;

	assert((((cPIC->methodObject)) == 0)
	 || (addressCouldBeOop((cPIC->methodObject))));
	picData = instantiateClassindexableSize(classArray(), (((cPIC->cPICNumCases)) * 2) + 1);
	if (!(picData)) {
		return picData;
	}
	storePointerUncheckedofObjectwithValue(0, picData, (cPIC->selector));
	for (i = 1; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		if (i == 1) {

			/* first case may have been collected and stored here by collectCogConstituentFor:Annotation:Mcpc:Bcpc:Method: */
			class = (cPIC->methodObject);
			if (class == 0) {
				class = nilObject();
			}
			entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, pc);
		}
		else {
			class = classForInlineCacheTag(literalBeforeFollowingAddress(backEnd, pc - 16 /* jumpLongConditionalByteSize */));
			entryPoint = jumpLongConditionalTargetBeforeFollowingAddress(backEnd, pc);
		}
		if (((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
		 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint)))) {
			target = splObj(SelectorDoesNotUnderstand);
		}
		else {
			targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
			assert(((targetMethod->cmType)) == CMMethod);
			target = (targetMethod->methodObject);
		}
		storePointerUncheckedofObjectwithValue((i * 2) - 1, picData, class);
		storePointerUncheckedofObjectwithValue(i * 2, picData, target);
	}
	beRootIfOld(picData);
	(cPIC->methodObject = 0);
	return picData;
}


/*	Division is a little weird on some processors. Defer to the backEnd
	to allow it to generate any special code it may need to. */

	/* Cogit>>#DivR:R:Quo:Rem: */
static AbstractInstruction * NoDbgRegParms
gDivRRQuoRem(sqInt rDivisor, sqInt rDividend, sqInt rQuotient, sqInt rRemainder)
{
	genDivRRQuoRem(backEnd, rDivisor, rDividend, rQuotient, rRemainder);
	return abstractInstructionAt(opcodeIndex - 1);
}


/*	Return the default number of bytes to allocate for native code at startup.
	The actual value can be set via vmParameterAt: and/or a preference in the
	ini file. */

	/* Cogit>>#defaultCogCodeSize */
sqInt
defaultCogCodeSize(void)
{
	return 1024 * 1536;
}


/*	Answer the number of bytecodes to skip to get to the first bytecode
	past the primitive call and any store of the error code. */

	/* Cogit>>#deltaToSkipPrimAndErrorStoreIn:header: */
static sqInt NoDbgRegParms
deltaToSkipPrimAndErrorStoreInheader(sqInt aMethodObj, sqInt aMethodHeader)
{
	return (((primitiveIndexOfMethodheader(aMethodObj, aMethodHeader)) > 0)
	 && ((longStoreBytecodeForHeader(aMethodHeader)) == (fetchByteofObject(initialPC + (sizeOfCallPrimitiveBytecode(aMethodHeader)), aMethodObj)))
		? (sizeOfCallPrimitiveBytecode(aMethodHeader)) + (sizeOfLongStoreTempBytecode(aMethodHeader))
		: 0);
}

	/* Cogit>>#endPCOf: */
static sqInt NoDbgRegParms
endPCOf(sqInt aMethod)
{
    sqInt bsOffset;
    sqInt byte;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt end;
    sqInt latestContinuation;
    sqInt nExts;
    sqInt pc;
    sqInt prim;
    sqInt targetPC;

	pc = (latestContinuation = startPCOfMethod(aMethod));
	if (((prim = primitiveIndexOf(aMethod))) > 0) {
		if (isQuickPrimitiveIndex(prim)) {
			return pc - 1;
		}
	}
	/* begin bytecodeSetOffsetFor: */
	bsOffset = 
#  if MULTIPLEBYTECODESETS
		(methodUsesAlternateBytecodeSet(aMethod)
				? 256
				: 0)
#  else /* MULTIPLEBYTECODESETS */
		0
#  endif /* MULTIPLEBYTECODESETS */
		;
	nExts = 0;
	end = numBytesOf(aMethod);
	while (pc <= end) {
		byte = fetchByteofObject(pc, aMethod);
		descriptor = generatorAt(byte + bsOffset);
		if (((descriptor->isReturn))
		 && (pc >= latestContinuation)) {
			end = pc;
		}
		if ((isBranch(descriptor))
		 || ((descriptor->isBlockCreation))) {
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, aMethod);
			targetPC = (pc + ((descriptor->numBytes))) + distance;
			latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
			if ((descriptor->isBlockCreation)) {
				pc += distance;
			}
		}
		else {
			latestContinuation = latestContinuation;
		}
		nExts = ((descriptor->isExtension)
			? nExts + 1
			: 0);
		pc += (descriptor->numBytes);
	}
	return end;
}


/*	This is a static version of ceEnterCogCodePopReceiverReg
	for break-pointing when debugging in C. */
/*	This exists only for break-pointing. */

	/* Cogit>>#enterCogCodePopReceiver */
void
enterCogCodePopReceiver(void)
{
	realCEEnterCogCodePopReceiverReg();
	error("what??");
}


/*	Answer if the entryPoint's tag is expected to be a selector reference, as
	opposed to a class tag.
 */

	/* Cogit>>#entryPointTagIsSelector: */
static sqInt NoDbgRegParms
entryPointTagIsSelector(sqInt entryPoint)
{
	return (entryPoint < methodZoneBase)
	 || (((entryPoint & entryPointMask) == uncheckedEntryAlignment)
	 || (((entryPoint & entryPointMask) == checkedEntryAlignment)
	 && ((((((CogMethod *) (entryPoint - cmEntryOffset)))->cmType)) == CMOpenPIC)));
}


/*	Use asserts to check if the ClosedPICPrototype is as expected from
	compileClosedPICPrototype, and can be updated as required via
	rewriteCPICCaseAt:tag:objRef:target:. If all asserts pass, answer
	0, otherwise answer a bit mask identifying all the errors. */
/*	self disassembleFrom: methodZoneBase + (self sizeof: CogMethod) to:
	methodZoneBase + closedPICSize
 */

	/* Cogit>>#expectedClosedPICPrototype: */
static sqInt NoDbgRegParms
expectedClosedPICPrototype(CogMethod *cPIC)
{
    usqInt classTag;
    sqInt classTagPC;
    usqInt entryPoint;
    sqInt errors;
    sqInt i;
    sqInt methodObjPC;
    usqInt object;
    sqInt pc;

	errors = 0;

	/* First jump is unconditional; subsequent ones are conditional */
	pc = (((usqInt)cPIC)) + firstCPICCaseOffset;
	object = literalBeforeFollowingAddress(backEnd, pc - (jumpLongByteSize(backEnd)));
	if (!(asserta(object == (firstPrototypeMethodOop())))) {
		errors = 1;
	}
	entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, pc);
	if (!(asserta(entryPoint == ((cPICPrototypeCaseOffset()) + 13262352)))) {
		errors += 2;
	}
	for (i = 1; i < MaxCPICCases; i += 1) {

		/* verify information in case is as expected. */
		pc += cPICCaseSize;
		methodObjPC = (pc - 16 /* jumpLongConditionalByteSize */) - 8 /* cmpC32RTempByteSize */;
		object = literalBeforeFollowingAddress(backEnd, methodObjPC);
		if (!(asserta(object == ((subsequentPrototypeMethodOop()) + i)))) {
			errors = errors | 4;
		}
		classTagPC = pc - 16 /* jumpLongConditionalByteSize */;
		/* begin literal32BeforeFollowingAddress: */
		classTag = literalBeforeFollowingAddress(((AbstractInstruction *) backEnd), classTagPC);
		if (!(asserta(classTag == (3133021973U + i)))) {
			errors = errors | 8;
		}
		entryPoint = jumpLongConditionalTargetBeforeFollowingAddress(backEnd, pc);
		if (!(asserta(entryPoint == (((cPICPrototypeCaseOffset()) + 13262352) + (i * 16))))) {
			errors = errors | 16;
		}
		rewriteCPICCaseAttagobjReftarget(pc, classTag ^ 1515870810, object ^ 2779096485U, entryPoint ^ 5614160);
		object = literalBeforeFollowingAddress(backEnd, methodObjPC);
		if (!(asserta(object == (((subsequentPrototypeMethodOop()) + i) ^ 2779096485U)))) {
			errors = errors | 32;
		}
		/* begin literal32BeforeFollowingAddress: */
		classTag = literalBeforeFollowingAddress(((AbstractInstruction *) backEnd), classTagPC);
		if (!(asserta(classTag == ((3133021973U + i) ^ 1515870810)))) {
			errors = errors | 64;
		}
		entryPoint = jumpLongConditionalTargetBeforeFollowingAddress(backEnd, pc);
		if (!(asserta(entryPoint == ((((cPICPrototypeCaseOffset()) + 13262352) + (i * 16)) ^ 5614160)))) {
			errors = errors | 128;
		}
		rewriteCPICCaseAttagobjReftarget(pc, classTag ^ 1515870810, object ^ 2779096485U, entryPoint ^ 5614160);
	}
	entryPoint = jumpLongTargetBeforeFollowingAddress(backEnd, (pc + cPICEndSize));
	if (!(asserta(entryPoint == (cPICMissTrampolineFor(0))))) {
		errors += 256;
	}
	return errors;
}


/*	224		11100000	aaaaaaaa	Extend A (Ext A = Ext A prev * 256 + Ext A) */

	/* Cogit>>#extABytecode */
static sqInt
extABytecode(void)
{
	extA = (((usqInt) extA << 8)) + byte1;
	return 0;
}


/*	225		11100001	sbbbbbbb	Extend B (Ext B = Ext B prev * 256 + Ext B) */

	/* Cogit>>#extBBytecode */
static sqInt
extBBytecode(void)
{
	extB = ((numExtB == 0)
	 && (byte1 > 0x7F)
		? byte1 - 256
		: (((usqInt) extB << 8)) + byte1);
	numExtB += 1;
	return 0;
}


/*	Fill in the block headers now we know the exact layout of the code. */

	/* Cogit>>#fillInBlockHeadersAt: */
static sqInt NoDbgRegParms
fillInBlockHeadersAt(sqInt startAddress)
{
    CogBlockMethod *blockHeader;
    BlockStart *blockStart;
    sqInt i;

	if (!(needsFrame
		 && (blockCount > 0))) {
		return null;
	}
	if (blockNoContextSwitchOffset == null) {
		blockNoContextSwitchOffset = ((blockEntryLabel->address)) - ((blockEntryNoContextSwitch->address));
	}
	else {
		assert(blockNoContextSwitchOffset == (((blockEntryLabel->address)) - ((blockEntryNoContextSwitch->address))));
	}
	for (i = 0; i < blockCount; i += 1) {
		blockStart = blockStartAt(i);
		blockHeader = ((CogBlockMethod *) ((((blockStart->fakeHeader))->address)));
		(blockHeader->homeOffset = ((((blockStart->fakeHeader))->address)) - startAddress);
		(blockHeader->startpc = (blockStart->startpc));
		(blockHeader->cmType = CMBlock);
		(blockHeader->cmNumArgs = (blockStart->numArgs));
		(blockHeader->cbUsesInstVars = (blockStart->hasInstVarRef));
		(blockHeader->stackCheckOffset = (((blockStart->stackCheckLabel)) == null
			? 0
			: ((((blockStart->stackCheckLabel))->address)) - ((((blockStart->fakeHeader))->address))));
	}
	return 0;
}

	/* Cogit>>#fillInMethodHeader:size:selector: */
static CogMethod * NoDbgRegParms
fillInMethodHeadersizeselector(CogMethod *method, sqInt size, sqInt selector)
{
    CogMethod *originalMethod;
    sqInt rawHeader;

	(method->cmType = CMMethod);
	(method->objectHeader = nullHeaderForMachineCodeMethod());
	(method->blockSize = size);
	(method->methodObject = methodObj);

	/* If the method has already been cogged (e.g. Newspeak accessors) then
	   leave the original method attached to its cog method, but get the right header. */
	rawHeader = rawHeaderOf(methodObj);
	if (isCogMethodReference(rawHeader)) {
		originalMethod = ((CogMethod *) rawHeader);
		assert(((originalMethod->blockSize)) == size);
		assert(methodHeader == ((originalMethod->methodHeader)));
			}
	else {
		rawHeaderOfput(methodObj, ((sqInt)method));
			}
	(method->methodHeader = methodHeader);
	(method->selector = selector);
	(method->cmNumArgs = argumentCountOfMethodHeader(methodHeader));
	if ((method->cmRefersToYoung = hasYoungReferent)) {
		addToYoungReferrers(method);
	}
	(method->cmUsageCount = initialMethodUsageCount());
	/* begin cpicHasMNUCase: */
	((((CogBlockMethod *) method))->cpicHasMNUCaseOrCMIsFullBlock) = 0;
	(method->cmUsesPenultimateLit = maxLitIndex >= ((literalCountOfMethodHeader(methodHeader)) - 2));
	(method->blockEntryOffset = (blockEntryLabel != null
		? ((blockEntryLabel->address)) - (((sqInt)method))
		: 0));
	if (needsFrame) {
		if (!((((stackCheckLabel->address)) - (((sqInt)method))) <= MaxStackCheckOffset)) {
			error("too much code for stack check offset");
		}
	}
	(method->stackCheckOffset = (needsFrame
		? ((stackCheckLabel->address)) - (((sqInt)method))
		: 0));
	assert((callTargetFromReturnAddress(backEnd, (((sqInt)method)) + missOffset)) == (methodAbortTrampolineFor((method->cmNumArgs))));
	assert(size == (roundUpLength(size)));
	flushICacheFromto(processor, ((usqInt)method), (((usqInt)method)) + size);
	/* begin maybeEnableSingleStep */
	return method;
}

	/* Cogit>>#findBackwardBranch:IsBackwardBranch:Mcpc:Bcpc:MatchingBcpc: */
static sqInt NoDbgRegParms
findBackwardBranchIsBackwardBranchMcpcBcpcMatchingBcpc(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *targetBcpc)
{
	return ((isBackwardBranchAndAnnotation & 1)
	 && ((((sqInt)targetBcpc)) == bcpc)
		? ((sqInt)mcpc)
		: 0);
}

	/* Cogit>>#findBlockMethodWithEntry:startBcpc: */
static usqInt NoDbgRegParms
findBlockMethodWithEntrystartBcpc(sqInt blockEntryMcpc, sqInt startBcpc)
{
    CogBlockMethod *cogBlockMethod;

	cogBlockMethod = ((CogBlockMethod *) (blockEntryMcpc - (sizeof(CogBlockMethod))));
	if (((cogBlockMethod->startpc)) == startBcpc) {
		return ((usqInt)cogBlockMethod);
	}
	return 0;
}

	/* Cogit>>#findMapLocationForMcpc:inMethod: */
static sqInt NoDbgRegParms
findMapLocationForMcpcinMethod(usqInt targetMcpc, CogMethod *cogMethod)
{
    sqInt annotation;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;

	mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	if (mcpc == targetMcpc) {
		return map;
	}
	while (((mapByte = byteAt(map))) != MapEnd) {
		annotation = ((usqInt) mapByte) >> AnnotationShift;
		if (annotation != IsAnnotationExtension) {
			mcpc += 4 /* codeGranularity */ * ((annotation == IsDisplacementX2N
	? ((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))
	: mapByte & DisplacementMask));
		}
		if (mcpc >= targetMcpc) {
			assert(mcpc == targetMcpc);
			if (annotation == IsDisplacementX2N) {
				map -= 1;
				mapByte = byteAt(map);
				annotation = ((usqInt) mapByte) >> AnnotationShift;
				assert(annotation > IsAnnotationExtension);
			}
			return map;
		}
		map -= 1;
	}
	return 0;
}


/*	Find the CMMethod or CMBlock that has zero-relative startbcpc as its first
	bytecode pc.
	As this is for cannot resume processing and/or conversion to machine-code
	on backward
	branch, it doesn't have to be fast. Enumerate block returns and map to
	bytecode pcs. */

	/* Cogit>>#findMethodForStartBcpc:inHomeMethod: */
CogBlockMethod *
findMethodForStartBcpcinHomeMethod(sqInt startbcpc, CogMethod *cogMethod)
{
	assert(((cogMethod->cmType)) == CMMethod);
	if (startbcpc == (startPCOfMethodHeader((cogMethod->methodHeader)))) {
		return ((CogBlockMethod *) cogMethod);
	}
	assert(((cogMethod->blockEntryOffset)) != 0);
	return ((CogBlockMethod *) (blockDispatchTargetsForperformarg(cogMethod, findBlockMethodWithEntrystartBcpc, startbcpc)));
}


/*	Machine code addresses map to the following bytecode for all bytecodes
	except backward branches, where they map to the backward branch itself.
	This is so that loops continue, rather than terminate prematurely. */

	/* Cogit>>#find:IsBackwardBranch:Mcpc:Bcpc:MatchingMcpc: */
static sqInt NoDbgRegParms
findIsBackwardBranchMcpcBcpcMatchingMcpc(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *targetMcpc)
{
	return (targetMcpc == mcpc
		? ((descriptor == null)
			 || (isBackwardBranchAndAnnotation & 1)
				? bcpc
				: bcpc + ((descriptor->numBytes)))
		: 0);
}

	/* Cogit>>#firstMappedPCFor: */
static sqInt NoDbgRegParms
firstMappedPCFor(CogMethod *cogMethod)
{
	return ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
}


/*	Answer a fake value for the first method oop in the PIC prototype.
	Since we use MoveUniqueCw:R: it must not be confused with a
	method-relative address. */

	/* Cogit>>#firstPrototypeMethodOop */
static sqInt
firstPrototypeMethodOop(void)
{
	return (((((usqInt)99282957)) >= ((methodLabel->address)))
	 && ((((usqInt)99282957)) < (youngReferrers()))
		? 212332557
		: 99282957);
}

	/* Cogit>>#fixupAt: */
static BytecodeFixup * NoDbgRegParms
fixupAt(sqInt fixupPC)
{
	return fixupAtIndex(fixupPC - initialPC);
}

	/* Cogit>>#followForwardedLiteralsIn: */
void
followForwardedLiteralsIn(CogMethod *cogMethod)
{
    sqInt annotation;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	assert((((cogMethod->cmType)) != CMMethod)
	 || (!(isForwarded((cogMethod->methodObject)))));
	if (shouldRemapOop((cogMethod->selector))) {
		(cogMethod->selector = remapObj((cogMethod->selector)));
		if (isYoung((cogMethod->selector))) {
			ensureInYoungReferrers(cogMethod);
		}
	}
	/* begin mapFor:performUntil:arg: */
	mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		if (mapByte >= FirstAnnotation) {

			/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
			 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
				annotation += mapByte & DisplacementMask;
				map -= 1;
			}
			result = remapIfObjectRefpchasYoung(annotation, (((char *) mcpc)), 0);
			if (result != 0) {
				goto l2;
			}
		}
		else {
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	l2:	/* end mapFor:performUntil:arg: */;
}

	/* Cogit>>#followForwardedMethods */
void
followForwardedMethods(void)
{
    CogMethod *cogMethod;
    sqInt freedPIC;

	freedPIC = 0;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			if (isForwarded((cogMethod->methodObject))) {
				(cogMethod->methodObject = followForwarded((cogMethod->methodObject)));
				if (isYoungObject((cogMethod->methodObject))) {
					ensureInYoungReferrers(cogMethod);
				}
			}
		}
		if (((cogMethod->cmType)) == CMClosedPIC) {
			if (followMethodReferencesInClosedPIC(cogMethod)) {
				freedPIC = 1;
				freeMethod(cogMethod);
			}
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (freedPIC) {
		unlinkSendsToFree();
	}
}


/*	Follow a potential object reference from a closed PIC.
	This may be a method reference or null.
	Answer if the followed literal is young.
	'mcpc' refers to the jump/branch instruction at the end of
	each cpic case */

	/* Cogit>>#followMaybeObjRefInClosedPICAt: */
static sqInt NoDbgRegParms
followMaybeObjRefInClosedPICAt(sqInt mcpc)
{
    usqInt object;
    sqInt subject;

	object = literalBeforeFollowingAddress(backEnd, mcpc);
	if (!(couldBeObject(object))) {
		return 0;
	}
	if (!(isForwarded(object))) {
		return isYoungObject(object);
	}
	subject = followForwarded(object);
	storeLiteralbeforeFollowingAddress(backEnd, subject, mcpc);
	codeModified = 1;
	return isYoungObject(subject);
}


/*	Remap all object references in the closed PIC. Answer if any references
	are young.
	Set codeModified if any modifications are made. */

	/* Cogit>>#followMethodReferencesInClosedPIC: */
static sqInt NoDbgRegParms
followMethodReferencesInClosedPIC(CogMethod *cPIC)
{
    sqInt i;
    sqInt pc;
    sqInt refersToYoung;


	/* first we check the potential method oop load at the beginning of the CPIC */
	pc = addressOfEndOfCaseinCPIC(1, cPIC);

	/* We find the end address of the cPICNumCases'th case and can then just step forward by the case size thereafter */
	refersToYoung = followMaybeObjRefInClosedPICAt(pc - (jumpLongByteSize(backEnd)));

	/* Next we check the potential potential method oop load for each case. */
	pc = addressOfEndOfCaseinCPIC((cPIC->cPICNumCases), cPIC);
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		if (followMaybeObjRefInClosedPICAt((pc - 16 /* jumpLongConditionalByteSize */) - 8 /* cmpC32RTempByteSize */)) {
			refersToYoung = 1;
		}
		pc += cPICCaseSize;
	}
	return refersToYoung;
}


/*	Free machine-code methods whose compiled methods are unmarked
	and open PICs whose selectors are not marked, and closed PICs that
	refer to unmarked objects. */

	/* Cogit>>#freeUnmarkedMachineCode */
void
freeUnmarkedMachineCode(void)
{
    CogMethod *cogMethod;
    sqInt freedMethod;

	freedMethod = 0;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) == CMMethod)
		 && (!(isMarked((cogMethod->methodObject))))) {
			freedMethod = 1;
			freeMethod(cogMethod);
		}
		if ((((cogMethod->cmType)) == CMOpenPIC)
		 && ((!(isImmediate((cogMethod->selector))))
		 && (!(isMarked((cogMethod->selector)))))) {
			freedMethod = 1;
			freeMethod(cogMethod);
		}
		if ((((cogMethod->cmType)) == CMClosedPIC)
		 && (closedPICRefersToUnmarkedObject(cogMethod))) {
			freedMethod = 1;
			freeMethod(cogMethod);
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (freedMethod) {
		unlinkSendsToFree();
	}
}

	/* Cogit>>#genCallMustBeBooleanFor: */
static AbstractInstruction * NoDbgRegParms
genCallMustBeBooleanFor(sqInt boolean)
{
    AbstractInstruction *abstractInstruction;
    sqInt callTarget;

	/* begin CallRT: */
	callTarget = (boolean == (falseObject())
		? ceSendMustBeBooleanAddFalseTrampoline
		: ceSendMustBeBooleanAddTrueTrampoline);
	/* begin annotateCall: */
	abstractInstruction = genoperand(Call, callTarget);
	(abstractInstruction->annotation = IsRelativeCall);
	return abstractInstruction;
}

	/* Cogit>>#genCheckForInterruptsTrampoline */
static sqInt
genCheckForInterruptsTrampoline(void)
{
    sqInt address;
    AbstractInstruction *anInstruction;

	zeroOpcodeIndex();
	/* begin MoveR:Aw: */
	address = instructionPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveRAw, LinkReg, address);
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceCheckForInterrupts, "ceCheckForInterruptsTrampoline", 0, null, null, null, null, 0 /* emptyRegisterMask */, 0, NoReg, 1);
}

	/* Cogit>>#genConditionalBranch:operand: */
static AbstractInstruction * NoDbgRegParms
genConditionalBranchoperand(sqInt opcode, sqInt operandOne)
{
	return noteFollowingConditionalBranch(previousInstruction(), genoperand(opcode, operandOne));
}


/*	An enilopmart (the reverse of a trampoline) is a piece of code that makes
	the system-call-like transition from the C runtime into generated machine
	code. The desired arguments and entry-point are pushed on a stackPage's
	stack. The enilopmart pops off the values to be loaded into registers and
	then executes a return instruction to pop off the entry-point and jump to
	it. 
	BEFORE				AFTER			(stacks grow down)
	whatever			stackPointer ->	whatever
	target address =>	reg1 = reg1val, etc
	reg1val				pc = target address
	reg2val
	stackPointer ->	reg3val */

	/* Cogit>>#genEnilopmartFor:and:and:forCall:called: */
static void (*genEnilopmartForandandforCallcalled(sqInt regArg1, sqInt regArg2OrNone, sqInt regArg3OrNone, sqInt forCall, char *trampolineName))(void)

{
    AbstractInstruction *anInstruction;
    sqInt endAddress;
    sqInt enilopmart;
    sqInt quickConstant;
    sqInt size;

	zeroOpcodeIndex();
	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	genLoadStackPointers(backEnd);
	if (regArg3OrNone != NoReg) {
		genoperand(PopR, regArg3OrNone);
	}
	if (regArg2OrNone != NoReg) {
		genoperand(PopR, regArg2OrNone);
	}
	genoperand(PopR, regArg1);
	genEnilopmartReturn(forCall);
	computeMaximumSizes();
	size = generateInstructionsAt(methodZoneBase);
	endAddress = outputInstructionsAt(methodZoneBase);
	assert((methodZoneBase + size) == endAddress);
	enilopmart = methodZoneBase;
	methodZoneBase = alignUptoRoutineBoundary(endAddress);
	stopsFromto(backEnd, endAddress, methodZoneBase - 1);
	recordGeneratedRunTimeaddress(trampolineName, enilopmart);
	return ((void (*)(void)) enilopmart);
}


/*	An enilopmart (the reverse of a trampoline) is a piece of code that makes
	the system-call-like transition from the C runtime into generated machine
	code. At the point the enilopmart enters machine code via a return
	instruction, any argument registers have been loaded with their values and
	the stack, if
	for call, looks like
	ret pc
	stackPointer ->	target address
	
	and if not for call, looks like
	whatever
	stackPointer ->	target address
	
	If forCall and running on a CISC, ret pc must be left on the stack. If
	forCall and
	running on a RISC, ret pc must be popped into LinkReg. In either case,
	target address must be removed from the stack and jumped/returned to. */

	/* Cogit>>#genEnilopmartReturn: */
static void NoDbgRegParms
genEnilopmartReturn(sqInt forCall)
{
	if (forCall) {
		genoperand(PopR, RISCTempReg);
		genoperand(PopR, LinkReg);
		genoperand(JumpR, RISCTempReg);
	}
	else {
		genoperand(PopR, RISCTempReg);
		genoperand(JumpR, RISCTempReg);
	}
}


/*	Generate the routine that writes the current values of the C frame and
	stack pointers into
	variables. These are used to establish the C stack in trampolines back
	into the C run-time.
	
	This is a presumptuous quick hack for x86. It is presumptuous for two
	reasons. Firstly
	the system's frame and stack pointers may differ from those we use in
	generated code,
	e.g. on register-rich RISCs. Secondly the ABI may not support a simple
	frameless call
	as written here (for example 128-bit stack alignment on Mac OS X). */

	/* Cogit>>#generateCaptureCStackPointers: */
static void NoDbgRegParms
generateCaptureCStackPointers(sqInt captureFramePointer)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    sqInt fixupSize;
    sqInt opcodeSize;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt startAddress;

	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 32;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;

	/* Must happen first; value may be used in accessing any of the following addresses */
	startAddress = methodZoneBase;
	/* begin PushR: */
	genoperand(PushR, VarBaseReg);
	/* begin MoveCq:R: */
	quickConstant1 = varBaseAddress();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(MoveCqR, quickConstant1, VarBaseReg);
	if (captureFramePointer) {
		/* begin MoveR:Aw: */
		address = cFramePointerAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction2 = genoperandoperand(MoveRAw, FPReg, address);
	}
	genoperandoperand(MoveRR, SPReg, TempReg);
	/* begin AddCq:R: */
	quickConstant = 0 /* leafCallStackPointerDelta */ + BytesPerWord;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, quickConstant, TempReg);
	/* begin MoveR:Aw: */
	address1 = cStackPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction3 = genoperandoperand(MoveRAw, TempReg, address1);
	/* begin PopR: */
	genoperand(PopR, VarBaseReg);
	genoperand(RetN, 0);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	flushICacheFromto(processor, ((usqInt)startAddress), ((usqInt)methodZoneBase));
	recordGeneratedRunTimeaddress("ceCaptureCStackPointers", startAddress);
	ceCaptureCStackPointers = ((void (*)(void)) startAddress);
}


/*	Generate the prototype ClosedPIC to determine how much space as full PIC
	takes. When we first allocate a closed PIC it only has one or two cases
	and we want to grow it.
	So we have to determine how big a full one is before hand. */

	/* Cogit>>#generateClosedPICPrototype */
static void
generateClosedPICPrototype(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    CogMethod *cPIC;
    AbstractInstruction * cPICEndOfCodeLabel;
    sqInt endAddress;
    AbstractInstruction * endCPICCase1;
    sqInt fixupSize;
    sqInt h;
    AbstractInstruction *jumpNext;
    sqInt jumpTarget;
    sqInt jumpTarget1;
    sqInt jumpTarget2;
    sqInt literal;
    sqInt numArgs;
    sqInt opcode;
    sqInt opcodeSize;
    sqInt wordConstant;
    sqInt wordConstant1;


	/* stack allocate the various collections so that they
	   are effectively garbage collected on return. */
	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = MaxCPICCases * 9;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	(methodLabel->address = methodZoneBase);
	(methodLabel->dependent = null);
	/* begin compileClosedPICPrototype */
	compilePICAbort((numArgs = 0));

	/* At the end of the entry code we need to jump to the first case code, which is actually the last chunk.
	   On each entension we must update this jump to move back one case. */
	jumpNext = compileCPICEntry();
	/* begin MoveUniqueCw:R: */
	wordConstant1 = firstPrototypeMethodOop();
	/* begin uniqueLiteral:forInstruction: */
	anInstruction2 = genoperandoperand(MoveCwR, wordConstant1, SendNumArgsReg);
	/* begin JumpLong: */
	jumpTarget1 = (((methodZoneBase + (youngReferrers())) / 2) - 13262352) + 13262352;
	genoperand(JumpLong, jumpTarget1);
	endCPICCase0 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	for (h = 1; h < MaxCPICCases; h += 1) {
		if (h == (MaxCPICCases - 1)) {
			jmpTarget(jumpNext, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		}
		/* begin MoveUniqueCw:R: */
		wordConstant = (subsequentPrototypeMethodOop()) + h;
		/* begin uniqueLiteral:forInstruction: */
		anInstruction = genoperandoperand(MoveCwR, wordConstant, SendNumArgsReg);
		/* begin gen:literal:operand: */
		opcode = CmpCwR;
		/* begin checkLiteral:forInstruction: */
		anInstruction1 = genoperandoperand(opcode, 3133021973U + h, TempReg);
		/* begin JumpLongZero: */
		jumpTarget = ((((methodZoneBase + (youngReferrers())) / 2) - 13262352) + 13262352) + (h * 16);
		genConditionalBranchoperand(JumpLongZero, ((sqInt)jumpTarget));
		if (h == 1) {
			endCPICCase1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		}
	}
	/* begin checkLiteral:forInstruction: */
	literal = (methodLabel->address);
	anInstruction3 = genoperandoperand(MoveCwR, (methodLabel->address), ClassReg);
	/* begin JumpLong: */
	jumpTarget2 = cPICMissTrampolineFor(numArgs);
	genoperand(JumpLong, jumpTarget2);
	cPICEndOfCodeLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	computeMaximumSizes();
	cPIC = ((CogMethod *) methodZoneBase);
	closedPICSize = (sizeof(CogMethod)) + (generateInstructionsAt(methodZoneBase + (sizeof(CogMethod))));
	endAddress = outputInstructionsAt(methodZoneBase + (sizeof(CogMethod)));
	assert((methodZoneBase + closedPICSize) == endAddress);
	firstCPICCaseOffset = ((endCPICCase0->address)) - methodZoneBase;
	cPICEndOfCodeOffset = ((cPICEndOfCodeLabel->address)) - methodZoneBase;
	cPICCaseSize = ((endCPICCase1->address)) - ((endCPICCase0->address));
	cPICEndSize = closedPICSize - (((MaxCPICCases - 1) * cPICCaseSize) + firstCPICCaseOffset);
	closedPICSize = roundUpLength(closedPICSize);
	assert(((picInterpretAbort->address)) == (((methodLabel->address)) + (picInterpretAbortOffset())));
	assert((expectedClosedPICPrototype(cPIC)) == 0);
	storeLiteralbeforeFollowingAddress(backEnd, 0, ((endCPICCase0->address)) - (jumpLongByteSize(backEnd)));
	methodZoneBase = alignUptoRoutineBoundary(endAddress);
	cPICPrototype = cPIC;
}


/*	We handle jump sizing simply. First we make a pass that asks each
	instruction to compute its maximum size. Then we make a pass that
	sizes jumps based on the maxmimum sizes. Then we make a pass
	that fixes up jumps. When fixing up a jump the jump is not allowed to
	choose a smaller offset but must stick to the size set in the second pass. */

	/* Cogit>>#generateCogFullBlock */
static CogMethod *
generateCogFullBlock(void)
{
    sqInt codeSize;
    usqIntptr_t headerSize;
    sqInt mapSize;
    CogMethod *method;
    sqInt result;
    usqInt startAddress;
    sqInt totalSize;

	headerSize = sizeof(CogMethod);
	(methodLabel->address = freeStart());
	computeMaximumSizes();
	concretizeAt(methodLabel, freeStart());
	codeSize = generateInstructionsAt(((methodLabel->address)) + headerSize);
	mapSize = generateMapAtstart(null, ((methodLabel->address)) + cbNoSwitchEntryOffset);
	totalSize = roundUpLength((headerSize + codeSize) + mapSize);
	if (totalSize > MaxMethodSize) {
		return ((CogMethod *) MethodTooBig);
	}
	startAddress = allocate(totalSize);
	if (startAddress == 0) {
		return ((CogMethod *) InsufficientCodeSpace);
	}
	assert((startAddress + cbEntryOffset) == ((fullBlockEntry->address)));
	assert((startAddress + cbNoSwitchEntryOffset) == ((fullBlockNoContextSwitchEntry->address)));
	result = outputInstructionsAt(startAddress + headerSize);
	assert(((startAddress + headerSize) + codeSize) == result);
	padIfPossibleWithStopsFromto(backEnd, result, ((startAddress + totalSize) - mapSize) - 1);
	generateMapAtstart((startAddress + totalSize) - 1, startAddress + cbNoSwitchEntryOffset);
	flag("TOCHECK");
	method = fillInMethodHeadersizeselector(((CogMethod *) startAddress), totalSize, nilObject());
	(method->cpicHasMNUCaseOrCMIsFullBlock = 1);
	if (!(postCompileHook == null)) {
		postCompileHook(method);
		postCompileHook = null;
	}
	return method;
}


/*	We handle jump sizing simply. First we make a pass that asks each
	instruction to compute its maximum size. Then we make a pass that
	sizes jumps based on the maxmimum sizes. Then we make a pass
	that fixes up jumps. When fixing up a jump the jump is not allowed to
	choose a smaller offset but must stick to the size set in the second pass. */

	/* Cogit>>#generateCogMethod: */
static CogMethod * NoDbgRegParms
generateCogMethod(sqInt selector)
{
    sqInt codeSize;
    usqIntptr_t headerSize;
    sqInt mapSize;
    CogMethod *method;
    sqInt result;
    usqInt startAddress;
    sqInt totalSize;

	headerSize = sizeof(CogMethod);
	(methodLabel->address = freeStart());
	computeMaximumSizes();
	concretizeAt(methodLabel, freeStart());
	codeSize = generateInstructionsAt(((methodLabel->address)) + headerSize);
	mapSize = generateMapAtstart(null, ((methodLabel->address)) + cmNoCheckEntryOffset);
	totalSize = roundUpLength((headerSize + codeSize) + mapSize);
	if (totalSize > MaxMethodSize) {
		return ((CogMethod *) MethodTooBig);
	}
	startAddress = allocate(totalSize);
	if (startAddress == 0) {
		return ((CogMethod *) InsufficientCodeSpace);
	}
	assert((startAddress + cmEntryOffset) == ((entry->address)));
	assert((startAddress + cmNoCheckEntryOffset) == ((noCheckEntry->address)));
	result = outputInstructionsAt(startAddress + headerSize);
	assert(((startAddress + headerSize) + codeSize) == result);
	padIfPossibleWithStopsFromto(backEnd, result, ((startAddress + totalSize) - mapSize) - 1);
	generateMapAtstart((startAddress + totalSize) - 1, startAddress + cmNoCheckEntryOffset);
	fillInBlockHeadersAt(startAddress);
	method = fillInMethodHeadersizeselector(((CogMethod *) startAddress), totalSize, selector);
	if (!(postCompileHook == null)) {
		postCompileHook(method);
		postCompileHook = null;
	}
	return method;
}


/*	Generate the method map at addressrNull (or compute it if addressOrNull is
	null). Answer the length of the map in byes. Each entry in the map is in
	two parts. In the
	least signficant bits are a displacement of how far from the start or
	previous entry,
	unless it is an IsAnnotationExtension byte, in which case those bits are
	the extension.
	In the most signficant bits are the type of annotation at the point
	reached. A null
	byte ends the map. */

	/* Cogit>>#generateMapAt:start: */
static sqInt NoDbgRegParms
generateMapAtstart(usqInt addressOrNull, usqInt startAddress)
{
    unsigned char annotation;
    sqInt delta;
    sqInt i;
    AbstractInstruction *instruction;
    sqInt length;
    usqInt location;
    sqInt mapEntry;
    sqInt maxDelta;
    usqInt mcpc;

	length = 0;
	location = startAddress;
	for (i = 0; i < opcodeIndex; i += 1) {
		instruction = abstractInstructionAt(i);
		annotation = (instruction->annotation);
		if (!(annotation == null)) {
			/* begin mapEntryAddress */
			mcpc = ((instruction->address)) + ((instruction->machineCodeSize));
			while (((delta = (mcpc - location) / 4 /* codeGranularity */)) > DisplacementMask) {
				maxDelta = (((((delta < MaxX2NDisplacement) ? delta : MaxX2NDisplacement)) | DisplacementMask) - DisplacementMask);
				assert((((usqInt) maxDelta) >> AnnotationShift) <= DisplacementMask);
				if (!(addressOrNull == null)) {
					/* begin addToMap:instruction:byte:at:for: */
					byteAtput(addressOrNull - length, (((usqInt) maxDelta) >> AnnotationShift) + DisplacementX2N);
				}
				location += maxDelta * 4 /* codeGranularity */;
				length += 1;
			}
			if (!(addressOrNull == null)) {
				mapEntry = delta + (((sqInt)((usqInt)((((annotation < IsSendCall) ? annotation : IsSendCall))) << AnnotationShift)));
				/* begin addToMap:instruction:byte:at:for: */
				byteAtput(addressOrNull - length, mapEntry);
			}
			location += delta * 4 /* codeGranularity */;
			length += 1;
			if (annotation > IsSendCall) {

				/* Add the necessary IsAnnotationExtension */
				if (!(addressOrNull == null)) {
					mapEntry = (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift))) + (annotation - IsSendCall);
					/* begin addToMap:instruction:byte:at:for: */
					byteAtput(addressOrNull - length, mapEntry);
				}
				length += 1;
			}
		}
	}
	if (!(addressOrNull == null)) {
		/* begin addToMap:instruction:byte:at:for: */
		byteAtput(addressOrNull - length, MapEnd);
	}
	return length + 1;
}


/*	Generate the prototype ClosedPIC to determine how much space as full PIC
	takes. When we first allocate a closed PIC it only has one or two cases
	and we want to grow it.
	So we have to determine how big a full one is before hand. */
/*	stack allocate the various collections so that they
	are effectively garbage collected on return. */

	/* Cogit>>#generateOpenPICPrototype */
static void
generateOpenPICPrototype(void)
{
    sqInt codeSize;
    sqInt fixupSize;
    sqInt mapSize;
    sqInt opcodeSize;

	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 100;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	(methodLabel->address = methodZoneBase);
	(methodLabel->dependent = null);
	compileOpenPICnumArgs(specialSelector(0), 2 /* numRegArgs */);
	computeMaximumSizes();
	concretizeAt(methodLabel, methodZoneBase);
	codeSize = generateInstructionsAt(methodZoneBase + (sizeof(CogMethod)));
	mapSize = generateMapAtstart(null, methodZoneBase + cmNoCheckEntryOffset);
	openPICSize = (roundUpLength((sizeof(CogMethod)) + codeSize)) + (roundUpLength(mapSize));
}


/*	Generate the run-time entries at the base of the native code zone and
	update the base.
 */

	/* Cogit>>#generateRunTimeTrampolines */
static void
generateRunTimeTrampolines(void)
{
	ceSendMustBeBooleanAddFalseTrampoline = genMustBeBooleanTrampolineForcalled(falseObject(), "ceSendMustBeBooleanAddFalseTrampoline");
	ceSendMustBeBooleanAddTrueTrampoline = genMustBeBooleanTrampolineForcalled(trueObject(), "ceSendMustBeBooleanAddTrueTrampoline");
	ceNonLocalReturnTrampoline = genNonLocalReturnTrampoline();

	/* Neither of the context inst var access trampolines save registers.  Their operation could cause
	   arbitrary update of stack frames, so the assumption is that callers flush the stack before calling
	   the context inst var access trampolines, and that everything except the result is dead afterwards. */
	ceCheckForInterruptTrampoline = genCheckForInterruptsTrampoline();
	ceFetchContextInstVarTrampoline = genTrampolineForcalledargargresult(ceContextinstVar, "ceFetchContextInstVarTrampoline", ReceiverResultReg, SendNumArgsReg, SendNumArgsReg);
	ceStoreContextInstVarTrampoline = genTrampolineForcalledargargargresult(ceContextinstVarvalue, "ceStoreContextInstVarTrampoline", ReceiverResultReg, SendNumArgsReg, ClassReg, ReceiverResultReg);

	/* These two are unusual; they are reached by return instructions. */
	ceCannotResumeTrampoline = genTrampolineForcalled(ceCannotResume, "ceCannotResumeTrampoline");
	ceBaseFrameReturnTrampoline = genReturnTrampolineForcalledarg(ceBaseFrameReturn, "ceBaseFrameReturnTrampoline", ReceiverResultReg);
	ceReturnToInterpreterTrampoline = genReturnTrampolineForcalledarg(ceReturnToInterpreter, "ceReturnToInterpreterTrampoline", ReceiverResultReg);
	ceMallocTrampoline = genTrampolineForcalledargresult(ceMalloc, "ceMallocTrampoline", ReceiverResultReg, TempReg);
	ceFreeTrampoline = genTrampolineForcalledarg(ceFree, "ceFreeTrampoline", ReceiverResultReg);
	ceFFICalloutTrampoline = genFFICalloutTrampoline();
}


/*	Generate a routine ceCaptureCStackPointers that will capture the C stack
	pointer, and, if it is in use, the C frame pointer. These are used in
	trampolines to call
	run-time routines in the interpreter from machine-code. */

	/* Cogit>>#generateStackPointerCapture */
static void
generateStackPointerCapture(void)
{
    sqInt oldMethodZoneBase;
    sqInt oldTrampolineTableIndex;


	/* For the benefit of the following assert, assume the minimum at first. */
	cFramePointerInUse = 0;
	assertCStackWellAligned();
	oldMethodZoneBase = methodZoneBase;
	oldTrampolineTableIndex = trampolineTableIndex;
	generateCaptureCStackPointers(1);
	ceCaptureCStackPointers();
	if (!((cFramePointerInUse = isCFramePointerInUse()))) {
		methodZoneBase = oldMethodZoneBase;
		trampolineTableIndex = oldTrampolineTableIndex;
		generateCaptureCStackPointers(0);
	}
	assertCStackWellAligned();
}


/*	Generate the run-time entries and exits at the base of the native code
	zone and update the base.
	Read the class-side method trampolines for documentation on the various
	trampolines 
 */

	/* Cogit>>#generateTrampolines */
static void
generateTrampolines(void)
{
    sqInt fixupSize;
    sqInt methodZoneStart;
    sqInt opcodeSize;

	methodZoneStart = methodZoneBase;
	(methodLabel->address = methodZoneStart);
	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 80;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	hasYoungReferent = 0;
	generateSendTrampolines();
	generateMissAbortTrampolines();
	generateObjectRepresentationTrampolines();
	generateRunTimeTrampolines();
	generateEnilopmarts();
	generateTracingTrampolines();
	recordGeneratedRunTimeaddress("methodZoneBase", methodZoneBase);
	flushICacheFromto(processor, ((usqInt)methodZoneStart), ((usqInt)methodZoneBase));
}

	/* Cogit>>#generatorForPC: */
static BytecodeDescriptor * NoDbgRegParms
generatorForPC(sqInt pc)
{
	return generatorAt(bytecodeSetOffset + (fetchByteofObject(pc, methodObj)));
}

	/* Cogit>>#genFFICalloutTrampoline */
static sqInt
genFFICalloutTrampoline(void)
{
    sqInt address;
    sqInt address2;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction2;
    sqInt startAddress;

	opcodeIndex = 0;
	/* begin MoveR:Aw: */
	address = instructionPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveRAw, LinkReg, address);
	/* begin CallR: */
	genoperand(CallR, TempReg);
	/* begin MoveAw:R: */
	address2 = instructionPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction2 = genoperandoperand(MoveAwR, address2, LinkReg);
	genoperand(RetN, 0);
	startAddress = methodZoneBase;
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceFFICalloutTrampoline", startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate a routine that answers the stack pointer immedately
	after a leaf call, used for checking stack pointer alignment. */

	/* Cogit>>#genGetLeafCallStackPointer */
static void
genGetLeafCallStackPointer(void)
{
    sqInt fixupSize;
    sqInt opcodeSize;
    sqInt startAddress;

	/* begin allocateOpcodes:bytecodes: */
	numAbstractOpcodes = 4;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	startAddress = methodZoneBase;
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, FPReg, V0);
	genoperand(RetN, 0);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceGetFP", startAddress);
	ceGetFP = ((usqIntptr_t (*)(void)) startAddress);
	startAddress = methodZoneBase;
	zeroOpcodeIndex();
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SPReg, V0);
	genoperand(RetN, 0);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceGetSP", startAddress);
	ceGetSP = ((usqIntptr_t (*)(void)) startAddress);
}


/*	Generate the abort for a PIC. This abort performs either a call of
	ceInterpretMethodFromPIC:receiver: to handle invoking an uncogged target
	or a call of ceMNUFromPICMNUMethod:receiver: to handle an MNU dispatch
	in a closed PIC. It distinguishes the two by testing ClassReg. If the
	register is zero then this is an MNU.
	
	This poses a problem in 32-bit Spur, where zero is the cache tag for
	immediate characters (tag pattern 2r10) because SmallIntegers have tag
	patterns 2r11
	and 2r01, so anding with 1 reduces these to 0 & 1. We solve the ambiguity
	by patching send sites with a 0 cache tag to open PICs instead of closed
	PICs.  */

	/* Cogit>>#genInnerPICAbortTrampoline: */
static sqInt NoDbgRegParms
genInnerPICAbortTrampoline(char *name)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpMNUCase;

	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, 0 /* picAbortDiscriminatorValue */, ClassReg);
	jumpMNUCase = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(ceInterpretMethodFromPICreceiver, 2, SendNumArgsReg, ReceiverResultReg, null, null, 0 /* emptyRegisterMask */, 0, NoReg);
	jmpTarget(jumpMNUCase, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceMNUFromPICMNUMethodreceiver, name, 2, SendNumArgsReg, ReceiverResultReg, null, null, 0 /* emptyRegisterMask */, 0, NoReg, 1);
}

	/* Cogit>>#genLoadCStackPointersForPrimCall */
static sqInt
genLoadCStackPointersForPrimCall(void)
{
    sqInt address;
    sqInt address1;
    sqInt address2;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;

	if (debugPrimCallStackOffset == 0) {
		/* begin MoveAw:R: */
		address = cStackPointerAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction = genoperandoperand(MoveAwR, address, SPReg);
	}
	else {
		/* begin MoveAw:R: */
		address1 = cStackPointerAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction1 = genoperandoperand(MoveAwR, address1, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(SubCqR, debugPrimCallStackOffset, TempReg);
		genoperandoperand(MoveRR, TempReg, SPReg);
	}
	if (cFramePointerInUse) {
		/* begin MoveAw:R: */
		address2 = cFramePointerAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction3 = genoperandoperand(MoveAwR, address2, FPReg);
	}
	return 0;
}


/*	The in-line cache for a send is implemented as a constant load into
	ClassReg. We always use a 32-bit load, even in 64-bits.
	
	In the initial (unlinked) state the in-line cache is notionally loaded
	with the selector.
	But since in 64-bits an arbitrary selector oop won't fit in a 32-bit
	constant load, we
	instead load the cache with the selector's index, either into the literal
	frame of the
	current method, or into the special selector array. Negative values are
	1-relative indices into the special selector array.
	
	When a send is linked, the load of the selector, or selector index, is
	overwritten with a
	load of the receiver's class, or class tag. Hence, the 64-bit VM is
	currently constrained
	to use class indices as cache tags. If out-of-line literals are used,
	distinct caches /must
	not/ share acche locations, for if they do, send cacheing will be confused
	by the sharing.
	Hence we use the MoveUniqueC32:R: instruction that will not share literal
	locations.  */

	/* Cogit>>#genLoadInlineCacheWithSelector: */
static void NoDbgRegParms
genLoadInlineCacheWithSelector(sqInt selectorIndex)
{
    AbstractInstruction *anInstruction;
    sqInt cacheValue;
    sqInt opcode;
    sqInt selector;

	assert((selectorIndex < 0
		? (((-selectorIndex) >= 1) && ((-selectorIndex) <= (numSpecialSelectors())))
		: ((selectorIndex >= 0) && (selectorIndex <= ((literalCountOf(methodObj)) - 1)))));
	selector = (selectorIndex < 0
		? specialSelector(-1 - selectorIndex)
		: getLiteral(selectorIndex));
	assert(addressCouldBeOop(selector));
	if (isYoung(selector)) {
		hasYoungReferent = 1;
	}
	cacheValue = selector;
	/* begin gen:uniqueLiteral:operand: */
	opcode = MoveCwR;
	/* begin uniqueLiteral:forInstruction: */
	anInstruction = genoperandoperand(opcode, cacheValue, ClassReg);
}

	/* Cogit>>#genNonLocalReturnTrampoline */
static sqInt
genNonLocalReturnTrampoline(void)
{
    sqInt address;
    AbstractInstruction *anInstruction;

	zeroOpcodeIndex();
	/* begin MoveR:Aw: */
	address = instructionPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveRAw, LinkReg, address);
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceNonLocalReturn, "ceNonLocalReturnTrampoline", 1, ReceiverResultReg, null, null, null, 0 /* emptyRegisterMask */, 0, NoReg, 1);
}


/*	Generate a trampoline for a routine used as a return address, that has one
	argument. Hack: a negative value indicates an abstract register, a
	non-negative value indicates a constant. */

	/* Cogit>>#genReturnTrampolineFor:called:arg: */
static sqInt NoDbgRegParms
genReturnTrampolineForcalledarg(void *aRoutine, char *aString, sqInt regOrConst0)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 1, regOrConst0, null, null, null, 0 /* emptyRegisterMask */, 0, NoReg, 0);
}


/*	If the client requires, then on an ARM-like RISC processor, the return
	address needs to
	be pushed to the stack so that the interpreter sees the same stack layout
	as on CISC.
 */

	/* Cogit>>#genSmalltalkToCStackSwitch: */
static sqInt NoDbgRegParms
genSmalltalkToCStackSwitch(sqInt pushLinkReg)
{
	if (pushLinkReg) {
		genoperand(PushR, LinkReg);
	}
	genSaveStackPointers(backEnd);
	if (cFramePointerInUse) {
		genLoadCStackPointers(backEnd);
	}
	else {
		genLoadCStackPointer(backEnd);
	}
	return 0;
}


/*	Generate a trampoline with no arguments */

	/* Cogit>>#genTrampolineFor:called: */
static sqInt NoDbgRegParms
genTrampolineForcalled(void *aRoutine, char *aString)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 0, null, null, null, null, 0 /* emptyRegisterMask */, 1, NoReg, 0);
}


/*	Generate a trampoline with one argument.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:arg: */
static sqInt NoDbgRegParms
genTrampolineForcalledarg(void *aRoutine, char *aString, sqInt regOrConst0)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 1, regOrConst0, null, null, null, 0 /* emptyRegisterMask */, 1, NoReg, 0);
}


/*	Generate a trampoline with two arguments that answers a result.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:arg:arg:arg:result: */
static sqInt NoDbgRegParms
genTrampolineForcalledargargargresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt resultReg)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 3, regOrConst0, regOrConst1, regOrConst2, null, 0 /* emptyRegisterMask */, 1, resultReg, 0);
}


/*	Generate a trampoline with two arguments.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:arg:arg:regsToSave: */
static sqInt NoDbgRegParms
genTrampolineForcalledargargregsToSave(void *aRoutine, char *aString, sqInt regOrConst0, sqInt regOrConst1, sqInt regMask)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 2, regOrConst0, regOrConst1, null, null, regMask, 1, NoReg, 0);
}


/*	Generate a trampoline with two arguments that answers a result.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:arg:arg:result: */
static sqInt NoDbgRegParms
genTrampolineForcalledargargresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt regOrConst1, sqInt resultReg)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 2, regOrConst0, regOrConst1, null, null, 0 /* emptyRegisterMask */, 1, resultReg, 0);
}


/*	Generate a trampoline with one argument that answers a result.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:arg:floatResult: */
static sqInt NoDbgRegParms
genTrampolineForcalledargfloatResult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegfloatResultRegappendOpcodes(aRoutine, aString, 1, regOrConst0, null, null, null, 0 /* emptyRegisterMask */, 1, resultReg, 0);
}


/*	Generate a trampoline with one argument.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:arg:regsToSave: */
static sqInt NoDbgRegParms
genTrampolineForcalledargregsToSave(void *aRoutine, char *aString, sqInt regOrConst0, sqInt regMask)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 1, regOrConst0, null, null, null, regMask, 1, NoReg, 0);
}


/*	Generate a trampoline with one argument that answers a result.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:arg:result: */
static sqInt NoDbgRegParms
genTrampolineForcalledargresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 1, regOrConst0, null, null, null, 0 /* emptyRegisterMask */, 1, resultReg, 0);
}


/*	Generate a trampoline with one argument that answers a result.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:arg:result:result: */
static sqInt NoDbgRegParms
genTrampolineForcalledargresultresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg, sqInt resultReg2)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegresultRegappendOpcodes(aRoutine, aString, 1, regOrConst0, null, null, null, 0 /* emptyRegisterMask */, 1, resultReg, resultReg2, 0);
}


/*	Generate a trampoline with one argument that answers a result.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:floatArg:result: */
static sqInt NoDbgRegParms
genTrampolineForcalledfloatArgresult(void *aRoutine, char *aString, sqInt regOrConst0, sqInt resultReg)
{
	return genTrampolineForcallednumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 1, regOrConst0, null, null, null, 0 /* emptyRegisterMask */, 1, resultReg, 0);
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutineOrNil
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C result
	back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:floatResultReg:appendOpcodes: */
static sqInt NoDbgRegParms
genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegfloatResultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean)
{
    sqInt startAddress;

	startAddress = methodZoneBase;
	if (!appendBoolean) {
		zeroOpcodeIndex();
	}
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegfloatResultReg(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, regMask, pushLinkReg, resultRegOrNone);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutineOrNil
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C result
	back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:resultReg:appendOpcodes: */
static sqInt NoDbgRegParms
genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean)
{
    sqInt startAddress;

	startAddress = methodZoneBase;
	if (!appendBoolean) {
		zeroOpcodeIndex();
	}
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, regMask, pushLinkReg, resultRegOrNone);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutineOrNil
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C result
	back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:numArgs:arg:arg:arg:arg:regsToSave:pushLinkReg:resultReg:resultReg:appendOpcodes: */
static sqInt NoDbgRegParms
genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt resultReg2OrNone, sqInt appendBoolean)
{
    sqInt startAddress;

	startAddress = methodZoneBase;
	if (!appendBoolean) {
		zeroOpcodeIndex();
	}
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultRegresultReg(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, regMask, pushLinkReg, resultRegOrNone, resultReg2OrNone);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate a trampoline with up to four arguments. Generate either a call or
	a jump to aRoutineOrNil
	as requested by callJumpBar. If generating a call and resultRegOrNone is
	not NoReg pass the C result
	back in resultRegOrNone.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* Cogit>>#genTrampolineFor:called:numArgs:floatArg:floatArg:floatArg:floatArg:regsToSave:pushLinkReg:resultReg:appendOpcodes: */
static sqInt NoDbgRegParms
genTrampolineForcallednumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultRegappendOpcodes(void *aRoutine, char *trampolineName, sqInt numArgs, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3, sqInt regMask, sqInt pushLinkReg, sqInt resultRegOrNone, sqInt appendBoolean)
{
    sqInt startAddress;

	startAddress = methodZoneBase;
	if (!appendBoolean) {
		zeroOpcodeIndex();
	}
	compileTrampolineFornumArgsfloatArgfloatArgfloatArgfloatArgregsToSavepushLinkRegresultReg(aRoutine, numArgs, regOrConst0, regOrConst1, regOrConst2, regOrConst3, regMask, pushLinkReg, resultRegOrNone);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(trampolineName, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate a trampoline with no arguments */

	/* Cogit>>#genTrampolineFor:called:regsToSave: */
static sqInt NoDbgRegParms
genTrampolineForcalledregsToSave(void *aRoutine, char *aString, sqInt regMask)
{
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 0, null, null, null, null, regMask, 1, NoReg, 0);
}


/*	<Integer> */

	/* Cogit>>#gen: */
static AbstractInstruction * NoDbgRegParms
gen(sqInt opcode)
{
    AbstractInstruction *abstractInstruction;

	assert(opcodeIndex < numAbstractOpcodes);
	abstractInstruction = abstractInstructionAt(opcodeIndex);
	opcodeIndex += 1;
	(abstractInstruction->opcode = opcode);
	return abstractInstruction;
}


/*	<Integer> */
/*	<Integer|CogAbstractInstruction> */

	/* Cogit>>#gen:operand: */
static AbstractInstruction * NoDbgRegParms
genoperand(sqInt opcode, sqInt operand)
{
    AbstractInstruction *abstractInstruction;

	assert(opcodeIndex < numAbstractOpcodes);
	abstractInstruction = abstractInstructionAt(opcodeIndex);
	opcodeIndex += 1;
	(abstractInstruction->opcode = opcode);
	((abstractInstruction->operands))[0] = operand;
	return abstractInstruction;
}


/*	<Integer> */
/*	<Integer|CogAbstractInstruction> */
/*	<Integer|CogAbstractInstruction> */

	/* Cogit>>#gen:operand:operand: */
static AbstractInstruction * NoDbgRegParms
genoperandoperand(sqInt opcode, sqInt operandOne, sqInt operandTwo)
{
    AbstractInstruction *abstractInstruction;

	assert(opcodeIndex < numAbstractOpcodes);
	abstractInstruction = abstractInstructionAt(opcodeIndex);
	opcodeIndex += 1;
	(abstractInstruction->opcode = opcode);
	((abstractInstruction->operands))[0] = operandOne;
	((abstractInstruction->operands))[1] = operandTwo;
	return abstractInstruction;
}


/*	<Integer> */
/*	<Integer|CogAbstractInstruction> */
/*	<Integer|CogAbstractInstruction> */
/*	<Integer|CogAbstractInstruction> */

	/* Cogit>>#gen:operand:operand:operand: */
static AbstractInstruction * NoDbgRegParms
genoperandoperandoperand(sqInt opcode, sqInt operandOne, sqInt operandTwo, sqInt operandThree)
{
    AbstractInstruction *abstractInstruction;

	assert(opcodeIndex < numAbstractOpcodes);
	abstractInstruction = abstractInstructionAt(opcodeIndex);
	opcodeIndex += 1;
	(abstractInstruction->opcode = opcode);
	((abstractInstruction->operands))[0] = operandOne;
	((abstractInstruction->operands))[1] = operandTwo;
	((abstractInstruction->operands))[2] = operandThree;
	return abstractInstruction;
}

	/* Cogit>>#getLiteral: */
static sqInt NoDbgRegParms
getLiteral(sqInt litIndex)
{
	if (maxLitIndex < litIndex) {
		maxLitIndex = litIndex;
	}
	return literalofMethod(litIndex, methodObj);
}

	/* Cogit>>#incrementUsageOfTargetIfLinkedSend:mcpc:ignored: */
static sqInt NoDbgRegParms
incrementUsageOfTargetIfLinkedSendmcpcignored(sqInt annotation, char *mcpc, sqInt superfluity)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;

	if (annotation >= IsSendCall) {
		assert(annotation != IsNSSendCall);
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (((targetMethod1->cmUsageCount)) < (CMMaxUsageCount / 2)) {
				(targetMethod1->cmUsageCount = ((targetMethod1->cmUsageCount)) + 1);
			}
		}
	}
	return 0;
}


/*	Answer the value to put in an inline-cache that is being loaded with the
	selector. Usually this is simply the selector, but in 64-bits the cache is
	only 32-bits wide
	and so the cache is loaded with the index of the selector. */

	/* Cogit>>#indexForSelector:in:at: */
static sqInt NoDbgRegParms
indexForSelectorinat(sqInt selector, CogMethod *cogMethod, sqInt mcpc)
{
    sqInt i;
    sqInt iLimiT;
    sqInt methodOop;

	assert(((((usqInt)mcpc)) > (((usqInt)cogMethod)))
	 && (mcpc < ((((usqInt)cogMethod)) + ((cogMethod->blockSize)))));
	for (i = 0; i < NumSpecialSelectors; i += 1) {
		if (selector == (specialSelector(i))) {
			return -1 - i;
		}
	}

	/* Then search the method's literal frame... open code fetchPointer:ofObject: for speed... */
	methodOop = (cogMethod->methodObject);
	for (i = LiteralStart, iLimiT = (literalCountOfMethodHeader((cogMethod->methodHeader))); i <= iLimiT; i += 1) {
		if ((longAt(((i * BytesPerOop) + BaseHeaderSize) + methodOop)) == selector) {
			assert(selector == (literalofMethod(i - 1, methodOop)));
			return i - 1;
		}
	}
	error("could not find selector in method when unlinking send site");
	return 0;
}


/*	Answer a usage count that reflects likely long-term usage. */

	/* Cogit>>#initialClosedPICUsageCount */
static sqInt
initialClosedPICUsageCount(void)
{
	return CMMaxUsageCount / 2;
}

	/* Cogit>>#initializeBackend */
static void
initializeBackend(void)
{
	(methodLabel->machineCodeSize = 0);
	(methodLabel->opcode = Label);
	((methodLabel->operands))[0] = 0;
	((methodLabel->operands))[1] = 0;
	assert(((registerMaskFor(VarBaseReg)) & CallerSavedRegisterMask) == 0);
}

	/* Cogit>>#initializeCodeZoneFrom:upTo: */
void
initializeCodeZoneFromupTo(sqInt startAddress, sqInt endAddress)
{
    sqInt fixupSize;
    sqInt numberOfAbstractOpcodes;
    sqInt opcodeSize;
    sqInt startAddress1;

	initializeBackend();
	stopsFromto(backEnd, startAddress, endAddress - 1);
	sqMakeMemoryExecutableFromTo(startAddress, endAddress);
	codeBase = (methodZoneBase = startAddress);
	minValidCallAddress = (((((codeBase < (interpretAddress())) ? codeBase : (interpretAddress()))) < (primitiveFailAddress())) ? (((codeBase < (interpretAddress())) ? codeBase : (interpretAddress()))) : (primitiveFailAddress()));
	manageFromto(methodZoneBase, endAddress);
	/* begin maybeGenerateCheckFeatures */
	/* begin maybeGenerateICacheFlush */
	/* begin generateVMOwnerLockFunctions */
	
#  if COGMTVM
	/* begin allocateOpcodes:bytecodes: */
	numberOfAbstractOpcodes = numLowLevelLockOpcodes(backEnd);
	numAbstractOpcodes = numberOfAbstractOpcodes;
	opcodeSize = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupSize = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;
	abstractOpcodes = alloca(opcodeSize + fixupSize);
	bzero(abstractOpcodes, opcodeSize + fixupSize);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeSize));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	zeroOpcodeIndex();
	startAddress1 = methodZoneBase;
	generateLowLevelTryLock(backEnd, vmOwnerLockAddress());
	outputInstructionsForGeneratedRuntimeAt(startAddress1);
	recordGeneratedRunTimeaddress("ceTryLockVMOwner", startAddress1);
	ceTryLockVMOwner = ((usqIntptr_t (*)(void)) startAddress1);
	zeroOpcodeIndex();
	initialPC = 0;
	endPC = numAbstractOpcodes - 1;
	startAddress1 = methodZoneBase;
	generateLowLevelUnlock(backEnd, vmOwnerLockAddress());
	outputInstructionsForGeneratedRuntimeAt(startAddress1);
	recordGeneratedRunTimeaddress("ceUnlockVMOwner", startAddress1);
	ceUnlockVMOwner = ((void (*)(void)) startAddress1);
#  endif /* COGMTVM */
	genGetLeafCallStackPointer();
	generateStackPointerCapture();
	generateTrampolines();
	computeEntryOffsets();
	computeFullBlockEntryOffsets();
	generateClosedPICPrototype();
	manageFromto(methodZoneBase, endAddress);
	generateOpenPICPrototype();
}


/*	Answer a usage count that reflects likely long-term usage.
	Answer 1 for non-primitives or quick primitives (inst var accessors),
	2 for methods with interpreter primitives, and 3 for compiled primitives. */

	/* Cogit>>#initialMethodUsageCount */
static sqInt
initialMethodUsageCount(void)
{
	if ((primitiveIndex == 1)
	 || (isQuickPrimitiveIndex(primitiveIndex))) {
		return 1;
	}
	if (!(primitiveGeneratorOrNil())) {
		return 2;
	}
	return 3;
}


/*	Answer a usage count that reflects likely long-term usage. */

	/* Cogit>>#initialOpenPICUsageCount */
static sqInt
initialOpenPICUsageCount(void)
{
	return CMMaxUsageCount - 1;
}


/*	Answer the value to put in an inline-cache that is being loaded with the
	selector. Usually this is simply the selector, but in 64-bits the cache is
	only 32-bits wide
	and so the cache is loaded with the index of the selector. */

	/* Cogit>>#inlineCacheValueForSelector:in:at: */
static sqInt NoDbgRegParms
inlineCacheValueForSelectorinat(sqInt selector, CogMethod *aCogMethod, sqInt mcpc)
{
	return selector;
}

	/* Cogit>>#inverseBranchFor: */
static sqInt NoDbgRegParms
inverseBranchFor(sqInt opcode)
{
	
	switch (opcode) {
	case JumpLongZero:
		return JumpLongNonZero;

	case JumpLongNonZero:
		return JumpLongZero;

	case JumpZero:
		return JumpNonZero;

	case JumpNonZero:
		return JumpZero;

	case JumpNegative:
		return JumpNonNegative;

	case JumpNonNegative:
		return JumpNegative;

	case JumpOverflow:
		return JumpNoOverflow;

	case JumpNoOverflow:
		return JumpOverflow;

	case JumpCarry:
		return JumpNoCarry;

	case JumpNoCarry:
		return JumpCarry;

	case JumpLess:
		return JumpGreaterOrEqual;

	case JumpGreaterOrEqual:
		return JumpLess;

	case JumpGreater:
		return JumpLessOrEqual;

	case JumpLessOrEqual:
		return JumpGreater;

	case JumpBelow:
		return JumpAboveOrEqual;

	case JumpAboveOrEqual:
		return JumpBelow;

	case JumpAbove:
		return JumpBelowOrEqual;

	case JumpBelowOrEqual:
		return JumpAbove;

	default:
		error("Case not found and no otherwise clause");
	}
	error("invalid opcode for inverse");
	return 0;
}


/*	See Cogit class>>initializeAnnotationConstants */

	/* Cogit>>#isPCMappedAnnotation: */
static sqInt NoDbgRegParms
isPCMappedAnnotation(sqInt annotation)
{
	return annotation >= HasBytecodePC;
}

	/* Cogit>>#isPCWithinMethodZone: */
sqInt
isPCWithinMethodZone(void *address)
{
	return (((((usqInt)address)) >= methodZoneBase) && ((((usqInt)address)) <= (freeStart())));
}


/*	Answer if the instruction preceding retpc is a call instruction. */

	/* Cogit>>#isSendReturnPC: */
sqInt
isSendReturnPC(sqInt retpc)
{
    usqInt target;

	if (!(isCallPrecedingReturnPC(backEnd, retpc))) {
		return 0;
	}
	target = callTargetFromReturnAddress(backEnd, retpc);
	return (((target >= firstSend) && (target <= lastSend)))
	 || (((target >= methodZoneBase) && (target <= (freeStart()))));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPEqual: */
static AbstractInstruction * NoDbgRegParms
gJumpFPEqual(void *jumpTarget)
{
	/* begin genJumpFPEqual: */
	return genoperand(JumpFPEqual, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPGreaterOrEqual: */
static AbstractInstruction * NoDbgRegParms
gJumpFPGreaterOrEqual(void *jumpTarget)
{
	/* begin genJumpFPGreaterOrEqual: */
	return genoperand(JumpFPGreaterOrEqual, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPGreater: */
static AbstractInstruction * NoDbgRegParms
gJumpFPGreater(void *jumpTarget)
{
	/* begin genJumpFPGreater: */
	return genoperand(JumpFPGreater, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPLessOrEqual: */
static AbstractInstruction * NoDbgRegParms
gJumpFPLessOrEqual(void *jumpTarget)
{
	/* begin genJumpFPLessOrEqual: */
	return genoperand(JumpFPLessOrEqual, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPLess: */
static AbstractInstruction * NoDbgRegParms
gJumpFPLess(void *jumpTarget)
{
	/* begin genJumpFPLess: */
	return genoperand(JumpFPLess, ((sqInt)jumpTarget));
}


/*	Floating-point jumps are a little weird on some processors. Defer to
	the backEnd to allow it to generate any special code it may need to. */

	/* Cogit>>#JumpFPNotEqual: */
static AbstractInstruction * NoDbgRegParms
gJumpFPNotEqual(void *jumpTarget)
{
	/* begin genJumpFPNotEqual: */
	return genoperand(JumpFPNotEqual, ((sqInt)jumpTarget));
}

	/* Cogit>>#LogicalShiftLeftCq:R: */
static AbstractInstruction * NoDbgRegParms
gLogicalShiftLeftCqR(sqInt quickConstant, sqInt reg)
{
	return genoperandoperand(LogicalShiftLeftCqR, quickConstant, reg);
}

	/* Cogit>>#lastOpcode */
static AbstractInstruction *
lastOpcode(void)
{
	assert(opcodeIndex > 0);
	return abstractInstructionAt(opcodeIndex - 1);
}

	/* Cogit>>#linkSendAt:in:to:offset:receiver: */
void
linkSendAtintooffsetreceiver(sqInt callSiteReturnAddress, CogMethod *sendingMethod, CogMethod *targetMethod, sqInt theEntryOffset, sqInt receiver)
{
    sqInt address;
    sqInt extent;
    sqInt inlineCacheTag;

	assert((theEntryOffset == cmEntryOffset)
	 || (theEntryOffset == cmNoCheckEntryOffset));
	assert(((callSiteReturnAddress >= methodZoneBase) && (callSiteReturnAddress <= (freeStart()))));
	inlineCacheTag = (theEntryOffset == cmNoCheckEntryOffset
		? (targetMethod->selector)
		: inlineCacheTagForInstance(receiver));
	address = (((sqInt)targetMethod)) + theEntryOffset;
	extent = rewriteInlineCacheAttagtarget(backEnd, callSiteReturnAddress, inlineCacheTag, address);
	flushICacheFromto(processor, (((usqInt)callSiteReturnAddress)) - extent, ((usqInt)callSiteReturnAddress));
}

	/* Cogit>>#loadBytesAndGetDescriptor */
static BytecodeDescriptor *
loadBytesAndGetDescriptor(void)
{
    BytecodeDescriptor *descriptor;

	byte0 = (fetchByteofObject(bytecodePC, methodObj)) + bytecodeSetOffset;
	descriptor = generatorAt(byte0);
	loadSubsequentBytesForDescriptorat(descriptor, bytecodePC);
	return descriptor;
}

	/* Cogit>>#loadSubsequentBytesForDescriptor:at: */
static void NoDbgRegParms
loadSubsequentBytesForDescriptorat(BytecodeDescriptor *descriptor, sqInt pc)
{
	if (((descriptor->numBytes)) > 1) {
		byte1 = fetchByteofObject(pc + 1, methodObj);
		if (((descriptor->numBytes)) > 2) {
			byte2 = fetchByteofObject(pc + 2, methodObj);
			if (((descriptor->numBytes)) > 3) {
				byte3 = fetchByteofObject(pc + 3, methodObj);
				if (((descriptor->numBytes)) > 4) {
					notYetImplemented();
				}
			}
		}
	}
}

	/* Cogit>>#MoveAw:R: */
static AbstractInstruction * NoDbgRegParms
gMoveAwR(sqInt address, sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveAwR, address, reg);
	return anInstruction;
}

	/* Cogit>>#MoveCw:R: */
static AbstractInstruction * NoDbgRegParms
gMoveCwR(sqInt wordConstant, sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveCwR, wordConstant, reg);
	return anInstruction;
}


/*	Answer the address of the null byte at the end of the method map. */

	/* Cogit>>#mapEndFor: */
static sqInt NoDbgRegParms
mapEndFor(CogMethod *cogMethod)
{
    usqInt end;

	end = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while ((byteAt(end)) != MapEnd) {
		end -= 1;
		assert(end > (firstMappedPCFor(cogMethod)));
	}
	return end;
}


/*	Unlinking/GC/Disassembly support */

	/* Cogit>>#mapFor:performUntil:arg: */
static sqInt NoDbgRegParms
mapForperformUntilarg(CogMethod *cogMethod, sqInt (*functionSymbol)(sqInt annotation, char *mcpc, sqInt arg), sqInt arg)
{
    sqInt annotation;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	/* begin firstMappedPCFor: */
	mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		if (mapByte >= FirstAnnotation) {

			/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
			 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
				annotation += mapByte & DisplacementMask;
				map -= 1;
			}
			result = functionSymbol(annotation, (((char *) mcpc)), arg);
			if (result != 0) {
				return result;
			}
		}
		else {
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	return 0;
}


/*	Remap all object references in the closed PIC. Answer if any references
	are young.
	Set codeModified if any modifications are made. */

	/* Cogit>>#mapObjectReferencesInClosedPIC: */
static sqInt NoDbgRegParms
mapObjectReferencesInClosedPIC(CogMethod *cPIC)
{
    sqInt i;
    sqInt pc;
    sqInt refersToYoung;


	/* first we check the potential method oop load at the beginning of the CPIC */
	pc = addressOfEndOfCaseinCPIC(1, cPIC);

	/* We find the end address of the cPICNumCases'th case and can then just step forward by the case size thereafter */
	refersToYoung = remapMaybeObjRefInClosedPICAt(pc - (jumpLongByteSize(backEnd)));

	/* Next we check the potential class ref in the compare instruction, and the potential method oop load for each case. */
	pc = addressOfEndOfCaseinCPIC((cPIC->cPICNumCases), cPIC);
	for (i = 2; i <= ((cPIC->cPICNumCases)); i += 1) {
		if (remapMaybeObjRefInClosedPICAt((pc - 16 /* jumpLongConditionalByteSize */) - 8 /* cmpC32RTempByteSize */)) {
			refersToYoung = 1;
		}
		pc += cPICCaseSize;
	}
	return refersToYoung;
}


/*	Update all references to objects in the generated runtime. */

	/* Cogit>>#mapObjectReferencesInGeneratedRuntime */
static void
mapObjectReferencesInGeneratedRuntime(void)
{
    sqInt i;
    usqInt literal;
    sqInt mappedLiteral;
    usqInt mcpc;

	for (i = 0; i < runtimeObjectRefIndex; i += 1) {
		mcpc = objectReferencesInRuntime[i];
		literal = literalBeforeFollowingAddress(backEnd, mcpc);
		mappedLiteral = remapObject(literal);
		if (mappedLiteral != literal) {
			storeLiteralbeforeFollowingAddress(backEnd, mappedLiteral, mcpc);
			codeModified = 1;
		}
	}
}


/*	Update all references to objects in machine code for a become.
	Unlike incrementalGC or fullGC a method that does not refer to young may
	refer to young as a result of the become operation. Unlike incrementalGC
	or fullGC the reference from a Cog method to its methodObject *must not*
	change since the two are two halves of the same object. */

	/* Cogit>>#mapObjectReferencesInMachineCodeForBecome */
static void
mapObjectReferencesInMachineCodeForBecome(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt freedPIC;
    sqInt hasYoungObj;
    sqInt hasYoungObjPtr;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt remappedMethod;
    sqInt result;
    sqInt val;

	val = 0;
	hasYoungObj = 0;
	hasYoungObjPtr = ((sqInt)((&hasYoungObj)));
	codeModified = (freedPIC = 0);
	mapObjectReferencesInGeneratedRuntime();
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		assert(!hasYoungObj);
		if (((cogMethod->cmType)) != CMFree) {
			assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
			(cogMethod->selector = remapOop((cogMethod->selector)));
			if (((cogMethod->cmType)) == CMClosedPIC) {
				if ((isYoung((cogMethod->selector)))
				 || (mapObjectReferencesInClosedPIC(cogMethod))) {
					freedPIC = 1;
					freeMethod(cogMethod);
				}
			}
			else {
				if (isYoung((cogMethod->selector))) {
					hasYoungObj = 1;
				}
				if (((cogMethod->cmType)) == CMMethod) {
					assert(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()));
					remappedMethod = remapOop((cogMethod->methodObject));
					if (remappedMethod != ((cogMethod->methodObject))) {
						if (methodHasCogMethod(remappedMethod)) {
							error("attempt to become two cogged methods");
						}
						if (!(withoutForwardingOnandwithsendToCogit((cogMethod->methodObject), remappedMethod, (cogMethod->cmUsesPenultimateLit), methodhasSameCodeAscheckPenultimate))) {
							error("attempt to become cogged method into different method");
						}
						if ((rawHeaderOf((cogMethod->methodObject))) == (((sqInt)cogMethod))) {
							rawHeaderOfput((cogMethod->methodObject), (cogMethod->methodHeader));
							(cogMethod->methodHeader = rawHeaderOf(remappedMethod));
							(cogMethod->methodObject = remappedMethod);
							rawHeaderOfput(remappedMethod, ((sqInt)cogMethod));
						}
						else {
							assert((noAssertMethodClassAssociationOf((cogMethod->methodObject))) == (nilObject()));
							(cogMethod->methodHeader = rawHeaderOf(remappedMethod));
							(cogMethod->methodObject = remappedMethod);
						}
					}
					if (isYoung((cogMethod->methodObject))) {
						hasYoungObj = 1;
					}
				}
				/* begin mapFor:performUntil:arg: */
				mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
					? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
					: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
				map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
				while (((mapByte = byteAt(map))) != MapEnd) {
					if (mapByte >= FirstAnnotation) {

						/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
						mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
						if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
						 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
							annotation += mapByte & DisplacementMask;
							map -= 1;
						}
						result = remapIfObjectRefpchasYoung(annotation, (((char *) mcpc)), hasYoungObjPtr);
						if (result != 0) {
							goto l2;
						}
					}
					else {
						if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
							mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
						}
					}
					map -= 1;
				}
	l2:	/* end mapFor:performUntil:arg: */;
				if (hasYoungObj) {
					ensureInYoungReferrers(cogMethod);
					hasYoungObj = 0;
				}
				else {
					(cogMethod->cmRefersToYoung = 0);
				}
			}
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	pruneYoungReferrers();
	if (freedPIC) {
		unlinkSendsToFree();
	}
	if (codeModified) {

		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(processor, ((usqInt)codeBase), ((usqInt)(limitZony())));
	}
}


/*	Update all references to objects in machine code for a full gc. Since
	the current (New)ObjectMemory GC makes everything old in a full GC
	a method not referring to young will not refer to young afterwards */

	/* Cogit>>#mapObjectReferencesInMachineCodeForFullGC */
static void
mapObjectReferencesInMachineCodeForFullGC(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	codeModified = 0;
	mapObjectReferencesInGeneratedRuntime();
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) != CMFree) {
			assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
			(cogMethod->selector = remapOop((cogMethod->selector)));
			if (((cogMethod->cmType)) == CMClosedPIC) {
				assert(!((cogMethod->cmRefersToYoung)));
				mapObjectReferencesInClosedPIC(cogMethod);
			}
			else {
				if (((cogMethod->cmType)) == CMMethod) {
					assert(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()));
					(cogMethod->methodObject = remapOop((cogMethod->methodObject)));
				}
				/* begin mapFor:performUntil:arg: */
				mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
					? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
					: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
				map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
				while (((mapByte = byteAt(map))) != MapEnd) {
					if (mapByte >= FirstAnnotation) {

						/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
						mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
						if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
						 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
							annotation += mapByte & DisplacementMask;
							map -= 1;
						}
						result = remapIfObjectRefpchasYoung(annotation, (((char *) mcpc)), 0);
						if (result != 0) {
							goto l2;
						}
					}
					else {
						if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
							mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
						}
					}
					map -= 1;
				}
	l2:	/* end mapFor:performUntil:arg: */;
							}
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	pruneYoungReferrers();
	if (codeModified) {

		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(processor, ((usqInt)codeBase), ((usqInt)(limitZony())));
	}
}


/*	Update all references to objects in machine code for either a Spur
	scavenging gc
	or a Squeak V3 incremental GC. Avoid scanning all code by using the
	youngReferrers list. In a young gc a method referring to young may no
	longer refer to young, but a
	method not referring to young cannot and will not refer to young
	afterwards.  */

	/* Cogit>>#mapObjectReferencesInMachineCodeForYoungGC */
static void
mapObjectReferencesInMachineCodeForYoungGC(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt hasYoungObj;
    sqInt hasYoungObjPtr;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    usqInt pointer;
    sqInt result;
    sqInt val;

	val = 0;
	hasYoungObj = 0;
	hasYoungObjPtr = ((sqInt)((&hasYoungObj)));
	codeModified = 0;
	pointer = youngReferrers();
	while (pointer < limitAddress) {
		assert(!hasYoungObj);
		cogMethod = ((CogMethod *) (longAt(pointer)));
		if (((cogMethod->cmType)) == CMFree) {
			assert(!((cogMethod->cmRefersToYoung)));
		}
		else {
			assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
			if ((cogMethod->cmRefersToYoung)) {
				assert((((cogMethod->cmType)) == CMMethod)
				 || (((cogMethod->cmType)) == CMOpenPIC));
				(cogMethod->selector = remapOop((cogMethod->selector)));
				if (isYoung((cogMethod->selector))) {
					hasYoungObj = 1;
				}
				if (((cogMethod->cmType)) == CMMethod) {
					assert(((cogMethod->objectHeader)) == (nullHeaderForMachineCodeMethod()));
					(cogMethod->methodObject = remapOop((cogMethod->methodObject)));
					if (isYoung((cogMethod->methodObject))) {
						hasYoungObj = 1;
					}
				}
				/* begin mapFor:performUntil:arg: */
				mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
					? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
					: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
				map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
				while (((mapByte = byteAt(map))) != MapEnd) {
					if (mapByte >= FirstAnnotation) {

						/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
						mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
						if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
						 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
							annotation += mapByte & DisplacementMask;
							map -= 1;
						}
						result = remapIfObjectRefpchasYoung(annotation, (((char *) mcpc)), hasYoungObjPtr);
						if (result != 0) {
							goto l2;
						}
					}
					else {
						if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
							mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
						}
					}
					map -= 1;
				}
	l2:	/* end mapFor:performUntil:arg: */;
				if (hasYoungObj) {
					hasYoungObj = 0;
				}
				else {
					(cogMethod->cmRefersToYoung = 0);
				}
			}
		}
		pointer += BytesPerWord;
	}
	pruneYoungReferrers();
	if (codeModified) {

		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(processor, ((usqInt)methodZoneBase), ((usqInt)(limitZony())));
	}
}


/*	Update all references to objects in machine code. */

	/* Cogit>>#mapObjectReferencesInMachineCode: */
void
mapObjectReferencesInMachineCode(sqInt gcMode)
{
	
	switch (gcMode) {
	case GCModeNewSpace:
		mapObjectReferencesInMachineCodeForYoungGC();
		break;
	case GCModeFull:
		mapObjectReferencesInMachineCodeForFullGC();
		break;
	case GCModeBecome:
		mapObjectReferencesInMachineCodeForBecome();
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	if (!(asserta((freeStart()) <= (youngReferrers())))) {
		error("youngReferrers list overflowed");
	}
}


/*	Mark objects in machine-code of marked methods (or open PICs with marked
	selectors). 
 */

	/* Cogit>>#markAndTraceMachineCodeOfMarkedMethods */
void
markAndTraceMachineCodeOfMarkedMethods(void)
{
    sqInt annotation;
    sqInt annotation1;
    CogMethod *cogMethod;
    usqInt map;
    usqInt map1;
    sqInt mapByte;
    sqInt mapByte1;
    sqInt mcpc;
    sqInt mcpc1;
    sqInt result;
    sqInt result1;
    sqInt val;
    sqInt val1;

	val = 0;
	val1 = 0;
	if (leakCheckFullGC()) {
		asserta(allMachineCodeObjectReferencesValid());
	}
	codeModified = 0;
	markAndTraceObjectReferencesInGeneratedRuntime();
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) == CMMethod)
		 && (isMarked((cogMethod->methodObject)))) {
			/* begin markAndTraceLiteralsIn: */
			assert(((((cogMethod->cmType)) == CMMethod)
			 && (isMarked((cogMethod->methodObject))))
			 || ((((cogMethod->cmType)) == CMOpenPIC)
			 && ((isImmediate((cogMethod->selector)))
			 || (isMarked((cogMethod->selector))))));
			markAndTraceLiteralinat((cogMethod->selector), cogMethod, (&((cogMethod->selector))));
			maybeMarkCountersIn(cogMethod);
			/* begin maybeMarkIRCsIn: */
			/* begin mapFor:performUntil:arg: */
			mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = markLiteralspcmethod(annotation, (((char *) mcpc)), (((sqInt)cogMethod)));
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		if ((((cogMethod->cmType)) == CMOpenPIC)
		 && ((isImmediate((cogMethod->selector)))
		 || (isMarked((cogMethod->selector))))) {
			/* begin markAndTraceLiteralsIn: */
			assert(((((cogMethod->cmType)) == CMMethod)
			 && (isMarked((cogMethod->methodObject))))
			 || ((((cogMethod->cmType)) == CMOpenPIC)
			 && ((isImmediate((cogMethod->selector)))
			 || (isMarked((cogMethod->selector))))));
			markAndTraceLiteralinat((cogMethod->selector), cogMethod, (&((cogMethod->selector))));
			maybeMarkCountersIn(cogMethod);
			/* begin maybeMarkIRCsIn: */
			/* begin mapFor:performUntil:arg: */
			mcpc1 = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map1 = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte1 = byteAt(map1))) != MapEnd) {
				if (mapByte1 >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc1 += (mapByte1 & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation1 = ((usqInt) mapByte1) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt) ((mapByte1 = byteAt(map1 - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation1 += mapByte1 & DisplacementMask;
						map1 -= 1;
					}
					result1 = markLiteralspcmethod(annotation1, (((char *) mcpc1)), (((sqInt)cogMethod)));
					if (result1 != 0) {
						goto l4;
					}
				}
				else {
					if (mapByte1 < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc1 += (((sqInt)((usqInt)((mapByte1 - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map1 -= 1;
			}
	l4:	/* end mapFor:performUntil:arg: */;
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (leakCheckFullGC()) {
		asserta(allMachineCodeObjectReferencesValid());
	}
	if (codeModified) {

		/* After updating oops in inline caches we need to flush the icache. */
		flushICacheFromto(processor, ((usqInt)methodZoneBase), ((usqInt)(limitZony())));
	}
}


/*	Mark and trace any object references in the generated run-time. */

	/* Cogit>>#markAndTraceObjectReferencesInGeneratedRuntime */
static void
markAndTraceObjectReferencesInGeneratedRuntime(void)
{
    sqInt i;
    usqInt literal;
    usqInt mcpc;

	for (i = 0; i < runtimeObjectRefIndex; i += 1) {
		mcpc = objectReferencesInRuntime[i];
		literal = literalBeforeFollowingAddress(backEnd, mcpc);
		markAndTraceLiteralinatpc(literal, ((CogMethod *) null), ((usqInt)mcpc));
	}
}


/*	Mark and trace objects in the argument and free if it is appropriate.
	Answer if the method has been freed. firstVisit is a hint used to avoid
	scanning methods we've already seen. False positives are fine.
	For a CMMethod this
	frees if the bytecode method isnt marked,
	marks and traces object literals and selectors,
	unlinks sends to targets that should be freed.
	For a CMClosedPIC this
	frees if it refers to anything that should be freed or isn't marked.
	For a CMOpenPIC this
	frees if the selector isn't marked. */
/*	this recurses at most one level down */

	/* Cogit>>#markAndTraceOrFreeCogMethod:firstVisit: */
static sqInt NoDbgRegParms
markAndTraceOrFreeCogMethodfirstVisit(CogMethod *cogMethod, sqInt firstVisit)
{
    sqInt annotation;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;
    sqInt val;

	val = 0;
	if (((cogMethod->cmType)) == CMFree) {
		return 1;
	}
	assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
	if (((cogMethod->cmType)) == CMMethod) {
		if (!(isMarked((cogMethod->methodObject)))) {
			freeMethod(cogMethod);
			return 1;
		}
		if (firstVisit) {
			/* begin markLiteralsAndUnlinkUnmarkedSendsIn: */
			assert(((cogMethod->cmType)) == CMMethod);
			assert(isMarked((cogMethod->methodObject)));
			markAndTraceLiteralinat((cogMethod->selector), cogMethod, (&((cogMethod->selector))));
			maybeMarkCountersIn(cogMethod);
			/* begin maybeMarkIRCsIn: */
			/* begin mapFor:performUntil:arg: */
			mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = markLiteralsAndUnlinkIfUnmarkedSendpcmethod(annotation, (((char *) mcpc)), (((sqInt)cogMethod)));
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		return 0;
	}
	if (((cogMethod->cmType)) == CMClosedPIC) {
		if (!(closedPICRefersToUnmarkedObject(cogMethod))) {
			return 0;
		}
		freeMethod(cogMethod);
		return 1;
	}
	if (((cogMethod->cmType)) == CMOpenPIC) {
		if (isMarked((cogMethod->selector))) {
			return 0;
		}
		freeMethod(cogMethod);
		return 1;
	}
	assert((((cogMethod->cmType)) == CMMethod)
	 || ((((cogMethod->cmType)) == CMClosedPIC)
	 || (((cogMethod->cmType)) == CMOpenPIC)));
	return 0;
}


/*	If entryPoint is that of some method, then mark and trace objects in it
	and free if it is appropriate.
	Answer if the method has been freed. */

	/* Cogit>>#markAndTraceOrFreePICTarget:in: */
static sqInt NoDbgRegParms
markAndTraceOrFreePICTargetin(sqInt entryPoint, CogMethod *cPIC)
{
    CogMethod *targetMethod;

	assert((entryPoint > methodZoneBase)
	 && (entryPoint < (freeStart())));
	if (((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
	 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint)))) {
		return 0;
	}
	targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
	assert((((targetMethod->cmType)) == CMMethod)
	 || (((targetMethod->cmType)) == CMFree));
	return markAndTraceOrFreeCogMethodfirstVisit(targetMethod, (((usqInt)targetMethod)) > (((usqInt)cPIC)));
}


/*	Mark and trace literals. Unlink sends that have unmarked cache tags or
	targets. 
 */

	/* Cogit>>#markLiteralsAndUnlinkIfUnmarkedSend:pc:method: */
static sqInt NoDbgRegParms
markLiteralsAndUnlinkIfUnmarkedSendpcmethod(sqInt annotation, char *mcpc, sqInt cogMethod)
{
    usqInt cacheTag1;
    sqInt cacheTagMarked;
    usqInt entryPoint1;
    usqInt literal;
    sqInt offset1;
    sqInt *sendTable1;
    sqInt tagCouldBeObj1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;
    sqInt val;

	literal = 0;
	val = 0;
	if (annotation == IsObjectReference) {
		literal = literalBeforeFollowingAddress(backEnd, ((usqInt)mcpc));
		if (markAndTraceLiteralinatpc(literal, ((CogMethod *) cogMethod), ((usqInt)mcpc))) {
			codeModified = 1;
		}
	}
	if (annotation >= IsSendCall) {
		/* begin entryCacheTagAndCouldBeObjectAt:annotation:into: */
		cacheTag1 = inlineCacheTagAt(backEnd, ((sqInt)mcpc));

		/* in-line cache tags are the selectors of sends if sends are unlinked,
		   the selectors of super sends (entry offset = cmNoCheckEntryOffset),
		   the selectors of open PIC sends (entry offset = cmEntryOffset, target is an Open PIC)
		   or in-line cache tags (classes, class indices, immediate bit patterns, etc).
		   Note that selectors can be immediate so there is no guarantee that they
		   are markable/remappable objects. */
		entryPoint1 = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		tagCouldBeObj1 = entryPointTagIsSelector(entryPoint1);
		cacheTagMarked = tagCouldBeObj1
		 && (cacheTagIsMarked(cacheTag1));
		if (entryPoint1 > methodZoneBase) {

			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint1 - offset1));
			if ((!cacheTagMarked)
			 || (markAndTraceOrFreeCogMethodfirstVisit(targetMethod1, (((usqInt)targetMethod1)) > (((usqInt)mcpc))))) {

				/* Either the cacheTag is unmarked (e.g. new class) or the target
				   has been freed (because it is unmarked), so unlink the send. */
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), (targetMethod1->selector), unlinkedRoutine);
				codeModified = 1;
				markAndTraceLiteralinat((targetMethod1->selector), targetMethod1, (&((targetMethod1->selector))));
			}
		}
		else {

			/* cacheTag is selector */
			if (markAndTraceCacheTagLiteralinatpc(cacheTag1, ((CogMethod *) cogMethod), ((usqInt)mcpc))) {
				codeModified = 1;
			}
		}
	}
	return 0;
}


/*	Mark and trace literals.
	Additionally in Newspeak, void push implicits that have unmarked classes. */

	/* Cogit>>#markLiterals:pc:method: */
static sqInt NoDbgRegParms
markLiteralspcmethod(sqInt annotation, char *mcpc, sqInt cogMethod)
{
    usqInt cacheTag1;
    usqInt entryPoint1;
    usqInt literal;
    sqInt tagCouldBeObj1;

	literal = 0;
	if (annotation == IsObjectReference) {
		literal = literalBeforeFollowingAddress(backEnd, ((usqInt)mcpc));
		if (markAndTraceLiteralinatpc(literal, ((CogMethod *) cogMethod), ((usqInt)mcpc))) {
			codeModified = 1;
		}
	}
	if (annotation >= IsSendCall) {
		/* begin entryCacheTagAndCouldBeObjectAt:annotation:into: */
		cacheTag1 = inlineCacheTagAt(backEnd, ((sqInt)mcpc));

		/* in-line cache tags are the selectors of sends if sends are unlinked,
		   the selectors of super sends (entry offset = cmNoCheckEntryOffset),
		   the selectors of open PIC sends (entry offset = cmEntryOffset, target is an Open PIC)
		   or in-line cache tags (classes, class indices, immediate bit patterns, etc).
		   Note that selectors can be immediate so there is no guarantee that they
		   are markable/remappable objects. */
		entryPoint1 = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		tagCouldBeObj1 = entryPointTagIsSelector(entryPoint1);
		if (tagCouldBeObj1) {
			if (markAndTraceCacheTagLiteralinatpc(cacheTag1, ((CogMethod *) cogMethod), ((usqInt)mcpc))) {

				/* cacheTag is selector */
				codeModified = 1;
			}
		}
	}
	return 0;
}

	/* Cogit>>#markMethodAndReferents: */
void
markMethodAndReferents(CogBlockMethod *aCogMethod)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	assert((((aCogMethod->cmType)) == CMMethod)
	 || (((aCogMethod->cmType)) == CMBlock));
	cogMethod = (((aCogMethod->cmType)) == CMMethod
		? ((CogMethod *) aCogMethod)
		: cmHomeMethod(aCogMethod));
	(cogMethod->cmUsageCount = CMMaxUsageCount);
	/* begin mapFor:performUntil:arg: */
	mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		if (mapByte >= FirstAnnotation) {

			/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
			 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
				annotation += mapByte & DisplacementMask;
				map -= 1;
			}
			result = incrementUsageOfTargetIfLinkedSendmcpcignored(annotation, (((char *) mcpc)), 0);
			if (result != 0) {
				goto l2;
			}
		}
		else {
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	l2:	/* end mapFor:performUntil:arg: */;
}

	/* Cogit>>#maxCogMethodAddress */
usqInt
maxCogMethodAddress(void)
{
	return ((usqInt)(limitZony()));
}


/*	If this is the Newspeak VM and the objectRepresentation supports pinning
	then allocate space for the implicit receiver caches on the heap. */

	/* Cogit>>#maybeAllocAndInitIRCs */
static sqInt
maybeAllocAndInitIRCs(void)
{
	return 1;
}


/*	Check that the header fields are consistent with the type.
	Answer 0 if it is ok, otherwise answer a code for the error. */

	/* Cogit>>#maybeFreeCogMethodDoesntLookKosher: */
static sqInt NoDbgRegParms
maybeFreeCogMethodDoesntLookKosher(CogMethod *cogMethod)
{
    sqInt result;

	result = cogMethodDoesntLookKosher(cogMethod);
	return (result == 2
		? 0
		: result);
}


/*	In SIsta Spur counters are held on the heap in pinned objects which must
	be marked
	to avoid them being garbage collected. This is the hook through which that
	happens. 
 */

	/* Cogit>>#maybeMarkCountersIn: */
static void NoDbgRegParms
maybeMarkCountersIn(CogMethod *cogMethod)
{
}

	/* Cogit>>#mclassIsSmallInteger */
static sqInt
mclassIsSmallInteger(void)
{
	return (receiverTags & 1);
}


/*	Answer the absolute machine code pc matching the zero-relative
	bytecode pc of a backward branch in cogMethod, given the start
	of the bytecodes for cogMethod's block or method object. */

	/* Cogit>>#mcPCForBackwardBranch:startBcpc:in: */
usqInt
mcPCForBackwardBranchstartBcpcin(sqInt bcpc, sqInt startbcpc, CogBlockMethod *cogMethod)
{
    sqInt aMethodHeader;
    sqInt aMethodHeader1;
    sqInt aMethodObj;
    sqInt annotation;
    sqInt bcpc1;
    sqInt bsOffset;
    sqInt byte;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt endbcpc;
    CogMethod *homeMethod;
    sqInt isBackwardBranch;
    sqInt isInBlock;
    sqInt latestContinuation;
    usqInt map;
    sqInt mapByte;
    usqInt mcpc;
    sqInt nExts;
    sqInt nextBcpc;
    sqInt result;
    sqInt targetPC;

	latestContinuation = 0;
	/* begin mapFor:bcpc:performUntil:arg: */
	assert(((cogMethod->stackCheckOffset)) > 0);

	/* The stack check maps to the start of the first bytecode,
	   the first bytecode being effectively after frame build. */
	mcpc = (((usqInt)cogMethod)) + ((cogMethod->stackCheckOffset));
	result = (((0 + (((int)((usqInt)(HasBytecodePC) << 1)))) & 1)
	 && ((((sqInt)(((void *)bcpc)))) == startbcpc)
		? ((sqInt)(((char *) mcpc)))
		: 0);
	if (result != 0) {
		return result;
	}

	/* In both CMMethod and CMBlock cases find the start of the map and
	   skip forward to the bytecode pc map entry for the stack check. */
	bcpc1 = startbcpc;
	if (((cogMethod->cmType)) == CMMethod) {
		/* begin cmIsFullBlock */
		isInBlock = (cogMethod->cpicHasMNUCaseOrCMIsFullBlock);
		homeMethod = ((CogMethod *) cogMethod);
		assert(startbcpc == (startPCOfMethodHeader((homeMethod->methodHeader))));
		map = ((((usqInt)homeMethod)) + ((homeMethod->blockSize))) - 1;
		annotation = ((usqInt) (byteAt(map))) >> AnnotationShift;
		assert((annotation == IsAbsPCReference)
		 || ((annotation == IsObjectReference)
		 || ((annotation == IsRelativeCall)
		 || (annotation == IsDisplacementX2N))));
		latestContinuation = startbcpc;
		aMethodObj = (homeMethod->methodObject);
		endbcpc = (numBytesOf(aMethodObj)) - 1;
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader)
						? 256
						: 0)
#    else /* MULTIPLEBYTECODESETS */
			0
#    endif /* MULTIPLEBYTECODESETS */
			;
		bcpc1 += deltaToSkipPrimAndErrorStoreInheader(aMethodObj, (homeMethod->methodHeader));
	}
	else {
		isInBlock = 1;
		assert(bcpc1 == ((cogMethod->startpc)));
		homeMethod = cmHomeMethod(cogMethod);
		map = findMapLocationForMcpcinMethod((((usqInt)cogMethod)) + (sizeof(CogBlockMethod)), homeMethod);
		assert(map != 0);
		annotation = ((usqInt) (byteAt(map))) >> AnnotationShift;
		assert(((((usqInt) annotation) >> AnnotationShift) == HasBytecodePC)
		 || ((((usqInt) annotation) >> AnnotationShift) == IsDisplacementX2N));
		while (((annotation = ((usqInt) (byteAt(map))) >> AnnotationShift)) != HasBytecodePC) {
			map -= 1;
		}

		/* skip fiducial; i.e. the map entry for the pc immediately following the method header. */
		map -= 1;
		aMethodObj = (homeMethod->methodObject);
		bcpc1 = startbcpc - (
#if MULTIPLEBYTECODESETS
	(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
		? AltBlockCreationBytecodeSize
		: BlockCreationBytecodeSize)
#else /* MULTIPLEBYTECODESETS */
	BlockCreationBytecodeSize
#endif /* MULTIPLEBYTECODESETS */
	);
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader1 = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader1)
						? 256
						: 0)
#    else /* MULTIPLEBYTECODESETS */
			0
#    endif /* MULTIPLEBYTECODESETS */
			;
		byte = (fetchByteofObject(bcpc1, aMethodObj)) + bsOffset;
		descriptor = generatorAt(byte);
		endbcpc = (bcpc1 + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc1, -1, aMethodObj))
	: 0));
		bcpc1 = startbcpc;
	}
	nExts = 0;
	while ((((usqInt) (byteAt(map))) >> AnnotationShift) != HasBytecodePC) {
		map -= 1;
	}
	map -= 1;
	while (((mapByte = byteAt(map))) != MapEnd) {

		/* defensive; we exit on bcpc */
		if (mapByte >= FirstAnnotation) {
			annotation = ((usqInt) mapByte) >> AnnotationShift;
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if (annotation >= HasBytecodePC) {
				if ((annotation == IsSendCall)
				 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
					annotation += mapByte & DisplacementMask;
					map -= 1;
				}
				while (1) {
					byte = (fetchByteofObject(bcpc1, aMethodObj)) + bsOffset;
					descriptor = generatorAt(byte);
					if (isInBlock) {
						if (bcpc1 >= endbcpc) {
							return 0;
						}
					}
					else {
						if (((descriptor->isReturn))
						 && (bcpc1 >= latestContinuation)) {
							return 0;
						}
						if ((isBranch(descriptor))
						 || ((descriptor->isBlockCreation))) {
							/* begin latestContinuationPCFor:at:exts:in: */
							distance = ((descriptor->spanFunction))(descriptor, bcpc1, nExts, aMethodObj);
							targetPC = (bcpc1 + ((descriptor->numBytes))) + (((distance < 0) ? 0 : distance));
							latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
						}
						latestContinuation = latestContinuation;
					}
					nextBcpc = (bcpc1 + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc1, nExts, aMethodObj))
	: 0));
					if (((descriptor->isMapped))
					 || (isInBlock
					 && ((descriptor->isMappedInBlock)))) break;
					bcpc1 = nextBcpc;
					nExts = ((descriptor->isExtension)
						? nExts + 1
						: 0);
				}
				isBackwardBranch = (isBranch(descriptor))
				 && ((assert(((descriptor->spanFunction)) != null),
				(((descriptor->spanFunction))(descriptor, bcpc1, nExts, aMethodObj)) < 0));
				result = findBackwardBranchIsBackwardBranchMcpcBcpcMatchingBcpc(descriptor, ((isBackwardBranch
	? (((sqInt)((usqInt)(annotation) << 1))) + 1
	: ((sqInt)((usqInt)(annotation) << 1)))), (((char *) mcpc)), ((isBackwardBranch
	? bcpc1 - (2 * nExts)
	: bcpc1)), (((void *)bcpc)));
				if (result != 0) {
					return result;
				}
				bcpc1 = nextBcpc;
				nExts = ((descriptor->isExtension)
					? nExts + 1
					: 0);
			}
		}
		else {
			assert(((((usqInt) mapByte) >> AnnotationShift) == IsDisplacementX2N)
			 || ((((usqInt) mapByte) >> AnnotationShift) == IsAnnotationExtension));
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	return 0;
}


/*	For the purposes of become: see if the two methods are similar, i.e. can
	be safely becommed.
	This is pretty strict. All literals and bytecodes must be identical. Only
	trailer bytes and header
	flags can differ. */

	/* Cogit>>#method:hasSameCodeAs:checkPenultimate: */
static sqInt NoDbgRegParms
methodhasSameCodeAscheckPenultimate(sqInt methodA, sqInt methodB, sqInt comparePenultimateLiteral)
{
    sqInt bi;
    sqInt endPCA;
    sqInt headerA;
    sqInt headerB;
    sqInt li;
    sqInt numLitsA;

	headerA = methodHeaderOf(methodA);
	headerB = methodHeaderOf(methodB);
	numLitsA = literalCountOfMethodHeader(headerA);
	endPCA = endPCOf(methodA);
	if (((argumentCountOfMethodHeader(headerA)) != (argumentCountOfMethodHeader(headerB)))
	 || (((temporaryCountOfMethodHeader(headerA)) != (temporaryCountOfMethodHeader(headerB)))
	 || (((primitiveIndexOfMethodheader(methodA, headerA)) != (primitiveIndexOfMethodheader(methodB, headerB)))
	 || ((numLitsA != (literalCountOfMethodHeader(headerB)))
	 || (endPCA > (numBytesOf(methodB))))))) {
		return 0;
	}
	for (li = 1; li < numLitsA; li += 1) {
		if ((fetchPointerofObject(li, methodA)) != (fetchPointerofObject(li, methodB))) {
			if ((li < (numLitsA - 1))
			 || (comparePenultimateLiteral)) {
				return 0;
			}
		}
	}
	for (bi = (startPCOfMethod(methodA)); bi <= endPCA; bi += 1) {
		if ((fetchByteofObject(bi, methodA)) != (fetchByteofObject(bi, methodB))) {
			return 0;
		}
	}
	return 1;
}

	/* Cogit>>#minCogMethodAddress */
sqInt
minCogMethodAddress(void)
{
	return methodZoneBase;
}

	/* Cogit>>#mnuOffset */
sqInt
mnuOffset(void)
{
	return missOffset;
}

	/* Cogit>>#needsFrameIfImmutability: */
static sqInt NoDbgRegParms
needsFrameIfImmutability(sqInt stackDelta)
{
	return IMMUTABILITY;
}

	/* Cogit>>#needsFrameIfInBlock: */
static sqInt NoDbgRegParms
needsFrameIfInBlock(sqInt stackDelta)
{
	return inBlock > 0;
}

	/* Cogit>>#needsFrameNever: */
static sqInt NoDbgRegParms
needsFrameNever(sqInt stackDelta)
{
	return 0;
}

	/* Cogit>>#noAssertMethodClassAssociationOf: */
static sqInt NoDbgRegParms
noAssertMethodClassAssociationOf(sqInt methodPointer)
{
	return literalofMethod((literalCountOfMethodHeader(noAssertHeaderOf(methodPointer))) - 1, methodPointer);
}


/*	Check that no method is maximally marked. A maximal mark is an indication
	the method has been scanned to increase the usage count of its referent
	methods.  */

	/* Cogit>>#noCogMethodsMaximallyMarked */
static sqInt
noCogMethodsMaximallyMarked(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) != CMFree)
		 && (((cogMethod->cmUsageCount)) == CMMaxUsageCount)) {
			return 0;
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return 1;
}


/*	Answer if all targets in the PIC are in-use methods. */

	/* Cogit>>#noTargetsFreeInClosedPIC: */
static sqInt NoDbgRegParms
noTargetsFreeInClosedPIC(CogMethod *cPIC)
{
	return !(cPICHasFreedTargets(cPIC));
}


/*	Store the generated machine code, answering the last address */

	/* Cogit>>#outputInstructionsAt: */
static sqInt NoDbgRegParms
outputInstructionsAt(sqInt startAddress)
{
    sqInt absoluteAddress;
    AbstractInstruction *abstractInstruction;
    sqInt i;
    sqInt j;

	absoluteAddress = startAddress;
	for (i = 0; i < opcodeIndex; i += 1) {
		abstractInstruction = abstractInstructionAt(i);
		assert(((abstractInstruction->address)) == absoluteAddress);
		/* begin outputMachineCodeAt: */
		for (j = 0; j < ((abstractInstruction->machineCodeSize)); j += 4) {
			longAtput(absoluteAddress + j, ((abstractInstruction->machineCode))[j / 4]);
		}
		absoluteAddress += (abstractInstruction->machineCodeSize);
	}
	return absoluteAddress;
}


/*	Output instructions generated for one of the generated run-time routines,
	a trampoline, etc
 */

	/* Cogit>>#outputInstructionsForGeneratedRuntimeAt: */
static sqInt NoDbgRegParms
outputInstructionsForGeneratedRuntimeAt(sqInt startAddress)
{
    sqInt endAddress;
    sqInt size;

	computeMaximumSizes();
	(methodLabel->address = startAddress);
	size = generateInstructionsAt(startAddress);
	endAddress = outputInstructionsAt(startAddress);
	assert((startAddress + size) == endAddress);
	methodZoneBase = alignUptoRoutineBoundary(endAddress);
	stopsFromto(backEnd, endAddress, methodZoneBase - 1);
	return startAddress;
}

	/* Cogit>>#PushCw: */
static AbstractInstruction * NoDbgRegParms
gPushCw(sqInt wordConstant)
{
    AbstractInstruction *anInstruction;

	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperand(PushCw, wordConstant);
	return anInstruction;
}


/*	Code entry closed PIC full or miss to an instance of a young class or to a
	young target method.
	Attempt to patch the send site to an open PIC. Answer if the attempt
	succeeded; in fact it will
	only return if the attempt failed.
	The stack looks like:
	receiver
	args
	sp=>	sender return address */

	/* Cogit>>#patchToOpenPICFor:numArgs:receiver: */
sqInt
patchToOpenPICFornumArgsreceiver(sqInt selector, sqInt numArgs, sqInt receiver)
{
    sqInt extent;
    CogMethod *oPIC;
    sqInt outerReturn;


	/* See if an Open PIC is already available. */
	outerReturn = stackTop();
	oPIC = openPICWithSelector(selector);
	if (!(oPIC)) {

		/* otherwise attempt to create an Open PIC. */
		oPIC = cogOpenPICSelectornumArgs(selector, numArgs);
		if ((((((sqInt)oPIC)) >= MaxNegativeErrorCode) && ((((sqInt)oPIC)) <= -1))) {

			/* For some reason the PIC couldn't be generated, most likely a lack of code memory. */
			if ((((sqInt)oPIC)) == InsufficientCodeSpace) {
				callForCogCompiledCodeCompaction();
			}
			return 0;
		}
	}
	extent = rewriteInlineCacheAttagtarget(backEnd, outerReturn, inlineCacheValueForSelectorinat(selector, mframeHomeMethodExport(), outerReturn), (((sqInt)oPIC)) + cmEntryOffset);
	flushICacheFromto(processor, (((usqInt)outerReturn)) - extent, ((usqInt)outerReturn));
	flushICacheFromto(processor, ((usqInt)oPIC), (((usqInt)oPIC)) + openPICSize);
	executeCogMethodfromLinkedSendWithReceiver(oPIC, receiver);
	return 1;
}


/*	This value is used to decide between MNU processing
	or interpretation in the closed PIC aborts. */

	/* Cogit>>#picAbortDiscriminatorValue */
static sqInt
picAbortDiscriminatorValue(void)
{
	return 0;
}


/*	Answer the start of the abort sequence for invoking the interpreter in a
	closed PIC.
 */

	/* Cogit>>#picInterpretAbortOffset */
static sqInt
picInterpretAbortOffset(void)
{
	return (interpretOffset()) - (8 /* pushLinkRegisterByteSize */ + (callInstructionByteSize(backEnd)));
}

	/* Cogit>>#previousInstruction */
static AbstractInstruction *
previousInstruction(void)
{
	assert(opcodeIndex > 0);
	return abstractInstructionAt(opcodeIndex - 1);
}

	/* Cogit>>#printCogMethodFor: */
void
printCogMethodFor(void *address)
{
    CogMethod *cogMethod;

	cogMethod = methodFor(address);
	if (cogMethod == 0) {
		if ((codeEntryFor(address)) == null) {
			print("not a method");
			cr();
		}
		else {
			print("trampoline ");
			print(codeEntryNameFor(address));
			cr();
		}
	}
	else {
		printCogMethod(cogMethod);
	}
}

	/* Cogit>>#printTrampolineTable */
void
printTrampolineTable(void)
{
    sqInt i;

	for (i = 0; i < trampolineTableIndex; i += 2) {
		printHex(((sqInt)(trampolineAddresses[i + 1])));
		print(": ");
		print(((char *) (trampolineAddresses[i])));
		cr();
	}
}

	/* Cogit>>#processorHasDivQuoRemAndMClassIsSmallInteger */
static sqInt
processorHasDivQuoRemAndMClassIsSmallInteger(void)
{
	return mclassIsSmallInteger();
}

	/* Cogit>>#processorHasMultiplyAndMClassIsSmallInteger */
static sqInt
processorHasMultiplyAndMClassIsSmallInteger(void)
{
	return mclassIsSmallInteger();
}

	/* Cogit>>#recordGeneratedRunTime:address: */
static void NoDbgRegParms
recordGeneratedRunTimeaddress(char *aString, sqInt address)
{
	trampolineAddresses[trampolineTableIndex] = aString;
	trampolineAddresses[trampolineTableIndex + 1] = (((char *) address));
	trampolineTableIndex += 2;
}


/*	This one for C support code. */

	/* Cogit>>#recordPrimTraceFunc */
sqInt
recordPrimTraceFunc(void)
{
	return recordPrimTrace();
}

	/* Cogit>>#recordRunTimeObjectReferences */
static void
recordRunTimeObjectReferences(void)
{
    sqInt i;
    AbstractInstruction *instruction;

	for (i = 0; i < opcodeIndex; i += 1) {
		instruction = abstractInstructionAt(i);
		if (((instruction->annotation)) == IsObjectReference) {
			assert(runtimeObjectRefIndex < NumObjRefsInRuntime);
			assert(!hasYoungReferent);
			if (hasYoungReferent) {
				error("attempt to generate run-time routine containing young object reference.  Cannot initialize Cogit run-time.");
			}
			objectReferencesInRuntime[runtimeObjectRefIndex] = (((usqInt)(((instruction->address)) + ((instruction->machineCodeSize)))));
			runtimeObjectRefIndex += 1;
		}
	}
}

	/* Cogit>>#registerMaskFor: */
static sqInt NoDbgRegParms
registerMaskFor(sqInt reg)
{
	return 1U << reg;
}

	/* Cogit>>#registerMaskFor:and:and: */
static sqInt NoDbgRegParms
registerMaskForandand(sqInt reg1, sqInt reg2, sqInt reg3)
{
	return ((1U << reg1) | (1U << reg2)) | (1U << reg3);
}

	/* Cogit>>#relocateCallsAndSelfReferencesInMethod: */
static void NoDbgRegParms
relocateCallsAndSelfReferencesInMethod(CogMethod *cogMethod)
{
    sqInt annotation;
    sqInt callDelta;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqLong refDelta;
    sqInt result;

	refDelta = (cogMethod->objectHeader);
	callDelta = 0;
	assert((((cogMethod->cmType)) == CMMethod)
	 || (((cogMethod->cmType)) == CMOpenPIC));
	assert((callTargetFromReturnAddress(backEnd, (((sqInt)cogMethod)) + missOffset)) == ((((cogMethod->cmType)) == CMMethod
		? methodAbortTrampolineFor((cogMethod->cmNumArgs))
		: picAbortTrampolineFor((cogMethod->cmNumArgs)))));
	relocateCallBeforeReturnPCby(backEnd, (((sqInt)cogMethod)) + missOffset, -callDelta);
	/* begin mapFor:performUntil:arg: */
	mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
		? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
		: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
	map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
	while (((mapByte = byteAt(map))) != MapEnd) {
		if (mapByte >= FirstAnnotation) {

			/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
			 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
				annotation += mapByte & DisplacementMask;
				map -= 1;
			}
			result = relocateIfCallOrMethodReferencemcpcdelta(annotation, (((char *) mcpc)), refDelta);
			if (result != 0) {
				goto l2;
			}
		}
		else {
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	l2:	/* end mapFor:performUntil:arg: */;
}

	/* Cogit>>#relocateCallsInClosedPIC: */
static void NoDbgRegParms
relocateCallsInClosedPIC(CogMethod *cPIC)
{
    sqInt callDelta;
    usqInt entryPoint;
    sqInt i;
    sqInt pc;
    sqLong refDelta;
    CogMethod *targetMethod;

	refDelta = (cPIC->objectHeader);
	callDelta = 0;
	assert((callTargetFromReturnAddress(backEnd, (((sqInt)cPIC)) + missOffset)) == (picAbortTrampolineFor((cPIC->cmNumArgs))));
	relocateCallBeforeReturnPCby(backEnd, (((sqInt)cPIC)) + missOffset, -callDelta);
	pc = (((sqInt)cPIC)) + firstCPICCaseOffset;
	for (i = 1; i <= ((cPIC->cPICNumCases)); i += 1) {
		pc = addressOfEndOfCaseinCPIC(i, cPIC);
		entryPoint = (i == 1
			? jumpLongTargetBeforeFollowingAddress(backEnd, pc)
			: jumpLongConditionalTargetBeforeFollowingAddress(backEnd, pc));
		if (((((usqInt)cPIC)) <= (((usqInt)entryPoint)))
		 && (((((usqInt)cPIC)) + ((cPIC->blockSize))) >= (((usqInt)entryPoint)))) {

			/* Interpret/MNU */
			if (i == 1) {
				relocateJumpLongBeforeFollowingAddressby(backEnd, pc, refDelta);
			}
			else {
				relocateJumpLongConditionalBeforeFollowingAddressby(backEnd, pc, refDelta);
			}
		}
		else {
			targetMethod = ((CogMethod *) (entryPoint - cmNoCheckEntryOffset));
			assert(((targetMethod->cmType)) == CMMethod);
			if (i == 1) {
				relocateJumpLongBeforeFollowingAddressby(backEnd, pc, -(callDelta - ((targetMethod->objectHeader))));
			}
			else {
				relocateJumpLongConditionalBeforeFollowingAddressby(backEnd, pc, -(callDelta - ((targetMethod->objectHeader))));
			}
		}
	}
	assert(((cPIC->cPICNumCases)) > 0);
	relocateMethodReferenceBeforeAddressby(backEnd, (addressOfEndOfCaseinCPIC(2, cPIC)) + 8 /* loadLiteralByteSize */, refDelta);
	relocateJumpLongBeforeFollowingAddressby(backEnd, (((sqInt)cPIC)) + cPICEndOfCodeOffset, -callDelta);
}

	/* Cogit>>#relocateIfCallOrMethodReference:mcpc:delta: */
static sqInt NoDbgRegParms
relocateIfCallOrMethodReferencemcpcdelta(sqInt annotation, char *mcpc, sqInt refDelta)
{
    sqInt callDelta;
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod;
    sqInt unlinkedRoutine;

	callDelta = 0;
	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint <= methodZoneBase) {

			/* send is not linked; just relocate */
			relocateCallBeforeReturnPCby(backEnd, ((sqInt)mcpc), -callDelta);
			return 0;
		}
		/* begin offsetAndSendTableFor:annotation:into: */
		if (annotation == IsSendCall) {
			offset1 = cmEntryOffset;
			sendTable1 = ordinarySendTrampolines;
		}
		else {
			if (annotation == IsDirectedSuperSend) {
				offset1 = cmNoCheckEntryOffset;
				sendTable1 = directedSuperSendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperBindingSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperBindingSendTrampolines;
				}
				else {
					assert(annotation == IsSuperSend);
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = superSendTrampolines;
				}
			}
		}
		targetMethod = ((CogMethod *) (entryPoint - offset1));
		if (((targetMethod->cmType)) != CMFree) {

			/* send target not freed; just relocate. */
			relocateCallBeforeReturnPCby(backEnd, ((sqInt)mcpc), -(callDelta - ((targetMethod->objectHeader))));
			
			/* See comment in planCompaction */
			restorePICUsageCount(targetMethod);
			return 0;
		}
		unlinkedRoutine = sendTable1[((((targetMethod->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod->cmNumArgs)) : (NumSendTrampolines - 1))];
		unlinkedRoutine -= callDelta;
		rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), (targetMethod->selector), unlinkedRoutine);
		return 0;
	}
	if (annotation == IsRelativeCall) {
		relocateCallBeforeReturnPCby(backEnd, ((sqInt)mcpc), -callDelta);
		return 0;
	}
	if (annotation == IsAbsPCReference) {
		relocateMethodReferenceBeforeAddressby(backEnd, ((sqInt)mcpc), refDelta);
	}
	return 0;
}

	/* Cogit>>#remapIfObjectRef:pc:hasYoung: */
static sqInt NoDbgRegParms
remapIfObjectRefpchasYoung(sqInt annotation, char *mcpc, sqInt hasYoungPtr)
{
    usqInt cacheTag1;
    usqInt entryPoint1;
    usqInt literal;
    sqInt mappedCacheTag;
    sqInt mappedLiteral;
    sqInt offset1;
    sqInt *sendTable1;
    sqInt tagCouldBeObj1;
    CogMethod *targetMethod1;

	if (annotation == IsObjectReference) {
		literal = literalBeforeFollowingAddress(backEnd, ((usqInt)mcpc));
		if (couldBeObject(literal)) {
			mappedLiteral = remapObject(literal);
			if (literal != mappedLiteral) {
				storeLiteralbeforeFollowingAddress(backEnd, mappedLiteral, ((usqInt)mcpc));
				codeModified = 1;
			}
			if ((hasYoungPtr != 0)
			 && (isYoung(mappedLiteral))) {
				(((sqInt *) hasYoungPtr))[0] = 1;
			}
		}
	}
	if (annotation >= IsSendCall) {
		/* begin entryCacheTagAndCouldBeObjectAt:annotation:into: */
		cacheTag1 = inlineCacheTagAt(backEnd, ((sqInt)mcpc));

		/* in-line cache tags are the selectors of sends if sends are unlinked,
		   the selectors of super sends (entry offset = cmNoCheckEntryOffset),
		   the selectors of open PIC sends (entry offset = cmEntryOffset, target is an Open PIC)
		   or in-line cache tags (classes, class indices, immediate bit patterns, etc).
		   Note that selectors can be immediate so there is no guarantee that they
		   are markable/remappable objects. */
		entryPoint1 = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		tagCouldBeObj1 = entryPointTagIsSelector(entryPoint1);
		if (tagCouldBeObj1
		 && (couldBeObject(cacheTag1))) {
			mappedCacheTag = remapObject(cacheTag1);
			if (cacheTag1 != mappedCacheTag) {
				rewriteInlineCacheTagat(backEnd, mappedCacheTag, ((usqInt)mcpc));
				codeModified = 1;
			}
			if ((hasYoungPtr != 0)
			 && (isYoung(mappedCacheTag))) {
				(((sqInt *) hasYoungPtr))[0] = 1;
			}
		}
		if (hasYoungPtr != 0) {

			/* Since the unlinking routines may rewrite the cacheTag to the send's selector, and
			   since they don't have the cogMethod to hand and can't add it to youngReferrers,
			   the method must remain in youngReferrers if the targetMethod's selector is young. */
			if (entryPoint1 > methodZoneBase) {

				/* It's a linked send. */
				/* begin targetMethodAndSendTableFor:annotation:into: */
				if (annotation == IsSendCall) {
					offset1 = cmEntryOffset;
					sendTable1 = ordinarySendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperSendTrampolines;
					}
					else {
						if (annotation == IsDirectedSuperBindingSend) {
							offset1 = cmNoCheckEntryOffset;
							sendTable1 = directedSuperBindingSendTrampolines;
						}
						else {
							assert(annotation == IsSuperSend);
							offset1 = cmNoCheckEntryOffset;
							sendTable1 = superSendTrampolines;
						}
					}
				}
				targetMethod1 = ((CogMethod *) (entryPoint1 - offset1));
				if (isYoung((targetMethod1->selector))) {
					(((sqInt *) hasYoungPtr))[0] = 1;
				}
			}
		}
	}
	return 0;
}


/*	Remap a potential object reference from a closed PIC.
	This may be an object reference, an inline cache tag or null.
	Answer if the updated literal is young.
	mcpc is the address of the next instruction following either
	the load of the method literal or the compare of the class tag. */

	/* Cogit>>#remapMaybeObjRefInClosedPICAt: */
static sqInt NoDbgRegParms
remapMaybeObjRefInClosedPICAt(sqInt mcpc)
{
    usqInt object;
    sqInt subject;

	object = literalBeforeFollowingAddress(backEnd, mcpc);
	if (!(couldBeObject(object))) {
		return 0;
	}
	subject = remapOop(object);
	if (object != subject) {
		storeLiteralbeforeFollowingAddress(backEnd, subject, mcpc);
		codeModified = 1;
	}
	return isYoungObject(subject);
}


/*	Rewrite the three values involved in a CPIC case. Used by the initialize &
	extend CPICs.
	c.f. expectedClosedPICPrototype: */
/*	write the obj ref/operand via the second ldr */

	/* Cogit>>#rewriteCPICCaseAt:tag:objRef:target: */
static void NoDbgRegParms
rewriteCPICCaseAttagobjReftarget(sqInt followingAddress, sqInt newTag, sqInt newObjRef, sqInt newTarget)
{
    sqInt classTagPC;
    sqInt methodObjPC;

	methodObjPC = (followingAddress - 16 /* jumpLongConditionalByteSize */) - 8 /* cmpC32RTempByteSize */;
	storeLiteralbeforeFollowingAddress(backEnd, newObjRef, methodObjPC);

	/* rewite the tag via the first ldr */
	classTagPC = followingAddress - 16 /* jumpLongConditionalByteSize */;
	/* begin storeLiteral32:beforeFollowingAddress: */
	storeLiteralbeforeFollowingAddress(((AbstractInstruction *) backEnd), newTag, classTagPC);
	((AbstractInstruction *) backEnd);
	rewriteConditionalJumpLongAttarget(backEnd, followingAddress, newTarget);
}

	/* Cogit>>#SubCw:R: */
static AbstractInstruction * NoDbgRegParms
gSubCwR(sqInt wordConstant, sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(SubCwR, wordConstant, reg);
	return anInstruction;
}


/*	Answer the number of clean blocks found in the literal frame */

	/* Cogit>>#scanForCleanBlocks */
static sqInt
scanForCleanBlocks(void)
{
    sqInt i;
    sqInt iLimiT;
    sqInt lit;
    sqInt numCleanBlocks;
    sqInt startPCOrNil;

	numCleanBlocks = 0;
	for (i = 1, iLimiT = (literalCountOf(methodObj)); i <= iLimiT; i += 1) {
		lit = fetchPointerofObject(i, methodObj);
		startPCOrNil = startPCOrNilOfLiteralin(lit, methodObj);
		if (!(startPCOrNil == null)) {
			numCleanBlocks += 1;
		}
	}
	return numCleanBlocks;
}

	/* Cogit>>#setBreakMethod: */
void
setBreakMethod(sqInt anObj)
{
	breakMethod = anObj;
}

	/* Cogit>>#setPostCompileHook: */
void
setPostCompileHook(void (*aFunction)(CogMethod *))
{
	postCompileHook = aFunction;
}


/*	If a method is compiled to machine code via a block entry it won't have a
	selector. A subsequent send can find the method and hence fill in the
	selector. 
 */
/*	self disassembleMethod: cogMethod */

	/* Cogit>>#setSelectorOf:to: */
void
setSelectorOfto(CogMethod *cogMethod, sqInt aSelectorOop)
{
	compilationBreakpointisMNUCase(aSelectorOop, numBytesOf(aSelectorOop), 0);
	assert(((cogMethod->cmType)) == CMMethod);
	(cogMethod->selector = aSelectorOop);
	if (isYoung(aSelectorOop)) {
		ensureInYoungReferrers(cogMethod);
	}
}

	/* Cogit>>#spanForCleanBlockStartingAt: */
static sqInt NoDbgRegParms
spanForCleanBlockStartingAt(sqInt startPC)
{
    BytecodeDescriptor *descriptor;
    sqInt end;
    sqInt pc;

	pc = startPC;
	end = numBytesOf(methodObj);
	while (pc <= end) {
		/* begin generatorForPC: */
		descriptor = generatorAt(bytecodeSetOffset + (fetchByteofObject(pc, methodObj)));
		pc += (descriptor->numBytes);
		if ((descriptor->isReturn)) {
			return pc - startPC;
		}
	}
	error("couldn't locate end of clean block");
	return 0;
}


/*	Answer a fake value for the method oop in other than the first case in the
	PIC prototype.
	Since we use MoveUniqueCw:R: it must not be confused with a
	method-relative address.
 */

	/* Cogit>>#subsequentPrototypeMethodOop */
static sqInt
subsequentPrototypeMethodOop(void)
{
	return (((((usqInt)195929424)) >= ((methodLabel->address)))
	 && ((((usqInt)195929424)) < (youngReferrers()))
		? 233496237
		: 195929424);
}

	/* Cogit>>#traceLinkedSendOffset */
sqInt
traceLinkedSendOffset(void)
{
	return (cmNoCheckEntryOffset + (callInstructionByteSize(backEnd))) + (8 /* pushLinkRegisterByteSize */);
}


/*	Encode true and false and 0 to N such that they can't be confused for
	register numbers (including NoReg)
	and can be tested for by isTrampolineArgConstant: and decoded by
	trampolineArgValue: 
 */

	/* Cogit>>#trampolineArgConstant: */
static sqInt NoDbgRegParms
trampolineArgConstant(sqInt booleanOrInteger)
{
	assert(booleanOrInteger >= 0);
	return -2 - booleanOrInteger;
}

	/* Cogit>>#trampolineName:numArgs: */
static char * NoDbgRegParms
trampolineNamenumArgs(char *routinePrefix, sqInt numArgs)
{
    char *theString;

	/* begin trampolineName:numArgs:limit: */
	theString = malloc((strlen(routinePrefix)) + 6);
	sprintf(theString, "%s%cArgs", routinePrefix, (numArgs <= (NumSendTrampolines - 2)
		? '0' + numArgs
		: 'N'));
	return theString;
}


/*	Malloc a string with the contents for the trampoline table */

	/* Cogit>>#trampolineName:numArgs:limit: */
static char * NoDbgRegParms
trampolineNamenumArgslimit(char *routinePrefix, int numArgs, sqInt argsLimit)
{
    char *theString;

	theString = malloc((strlen(routinePrefix)) + 6);
	sprintf(theString, "%s%cArgs", routinePrefix, (numArgs <= argsLimit
		? '0' + numArgs
		: 'N'));
	return theString;
}

	/* Cogit>>#trampolineName:numRegArgs: */
static char * NoDbgRegParms
trampolineNamenumRegArgs(char *routinePrefix, sqInt numArgs)
{
    sqInt argsLimit;
    char *theString;

	/* begin trampolineName:numArgs:limit: */
	argsLimit = 2 /* numRegArgs */;
	theString = malloc((strlen(routinePrefix)) + 6);
	sprintf(theString, "%s%cArgs", routinePrefix, (numArgs <= argsLimit
		? '0' + numArgs
		: 'N'));
	return theString;
}

	/* Cogit>>#unknownBytecode */
static sqInt
unknownBytecode(void)
{
	return EncounteredUnknownBytecode;
}


/*	Unlink all sends in cog methods. */

	/* Cogit>>#unlinkAllSends */
void
unlinkAllSends(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	if (!(methodZoneBase)) {
		return;
	}
	cogMethod = ((CogMethod *) methodZoneBase);
	voidOpenPICList();
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfLinkedSendpcignored(annotation, (((char *) mcpc)), 0);
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		else {
			if (((cogMethod->cmType)) != CMFree) {
				freeMethod(cogMethod);
			}
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	flushICacheFromto(processor, ((usqInt)methodZoneBase), ((usqInt)(limitZony())));
}

	/* Cogit>>#unlinkIfFreeOrLinkedSend:pc:of: */
static sqInt NoDbgRegParms
unlinkIfFreeOrLinkedSendpcof(sqInt annotation, char *mcpc, sqInt theSelector)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if ((((targetMethod1->cmType)) == CMFree)
			 || (((targetMethod1->selector)) == theSelector)) {
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), (targetMethod1->selector), unlinkedRoutine);
				codeModified = 1;
			}
		}
	}
	return 0;
}

	/* Cogit>>#unlinkIfInvalidClassSend:pc:ignored: */
static sqInt NoDbgRegParms
unlinkIfInvalidClassSendpcignored(sqInt annotation, char *mcpc, sqInt superfluity)
{
    usqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* It's a linked send, but maybe a super send or linked to an OpenPIC, in which case the cache tag will be a selector.... */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (!(((annotation == IsSuperSend)
				 || (((annotation >= IsDirectedSuperSend) && (annotation <= IsDirectedSuperBindingSend))))
				 || (((targetMethod1->cmType)) == CMOpenPIC))) {
				if (!(isValidClassTag(inlineCacheTagAt(backEnd, ((sqInt)mcpc))))) {
					/* begin unlinkSendAt:targetMethod:sendTable: */
					unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
					rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorinat((targetMethod1->selector), enumeratingCogMethod, mcpc), unlinkedRoutine);
					codeModified = 1;
				}
			}
		}
	}
	return 0;
}

	/* Cogit>>#unlinkIfLinkedSendToFree:pc:ignored: */
static sqInt NoDbgRegParms
unlinkIfLinkedSendToFreepcignored(sqInt annotation, char *mcpc, sqInt superfluity)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if (((targetMethod1->cmType)) == CMFree) {
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorinat((targetMethod1->selector), enumeratingCogMethod, mcpc), unlinkedRoutine);
				codeModified = 1;
			}
		}
	}
	return 0;
}

	/* Cogit>>#unlinkIfLinkedSend:pc:ignored: */
static sqInt NoDbgRegParms
unlinkIfLinkedSendpcignored(sqInt annotation, char *mcpc, sqInt superfluity)
{
    usqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			/* begin unlinkSendAt:targetMethod:sendTable: */
			unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
			rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorinat((targetMethod1->selector), enumeratingCogMethod, mcpc), unlinkedRoutine);
			codeModified = 1;
		}
	}
	return 0;
}

	/* Cogit>>#unlinkIfLinkedSend:pc:to: */
static sqInt NoDbgRegParms
unlinkIfLinkedSendpcto(sqInt annotation, char *mcpc, sqInt theCogMethod)
{
    sqInt entryPoint;
    sqInt offset1;
    sqInt *sendTable1;
    CogMethod *targetMethod1;
    sqInt unlinkedRoutine;

	if (annotation >= IsSendCall) {
		entryPoint = callTargetFromReturnAddress(backEnd, ((sqInt)mcpc));
		if (entryPoint > methodZoneBase) {

			/* It's a linked send. */
			/* begin targetMethodAndSendTableFor:annotation:into: */
			if (annotation == IsSendCall) {
				offset1 = cmEntryOffset;
				sendTable1 = ordinarySendTrampolines;
			}
			else {
				if (annotation == IsDirectedSuperSend) {
					offset1 = cmNoCheckEntryOffset;
					sendTable1 = directedSuperSendTrampolines;
				}
				else {
					if (annotation == IsDirectedSuperBindingSend) {
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = directedSuperBindingSendTrampolines;
					}
					else {
						assert(annotation == IsSuperSend);
						offset1 = cmNoCheckEntryOffset;
						sendTable1 = superSendTrampolines;
					}
				}
			}
			targetMethod1 = ((CogMethod *) (entryPoint - offset1));
			if ((((sqInt)targetMethod1)) == theCogMethod) {
				/* begin unlinkSendAt:targetMethod:sendTable: */
				unlinkedRoutine = sendTable1[((((targetMethod1->cmNumArgs)) < (NumSendTrampolines - 1)) ? ((targetMethod1->cmNumArgs)) : (NumSendTrampolines - 1))];
				rewriteInlineCacheAttagtarget(backEnd, ((sqInt)mcpc), inlineCacheValueForSelectorinat((targetMethod1->selector), enumeratingCogMethod, mcpc), unlinkedRoutine);
				codeModified = 1;
			}
		}
	}
	return 0;
}


/*	Unlink all sends in cog methods whose class tag is that of a forwarded
	class. 
 */

	/* Cogit>>#unlinkSendsLinkedForInvalidClasses */
void
unlinkSendsLinkedForInvalidClasses(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt freedPIC;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	if (!(methodZoneBase)) {
		return;
	}
	cogMethod = ((CogMethod *) methodZoneBase);
	codeModified = (freedPIC = 0);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfInvalidClassSendpcignored(annotation, (((char *) mcpc)), 0);
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		else {
			if ((((cogMethod->cmType)) == CMClosedPIC)
			 && (cPICHasForwardedClass(cogMethod))) {
				freeMethod(cogMethod);
				freedPIC = 1;
			}
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (freedPIC) {
		unlinkSendsToFree();
	}
	else {
		if (codeModified) {

			/* After possibly updating inline caches we need to flush the icache. */
			flushICacheFromto(processor, ((usqInt)methodZoneBase), ((usqInt)(limitZony())));
		}
	}
}


/*	Unlink all sends in cog methods. Free all Closed PICs with the selector,
	or with an MNU case if isMNUSelector. First check if any method actually
	has the selector; if not there can't be any linked send to it. This
	routine (including descendents) is performance critical. It contributes
	perhaps 30% of entire execution time in Compiler recompileAll. */

	/* Cogit>>#unlinkSendsOf:isMNUSelector: */
void
unlinkSendsOfisMNUSelector(sqInt selector, sqInt isMNUSelector)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt mustScanAndUnlink;
    sqInt result;

	if (!(methodZoneBase)) {
		return;
	}
	cogMethod = ((CogMethod *) methodZoneBase);
	mustScanAndUnlink = 0;
	if (isMNUSelector) {
		while (cogMethod < (limitZony())) {
			if (((cogMethod->cmType)) != CMFree) {
				if (((cogMethod->cpicHasMNUCaseOrCMIsFullBlock))
				 && (((cogMethod->cmType)) == CMClosedPIC)) {
					assert(((cogMethod->cmType)) == CMClosedPIC);
					freeMethod(cogMethod);
					mustScanAndUnlink = 1;
				}
				else {
					if (((cogMethod->selector)) == selector) {
						mustScanAndUnlink = 1;
						if (((cogMethod->cmType)) == CMClosedPIC) {
							freeMethod(cogMethod);
						}
					}
				}
			}
			cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		}
	}
	else {
		while (cogMethod < (limitZony())) {
			if ((((cogMethod->cmType)) != CMFree)
			 && (((cogMethod->selector)) == selector)) {
				mustScanAndUnlink = 1;
				if (((cogMethod->cmType)) == CMClosedPIC) {
					freeMethod(cogMethod);
				}
			}
			cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		}
	}
	if (!mustScanAndUnlink) {
		return;
	}
	codeModified = 0;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfFreeOrLinkedSendpcof(annotation, (((char *) mcpc)), selector);
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (codeModified) {

		/* After possibly updating inline caches we need to flush the icache. */
		flushICacheFromto(processor, ((usqInt)methodZoneBase), ((usqInt)(limitZony())));
	}
}


/*	Unlink all sends in cog methods to free methods and/or pics. */

	/* Cogit>>#unlinkSendsToFree */
void
unlinkSendsToFree(void)
{
    sqInt annotation;
    CogMethod *cogMethod;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;

	if (!(methodZoneBase)) {
		return;
	}
	codeModified = 0;
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfLinkedSendToFreepcignored(annotation, (((char *) mcpc)), 0);
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		else {
			if (((cogMethod->cmType)) == CMClosedPIC) {
				assert(noTargetsFreeInClosedPIC(cogMethod));
			}
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (codeModified) {

		/* After possibly updating inline caches we need to flush the icache. */
		flushICacheFromto(processor, ((usqInt)methodZoneBase), ((usqInt)(limitZony())));
	}
}


/*	Unlink all sends in cog methods to a particular target method.
	If targetMethodObject isn't actually a method (perhaps being
	used via invokeAsMethod) then there's nothing to do. */

	/* Cogit>>#unlinkSendsTo:andFreeIf: */
void
unlinkSendsToandFreeIf(sqInt targetMethodObject, sqInt freeIfTrue)
{
    sqInt annotation;
    CogMethod *cogMethod;
    sqInt freedPIC;
    usqInt map;
    sqInt mapByte;
    sqInt mcpc;
    sqInt result;
    CogMethod *targetMethod;

	if (!((isOopCompiledMethod(targetMethodObject))
		 && (methodHasCogMethod(targetMethodObject)))) {
		return;
	}
	targetMethod = cogMethodOf(targetMethodObject);
	if (!(methodZoneBase)) {
		return;
	}
	codeModified = (freedPIC = 0);
	cogMethod = ((CogMethod *) methodZoneBase);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			/* begin mapFor:performUntil:arg: */
			mcpc = ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)
				? (((usqInt)cogMethod)) + cbNoSwitchEntryOffset
				: (((usqInt)cogMethod)) + cmNoCheckEntryOffset);
			map = ((((usqInt)cogMethod)) + ((cogMethod->blockSize))) - 1;
			while (((mapByte = byteAt(map))) != MapEnd) {
				if (mapByte >= FirstAnnotation) {

					/* If this is an IsSendCall annotation, peek ahead for an IsAnnotationExtension, and consume it. */
					mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
					if ((((annotation = ((usqInt) mapByte) >> AnnotationShift)) == IsSendCall)
					 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
						annotation += mapByte & DisplacementMask;
						map -= 1;
					}
					result = unlinkIfLinkedSendpcto(annotation, (((char *) mcpc)), (((sqInt)targetMethod)));
					if (result != 0) {
						goto l2;
					}
				}
				else {
					if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
						mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
					}
				}
				map -= 1;
			}
	l2:	/* end mapFor:performUntil:arg: */;
		}
		else {
			if ((((cogMethod->cmType)) == CMClosedPIC)
			 && (cPICHasTarget(cogMethod, targetMethod))) {
				freeMethod(cogMethod);
				freedPIC = 1;
			}
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	if (freeIfTrue) {
		freeMethod(targetMethod);
	}
	if (freedPIC) {
		unlinkSendsToFree();
	}
	else {
		if (codeModified) {

			/* After possibly updating inline caches we need to flush the icache. */
			flushICacheFromto(processor, ((usqInt)methodZoneBase), ((usqInt)(limitZony())));
		}
	}
}


/*	Access for the object representations when they need to prepend code to
	trampolines. 
 */
/*	Eliminate stale dependent info. */

	/* Cogit>>#zeroOpcodeIndex */
static void
zeroOpcodeIndex(void)
{
    sqInt i;

	for (i = 0; i < opcodeIndex; i += 1) {
		((abstractOpcodes[i]).dependent = null);
	}
	zeroOpcodeIndexForNewOpcodes();
}


/*	Access for the object representations when they need to prepend code to
	trampolines. 
 */

	/* Cogit>>#zeroOpcodeIndexForNewOpcodes */
static void
zeroOpcodeIndexForNewOpcodes(void)
{
	opcodeIndex = 0;
}

	/* CogMethod>>#counters */
static sqInt NoDbgRegParms
counters(CogMethod * self_in_counters)
{
	return 0;
}

	/* CogMethodZone>>#addAllToYoungReferrers */
void
addAllToYoungReferrers(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) == CMMethod)
		 || (((cogMethod->cmType)) == CMOpenPIC)) {
			ensureInYoungReferrers(cogMethod);
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* CogMethodZone>>#addToOpenPICList: */
static void NoDbgRegParms
addToOpenPICList(CogMethod *anOpenPIC)
{
	assert(((anOpenPIC->cmType)) == CMOpenPIC);
	assert((openPICList == null)
	 || (((openPICList->cmType)) == CMOpenPIC));
	(anOpenPIC->nextOpenPIC = ((usqInt)openPICList));
	openPICList = anOpenPIC;
}

	/* CogMethodZone>>#addToYoungReferrers: */
static void NoDbgRegParms
addToYoungReferrers(CogMethod *cogMethod)
{
	assert(youngReferrers <= limitAddress);
	assert((occurrencesInYoungReferrers(cogMethod)) == 0);
	assert((cogMethod->cmRefersToYoung));
	assert((youngReferrers <= limitAddress)
	 && (youngReferrers >= (limitAddress - (methodCount * BytesPerWord))));
	if (!(asserta((limitAddress - (methodCount * BytesPerWord)) >= mzFreeStart))) {
		error("no room on youngReferrers list");
	}
	youngReferrers -= BytesPerWord;
	longAtput(youngReferrers, ((usqInt)cogMethod));
}

	/* CogMethodZone>>#allocate: */
static usqInt NoDbgRegParms
allocate(sqInt numBytes)
{
    usqInt allocation;
    sqInt roundedBytes;

	roundedBytes = (numBytes + 7) & -8;
	if ((mzFreeStart + roundedBytes) >= ((((limitAddress - (methodCount * BytesPerWord)) < allocationThreshold) ? (limitAddress - (methodCount * BytesPerWord)) : allocationThreshold))) {
		return 0;
	}
	allocation = mzFreeStart;
	mzFreeStart += roundedBytes;
	methodCount += 1;
	return allocation;
}


/*	Free all methods */

	/* CogMethodZone>>#clearCogCompiledCode */
static void
clearCogCompiledCode(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while ((((usqInt)cogMethod)) < mzFreeStart) {
		if (((cogMethod->cmType)) == CMMethod) {
			freeMethod(cogMethod);
		}
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	manageFromto(baseAddress, limitAddress);
}


/*	For Sista, where we want PICs to last so they can be observed, we need to
	keep PICs unless
	they are definitely unused. So we need to identify unused PICs. So in
	planCompact, zero the
	usage counts of all PICs, saving the actual usage count in
	blockEntryOffset. Then in
	relocateMethodsPreCompaction (actually in
	relocateIfCallOrMethodReference:mcpc:delta:) restore the usage counts of
	used PICs. Finally in compactCompiledCode, clear the blockEntryOffset
	of the unused PICs; they will then have a zero count and be reclaimed in
	the next code compaction. */

	/* CogMethodZone>>#clearSavedPICUsageCount: */
static void NoDbgRegParms
clearSavedPICUsageCount(CogMethod *cogMethod)
{
	if (((cogMethod->cmType)) == CMClosedPIC) {
		(cogMethod->blockEntryOffset = 0);
	}
}

	/* CogMethodZone>>#compactCompiledCode */
static void
compactCompiledCode(void)
{
    unsigned short bytes;
    CogMethod *dest;
    sqLong objectHeaderValue;
    CogMethod *source;

	compactionInProgress = 1;
	objectHeaderValue = nullHeaderForMachineCodeMethod();
	source = ((CogMethod *) baseAddress);
	voidOpenPICList();
	methodCount = 0;
	while ((source < (limitZony()))
	 && (((source->cmType)) != CMFree)) {
		assert((cogMethodDoesntLookKosher(source)) == 0);
		(source->objectHeader = objectHeaderValue);
		if (((source->cmUsageCount)) > 0) {
			(source->cmUsageCount = ((source->cmUsageCount)) / 2);
		}
		clearSavedPICUsageCount(source);
		if (((source->cmType)) == CMOpenPIC) {
			addToOpenPICList(source);
		}
		methodCount += 1;
		source = ((CogMethod *) (roundUpLength((((sqInt)source)) + ((source->blockSize)))));
	}
	if (source >= (limitZony())) {
		haltmsg("no free methods; cannot compact.");
		return;
	}
	dest = source;
	while (source < (limitZony())) {
		assert((maybeFreeCogMethodDoesntLookKosher(source)) == 0);
		bytes = (source->blockSize);
		if (((source->cmType)) != CMFree) {
			methodCount += 1;
			memmove(dest, source, bytes);
			(dest->objectHeader = objectHeaderValue);
			if (((dest->cmType)) == CMMethod) {

				/* For non-Newspeak there should be a one-to-one mapping between bytecoded and
				   cog methods.  For Newspeak not necessarily, but only for anonymous accessors. */
				/* Only update the original method's header if it is referring to this CogMethod. */
				if ((((sqInt)(rawHeaderOf((dest->methodObject))))) == (((sqInt)source))) {
					rawHeaderOfput((dest->methodObject), ((sqInt)dest));
				}
				else {
					assert((noAssertMethodClassAssociationOf((dest->methodObject))) == (nilObject()));
									}
			}
			else {
				clearSavedPICUsageCount(dest);
				if (((dest->cmType)) == CMOpenPIC) {
					addToOpenPICList(dest);
				}
			}
			if (((dest->cmUsageCount)) > 0) {
				(dest->cmUsageCount = ((dest->cmUsageCount)) / 2);
			}
			dest = ((CogMethod *) ((((usqInt)dest)) + bytes));
		}
		source = ((CogMethod *) ((((usqInt)source)) + bytes));
	}
	mzFreeStart = ((usqInt)dest);
	methodBytesFreedSinceLastCompaction = 0;
	compactionInProgress = 0;
}

	/* CogMethodZone>>#ensureInYoungReferrers: */
static void NoDbgRegParms
ensureInYoungReferrers(CogMethod *cogMethod)
{
	if (!((cogMethod->cmRefersToYoung))) {
		assert((occurrencesInYoungReferrers(cogMethod)) == 0);
		(cogMethod->cmRefersToYoung = 1);
		addToYoungReferrers(cogMethod);
	}
}

	/* CogMethodZone>>#followForwardedLiteralsInOpenPICList */
static void
followForwardedLiteralsInOpenPICList(void)
{
    CogMethod *openPIC;

	openPIC = openPICList;
	while (openPIC != null) {
		followForwardedLiteralsIn(openPIC);
		openPIC = ((CogMethod *) ((openPIC->nextOpenPIC)));
	}
}

	/* CogMethodZone>>#freeMethod: */
void
freeMethod(CogMethod *cogMethod)
{
	assert(((cogMethod->cmType)) != CMFree);
	assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
	if (((cogMethod->cmType)) == CMMethod) {

		/* For non-Newspeak there should ne a one-to-one mapping between bytecoded and
		   cog methods.  For Newspeak not necessarily, but only for anonymous accessors. */
		/* Only reset the original method's header if it is referring to this CogMethod. */
		if ((((sqInt)(rawHeaderOf((cogMethod->methodObject))))) == (((sqInt)cogMethod))) {
			rawHeaderOfput((cogMethod->methodObject), (cogMethod->methodHeader));
					}
		else {
			assert((noAssertMethodClassAssociationOf((cogMethod->methodObject))) == (nilObject()));
					}
	}
	if (((cogMethod->cmType)) == CMOpenPIC) {
		removeFromOpenPICList(cogMethod);
	}
	(cogMethod->cmRefersToYoung = 0);
	(cogMethod->cmType = CMFree);
	methodBytesFreedSinceLastCompaction += (cogMethod->blockSize);
}


/*	Free methods, preferring older methods for compaction, up to some
	fraction, currently a quarter.
 */

	/* CogMethodZone>>#freeOlderMethodsForCompaction */
static void
freeOlderMethodsForCompaction(void)
{
    sqInt amountToFree;
    CogMethod *cogMethod;
    sqInt freeableUsage;
    sqInt freedSoFar;
    sqInt initialFreeSpace;
    sqInt zoneSize;

	zoneSize = ((((limitAddress) < allocationThreshold) ? (limitAddress) : allocationThreshold)) - baseAddress;
	initialFreeSpace = (((((limitAddress) < allocationThreshold) ? (limitAddress) : allocationThreshold)) - mzFreeStart) + methodBytesFreedSinceLastCompaction;
	freedSoFar = initialFreeSpace;

	/* 4 needs to be e.g. a start-up parameter */
	amountToFree = zoneSize / 4;
	freeableUsage = 0;
	do {
		cogMethod = ((CogMethod *) baseAddress);
		while (((((usqInt)cogMethod)) < mzFreeStart)
		 && (freedSoFar < amountToFree)) {
			if ((((cogMethod->cmType)) == CMMethod
				? ((cogMethod->cmUsageCount)) <= freeableUsage
				: (((cogMethod->cmType)) != CMFree)
					 && (((cogMethod->cmUsageCount)) == 0))) {
				freeMethod(cogMethod);
				freedSoFar += (cogMethod->blockSize);
			}
			cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		}
	} while((freedSoFar < amountToFree)
		 && (((freeableUsage += 1)) < CMMaxUsageCount));
}


/*	Answer that all entries in youngReferrers are in-use and have the
	cmRefersToYoung flag set.
	Used to check that the youngreferrers pruning routines work correctly. */

	/* CogMethodZone>>#kosherYoungReferrers */
static sqInt
kosherYoungReferrers(void)
{
    CogMethod *cogMethod;
    usqInt pointer;

	if ((youngReferrers > limitAddress)
	 || (youngReferrers < mzFreeStart)) {
		return 0;
	}
	pointer = youngReferrers;
	while (pointer < limitAddress) {
		cogMethod = ((CogMethod *) (longAt(pointer)));
		if (!((((cogMethod->cmType)) != CMFree)
			 && ((cogMethod->cmRefersToYoung)))) {
			return 0;
		}
		pointer += BytesPerWord;
	}
	return 1;
}

	/* CogMethodZone>>#methodFor: */
CogMethod *
methodFor(void *address)
{
    CogMethod *cogMethod;
    CogMethod *nextMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while ((cogMethod < (limitZony()))
	 && ((((usqInt)cogMethod)) <= (((usqInt)address)))) {
		/* begin methodAfter: */
		nextMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
		if (nextMethod == cogMethod) {
			return 0;
		}
		if (((((usqInt)address)) >= (((usqInt)cogMethod)))
		 && ((((usqInt)address)) < (((usqInt)nextMethod)))) {
			return cogMethod;
		}
		cogMethod = nextMethod;
	}
	return 0;
}

	/* CogMethodZone>>#methodsCompiledToMachineCodeInto: */
sqInt
methodsCompiledToMachineCodeInto(sqInt arrayObj)
{
    CogMethod *cogMethod;
    sqInt methodIndex;

	methodIndex = 0;
	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == CMMethod) {
			storePointerUncheckedofObjectwithValue(methodIndex, arrayObj, (cogMethod->methodObject));
			methodIndex += 1;
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return methodIndex;
}

	/* CogMethodZone>>#numMethods */
sqInt
numMethods(void)
{
	return methodCount;
}

	/* CogMethodZone>>#numMethodsOfType: */
sqInt
numMethodsOfType(sqInt cogMethodType)
{
    CogMethod *cogMethod;
    sqInt n;

	n = 0;
	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == cogMethodType) {
			n += 1;
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	return n;
}

	/* CogMethodZone>>#occurrencesInYoungReferrers: */
static sqInt NoDbgRegParms
occurrencesInYoungReferrers(CogMethod *cogMethod)
{
    sqInt count;
    usqInt pointer;

	assert(youngReferrers <= limitAddress);
	count = 0;
	pointer = youngReferrers;
	while (pointer < limitAddress) {
		if ((((sqInt)cogMethod)) == (longAt(pointer))) {
			count += 1;
		}
		pointer += BytesPerWord;
	}
	return count;
}

	/* CogMethodZone>>#openPICWithSelector: */
static CogMethod * NoDbgRegParms
openPICWithSelector(sqInt aSelector)
{
    CogMethod *openPIC;

	openPIC = openPICList;
	do {
		if ((openPIC == null)
		 || (((openPIC->selector)) == aSelector)) {
			return openPIC;
		}
		openPIC = ((CogMethod *) ((openPIC->nextOpenPIC)));
	} while(1);
	return 0;
}


/*	Some methods have been freed. Compute how much each survivor needs to
	move during the ensuing compaction and record it in the objectHeader
	field. 
	For Sista, where we want PICs to last so they can be observed, we need to
	keep PICs unless
	they are definitely unused. So we need to identify unused PICs. So in
	planCompact, zero the
	usage counts of all PICs, saving the actual usage count in
	blockEntryOffset. Then in
	relocateMethodsPreCompaction (actually in
	relocateIfCallOrMethodReference:mcpc:delta:) restore the usage counts of
	used PICs. Finally in compactCompiledCode, clear the blockEntryOffset
	of the unused PICs; they will then have a zero count and be reclaimed in
	the next code compaction. */

	/* CogMethodZone>>#planCompaction */
static void
planCompaction(void)
{
    CogMethod *cogMethod;
    sqInt delta;

	delta = 0;
	cogMethod = ((CogMethod *) baseAddress);
	while ((((usqInt)cogMethod)) < mzFreeStart) {
		if (((cogMethod->cmType)) == CMFree) {
			delta -= (cogMethod->blockSize);
		}
		else {
			assert((cogMethodDoesntLookKosher(cogMethod)) == 0);
			(cogMethod->objectHeader = delta);
			savePICUsageCount(cogMethod);
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* CogMethodZone>>#printCogMethods */
void
printCogMethods(void)
{
    CogMethod *cogMethod;
    sqInt nc;
    sqInt nf;
    sqInt nm;
    sqInt no;
    sqInt nu;

	nm = (nc = (no = (nf = (nu = 0))));
	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		printCogMethod(cogMethod);
		
		switch ((cogMethod->cmType)) {
		case CMFree:
			nf += 1;
			break;
		case CMMethod:
			nm += 1;
			break;
		case CMClosedPIC:
			nc += 1;
			break;
		case CMOpenPIC:
			no += 1;
			break;
		default:
			nu += 1;

		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	print("CMMethod ");
	printNum(nm);
	print(" CMClosedPIC ");
	printNum(nc);
	print(" CMOpenPIC ");
	printNum(no);
	print(" CMFree ");
	printNum(nf);
	if (nu > 0) {
		print(" UNKNOWN ");
		printNum(nu);
	}
	print(" total ");
	printNum((((nm + nc) + no) + nf) + nu);
	cr();
}

	/* CogMethodZone>>#printCogMethodsOfType: */
void
printCogMethodsOfType(sqInt cmType)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if (((cogMethod->cmType)) == cmType) {
			printCogMethod(cogMethod);
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* CogMethodZone>>#printCogMethodsWithMethod: */
void
printCogMethodsWithMethod(sqInt methodOop)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) != CMFree)
		 && (((cogMethod->methodObject)) == methodOop)) {
			printCogMethod(cogMethod);
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* CogMethodZone>>#printCogMethodsWithPrimitive: */
void
printCogMethodsWithPrimitive(sqInt primIdx)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) == CMMethod)
		 && (primIdx == (primitiveIndexOfMethodheader((cogMethod->methodObject), (cogMethod->methodHeader))))) {
			printCogMethod(cogMethod);
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* CogMethodZone>>#printCogMethodsWithSelector: */
void
printCogMethodsWithSelector(sqInt selectorOop)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while (cogMethod < (limitZony())) {
		if ((((cogMethod->cmType)) != CMFree)
		 && (((cogMethod->selector)) == selectorOop)) {
			printCogMethod(cogMethod);
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
}

	/* CogMethodZone>>#printCogYoungReferrers */
void
printCogYoungReferrers(void)
{
    CogMethod *cogMethod;
    usqInt pointer;

	pointer = youngReferrers;
	while (pointer < limitAddress) {
		cogMethod = ((CogMethod *) (longAt(pointer)));
		if (!((cogMethod->cmRefersToYoung))) {
			print("*");
		}
		if (((cogMethod->cmType)) == CMFree) {
			print("!");
		}
		if (!(((cogMethod->cmRefersToYoung))
			 && (((cogMethod->cmType)) != CMFree))) {
			print(" ");
		}
		printCogMethod(cogMethod);
		pointer += BytesPerWord;
	}
}

	/* CogMethodZone>>#printOpenPICList */
sqInt
printOpenPICList(void)
{
    sqInt n;
    CogMethod *openPIC;

	n = 0;
	openPIC = openPICList;
	while (!(openPIC == null)) {
		n += 1;
		printCogMethod(openPIC);
		openPIC = ((CogMethod *) ((openPIC->nextOpenPIC)));
	}
	return n;
}

	/* CogMethodZone>>#pruneYoungReferrers */
static sqInt
pruneYoungReferrers(void)
{
    usqInt dest;
    usqInt next;
    usqInt source;

	assert(youngReferrers <= limitAddress);
	if (youngReferrers == limitAddress) {
		return null;
	}
	dest = limitAddress;
	while (1) {
		next = dest - BytesPerWord;
		if (!((next >= youngReferrers)
		 && (((((CogMethod *) (longAt(next))))->cmRefersToYoung)))) break;
		dest = next;
	}
	assert(dest >= youngReferrers);
	source = dest - BytesPerWord;
	while (source >= youngReferrers) {
		if (((((CogMethod *) (longAt(source))))->cmRefersToYoung)) {
			assert(source < (dest - BytesPerWord));
			longAtput((dest -= BytesPerWord), longAt(source));
		}
		source -= BytesPerWord;
	}
	youngReferrers = dest;
	assert(kosherYoungReferrers());
	return 0;
}

	/* CogMethodZone>>#relocateAndPruneYoungReferrers */
static sqInt
relocateAndPruneYoungReferrers(void)
{
    CogMethod *cogMethod;
    usqInt dest;
    usqInt next;
    usqInt source;

	assert(youngReferrers <= limitAddress);
	if (youngReferrers == limitAddress) {
		return null;
	}
	dest = limitAddress;
	while (1) {
		next = dest - BytesPerWord;
		if (!((next >= youngReferrers)
		 && (((((cogMethod = ((CogMethod *) (longAt(next))))->cmType)) != CMFree)
		 && ((cogMethod->cmRefersToYoung))))) break;
		if (((cogMethod->objectHeader)) != 0) {
			longAtput(next, (((sqInt)cogMethod)) + ((cogMethod->objectHeader)));
		}
		dest = next;
	}
	assert(dest >= youngReferrers);
	source = dest - BytesPerWord;
	while (source >= youngReferrers) {
		cogMethod = ((CogMethod *) (longAt(source)));
		if ((((cogMethod->cmType)) != CMFree)
		 && ((cogMethod->cmRefersToYoung))) {
			assert(source < (dest - BytesPerWord));
			if (((cogMethod->objectHeader)) != 0) {
				cogMethod = ((CogMethod *) ((((sqInt)cogMethod)) + (((sqInt)((cogMethod->objectHeader))))));
			}
			longAtput((dest -= BytesPerWord), ((sqInt)cogMethod));
		}
		source -= BytesPerWord;
	}
	youngReferrers = dest;
	return 0;
}


/*	All surviving methods have had the amount they are going to relocate by
	stored in their objectHeader fields. Relocate all relative calls so that
	after the compaction of both the method containing each call and the call
	target the calls invoke the same target. */

	/* CogMethodZone>>#relocateMethodsPreCompaction */
static sqInt
relocateMethodsPreCompaction(void)
{
    CogMethod *cogMethod;

	cogMethod = ((CogMethod *) baseAddress);
	while ((((usqInt)cogMethod)) < mzFreeStart) {
		if (((cogMethod->cmType)) != CMFree) {
			if (((cogMethod->cmType)) == CMClosedPIC) {
				relocateCallsInClosedPIC(cogMethod);
			}
			else {
				relocateCallsAndSelfReferencesInMethod(cogMethod);
			}
		}
		/* begin methodAfter: */
		cogMethod = ((CogMethod *) (roundUpLength((((sqInt)cogMethod)) + ((cogMethod->blockSize)))));
	}
	relocateAndPruneYoungReferrers();
	return 1;
}

	/* CogMethodZone>>#removeFromOpenPICList: */
static sqInt NoDbgRegParms
removeFromOpenPICList(CogMethod *anOpenPIC)
{
    CogMethod *prevPIC;

	assert(((anOpenPIC->cmType)) == CMOpenPIC);
	if (!(openPICList)) {
		return null;
	}
	assert((((openPICList->cmType)) == CMOpenPIC)
	 && ((((openPICList->nextOpenPIC)) == null)
	 || ((((((CogMethod *) ((openPICList->nextOpenPIC))))->cmType)) == CMOpenPIC)));
	if (anOpenPIC == openPICList) {

		/* N.B. Use self rather than coInterpreter to avoid attempting to cast nil.
		   Conversion to CogMethod done in the nextOpenPIC accessor. */
		openPICList = ((CogMethod *) ((anOpenPIC->nextOpenPIC)));
		return null;
	}
	prevPIC = openPICList;
	do {
		assert((prevPIC != null)
		 && (((prevPIC->cmType)) == CMOpenPIC));
		if (((prevPIC->nextOpenPIC)) == (((usqInt)anOpenPIC))) {
			(prevPIC->nextOpenPIC = (anOpenPIC->nextOpenPIC));
			return null;
		}
		prevPIC = ((CogMethod *) ((prevPIC->nextOpenPIC)));
	} while(1);
	return 0;
}


/*	For Sista, where we want PICs to last so they can be observed, we need to
	keep PICs unless
	they are definitely unused. So we need to identify unused PICs. So in
	planCompact, zero the
	usage counts of all PICs, saving the actual usage count in
	blockEntryOffset. Then in
	relocateMethodsPreCompaction (actually in
	relocateIfCallOrMethodReference:mcpc:delta:) restore the usage counts of
	used PICs. Finally in compactCompiledCode, clear the blockEntryOffset
	of the unused PICs; they will then have a zero count and be reclaimed in
	the next code compaction. */

	/* CogMethodZone>>#restorePICUsageCount: */
static void NoDbgRegParms
restorePICUsageCount(CogMethod *cogMethod)
{
	if ((((cogMethod->cmType)) == CMClosedPIC)
	 && (((cogMethod->blockEntryOffset)) != 0)) {
		(cogMethod->cmUsageCount = (cogMethod->blockEntryOffset));
		(cogMethod->blockEntryOffset = 0);
	}
}


/*	For Sista, where we want PICs to last so they can be observed, we need to
	keep PICs unless
	they are definitely unused. So we need to identify unused PICs. So in
	planCompact, zero the
	usage counts of all PICs, saving the actual usage count in
	blockEntryOffset. Then in
	relocateMethodsPreCompaction (actually in
	relocateIfCallOrMethodReference:mcpc:delta:) restore the usage counts of
	used PICs. Finally in compactCompiledCode, clear the blockEntryOffset
	of the unused PICs; they will then have a zero count and be reclaimed in
	the next code compaction. */

	/* CogMethodZone>>#savePICUsageCount: */
static void NoDbgRegParms
savePICUsageCount(CogMethod *cogMethod)
{
	if (((cogMethod->cmType)) == CMClosedPIC) {
		(cogMethod->blockEntryOffset = (cogMethod->cmUsageCount));
		(cogMethod->cmUsageCount = 0);
	}
}

	/* CogMethodZone>>#voidOpenPICList */
static void
voidOpenPICList(void)
{
	openPICList = null;
}

	/* CogMethodZone>>#voidYoungReferrersPostTenureAll */
static void
voidYoungReferrersPostTenureAll(void)
{
    CogMethod *cogMethod;
    usqInt pointer;

	assert(youngReferrers <= limitAddress);
	pointer = youngReferrers;
	while (pointer < limitAddress) {
		cogMethod = ((CogMethod *) (longAt(pointer)));
		if (((cogMethod->cmType)) != CMFree) {
			(cogMethod->cmRefersToYoung = 0);
		}
		pointer += BytesPerWord;
	}
	youngReferrers = limitAddress;
}

	/* CogMethodZone>>#whereIsMaybeCodeThing: */
char *
whereIsMaybeCodeThing(sqInt anOop)
{
	if (oopisGreaterThanOrEqualToandLessThan(anOop, codeBase, limitAddress)) {
		if (oopisLessThan(anOop, methodZoneBase)) {
			return " is in generated runtime";
		}
		if (oopisLessThan(anOop, mzFreeStart)) {
			return " is in generated methods";
		}
		if (oopisLessThan(anOop, youngReferrers)) {
			return " is in code zone";
		}
		return " is in young referrers";
	}
	return null;
}

	/* CogMIPSELCompiler>>#addiuR:R:C: */
static sqInt NoDbgRegParms
addiuRRC(AbstractInstruction * self_in_addiuRRC, sqInt destReg, sqInt srcReg, sqInt imm)
{
	return itypersrtsignedImmediate(self_in_addiuRRC, ADDIU, srcReg, destReg, imm);
}

	/* CogMIPSELCompiler>>#adduR:R:R: */
static sqInt NoDbgRegParms
adduRRR(AbstractInstruction * self_in_adduRRR, sqInt destReg, sqInt leftReg, sqInt rightReg)
{
	return rtypersrtrdsafunct(self_in_adduRRR, SPECIAL, leftReg, rightReg, destReg, 0, ADDU);
}

	/* CogMIPSELCompiler>>#andiR:R:C: */
static sqInt NoDbgRegParms
andiRRC(AbstractInstruction * self_in_andiRRC, sqInt destReg, sqInt srcReg, sqInt imm)
{
	return itypersrteitherImmediate(self_in_andiRRC, ANDI, srcReg, destReg, imm);
}

	/* CogMIPSELCompiler>>#andR:R:R: */
static sqInt NoDbgRegParms
andRRR(AbstractInstruction * self_in_andRRR, sqInt destReg, sqInt leftReg, sqInt rightReg)
{
	return rtypersrtrdsafunct(self_in_andRRR, SPECIAL, leftReg, rightReg, destReg, 0, AND);
}

	/* CogMIPSELCompiler>>#beqR:R:offset: */
static sqInt NoDbgRegParms
beqRRoffset(AbstractInstruction * self_in_beqRRoffset, sqInt leftReg, sqInt rightReg, sqInt offset)
{
	assert((offset & 3) == 0);
	assert(((offset >= -131072) && (offset <= 0x1FFFF)));
	return itypersrtsignedImmediate(self_in_beqRRoffset, BEQ, leftReg, rightReg, ((sqInt) offset) >> 2);
}

	/* CogMIPSELCompiler>>#bgezR:offset: */
static sqInt NoDbgRegParms
bgezRoffset(AbstractInstruction * self_in_bgezRoffset, sqInt cmpReg, sqInt offset)
{
	assert((offset & 3) == 0);
	assert(((offset >= -131072) && (offset <= 0x1FFFF)));
	return itypersrtsignedImmediate(self_in_bgezRoffset, REGIMM, cmpReg, BGEZ, ((sqInt) offset) >> 2);
}

	/* CogMIPSELCompiler>>#bgtzR:offset: */
static sqInt NoDbgRegParms
bgtzRoffset(AbstractInstruction * self_in_bgtzRoffset, sqInt cmpReg, sqInt offset)
{
	assert((offset & 3) == 0);
	assert(((offset >= -131072) && (offset <= 0x1FFFF)));
	return itypersrtsignedImmediate(self_in_bgtzRoffset, BGTZ, cmpReg, 0, ((sqInt) offset) >> 2);
}

	/* CogMIPSELCompiler>>#blezR:offset: */
static sqInt NoDbgRegParms
blezRoffset(AbstractInstruction * self_in_blezRoffset, sqInt cmpReg, sqInt offset)
{
	assert((offset & 3) == 0);
	assert(((offset >= -131072) && (offset <= 0x1FFFF)));
	return itypersrtsignedImmediate(self_in_blezRoffset, BLEZ, cmpReg, 0, ((sqInt) offset) >> 2);
}

	/* CogMIPSELCompiler>>#bltzR:offset: */
static sqInt NoDbgRegParms
bltzRoffset(AbstractInstruction * self_in_bltzRoffset, sqInt cmpReg, sqInt offset)
{
	assert((offset & 3) == 0);
	assert(((offset >= -131072) && (offset <= 0x1FFFF)));
	return itypersrtsignedImmediate(self_in_bltzRoffset, REGIMM, cmpReg, BLTZ, ((sqInt) offset) >> 2);
}

	/* CogMIPSELCompiler>>#bneR:R:offset: */
static sqInt NoDbgRegParms
bneRRoffset(AbstractInstruction * self_in_bneRRoffset, sqInt leftReg, sqInt rightReg, sqInt offset)
{
	assert((offset & 3) == 0);
	assert(((offset >= -131072) && (offset <= 0x1FFFF)));
	return itypersrtsignedImmediate(self_in_bneRRoffset, BNE, leftReg, rightReg, ((sqInt) offset) >> 2);
}

	/* CogMIPSELCompiler>>#callInstructionByteSize */
static sqInt NoDbgRegParms
callInstructionByteSize(AbstractInstruction * self_in_callInstructionByteSize)
{
	flag("todo");
	return 16;
}


/*	csra - 16:	lui t9, high
	csra - 12:	ori t9, low
	csra - 8:	jalr t9
	csra - 4:	nop (delay slot) */

	/* CogMIPSELCompiler>>#callTargetFromReturnAddress: */
static usqInt NoDbgRegParms
callTargetFromReturnAddress(AbstractInstruction * self_in_callTargetFromReturnAddress, sqInt callSiteReturnAddress)
{
	assert((opcodeAtAddress(self_in_callTargetFromReturnAddress, callSiteReturnAddress - 16)) == LUI);
	assert((opcodeAtAddress(self_in_callTargetFromReturnAddress, callSiteReturnAddress - 12)) == ORI);
	assert((opcodeAtAddress(self_in_callTargetFromReturnAddress, callSiteReturnAddress - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_callTargetFromReturnAddress, callSiteReturnAddress - 8)) == JALR);
	assert((longAt(callSiteReturnAddress - 4)) == (nop(self_in_callTargetFromReturnAddress)));
	return literalAtAddress(self_in_callTargetFromReturnAddress, callSiteReturnAddress - 12);
}

	/* CogMIPSELCompiler>>#cmpC32RTempByteSize */
static sqInt NoDbgRegParms
cmpC32RTempByteSize(AbstractInstruction * self_in_cmpC32RTempByteSize)
{
	return 8;
}


/*	Each MIPS instruction has 4 bytes. Many abstract opcodes need more than
	one instruction. Instructions that refer to constants and/or literals
	depend on literals
	being stored in-line or out-of-line.
	
	N.B. The ^N forms are to get around the bytecode compiler's long branch
	limits which are exceeded when each case jumps around the otherwise. */

	/* CogMIPSELCompiler>>#computeMaximumSize */
static sqInt NoDbgRegParms
computeMaximumSize(AbstractInstruction * self_in_computeMaximumSize)
{
	
	switch ((self_in_computeMaximumSize->opcode)) {
	case BrEqualRR:
	case BrNotEqualRR:
	case JumpR:
	case Jump:
	case JumpZero:
	case JumpNonZero:
	case JumpNegative:
	case JumpNonNegative:
	case JumpOverflow:
	case JumpNoOverflow:
	case JumpCarry:
	case JumpNoCarry:
	case JumpLess:
	case JumpGreaterOrEqual:
	case JumpGreater:
	case JumpLessOrEqual:
	case JumpBelow:
	case JumpAboveOrEqual:
	case JumpAbove:
	case JumpBelowOrEqual:
	case JumpFPEqual:
	case JumpFPNotEqual:
	case JumpFPLess:
	case JumpFPGreaterOrEqual:
	case JumpFPGreater:
	case JumpFPLessOrEqual:
	case JumpFPOrdered:
	case JumpFPUnordered:
	case RetN:
	case MoveCqR:
	case MoveCwR:
	case MoveXbrRR:
	case MoveRXbrR:
	case PopR:
	case PushR:
	case ConvertRRd:
		return 8;

	case BrUnsignedLessRR:
	case BrUnsignedLessEqualRR:
	case BrUnsignedGreaterRR:
	case BrUnsignedGreaterEqualRR:
	case BrSignedLessRR:
	case BrSignedLessEqualRR:
	case BrSignedGreaterRR:
	case BrSignedGreaterEqualRR:
	case AddCqR:
	case AndCqRR:
	case OrCqR:
	case SubCqR:
	case TstCqR:
	case XorCqR:
	case AddCwR:
	case AndCwR:
	case OrCwR:
	case SubCwR:
	case XorCwR:
	case LoadEffectiveAddressMwrR:
	case MoveXwrRR:
	case MoveRXwrR:
	case PrefetchAw:
		return 12;

	case BrLongEqualRR:
	case BrLongNotEqualRR:
	case AndCqR:
	case MoveRMwr:
	case MoveMwrR:
	case PushCw:
	case PushCq:
		return 16;

	case MulRR:
	case DivRR:
	case MoveLowR:
	case MoveHighR:
	case Literal:
	case Fill32:
	case Nop:
	case Stop:
	case AddRR:
	case AndRR:
	case OrRR:
	case XorRR:
	case SubRR:
	case NegateR:
	case LogicalShiftLeftCqR:
	case LogicalShiftRightCqR:
	case ArithmeticShiftRightCqR:
	case LogicalShiftLeftRR:
	case LogicalShiftRightRR:
	case ArithmeticShiftRightRR:
	case AddRdRd:
	case CmpRdRd:
	case SubRdRd:
	case MulRdRd:
	case DivRdRd:
	case SqrtRd:
	case MoveRR:
	case MoveRdRd:
	case MoveMbrR:
	case MoveRMbr:
	case MoveM16rR:
	case MoveRM16r:
		return 4;

	case Label:
		return 0;

	case AlignmentNops:
		return (((self_in_computeMaximumSize->operands))[0]) - 4;

	case Call:
	case CallFull:
	case JumpFull:
	case JumpLong:
	case JumpLongZero:
	case JumpLongNonZero:
		return 8 /* literalLoadInstructionBytes */ + 8;

	case CmpCqR:
	case CmpCwR:
	case AddCheckOverflowCqR:
	case SubCheckOverflowCqR:
		return 28;

	case CmpRR:
	case AddCheckOverflowRR:
	case SubCheckOverflowRR:
	case MulCheckOverflowRR:
		return 20;

	case MoveAwR:
	case MoveAbR:
		return (((((self_in_computeMaximumSize->operands))[0]) != null)
		 && ((((varBaseAddress()) - (1U << 15)) < (((self_in_computeMaximumSize->operands))[0]))
		 && ((((self_in_computeMaximumSize->operands))[0]) < ((varBaseAddress()) + (1U << 15))))
			? 4
			: 8 /* literalLoadInstructionBytes */ + 4);

	case MoveRAw:
	case MoveRAb:
		return (((((self_in_computeMaximumSize->operands))[1]) != null)
		 && ((((varBaseAddress()) - (1U << 15)) < (((self_in_computeMaximumSize->operands))[1]))
		 && ((((self_in_computeMaximumSize->operands))[1]) < ((varBaseAddress()) + (1U << 15))))
			? 4
			: 8 /* literalLoadInstructionBytes */ + 4);

	case MoveRdM64r:
	case MoveM64rRd:
		return 8 /* literalLoadInstructionBytes */ + 4;

	default:
		error("Case not found and no otherwise clause");
	}
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeAddCheckOverflowCqR */
static usqInt NoDbgRegParms
concretizeAddCheckOverflowCqR(AbstractInstruction * self_in_concretizeAddCheckOverflowCqR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    sqInt aWord3;
    sqInt aWord4;
    sqInt aWord5;
    sqInt aWord6;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightImm;

	rightImm = ((self_in_concretizeAddCheckOverflowCqR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeAddCheckOverflowCqR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizeAddCheckOverflowCqR, AT, high16BitsOf(self_in_concretizeAddCheckOverflowCqR, rightImm));
	((self_in_concretizeAddCheckOverflowCqR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizeAddCheckOverflowCqR, AT, AT, low16BitsOf(self_in_concretizeAddCheckOverflowCqR, rightImm));
	((self_in_concretizeAddCheckOverflowCqR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = adduRRR(self_in_concretizeAddCheckOverflowCqR, OverflowTemp1, leftReg, ZR);
	((self_in_concretizeAddCheckOverflowCqR->machineCode))[8 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	aWord3 = adduRRR(self_in_concretizeAddCheckOverflowCqR, destReg, leftReg, AT);
	((self_in_concretizeAddCheckOverflowCqR->machineCode))[12 / 4] = aWord3;
	/* begin machineCodeAt:put: */
	aWord4 = xorRRR(self_in_concretizeAddCheckOverflowCqR, OverflowTemp2, destReg, AT);
	((self_in_concretizeAddCheckOverflowCqR->machineCode))[16 / 4] = aWord4;
	/* begin machineCodeAt:put: */
	aWord5 = xorRRR(self_in_concretizeAddCheckOverflowCqR, OverflowTemp1, destReg, OverflowTemp1);
	((self_in_concretizeAddCheckOverflowCqR->machineCode))[20 / 4] = aWord5;
	/* begin machineCodeAt:put: */
	aWord6 = andRRR(self_in_concretizeAddCheckOverflowCqR, Overflow, OverflowTemp1, OverflowTemp2);
	((self_in_concretizeAddCheckOverflowCqR->machineCode))[24 / 4] = aWord6;
	return ((self_in_concretizeAddCheckOverflowCqR->machineCodeSize) = 28);
}

	/* CogMIPSELCompiler>>#concretizeAddCheckOverflowRR */
static usqInt NoDbgRegParms
concretizeAddCheckOverflowRR(AbstractInstruction * self_in_concretizeAddCheckOverflowRR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    sqInt aWord3;
    sqInt aWord4;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightReg;

	rightReg = ((self_in_concretizeAddCheckOverflowRR->operands))[0];

	/* Save original LHS */
	destReg = (leftReg = ((self_in_concretizeAddCheckOverflowRR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = adduRRR(self_in_concretizeAddCheckOverflowRR, OverflowTemp1, leftReg, ZR);
	((self_in_concretizeAddCheckOverflowRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = adduRRR(self_in_concretizeAddCheckOverflowRR, destReg, leftReg, rightReg);
	((self_in_concretizeAddCheckOverflowRR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = xorRRR(self_in_concretizeAddCheckOverflowRR, OverflowTemp2, destReg, rightReg);
	((self_in_concretizeAddCheckOverflowRR->machineCode))[8 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	aWord3 = xorRRR(self_in_concretizeAddCheckOverflowRR, OverflowTemp1, destReg, OverflowTemp1);
	((self_in_concretizeAddCheckOverflowRR->machineCode))[12 / 4] = aWord3;
	/* begin machineCodeAt:put: */
	aWord4 = andRRR(self_in_concretizeAddCheckOverflowRR, Overflow, OverflowTemp1, OverflowTemp2);
	((self_in_concretizeAddCheckOverflowRR->machineCode))[16 / 4] = aWord4;
	return ((self_in_concretizeAddCheckOverflowRR->machineCodeSize) = 20);
}

	/* CogMIPSELCompiler>>#concretizeAddCqR */
static usqInt NoDbgRegParms
concretizeAddCqR(AbstractInstruction * self_in_concretizeAddCqR)
{
    sqInt aWord;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightImm;

	rightImm = ((self_in_concretizeAddCqR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeAddCqR->operands))[1]);
	if (!(((rightImm >= -32768) && (rightImm <= 0x7FFF)))) {
		return concretizeAddCwR(self_in_concretizeAddCqR);
	}
	/* begin machineCodeAt:put: */
	aWord = addiuRRC(self_in_concretizeAddCqR, destReg, leftReg, rightImm);
	((self_in_concretizeAddCqR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeAddCqR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeAddCwR */
static usqInt NoDbgRegParms
concretizeAddCwR(AbstractInstruction * self_in_concretizeAddCwR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightImm;

	rightImm = ((self_in_concretizeAddCwR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeAddCwR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizeAddCwR, AT, high16BitsOf(self_in_concretizeAddCwR, rightImm));
	((self_in_concretizeAddCwR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizeAddCwR, AT, AT, low16BitsOf(self_in_concretizeAddCwR, rightImm));
	((self_in_concretizeAddCwR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = adduRRR(self_in_concretizeAddCwR, destReg, leftReg, AT);
	((self_in_concretizeAddCwR->machineCode))[8 / 4] = aWord2;
	return ((self_in_concretizeAddCwR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeAddRR */
static usqInt NoDbgRegParms
concretizeAddRR(AbstractInstruction * self_in_concretizeAddRR)
{
    sqInt aWord;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightReg;

	rightReg = ((self_in_concretizeAddRR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeAddRR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = adduRRR(self_in_concretizeAddRR, destReg, leftReg, rightReg);
	((self_in_concretizeAddRR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeAddRR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeAlignmentNops */
static AbstractInstruction * NoDbgRegParms
concretizeAlignmentNops(AbstractInstruction * self_in_concretizeAlignmentNops)
{
    sqInt p;

	assert((((self_in_concretizeAlignmentNops->machineCodeSize)) % 4) == 0);
	for (p = 0; p < ((self_in_concretizeAlignmentNops->machineCodeSize)); p += 4) {
		/* begin machineCodeAt:put: */
		((self_in_concretizeAlignmentNops->machineCode))[p / 4] = 0 /* nop */;
	}
	return self_in_concretizeAlignmentNops;
}

	/* CogMIPSELCompiler>>#concretizeAndCqR */
static usqInt NoDbgRegParms
concretizeAndCqR(AbstractInstruction * self_in_concretizeAndCqR)
{
    sqInt aWord;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightImm;

	rightImm = ((self_in_concretizeAndCqR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeAndCqR->operands))[1]);
	if (!(((rightImm >= -32768) && (rightImm <= 0x7FFF)))) {
		return concretizeAndCwR(self_in_concretizeAndCqR);
	}
	/* begin machineCodeAt:put: */
	aWord = andiRRC(self_in_concretizeAndCqR, destReg, leftReg, rightImm);
	((self_in_concretizeAndCqR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeAndCqR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeAndCqRR */
static usqInt NoDbgRegParms
concretizeAndCqRR(AbstractInstruction * self_in_concretizeAndCqRR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    usqInt dstReg;
    usqInt srcReg;
    usqInt value;

	value = ((self_in_concretizeAndCqRR->operands))[0];
	srcReg = ((self_in_concretizeAndCqRR->operands))[1];
	dstReg = ((self_in_concretizeAndCqRR->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizeAndCqRR, AT, high16BitsOf(self_in_concretizeAndCqRR, value));
	((self_in_concretizeAndCqRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizeAndCqRR, AT, AT, low16BitsOf(self_in_concretizeAndCqRR, value));
	((self_in_concretizeAndCqRR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = andRRR(self_in_concretizeAndCqRR, dstReg, srcReg, AT);
	((self_in_concretizeAndCqRR->machineCode))[8 / 4] = aWord2;
	return ((self_in_concretizeAndCqRR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeAndCwR */
static usqInt NoDbgRegParms
concretizeAndCwR(AbstractInstruction * self_in_concretizeAndCwR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightImm;

	rightImm = ((self_in_concretizeAndCwR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeAndCwR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizeAndCwR, AT, high16BitsOf(self_in_concretizeAndCwR, rightImm));
	((self_in_concretizeAndCwR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizeAndCwR, AT, AT, low16BitsOf(self_in_concretizeAndCwR, rightImm));
	((self_in_concretizeAndCwR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = andRRR(self_in_concretizeAndCwR, destReg, leftReg, AT);
	((self_in_concretizeAndCwR->machineCode))[8 / 4] = aWord2;
	return ((self_in_concretizeAndCwR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeAndRR */
static usqInt NoDbgRegParms
concretizeAndRR(AbstractInstruction * self_in_concretizeAndRR)
{
    sqInt aWord;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightReg;

	rightReg = ((self_in_concretizeAndRR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeAndRR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = andRRR(self_in_concretizeAndRR, destReg, leftReg, rightReg);
	((self_in_concretizeAndRR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeAndRR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeArithmeticShiftRightCqR */
static usqInt NoDbgRegParms
concretizeArithmeticShiftRightCqR(AbstractInstruction * self_in_concretizeArithmeticShiftRightCqR)
{
    sqInt aWord;
    sqInt distance;
    usqInt reg;

	distance = (((((self_in_concretizeArithmeticShiftRightCqR->operands))[0]) < 0x1F) ? (((self_in_concretizeArithmeticShiftRightCqR->operands))[0]) : 0x1F);
	reg = ((self_in_concretizeArithmeticShiftRightCqR->operands))[1];
	/* begin machineCodeAt:put: */
	aWord = sraRRC(self_in_concretizeArithmeticShiftRightCqR, reg, reg, distance);
	((self_in_concretizeArithmeticShiftRightCqR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeArithmeticShiftRightCqR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeArithmeticShiftRightRR */
static usqInt NoDbgRegParms
concretizeArithmeticShiftRightRR(AbstractInstruction * self_in_concretizeArithmeticShiftRightRR)
{
    sqInt aWord;
    usqInt destReg;
    usqInt distReg;

	distReg = ((self_in_concretizeArithmeticShiftRightRR->operands))[0];
	destReg = ((self_in_concretizeArithmeticShiftRightRR->operands))[1];
	/* begin machineCodeAt:put: */
	aWord = sravRRR(self_in_concretizeArithmeticShiftRightRR, destReg, destReg, distReg);
	((self_in_concretizeArithmeticShiftRightRR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeArithmeticShiftRightRR->machineCodeSize) = 4);
}


/*	Generate concrete machine code for the instruction at actualAddress,
	setting machineCodeSize, and answer the following address. */
/*	Generate concrete machine code for the instruction at actualAddress,
	setting machineCodeSize, and answer the following address. */

	/* CogMIPSELCompiler>>#concretizeAt: */
static sqInt NoDbgRegParms
concretizeAt(AbstractInstruction * self_in_concretizeAt, sqInt actualAddress)
{
	assert((actualAddress % 4) == 0);
	(self_in_concretizeAt->address) = actualAddress;
	dispatchConcretize(self_in_concretizeAt);
	assert((((self_in_concretizeAt->maxSize)) == null)
	 || (((self_in_concretizeAt->maxSize)) >= ((self_in_concretizeAt->machineCodeSize))));
	return actualAddress + ((self_in_concretizeAt->machineCodeSize));
}

	/* CogMIPSELCompiler>>#concretizeBrEqualRR */
static usqInt NoDbgRegParms
concretizeBrEqualRR(AbstractInstruction * self_in_concretizeBrEqualRR)
{
    sqInt aWord;
    AbstractInstruction *jumpTarget;
    AbstractInstruction *jumpTarget1;
    usqInt leftReg;
    sqInt offset;
    usqInt rightReg;

	/* begin computeJumpTargetOffsetPlus: */
	jumpTarget1 = ((AbstractInstruction *) (((self_in_concretizeBrEqualRR->operands))[0]));
	assertSaneJumpTarget(jumpTarget1);
	if ((addressIsInInstructions(jumpTarget1))
	 || (jumpTarget1 == (methodLabel()))) {
		jumpTarget1 = ((AbstractInstruction *) ((jumpTarget1->address)));
	}
	assert(jumpTarget1 != 0);
	jumpTarget = jumpTarget1;
	offset = (((int) jumpTarget)) - (((int) (((self_in_concretizeBrEqualRR->address)) + 4)));
	leftReg = ((self_in_concretizeBrEqualRR->operands))[1];
	rightReg = ((self_in_concretizeBrEqualRR->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = beqRRoffset(self_in_concretizeBrEqualRR, leftReg, rightReg, offset);
	((self_in_concretizeBrEqualRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrEqualRR->machineCode))[4 / 4] = 0 /* nop */;
	return ((self_in_concretizeBrEqualRR->machineCodeSize) = 8);
}

	/* CogMIPSELCompiler>>#concretizeBrLongEqualRR */
static usqInt NoDbgRegParms
concretizeBrLongEqualRR(AbstractInstruction * self_in_concretizeBrLongEqualRR)
{
    sqInt aWord;
    sqInt aWord1;
    AbstractInstruction *jumpTarget;
    usqInt jumpTargetAddr;
    AbstractInstruction *jumpTargetInstruction;
    usqInt leftReg;
    usqInt rightReg;

	/* begin longJumpTargetAddress */
	jumpTarget = ((AbstractInstruction *) (((self_in_concretizeBrLongEqualRR->operands))[0]));
	if ((addressIsInInstructions(jumpTarget))
	 || (jumpTarget == (methodLabel()))) {
		jumpTarget = ((AbstractInstruction *) ((jumpTarget->address)));
	}
	assert(jumpTarget != 0);
	jumpTargetInstruction = jumpTarget;
	flag("todo");
	jumpTargetAddr = (((usqInt)jumpTargetInstruction)) & 0xFFFFFFF;
	leftReg = ((self_in_concretizeBrLongEqualRR->operands))[1];
	rightReg = ((self_in_concretizeBrLongEqualRR->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = bneRRoffset(self_in_concretizeBrLongEqualRR, leftReg, rightReg, 12);
	((self_in_concretizeBrLongEqualRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrLongEqualRR->machineCode))[4 / 4] = 0 /* nop */;
	/* begin machineCodeAt:put: */
	aWord1 = jA(self_in_concretizeBrLongEqualRR, jumpTargetAddr);
	((self_in_concretizeBrLongEqualRR->machineCode))[8 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrLongEqualRR->machineCode))[12 / 4] = 0 /* nop */;
	return ((self_in_concretizeBrLongEqualRR->machineCodeSize) = 16);
}

	/* CogMIPSELCompiler>>#concretizeBrLongNotEqualRR */
static usqInt NoDbgRegParms
concretizeBrLongNotEqualRR(AbstractInstruction * self_in_concretizeBrLongNotEqualRR)
{
    sqInt aWord;
    sqInt aWord1;
    AbstractInstruction *jumpTarget;
    usqInt jumpTargetAddr;
    AbstractInstruction *jumpTargetInstruction;
    usqInt leftReg;
    usqInt rightReg;

	/* begin longJumpTargetAddress */
	jumpTarget = ((AbstractInstruction *) (((self_in_concretizeBrLongNotEqualRR->operands))[0]));
	if ((addressIsInInstructions(jumpTarget))
	 || (jumpTarget == (methodLabel()))) {
		jumpTarget = ((AbstractInstruction *) ((jumpTarget->address)));
	}
	assert(jumpTarget != 0);
	jumpTargetInstruction = jumpTarget;
	flag("todo");
	jumpTargetAddr = (((usqInt)jumpTargetInstruction)) & 0xFFFFFFF;
	leftReg = ((self_in_concretizeBrLongNotEqualRR->operands))[1];
	rightReg = ((self_in_concretizeBrLongNotEqualRR->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = beqRRoffset(self_in_concretizeBrLongNotEqualRR, leftReg, rightReg, 12);
	((self_in_concretizeBrLongNotEqualRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrLongNotEqualRR->machineCode))[4 / 4] = 0 /* nop */;
	/* begin machineCodeAt:put: */
	aWord1 = jA(self_in_concretizeBrLongNotEqualRR, jumpTargetAddr);
	((self_in_concretizeBrLongNotEqualRR->machineCode))[8 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrLongNotEqualRR->machineCode))[12 / 4] = 0 /* nop */;
	return ((self_in_concretizeBrLongNotEqualRR->machineCodeSize) = 16);
}

	/* CogMIPSELCompiler>>#concretizeBrNotEqualRR */
static usqInt NoDbgRegParms
concretizeBrNotEqualRR(AbstractInstruction * self_in_concretizeBrNotEqualRR)
{
    sqInt aWord;
    AbstractInstruction *jumpTarget;
    AbstractInstruction *jumpTarget1;
    usqInt leftReg;
    sqInt offset;
    usqInt rightReg;

	/* begin computeJumpTargetOffsetPlus: */
	jumpTarget1 = ((AbstractInstruction *) (((self_in_concretizeBrNotEqualRR->operands))[0]));
	assertSaneJumpTarget(jumpTarget1);
	if ((addressIsInInstructions(jumpTarget1))
	 || (jumpTarget1 == (methodLabel()))) {
		jumpTarget1 = ((AbstractInstruction *) ((jumpTarget1->address)));
	}
	assert(jumpTarget1 != 0);
	jumpTarget = jumpTarget1;
	offset = (((int) jumpTarget)) - (((int) (((self_in_concretizeBrNotEqualRR->address)) + 4)));
	leftReg = ((self_in_concretizeBrNotEqualRR->operands))[1];
	rightReg = ((self_in_concretizeBrNotEqualRR->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = bneRRoffset(self_in_concretizeBrNotEqualRR, leftReg, rightReg, offset);
	((self_in_concretizeBrNotEqualRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrNotEqualRR->machineCode))[4 / 4] = 0 /* nop */;
	return ((self_in_concretizeBrNotEqualRR->machineCodeSize) = 8);
}

	/* CogMIPSELCompiler>>#concretizeBrSignedGreaterEqualRR */
static usqInt NoDbgRegParms
concretizeBrSignedGreaterEqualRR(AbstractInstruction * self_in_concretizeBrSignedGreaterEqualRR)
{
    sqInt aWord;
    sqInt aWord1;
    AbstractInstruction *jumpTarget;
    AbstractInstruction *jumpTarget1;
    usqInt leftReg;
    sqInt offset;
    usqInt rightReg;

	/* begin computeJumpTargetOffsetPlus: */
	jumpTarget1 = ((AbstractInstruction *) (((self_in_concretizeBrSignedGreaterEqualRR->operands))[0]));
	assertSaneJumpTarget(jumpTarget1);
	if ((addressIsInInstructions(jumpTarget1))
	 || (jumpTarget1 == (methodLabel()))) {
		jumpTarget1 = ((AbstractInstruction *) ((jumpTarget1->address)));
	}
	assert(jumpTarget1 != 0);
	jumpTarget = jumpTarget1;
	offset = (((int) jumpTarget)) - (((int) (((self_in_concretizeBrSignedGreaterEqualRR->address)) + 8)));
	leftReg = ((self_in_concretizeBrSignedGreaterEqualRR->operands))[1];
	rightReg = ((self_in_concretizeBrSignedGreaterEqualRR->operands))[2];
	assert(leftReg != BranchTemp);
	assert(rightReg != BranchTemp);
	/* begin machineCodeAt:put: */
	aWord = sltRRR(self_in_concretizeBrSignedGreaterEqualRR, BranchTemp, leftReg, rightReg);
	((self_in_concretizeBrSignedGreaterEqualRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = beqRRoffset(self_in_concretizeBrSignedGreaterEqualRR, BranchTemp, ZR, offset);
	((self_in_concretizeBrSignedGreaterEqualRR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrSignedGreaterEqualRR->machineCode))[8 / 4] = 0 /* nop */;
	return ((self_in_concretizeBrSignedGreaterEqualRR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeBrSignedGreaterRR */
static usqInt NoDbgRegParms
concretizeBrSignedGreaterRR(AbstractInstruction * self_in_concretizeBrSignedGreaterRR)
{
    sqInt aWord;
    sqInt aWord1;
    AbstractInstruction *jumpTarget;
    AbstractInstruction *jumpTarget1;
    usqInt leftReg;
    sqInt offset;
    usqInt rightReg;

	/* begin computeJumpTargetOffsetPlus: */
	jumpTarget1 = ((AbstractInstruction *) (((self_in_concretizeBrSignedGreaterRR->operands))[0]));
	assertSaneJumpTarget(jumpTarget1);
	if ((addressIsInInstructions(jumpTarget1))
	 || (jumpTarget1 == (methodLabel()))) {
		jumpTarget1 = ((AbstractInstruction *) ((jumpTarget1->address)));
	}
	assert(jumpTarget1 != 0);
	jumpTarget = jumpTarget1;
	offset = (((int) jumpTarget)) - (((int) (((self_in_concretizeBrSignedGreaterRR->address)) + 8)));
	leftReg = ((self_in_concretizeBrSignedGreaterRR->operands))[1];
	rightReg = ((self_in_concretizeBrSignedGreaterRR->operands))[2];
	assert(leftReg != BranchTemp);
	assert(rightReg != BranchTemp);
	/* begin machineCodeAt:put: */
	aWord = sltRRR(self_in_concretizeBrSignedGreaterRR, BranchTemp, rightReg, leftReg);
	((self_in_concretizeBrSignedGreaterRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = bneRRoffset(self_in_concretizeBrSignedGreaterRR, BranchTemp, ZR, offset);
	((self_in_concretizeBrSignedGreaterRR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrSignedGreaterRR->machineCode))[8 / 4] = 0 /* nop */;
	return ((self_in_concretizeBrSignedGreaterRR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeBrSignedLessEqualRR */
static usqInt NoDbgRegParms
concretizeBrSignedLessEqualRR(AbstractInstruction * self_in_concretizeBrSignedLessEqualRR)
{
    sqInt aWord;
    sqInt aWord1;
    AbstractInstruction *jumpTarget;
    AbstractInstruction *jumpTarget1;
    usqInt leftReg;
    sqInt offset;
    usqInt rightReg;

	/* begin computeJumpTargetOffsetPlus: */
	jumpTarget1 = ((AbstractInstruction *) (((self_in_concretizeBrSignedLessEqualRR->operands))[0]));
	assertSaneJumpTarget(jumpTarget1);
	if ((addressIsInInstructions(jumpTarget1))
	 || (jumpTarget1 == (methodLabel()))) {
		jumpTarget1 = ((AbstractInstruction *) ((jumpTarget1->address)));
	}
	assert(jumpTarget1 != 0);
	jumpTarget = jumpTarget1;
	offset = (((int) jumpTarget)) - (((int) (((self_in_concretizeBrSignedLessEqualRR->address)) + 8)));
	leftReg = ((self_in_concretizeBrSignedLessEqualRR->operands))[1];
	rightReg = ((self_in_concretizeBrSignedLessEqualRR->operands))[2];
	assert(leftReg != BranchTemp);
	assert(rightReg != BranchTemp);
	/* begin machineCodeAt:put: */
	aWord = sltRRR(self_in_concretizeBrSignedLessEqualRR, BranchTemp, rightReg, leftReg);
	((self_in_concretizeBrSignedLessEqualRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = beqRRoffset(self_in_concretizeBrSignedLessEqualRR, BranchTemp, ZR, offset);
	((self_in_concretizeBrSignedLessEqualRR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrSignedLessEqualRR->machineCode))[8 / 4] = 0 /* nop */;
	return ((self_in_concretizeBrSignedLessEqualRR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeBrSignedLessRR */
static usqInt NoDbgRegParms
concretizeBrSignedLessRR(AbstractInstruction * self_in_concretizeBrSignedLessRR)
{
    sqInt aWord;
    sqInt aWord1;
    AbstractInstruction *jumpTarget;
    AbstractInstruction *jumpTarget1;
    usqInt leftReg;
    sqInt offset;
    usqInt rightReg;

	/* begin computeJumpTargetOffsetPlus: */
	jumpTarget1 = ((AbstractInstruction *) (((self_in_concretizeBrSignedLessRR->operands))[0]));
	assertSaneJumpTarget(jumpTarget1);
	if ((addressIsInInstructions(jumpTarget1))
	 || (jumpTarget1 == (methodLabel()))) {
		jumpTarget1 = ((AbstractInstruction *) ((jumpTarget1->address)));
	}
	assert(jumpTarget1 != 0);
	jumpTarget = jumpTarget1;
	offset = (((int) jumpTarget)) - (((int) (((self_in_concretizeBrSignedLessRR->address)) + 8)));
	leftReg = ((self_in_concretizeBrSignedLessRR->operands))[1];
	rightReg = ((self_in_concretizeBrSignedLessRR->operands))[2];
	assert(leftReg != BranchTemp);
	assert(rightReg != BranchTemp);
	/* begin machineCodeAt:put: */
	aWord = sltRRR(self_in_concretizeBrSignedLessRR, BranchTemp, leftReg, rightReg);
	((self_in_concretizeBrSignedLessRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = bneRRoffset(self_in_concretizeBrSignedLessRR, BranchTemp, ZR, offset);
	((self_in_concretizeBrSignedLessRR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrSignedLessRR->machineCode))[8 / 4] = 0 /* nop */;
	return ((self_in_concretizeBrSignedLessRR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeBrUnsignedGreaterEqualRR */
static usqInt NoDbgRegParms
concretizeBrUnsignedGreaterEqualRR(AbstractInstruction * self_in_concretizeBrUnsignedGreaterEqualRR)
{
    sqInt aWord;
    sqInt aWord1;
    AbstractInstruction *jumpTarget;
    AbstractInstruction *jumpTarget1;
    usqInt leftReg;
    sqInt offset;
    usqInt rightReg;

	/* begin computeJumpTargetOffsetPlus: */
	jumpTarget1 = ((AbstractInstruction *) (((self_in_concretizeBrUnsignedGreaterEqualRR->operands))[0]));
	assertSaneJumpTarget(jumpTarget1);
	if ((addressIsInInstructions(jumpTarget1))
	 || (jumpTarget1 == (methodLabel()))) {
		jumpTarget1 = ((AbstractInstruction *) ((jumpTarget1->address)));
	}
	assert(jumpTarget1 != 0);
	jumpTarget = jumpTarget1;
	offset = (((int) jumpTarget)) - (((int) (((self_in_concretizeBrUnsignedGreaterEqualRR->address)) + 8)));
	leftReg = ((self_in_concretizeBrUnsignedGreaterEqualRR->operands))[1];
	rightReg = ((self_in_concretizeBrUnsignedGreaterEqualRR->operands))[2];
	assert(leftReg != BranchTemp);
	assert(rightReg != BranchTemp);
	/* begin machineCodeAt:put: */
	aWord = sltuRRR(self_in_concretizeBrUnsignedGreaterEqualRR, BranchTemp, leftReg, rightReg);
	((self_in_concretizeBrUnsignedGreaterEqualRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = beqRRoffset(self_in_concretizeBrUnsignedGreaterEqualRR, BranchTemp, ZR, offset);
	((self_in_concretizeBrUnsignedGreaterEqualRR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrUnsignedGreaterEqualRR->machineCode))[8 / 4] = 0 /* nop */;
	return ((self_in_concretizeBrUnsignedGreaterEqualRR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeBrUnsignedGreaterRR */
static usqInt NoDbgRegParms
concretizeBrUnsignedGreaterRR(AbstractInstruction * self_in_concretizeBrUnsignedGreaterRR)
{
    sqInt aWord;
    sqInt aWord1;
    AbstractInstruction *jumpTarget;
    AbstractInstruction *jumpTarget1;
    usqInt leftReg;
    sqInt offset;
    usqInt rightReg;

	/* begin computeJumpTargetOffsetPlus: */
	jumpTarget1 = ((AbstractInstruction *) (((self_in_concretizeBrUnsignedGreaterRR->operands))[0]));
	assertSaneJumpTarget(jumpTarget1);
	if ((addressIsInInstructions(jumpTarget1))
	 || (jumpTarget1 == (methodLabel()))) {
		jumpTarget1 = ((AbstractInstruction *) ((jumpTarget1->address)));
	}
	assert(jumpTarget1 != 0);
	jumpTarget = jumpTarget1;
	offset = (((int) jumpTarget)) - (((int) (((self_in_concretizeBrUnsignedGreaterRR->address)) + 8)));
	leftReg = ((self_in_concretizeBrUnsignedGreaterRR->operands))[1];
	rightReg = ((self_in_concretizeBrUnsignedGreaterRR->operands))[2];
	assert(leftReg != BranchTemp);
	assert(rightReg != BranchTemp);
	/* begin machineCodeAt:put: */
	aWord = sltuRRR(self_in_concretizeBrUnsignedGreaterRR, BranchTemp, rightReg, leftReg);
	((self_in_concretizeBrUnsignedGreaterRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = bneRRoffset(self_in_concretizeBrUnsignedGreaterRR, BranchTemp, ZR, offset);
	((self_in_concretizeBrUnsignedGreaterRR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrUnsignedGreaterRR->machineCode))[8 / 4] = 0 /* nop */;
	return ((self_in_concretizeBrUnsignedGreaterRR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeBrUnsignedLessEqualRR */
static usqInt NoDbgRegParms
concretizeBrUnsignedLessEqualRR(AbstractInstruction * self_in_concretizeBrUnsignedLessEqualRR)
{
    sqInt aWord;
    sqInt aWord1;
    AbstractInstruction *jumpTarget;
    AbstractInstruction *jumpTarget1;
    usqInt leftReg;
    sqInt offset;
    usqInt rightReg;

	/* begin computeJumpTargetOffsetPlus: */
	jumpTarget1 = ((AbstractInstruction *) (((self_in_concretizeBrUnsignedLessEqualRR->operands))[0]));
	assertSaneJumpTarget(jumpTarget1);
	if ((addressIsInInstructions(jumpTarget1))
	 || (jumpTarget1 == (methodLabel()))) {
		jumpTarget1 = ((AbstractInstruction *) ((jumpTarget1->address)));
	}
	assert(jumpTarget1 != 0);
	jumpTarget = jumpTarget1;
	offset = (((int) jumpTarget)) - (((int) (((self_in_concretizeBrUnsignedLessEqualRR->address)) + 8)));
	leftReg = ((self_in_concretizeBrUnsignedLessEqualRR->operands))[1];
	rightReg = ((self_in_concretizeBrUnsignedLessEqualRR->operands))[2];
	assert(leftReg != BranchTemp);
	assert(rightReg != BranchTemp);
	/* begin machineCodeAt:put: */
	aWord = sltuRRR(self_in_concretizeBrUnsignedLessEqualRR, BranchTemp, rightReg, leftReg);
	((self_in_concretizeBrUnsignedLessEqualRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = beqRRoffset(self_in_concretizeBrUnsignedLessEqualRR, BranchTemp, ZR, offset);
	((self_in_concretizeBrUnsignedLessEqualRR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrUnsignedLessEqualRR->machineCode))[8 / 4] = 0 /* nop */;
	return ((self_in_concretizeBrUnsignedLessEqualRR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeBrUnsignedLessRR */
static usqInt NoDbgRegParms
concretizeBrUnsignedLessRR(AbstractInstruction * self_in_concretizeBrUnsignedLessRR)
{
    sqInt aWord;
    sqInt aWord1;
    AbstractInstruction *jumpTarget;
    AbstractInstruction *jumpTarget1;
    usqInt leftReg;
    sqInt offset;
    usqInt rightReg;

	/* begin computeJumpTargetOffsetPlus: */
	jumpTarget1 = ((AbstractInstruction *) (((self_in_concretizeBrUnsignedLessRR->operands))[0]));
	assertSaneJumpTarget(jumpTarget1);
	if ((addressIsInInstructions(jumpTarget1))
	 || (jumpTarget1 == (methodLabel()))) {
		jumpTarget1 = ((AbstractInstruction *) ((jumpTarget1->address)));
	}
	assert(jumpTarget1 != 0);
	jumpTarget = jumpTarget1;
	offset = (((int) jumpTarget)) - (((int) (((self_in_concretizeBrUnsignedLessRR->address)) + 8)));
	leftReg = ((self_in_concretizeBrUnsignedLessRR->operands))[1];
	rightReg = ((self_in_concretizeBrUnsignedLessRR->operands))[2];
	assert(leftReg != BranchTemp);
	assert(rightReg != BranchTemp);
	/* begin machineCodeAt:put: */
	aWord = sltuRRR(self_in_concretizeBrUnsignedLessRR, BranchTemp, leftReg, rightReg);
	((self_in_concretizeBrUnsignedLessRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = bneRRoffset(self_in_concretizeBrUnsignedLessRR, BranchTemp, ZR, offset);
	((self_in_concretizeBrUnsignedLessRR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	((self_in_concretizeBrUnsignedLessRR->machineCode))[8 / 4] = 0 /* nop */;
	return ((self_in_concretizeBrUnsignedLessRR->machineCodeSize) = 12);
}


/*	Call is used only for calls within code-space, See CallFull for general
	anywhere in address space calling
 */
/*	Relative branches in MIPS have a displacement of +/- 131kB (signed 18
	bits), which is too small to cover
	the method zone. */

	/* CogMIPSELCompiler>>#concretizeCall */
static usqInt NoDbgRegParms
concretizeCall(AbstractInstruction * self_in_concretizeCall)
{
	return concretizeCallFull(self_in_concretizeCall);
}

	/* CogMIPSELCompiler>>#concretizeCallFull */
static usqInt NoDbgRegParms
concretizeCallFull(AbstractInstruction * self_in_concretizeCallFull)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    AbstractInstruction *jumpTarget;
    usqInt jumpTargetAddr;
    AbstractInstruction *jumpTargetInstruction;

	/* begin longJumpTargetAddress */
	jumpTarget = ((AbstractInstruction *) (((self_in_concretizeCallFull->operands))[0]));
	if ((addressIsInInstructions(jumpTarget))
	 || (jumpTarget == (methodLabel()))) {
		jumpTarget = ((AbstractInstruction *) ((jumpTarget->address)));
	}
	assert(jumpTarget != 0);
	jumpTargetInstruction = jumpTarget;
	jumpTargetAddr = ((usqInt)jumpTargetInstruction);
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizeCallFull, TargetReg, high16BitsOf(self_in_concretizeCallFull, jumpTargetAddr));
	((self_in_concretizeCallFull->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizeCallFull, TargetReg, TargetReg, low16BitsOf(self_in_concretizeCallFull, jumpTargetAddr));
	((self_in_concretizeCallFull->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = jalR(self_in_concretizeCallFull, TargetReg);
	((self_in_concretizeCallFull->machineCode))[8 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	((self_in_concretizeCallFull->machineCode))[12 / 4] = 0 /* nop */;
	return ((self_in_concretizeCallFull->machineCodeSize) = 16);
}

	/* CogMIPSELCompiler>>#concretizeCmpCqR */
static sqInt NoDbgRegParms
concretizeCmpCqR(AbstractInstruction * self_in_concretizeCmpCqR)
{
	return concretizeCmpCwR(self_in_concretizeCmpCqR);
}

	/* CogMIPSELCompiler>>#concretizeCmpCwR */
static sqInt NoDbgRegParms
concretizeCmpCwR(AbstractInstruction * self_in_concretizeCmpCwR)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeCmpRR */
static sqInt NoDbgRegParms
concretizeCmpRR(AbstractInstruction * self_in_concretizeCmpRR)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeDivRR */
static usqInt NoDbgRegParms
concretizeDivRR(AbstractInstruction * self_in_concretizeDivRR)
{
    sqInt aWord;
    usqInt dividendReg;
    usqInt divisorReg;

	dividendReg = ((self_in_concretizeDivRR->operands))[0];
	divisorReg = ((self_in_concretizeDivRR->operands))[1];
	/* begin machineCodeAt:put: */
	aWord = divRR(self_in_concretizeDivRR, dividendReg, divisorReg);
	((self_in_concretizeDivRR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeDivRR->machineCodeSize) = 4);
}


/*	fill with operand 0 according to the processor's endianness.
	You might think this is bogus and we should fill with stop instrurctions
	instead, but this is used to leave room for a CMBlock header before the
	code for a block;
	the gaps get filled in by fillInBlockHeadersAt: after code has been
	generated.  */

	/* CogMIPSELCompiler>>#concretizeFill32 */
static usqInt NoDbgRegParms
concretizeFill32(AbstractInstruction * self_in_concretizeFill32)
{
    sqInt aWord;

	/* begin machineCodeAt:put: */
	aWord = ((self_in_concretizeFill32->operands))[0];
	((self_in_concretizeFill32->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeFill32->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeJump */
static usqInt NoDbgRegParms
concretizeJump(AbstractInstruction * self_in_concretizeJump)
{
    sqInt aWord;
    AbstractInstruction *jumpTarget;
    AbstractInstruction *jumpTarget1;
    sqInt offset;

	/* begin computeJumpTargetOffsetPlus: */
	jumpTarget1 = ((AbstractInstruction *) (((self_in_concretizeJump->operands))[0]));
	assertSaneJumpTarget(jumpTarget1);
	if ((addressIsInInstructions(jumpTarget1))
	 || (jumpTarget1 == (methodLabel()))) {
		jumpTarget1 = ((AbstractInstruction *) ((jumpTarget1->address)));
	}
	assert(jumpTarget1 != 0);
	jumpTarget = jumpTarget1;
	offset = (((int) jumpTarget)) - (((int) (((self_in_concretizeJump->address)) + 4)));
	flag("BranchRange");
	/* begin machineCodeAt:put: */
	aWord = beqRRoffset(self_in_concretizeJump, ZR, ZR, offset);
	((self_in_concretizeJump->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	((self_in_concretizeJump->machineCode))[4 / 4] = 0 /* nop */;
	return ((self_in_concretizeJump->machineCodeSize) = 8);
}

	/* CogMIPSELCompiler>>#concretizeJumpFull */
static usqInt NoDbgRegParms
concretizeJumpFull(AbstractInstruction * self_in_concretizeJumpFull)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    AbstractInstruction *jumpTarget;
    usqInt jumpTargetAddr;
    AbstractInstruction *jumpTargetInstruction;

	/* begin longJumpTargetAddress */
	jumpTarget = ((AbstractInstruction *) (((self_in_concretizeJumpFull->operands))[0]));
	if ((addressIsInInstructions(jumpTarget))
	 || (jumpTarget == (methodLabel()))) {
		jumpTarget = ((AbstractInstruction *) ((jumpTarget->address)));
	}
	assert(jumpTarget != 0);
	jumpTargetInstruction = jumpTarget;
	jumpTargetAddr = ((usqInt)jumpTargetInstruction);
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizeJumpFull, TargetReg, high16BitsOf(self_in_concretizeJumpFull, jumpTargetAddr));
	((self_in_concretizeJumpFull->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizeJumpFull, TargetReg, TargetReg, low16BitsOf(self_in_concretizeJumpFull, jumpTargetAddr));
	((self_in_concretizeJumpFull->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = jR(self_in_concretizeJumpFull, TargetReg);
	((self_in_concretizeJumpFull->machineCode))[8 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	((self_in_concretizeJumpFull->machineCode))[12 / 4] = 0 /* nop */;
	return ((self_in_concretizeJumpFull->machineCodeSize) = 16);
}

	/* CogMIPSELCompiler>>#concretizeJumpLong */
static usqInt NoDbgRegParms
concretizeJumpLong(AbstractInstruction * self_in_concretizeJumpLong)
{
	return concretizeJumpFull(self_in_concretizeJumpLong);
}

	/* CogMIPSELCompiler>>#concretizeJumpLongNonZero */
static sqInt NoDbgRegParms
concretizeJumpLongNonZero(AbstractInstruction * self_in_concretizeJumpLongNonZero)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeJumpLongZero */
static sqInt NoDbgRegParms
concretizeJumpLongZero(AbstractInstruction * self_in_concretizeJumpLongZero)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeJumpNonZero */
static sqInt NoDbgRegParms
concretizeJumpNonZero(AbstractInstruction * self_in_concretizeJumpNonZero)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeJumpNoOverflow */
static sqInt NoDbgRegParms
concretizeJumpNoOverflow(AbstractInstruction * self_in_concretizeJumpNoOverflow)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeJumpOverflow */
static sqInt NoDbgRegParms
concretizeJumpOverflow(AbstractInstruction * self_in_concretizeJumpOverflow)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeJumpR */
static usqInt NoDbgRegParms
concretizeJumpR(AbstractInstruction * self_in_concretizeJumpR)
{
    sqInt aWord;
    usqInt reg;

	flag("OABI");
	reg = ((self_in_concretizeJumpR->operands))[0];
	/* begin machineCodeAt:put: */
	aWord = jR(self_in_concretizeJumpR, reg);
	((self_in_concretizeJumpR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	((self_in_concretizeJumpR->machineCode))[4 / 4] = 0 /* nop */;
	return ((self_in_concretizeJumpR->machineCodeSize) = 8);
}

	/* CogMIPSELCompiler>>#concretizeJumpSignedGreaterEqual */
static sqInt NoDbgRegParms
concretizeJumpSignedGreaterEqual(AbstractInstruction * self_in_concretizeJumpSignedGreaterEqual)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeJumpSignedGreaterThan */
static sqInt NoDbgRegParms
concretizeJumpSignedGreaterThan(AbstractInstruction * self_in_concretizeJumpSignedGreaterThan)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeJumpSignedLessEqual */
static sqInt NoDbgRegParms
concretizeJumpSignedLessEqual(AbstractInstruction * self_in_concretizeJumpSignedLessEqual)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeJumpSignedLessThan */
static sqInt NoDbgRegParms
concretizeJumpSignedLessThan(AbstractInstruction * self_in_concretizeJumpSignedLessThan)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeJumpUnsignedGreaterEqual */
static sqInt NoDbgRegParms
concretizeJumpUnsignedGreaterEqual(AbstractInstruction * self_in_concretizeJumpUnsignedGreaterEqual)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeJumpUnsignedGreaterThan */
static sqInt NoDbgRegParms
concretizeJumpUnsignedGreaterThan(AbstractInstruction * self_in_concretizeJumpUnsignedGreaterThan)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeJumpUnsignedLessEqual */
static sqInt NoDbgRegParms
concretizeJumpUnsignedLessEqual(AbstractInstruction * self_in_concretizeJumpUnsignedLessEqual)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeJumpUnsignedLessThan */
static sqInt NoDbgRegParms
concretizeJumpUnsignedLessThan(AbstractInstruction * self_in_concretizeJumpUnsignedLessThan)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeJumpZero */
static sqInt NoDbgRegParms
concretizeJumpZero(AbstractInstruction * self_in_concretizeJumpZero)
{
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeLoadEffectiveAddressMwrR */
static usqInt NoDbgRegParms
concretizeLoadEffectiveAddressMwrR(AbstractInstruction * self_in_concretizeLoadEffectiveAddressMwrR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    sqInt aWord3;
    usqInt baseReg;
    usqInt destReg;
    sqInt offset;

	offset = ((self_in_concretizeLoadEffectiveAddressMwrR->operands))[0];
	baseReg = ((self_in_concretizeLoadEffectiveAddressMwrR->operands))[1];
	destReg = ((self_in_concretizeLoadEffectiveAddressMwrR->operands))[2];
	if (isShortOffset(self_in_concretizeLoadEffectiveAddressMwrR, offset)) {
		/* begin machineCodeAt:put: */
		aWord = addiuRRC(self_in_concretizeLoadEffectiveAddressMwrR, destReg, baseReg, offset);
		((self_in_concretizeLoadEffectiveAddressMwrR->machineCode))[0 / 4] = aWord;
		return ((self_in_concretizeLoadEffectiveAddressMwrR->machineCodeSize) = 4);
	}
	/* begin machineCodeAt:put: */
	aWord1 = luiRC(self_in_concretizeLoadEffectiveAddressMwrR, AT, high16BitsOf(self_in_concretizeLoadEffectiveAddressMwrR, offset));
	((self_in_concretizeLoadEffectiveAddressMwrR->machineCode))[0 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = oriRRC(self_in_concretizeLoadEffectiveAddressMwrR, AT, AT, low16BitsOf(self_in_concretizeLoadEffectiveAddressMwrR, offset));
	((self_in_concretizeLoadEffectiveAddressMwrR->machineCode))[4 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	aWord3 = adduRRR(self_in_concretizeLoadEffectiveAddressMwrR, destReg, baseReg, AT);
	((self_in_concretizeLoadEffectiveAddressMwrR->machineCode))[8 / 4] = aWord3;
	return ((self_in_concretizeLoadEffectiveAddressMwrR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeLogicalShiftLeftCqR */
static usqInt NoDbgRegParms
concretizeLogicalShiftLeftCqR(AbstractInstruction * self_in_concretizeLogicalShiftLeftCqR)
{
    sqInt aWord;
    sqInt distance;
    usqInt reg;

	distance = (((((self_in_concretizeLogicalShiftLeftCqR->operands))[0]) < 0x1F) ? (((self_in_concretizeLogicalShiftLeftCqR->operands))[0]) : 0x1F);
	reg = ((self_in_concretizeLogicalShiftLeftCqR->operands))[1];
	/* begin machineCodeAt:put: */
	aWord = sllRRC(self_in_concretizeLogicalShiftLeftCqR, reg, reg, distance);
	((self_in_concretizeLogicalShiftLeftCqR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeLogicalShiftLeftCqR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeLogicalShiftLeftRR */
static usqInt NoDbgRegParms
concretizeLogicalShiftLeftRR(AbstractInstruction * self_in_concretizeLogicalShiftLeftRR)
{
    sqInt aWord;
    usqInt destReg;
    usqInt distReg;

	distReg = ((self_in_concretizeLogicalShiftLeftRR->operands))[0];
	destReg = ((self_in_concretizeLogicalShiftLeftRR->operands))[1];
	/* begin machineCodeAt:put: */
	aWord = sllvRRR(self_in_concretizeLogicalShiftLeftRR, destReg, destReg, distReg);
	((self_in_concretizeLogicalShiftLeftRR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeLogicalShiftLeftRR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeLogicalShiftRightCqR */
static usqInt NoDbgRegParms
concretizeLogicalShiftRightCqR(AbstractInstruction * self_in_concretizeLogicalShiftRightCqR)
{
    sqInt aWord;
    sqInt distance;
    usqInt reg;

	distance = (((((self_in_concretizeLogicalShiftRightCqR->operands))[0]) < 0x1F) ? (((self_in_concretizeLogicalShiftRightCqR->operands))[0]) : 0x1F);
	reg = ((self_in_concretizeLogicalShiftRightCqR->operands))[1];
	/* begin machineCodeAt:put: */
	aWord = srlRRC(self_in_concretizeLogicalShiftRightCqR, reg, reg, distance);
	((self_in_concretizeLogicalShiftRightCqR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeLogicalShiftRightCqR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeLogicalShiftRightRR */
static usqInt NoDbgRegParms
concretizeLogicalShiftRightRR(AbstractInstruction * self_in_concretizeLogicalShiftRightRR)
{
    sqInt aWord;
    usqInt destReg;
    usqInt distReg;

	distReg = ((self_in_concretizeLogicalShiftRightRR->operands))[0];
	destReg = ((self_in_concretizeLogicalShiftRightRR->operands))[1];
	/* begin machineCodeAt:put: */
	aWord = srlvRRR(self_in_concretizeLogicalShiftRightRR, destReg, destReg, distReg);
	((self_in_concretizeLogicalShiftRightRR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeLogicalShiftRightRR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeMoveAbR */
static usqInt NoDbgRegParms
concretizeMoveAbR(AbstractInstruction * self_in_concretizeMoveAbR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    sqInt aWord3;
    usqInt destReg;
    usqInt srcAddr;

	srcAddr = ((self_in_concretizeMoveAbR->operands))[0];
	destReg = ((self_in_concretizeMoveAbR->operands))[1];
	if ((srcAddr != null)
	 && ((((varBaseAddress()) - (1U << 15)) < srcAddr)
	 && (srcAddr < ((varBaseAddress()) + (1U << 15))))) {
		/* begin machineCodeAt:put: */
		aWord = lwRbaseoffset(self_in_concretizeMoveAbR, destReg, ConcreteVarBaseReg, srcAddr - (varBaseAddress()));
		((self_in_concretizeMoveAbR->machineCode))[0 / 4] = aWord;
		return ((self_in_concretizeMoveAbR->machineCodeSize) = 4);
	}
	/* begin machineCodeAt:put: */
	aWord1 = luiRC(self_in_concretizeMoveAbR, AT, high16BitsOf(self_in_concretizeMoveAbR, srcAddr));
	((self_in_concretizeMoveAbR->machineCode))[0 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = oriRRC(self_in_concretizeMoveAbR, AT, AT, low16BitsOf(self_in_concretizeMoveAbR, srcAddr));
	((self_in_concretizeMoveAbR->machineCode))[4 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	aWord3 = lbuRbaseoffset(self_in_concretizeMoveAbR, destReg, AT, 0);
	((self_in_concretizeMoveAbR->machineCode))[8 / 4] = aWord3;
	return ((self_in_concretizeMoveAbR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeMoveAwR */
static usqInt NoDbgRegParms
concretizeMoveAwR(AbstractInstruction * self_in_concretizeMoveAwR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    sqInt aWord3;
    usqInt destReg;
    usqInt srcAddr;

	srcAddr = ((self_in_concretizeMoveAwR->operands))[0];
	destReg = ((self_in_concretizeMoveAwR->operands))[1];
	if ((srcAddr != null)
	 && ((((varBaseAddress()) - (1U << 15)) < srcAddr)
	 && (srcAddr < ((varBaseAddress()) + (1U << 15))))) {
		/* begin machineCodeAt:put: */
		aWord = lwRbaseoffset(self_in_concretizeMoveAwR, destReg, ConcreteVarBaseReg, srcAddr - (varBaseAddress()));
		((self_in_concretizeMoveAwR->machineCode))[0 / 4] = aWord;
		return ((self_in_concretizeMoveAwR->machineCodeSize) = 4);
	}
	/* begin machineCodeAt:put: */
	aWord1 = luiRC(self_in_concretizeMoveAwR, AT, high16BitsOf(self_in_concretizeMoveAwR, srcAddr));
	((self_in_concretizeMoveAwR->machineCode))[0 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = oriRRC(self_in_concretizeMoveAwR, AT, AT, low16BitsOf(self_in_concretizeMoveAwR, srcAddr));
	((self_in_concretizeMoveAwR->machineCode))[4 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	aWord3 = lwRbaseoffset(self_in_concretizeMoveAwR, destReg, AT, 0);
	((self_in_concretizeMoveAwR->machineCode))[8 / 4] = aWord3;
	return ((self_in_concretizeMoveAwR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeMoveCqR */
static usqInt NoDbgRegParms
concretizeMoveCqR(AbstractInstruction * self_in_concretizeMoveCqR)
{
    sqInt aWord;
    usqInt reg;
    sqInt word;

	word = ((self_in_concretizeMoveCqR->operands))[0];
	reg = ((self_in_concretizeMoveCqR->operands))[1];
	if (!(((word >= -32768) && (word <= 0x7FFF)))) {
		return concretizeMoveCwR(self_in_concretizeMoveCqR);
	}
	/* begin machineCodeAt:put: */
	aWord = addiuRRC(self_in_concretizeMoveCqR, reg, ZR, word);
	((self_in_concretizeMoveCqR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeMoveCqR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeMoveCwR */
static usqInt NoDbgRegParms
concretizeMoveCwR(AbstractInstruction * self_in_concretizeMoveCwR)
{
    sqInt aWord;
    sqInt aWord1;
    usqInt reg;
    sqInt word;

	word = ((self_in_concretizeMoveCwR->operands))[0];
	reg = ((self_in_concretizeMoveCwR->operands))[1];
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizeMoveCwR, reg, high16BitsOf(self_in_concretizeMoveCwR, word));
	((self_in_concretizeMoveCwR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizeMoveCwR, reg, reg, low16BitsOf(self_in_concretizeMoveCwR, word));
	((self_in_concretizeMoveCwR->machineCode))[4 / 4] = aWord1;
	return ((self_in_concretizeMoveCwR->machineCodeSize) = 8);
}

	/* CogMIPSELCompiler>>#concretizeMoveHighR */
static usqInt NoDbgRegParms
concretizeMoveHighR(AbstractInstruction * self_in_concretizeMoveHighR)
{
    sqInt aWord;
    usqInt destReg;

	destReg = ((self_in_concretizeMoveHighR->operands))[0];
	/* begin machineCodeAt:put: */
	aWord = mfhiR(self_in_concretizeMoveHighR, destReg);
	((self_in_concretizeMoveHighR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeMoveHighR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeMoveLowR */
static usqInt NoDbgRegParms
concretizeMoveLowR(AbstractInstruction * self_in_concretizeMoveLowR)
{
    sqInt aWord;
    usqInt destReg;

	destReg = ((self_in_concretizeMoveLowR->operands))[0];
	/* begin machineCodeAt:put: */
	aWord = mfloR(self_in_concretizeMoveLowR, destReg);
	((self_in_concretizeMoveLowR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeMoveLowR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeMoveM16rR */
static usqInt NoDbgRegParms
concretizeMoveM16rR(AbstractInstruction * self_in_concretizeMoveM16rR)
{
    sqInt aWord;
    usqInt destReg;
    sqInt offset;
    usqInt srcReg;

	offset = ((self_in_concretizeMoveM16rR->operands))[0];
	srcReg = ((self_in_concretizeMoveM16rR->operands))[1];
	destReg = ((self_in_concretizeMoveM16rR->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = lhuRbaseoffset(self_in_concretizeMoveM16rR, destReg, srcReg, offset);
	((self_in_concretizeMoveM16rR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeMoveM16rR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeMoveMbrR */
static usqInt NoDbgRegParms
concretizeMoveMbrR(AbstractInstruction * self_in_concretizeMoveMbrR)
{
    sqInt aWord;
    usqInt destReg;
    sqInt offset;
    usqInt srcReg;

	offset = ((self_in_concretizeMoveMbrR->operands))[0];
	srcReg = ((self_in_concretizeMoveMbrR->operands))[1];
	destReg = ((self_in_concretizeMoveMbrR->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = lbuRbaseoffset(self_in_concretizeMoveMbrR, destReg, srcReg, offset);
	((self_in_concretizeMoveMbrR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeMoveMbrR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeMoveMwrR */
static usqInt NoDbgRegParms
concretizeMoveMwrR(AbstractInstruction * self_in_concretizeMoveMwrR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    sqInt aWord3;
    sqInt aWord4;
    usqInt baseReg;
    usqInt destReg;
    sqInt offset;

	offset = ((self_in_concretizeMoveMwrR->operands))[0];
	baseReg = ((self_in_concretizeMoveMwrR->operands))[1];
	destReg = ((self_in_concretizeMoveMwrR->operands))[2];
	if (isShortOffset(self_in_concretizeMoveMwrR, offset)) {
		/* begin machineCodeAt:put: */
		aWord = lwRbaseoffset(self_in_concretizeMoveMwrR, destReg, baseReg, offset);
		((self_in_concretizeMoveMwrR->machineCode))[0 / 4] = aWord;
		return ((self_in_concretizeMoveMwrR->machineCodeSize) = 4);
	}
	/* begin machineCodeAt:put: */
	aWord1 = luiRC(self_in_concretizeMoveMwrR, AT, high16BitsOf(self_in_concretizeMoveMwrR, offset));
	((self_in_concretizeMoveMwrR->machineCode))[0 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = oriRRC(self_in_concretizeMoveMwrR, AT, AT, low16BitsOf(self_in_concretizeMoveMwrR, offset));
	((self_in_concretizeMoveMwrR->machineCode))[4 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	aWord3 = adduRRR(self_in_concretizeMoveMwrR, AT, baseReg, AT);
	((self_in_concretizeMoveMwrR->machineCode))[8 / 4] = aWord3;
	/* begin machineCodeAt:put: */
	aWord4 = lwRbaseoffset(self_in_concretizeMoveMwrR, destReg, AT, 0);
	((self_in_concretizeMoveMwrR->machineCode))[12 / 4] = aWord4;
	return ((self_in_concretizeMoveMwrR->machineCodeSize) = 16);
}

	/* CogMIPSELCompiler>>#concretizeMoveRAb */
static usqInt NoDbgRegParms
concretizeMoveRAb(AbstractInstruction * self_in_concretizeMoveRAb)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    sqInt aWord3;
    usqInt destAddr;
    usqInt srcReg;

	srcReg = ((self_in_concretizeMoveRAb->operands))[0];
	destAddr = ((self_in_concretizeMoveRAb->operands))[1];
	if ((destAddr != null)
	 && ((((varBaseAddress()) - (1U << 15)) < destAddr)
	 && (destAddr < ((varBaseAddress()) + (1U << 15))))) {
		/* begin machineCodeAt:put: */
		aWord = swRbaseoffset(self_in_concretizeMoveRAb, srcReg, ConcreteVarBaseReg, destAddr - (varBaseAddress()));
		((self_in_concretizeMoveRAb->machineCode))[0 / 4] = aWord;
		return ((self_in_concretizeMoveRAb->machineCodeSize) = 4);
	}
	/* begin machineCodeAt:put: */
	aWord1 = luiRC(self_in_concretizeMoveRAb, AT, high16BitsOf(self_in_concretizeMoveRAb, destAddr));
	((self_in_concretizeMoveRAb->machineCode))[0 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = oriRRC(self_in_concretizeMoveRAb, AT, AT, low16BitsOf(self_in_concretizeMoveRAb, destAddr));
	((self_in_concretizeMoveRAb->machineCode))[4 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	aWord3 = sbRbaseoffset(self_in_concretizeMoveRAb, srcReg, AT, 0);
	((self_in_concretizeMoveRAb->machineCode))[8 / 4] = aWord3;
	return ((self_in_concretizeMoveRAb->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeMoveRAw */
static usqInt NoDbgRegParms
concretizeMoveRAw(AbstractInstruction * self_in_concretizeMoveRAw)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    sqInt aWord3;
    usqInt destAddr;
    usqInt srcReg;

	srcReg = ((self_in_concretizeMoveRAw->operands))[0];
	destAddr = ((self_in_concretizeMoveRAw->operands))[1];
	if ((destAddr != null)
	 && ((((varBaseAddress()) - (1U << 15)) < destAddr)
	 && (destAddr < ((varBaseAddress()) + (1U << 15))))) {
		/* begin machineCodeAt:put: */
		aWord = swRbaseoffset(self_in_concretizeMoveRAw, srcReg, ConcreteVarBaseReg, destAddr - (varBaseAddress()));
		((self_in_concretizeMoveRAw->machineCode))[0 / 4] = aWord;
		return ((self_in_concretizeMoveRAw->machineCodeSize) = 4);
	}
	/* begin machineCodeAt:put: */
	aWord1 = luiRC(self_in_concretizeMoveRAw, AT, high16BitsOf(self_in_concretizeMoveRAw, destAddr));
	((self_in_concretizeMoveRAw->machineCode))[0 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = oriRRC(self_in_concretizeMoveRAw, AT, AT, low16BitsOf(self_in_concretizeMoveRAw, destAddr));
	((self_in_concretizeMoveRAw->machineCode))[4 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	aWord3 = swRbaseoffset(self_in_concretizeMoveRAw, srcReg, AT, 0);
	((self_in_concretizeMoveRAw->machineCode))[8 / 4] = aWord3;
	return ((self_in_concretizeMoveRAw->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeMoveRM16r */
static usqInt NoDbgRegParms
concretizeMoveRM16r(AbstractInstruction * self_in_concretizeMoveRM16r)
{
    sqInt aWord;
    usqInt destReg;
    sqInt offset;
    usqInt srcReg;

	srcReg = ((self_in_concretizeMoveRM16r->operands))[0];
	offset = ((self_in_concretizeMoveRM16r->operands))[1];
	destReg = ((self_in_concretizeMoveRM16r->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = shRbaseoffset(self_in_concretizeMoveRM16r, srcReg, destReg, offset);
	((self_in_concretizeMoveRM16r->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeMoveRM16r->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeMoveRMbr */
static usqInt NoDbgRegParms
concretizeMoveRMbr(AbstractInstruction * self_in_concretizeMoveRMbr)
{
    sqInt aWord;
    usqInt destReg;
    sqInt offset;
    usqInt srcReg;

	srcReg = ((self_in_concretizeMoveRMbr->operands))[0];
	offset = ((self_in_concretizeMoveRMbr->operands))[1];
	destReg = ((self_in_concretizeMoveRMbr->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = sbRbaseoffset(self_in_concretizeMoveRMbr, srcReg, destReg, offset);
	((self_in_concretizeMoveRMbr->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeMoveRMbr->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeMoveRMwr */
static usqInt NoDbgRegParms
concretizeMoveRMwr(AbstractInstruction * self_in_concretizeMoveRMwr)
{
    sqInt aWord;
    usqInt baseReg;
    sqInt offset;
    usqInt srcReg;

	srcReg = ((self_in_concretizeMoveRMwr->operands))[0];
	offset = ((self_in_concretizeMoveRMwr->operands))[1];
	baseReg = ((self_in_concretizeMoveRMwr->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = swRbaseoffset(self_in_concretizeMoveRMwr, srcReg, baseReg, offset);
	((self_in_concretizeMoveRMwr->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeMoveRMwr->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeMoveRR */
static usqInt NoDbgRegParms
concretizeMoveRR(AbstractInstruction * self_in_concretizeMoveRR)
{
    sqInt aWord;
    usqInt destReg;
    usqInt srcReg;

	srcReg = ((self_in_concretizeMoveRR->operands))[0];
	destReg = ((self_in_concretizeMoveRR->operands))[1];
	/* begin machineCodeAt:put: */
	aWord = adduRRR(self_in_concretizeMoveRR, destReg, srcReg, ZR);
	((self_in_concretizeMoveRR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeMoveRR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeMoveRXbrR */
static usqInt NoDbgRegParms
concretizeMoveRXbrR(AbstractInstruction * self_in_concretizeMoveRXbrR)
{
    sqInt aWord;
    sqInt aWord1;
    usqInt baseReg;
    usqInt indexReg;
    usqInt srcReg;

	srcReg = ((self_in_concretizeMoveRXbrR->operands))[0];
	indexReg = ((self_in_concretizeMoveRXbrR->operands))[1];
	baseReg = ((self_in_concretizeMoveRXbrR->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = adduRRR(self_in_concretizeMoveRXbrR, AT, baseReg, indexReg);
	((self_in_concretizeMoveRXbrR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = sbRbaseoffset(self_in_concretizeMoveRXbrR, srcReg, AT, 0);
	((self_in_concretizeMoveRXbrR->machineCode))[4 / 4] = aWord1;
	return ((self_in_concretizeMoveRXbrR->machineCodeSize) = 8);
}

	/* CogMIPSELCompiler>>#concretizeMoveRXwrR */
static usqInt NoDbgRegParms
concretizeMoveRXwrR(AbstractInstruction * self_in_concretizeMoveRXwrR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    usqInt baseReg;
    usqInt indexReg;
    usqInt srcReg;

	srcReg = ((self_in_concretizeMoveRXwrR->operands))[0];
	indexReg = ((self_in_concretizeMoveRXwrR->operands))[1];
	baseReg = ((self_in_concretizeMoveRXwrR->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = sllRRC(self_in_concretizeMoveRXwrR, AT, indexReg, 2);
	((self_in_concretizeMoveRXwrR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = adduRRR(self_in_concretizeMoveRXwrR, AT, baseReg, AT);
	((self_in_concretizeMoveRXwrR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = swRbaseoffset(self_in_concretizeMoveRXwrR, srcReg, AT, 0);
	((self_in_concretizeMoveRXwrR->machineCode))[8 / 4] = aWord2;
	return ((self_in_concretizeMoveRXwrR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeMoveXbrRR */
static usqInt NoDbgRegParms
concretizeMoveXbrRR(AbstractInstruction * self_in_concretizeMoveXbrRR)
{
    sqInt aWord;
    sqInt aWord1;
    usqInt baseReg;
    usqInt destReg;
    usqInt indexReg;


	/* index is number of *bytes* */
	indexReg = ((self_in_concretizeMoveXbrRR->operands))[0];
	baseReg = ((self_in_concretizeMoveXbrRR->operands))[1];
	destReg = ((self_in_concretizeMoveXbrRR->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = adduRRR(self_in_concretizeMoveXbrRR, AT, baseReg, indexReg);
	((self_in_concretizeMoveXbrRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = lbuRbaseoffset(self_in_concretizeMoveXbrRR, destReg, AT, 0);
	((self_in_concretizeMoveXbrRR->machineCode))[4 / 4] = aWord1;
	return ((self_in_concretizeMoveXbrRR->machineCodeSize) = 8);
}

	/* CogMIPSELCompiler>>#concretizeMoveXwrRR */
static usqInt NoDbgRegParms
concretizeMoveXwrRR(AbstractInstruction * self_in_concretizeMoveXwrRR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    usqInt baseReg;
    usqInt destReg;
    usqInt indexReg;

	indexReg = ((self_in_concretizeMoveXwrRR->operands))[0];
	baseReg = ((self_in_concretizeMoveXwrRR->operands))[1];
	destReg = ((self_in_concretizeMoveXwrRR->operands))[2];
	/* begin machineCodeAt:put: */
	aWord = sllRRC(self_in_concretizeMoveXwrRR, AT, indexReg, 2);
	((self_in_concretizeMoveXwrRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = adduRRR(self_in_concretizeMoveXwrRR, AT, baseReg, AT);
	((self_in_concretizeMoveXwrRR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = lwRbaseoffset(self_in_concretizeMoveXwrRR, destReg, AT, 0);
	((self_in_concretizeMoveXwrRR->machineCode))[8 / 4] = aWord2;
	return ((self_in_concretizeMoveXwrRR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeMulCheckOverflowRR */
static usqInt NoDbgRegParms
concretizeMulCheckOverflowRR(AbstractInstruction * self_in_concretizeMulCheckOverflowRR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    sqInt aWord3;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightReg;

	rightReg = ((self_in_concretizeMulCheckOverflowRR->operands))[0];

	/* Overflow occured if the sign bit of the low part is different from the high part. */
	destReg = (leftReg = ((self_in_concretizeMulCheckOverflowRR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = multRR(self_in_concretizeMulCheckOverflowRR, leftReg, rightReg);
	((self_in_concretizeMulCheckOverflowRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = mfloR(self_in_concretizeMulCheckOverflowRR, destReg);
	((self_in_concretizeMulCheckOverflowRR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = sraRRC(self_in_concretizeMulCheckOverflowRR, OverflowTemp1, destReg, 0x1F);
	((self_in_concretizeMulCheckOverflowRR->machineCode))[8 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	aWord3 = mfhiR(self_in_concretizeMulCheckOverflowRR, OverflowTemp2);
	((self_in_concretizeMulCheckOverflowRR->machineCode))[12 / 4] = aWord3;
	return ((self_in_concretizeMulCheckOverflowRR->machineCodeSize) = 16);
}

	/* CogMIPSELCompiler>>#concretizeNegateR */
static usqInt NoDbgRegParms
concretizeNegateR(AbstractInstruction * self_in_concretizeNegateR)
{
    sqInt aWord;
    usqInt reg;

	reg = ((self_in_concretizeNegateR->operands))[0];
	/* begin machineCodeAt:put: */
	aWord = subuRRR(self_in_concretizeNegateR, reg, ZR, reg);
	((self_in_concretizeNegateR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeNegateR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeNop */
static usqInt NoDbgRegParms
concretizeNop(AbstractInstruction * self_in_concretizeNop)
{
	/* begin machineCodeAt:put: */
	((self_in_concretizeNop->machineCode))[0 / 4] = 0 /* nop */;
	return ((self_in_concretizeNop->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeOrCqR */
static usqInt NoDbgRegParms
concretizeOrCqR(AbstractInstruction * self_in_concretizeOrCqR)
{
    sqInt aWord;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightImm;

	rightImm = ((self_in_concretizeOrCqR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeOrCqR->operands))[1]);
	if (!(((rightImm >= 0) && (rightImm <= 0xFFFF)))) {
		return concretizeOrCwR(self_in_concretizeOrCqR);
	}
	/* begin machineCodeAt:put: */
	aWord = oriRRC(self_in_concretizeOrCqR, destReg, leftReg, rightImm);
	((self_in_concretizeOrCqR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeOrCqR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeOrCwR */
static usqInt NoDbgRegParms
concretizeOrCwR(AbstractInstruction * self_in_concretizeOrCwR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightImm;

	rightImm = ((self_in_concretizeOrCwR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeOrCwR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizeOrCwR, AT, high16BitsOf(self_in_concretizeOrCwR, rightImm));
	((self_in_concretizeOrCwR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizeOrCwR, AT, AT, low16BitsOf(self_in_concretizeOrCwR, rightImm));
	((self_in_concretizeOrCwR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = orRRR(self_in_concretizeOrCwR, destReg, leftReg, AT);
	((self_in_concretizeOrCwR->machineCode))[8 / 4] = aWord2;
	return ((self_in_concretizeOrCwR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeOrRR */
static usqInt NoDbgRegParms
concretizeOrRR(AbstractInstruction * self_in_concretizeOrRR)
{
    sqInt aWord;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightReg;

	rightReg = ((self_in_concretizeOrRR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeOrRR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = orRRR(self_in_concretizeOrRR, destReg, leftReg, rightReg);
	((self_in_concretizeOrRR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeOrRR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizePopR */
static usqInt NoDbgRegParms
concretizePopR(AbstractInstruction * self_in_concretizePopR)
{
    sqInt aWord;
    sqInt aWord1;
    usqInt destReg;

	destReg = ((self_in_concretizePopR->operands))[0];
	/* begin machineCodeAt:put: */
	aWord = lwRbaseoffset(self_in_concretizePopR, destReg, SP, 0);
	((self_in_concretizePopR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = addiuRRC(self_in_concretizePopR, SP, SP, 4);
	((self_in_concretizePopR->machineCode))[4 / 4] = aWord1;
	return ((self_in_concretizePopR->machineCodeSize) = 8);
}

	/* CogMIPSELCompiler>>#concretizePrefetchAw */
static usqInt NoDbgRegParms
concretizePrefetchAw(AbstractInstruction * self_in_concretizePrefetchAw)
{
    usqInt addressOperand;
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;

	addressOperand = ((self_in_concretizePrefetchAw->operands))[0];
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizePrefetchAw, AT, high16BitsOf(self_in_concretizePrefetchAw, addressOperand));
	((self_in_concretizePrefetchAw->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizePrefetchAw, AT, AT, low16BitsOf(self_in_concretizePrefetchAw, addressOperand));
	((self_in_concretizePrefetchAw->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = prefRoffsethint(self_in_concretizePrefetchAw, AT, 0, HintLoad);
	((self_in_concretizePrefetchAw->machineCode))[8 / 4] = aWord2;
	return ((self_in_concretizePrefetchAw->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizePushCq */
static usqInt NoDbgRegParms
concretizePushCq(AbstractInstruction * self_in_concretizePushCq)
{
	return concretizePushCw(self_in_concretizePushCq);
}

	/* CogMIPSELCompiler>>#concretizePushCw */
static usqInt NoDbgRegParms
concretizePushCw(AbstractInstruction * self_in_concretizePushCw)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    sqInt aWord3;
    usqInt value;

	value = ((self_in_concretizePushCw->operands))[0];
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizePushCw, AT, high16BitsOf(self_in_concretizePushCw, value));
	((self_in_concretizePushCw->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizePushCw, AT, AT, low16BitsOf(self_in_concretizePushCw, value));
	((self_in_concretizePushCw->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = addiuRRC(self_in_concretizePushCw, SP, SP, -4);
	((self_in_concretizePushCw->machineCode))[8 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	aWord3 = swRbaseoffset(self_in_concretizePushCw, AT, SP, 0);
	((self_in_concretizePushCw->machineCode))[12 / 4] = aWord3;
	return ((self_in_concretizePushCw->machineCodeSize) = 16);
}

	/* CogMIPSELCompiler>>#concretizePushR */
static usqInt NoDbgRegParms
concretizePushR(AbstractInstruction * self_in_concretizePushR)
{
    sqInt aWord;
    sqInt aWord1;
    usqInt srcReg;

	srcReg = ((self_in_concretizePushR->operands))[0];
	/* begin machineCodeAt:put: */
	aWord = addiuRRC(self_in_concretizePushR, SP, SP, -4);
	((self_in_concretizePushR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = swRbaseoffset(self_in_concretizePushR, srcReg, SP, 0);
	((self_in_concretizePushR->machineCode))[4 / 4] = aWord1;
	return ((self_in_concretizePushR->machineCodeSize) = 8);
}

	/* CogMIPSELCompiler>>#concretizeRetN */
static usqInt NoDbgRegParms
concretizeRetN(AbstractInstruction * self_in_concretizeRetN)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt offset;

	offset = ((self_in_concretizeRetN->operands))[0];
	/* begin machineCodeAt:put: */
	aWord1 = jR(self_in_concretizeRetN, RA);
	((self_in_concretizeRetN->machineCode))[0 / 4] = aWord1;
	if (offset == 0) {
		/* begin machineCodeAt:put: */
		((self_in_concretizeRetN->machineCode))[4 / 4] = 0 /* nop */;
	}
	else {
		/* begin machineCodeAt:put: */
		aWord = addiuRRC(self_in_concretizeRetN, SP, SP, offset);
		((self_in_concretizeRetN->machineCode))[4 / 4] = aWord;
	}
	return ((self_in_concretizeRetN->machineCodeSize) = 8);
}

	/* CogMIPSELCompiler>>#concretizeStop */
static usqInt NoDbgRegParms
concretizeStop(AbstractInstruction * self_in_concretizeStop)
{
    sqInt aWord;

	/* begin machineCodeAt:put: */
	aWord = stop(self_in_concretizeStop);
	((self_in_concretizeStop->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeStop->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeSubCheckOverflowCqR */
static usqInt NoDbgRegParms
concretizeSubCheckOverflowCqR(AbstractInstruction * self_in_concretizeSubCheckOverflowCqR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    sqInt aWord3;
    sqInt aWord4;
    sqInt aWord5;
    sqInt aWord6;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightImm;

	rightImm = ((self_in_concretizeSubCheckOverflowCqR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeSubCheckOverflowCqR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizeSubCheckOverflowCqR, AT, high16BitsOf(self_in_concretizeSubCheckOverflowCqR, rightImm));
	((self_in_concretizeSubCheckOverflowCqR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizeSubCheckOverflowCqR, AT, AT, low16BitsOf(self_in_concretizeSubCheckOverflowCqR, rightImm));
	((self_in_concretizeSubCheckOverflowCqR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = adduRRR(self_in_concretizeSubCheckOverflowCqR, OverflowTemp1, leftReg, ZR);
	((self_in_concretizeSubCheckOverflowCqR->machineCode))[8 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	aWord3 = subuRRR(self_in_concretizeSubCheckOverflowCqR, destReg, leftReg, AT);
	((self_in_concretizeSubCheckOverflowCqR->machineCode))[12 / 4] = aWord3;
	/* begin machineCodeAt:put: */
	aWord4 = xorRRR(self_in_concretizeSubCheckOverflowCqR, OverflowTemp2, destReg, AT);
	((self_in_concretizeSubCheckOverflowCqR->machineCode))[16 / 4] = aWord4;
	/* begin machineCodeAt:put: */
	aWord5 = xorRRR(self_in_concretizeSubCheckOverflowCqR, OverflowTemp1, destReg, OverflowTemp1);
	((self_in_concretizeSubCheckOverflowCqR->machineCode))[20 / 4] = aWord5;
	/* begin machineCodeAt:put: */
	aWord6 = andRRR(self_in_concretizeSubCheckOverflowCqR, Overflow, OverflowTemp1, OverflowTemp2);
	((self_in_concretizeSubCheckOverflowCqR->machineCode))[24 / 4] = aWord6;
	return ((self_in_concretizeSubCheckOverflowCqR->machineCodeSize) = 28);
}

	/* CogMIPSELCompiler>>#concretizeSubCheckOverflowRR */
static usqInt NoDbgRegParms
concretizeSubCheckOverflowRR(AbstractInstruction * self_in_concretizeSubCheckOverflowRR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    sqInt aWord3;
    sqInt aWord4;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightReg;

	rightReg = ((self_in_concretizeSubCheckOverflowRR->operands))[0];

	/* Save original LHS */
	destReg = (leftReg = ((self_in_concretizeSubCheckOverflowRR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = adduRRR(self_in_concretizeSubCheckOverflowRR, OverflowTemp1, leftReg, ZR);
	((self_in_concretizeSubCheckOverflowRR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = subuRRR(self_in_concretizeSubCheckOverflowRR, destReg, leftReg, rightReg);
	((self_in_concretizeSubCheckOverflowRR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = xorRRR(self_in_concretizeSubCheckOverflowRR, OverflowTemp2, destReg, rightReg);
	((self_in_concretizeSubCheckOverflowRR->machineCode))[8 / 4] = aWord2;
	/* begin machineCodeAt:put: */
	aWord3 = xorRRR(self_in_concretizeSubCheckOverflowRR, OverflowTemp1, destReg, OverflowTemp1);
	((self_in_concretizeSubCheckOverflowRR->machineCode))[12 / 4] = aWord3;
	/* begin machineCodeAt:put: */
	aWord4 = andRRR(self_in_concretizeSubCheckOverflowRR, Overflow, OverflowTemp1, OverflowTemp2);
	((self_in_concretizeSubCheckOverflowRR->machineCode))[16 / 4] = aWord4;
	return ((self_in_concretizeSubCheckOverflowRR->machineCodeSize) = 20);
}

	/* CogMIPSELCompiler>>#concretizeSubCqR */
static usqInt NoDbgRegParms
concretizeSubCqR(AbstractInstruction * self_in_concretizeSubCqR)
{
    sqInt aWord;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightImm;

	rightImm = ((self_in_concretizeSubCqR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeSubCqR->operands))[1]);
	if (!((((-rightImm) >= -32768) && ((-rightImm) <= 0x7FFF)))) {
		return concretizeSubCwR(self_in_concretizeSubCqR);
	}
	/* begin machineCodeAt:put: */
	aWord = addiuRRC(self_in_concretizeSubCqR, destReg, leftReg, -rightImm);
	((self_in_concretizeSubCqR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeSubCqR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeSubCwR */
static usqInt NoDbgRegParms
concretizeSubCwR(AbstractInstruction * self_in_concretizeSubCwR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightImm;

	rightImm = ((self_in_concretizeSubCwR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeSubCwR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizeSubCwR, AT, high16BitsOf(self_in_concretizeSubCwR, rightImm));
	((self_in_concretizeSubCwR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizeSubCwR, AT, AT, low16BitsOf(self_in_concretizeSubCwR, rightImm));
	((self_in_concretizeSubCwR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = subuRRR(self_in_concretizeSubCwR, destReg, leftReg, AT);
	((self_in_concretizeSubCwR->machineCode))[8 / 4] = aWord2;
	return ((self_in_concretizeSubCwR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeSubRR */
static usqInt NoDbgRegParms
concretizeSubRR(AbstractInstruction * self_in_concretizeSubRR)
{
    sqInt aWord;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightReg;

	rightReg = ((self_in_concretizeSubRR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeSubRR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = subuRRR(self_in_concretizeSubRR, destReg, leftReg, rightReg);
	((self_in_concretizeSubRR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeSubRR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeTstCqR */
static usqInt NoDbgRegParms
concretizeTstCqR(AbstractInstruction * self_in_concretizeTstCqR)
{
    sqInt aWord;
    usqInt leftReg;
    usqInt rightImm;

	rightImm = ((self_in_concretizeTstCqR->operands))[0];
	leftReg = ((self_in_concretizeTstCqR->operands))[1];
	if (!(((rightImm >= -32768) && (rightImm <= 0x7FFF)))) {
		return concretizeTstCwR(self_in_concretizeTstCqR);
	}
	/* begin machineCodeAt:put: */
	aWord = andiRRC(self_in_concretizeTstCqR, Cmp, leftReg, rightImm);
	((self_in_concretizeTstCqR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeTstCqR->machineCodeSize) = 4);
}

	/* CogMIPSELCompiler>>#concretizeTstCwR */
static usqInt NoDbgRegParms
concretizeTstCwR(AbstractInstruction * self_in_concretizeTstCwR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    usqInt leftReg;
    usqInt rightImm;

	rightImm = ((self_in_concretizeTstCwR->operands))[0];
	leftReg = ((self_in_concretizeTstCwR->operands))[1];
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizeTstCwR, AT, high16BitsOf(self_in_concretizeTstCwR, rightImm));
	((self_in_concretizeTstCwR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizeTstCwR, AT, AT, low16BitsOf(self_in_concretizeTstCwR, rightImm));
	((self_in_concretizeTstCwR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = andRRR(self_in_concretizeTstCwR, Cmp, leftReg, AT);
	((self_in_concretizeTstCwR->machineCode))[8 / 4] = aWord2;
	return ((self_in_concretizeTstCwR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeUnimplemented */
static sqInt NoDbgRegParms
concretizeUnimplemented(AbstractInstruction * self_in_concretizeUnimplemented)
{
	error("Unimplemented RTL instruction");
	return 0;
}

	/* CogMIPSELCompiler>>#concretizeXorCwR */
static usqInt NoDbgRegParms
concretizeXorCwR(AbstractInstruction * self_in_concretizeXorCwR)
{
    sqInt aWord;
    sqInt aWord1;
    sqInt aWord2;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightImm;

	rightImm = ((self_in_concretizeXorCwR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeXorCwR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = luiRC(self_in_concretizeXorCwR, AT, high16BitsOf(self_in_concretizeXorCwR, rightImm));
	((self_in_concretizeXorCwR->machineCode))[0 / 4] = aWord;
	/* begin machineCodeAt:put: */
	aWord1 = oriRRC(self_in_concretizeXorCwR, AT, AT, low16BitsOf(self_in_concretizeXorCwR, rightImm));
	((self_in_concretizeXorCwR->machineCode))[4 / 4] = aWord1;
	/* begin machineCodeAt:put: */
	aWord2 = xorRRR(self_in_concretizeXorCwR, destReg, leftReg, AT);
	((self_in_concretizeXorCwR->machineCode))[8 / 4] = aWord2;
	return ((self_in_concretizeXorCwR->machineCodeSize) = 12);
}

	/* CogMIPSELCompiler>>#concretizeXorRR */
static usqInt NoDbgRegParms
concretizeXorRR(AbstractInstruction * self_in_concretizeXorRR)
{
    sqInt aWord;
    usqInt destReg;
    usqInt leftReg;
    usqInt rightReg;

	rightReg = ((self_in_concretizeXorRR->operands))[0];
	destReg = (leftReg = ((self_in_concretizeXorRR->operands))[1]);
	/* begin machineCodeAt:put: */
	aWord = xorRRR(self_in_concretizeXorRR, destReg, leftReg, rightReg);
	((self_in_concretizeXorRR->machineCode))[0 / 4] = aWord;
	return ((self_in_concretizeXorRR->machineCodeSize) = 4);
}


/*	Attempt to generate concrete machine code for the instruction at address.
	This is the inner dispatch of concretizeAt: actualAddress which exists
	only to get around the branch size limits in the SqueakV3 (blue book
	derived) bytecode set. */

	/* CogMIPSELCompiler>>#dispatchConcretize */
static void NoDbgRegParms
dispatchConcretize(AbstractInstruction * self_in_dispatchConcretize)
{
    AbstractInstruction *dependentChain;

	
	switch ((self_in_dispatchConcretize->opcode)) {
	case BrEqualRR:
		concretizeBrEqualRR(self_in_dispatchConcretize);
		return;

	case BrNotEqualRR:
		concretizeBrNotEqualRR(self_in_dispatchConcretize);
		return;

	case BrUnsignedLessRR:
		concretizeBrUnsignedLessRR(self_in_dispatchConcretize);
		return;

	case BrUnsignedLessEqualRR:
		concretizeBrUnsignedLessEqualRR(self_in_dispatchConcretize);
		return;

	case BrUnsignedGreaterRR:
		concretizeBrUnsignedGreaterRR(self_in_dispatchConcretize);
		return;

	case BrUnsignedGreaterEqualRR:
		concretizeBrUnsignedGreaterEqualRR(self_in_dispatchConcretize);
		return;

	case BrSignedLessRR:
		concretizeBrSignedLessRR(self_in_dispatchConcretize);
		return;

	case BrSignedLessEqualRR:
		concretizeBrSignedLessEqualRR(self_in_dispatchConcretize);
		return;

	case BrSignedGreaterRR:
		concretizeBrSignedGreaterRR(self_in_dispatchConcretize);
		return;

	case BrSignedGreaterEqualRR:
		concretizeBrSignedGreaterEqualRR(self_in_dispatchConcretize);
		return;

	case BrLongEqualRR:
		concretizeBrLongEqualRR(self_in_dispatchConcretize);
		return;

	case BrLongNotEqualRR:
		concretizeBrLongNotEqualRR(self_in_dispatchConcretize);
		return;

	case MulRR:
	case JumpNegative:
	case JumpNonNegative:
	case JumpCarry:
	case JumpNoCarry:
	case JumpFPEqual:
	case JumpFPNotEqual:
	case JumpFPLess:
	case JumpFPGreaterOrEqual:
	case JumpFPGreater:
	case JumpFPLessOrEqual:
	case JumpFPOrdered:
	case JumpFPUnordered:
	case XorCqR:
	case AddRdRd:
	case CmpRdRd:
	case DivRdRd:
	case MulRdRd:
	case SubRdRd:
	case SqrtRd:
	case MoveRMbr:
	case MoveM64rRd:
	case MoveRdM64r:
	case ConvertRRd:
		concretizeUnimplemented(self_in_dispatchConcretize);
		return;

	case DivRR:
		concretizeDivRR(self_in_dispatchConcretize);
		return;

	case MoveLowR:
		concretizeMoveLowR(self_in_dispatchConcretize);
		return;

	case MoveHighR:
		concretizeMoveHighR(self_in_dispatchConcretize);
		return;

	case Label:
		/* begin concretizeLabel */
		dependentChain = (self_in_dispatchConcretize->dependent);
		while (!(dependentChain == null)) {
			/* begin updateLabel: */
			assert((((dependentChain->opcode)) == MoveCwR)
			 || (((dependentChain->opcode)) == PushCw));
			((dependentChain->operands))[0] = (((self_in_dispatchConcretize->address)) + (((self_in_dispatchConcretize->operands))[1]));
			dependentChain = (dependentChain->dependent);
		}
		(self_in_dispatchConcretize->machineCodeSize) = 0;
		return;

	case AlignmentNops:
		concretizeAlignmentNops(self_in_dispatchConcretize);
		return;

	case Fill32:
		concretizeFill32(self_in_dispatchConcretize);
		return;

	case Nop:
		concretizeNop(self_in_dispatchConcretize);
		return;

	case Call:
		concretizeCall(self_in_dispatchConcretize);
		return;

	case CallFull:
		concretizeCallFull(self_in_dispatchConcretize);
		return;

	case JumpR:
		concretizeJumpR(self_in_dispatchConcretize);
		return;

	case JumpFull:
		concretizeJumpFull(self_in_dispatchConcretize);
		return;

	case JumpLong:
		concretizeJumpLong(self_in_dispatchConcretize);
		return;

	case JumpLongZero:
		concretizeJumpLongZero(self_in_dispatchConcretize);
		return;

	case JumpLongNonZero:
		concretizeJumpLongNonZero(self_in_dispatchConcretize);
		return;

	case Jump:
		concretizeJump(self_in_dispatchConcretize);
		return;

	case JumpZero:
		concretizeJumpZero(self_in_dispatchConcretize);
		return;

	case JumpNonZero:
		concretizeJumpNonZero(self_in_dispatchConcretize);
		return;

	case JumpOverflow:
		concretizeJumpOverflow(self_in_dispatchConcretize);
		return;

	case JumpNoOverflow:
		concretizeJumpNoOverflow(self_in_dispatchConcretize);
		return;

	case JumpLess:
		concretizeJumpSignedLessThan(self_in_dispatchConcretize);
		return;

	case JumpGreaterOrEqual:
		concretizeJumpSignedGreaterEqual(self_in_dispatchConcretize);
		return;

	case JumpGreater:
		concretizeJumpSignedGreaterThan(self_in_dispatchConcretize);
		return;

	case JumpLessOrEqual:
		concretizeJumpSignedLessEqual(self_in_dispatchConcretize);
		return;

	case JumpBelow:
		concretizeJumpUnsignedLessThan(self_in_dispatchConcretize);
		return;

	case JumpAboveOrEqual:
		concretizeJumpUnsignedGreaterEqual(self_in_dispatchConcretize);
		return;

	case JumpAbove:
		concretizeJumpUnsignedGreaterThan(self_in_dispatchConcretize);
		return;

	case JumpBelowOrEqual:
		concretizeJumpUnsignedLessEqual(self_in_dispatchConcretize);
		return;

	case RetN:
		concretizeRetN(self_in_dispatchConcretize);
		return;

	case Stop:
		concretizeStop(self_in_dispatchConcretize);
		return;

	case AddCqR:
		concretizeAddCqR(self_in_dispatchConcretize);
		return;

	case AndCqR:
		concretizeAndCqR(self_in_dispatchConcretize);
		return;

	case AndCqRR:
		concretizeAndCqRR(self_in_dispatchConcretize);
		return;

	case CmpCqR:
		concretizeCmpCqR(self_in_dispatchConcretize);
		return;

	case OrCqR:
		concretizeOrCqR(self_in_dispatchConcretize);
		return;

	case SubCqR:
		concretizeSubCqR(self_in_dispatchConcretize);
		return;

	case TstCqR:
		concretizeTstCqR(self_in_dispatchConcretize);
		return;

	case AddCwR:
		concretizeAddCwR(self_in_dispatchConcretize);
		return;

	case AndCwR:
		concretizeAndCwR(self_in_dispatchConcretize);
		return;

	case CmpCwR:
		concretizeCmpCwR(self_in_dispatchConcretize);
		return;

	case OrCwR:
		concretizeOrCwR(self_in_dispatchConcretize);
		return;

	case SubCwR:
		concretizeSubCwR(self_in_dispatchConcretize);
		return;

	case XorCwR:
		concretizeXorCwR(self_in_dispatchConcretize);
		return;

	case AddRR:
		concretizeAddRR(self_in_dispatchConcretize);
		return;

	case AndRR:
		concretizeAndRR(self_in_dispatchConcretize);
		return;

	case CmpRR:
		concretizeCmpRR(self_in_dispatchConcretize);
		return;

	case OrRR:
		concretizeOrRR(self_in_dispatchConcretize);
		return;

	case SubRR:
		concretizeSubRR(self_in_dispatchConcretize);
		return;

	case XorRR:
		concretizeXorRR(self_in_dispatchConcretize);
		return;

	case NegateR:
		concretizeNegateR(self_in_dispatchConcretize);
		return;

	case LoadEffectiveAddressMwrR:
		concretizeLoadEffectiveAddressMwrR(self_in_dispatchConcretize);
		return;

	case ArithmeticShiftRightCqR:
		concretizeArithmeticShiftRightCqR(self_in_dispatchConcretize);
		return;

	case LogicalShiftRightCqR:
		concretizeLogicalShiftRightCqR(self_in_dispatchConcretize);
		return;

	case LogicalShiftLeftCqR:
		concretizeLogicalShiftLeftCqR(self_in_dispatchConcretize);
		return;

	case ArithmeticShiftRightRR:
		concretizeArithmeticShiftRightRR(self_in_dispatchConcretize);
		return;

	case LogicalShiftLeftRR:
		concretizeLogicalShiftLeftRR(self_in_dispatchConcretize);
		return;

	case LogicalShiftRightRR:
		concretizeLogicalShiftRightRR(self_in_dispatchConcretize);
		return;

	case MoveCqR:
		concretizeMoveCqR(self_in_dispatchConcretize);
		return;

	case MoveCwR:
		concretizeMoveCwR(self_in_dispatchConcretize);
		return;

	case MoveRR:
		concretizeMoveRR(self_in_dispatchConcretize);
		return;

	case MoveAwR:
		concretizeMoveAwR(self_in_dispatchConcretize);
		return;

	case MoveRAw:
		concretizeMoveRAw(self_in_dispatchConcretize);
		return;

	case MoveAbR:
		concretizeMoveAbR(self_in_dispatchConcretize);
		return;

	case MoveRAb:
		concretizeMoveRAb(self_in_dispatchConcretize);
		return;

	case MoveMbrR:
		concretizeMoveMbrR(self_in_dispatchConcretize);
		return;

	case MoveM16rR:
		concretizeMoveM16rR(self_in_dispatchConcretize);
		return;

	case MoveRM16r:
		concretizeMoveRM16r(self_in_dispatchConcretize);
		return;

	case MoveMwrR:
		concretizeMoveMwrR(self_in_dispatchConcretize);
		return;

	case MoveXbrRR:
		concretizeMoveXbrRR(self_in_dispatchConcretize);
		return;

	case MoveRXbrR:
		concretizeMoveRXbrR(self_in_dispatchConcretize);
		return;

	case MoveXwrRR:
		concretizeMoveXwrRR(self_in_dispatchConcretize);
		return;

	case MoveRXwrR:
		concretizeMoveRXwrR(self_in_dispatchConcretize);
		return;

	case MoveRMwr:
		concretizeMoveRMwr(self_in_dispatchConcretize);
		return;

	case PopR:
		concretizePopR(self_in_dispatchConcretize);
		return;

	case PushR:
		concretizePushR(self_in_dispatchConcretize);
		return;

	case PushCq:
		concretizePushCq(self_in_dispatchConcretize);
		return;

	case PushCw:
		concretizePushCw(self_in_dispatchConcretize);
		return;

	case PrefetchAw:
		concretizePrefetchAw(self_in_dispatchConcretize);
		return;

	case AddCheckOverflowCqR:
		concretizeAddCheckOverflowCqR(self_in_dispatchConcretize);
		return;

	case AddCheckOverflowRR:
		concretizeAddCheckOverflowRR(self_in_dispatchConcretize);
		return;

	case SubCheckOverflowCqR:
		concretizeSubCheckOverflowCqR(self_in_dispatchConcretize);
		return;

	case SubCheckOverflowRR:
		concretizeSubCheckOverflowRR(self_in_dispatchConcretize);
		return;

	case MulCheckOverflowRR:
		concretizeMulCheckOverflowRR(self_in_dispatchConcretize);
		return;

	default:
		error("Case not found and no otherwise clause");
	}
	return;
}

	/* CogMIPSELCompiler>>#divR:R: */
static sqInt NoDbgRegParms
divRR(AbstractInstruction * self_in_divRR, sqInt dividendReg, sqInt divisorReg)
{
	flag("todo");
	return rtypersrtrdsafunct(self_in_divRR, SPECIAL, dividendReg, divisorReg, 0, 0, DIV);
}


/*	Answer if CallFull and/or JumpFull are relative and hence need relocating
	on method
	compation. If so, they are annotated with IsRelativeCall in methods and
	relocated in
	relocateIfCallOrMethodReference:mcpc:delta: */

	/* CogMIPSELCompiler>>#fullCallsAreRelative */
static sqInt NoDbgRegParms
fullCallsAreRelative(AbstractInstruction * self_in_fullCallsAreRelative)
{
	return 0;
}

	/* CogMIPSELCompiler>>#functionAtAddress: */
static sqInt NoDbgRegParms
functionAtAddress(AbstractInstruction * self_in_functionAtAddress, sqInt mcpc)
{
	return (longAt(mcpc)) & 0x3F;
}

	/* CogMIPSELCompiler>>#genDivR:R:Quo:Rem: */
static sqInt NoDbgRegParms
genDivRRQuoRem(AbstractInstruction * self_in_genDivRRQuoRem, sqInt abstractRegDivisor, sqInt abstractRegDividend, sqInt abstractRegQuotient, sqInt abstractRegRemainder)
{
	genoperandoperand(DivRR, abstractRegDividend, abstractRegDivisor);
	genoperand(MoveLowR, abstractRegQuotient);
	genoperand(MoveHighR, abstractRegRemainder);
	return 0;
}


/*	Load the stack pointer register with that of the C stack, effecting
	a switch to the C stack. Used when machine code calls into the
	CoInterpreter run-time (e.g. to invoke interpreter primitives). */

	/* CogMIPSELCompiler>>#genLoadCStackPointer */
static sqInt NoDbgRegParms
genLoadCStackPointer(AbstractInstruction * self_in_genLoadCStackPointer)
{
    sqInt address;
    AbstractInstruction *anInstruction;

	/* begin MoveAw:R: */
	address = cStackPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveAwR, address, SPReg);
	return 0;
}


/*	Load the frame and stack pointer registers with those of the C stack,
	effecting a switch to the C stack. Used when machine code calls into
	the CoInterpreter run-time (e.g. to invoke interpreter primitives). */

	/* CogMIPSELCompiler>>#genLoadCStackPointers */
static sqInt NoDbgRegParms
genLoadCStackPointers(AbstractInstruction * self_in_genLoadCStackPointers)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;

	/* begin MoveAw:R: */
	address = cStackPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveAwR, address, SPReg);
	/* begin MoveAw:R: */
	address1 = cFramePointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction1 = genoperandoperand(MoveAwR, address1, FPReg);
	return 0;
}


/*	Switch back to the Smalltalk stack. Assign SPReg first
	because typically it is used immediately afterwards. */

	/* CogMIPSELCompiler>>#genLoadStackPointers */
static sqInt NoDbgRegParms
genLoadStackPointers(AbstractInstruction * self_in_genLoadStackPointers)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;

	/* begin MoveAw:R: */
	address = stackPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveAwR, address, SPReg);
	/* begin MoveAw:R: */
	address1 = framePointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction1 = genoperandoperand(MoveAwR, address1, FPReg);
	return 0;
}

	/* CogMIPSELCompiler>>#genMulR:R: */
static AbstractInstruction * NoDbgRegParms
genMulRR(AbstractInstruction * self_in_genMulRR, sqInt regSource, sqInt regDest)
{
	return genoperandoperand(MulRR, regSource, regDest);
}


/*	Ensure that the register args are pushed before the outer and
	inner retpcs at an entry miss for arity <= self numRegArgs. The
	outer retpc is that of a call at a send site. The inner is the call
	from a method or PIC abort/miss to the trampoline. */
/*	Putting the receiver and args above the return address means the
	CoInterpreter has a single machine-code frame format which saves
	us a lot of work. */
/*	Iff there are register args convert
	sp		->	outerRetpc			(send site retpc)
	linkReg = innerRetpc			(PIC abort/miss retpc)
	to
	base	->	receiver
	(arg0)
	(arg1)
	sp		->	outerRetpc			(send site retpc)
	sp		->	linkReg/innerRetpc	(PIC abort/miss retpc) */

	/* CogMIPSELCompiler>>#genPushRegisterArgsForAbortMissNumArgs: */
static AbstractInstruction * NoDbgRegParms
genPushRegisterArgsForAbortMissNumArgs(AbstractInstruction * self_in_genPushRegisterArgsForAbortMissNumArgs, sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;

	flag("inefficient");
	if (numArgs <= 2 /* numRegArgs */) {
		assert((numRegArgs()) <= 2);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMwrR, 0, SPReg, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperandoperand(MoveRMwr, ReceiverResultReg, 0, SPReg);
		if (numArgs > 0) {
			/* begin PushR: */
			genoperand(PushR, Arg0Reg);
			if (numArgs > 1) {
				/* begin PushR: */
				genoperand(PushR, Arg1Reg);
			}
		}
		/* begin PushR: */
		genoperand(PushR, TempReg);
	}
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	return self_in_genPushRegisterArgsForAbortMissNumArgs;
}


/*	Ensure that the register args are pushed before the retpc for arity <=
	self numRegArgs.
 */
/*	This is easy on a RISC like ARM because the return address is in the link
	register. Putting
	the receiver and args above the return address means the CoInterpreter has
	a single
	machine-code frame format which saves us a lot of work
	NOTA BENE: we do NOT push the return address here, which means it must be
	dealt with later. */

	/* CogMIPSELCompiler>>#genPushRegisterArgsForNumArgs:scratchReg: */
static AbstractInstruction * NoDbgRegParms
genPushRegisterArgsForNumArgsscratchReg(AbstractInstruction * self_in_genPushRegisterArgsForNumArgsscratchReg, sqInt numArgs, sqInt ignored)
{
	flag("inefficient");
	if (numArgs <= 2 /* numRegArgs */) {
		assert((numRegArgs()) <= 2);
		/* begin PushR: */
		genoperand(PushR, ReceiverResultReg);
		if (numArgs > 0) {
			/* begin PushR: */
			genoperand(PushR, Arg0Reg);
			if (numArgs > 1) {
				/* begin PushR: */
				genoperand(PushR, Arg1Reg);
			}
		}
	}
	return self_in_genPushRegisterArgsForNumArgsscratchReg;
}


/*	Restore the registers in regMask as saved by genSaveRegs:.
	We don't need to do anything because all of the abstract registers are
	allocated to C preserved registers. But for the future... */

	/* CogMIPSELCompiler>>#genRestoreRegs: */
static sqInt NoDbgRegParms
genRestoreRegs(AbstractInstruction * self_in_genRestoreRegs, sqInt regMask)
{
    sqInt reg;

	assert(regMask == 0);
	assert(!((regMask & (registerMaskForandand(SP, FP, RA)))));
	for (reg = R0; reg <= R28; reg += 1) {
		if (regMask & (1U << reg)) {
			/* begin PopR: */
			genoperand(PopR, reg);
		}
	}
	return 0;
}


/*	Save the registers in regMask for a call into the C run-time from a
	trampoline. We don't need to do anything because all of the abstract
	registers are
	allocated to C preserved registers. But for the future... */

	/* CogMIPSELCompiler>>#genSaveRegs: */
static sqInt NoDbgRegParms
genSaveRegs(AbstractInstruction * self_in_genSaveRegs, sqInt regMask)
{
    sqInt reg;

	assert(regMask == 0);
	assert(!((regMask & (registerMaskForandand(SP, FP, RA)))));
	for (reg = R28; reg >= R0; reg += -1) {
		if (regMask & (1U << reg)) {
			/* begin PushR: */
			genoperand(PushR, reg);
		}
	}
	return 0;
}


/*	Save the frame and stack pointer registers to the framePointer
	and stackPointer variables. Used to save the machine code frame
	for use by the run-time when calling into the CoInterpreter run-time. */

	/* CogMIPSELCompiler>>#genSaveStackPointers */
static sqInt NoDbgRegParms
genSaveStackPointers(AbstractInstruction * self_in_genSaveStackPointers)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;

	/* begin MoveR:Aw: */
	address = framePointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveRAw, FPReg, address);
	/* begin MoveR:Aw: */
	address1 = stackPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction1 = genoperandoperand(MoveRAw, SPReg, address1);
	return 0;
}

	/* CogMIPSELCompiler>>#genSubstituteReturnAddress: */
static AbstractInstruction * NoDbgRegParms
genSubstituteReturnAddress(AbstractInstruction * self_in_genSubstituteReturnAddress, sqInt retpc)
{
    AbstractInstruction *anInstruction;

	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveCwR, retpc, RA);
	return anInstruction;
}

	/* CogMIPSELCompiler>>#high16BitsOf: */
static usqInt NoDbgRegParms
high16BitsOf(AbstractInstruction * self_in_high16BitsOf, usqInt word)
{
	return ((usqInt) word) >> 16;
}


/*	Answer the inline cache tag for the return address of a send. */
/*	MoveCwR ClassReg selectorIndex/expectedClass
	Call: unlinked send stub/expectedTarget
	Push ReceiverResult <-- callSiteReturnAddress */
/*	lui s3, selector/tagHigh
	ori s3, s3, selector/tagLow
	lui t9, stub/targetHigh
	ori t9, t9, stub/targetLow
	jalr t9
	nop (delay slot)
	... <-- callSiteReturnAddress */

	/* CogMIPSELCompiler>>#inlineCacheTagAt: */
static usqInt NoDbgRegParms
inlineCacheTagAt(AbstractInstruction * self_in_inlineCacheTagAt, usqInt callSiteReturnAddress)
{
	assert((opcodeAtAddress(self_in_inlineCacheTagAt, callSiteReturnAddress - 24)) == LUI);
	assert((opcodeAtAddress(self_in_inlineCacheTagAt, callSiteReturnAddress - 20)) == ORI);
	assert((opcodeAtAddress(self_in_inlineCacheTagAt, callSiteReturnAddress - 16)) == LUI);
	assert((opcodeAtAddress(self_in_inlineCacheTagAt, callSiteReturnAddress - 12)) == ORI);
	assert((opcodeAtAddress(self_in_inlineCacheTagAt, callSiteReturnAddress - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_inlineCacheTagAt, callSiteReturnAddress - 8)) == JALR);
	assert((longAt(callSiteReturnAddress - 4)) == (nop(self_in_inlineCacheTagAt)));
	return literalAtAddress(self_in_inlineCacheTagAt, callSiteReturnAddress - 20);
}


/*	Answer the instruction size at pc. */

	/* CogMIPSELCompiler>>#instructionSizeAt: */
static sqInt NoDbgRegParms
instructionSizeAt(AbstractInstruction * self_in_instructionSizeAt, sqInt pc)
{
	return 4;
}


/*	Assuming mcpc is a send return pc answer if the instruction before it is a
	call (not a CallFull).
 */
/*	cogit disassembleFrom: mcpc - 8 to: mcpc. */

	/* CogMIPSELCompiler>>#isCallPrecedingReturnPC: */
static sqInt NoDbgRegParms
isCallPrecedingReturnPC(AbstractInstruction * self_in_isCallPrecedingReturnPC, sqInt mcpc)
{
	if ((opcodeAtAddress(self_in_isCallPrecedingReturnPC, mcpc - 8)) == JAL) {
		return 1;
	}
	if (((opcodeAtAddress(self_in_isCallPrecedingReturnPC, mcpc - 8)) == SPECIAL)
	 && ((functionAtAddress(self_in_isCallPrecedingReturnPC, mcpc - 8)) == JALR)) {
		return 1;
	}
	return 0;
}

	/* CogMIPSELCompiler>>#isJump */
static sqInt NoDbgRegParms
isJump(AbstractInstruction * self_in_isJump)
{
	return (((((self_in_isJump->opcode)) >= FirstJump) && (((self_in_isJump->opcode)) <= LastJump)))
	 || (((((self_in_isJump->opcode)) >= BrEqualRR) && (((self_in_isJump->opcode)) <= BrLongNotEqualRR)));
}


/*	cogit disassembleFrom: pc to: pc + 4. */

	/* CogMIPSELCompiler>>#isJumpAt: */
static sqInt NoDbgRegParms
isJumpAt(AbstractInstruction * self_in_isJumpAt, sqInt pc)
{
	if ((opcodeAtAddress(self_in_isJumpAt, pc)) == J) {
		return 1;
	}
	if ((opcodeAtAddress(self_in_isJumpAt, pc)) == SPECIAL) {
		if ((functionAtAddress(self_in_isJumpAt, pc)) == JR) {
			return 1;
		}
	}
	if ((opcodeAtAddress(self_in_isJumpAt, pc)) == BEQ) {
		return 1;
	}
	if ((opcodeAtAddress(self_in_isJumpAt, pc)) == BNE) {
		return 1;
	}
	if ((opcodeAtAddress(self_in_isJumpAt, pc)) == BLEZ) {
		return 1;
	}
	if ((opcodeAtAddress(self_in_isJumpAt, pc)) == BGTZ) {
		return 1;
	}
	if ((opcodeAtAddress(self_in_isJumpAt, pc)) == REGIMM) {
		if ((rtAtAddress(self_in_isJumpAt, pc)) == BLTZ) {
			return 1;
		}
		if ((rtAtAddress(self_in_isJumpAt, pc)) == BGEZ) {
			return 1;
		}
	}
	return 0;
}


/*	Answer if the receiver is a pc-dependent instruction. */

	/* CogMIPSELCompiler>>#isPCDependent */
static sqInt NoDbgRegParms
isPCDependent(AbstractInstruction * self_in_isPCDependent)
{
	return (isJump(self_in_isPCDependent))
	 || (((self_in_isPCDependent->opcode)) == AlignmentNops);
}

	/* CogMIPSELCompiler>>#isShortOffset: */
static sqInt NoDbgRegParms
isShortOffset(AbstractInstruction * self_in_isShortOffset, sqInt offset)
{
	return ((offset >= -32768) && (offset <= 0x7FFF));
}

	/* CogMIPSELCompiler>>#itype:rs:rt:eitherImmediate: */
static sqInt NoDbgRegParms
itypersrteitherImmediate(AbstractInstruction * self_in_itypersrteitherImmediate, sqInt op, sqInt rs, sqInt rt, sqInt immediate)
{
	assert(((op >= 0) && (op <= 0x3F)));
	assert(((rs >= 0) && (rs <= 0x1F)));
	assert(((rt >= 0) && (rt <= 0x1F)));
	return (((((sqInt)((usqInt)(op) << 26))) | (((sqInt)((usqInt)(rs) << 21)))) | (((sqInt)((usqInt)(rt) << 16)))) | (immediate & 0xFFFF);
}

	/* CogMIPSELCompiler>>#itype:rs:rt:signedImmediate: */
static sqInt NoDbgRegParms
itypersrtsignedImmediate(AbstractInstruction * self_in_itypersrtsignedImmediate, sqInt op, sqInt rs, sqInt rt, sqInt immediate)
{
	assert(((op >= 0) && (op <= 0x3F)));
	assert(((rs >= 0) && (rs <= 0x1F)));
	assert(((rt >= 0) && (rt <= 0x1F)));
	assert(((immediate >= -32768) && (immediate <= 0x7FFF)));
	return (((((sqInt)((usqInt)(op) << 26))) | (((sqInt)((usqInt)(rs) << 21)))) | (((sqInt)((usqInt)(rt) << 16)))) | (immediate & 0xFFFF);
}

	/* CogMIPSELCompiler>>#itype:rs:rt:unsignedImmediate: */
static sqInt NoDbgRegParms
itypersrtunsignedImmediate(AbstractInstruction * self_in_itypersrtunsignedImmediate, sqInt op, sqInt rs, sqInt rt, sqInt immediate)
{
	assert(((op >= 0) && (op <= 0x3F)));
	assert(((rs >= 0) && (rs <= 0x1F)));
	assert(((rt >= 0) && (rt <= 0x1F)));
	assert(((immediate >= 0) && (immediate <= 0xFFFF)));
	return (((((sqInt)((usqInt)(op) << 26))) | (((sqInt)((usqInt)(rs) << 21)))) | (((sqInt)((usqInt)(rt) << 16)))) | immediate;
}

	/* CogMIPSELCompiler>>#jA: */
static sqInt NoDbgRegParms
jA(AbstractInstruction * self_in_jA, sqInt target)
{
	assert((target & 3) == 0);
	return jtypetarget(self_in_jA, J, ((usqInt) (target & 0xFFFFFFF)) >> 2);
}

	/* CogMIPSELCompiler>>#jalA: */
static sqInt NoDbgRegParms
jalA(AbstractInstruction * self_in_jalA, sqInt target)
{
	assert((target & 3) == 0);
	return jtypetarget(self_in_jalA, JAL, ((usqInt) (target & 0xFFFFFFF)) >> 2);
}

	/* CogMIPSELCompiler>>#jalR: */
static sqInt NoDbgRegParms
jalR(AbstractInstruction * self_in_jalR, sqInt targetReg)
{
	return rtypersrtrdsafunct(self_in_jalR, SPECIAL, targetReg, 0, RA, 0, JALR);
}

	/* CogMIPSELCompiler>>#jR: */
static sqInt NoDbgRegParms
jR(AbstractInstruction * self_in_jR, sqInt targetReg)
{
	return rtypersrtrdsafunct(self_in_jR, SPECIAL, targetReg, 0, 0, 0, JR);
}

	/* CogMIPSELCompiler>>#jtype:target: */
static sqInt NoDbgRegParms
jtypetarget(AbstractInstruction * self_in_jtypetarget, sqInt op, sqInt target)
{
	assert(((op >= 0) && (op <= 0x3F)));
	assert(((target >= 0) && (target <= 0x7FFFFFF)));
	return (((sqInt)((usqInt)(op) << 26))) | target;
}

	/* CogMIPSELCompiler>>#jumpLongByteSize */
static sqInt NoDbgRegParms
jumpLongByteSize(AbstractInstruction * self_in_jumpLongByteSize)
{
	flag("bogus");
	return 16;
}

	/* CogMIPSELCompiler>>#jumpLongConditionalByteSize */
static sqInt NoDbgRegParms
jumpLongConditionalByteSize(AbstractInstruction * self_in_jumpLongConditionalByteSize)
{
	return 16;
}


/*	mcpc - 16:	beq/ne Cmp, ZR, +12
	mcpc - 12:	nop (delay slot)
	mcpc - 8:	j psuedo-address
	mcpc - 4:	nop (delay slot) */

	/* CogMIPSELCompiler>>#jumpLongConditionalTargetBeforeFollowingAddress: */
static usqInt NoDbgRegParms
jumpLongConditionalTargetBeforeFollowingAddress(AbstractInstruction * self_in_jumpLongConditionalTargetBeforeFollowingAddress, sqInt mcpc)
{
	assert(((opcodeAtAddress(self_in_jumpLongConditionalTargetBeforeFollowingAddress, mcpc - 16)) == BEQ)
	 || ((opcodeAtAddress(self_in_jumpLongConditionalTargetBeforeFollowingAddress, mcpc - 16)) == BNE));
	assert((longAt(mcpc - 12)) == (nop(self_in_jumpLongConditionalTargetBeforeFollowingAddress)));
	assert((opcodeAtAddress(self_in_jumpLongConditionalTargetBeforeFollowingAddress, mcpc - 8)) == J);
	assert((longAt(mcpc - 4)) == (nop(self_in_jumpLongConditionalTargetBeforeFollowingAddress)));
	return targetFromJTypeAtAddress(self_in_jumpLongConditionalTargetBeforeFollowingAddress, mcpc - 8);
}


/*	Answer the target address for the long jump immediately preceding mcpc */

	/* CogMIPSELCompiler>>#jumpLongTargetBeforeFollowingAddress: */
static usqInt NoDbgRegParms
jumpLongTargetBeforeFollowingAddress(AbstractInstruction * self_in_jumpLongTargetBeforeFollowingAddress, sqInt mcpc)
{
	assert((longAt(mcpc - 4)) == (nop(self_in_jumpLongTargetBeforeFollowingAddress)));
	assert((opcodeAtAddress(self_in_jumpLongTargetBeforeFollowingAddress, mcpc - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_jumpLongTargetBeforeFollowingAddress, mcpc - 8)) == JR);
	return literalAtAddress(self_in_jumpLongTargetBeforeFollowingAddress, mcpc - 12);
}

	/* CogMIPSELCompiler>>#jumpShortByteSize */
static sqInt NoDbgRegParms
jumpShortByteSize(AbstractInstruction * self_in_jumpShortByteSize)
{
	return 8;
}


/*	cogit disassembleFrom: pc to: pc + 4. */

	/* CogMIPSELCompiler>>#jumpTargetPCAt: */
static usqInt NoDbgRegParms
jumpTargetPCAt(AbstractInstruction * self_in_jumpTargetPCAt, sqInt pc)
{
	if ((opcodeAtAddress(self_in_jumpTargetPCAt, pc)) == J) {
		return targetFromJTypeAtAddress(self_in_jumpTargetPCAt, pc);
	}
	if ((opcodeAtAddress(self_in_jumpTargetPCAt, pc)) == BEQ) {
		return targetFromITypeAtAddress(self_in_jumpTargetPCAt, pc);
	}
	if ((opcodeAtAddress(self_in_jumpTargetPCAt, pc)) == BNE) {
		return targetFromITypeAtAddress(self_in_jumpTargetPCAt, pc);
	}
	if ((opcodeAtAddress(self_in_jumpTargetPCAt, pc)) == BLEZ) {
		return targetFromITypeAtAddress(self_in_jumpTargetPCAt, pc);
	}
	if ((opcodeAtAddress(self_in_jumpTargetPCAt, pc)) == BGTZ) {
		return targetFromITypeAtAddress(self_in_jumpTargetPCAt, pc);
	}
	if ((opcodeAtAddress(self_in_jumpTargetPCAt, pc)) == REGIMM) {
		if ((rtAtAddress(self_in_jumpTargetPCAt, pc)) == BLTZ) {
			return targetFromITypeAtAddress(self_in_jumpTargetPCAt, pc);
		}
		if ((rtAtAddress(self_in_jumpTargetPCAt, pc)) == BGEZ) {
			return targetFromITypeAtAddress(self_in_jumpTargetPCAt, pc);
		}
	}
	/* begin unreachable */
	error("UNREACHABLE");
	return self_in_jumpTargetPCAt;
}

	/* CogMIPSELCompiler>>#lbR:base:offset: */
static sqInt NoDbgRegParms
lbRbaseoffset(AbstractInstruction * self_in_lbRbaseoffset, sqInt destReg, sqInt baseReg, sqInt offset)
{
	return itypersrtsignedImmediate(self_in_lbRbaseoffset, LB, baseReg, destReg, offset);
}

	/* CogMIPSELCompiler>>#lbuR:base:offset: */
static sqInt NoDbgRegParms
lbuRbaseoffset(AbstractInstruction * self_in_lbuRbaseoffset, sqInt destReg, sqInt baseReg, sqInt offset)
{
	return itypersrtsignedImmediate(self_in_lbuRbaseoffset, LBU, baseReg, destReg, offset);
}

	/* CogMIPSELCompiler>>#lhR:base:offset: */
static sqInt NoDbgRegParms
lhRbaseoffset(AbstractInstruction * self_in_lhRbaseoffset, sqInt destReg, sqInt baseReg, sqInt offset)
{
	return itypersrtsignedImmediate(self_in_lhRbaseoffset, LH, baseReg, destReg, offset);
}

	/* CogMIPSELCompiler>>#lhuR:base:offset: */
static sqInt NoDbgRegParms
lhuRbaseoffset(AbstractInstruction * self_in_lhuRbaseoffset, sqInt destReg, sqInt baseReg, sqInt offset)
{
	return itypersrtsignedImmediate(self_in_lhuRbaseoffset, LHU, baseReg, destReg, offset);
}

	/* CogMIPSELCompiler>>#literalAtAddress: */
static usqInt NoDbgRegParms
literalAtAddress(AbstractInstruction * self_in_literalAtAddress, sqInt mcpc)
{
    usqInt high;
    usqInt low;

	assert((opcodeAtAddress(self_in_literalAtAddress, mcpc)) == ORI);
	assert((opcodeAtAddress(self_in_literalAtAddress, mcpc - 4)) == LUI);
	low = (longAt(mcpc)) & 0xFFFF;
	high = (longAt(mcpc - 4)) & 0xFFFF;
	return (high << 16) | low;
}

	/* CogMIPSELCompiler>>#literalAtAddress:put: */
static sqInt NoDbgRegParms
literalAtAddressput(AbstractInstruction * self_in_literalAtAddressput, sqInt mcpc, sqInt newLiteral)
{
    usqInt newLower;
    usqInt newUpper;
    usqInt oldLower;
    usqInt oldUpper;

	assert((opcodeAtAddress(self_in_literalAtAddressput, mcpc - 4)) == LUI);
	assert((opcodeAtAddress(self_in_literalAtAddressput, mcpc)) == ORI);
	oldUpper = longAt(mcpc - 4);
	newUpper = (oldUpper & 0xFFFF0000U) | (high16BitsOf(self_in_literalAtAddressput, newLiteral));
	longAtput(mcpc - 4, newUpper);
	oldLower = longAt(mcpc);
	newLower = (oldLower & 0xFFFF0000U) | (low16BitsOf(self_in_literalAtAddressput, newLiteral));
	longAtput(mcpc, newLower);
	assert((opcodeAtAddress(self_in_literalAtAddressput, mcpc - 4)) == LUI);
	assert((opcodeAtAddress(self_in_literalAtAddressput, mcpc)) == ORI);
	assert((literalAtAddress(self_in_literalAtAddressput, mcpc)) == newLiteral);
	return newLiteral;
}


/*	Answer the literal embedded in the instruction immediately preceding
	followingAddress. This is used in the MoveCwR, PushCw and CmpCwR cases. */
/*	Cmp/MoveCwR
	pc-8	lui rx, uper
	pc-4	ori rx, rx, lower */

	/* CogMIPSELCompiler>>#literalBeforeFollowingAddress: */
static usqInt NoDbgRegParms
literalBeforeFollowingAddress(AbstractInstruction * self_in_literalBeforeFollowingAddress, sqInt followingAddress)
{
	if ((opcodeAtAddress(self_in_literalBeforeFollowingAddress, followingAddress - 4)) == ORI) {
		return literalAtAddress(self_in_literalBeforeFollowingAddress, followingAddress - 4);
	}
	if (((opcodeAtAddress(self_in_literalBeforeFollowingAddress, followingAddress - 4)) == SW)
	 && ((opcodeAtAddress(self_in_literalBeforeFollowingAddress, followingAddress - 8)) == ADDIU)) {
		return literalAtAddress(self_in_literalBeforeFollowingAddress, followingAddress - 12);
	}
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#loadLiteralByteSize */
static sqInt NoDbgRegParms
loadLiteralByteSize(AbstractInstruction * self_in_loadLiteralByteSize)
{
	return 8;
}


/*	Answer the byte size of a MoveCwR opcode's corresponding machine code
	when the argument is a PIC. This is for the self-reference at the end of a
	closed PIC. */

	/* CogMIPSELCompiler>>#loadPICLiteralByteSize */
static sqInt NoDbgRegParms
loadPICLiteralByteSize(AbstractInstruction * self_in_loadPICLiteralByteSize)
{
	/* begin loadLiteralByteSize */
	return 8;
}

	/* CogMIPSELCompiler>>#low16BitsOf: */
static usqInt NoDbgRegParms
low16BitsOf(AbstractInstruction * self_in_low16BitsOf, usqInt word)
{
	return word & 0xFFFF;
}

	/* CogMIPSELCompiler>>#luiR:C: */
static sqInt NoDbgRegParms
luiRC(AbstractInstruction * self_in_luiRC, sqInt destReg, sqInt imm)
{
	return itypersrteitherImmediate(self_in_luiRC, LUI, 0, destReg, imm);
}

	/* CogMIPSELCompiler>>#lwR:base:offset: */
static sqInt NoDbgRegParms
lwRbaseoffset(AbstractInstruction * self_in_lwRbaseoffset, sqInt destReg, sqInt baseReg, sqInt offset)
{
	return itypersrtsignedImmediate(self_in_lwRbaseoffset, LW, baseReg, destReg, offset);
}

	/* CogMIPSELCompiler>>#machineCodeBytes */
static sqInt NoDbgRegParms
machineCodeBytes(AbstractInstruction * self_in_machineCodeBytes)
{
	return 7 /* machineCodeWords */ * 4;
}


/*	Answer the maximum number of words of machine code generated for any
	abstract instruction.
	e.g. AddCheckOverflowCqR */

	/* CogMIPSELCompiler>>#machineCodeWords */
static sqInt NoDbgRegParms
machineCodeWords(AbstractInstruction * self_in_machineCodeWords)
{
	return 7;
}

	/* CogMIPSELCompiler>>#mfhiR: */
static sqInt NoDbgRegParms
mfhiR(AbstractInstruction * self_in_mfhiR, sqInt destReg)
{
	flag("todo");
	return rtypersrtrdsafunct(self_in_mfhiR, SPECIAL, 0, 0, destReg, 0, MFHI);
}

	/* CogMIPSELCompiler>>#mfloR: */
static sqInt NoDbgRegParms
mfloR(AbstractInstruction * self_in_mfloR, sqInt destReg)
{
	flag("todo");
	return rtypersrtrdsafunct(self_in_mfloR, SPECIAL, 0, 0, destReg, 0, MFLO);
}

	/* CogMIPSELCompiler>>#mipsbreak: */
static sqInt NoDbgRegParms
mipsbreak(AbstractInstruction * self_in_mipsbreak, sqInt code)
{
	assert(((code >= 0) && (code <= 0xFFFFF)));
	return (((sqInt)((usqInt)(code) << 6))) | BREAK;
}

	/* CogMIPSELCompiler>>#multR:R: */
static sqInt NoDbgRegParms
multRR(AbstractInstruction * self_in_multRR, sqInt leftReg, sqInt rightReg)
{
	flag("todo");
	return rtypersrtrdsafunct(self_in_multRR, SPECIAL, leftReg, rightReg, 0, 0, MULT);
}

	/* CogMIPSELCompiler>>#nop */
static sqInt NoDbgRegParms
nop(AbstractInstruction * self_in_nop)
{
	return 0;
}


/*	Support for processors without condition codes, such as the MIPS.
	Answer the branch opcode. Modify the receiver and the branch to
	implement a suitable conditional branch that doesn't depend on
	condition codes being set by the receiver. */

	/* CogMIPSELCompiler>>#noteFollowingConditionalBranch: */
static AbstractInstruction * NoDbgRegParms
noteFollowingConditionalBranch(AbstractInstruction * self_in_noteFollowingConditionalBranch, AbstractInstruction *branch)
{
    usqInt newBranchLeft;
    sqInt newBranchOpcode;
    usqInt newBranchRight;

	if ((((branch->opcode)) == JumpOverflow)
	 || (((branch->opcode)) == JumpNoOverflow)) {
		return noteFollowingOverflowBranch(self_in_noteFollowingConditionalBranch, branch);
	}
	
	switch ((branch->opcode)) {
	case JumpZero:
		newBranchOpcode = BrEqualRR;

		break;
	case JumpNonZero:
		newBranchOpcode = BrNotEqualRR;

		break;
	case JumpBelow:
		newBranchOpcode = BrUnsignedLessRR;

		break;
	case JumpBelowOrEqual:
		newBranchOpcode = BrUnsignedLessEqualRR;

		break;
	case JumpAbove:
		newBranchOpcode = BrUnsignedGreaterRR;

		break;
	case JumpAboveOrEqual:
		newBranchOpcode = BrUnsignedGreaterEqualRR;

		break;
	case JumpLess:
	case JumpNegative:
		newBranchOpcode = BrSignedLessRR;

		break;
	case JumpLessOrEqual:
		newBranchOpcode = BrSignedLessEqualRR;

		break;
	case JumpGreater:
		newBranchOpcode = BrSignedGreaterRR;

		break;
	case JumpGreaterOrEqual:
		newBranchOpcode = BrSignedGreaterEqualRR;

		break;
	case JumpLongZero:
		newBranchOpcode = BrLongEqualRR;

		break;
	case JumpLongNonZero:
		newBranchOpcode = BrLongNotEqualRR;

		break;
	default:
		/* begin unreachable */
		error("UNREACHABLE");
		newBranchOpcode = 0;

	}
	
	switch ((self_in_noteFollowingConditionalBranch->opcode)) {
	case BrEqualRR:
	case BrUnsignedLessRR:
		
		/* I.e., two jumps after a compare. */
		newBranchLeft = ((self_in_noteFollowingConditionalBranch->operands))[1];
		newBranchRight = ((self_in_noteFollowingConditionalBranch->operands))[2];
		break;
	case CmpRR:
		newBranchLeft = ((self_in_noteFollowingConditionalBranch->operands))[1];
		newBranchRight = ((self_in_noteFollowingConditionalBranch->operands))[0];
		(self_in_noteFollowingConditionalBranch->opcode) = Label;
		break;
	case CmpCqR:
		newBranchLeft = ((self_in_noteFollowingConditionalBranch->operands))[1];
		newBranchRight = AT;
		(self_in_noteFollowingConditionalBranch->opcode) = MoveCqR;
		((self_in_noteFollowingConditionalBranch->operands))[1] = AT;
		break;
	case CmpCwR:
		newBranchLeft = ((self_in_noteFollowingConditionalBranch->operands))[1];
		newBranchRight = AT;
		(self_in_noteFollowingConditionalBranch->opcode) = MoveCwR;
		((self_in_noteFollowingConditionalBranch->operands))[1] = AT;
		break;
	case TstCqR:
		newBranchLeft = Cmp;
		newBranchRight = ZR;
		break;
	case AndCqR:
	case OrRR:
	case XorRR:
	case SubCwR:
	case SubCqR:
	case ArithmeticShiftRightCqR:
		newBranchLeft = ((self_in_noteFollowingConditionalBranch->operands))[1];
		newBranchRight = ZR;
		break;
	case AndCqRR:
		newBranchLeft = ((self_in_noteFollowingConditionalBranch->operands))[2];
		newBranchRight = ZR;
		break;
	default:
		/* begin unreachable */
		error("UNREACHABLE");

	}
	/* begin rewriteOpcode:with:with: */
	(branch->opcode) = newBranchOpcode;
	((branch->operands))[1] = newBranchLeft;
	((branch->operands))[2] = newBranchRight;
	return branch;
}


/*	Support for processors without condition codes, such as the MIPS.
	Answer the branch opcode. Modify the receiver and the branch to
	implement a suitable conditional branch that doesn't depend on
	condition codes being set by the receiver. */

	/* CogMIPSELCompiler>>#noteFollowingOverflowBranch: */
static AbstractInstruction * NoDbgRegParms
noteFollowingOverflowBranch(AbstractInstruction * self_in_noteFollowingOverflowBranch, AbstractInstruction *branch)
{
    sqInt newBranchOpcode;

	if (((self_in_noteFollowingOverflowBranch->opcode)) == MulRR) {
		(self_in_noteFollowingOverflowBranch->opcode) = MulCheckOverflowRR;
		
		switch ((branch->opcode)) {
		case JumpOverflow:
			newBranchOpcode = BrNotEqualRR;

			break;
		case JumpNoOverflow:
			newBranchOpcode = BrEqualRR;

			break;
		default:
			/* begin unreachable */
			error("UNREACHABLE");
			newBranchOpcode = 0;

		}
		/* begin rewriteOpcode:with:with: */
		(branch->opcode) = newBranchOpcode;
		((branch->operands))[1] = OverflowTemp1;
		((branch->operands))[2] = OverflowTemp2;
		return branch;
	}
	
	switch ((self_in_noteFollowingOverflowBranch->opcode)) {
	case AddCqR:
		(self_in_noteFollowingOverflowBranch->opcode) = AddCheckOverflowCqR;

		break;
	case AddRR:
		(self_in_noteFollowingOverflowBranch->opcode) = AddCheckOverflowRR;

		break;
	case SubCqR:
		(self_in_noteFollowingOverflowBranch->opcode) = SubCheckOverflowCqR;

		break;
	case SubRR:
		(self_in_noteFollowingOverflowBranch->opcode) = SubCheckOverflowRR;

		break;
	default:
		/* begin unreachable */
		error("UNREACHABLE");
		(self_in_noteFollowingOverflowBranch->opcode) = 0;

	}
	
	switch ((branch->opcode)) {
	case JumpOverflow:
		newBranchOpcode = BrSignedLessRR;

		break;
	case JumpNoOverflow:
		newBranchOpcode = BrSignedGreaterEqualRR;

		break;
	default:
		/* begin unreachable */
		error("UNREACHABLE");
		newBranchOpcode = 0;

	}
	/* begin rewriteOpcode:with:with: */
	(branch->opcode) = newBranchOpcode;
	((branch->operands))[1] = Overflow;
	((branch->operands))[2] = ZR;
	return branch;
}

	/* CogMIPSELCompiler>>#numIntRegArgs */
static sqInt NoDbgRegParms
numIntRegArgs(AbstractInstruction * self_in_numIntRegArgs)
{
	flag("OABI");
	return 4;
}

	/* CogMIPSELCompiler>>#opcodeAtAddress: */
static sqInt NoDbgRegParms
opcodeAtAddress(AbstractInstruction * self_in_opcodeAtAddress, sqInt mcpc)
{
	return ((usqInt) (longAt(mcpc))) >> 26;
}

	/* CogMIPSELCompiler>>#oriR:R:C: */
static sqInt NoDbgRegParms
oriRRC(AbstractInstruction * self_in_oriRRC, sqInt destReg, sqInt srcReg, sqInt imm)
{
	return itypersrteitherImmediate(self_in_oriRRC, ORI, srcReg, destReg, imm);
}

	/* CogMIPSELCompiler>>#orR:R:R: */
static sqInt NoDbgRegParms
orRRR(AbstractInstruction * self_in_orRRR, sqInt destReg, sqInt leftReg, sqInt rightReg)
{
	return rtypersrtrdsafunct(self_in_orRRR, SPECIAL, leftReg, rightReg, destReg, 0, OR);
}

	/* CogMIPSELCompiler>>#padIfPossibleWithStopsFrom:to: */
static AbstractInstruction * NoDbgRegParms
padIfPossibleWithStopsFromto(AbstractInstruction * self_in_padIfPossibleWithStopsFromto, sqInt startAddr, sqInt endAddr)
{
    sqInt addr;

	for (addr = startAddr; addr < endAddr; addr += 4) {
		longAtput(addr, stop(self_in_padIfPossibleWithStopsFromto));
	}
	return self_in_padIfPossibleWithStopsFromto;
}

	/* CogMIPSELCompiler>>#prefR:offset:hint: */
static sqInt NoDbgRegParms
prefRoffsethint(AbstractInstruction * self_in_prefRoffsethint, sqInt baseReg, sqInt offset, sqInt hint)
{
	flag("todo");
	assert((hint == HintLoad)
	 || (hint == HintStore));
	return itypersrtsignedImmediate(self_in_prefRoffsethint, PREF, baseReg, hint, offset);
}

	/* CogMIPSELCompiler>>#pushLinkRegisterByteSize */
static sqInt NoDbgRegParms
pushLinkRegisterByteSize(AbstractInstruction * self_in_pushLinkRegisterByteSize)
{
	return 8;
}

	/* CogMIPSELCompiler>>#relocateCallBeforeReturnPC:by: */
static AbstractInstruction * NoDbgRegParms
relocateCallBeforeReturnPCby(AbstractInstruction * self_in_relocateCallBeforeReturnPCby, sqInt retpc, sqInt delta)
{
    usqInt target;

	assert((delta % 4) == 0);
	if (delta == 0) {
		return self_in_relocateCallBeforeReturnPCby;
	}
	assert((opcodeAtAddress(self_in_relocateCallBeforeReturnPCby, retpc - 16)) == LUI);
	assert((opcodeAtAddress(self_in_relocateCallBeforeReturnPCby, retpc - 12)) == ORI);
	assert((opcodeAtAddress(self_in_relocateCallBeforeReturnPCby, retpc - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_relocateCallBeforeReturnPCby, retpc - 8)) == JALR);
	assert((longAt(retpc - 4)) == (nop(self_in_relocateCallBeforeReturnPCby)));
	target = literalAtAddress(self_in_relocateCallBeforeReturnPCby, retpc - 12);
	target += delta;
	literalAtAddressput(self_in_relocateCallBeforeReturnPCby, retpc - 12, target);
	assert((opcodeAtAddress(self_in_relocateCallBeforeReturnPCby, retpc - 16)) == LUI);
	assert((opcodeAtAddress(self_in_relocateCallBeforeReturnPCby, retpc - 12)) == ORI);
	assert((opcodeAtAddress(self_in_relocateCallBeforeReturnPCby, retpc - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_relocateCallBeforeReturnPCby, retpc - 8)) == JALR);
	assert((longAt(retpc - 4)) == (nop(self_in_relocateCallBeforeReturnPCby)));
	return self_in_relocateCallBeforeReturnPCby;
}


/*	lui t9, stub/targetHigh
	ori t9, t9, stub/targetLow
	jr t9
	nop (delay slot)
	... <-- pc */

	/* CogMIPSELCompiler>>#relocateJumpLongBeforeFollowingAddress:by: */
static AbstractInstruction * NoDbgRegParms
relocateJumpLongBeforeFollowingAddressby(AbstractInstruction * self_in_relocateJumpLongBeforeFollowingAddressby, sqInt pc, sqInt delta)
{
    usqInt newTarget;
    usqInt oldTarget;

	assert((delta % 4) == 0);
	if (delta == 0) {
		return self_in_relocateJumpLongBeforeFollowingAddressby;
	}
	assert((opcodeAtAddress(self_in_relocateJumpLongBeforeFollowingAddressby, pc - 16)) == LUI);
	assert((opcodeAtAddress(self_in_relocateJumpLongBeforeFollowingAddressby, pc - 12)) == ORI);
	assert((opcodeAtAddress(self_in_relocateJumpLongBeforeFollowingAddressby, pc - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_relocateJumpLongBeforeFollowingAddressby, pc - 8)) == JR);
	assert((longAt(pc - 4)) == (nop(self_in_relocateJumpLongBeforeFollowingAddressby)));
	oldTarget = literalAtAddress(self_in_relocateJumpLongBeforeFollowingAddressby, pc - 12);
	newTarget = oldTarget + delta;
	literalAtAddressput(self_in_relocateJumpLongBeforeFollowingAddressby, pc - 12, newTarget);
	assert((opcodeAtAddress(self_in_relocateJumpLongBeforeFollowingAddressby, pc - 16)) == LUI);
	assert((opcodeAtAddress(self_in_relocateJumpLongBeforeFollowingAddressby, pc - 12)) == ORI);
	assert((opcodeAtAddress(self_in_relocateJumpLongBeforeFollowingAddressby, pc - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_relocateJumpLongBeforeFollowingAddressby, pc - 8)) == JR);
	assert((longAt(pc - 4)) == (nop(self_in_relocateJumpLongBeforeFollowingAddressby)));
	return self_in_relocateJumpLongBeforeFollowingAddressby;
}


/*	lui t9, stub/targetHigh
	ori t9, t9, stub/targetLow
	jalr t9
	nop (delay slot)
	... <-- callSiteReturnAddress */

	/* CogMIPSELCompiler>>#relocateJumpLongConditionalBeforeFollowingAddress:by: */
static AbstractInstruction * NoDbgRegParms
relocateJumpLongConditionalBeforeFollowingAddressby(AbstractInstruction * self_in_relocateJumpLongConditionalBeforeFollowingAddressby, sqInt pc, sqInt delta)
{
	assert((opcodeAtAddress(self_in_relocateJumpLongConditionalBeforeFollowingAddressby, pc - 16)) == BNE);
	assert((longAt(pc - 12)) == (nop(self_in_relocateJumpLongConditionalBeforeFollowingAddressby)));
	assert((opcodeAtAddress(self_in_relocateJumpLongConditionalBeforeFollowingAddressby, pc - 8)) == J);
	assert((longAt(pc - 4)) == (nop(self_in_relocateJumpLongConditionalBeforeFollowingAddressby)));
	rewriteJTypeAtAddressdelta(self_in_relocateJumpLongConditionalBeforeFollowingAddressby, pc - 8, delta);
	assert((opcodeAtAddress(self_in_relocateJumpLongConditionalBeforeFollowingAddressby, pc - 16)) == BNE);
	assert((longAt(pc - 12)) == (nop(self_in_relocateJumpLongConditionalBeforeFollowingAddressby)));
	assert((opcodeAtAddress(self_in_relocateJumpLongConditionalBeforeFollowingAddressby, pc - 8)) == J);
	assert((longAt(pc - 4)) == (nop(self_in_relocateJumpLongConditionalBeforeFollowingAddressby)));
	return self_in_relocateJumpLongConditionalBeforeFollowingAddressby;
}


/*	cogit disassembleFrom: pc - 16 to: pc + 16 a StackToRegisterMappingCogit. */

	/* CogMIPSELCompiler>>#relocateMethodReferenceBeforeAddress:by: */
static AbstractInstruction * NoDbgRegParms
relocateMethodReferenceBeforeAddressby(AbstractInstruction * self_in_relocateMethodReferenceBeforeAddressby, sqInt pc, sqInt delta)
{
    usqInt newValue;
    usqInt oldValue;

	if (((opcodeAtAddress(self_in_relocateMethodReferenceBeforeAddressby, pc - 8)) == ADDIU)
	 && ((opcodeAtAddress(self_in_relocateMethodReferenceBeforeAddressby, pc - 4)) == SW)) {

		/* PushCw */
		oldValue = literalAtAddress(self_in_relocateMethodReferenceBeforeAddressby, pc - 12);
		newValue = oldValue + delta;
		literalAtAddressput(self_in_relocateMethodReferenceBeforeAddressby, pc - 12, newValue);
		assert((literalAtAddress(self_in_relocateMethodReferenceBeforeAddressby, pc - 12)) == newValue);
		return self_in_relocateMethodReferenceBeforeAddressby;
	}
	oldValue = literalAtAddress(self_in_relocateMethodReferenceBeforeAddressby, pc - 4);
	newValue = oldValue + delta;
	literalAtAddressput(self_in_relocateMethodReferenceBeforeAddressby, pc - 4, newValue);
	assert((literalAtAddress(self_in_relocateMethodReferenceBeforeAddressby, pc - 4)) == newValue);
	return self_in_relocateMethodReferenceBeforeAddressby;
}


/*	Rewrite a call instruction to call a different target. This variant is
	used to link PICs
	in ceSendMiss et al,. 
	Answer the extent of the code change which is used to compute the range of
	the icache to flush. */
/*	lui t9, stub/targetHigh
	ori t9, t9, stub/targetLow
	jalr t9
	nop (delay slot)
	... <-- callSiteReturnAddress */

	/* CogMIPSELCompiler>>#rewriteCallAt:target: */
static sqInt NoDbgRegParms
rewriteCallAttarget(AbstractInstruction * self_in_rewriteCallAttarget, usqInt callSiteReturnAddress, usqInt callTargetAddress)
{
	assert((opcodeAtAddress(self_in_rewriteCallAttarget, callSiteReturnAddress - 16)) == LUI);
	assert((opcodeAtAddress(self_in_rewriteCallAttarget, callSiteReturnAddress - 12)) == ORI);
	assert((opcodeAtAddress(self_in_rewriteCallAttarget, callSiteReturnAddress - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_rewriteCallAttarget, callSiteReturnAddress - 8)) == JALR);
	assert((longAt(callSiteReturnAddress - 4)) == (nop(self_in_rewriteCallAttarget)));
	literalAtAddressput(self_in_rewriteCallAttarget, callSiteReturnAddress - 12, callTargetAddress);
	assert((opcodeAtAddress(self_in_rewriteCallAttarget, callSiteReturnAddress - 16)) == LUI);
	assert((opcodeAtAddress(self_in_rewriteCallAttarget, callSiteReturnAddress - 12)) == ORI);
	assert((opcodeAtAddress(self_in_rewriteCallAttarget, callSiteReturnAddress - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_rewriteCallAttarget, callSiteReturnAddress - 8)) == JALR);
	assert((longAt(callSiteReturnAddress - 4)) == (nop(self_in_rewriteCallAttarget)));
	return 20;
}


/*	Rewrite a jump instruction to call a different target. This variant is
	used to reset the 
	jumps in the prototype CPIC to suit each use,. 
	Answer the extent of the code change which is used to compute the range of
	the icache to flush. */

	/* CogMIPSELCompiler>>#rewriteConditionalJumpLongAt:target: */
static AbstractInstruction * NoDbgRegParms
rewriteConditionalJumpLongAttarget(AbstractInstruction * self_in_rewriteConditionalJumpLongAttarget, usqInt callSiteReturnAddress, usqInt callTargetAddress)
{
	assert((opcodeAtAddress(self_in_rewriteConditionalJumpLongAttarget, callSiteReturnAddress - 8)) == J);
	assert((longAt(callSiteReturnAddress - 4)) == (nop(self_in_rewriteConditionalJumpLongAttarget)));
	rewriteJTypeAtAddresstarget(self_in_rewriteConditionalJumpLongAttarget, callSiteReturnAddress - 8, callTargetAddress);
	assert((opcodeAtAddress(self_in_rewriteConditionalJumpLongAttarget, callSiteReturnAddress - 8)) == J);
	assert((longAt(callSiteReturnAddress - 4)) == (nop(self_in_rewriteConditionalJumpLongAttarget)));
	return self_in_rewriteConditionalJumpLongAttarget;
}


/*	Rewrite a jump instruction to call a different target. This variant is
	used to reset the 
	jumps in the prototype CPIC to suit each use,. 
	Answer the extent of the code change which is used to compute the range of
	the icache to flush. */
/*	self CmpR: ClassReg R: TempReg.
	^self JumpNonZero: 0 */
/*	bne s5, s3, +156 ; =BE7C
	nop (delay slot)
	.... <-- addressFollowingJump */

	/* CogMIPSELCompiler>>#rewriteCPICJumpAt:target: */
static AbstractInstruction * NoDbgRegParms
rewriteCPICJumpAttarget(AbstractInstruction * self_in_rewriteCPICJumpAttarget, usqInt addressFollowingJump, usqInt jumpTargetAddr)
{
	assert((opcodeAtAddress(self_in_rewriteCPICJumpAttarget, addressFollowingJump - 8)) == BNE);
	assert((longAt(addressFollowingJump - 4)) == (nop(self_in_rewriteCPICJumpAttarget)));
	rewriteITypeBranchAtAddresstarget(self_in_rewriteCPICJumpAttarget, addressFollowingJump - 8, jumpTargetAddr);
	assert((opcodeAtAddress(self_in_rewriteCPICJumpAttarget, addressFollowingJump - 8)) == BNE);
	assert((longAt(addressFollowingJump - 4)) == (nop(self_in_rewriteCPICJumpAttarget)));
	return self_in_rewriteCPICJumpAttarget;
}


/*	Rewrite an inline cache to call a different target for a new tag. This
	variant is used
	to link unlinked sends in ceSend:to:numArgs: et al. Answer the extent of
	the code
	change which is used to compute the range of the icache to flush. */
/*	MoveCwR ClassReg selectorIndex/expectedClass
	Call: unlinked send stub/expectedTarget
	Push ReceiverResult <-- callSiteReturnAddress */
/*	lui s3, selector/tagHigh
	ori s3, s3, selector/tagLow
	lui t9, stub/targetHigh
	ori t9, t9, stub/targetLow
	jalr t9
	nop (delay slot)
	... <-- callSiteReturnAddress */

	/* CogMIPSELCompiler>>#rewriteInlineCacheAt:tag:target: */
static sqInt NoDbgRegParms
rewriteInlineCacheAttagtarget(AbstractInstruction * self_in_rewriteInlineCacheAttagtarget, usqInt callSiteReturnAddress, sqInt cacheTag, usqInt callTargetAddress)
{
	assert((opcodeAtAddress(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 24)) == LUI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 20)) == ORI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 16)) == LUI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 12)) == ORI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 8)) == JALR);
	assert((longAt(callSiteReturnAddress - 4)) == (nop(self_in_rewriteInlineCacheAttagtarget)));
	literalAtAddressput(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 20, cacheTag);
	literalAtAddressput(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 12, callTargetAddress);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 24)) == LUI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 20)) == ORI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 16)) == LUI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 12)) == ORI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_rewriteInlineCacheAttagtarget, callSiteReturnAddress - 8)) == JALR);
	assert((longAt(callSiteReturnAddress - 4)) == (nop(self_in_rewriteInlineCacheAttagtarget)));
	return 24;
}


/*	Rewrite an inline cache with a new tag. This variant is used
	by the garbage collector. */
/*	MoveCwR ClassReg selectorIndex/expectedClass
	Call: unlinked send stub/expectedTarget
	Push ReceiverResult <-- callSiteReturnAddress */
/*	lui s3, selector/tagHigh
	ori s3, s3, selector/tagLow
	lui t9, stub/targetHigh
	ori t9, t9, stub/targetLow
	jalr t9
	nop (delay slot)
	... <-- callSiteReturnAddress */

	/* CogMIPSELCompiler>>#rewriteInlineCacheTag:at: */
static AbstractInstruction * NoDbgRegParms
rewriteInlineCacheTagat(AbstractInstruction * self_in_rewriteInlineCacheTagat, sqInt cacheTag, usqInt callSiteReturnAddress)
{
	assert((opcodeAtAddress(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 24)) == LUI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 20)) == ORI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 16)) == LUI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 12)) == ORI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 8)) == JALR);
	assert((longAt(callSiteReturnAddress - 4)) == (nop(self_in_rewriteInlineCacheTagat)));
	literalAtAddressput(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 20, cacheTag);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 24)) == LUI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 20)) == ORI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 16)) == LUI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 12)) == ORI);
	assert((opcodeAtAddress(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_rewriteInlineCacheTagat, callSiteReturnAddress - 8)) == JALR);
	assert((longAt(callSiteReturnAddress - 4)) == (nop(self_in_rewriteInlineCacheTagat)));
	return self_in_rewriteInlineCacheTagat;
}

	/* CogMIPSELCompiler>>#rewriteITypeBranchAtAddress:target: */
static AbstractInstruction * NoDbgRegParms
rewriteITypeBranchAtAddresstarget(AbstractInstruction * self_in_rewriteITypeBranchAtAddresstarget, sqInt mcpc, sqInt newTarget)
{
    sqInt newDisplacement;
    unsigned int newInstruction;
    sqInt oldInstruction;


	/* Displacement is relative to delay slot. */
	newDisplacement = newTarget - (mcpc + 4);

	/* Displacement is in words. */
	newDisplacement = ((sqInt) newDisplacement) >> 2;
	newDisplacement = newDisplacement & 0xFFFF;
	oldInstruction = longAt(mcpc);
	newInstruction = (oldInstruction & 0xFFFF0000U) | newDisplacement;
	longAtput(mcpc, newInstruction);
	return self_in_rewriteITypeBranchAtAddresstarget;
}

	/* CogMIPSELCompiler>>#rewriteJTypeAtAddress:delta: */
static AbstractInstruction * NoDbgRegParms
rewriteJTypeAtAddressdelta(AbstractInstruction * self_in_rewriteJTypeAtAddressdelta, sqInt mcpc, sqInt delta)
{
    usqInt newTarget;
    usqInt oldTarget;

	oldTarget = targetFromJTypeAtAddress(self_in_rewriteJTypeAtAddressdelta, mcpc);
	newTarget = oldTarget + delta;
	rewriteJTypeAtAddresstarget(self_in_rewriteJTypeAtAddressdelta, mcpc, newTarget);
	return self_in_rewriteJTypeAtAddressdelta;
}

	/* CogMIPSELCompiler>>#rewriteJTypeAtAddress:target: */
static AbstractInstruction * NoDbgRegParms
rewriteJTypeAtAddresstarget(AbstractInstruction * self_in_rewriteJTypeAtAddresstarget, sqInt mcpc, sqInt newTarget)
{
    sqInt regionMask;

	assert((opcodeAtAddress(self_in_rewriteJTypeAtAddresstarget, mcpc)) == J);

	/* mcpc + 4: relative to delay slot not j */
	regionMask = 4026531840U;
	assert(((mcpc + 4) & regionMask) == (newTarget & regionMask));
	longAtput(mcpc, jA(self_in_rewriteJTypeAtAddresstarget, newTarget));
	return self_in_rewriteJTypeAtAddresstarget;
}


/*	Rewrite a jump instruction to call a different target. This variant is
	used to reset the 
	jumps in the prototype CPIC to suit each use,. 
	Answer the extent of the code change which is used to compute the range of
	the icache to flush. */
/*	lui t9, stub/targetHigh
	ori t9, t9, stub/targetLow
	jr t9
	nop (delay slot)
	... <-- callSiteReturnAddress */

	/* CogMIPSELCompiler>>#rewriteJumpLongAt:target: */
static sqInt NoDbgRegParms
rewriteJumpLongAttarget(AbstractInstruction * self_in_rewriteJumpLongAttarget, usqInt callSiteReturnAddress, usqInt callTargetAddress)
{
	assert((opcodeAtAddress(self_in_rewriteJumpLongAttarget, callSiteReturnAddress - 16)) == LUI);
	assert((opcodeAtAddress(self_in_rewriteJumpLongAttarget, callSiteReturnAddress - 12)) == ORI);
	assert((opcodeAtAddress(self_in_rewriteJumpLongAttarget, callSiteReturnAddress - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_rewriteJumpLongAttarget, callSiteReturnAddress - 8)) == JR);
	assert((longAt(callSiteReturnAddress - 4)) == (nop(self_in_rewriteJumpLongAttarget)));
	literalAtAddressput(self_in_rewriteJumpLongAttarget, callSiteReturnAddress - 12, callTargetAddress);
	assert((opcodeAtAddress(self_in_rewriteJumpLongAttarget, callSiteReturnAddress - 16)) == LUI);
	assert((opcodeAtAddress(self_in_rewriteJumpLongAttarget, callSiteReturnAddress - 12)) == ORI);
	assert((opcodeAtAddress(self_in_rewriteJumpLongAttarget, callSiteReturnAddress - 8)) == SPECIAL);
	assert((functionAtAddress(self_in_rewriteJumpLongAttarget, callSiteReturnAddress - 8)) == JR);
	assert((longAt(callSiteReturnAddress - 4)) == (nop(self_in_rewriteJumpLongAttarget)));
	return 20;
}

	/* CogMIPSELCompiler>>#rtAtAddress: */
static sqInt NoDbgRegParms
rtAtAddress(AbstractInstruction * self_in_rtAtAddress, sqInt mcpc)
{
	return (((usqInt) (longAt(mcpc))) >> 16) & 0x1F;
}

	/* CogMIPSELCompiler>>#rtype:rs:rt:rd:sa:funct: */
static sqInt NoDbgRegParms
rtypersrtrdsafunct(AbstractInstruction * self_in_rtypersrtrdsafunct, sqInt op, sqInt rs, sqInt rt, sqInt rd, sqInt sa, sqInt funct)
{
	assert(((op >= 0) && (op <= 0x3F)));
	assert(((rs >= 0) && (rs <= 0x1F)));
	assert(((rt >= 0) && (rt <= 0x1F)));
	assert(((rd >= 0) && (rd <= 0x1F)));
	assert(((sa >= 0) && (sa <= 0x1F)));
	assert(((funct >= 0) && (funct <= 0x3F)));
	return (((((((sqInt)((usqInt)(op) << 26))) | (((sqInt)((usqInt)(rs) << 21)))) | (((sqInt)((usqInt)(rt) << 16)))) | (((sqInt)((usqInt)(rd) << 11)))) | (((sqInt)((usqInt)(sa) << 6)))) | funct;
}

	/* CogMIPSELCompiler>>#sbR:base:offset: */
static sqInt NoDbgRegParms
sbRbaseoffset(AbstractInstruction * self_in_sbRbaseoffset, sqInt srcReg, sqInt baseReg, sqInt offset)
{
	return itypersrtsignedImmediate(self_in_sbRbaseoffset, SB, baseReg, srcReg, offset);
}


/*	Not really, but we can merge this in noteFollowingConditionalBranch:. */

	/* CogMIPSELCompiler>>#setsConditionCodesFor: */
static sqInt NoDbgRegParms
setsConditionCodesFor(AbstractInstruction * self_in_setsConditionCodesFor, sqInt aConditionalJumpOpcode)
{
	if (((self_in_setsConditionCodesFor->opcode)) == XorRR) {
		return 1;
	}
	if (((self_in_setsConditionCodesFor->opcode)) == ArithmeticShiftRightCqR) {
		return 1;
	}
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#shR:base:offset: */
static sqInt NoDbgRegParms
shRbaseoffset(AbstractInstruction * self_in_shRbaseoffset, sqInt srcReg, sqInt baseReg, sqInt offset)
{
	return itypersrtsignedImmediate(self_in_shRbaseoffset, SH, baseReg, srcReg, offset);
}


/*	Size a jump and set its address. The target may be another instruction
	or an absolute address. On entry the address inst var holds our virtual
	address. On exit address is set to eventualAbsoluteAddress, which is
	where this instruction will be output. The span of a jump to a following
	instruction is therefore between that instruction's address and this
	instruction's address ((which are both still their virtual addresses), but
	the span of a jump to a preceding instruction or to an absolute address is
	between that instruction's address (which by now is its eventual absolute
	address) or absolute address and eventualAbsoluteAddress.
	
	ARM is simple; the 26-bit call/jump range means no short jumps. This
	routine only has to determine the targets of jumps, not determine sizes. */

	/* CogMIPSELCompiler>>#sizePCDependentInstructionAt: */
static usqInt NoDbgRegParms
sizePCDependentInstructionAt(AbstractInstruction * self_in_sizePCDependentInstructionAt, sqInt eventualAbsoluteAddress)
{
    usqInt alignment;

	if (((self_in_sizePCDependentInstructionAt->opcode)) == AlignmentNops) {
		(self_in_sizePCDependentInstructionAt->address) = eventualAbsoluteAddress;
		alignment = ((self_in_sizePCDependentInstructionAt->operands))[0];
		return ((self_in_sizePCDependentInstructionAt->machineCodeSize) = ((eventualAbsoluteAddress + (alignment - 1)) & (-alignment)) - eventualAbsoluteAddress);
	}
	assert((isJump(self_in_sizePCDependentInstructionAt))
	 || ((((self_in_sizePCDependentInstructionAt->opcode)) == Call)
	 || (((self_in_sizePCDependentInstructionAt->opcode)) == CallFull)));
	if (isJump(self_in_sizePCDependentInstructionAt)) {
		resolveJumpTarget(self_in_sizePCDependentInstructionAt);
	}
	(self_in_sizePCDependentInstructionAt->address) = eventualAbsoluteAddress;
	return ((self_in_sizePCDependentInstructionAt->machineCodeSize) = (self_in_sizePCDependentInstructionAt->maxSize));
}

	/* CogMIPSELCompiler>>#sllR:R:C: */
static sqInt NoDbgRegParms
sllRRC(AbstractInstruction * self_in_sllRRC, sqInt destReg, sqInt sourceReg, sqInt shiftAmount)
{
	return rtypersrtrdsafunct(self_in_sllRRC, SPECIAL, 0, sourceReg, destReg, shiftAmount, SLL);
}

	/* CogMIPSELCompiler>>#sllvR:R:R: */
static sqInt NoDbgRegParms
sllvRRR(AbstractInstruction * self_in_sllvRRR, sqInt destReg, sqInt leftReg, sqInt rightReg)
{
	return rtypersrtrdsafunct(self_in_sllvRRR, SPECIAL, rightReg, leftReg, destReg, 0, SLLV);
}

	/* CogMIPSELCompiler>>#sltiR:R:C: */
static sqInt NoDbgRegParms
sltiRRC(AbstractInstruction * self_in_sltiRRC, sqInt destReg, sqInt leftReg, sqInt imm)
{
	return itypersrtsignedImmediate(self_in_sltiRRC, SLTI, leftReg, destReg, imm);
}

	/* CogMIPSELCompiler>>#sltiuR:R:C: */
static sqInt NoDbgRegParms
sltiuRRC(AbstractInstruction * self_in_sltiuRRC, sqInt destReg, sqInt leftReg, sqInt imm)
{
	return itypersrtsignedImmediate(self_in_sltiuRRC, SLTIU, leftReg, destReg, imm);
}

	/* CogMIPSELCompiler>>#sltR:R:R: */
static sqInt NoDbgRegParms
sltRRR(AbstractInstruction * self_in_sltRRR, sqInt destReg, sqInt leftReg, sqInt rightReg)
{
	return rtypersrtrdsafunct(self_in_sltRRR, SPECIAL, leftReg, rightReg, destReg, 0, SLT);
}

	/* CogMIPSELCompiler>>#sltuR:R:R: */
static sqInt NoDbgRegParms
sltuRRR(AbstractInstruction * self_in_sltuRRR, sqInt destReg, sqInt leftReg, sqInt rightReg)
{
	return rtypersrtrdsafunct(self_in_sltuRRR, SPECIAL, leftReg, rightReg, destReg, 0, SLTU);
}

	/* CogMIPSELCompiler>>#sraR:R:C: */
static sqInt NoDbgRegParms
sraRRC(AbstractInstruction * self_in_sraRRC, sqInt destReg, sqInt sourceReg, sqInt shiftAmount)
{
	return rtypersrtrdsafunct(self_in_sraRRC, SPECIAL, 0, sourceReg, destReg, shiftAmount, SRA);
}

	/* CogMIPSELCompiler>>#sravR:R:R: */
static sqInt NoDbgRegParms
sravRRR(AbstractInstruction * self_in_sravRRR, sqInt destReg, sqInt leftReg, sqInt rightReg)
{
	return rtypersrtrdsafunct(self_in_sravRRR, SPECIAL, rightReg, leftReg, destReg, 0, SRAV);
}

	/* CogMIPSELCompiler>>#srlR:R:C: */
static sqInt NoDbgRegParms
srlRRC(AbstractInstruction * self_in_srlRRC, sqInt destReg, sqInt sourceReg, sqInt shiftAmount)
{
	return rtypersrtrdsafunct(self_in_srlRRC, SPECIAL, 0, sourceReg, destReg, shiftAmount, SRL);
}

	/* CogMIPSELCompiler>>#srlvR:R:R: */
static sqInt NoDbgRegParms
srlvRRR(AbstractInstruction * self_in_srlvRRR, sqInt destReg, sqInt leftReg, sqInt rightReg)
{
	return rtypersrtrdsafunct(self_in_srlvRRR, SPECIAL, rightReg, leftReg, destReg, 0, SRLV);
}

	/* CogMIPSELCompiler>>#stop */
static sqInt NoDbgRegParms
stop(AbstractInstruction * self_in_stop)
{
	return mipsbreak(self_in_stop, 0);
}

	/* CogMIPSELCompiler>>#stopsFrom:to: */
static AbstractInstruction * NoDbgRegParms
stopsFromto(AbstractInstruction * self_in_stopsFromto, sqInt startAddr, sqInt endAddr)
{
    sqInt addr;

	assert((((endAddr - startAddr) + 1) % 4) == 0);
	for (addr = startAddr; addr <= endAddr; addr += 4) {
		longAtput(addr, stop(self_in_stopsFromto));
	}
	return self_in_stopsFromto;
}


/*	Rewrite the long constant loaded by a MoveCwR or PushCw before the given
	address 
 */

	/* CogMIPSELCompiler>>#storeLiteral:beforeFollowingAddress: */
static sqInt NoDbgRegParms
storeLiteralbeforeFollowingAddress(AbstractInstruction * self_in_storeLiteralbeforeFollowingAddress, sqInt literal, sqInt followingAddress)
{
	flag("bogus");
	if ((opcodeAtAddress(self_in_storeLiteralbeforeFollowingAddress, followingAddress - 4)) == ORI) {
		return literalAtAddressput(self_in_storeLiteralbeforeFollowingAddress, followingAddress - 4, literal);
	}
	if (((opcodeAtAddress(self_in_storeLiteralbeforeFollowingAddress, followingAddress - 4)) == SW)
	 && ((opcodeAtAddress(self_in_storeLiteralbeforeFollowingAddress, followingAddress - 8)) == ADDIU)) {
		return literalAtAddressput(self_in_storeLiteralbeforeFollowingAddress, followingAddress - 12, literal);
	}
	/* begin unreachable */
	error("UNREACHABLE");
	return 0;
}

	/* CogMIPSELCompiler>>#subuR:R:R: */
static sqInt NoDbgRegParms
subuRRR(AbstractInstruction * self_in_subuRRR, sqInt destReg, sqInt leftReg, sqInt rightReg)
{
	return rtypersrtrdsafunct(self_in_subuRRR, SPECIAL, leftReg, rightReg, destReg, 0, SUBU);
}

	/* CogMIPSELCompiler>>#swR:base:offset: */
static sqInt NoDbgRegParms
swRbaseoffset(AbstractInstruction * self_in_swRbaseoffset, sqInt srcReg, sqInt baseReg, sqInt offset)
{
	return itypersrtsignedImmediate(self_in_swRbaseoffset, SW, baseReg, srcReg, offset);
}

	/* CogMIPSELCompiler>>#targetFromITypeAtAddress: */
static usqInt NoDbgRegParms
targetFromITypeAtAddress(AbstractInstruction * self_in_targetFromITypeAtAddress, usqInt mcpc)
{
    usqInt offset;

	offset = (longAt(mcpc)) & 0xFFFF;
	offset = offset << 2;
	return (mcpc + offset) + OneInstruction;
}

	/* CogMIPSELCompiler>>#targetFromJTypeAtAddress: */
static usqInt NoDbgRegParms
targetFromJTypeAtAddress(AbstractInstruction * self_in_targetFromJTypeAtAddress, usqInt mcpc)
{
    sqInt targetLow;


	/* mcpc + 4: relative to delay slot not j */
	targetLow = (longAt(mcpc)) & 0x3FFFFFF;
	return ((mcpc + 4) & 4026531840U) + (((sqInt)((usqInt)(targetLow) << 2)));
}

	/* CogMIPSELCompiler>>#xoriR:R:C: */
static sqInt NoDbgRegParms
xoriRRC(AbstractInstruction * self_in_xoriRRC, sqInt destReg, sqInt srcReg, sqInt imm)
{
	return itypersrteitherImmediate(self_in_xoriRRC, XORI, srcReg, destReg, imm);
}

	/* CogMIPSELCompiler>>#xorR:R:R: */
static sqInt NoDbgRegParms
xorRRR(AbstractInstruction * self_in_xorRRR, sqInt destReg, sqInt leftReg, sqInt rightReg)
{
	return rtypersrtrdsafunct(self_in_xorRRR, SPECIAL, leftReg, rightReg, destReg, 0, XOR);
}


/*	Answer if Call and JumpLong are relative and hence need to take the
	caller's relocation delta into account during code compaction, rather than
	just the
	callee's delta. */

	/* CogMIPSELCompiler>>#zoneCallsAreRelative */
static sqInt NoDbgRegParms
zoneCallsAreRelative(AbstractInstruction * self_in_zoneCallsAreRelative)
{
	return 0;
}

	/* CogObjectRepresentation>>#checkValidObjectReference: */
static sqInt NoDbgRegParms
checkValidObjectReference(sqInt anOop)
{
	return (!(isImmediate(anOop)))
	 && ((heapMapAtWord(pointerForOop(anOop))) != 0);
}

	/* CogObjectRepresentation>>#genCmpClassFloatCompactIndexR: */
static AbstractInstruction * NoDbgRegParms
genCmpClassFloatCompactIndexR(sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, ClassFloatCompactIndex, reg);
	return anInstruction;
}

	/* CogObjectRepresentation>>#genCmpClassMethodContextCompactIndexR: */
static AbstractInstruction * NoDbgRegParms
genCmpClassMethodContextCompactIndexR(sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, reg);
	return anInstruction;
}


/*	Get the method header (first word) of a CompiledMethod into headerReg.
	Deal with the method possibly being cogged. */

	/* CogObjectRepresentation>>#genGetMethodHeaderOf:into:scratch: */
static sqInt NoDbgRegParms
genGetMethodHeaderOfintoscratch(sqInt methodReg, sqInt headerReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jumpNotCogged;
    sqInt literal;
    sqInt offset;

	/* begin checkQuickConstant:forInstruction: */
	literal = BaseHeaderSize;
	anInstruction = genoperandoperandoperand(MoveMwrR, BaseHeaderSize, methodReg, headerReg);
	jumpNotCogged = genJumpSmallInteger(headerReg);
	/* begin MoveMw:r:R: */
	offset = offsetof(CogMethod, methodHeader);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveMwrR, offset, headerReg, headerReg);
	jmpTarget(jumpNotCogged, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	TODO: Optimize this one avoiding the trampoline */

	/* CogObjectRepresentation>>#genLcByteSizeOf:to: */
static void NoDbgRegParms
genLcByteSizeOfto(sqInt oop, sqInt resultRegister)
{
    AbstractInstruction *abstractInstruction;

	if (oop != Arg0Reg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, oop, Arg0Reg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceByteSizeOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, resultRegister);
	ssPushNativeRegister(resultRegister);
}

	/* CogObjectRepresentation>>#genLcFloat32:toOop: */
static void NoDbgRegParms
genLcFloat32toOop(sqInt value, sqInt object)
{
    AbstractInstruction *abstractInstruction;

	/* begin ConvertRs:Rd: */
	genoperandoperand(ConvertRsRd, value, DPFPReg0);
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceFloatObjectOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, object);
	ssPushRegister(object);
}

	/* CogObjectRepresentation>>#genLcFloat64:toOop: */
static void NoDbgRegParms
genLcFloat64toOop(sqInt value, sqInt object)
{
    AbstractInstruction *abstractInstruction;

	if (value != DPFPReg0) {
		/* begin MoveRd:Rd: */
		genoperandoperand(MoveRdRd, value, DPFPReg0);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceFloatObjectOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, object);
	ssPushRegister(object);
}

	/* CogObjectRepresentation>>#genLcInstantiateOop: */
static void NoDbgRegParms
genLcInstantiateOop(sqInt classOop)
{
    AbstractInstruction *abstractInstruction;

	if (classOop != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, classOop, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceInstantiateClassTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, classOop);
	ssPushRegister(classOop);
}

	/* CogObjectRepresentation>>#genLcInstantiateOop:constantIndexableSize: */
static void NoDbgRegParms
genLcInstantiateOopconstantIndexableSize(sqInt classOop, sqInt indexableSize)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;

	if (classOop != Arg0Reg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, classOop, Arg0Reg);
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, indexableSize, Arg1Reg);
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceInstantiateClassIndexableSizeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, classOop);
	ssPushRegister(classOop);
}

	/* CogObjectRepresentation>>#genLcInstantiateOop:indexableSize: */
static void NoDbgRegParms
genLcInstantiateOopindexableSize(sqInt classOop, sqInt indexableSize)
{
    AbstractInstruction *abstractInstruction;

	if (classOop != Arg0Reg) {
		if (indexableSize == Arg0Reg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, indexableSize, TempReg);
		}
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, classOop, Arg0Reg);
	}
	if (indexableSize != Arg1Reg) {
		if (indexableSize == Arg0Reg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, TempReg, Arg1Reg);
		}
		else {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, indexableSize, Arg1Reg);
		}
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceInstantiateClassIndexableSizeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, classOop);
	ssPushRegister(classOop);
}

	/* CogObjectRepresentation>>#genLcInt64ToOop: */
static void NoDbgRegParms
genLcInt64ToOop(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceSigned64BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}


/*	Put the arguments in the correct registers */

	/* CogObjectRepresentation>>#genLcInt64ToOop:highPart: */
static void NoDbgRegParms
genLcInt64ToOophighPart(sqInt valueLow, sqInt valueHigh)
{
    AbstractInstruction *abstractInstruction;

	if (valueLow != ReceiverResultReg) {
		if (valueHigh == ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, valueHigh, TempReg);
		}
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, valueLow, ReceiverResultReg);
	}
	if (valueHigh != Arg0Reg) {
		if (valueHigh == ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, TempReg, Arg0Reg);
		}
		else {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, valueHigh, Arg0Reg);
		}
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceSigned64BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}

	/* CogObjectRepresentation>>#genLcOopToInt64: */
static void NoDbgRegParms
genLcOopToInt64(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceSigned64BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushNativeRegister(ReceiverResultReg);
}


/*	Assume this is always correct */

	/* CogObjectRepresentation>>#genLcOopToPointer: */
static void NoDbgRegParms
genLcOopToPointer(sqInt object)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, BaseHeaderSize, object, object);
	ssPushNativeRegister(object);
}

	/* CogObjectRepresentation>>#genLcOopToUInt64: */
static void NoDbgRegParms
genLcOopToUInt64(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, cePositive64BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushNativeRegister(ReceiverResultReg);
}

	/* CogObjectRepresentation>>#genLcOop:toFloat32: */
static void NoDbgRegParms
genLcOoptoFloat32(sqInt object, sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (object != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, object, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceFloatValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin ConvertRd:Rs: */
	genoperandoperand(ConvertRdRs, DPFPReg0, value);
	ssPushNativeRegisterSingleFloat(value);
}

	/* CogObjectRepresentation>>#genLcOop:toFloat64: */
static void NoDbgRegParms
genLcOoptoFloat64(sqInt object, sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (object != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, object, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceFloatValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	if (DPFPReg0 != value) {
		/* begin MoveRd:Rd: */
		genoperandoperand(MoveRdRd, DPFPReg0, value);
	}
	ssPushNativeRegisterDoubleFloat(value);
}

	/* CogObjectRepresentation>>#genLcOop:toInt64:highPart: */
static void NoDbgRegParms
genLcOoptoInt64highPart(sqInt object, sqInt valueLow, sqInt valueHigh)
{
    AbstractInstruction *abstractInstruction;

	if (object != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, object, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceSigned64BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	if (Arg0Reg != valueHigh) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, Arg0Reg, valueHigh);
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, valueLow);
	ssPushNativeRegistersecondRegister(valueLow, valueHigh);
}

	/* CogObjectRepresentation>>#genLcOop:toUInt64:highPart: */
static void NoDbgRegParms
genLcOoptoUInt64highPart(sqInt object, sqInt valueLow, sqInt valueHigh)
{
    AbstractInstruction *abstractInstruction;

	if (object != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, object, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, cePositive64BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	if (Arg0Reg != valueHigh) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, Arg0Reg, valueHigh);
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, valueLow);
	ssPushNativeRegistersecondRegister(valueLow, valueHigh);
}

	/* CogObjectRepresentation>>#genLcPointerToOop:class: */
static void NoDbgRegParms
genLcPointerToOopclass(sqInt pointer, sqInt pointerClass)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;

	/* begin PushR: */
	genoperand(PushR, pointer);
	annotateobjRef(checkLiteralforInstruction(pointerClass, genoperandoperand(MoveCwR, pointerClass, Arg0Reg)), pointerClass);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, BytesPerOop, Arg1Reg);
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceInstantiateClassIndexableSizeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin PopR: */
	genoperand(PopR, pointer);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveRMwr, pointer, BaseHeaderSize, TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, pointer);
	ssPushRegister(pointer);
}

	/* CogObjectRepresentation>>#genLcUInt64ToOop: */
static void NoDbgRegParms
genLcUInt64ToOop(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, cePositive64BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}


/*	Put the arguments in the correct registers */

	/* CogObjectRepresentation>>#genLcUInt64ToOop:highPart: */
static void NoDbgRegParms
genLcUInt64ToOophighPart(sqInt valueLow, sqInt valueHigh)
{
    AbstractInstruction *abstractInstruction;

	if (valueLow != ReceiverResultReg) {
		if (valueHigh == ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, valueHigh, TempReg);
		}
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, valueLow, ReceiverResultReg);
	}
	if (valueHigh != Arg0Reg) {
		if (valueHigh == ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, TempReg, Arg0Reg);
		}
		else {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, valueHigh, Arg0Reg);
		}
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, cePositive64BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}

	/* CogObjectRepresentation>>#genLoadSlot:sourceReg:destReg: */
static sqInt NoDbgRegParms
genLoadSlotsourceRegdestReg(sqInt index, sqInt sourceReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    sqInt literal;

	/* begin checkQuickConstant:forInstruction: */
	literal = (index * BytesPerWord) + BaseHeaderSize;
	anInstruction = genoperandoperandoperand(MoveMwrR, (index * BytesPerWord) + BaseHeaderSize, sourceReg, destReg);
	return 0;
}

	/* CogObjectRepresentation>>#genPrimitiveAdd */
static sqInt
genPrimitiveAdd(void)
{
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOvfl;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genRemoveSmallIntegerTagsInScratchReg(ClassReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, ReceiverResultReg, ClassReg);
	/* begin JumpOverflow: */
	jumpOvfl = genConditionalBranchoperand(JumpOverflow, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ClassReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOvfl, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveBitAnd */
static sqInt
genPrimitiveBitAnd(void)
{
    AbstractInstruction *jumpNotSI;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	/* begin AndR:R: */
	genoperandoperand(AndRR, Arg0Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveBitOr */
static sqInt
genPrimitiveBitOr(void)
{
    AbstractInstruction *jumpNotSI;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	/* begin OrR:R: */
	genoperandoperand(OrRR, Arg0Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	rTemp := rArg0
	rClass := tTemp
	rTemp := rTemp & 1
	jz nonInt
	rClass >>= 1
	cmp 0,rClass
	jge neg
	cmp 31,rClass // numSmallIntegerBits, jge for sign
	jge tooBig
	rTemp := rReceiver
	rTemp <<= rClass
	rTemp >>= rClass (arithmetic)
	cmp rTemp,rReceiver
	jnz ovfl
	rReceiver := rReceiver - 1
	rReceiver := rReceiver <<= rClass
	rReceiver := rReceiver + 1
	ret
	neg:
	rClass := 0 - rClass
	cmp 31,rClass // numSmallIntegerBits
	jge inRange
	rClass := 31
	inRange
	rReceiver := rReceiver >>= rClass.
	rReceiver := rReceiver | smallIntegerTags.
	ret
	ovfl
	tooBig
	nonInt:
	fail
 */

	/* CogObjectRepresentation>>#genPrimitiveBitShift */
static sqInt
genPrimitiveBitShift(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *jumpInRange;
    AbstractInstruction *jumpNegative;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOvfl;
    AbstractInstruction *jumpTooBig;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(ClassReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpNegative))) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, ClassReg);
	}
	/* begin JumpNegative: */
	jumpNegative = genConditionalBranchoperand(JumpNegative, ((sqInt)0));
	/* begin CmpCq:R: */
	anInstruction1 = genoperandoperand(CmpCqR, 0x1F /* numSmallIntegerBits */, ClassReg);
	/* begin JumpGreaterOrEqual: */
	jumpTooBig = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	/* begin LogicalShiftLeftR:R: */
	genoperandoperand(LogicalShiftLeftRR, ClassReg, TempReg);
	/* begin ArithmeticShiftRightR:R: */
	genoperandoperand(ArithmeticShiftRightRR, ClassReg, TempReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, TempReg, ReceiverResultReg);
	/* begin JumpNonZero: */
	jumpOvfl = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genRemoveSmallIntegerTagsInScratchReg(ReceiverResultReg);
	/* begin LogicalShiftLeftR:R: */
	genoperandoperand(LogicalShiftLeftRR, ClassReg, ReceiverResultReg);
	genAddSmallIntegerTagsTo(ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNegative, genoperand(NegateR, ClassReg));
	/* begin CmpCq:R: */
	anInstruction2 = genoperandoperand(CmpCqR, 0x1F /* numSmallIntegerBits */, ClassReg);
	/* begin JumpLessOrEqual: */
	jumpInRange = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
	/* begin MoveCq:R: */
	anInstruction3 = genoperandoperand(MoveCqR, 0x1F /* numSmallIntegerBits */, ClassReg);
	jmpTarget(jumpInRange, genoperandoperand(ArithmeticShiftRightRR, ClassReg, ReceiverResultReg));
	genClearAndSetSmallIntegerTagsIn(ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotSI, jmpTarget(jumpTooBig, jmpTarget(jumpOvfl, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveBitXor */
static sqInt
genPrimitiveBitXor(void)
{
    AbstractInstruction *jumpNotSI;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genRemoveSmallIntegerTagsInScratchReg(Arg0Reg);
	/* begin XorR:R: */
	genoperandoperand(XorRR, Arg0Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveClass */
static sqInt
genPrimitiveClass(void)
{
    sqInt reg;
    sqInt reg1;

	reg = ReceiverResultReg;
	if (methodOrBlockNumArgs > 0) {
		if (methodOrBlockNumArgs > 1) {
			return UnimplementedPrimitive;
		}
		/* begin genLoadArgAtDepth:into: */
		reg1 = (reg = Arg0Reg);
		assert(0 < (numRegArgs()));
	}
	if ((genGetClassObjectOfintoscratchReginstRegIsReceiver(reg, ReceiverResultReg, TempReg, reg == ReceiverResultReg)) == BadRegisterSet) {
		genGetClassObjectOfintoscratchReginstRegIsReceiver(reg, ClassReg, TempReg, reg == ReceiverResultReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ClassReg, ReceiverResultReg);
	}
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	return UnfailingPrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveDiv */
static sqInt
genPrimitiveDiv(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *convert;
    AbstractInstruction *jumpExact;
    AbstractInstruction *jumpIsSI;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpSameSign;
    AbstractInstruction *jumpZero;

	if (!(processorHasDivQuoRemAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, Arg1Reg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genShiftAwaySmallIntegerTagsInScratchReg(ClassReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, ClassReg);
	}
	/* begin JumpZero: */
	jumpZero = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genShiftAwaySmallIntegerTagsInScratchReg(TempReg);
	gDivRRQuoRem(ClassReg, TempReg, TempReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, 0, ClassReg);
	/* begin JumpZero: */
	jumpExact = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin XorR:R: */
	genoperandoperand(XorRR, ClassReg, Arg1Reg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(CmpCqR, 0, Arg1Reg);
	}
	/* begin JumpGreaterOrEqual: */
	jumpSameSign = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(SubCqR, 1, TempReg);
	jmpTarget(jumpSameSign, (convert = genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	genConvertIntegerToSmallIntegerInReg(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpExact, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpIsSI = genJumpIsSmallIntegerValuescratch(TempReg, Arg1Reg);
	jmpTarget(jumpIsSI, convert);
	jmpTarget(jumpZero, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveDivide */
static sqInt
genPrimitiveDivide(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpInexact;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOverflow;
    AbstractInstruction *jumpZero;

	if (!(processorHasDivQuoRemAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genShiftAwaySmallIntegerTagsInScratchReg(ClassReg);
	/* begin JumpZero: */
	jumpZero = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genShiftAwaySmallIntegerTagsInScratchReg(TempReg);
	gDivRRQuoRem(ClassReg, TempReg, TempReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, 0, ClassReg);
	/* begin JumpNonZero: */
	jumpInexact = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	jumpOverflow = genJumpNotSmallIntegerValuescratch(TempReg, Arg1Reg);
	genConvertIntegerToSmallIntegerInReg(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOverflow, jmpTarget(jumpInexact, jmpTarget(jumpZero, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveEqual */
static sqInt
genPrimitiveEqual(void)
{
	return genSmallIntegerComparisonorDoubleComparisoninvert(JumpZero, gJumpFPEqual, 0);
}

	/* CogObjectRepresentation>>#genPrimitiveGreaterOrEqual */
static sqInt
genPrimitiveGreaterOrEqual(void)
{
	return genSmallIntegerComparisonorDoubleComparisoninvert(JumpGreaterOrEqual, gJumpFPGreaterOrEqual, 0);
}

	/* CogObjectRepresentation>>#genPrimitiveGreaterThan */
static sqInt
genPrimitiveGreaterThan(void)
{
	return genSmallIntegerComparisonorDoubleComparisoninvert(JumpGreater, gJumpFPGreater, 0);
}

	/* CogObjectRepresentation>>#genPrimitiveIdentical */
static sqInt
genPrimitiveIdentical(void)
{
	return genPrimitiveIdenticalOrNotIf(0);
}

	/* CogObjectRepresentation>>#genPrimitiveLessOrEqual */
static sqInt
genPrimitiveLessOrEqual(void)
{
	return genSmallIntegerComparisonorDoubleComparisoninvert(JumpLessOrEqual, gJumpFPGreaterOrEqual, 1);
}

	/* CogObjectRepresentation>>#genPrimitiveLessThan */
static sqInt
genPrimitiveLessThan(void)
{
	return genSmallIntegerComparisonorDoubleComparisoninvert(JumpLess, gJumpFPGreater, 1);
}

	/* CogObjectRepresentation>>#genPrimitiveMod */
static sqInt
genPrimitiveMod(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jumpExact;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpSameSign;
    AbstractInstruction *jumpZero;

	if (!(processorHasDivQuoRemAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genRemoveSmallIntegerTagsInScratchReg(ClassReg);
	/* begin JumpZero: */
	jumpZero = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ClassReg, Arg1Reg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genRemoveSmallIntegerTagsInScratchReg(TempReg);
	gDivRRQuoRem(ClassReg, TempReg, TempReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, 0, ClassReg);
	/* begin JumpZero: */
	jumpExact = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin XorR:R: */
	genoperandoperand(XorRR, ClassReg, Arg1Reg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, Arg1Reg);
	}
	/* begin JumpGreaterOrEqual: */
	jumpSameSign = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin XorR:R: */
	genoperandoperand(XorRR, ClassReg, Arg1Reg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, ClassReg);
	jmpTarget(jumpSameSign, jmpTarget(jumpExact, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	genSetSmallIntegerTagsIn(ClassReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ClassReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpZero, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveMultiply */
static sqInt
genPrimitiveMultiply(void)
{
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOvfl;

	if (!(processorHasMultiplyAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, Arg1Reg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genShiftAwaySmallIntegerTagsInScratchReg(ClassReg);
	genRemoveSmallIntegerTagsInScratchReg(Arg1Reg);
	/* begin MulR:R: */
	genMulRR(backEnd, Arg1Reg, ClassReg);
	/* begin JumpOverflow: */
	jumpOvfl = genConditionalBranchoperand(JumpOverflow, ((sqInt)0));
	genSetSmallIntegerTagsIn(ClassReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ClassReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOvfl, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}


/*	subclasses override if they can */

	/* CogObjectRepresentation>>#genPrimitiveNewMethod */
static sqInt
genPrimitiveNewMethod(void)
{
	return UnimplementedPrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveNotEqual */
static sqInt
genPrimitiveNotEqual(void)
{
	return genSmallIntegerComparisonorDoubleComparisoninvert(JumpNonZero, gJumpFPNotEqual, 0);
}

	/* CogObjectRepresentation>>#genPrimitiveNotIdentical */
static sqInt
genPrimitiveNotIdentical(void)
{
	return genPrimitiveIdenticalOrNotIf(1);
}

	/* CogObjectRepresentation>>#genPrimitiveQuo */
static sqInt
genPrimitiveQuo(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *convert;
    AbstractInstruction *jumpExact;
    AbstractInstruction *jumpIsSI;
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpZero;

	if (!(processorHasDivQuoRemAndMClassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ClassReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	genShiftAwaySmallIntegerTagsInScratchReg(ClassReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpZero))) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, ClassReg);
	}
	/* begin JumpZero: */
	jumpZero = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	genShiftAwaySmallIntegerTagsInScratchReg(TempReg);
	gDivRRQuoRem(ClassReg, TempReg, TempReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, 0, ClassReg);
	/* begin JumpZero: */
	jumpExact = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin Label */
	convert = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	genConvertIntegerToSmallIntegerInReg(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpExact, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpIsSI = genJumpIsSmallIntegerValuescratch(TempReg, Arg1Reg);
	jmpTarget(jumpIsSI, convert);
	jmpTarget(jumpZero, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genPrimitiveSubtract */
static sqInt
genPrimitiveSubtract(void)
{
    AbstractInstruction *jumpNotSI;
    AbstractInstruction *jumpOvfl;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSI = genJumpNotSmallInteger(Arg0Reg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, Arg0Reg, TempReg);
	/* begin JumpOverflow: */
	jumpOvfl = genConditionalBranchoperand(JumpOverflow, ((sqInt)0));
	genAddSmallIntegerTagsTo(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOvfl, jmpTarget(jumpNotSI, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#genSmallIntegerComparison: */
static sqInt NoDbgRegParms
genSmallIntegerComparison(sqInt jumpOpcode)
{
    AbstractInstruction *anInstruction;
    sqInt constant;
    AbstractInstruction *jumpFail;
    AbstractInstruction *jumpTrue;

	if (!(mclassIsSmallInteger())) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpFail = genJumpNotSmallInteger(Arg0Reg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg0Reg, ReceiverResultReg);
	jumpTrue = genConditionalBranchoperand(jumpOpcode, 0);
	/* begin genMoveConstant:R: */
	constant = falseObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, ReceiverResultReg)), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
	}
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpTrue, genMoveConstantR(trueObject(), ReceiverResultReg));
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	Stack looks like
	return address */

	/* CogObjectRepresentation>>#genSmallIntegerComparison:orDoubleComparison:invert: */
static sqInt NoDbgRegParms
genSmallIntegerComparisonorDoubleComparisoninvert(sqInt jumpOpcode, AbstractInstruction * NoDbgRegParms (*jumpFPOpcodeGenerator)(void *), sqInt invertComparison)
{
    AbstractInstruction *anInstruction;
    sqInt constant;
    AbstractInstruction *jumpCond;
    AbstractInstruction *jumpFail;
    AbstractInstruction *jumpNonInt;
    sqInt r;

	r = genSmallIntegerComparison(jumpOpcode);
	if (r < 0) {
		return r;
	}
	
#  if defined(DPFPReg0)

	/* Fall through on non-SmallInteger argument.  Argument may be a Float : let us check or fail */
	jumpNonInt = genJumpImmediate(Arg0Reg);
	genGetCompactClassIndexNonImmOfinto(Arg0Reg, SendNumArgsReg);
	genCmpClassFloatCompactIndexR(SendNumArgsReg);
	/* begin JumpNonZero: */
	jumpFail = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genConvertSmallIntegerToIntegerInReg(ReceiverResultReg);
	/* begin ConvertR:Rd: */
	genoperandoperand(ConvertRRd, ReceiverResultReg, DPFPReg0);
	genGetDoubleValueOfinto(Arg0Reg, DPFPReg1);
	if (invertComparison) {

		/* May need to invert for NaNs */
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, DPFPReg0, DPFPReg1);
	}
	else {
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, DPFPReg1, DPFPReg0);
	}

	/* FP jumps are a little weird */
	jumpCond = jumpFPOpcodeGenerator(0);
	/* begin genMoveConstant:R: */
	constant = falseObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, ReceiverResultReg)), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
	}
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpCond, genMoveConstantR(trueObject(), ReceiverResultReg));
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNonInt, jmpTarget(jumpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
#  endif /* defined(DPFPReg0) */
	return CompletePrimitive;
}

	/* CogObjectRepresentation>>#isUnannotatableConstant: */
static sqInt NoDbgRegParms
isUnannotatableConstant(CogSimStackEntry *simStackEntry)
{
	return (((simStackEntry->type)) == SSConstant)
	 && ((isImmediate((simStackEntry->constant)))
	 || (!(shouldAnnotateObjectReference((simStackEntry->constant)))));
}


/*	Character gets mapped to zero. See inlineCacheTagForInstance:. */

	/* CogObjectRepresentationFor32BitSpur>>#classForInlineCacheTag: */
static sqInt NoDbgRegParms
classForInlineCacheTag(sqInt inlineCacheTag)
{
	return classOrNilAtIndex((inlineCacheTag == 0
		? characterTag()
		: inlineCacheTag));
}

	/* CogObjectRepresentationFor32BitSpur>>#genAddSmallIntegerTagsTo: */
static sqInt NoDbgRegParms
genAddSmallIntegerTagsTo(sqInt aRegister)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, 1, aRegister);
	return 0;
}


/*	Set the SmallInteger tag bits when the tag bits may be filled with
	garbage. 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genClearAndSetSmallIntegerTagsIn: */
static sqInt NoDbgRegParms
genClearAndSetSmallIntegerTagsIn(sqInt scratchReg)
{
	return genSetSmallIntegerTagsIn(scratchReg);
}


/*	Convert the Character in reg to a SmallInteger, assuming
	the Character's value is a valid character. */
/*	self assume: objectMemory smallIntegerTag = 1 */

	/* CogObjectRepresentationFor32BitSpur>>#genConvertCharacterToSmallIntegerInReg: */
static void NoDbgRegParms
genConvertCharacterToSmallIntegerInReg(sqInt reg)
{
	assert(((numCharacterBits()) + 1) == (numSmallIntegerBits()));
	/* begin LogicalShiftRightCq:R: */
	genoperandoperand(LogicalShiftRightCqR, 1, reg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genConvertIntegerToSmallIntegerInReg: */
static sqInt NoDbgRegParms
genConvertIntegerToSmallIntegerInReg(sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, 1, reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, 1, reg);
	return 0;
}


/*	Convert the SmallInteger in reg to a Character, assuming
	the SmallInteger's value is a valid character. */
/*	self assume: objectMemory smallIntegerTag = 1 */

	/* CogObjectRepresentationFor32BitSpur>>#genConvertSmallIntegerToCharacterInReg: */
static void NoDbgRegParms
genConvertSmallIntegerToCharacterInReg(sqInt reg)
{
	assert(((numCharacterBits()) + 1) == (numSmallIntegerBits()));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, 1, reg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genConvertSmallIntegerToIntegerInReg: */
static sqInt NoDbgRegParms
genConvertSmallIntegerToIntegerInReg(sqInt reg)
{
	/* begin ArithmeticShiftRightCq:R: */
	genoperandoperand(ArithmeticShiftRightCqR, 1, reg);
	return 0;
}

	/* CogObjectRepresentationFor32BitSpur>>#generateLowcodeObjectTrampolines */
static void
generateLowcodeObjectTrampolines(void)
{
	ceFloatObjectOfTrampoline = genTrampolineForcalledfloatArgresult(floatObjectOf, "ceFloatObjectOfTrampoline", DPFPReg0, TempReg);
	ceFloatValueOfTrampoline = genTrampolineForcalledargfloatResult(floatValueOf, "ceFloatValueOfTrampoline", ReceiverResultReg, DPFPReg0);
	ceInstantiateClassIndexableSizeTrampoline = genTrampolineForcalledargargresult(instantiateClassindexableSize, "ceInstantiateClassIndexableSizeTrampoline", Arg0Reg, Arg1Reg, TempReg);
	ceInstantiateClassTrampoline = genTrampolineForcalledargargresult(instantiateClassindexableSize, "ceInstantiateClassTrampoline", ReceiverResultReg, 0, TempReg);
	ceByteSizeOfTrampoline = genTrampolineForcalledargresult(byteSizeOf, "ceByteSizeOfTrampoline", Arg0Reg, TempReg);
	cePositive64BitIntegerTrampoline = genTrampolineForcalledargargresult(positive64BitIntegerFor, "cePositive64BitIntegerTrampoline", ReceiverResultReg, Arg0Reg, TempReg);
	cePositive64BitValueOfTrampoline = genTrampolineForcalledargresultresult(positive64BitValueOf, "cePositive64BitValueOfTrampoline", ReceiverResultReg, TempReg, Arg0Reg);
	ceSigned64BitIntegerTrampoline = genTrampolineForcalledargargresult(signed64BitIntegerFor, "ceSigned64BitIntegerTrampoline", ReceiverResultReg, Arg0Reg, TempReg);
	ceSigned64BitValueOfTrampoline = genTrampolineForcalledargresultresult(signed64BitValueOf, "ceSigned64BitValueOfTrampoline", ReceiverResultReg, TempReg, Arg0Reg);
	cePositive32BitIntegerTrampoline = genTrampolineForcalledargresult(positive32BitIntegerFor, "cePositive32BitIntegerTrampoline", ReceiverResultReg, TempReg);
	cePositive32BitValueOfTrampoline = genTrampolineForcalledargresult(positive32BitValueOf, "cePositive32BitValueOfTrampoline", ReceiverResultReg, TempReg);
	ceSigned32BitIntegerTrampoline = genTrampolineForcalledargresult(signed32BitIntegerFor, "ceSigned32BitIntegerTrampoline", ReceiverResultReg, TempReg);
	ceSigned32BitValueOfTrampoline = genTrampolineForcalledargresult(signed32BitValueOf, "ceSigned32BitValueOfTrampoline", ReceiverResultReg, TempReg);
}


/*	Fetch the instance's identity hash into destReg, encoded as a
	SmallInteger. 
 */
/*	Get header word in scratchReg */

	/* CogObjectRepresentationFor32BitSpur>>#genGetHashFieldNonImmOf:asSmallIntegerInto: */
static sqInt NoDbgRegParms
genGetHashFieldNonImmOfasSmallIntegerInto(sqInt instReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 4, instReg, destReg);
	/* begin AndCq:R: */
	quickConstant = identityHashHalfWordMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, destReg);
	genConvertIntegerToSmallIntegerInReg(destReg);
	return 0;
}


/*	Fetch the instance's identity hash into destReg, unencoded. */

	/* CogObjectRepresentationFor32BitSpur>>#genGetHashFieldNonImmOf:into: */
static sqInt NoDbgRegParms
genGetHashFieldNonImmOfinto(sqInt instReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 4, instReg, destReg);
	/* begin AndCq:R: */
	quickConstant = identityHashHalfWordMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, destReg);
	return 0;
}


/*	Extract the inline cache tag for the object in sourceReg into destReg. The
	inline cache tag for a given object is the value loaded in inline caches
	to distinguish
	objects of different classes. In Spur this is either the tags for
	immediates, (with
	1 & 3 collapsed to 1 for SmallIntegers, and 2 collapsed to 0 for
	Characters), or
	the receiver's classIndex.
	If forEntry is true answer the entry label at which control is to enter
	(cmEntryOffset). If forEntry is false, control enters at the start.
	If forEntry is true, generate something like this:
	Limm:
	andl $0x1, rDest
	j Lcmp
	Lentry:
	movl rSource, rDest
	andl $0x3, rDest
	jnz Limm
	movl 0(%edx), rDest
	andl $0x3fffff, rDest
	Lcmp:
	If forEntry is false, generate something like the following.
	At least on a 2.2GHz Intel Core i7 the following is slightly faster than
	the above,
	136m sends/sec vs 130m sends/sec for nfib in tinyBenchmarks
	Lentry:
	movl rSource, rDest
	andl $0x3, rDest
	jz LnotImm
	andl $1, rDest
	j Lcmp
	LnotImm:
	movl 0(%edx), rDest
	andl $0x3fffff, rDest
	Lcmp:
	But we expect most SmallInteger arithmetic to be performed in-line and so
	prefer the
	version that is faster for non-immediates (because it branches for
	immediates only). */

	/* CogObjectRepresentationFor32BitSpur>>#genGetInlineCacheClassTagFrom:into:forEntry: */
static AbstractInstruction * NoDbgRegParms
genGetInlineCacheClassTagFromintoforEntry(sqInt sourceReg, sqInt destReg, sqInt forEntry)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *entryLabel;
    AbstractInstruction *immLabel;
    AbstractInstruction *jumpCompare;
    AbstractInstruction *jumpNotImm;
    sqInt quickConstant;

	if (forEntry) {
		/* begin AlignmentNops: */
		genoperand(AlignmentNops, BytesPerWord);
		/* begin Label */
		immLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AndCqR, 1, destReg);
		/* begin Jump: */
		jumpCompare = genoperand(Jump, ((sqInt)0));
		/* begin AlignmentNops: */
		genoperand(AlignmentNops, BytesPerWord);
		/* begin Label */
		entryLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		gAndCqRR(tagMask(), sourceReg, destReg);
		/* begin JumpNonZero: */
		genConditionalBranchoperand(JumpNonZero, ((sqInt)immLabel));
		flag("endianness");
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, 0, sourceReg, destReg);
		/* begin AndCq:R: */
		quickConstant = classIndexMask();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(AndCqR, quickConstant, destReg);
		jmpTarget(jumpCompare, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	else {
		/* begin Label */
		entryLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		gAndCqRR(tagMask(), sourceReg, destReg);
		/* begin JumpZero: */
		jumpNotImm = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(AndCqR, 1, destReg);
		/* begin Jump: */
		jumpCompare = genoperand(Jump, ((sqInt)0));
		flag("endianness");
		jmpTarget(jumpNotImm, checkQuickConstantforInstruction(0, genoperandoperandoperand(MoveMwrR, 0, sourceReg, destReg)));
		jmpTarget(jumpCompare, gAndCqR(classIndexMask(), destReg));
	}
	return entryLabel;
}


/*	Get the size in byte-sized slots of the object in srcReg into destReg.
	srcReg may equal destReg.
	destReg <- numSlots << self shiftForWord - (fmt bitAnd: 3).
	Assumes the object in srcReg has a byte format, i.e. 16 to 23 or 24 to 31 */

	/* CogObjectRepresentationFor32BitSpur>>#genGetNumBytesOf:into: */
static sqInt NoDbgRegParms
genGetNumBytesOfinto(sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jmp;
    sqInt quickConstant;

	genGetRawSlotSizeOfNonImminto(srcReg, destReg);
	/* begin CmpCq:R: */
	quickConstant = numSlotsMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, destReg);
	/* begin JumpLess: */
	jmp = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	genGetOverflowSlotsOfinto(srcReg, destReg);
	jmpTarget(jmp, gLogicalShiftLeftCqR(shiftForWord(), destReg));
	genGetBitsofFormatByteOfinto(3, srcReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, destReg);
	return 0;
}

	/* CogObjectRepresentationFor32BitSpur>>#genGetOverflowSlotsOf:into: */
static sqInt NoDbgRegParms
genGetOverflowSlotsOfinto(sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    sqInt literal;

	/* begin checkQuickConstant:forInstruction: */
	literal = -BaseHeaderSize;
	anInstruction = genoperandoperandoperand(MoveMwrR, -BaseHeaderSize, srcReg, destReg);
	return 0;
}


/*	Generate a test for aRegister containing an integer value in the
	SmallInteger range, and a jump if so, answering the jump.
	c.f. Spur32BitMemoryManager>>isIntegerValue: */

	/* CogObjectRepresentationFor32BitSpur>>#genJumpIsSmallIntegerValue:scratch: */
static AbstractInstruction * NoDbgRegParms
genJumpIsSmallIntegerValuescratch(sqInt aRegister, sqInt scratchReg)
{
	return (/* begin MoveR:R: */
		genoperandoperand(MoveRR, aRegister, scratchReg),
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, 1, scratchReg),
		/* begin XorR:R: */
		genoperandoperand(XorRR, aRegister, scratchReg),
		/* begin JumpGreaterOrEqual: */
		genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0)));
}

	/* CogObjectRepresentationFor32BitSpur>>#genJumpNotSmallIntegerInScratchReg: */
static AbstractInstruction * NoDbgRegParms
genJumpNotSmallIntegerInScratchReg(sqInt aRegister)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AndCqR, 1, aRegister);
	/* begin JumpZero: */
	return genConditionalBranchoperand(JumpZero, ((sqInt)0));
}


/*	Generate a test for aRegister containing an integer value outside the
	SmallInteger range, and a jump if so, answering the jump.
	c.f. Spur32BitMemoryManager>>isIntegerValue: */

	/* CogObjectRepresentationFor32BitSpur>>#genJumpNotSmallIntegerValue:scratch: */
static AbstractInstruction * NoDbgRegParms
genJumpNotSmallIntegerValuescratch(sqInt aRegister, sqInt scratchReg)
{
	return (/* begin MoveR:R: */
		genoperandoperand(MoveRR, aRegister, scratchReg),
		/* begin ArithmeticShiftRightCq:R: */
		genoperandoperand(ArithmeticShiftRightCqR, 1, scratchReg),
		/* begin XorR:R: */
		genoperandoperand(XorRR, aRegister, scratchReg),
		/* begin JumpLess: */
		genConditionalBranchoperand(JumpLess, ((sqInt)0)));
}

	/* CogObjectRepresentationFor32BitSpur>>#genJumpNotSmallInteger: */
static AbstractInstruction * NoDbgRegParms
genJumpNotSmallInteger(sqInt aRegister)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(TstCqR, 1, aRegister);
	/* begin JumpZero: */
	return genConditionalBranchoperand(JumpZero, ((sqInt)0));
}

	/* CogObjectRepresentationFor32BitSpur>>#genJumpSmallInteger: */
static AbstractInstruction * NoDbgRegParms
genJumpSmallInteger(sqInt aRegister)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(TstCqR, 1, aRegister);
	/* begin JumpNonZero: */
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}

	/* CogObjectRepresentationFor32BitSpur>>#genLcInt32ToOop: */
static void NoDbgRegParms
genLcInt32ToOop(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceSigned32BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genLcOopToInt32: */
static void NoDbgRegParms
genLcOopToInt32(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceSigned32BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushNativeRegister(ReceiverResultReg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genLcOopToUInt32: */
static void NoDbgRegParms
genLcOopToUInt32(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, cePositive32BitValueOfTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushNativeRegister(ReceiverResultReg);
}

	/* CogObjectRepresentationFor32BitSpur>>#genLcUInt32ToOop: */
static void NoDbgRegParms
genLcUInt32ToOop(sqInt value)
{
    AbstractInstruction *abstractInstruction;

	if (value != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, ReceiverResultReg);
	}
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, cePositive32BitIntegerTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
}


/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveAt */
static sqInt
genPrimitiveAt(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    AbstractInstruction *convertToIntAndReturn;
    sqInt formatReg;
    AbstractInstruction *jumpArrayOutOfBounds;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpFixedFieldsOutOfBounds;
    AbstractInstruction *jumpHasFixedFields;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction * jumpIsArray;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsContext;
    AbstractInstruction *jumpIsMethod;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction * jumpIsWords;
    AbstractInstruction *jumpMethodOutOfBounds;
    AbstractInstruction *jumpNotIndexable;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordTooBig;
    sqInt literal;
    sqInt literal1;
    AbstractInstruction *methodInBounds;
    sqInt nSlotsOrBytesReg;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt quickConstant6;

	nSlotsOrBytesReg = ClassReg;
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	jumpImmediate = genJumpImmediate(ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, Arg1Reg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(Arg1Reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(SubCqR, 1, Arg1Reg);
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), TempReg);
	genGetNumSlotsOfinto(ReceiverResultReg, nSlotsOrBytesReg);
	/* begin CmpCq:R: */
	quickConstant = firstByteFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, formatReg);
	/* begin JumpAboveOrEqual: */
	jumpIsBytes = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant1 = arrayFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant1, formatReg);
	/* begin JumpZero: */
	jumpIsArray = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin JumpBelow: */
	jumpNotIndexable = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant2 = weakArrayFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant2, formatReg);
	/* begin JumpBelowOrEqual: */
	jumpHasFixedFields = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant3 = firstShortFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(CmpCqR, quickConstant3, formatReg);
	/* begin JumpAboveOrEqual: */
	jumpIsShorts = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant4 = firstLongFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(CmpCqR, quickConstant4, formatReg);
	/* begin JumpAboveOrEqual: */
	jumpIsWords = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	jmpTarget(jumpNotIndexable, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin Jump: */
	jumpNotIndexable = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIsArray, genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg));
	/* begin JumpBelowOrEqual: */
	jumpArrayOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	anInstruction6 = genoperandoperand(AddCqR, ((usqInt) BaseHeaderSize) >> (shiftForWord()), Arg1Reg);
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg1Reg, ReceiverResultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsBytes, gLogicalShiftLeftCqR(shiftForWord(), nSlotsOrBytesReg));
	gAndCqRR(BytesPerWord - 1, formatReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, nSlotsOrBytesReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant5 = firstCompiledMethodFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(CmpCqR, quickConstant5, formatReg);
	/* begin JumpAboveOrEqual: */
	jumpIsMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal = BaseHeaderSize;
	anInstruction8 = genoperandoperand(AddCqR, BaseHeaderSize, Arg1Reg);
	methodInBounds = anInstruction8;
	
	/* formatReg already contains a value <= 16r1f, so no need to zero it */
	/* begin MoveXbr:R:R: */
	genoperandoperandoperand(MoveXbrRR, Arg1Reg, ReceiverResultReg, formatReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, formatReg, ReceiverResultReg);
	/* begin Label */
	convertToIntAndReturn = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	genConvertIntegerToSmallIntegerInReg(ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsShorts, gLogicalShiftLeftCqR((shiftForWord()) - 1, nSlotsOrBytesReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction9 = genoperandoperand(AndCqR, 1, formatReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, ReceiverResultReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = BaseHeaderSize;
	anInstruction10 = genoperandoperandoperand(MoveM16rR, BaseHeaderSize, ReceiverResultReg, ReceiverResultReg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)convertToIntAndReturn));
	jmpTarget(jumpIsWords, genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg));
	/* begin JumpBelowOrEqual: */
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	anInstruction11 = genoperandoperand(AddCqR, ((usqInt) BaseHeaderSize) >> (shiftForWord()), Arg1Reg);
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg1Reg, ReceiverResultReg, TempReg);
	jumpWordTooBig = jumpNotSmallIntegerUnsignedValueInRegister(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)convertToIntAndReturn));
	jmpTarget(jumpHasFixedFields, gAndCqR(classIndexMask(), TempReg));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, formatReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction12 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, TempReg);
	/* begin JumpZero: */
	jumpIsContext = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin PushR: */
	genoperand(PushR, nSlotsOrBytesReg);
	genGetClassObjectOfClassIndexintoscratchReg(formatReg, nSlotsOrBytesReg, TempReg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, nSlotsOrBytesReg, formatReg);
	/* begin PopR: */
	genoperand(PopR, nSlotsOrBytesReg);
	genConvertSmallIntegerToIntegerInReg(formatReg);
	/* begin AndCq:R: */
	quickConstant6 = fixedFieldsOfClassFormatMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction13 = genoperandoperand(AndCqR, quickConstant6, formatReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpFixedFieldsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, formatReg, Arg1Reg);
	/* begin AddCq:R: */
	anInstruction14 = genoperandoperand(AddCqR, ((usqInt) BaseHeaderSize) >> (shiftForWord()), Arg1Reg);
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg1Reg, ReceiverResultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsMethod, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	getLiteralCountOfplusOneinBytesintoscratch(ReceiverResultReg, 1, 1, nSlotsOrBytesReg, TempReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg1Reg, nSlotsOrBytesReg);
	/* begin JumpBelow: */
	genConditionalBranchoperand(JumpBelow, ((sqInt)methodInBounds));
	/* begin Jump: */
	jumpMethodOutOfBounds = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpWordTooBig, jmpTarget(jumpFixedFieldsOutOfBounds, jmpTarget(jumpArrayOutOfBounds, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpMethodOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, jmpTarget(jumpNotIndexable, jmpTarget(jumpIsContext, jmpTarget(jumpBadIndex, jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC))))))))))));
	return 0;
}


/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveAtPut */
static sqInt
genPrimitiveAtPut(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt formatReg;
    AbstractInstruction *jumpArrayOutOfBounds;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpBytesOutOfRange;
    AbstractInstruction * jumpFixedFieldsOutOfBounds;
    AbstractInstruction *jumpHasFixedFields;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction * jumpImmutable;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction * jumpIsCompiledMethod;
    AbstractInstruction *jumpIsContext;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction * jumpNonSmallIntegerValue;
    AbstractInstruction *jumpNotIndexableBits;
    AbstractInstruction *jumpNotIndexablePointers;
    AbstractInstruction * jumpNotPointers;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpShortsOutOfRange;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordsOutOfRange;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    AbstractInstruction *methodInBounds;
    sqInt nSlotsOrBytesReg;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt quickConstant6;
    sqInt quickConstant7;

	nSlotsOrBytesReg = ClassReg;
	/* begin genLoadArgAtDepth:into: */
	assert(1 < (numRegArgs()));
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	jumpImmediate = genJumpImmediate(ReceiverResultReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(Arg0Reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(SubCqR, 1, Arg0Reg);
	
#  if IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), TempReg);
	/* begin genJumpBaseHeaderImmutable: */
	quickConstant7 = immutableBitMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction17 = genoperandoperand(TstCqR, quickConstant7, TempReg);
	/* begin JumpNonZero: */
	jumpImmutable = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
#  else /* IMMUTABILITY */
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), NoReg);
#  endif /* IMMUTABILITY */
	genGetNumSlotsOfinto(ReceiverResultReg, nSlotsOrBytesReg);
	/* begin CmpCq:R: */
	quickConstant = weakArrayFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant, formatReg);
	/* begin JumpAbove: */
	jumpNotPointers = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	genStoreCheckReceiverRegvalueRegscratchReginFrame(ReceiverResultReg, Arg1Reg, TempReg, 0);
	/* begin CmpCq:R: */
	quickConstant1 = arrayFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant1, formatReg);
	/* begin JumpBelow: */
	jumpNotIndexablePointers = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin JumpNonZero: */
	jumpHasFixedFields = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpArrayOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	anInstruction4 = genoperandoperand(AddCqR, ((usqInt) BaseHeaderSize) >> (shiftForWord()), Arg0Reg);
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, Arg1Reg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpHasFixedFields, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genGetClassIndexOfNonImminto(ReceiverResultReg, formatReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, formatReg);
	/* begin JumpZero: */
	jumpIsContext = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin PushR: */
	genoperand(PushR, nSlotsOrBytesReg);
	genGetClassObjectOfClassIndexintoscratchReg(formatReg, nSlotsOrBytesReg, TempReg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, nSlotsOrBytesReg, formatReg);
	/* begin PopR: */
	genoperand(PopR, nSlotsOrBytesReg);
	genConvertSmallIntegerToIntegerInReg(formatReg);
	/* begin AndCq:R: */
	quickConstant2 = fixedFieldsOfClassFormatMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperand(AndCqR, quickConstant2, formatReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	/* begin AddCq:R: */
	anInstruction7 = genoperandoperand(AddCqR, ((usqInt) BaseHeaderSize) >> (shiftForWord()), formatReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpFixedFieldsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, formatReg, Arg0Reg);
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, Arg1Reg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotPointers, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNonSmallIntegerValue = genJumpNotSmallInteger(Arg1Reg);
	/* begin CmpCq:R: */
	quickConstant3 = firstByteFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperand(CmpCqR, quickConstant3, formatReg);
	/* begin JumpAboveOrEqual: */
	jumpIsBytes = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant4 = firstShortFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction9 = genoperandoperand(CmpCqR, quickConstant4, formatReg);
	/* begin JumpAboveOrEqual: */
	jumpIsShorts = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant5 = firstLongFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperandoperand(CmpCqR, quickConstant5, formatReg);
	/* begin JumpBelow: */
	jumpNotIndexableBits = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	if (!(setsConditionCodesFor(lastOpcode(), JumpLess))) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, TempReg);
	}
	/* begin JumpLess: */
	jumpWordsOutOfRange = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin AddCq:R: */
	anInstruction11 = genoperandoperand(AddCqR, ((usqInt) BaseHeaderSize) >> (shiftForWord()), Arg0Reg);
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsBytes, checkQuickConstantforInstruction((((usqInt)0xFF << 1) | 1), genoperandoperand(CmpCqR, (((usqInt)0xFF << 1) | 1), Arg1Reg)));
	/* begin JumpAbove: */
	jumpBytesOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), nSlotsOrBytesReg);
	gAndCqRR(BytesPerWord - 1, formatReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, nSlotsOrBytesReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant6 = firstCompiledMethodFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction12 = genoperandoperand(CmpCqR, quickConstant6, formatReg);
	/* begin JumpAboveOrEqual: */
	jumpIsCompiledMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	methodInBounds = genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = BaseHeaderSize;
	anInstruction13 = genoperandoperand(AddCqR, BaseHeaderSize, Arg0Reg);
	/* begin MoveR:Xbr:R: */
	genoperandoperandoperand(MoveRXbrR, TempReg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsShorts, checkQuickConstantforInstruction((((usqInt)0xFFFF << 1) | 1), genoperandoperand(CmpCqR, (((usqInt)0xFFFF << 1) | 1), Arg1Reg)));
	/* begin JumpAbove: */
	jumpShortsOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - 1, nSlotsOrBytesReg);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = (BytesPerWord / 2) - 1;
	anInstruction14 = genoperandoperand(AndCqR, (BytesPerWord / 2) - 1, formatReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, nSlotsOrBytesReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelowOrEqual: */
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal2 = BaseHeaderSize;
	anInstruction15 = genoperandoperandoperand(MoveRM16r, TempReg, BaseHeaderSize, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsCompiledMethod, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	getLiteralCountOfplusOneinBytesintoscratch(ReceiverResultReg, 1, 1, nSlotsOrBytesReg, TempReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg0Reg, nSlotsOrBytesReg);
	/* begin JumpBelow: */
	genConditionalBranchoperand(JumpBelow, ((sqInt)methodInBounds));
	jmpTarget(jumpIsContext, jmpTarget(jumpNotIndexableBits, jmpTarget(jumpBytesOutOfRange, jmpTarget(jumpWordsOutOfRange, jmpTarget(jumpShortsOutOfRange, jmpTarget(jumpIsCompiledMethod, jmpTarget(jumpArrayOutOfBounds, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, jmpTarget(jumpNotIndexablePointers, jmpTarget(jumpNonSmallIntegerValue, jmpTarget(jumpFixedFieldsOutOfBounds, genoperandoperand(Label, (labelCounter += 1), bytecodePC))))))))))))));
	
#  if IMMUTABILITY
	jmpTarget(jumpImmutable, ((AbstractInstruction *) (((jumpIsContext->operands))[0])));
#  endif /* IMMUTABILITY */
	/* begin checkQuickConstant:forInstruction: */
	anInstruction16 = genoperandoperand(AddCqR, 1, Arg0Reg);
	genConvertIntegerToSmallIntegerInReg(Arg0Reg);
	jmpTarget(jumpBadIndex, jmpTarget(jumpImmediate, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}


/*	Arguably we should fail for immediates, but so far no one has complained,
	so... 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveIdentityHash */
static sqInt
genPrimitiveIdentityHash(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction * inst;
    AbstractInstruction *jumpImm;
    AbstractInstruction *jumpNotSet;
    AbstractInstruction *jumpSI;
    AbstractInstruction * ret;

	jumpImm = genJumpImmediate(ReceiverResultReg);
	genGetHashFieldNonImmOfasSmallIntegerInto(ReceiverResultReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, ConstZero, TempReg);
	/* begin JumpZero: */
	jumpNotSet = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		ret = genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		ret = genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImm, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpSI = genJumpSmallInteger(ReceiverResultReg);
	jmpTarget(jumpSI, ret);
	genConvertCharacterToSmallIntegerInReg(ReceiverResultReg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)ret));
	jmpTarget(jumpNotSet, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (!(primitiveIndex == 75)) {
		return 0;
	}
	/* begin saveAndRestoreLinkRegAround: */
	inst = genoperand(PushR, LinkReg);
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceNewHashTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin PopR: */
	genoperand(PopR, LinkReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	return UnfailingPrimitive;
}


/*	:Assume the receiuver is never a SmallInteger. One would use ^self for
	that. 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveImmediateAsInteger */
static sqInt
genPrimitiveImmediateAsInteger(void)
{
	genConvertCharacterToSmallIntegerInReg(ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	return UnfailingPrimitive;
}


/*	Implement primitiveNew for convenient cases:
	- the receiver has a hash
	- the receiver is fixed size (excluding ephemerons to save instructions &
	miniscule time)
	- single word header/num slots < numSlotsMask
	- the result fits in eden (actually below scavengeThreshold)
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveNew */
static sqInt
genPrimitiveNew(void)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt byteSizeReg;
    AbstractInstruction *fillLoop;
    sqInt fillReg;
    sqInt halfHeaderReg;
    sqInt instSpecReg;
    AbstractInstruction *jumpHasSlots;
    AbstractInstruction *jumpNoSpace;
    AbstractInstruction *jumpTooBig;
    AbstractInstruction *jumpUnhashed;
    AbstractInstruction *jumpVariableOrEphemeron;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt quickConstant6;
    sqInt quickConstant7;
    AbstractInstruction *skip;

	if (methodOrBlockNumArgs != 0) {
		return UnimplementedPrimitive;
	}

	/* inst spec will hold class's instance specification, then byte size and finally end of new object. */
	halfHeaderReg = (fillReg = SendNumArgsReg);

	/* get freeStart as early as possible so as not to wait later... */
	instSpecReg = (byteSizeReg = ClassReg);
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveAwR, address, Arg1Reg);
	genGetHashFieldNonImmOfinto(ReceiverResultReg, halfHeaderReg);
	/* begin JumpZero: */
	jumpUnhashed = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, ReceiverResultReg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, instSpecReg);
	/* begin LogicalShiftRightCq:R: */
	quickConstant = fixedFieldsFieldWidth();
	genoperandoperand(LogicalShiftRightCqR, quickConstant, TempReg);
	/* begin AndCq:R: */
	quickConstant2 = formatMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant2, TempReg);
	/* begin AndCq:R: */
	quickConstant3 = fixedFieldsOfClassFormatMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(AndCqR, quickConstant3, instSpecReg);
	/* begin CmpCq:R: */
	quickConstant4 = nonIndexablePointerFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant4, TempReg);
	/* begin JumpAbove: */
	jumpVariableOrEphemeron = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant5 = numSlotsMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(CmpCqR, quickConstant5, instSpecReg);
	/* begin JumpAboveOrEqual: */
	jumpTooBig = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	quickConstant1 = formatShift();
	genoperandoperand(LogicalShiftLeftCqR, quickConstant1, TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, halfHeaderReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperandoperand(MoveRMwr, halfHeaderReg, 0, Arg1Reg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instSpecReg, halfHeaderReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperand(CmpCqR, 0, byteSizeReg);
	/* begin JumpNonZero: */
	jumpHasSlots = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal = BaseHeaderSize * 2;
	anInstruction7 = genoperandoperand(MoveCqR, BaseHeaderSize * 2, byteSizeReg);
	/* begin Jump: */
	skip = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpHasSlots, genoperandoperand(MoveRR, byteSizeReg, TempReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperand(AndCqR, 1, TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, byteSizeReg);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = BaseHeaderSize / BytesPerWord;
	anInstruction9 = genoperandoperand(AddCqR, BaseHeaderSize / BytesPerWord, byteSizeReg);
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), byteSizeReg);
	jmpTarget(skip, gLogicalShiftLeftCqR(numSlotsHalfShift(), halfHeaderReg));
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, byteSizeReg);
	/* begin CmpCq:R: */
	quickConstant6 = getScavengeThreshold();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperandoperand(CmpCqR, quickConstant6, byteSizeReg);
	/* begin JumpAboveOrEqual: */
	jumpNoSpace = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction11 = genoperandoperand(MoveRAw, byteSizeReg, address1);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction12 = genoperandoperandoperand(MoveRMwr, halfHeaderReg, 4, Arg1Reg);
	/* begin checkQuickConstant:forInstruction: */
	literal2 = BaseHeaderSize;
	anInstruction13 = genoperandoperandoperand(LoadEffectiveAddressMwrR, BaseHeaderSize, ReceiverResultReg, Arg1Reg);
	/* begin MoveCq:R: */
	quickConstant7 = nilObject();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction14 = genoperandoperand(MoveCqR, quickConstant7, fillReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction15 = genoperandoperandoperand(MoveRMwr, fillReg, 0, Arg1Reg);
	fillLoop = anInstruction15;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction16 = genoperandoperandoperand(MoveRMwr, fillReg, 4, Arg1Reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction17 = genoperandoperand(AddCqR, 8, Arg1Reg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg1Reg, byteSizeReg);
	/* begin JumpAbove: */
	genConditionalBranchoperand(JumpAbove, ((sqInt)fillLoop));
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpUnhashed, jmpTarget(jumpVariableOrEphemeron, jmpTarget(jumpTooBig, jmpTarget(jumpNoSpace, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	return 0;
}


/*	Implement primitiveNewWithArg for convenient cases:
	- the receiver has a hash
	- the receiver is variable and not compiled method
	- single word header/num slots < numSlotsMask
	- the result fits in eden
	See superclass method for dynamic frequencies of formats.
	For the moment we implement only arrayFormat, firstByteFormat &
	firstLongFormat 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveNewWithArg */
static sqInt
genPrimitiveNewWithArg(void)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt byteSizeReg;
    AbstractInstruction *fillLoop;
    sqInt fillReg;
    sqInt halfHeaderReg;
    sqInt instSpecReg;
    AbstractInstruction *jumpArrayFormat;
    AbstractInstruction *jumpArrayTooBig;
    AbstractInstruction *jumpByteFormat;
    AbstractInstruction *jumpBytePrepDone;
    AbstractInstruction *jumpByteTooBig;
    AbstractInstruction *jumpFailCuzFixed;
    AbstractInstruction *jumpHasSlots;
    AbstractInstruction *jumpLongPrepDone;
    AbstractInstruction *jumpLongTooBig;
    AbstractInstruction *jumpNElementsNonInt;
    AbstractInstruction *jumpNoSpace;
    AbstractInstruction *jumpUnhashed;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt literal5;
    sqInt literal6;
    sqInt maxSlots;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt quickConstant6;
    sqInt quickConstant7;
    AbstractInstruction *skip;
    sqInt wordConstant;

	if (methodOrBlockNumArgs != 1) {
		return UnimplementedPrimitive;
	}
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));

	/* inst spec will hold class's instance specification and then byte size and finally numSlots half of header */
	halfHeaderReg = (fillReg = SendNumArgsReg);

	/* The max slots we'll allocate here are those for a single header */
	instSpecReg = (byteSizeReg = ClassReg);

	/* get freeStart as early as possible so as not to wait later... */
	maxSlots = (numSlotsMask()) - 1;
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveAwR, address, Arg1Reg);
	genGetHashFieldNonImmOfinto(ReceiverResultReg, halfHeaderReg);
	/* begin JumpZero: */
	jumpUnhashed = genConditionalBranchoperand(JumpZero, ((sqInt)0));

	/* get class's format inst var for inst spec (format field) */
	jumpNElementsNonInt = genJumpNotSmallInteger(Arg0Reg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, ReceiverResultReg, instSpecReg);
	/* begin LogicalShiftRightCq:R: */
	quickConstant = (fixedFieldsFieldWidth()) + 1 /* numSmallIntegerTagBits */;
	genoperandoperand(LogicalShiftRightCqR, quickConstant, instSpecReg);
	/* begin AndCq:R: */
	quickConstant3 = formatMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant3, instSpecReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instSpecReg, TempReg);
	/* begin LogicalShiftLeftCq:R: */
	quickConstant1 = formatShift();
	genoperandoperand(LogicalShiftLeftCqR, quickConstant1, TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, halfHeaderReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	/* begin CmpCq:R: */
	quickConstant4 = arrayFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant4, instSpecReg);
	/* begin JumpZero: */
	jumpArrayFormat = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant5 = firstByteFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant5, instSpecReg);
	/* begin JumpZero: */
	jumpByteFormat = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant6 = firstLongFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(CmpCqR, quickConstant6, instSpecReg);
	/* begin JumpNonZero: */
	jumpFailCuzFixed = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal = (((usqInt)maxSlots << 1) | 1);
	anInstruction5 = genoperandoperand(CmpCqR, (((usqInt)maxSlots << 1) | 1), Arg0Reg);
	/* begin JumpAbove: */
	jumpLongTooBig = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, instSpecReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperand(PushCq, 0);
	/* begin Jump: */
	jumpLongPrepDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpByteFormat, checkQuickConstantforInstruction((((usqInt)(maxSlots * BytesPerWord) << 1) | 1), genoperandoperand(CmpCqR, (((usqInt)(maxSlots * BytesPerWord) << 1) | 1), Arg0Reg)));
	/* begin JumpAbove: */
	jumpByteTooBig = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, instSpecReg);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = BytesPerWord;
	anInstruction7 = genoperandoperand(MoveCqR, BytesPerWord, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, instSpecReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal2 = BytesPerWord - 1;
	anInstruction8 = genoperandoperand(AndCqR, BytesPerWord - 1, TempReg);
	/* begin LogicalShiftLeftCq:R: */
	quickConstant2 = formatShift();
	genoperandoperand(LogicalShiftLeftCqR, quickConstant2, TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, halfHeaderReg);
	/* begin checkQuickConstant:forInstruction: */
	literal3 = BytesPerWord - 1;
	anInstruction9 = genoperandoperand(AddCqR, BytesPerWord - 1, instSpecReg);
	/* begin LogicalShiftRightCq:R: */
	genoperandoperand(LogicalShiftRightCqR, shiftForWord(), instSpecReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperand(PushCq, 0);
	/* begin Jump: */
	jumpBytePrepDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpArrayFormat, checkQuickConstantforInstruction((((usqInt)maxSlots << 1) | 1), genoperandoperand(CmpCqR, (((usqInt)maxSlots << 1) | 1), Arg0Reg)));
	/* begin JumpAbove: */
	jumpArrayTooBig = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, instSpecReg);
	/* begin PushCw: */
	wordConstant = nilObject();
	/* begin checkLiteral:forInstruction: */
	anInstruction11 = genoperand(PushCw, wordConstant);
	jmpTarget(jumpBytePrepDone, jmpTarget(jumpLongPrepDone, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction12 = genoperandoperandoperand(MoveRMwr, halfHeaderReg, 0, Arg1Reg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instSpecReg, halfHeaderReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction13 = genoperandoperand(CmpCqR, 0, byteSizeReg);
	/* begin JumpNonZero: */
	jumpHasSlots = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal4 = BaseHeaderSize * 2;
	anInstruction14 = genoperandoperand(MoveCqR, BaseHeaderSize * 2, byteSizeReg);
	/* begin Jump: */
	skip = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpHasSlots, genoperandoperand(MoveRR, byteSizeReg, TempReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction15 = genoperandoperand(AndCqR, 1, TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, byteSizeReg);
	/* begin checkQuickConstant:forInstruction: */
	literal5 = BaseHeaderSize / BytesPerWord;
	anInstruction16 = genoperandoperand(AddCqR, BaseHeaderSize / BytesPerWord, byteSizeReg);
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), byteSizeReg);
	jmpTarget(skip, gLogicalShiftLeftCqR(numSlotsHalfShift(), halfHeaderReg));
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, byteSizeReg);
	/* begin CmpCq:R: */
	quickConstant7 = getScavengeThreshold();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction17 = genoperandoperand(CmpCqR, quickConstant7, byteSizeReg);
	/* begin JumpAboveOrEqual: */
	jumpNoSpace = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction18 = genoperandoperand(MoveRAw, byteSizeReg, address1);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction19 = genoperandoperandoperand(MoveRMwr, halfHeaderReg, 4, ReceiverResultReg);
	/* begin PopR: */
	genoperand(PopR, fillReg);
	/* begin checkQuickConstant:forInstruction: */
	literal6 = BaseHeaderSize;
	anInstruction20 = genoperandoperandoperand(LoadEffectiveAddressMwrR, BaseHeaderSize, ReceiverResultReg, Arg1Reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction21 = genoperandoperandoperand(MoveRMwr, fillReg, 0, Arg1Reg);
	fillLoop = anInstruction21;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction22 = genoperandoperandoperand(MoveRMwr, fillReg, 4, Arg1Reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction23 = genoperandoperand(AddCqR, 8, Arg1Reg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg1Reg, byteSizeReg);
	/* begin JumpAbove: */
	genConditionalBranchoperand(JumpAbove, ((sqInt)fillLoop));
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNoSpace, genoperand(PopR, TempReg));
	jmpTarget(jumpUnhashed, jmpTarget(jumpFailCuzFixed, jmpTarget(jumpArrayTooBig, jmpTarget(jumpByteTooBig, jmpTarget(jumpLongTooBig, jmpTarget(jumpNElementsNonInt, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))))));
	return 0;
}


/*	Implement primitiveShallowCopy/primitiveClone for convenient cases:
	- the receiver is not a context
	- the receiver is not a compiled method
	- the result fits in eden (actually below scavengeThreshold) */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveShallowCopy */
static sqInt
genPrimitiveShallowCopy(void)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    AbstractInstruction *continuance;
    AbstractInstruction *copyLoop;
    sqInt formatReg;
    AbstractInstruction * jumpEmpty;
    AbstractInstruction *jumpImmediate;
    AbstractInstruction *jumpIsMethod;
    AbstractInstruction *jumpNoSpace;
    AbstractInstruction *jumpTooBig;
    AbstractInstruction *jumpVariable;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt literal5;
    sqInt literal6;
    sqInt literal7;
    sqInt ptrReg;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt resultReg;
    sqInt slotsReg;

	jumpImmediate = genJumpImmediate(ReceiverResultReg);
	resultReg = Arg0Reg;

	/* get freeStart as early as possible so as not to wait later... */
	slotsReg = Arg1Reg;
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveAwR, address, resultReg);
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (ptrReg = (formatReg = SendNumArgsReg)), NoReg);
	/* begin CmpCq:R: */
	quickConstant = firstCompiledMethodFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, formatReg);
	/* begin JumpAboveOrEqual: */
	jumpIsMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant1 = indexablePointersFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant1, formatReg);
	/* begin JumpZero: */
	jumpVariable = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin Label */
	continuance = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	genGetRawSlotSizeOfNonImminto(ReceiverResultReg, slotsReg);
	/* begin CmpCq:R: */
	quickConstant2 = numSlotsMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant2, slotsReg);
	/* begin JumpZero: */
	jumpTooBig = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(CmpCqR, 0, slotsReg);
	/* begin JumpZero: */
	jumpEmpty = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, slotsReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(AndCqR, 1, TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, TempReg, slotsReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = BaseHeaderSize / BytesPerWord;
	anInstruction6 = genoperandoperand(AddCqR, BaseHeaderSize / BytesPerWord, slotsReg);
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), slotsReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, resultReg, slotsReg);
	/* begin CmpCq:R: */
	quickConstant3 = getScavengeThreshold();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(CmpCqR, quickConstant3, slotsReg);
	/* begin JumpAboveOrEqual: */
	jumpNoSpace = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, resultReg, ptrReg);
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction8 = genoperandoperand(MoveRAw, slotsReg, address1);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = BytesPerWord * 2;
	anInstruction9 = genoperandoperand(SubCqR, BytesPerWord * 2, slotsReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperandoperandoperand(MoveMwrR, 0, ReceiverResultReg, TempReg);
	/* begin AndCq:R: */
	quickConstant4 = (((sqInt)((usqInt)((formatMask())) << (formatShift())))) + (classIndexMask());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperand(AndCqR, quickConstant4, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction12 = genoperandoperandoperand(MoveRMwr, TempReg, 0, resultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal2 = BytesPerWord;
	anInstruction13 = genoperandoperandoperand(MoveMwrR, BytesPerWord, ReceiverResultReg, TempReg);
	/* begin AndCq:R: */
	quickConstant5 = ((sqInt)((usqInt)((numSlotsMask())) << (numSlotsHalfShift())));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction14 = genoperandoperand(AndCqR, quickConstant5, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal3 = BytesPerWord;
	anInstruction15 = genoperandoperandoperand(MoveRMwr, TempReg, BytesPerWord, resultReg);
	/* begin Label */
	copyLoop = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin checkQuickConstant:forInstruction: */
	literal4 = BytesPerWord * 2;
	anInstruction16 = genoperandoperand(AddCqR, BytesPerWord * 2, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal5 = BytesPerWord * 2;
	anInstruction17 = genoperandoperand(AddCqR, BytesPerWord * 2, ptrReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction18 = genoperandoperandoperand(MoveMwrR, 0, ReceiverResultReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction19 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ptrReg);
	/* begin checkQuickConstant:forInstruction: */
	literal6 = BytesPerWord;
	anInstruction20 = genoperandoperandoperand(MoveMwrR, BytesPerWord, ReceiverResultReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal7 = BytesPerWord;
	anInstruction21 = genoperandoperandoperand(MoveRMwr, TempReg, BytesPerWord, ptrReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, ptrReg, slotsReg);
	/* begin JumpAbove: */
	genConditionalBranchoperand(JumpAbove, ((sqInt)copyLoop));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, resultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpVariable, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genGetClassIndexOfNonImminto(ReceiverResultReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction22 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, ClassReg);
	/* begin JumpNonZero: */
	genConditionalBranchoperand(JumpNonZero, ((sqInt)continuance));
	jmpTarget(jumpImmediate, jmpTarget(jumpNoSpace, jmpTarget(jumpIsMethod, jmpTarget(jumpTooBig, jmpTarget(jumpEmpty, genoperandoperand(Label, (labelCounter += 1), bytecodePC))))));
	return 0;
}


/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveStringAt */
static sqInt
genPrimitiveStringAt(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    AbstractInstruction *done;
    sqInt formatReg;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpNotIndexable;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpWordsDone;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordTooBig;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;

	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, Arg1Reg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genConvertSmallIntegerToIntegerInReg(Arg1Reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(SubCqR, 1, Arg1Reg);
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), NoReg);
	genGetNumSlotsOfinto(ReceiverResultReg, ClassReg);
	/* begin CmpCq:R: */
	quickConstant = firstByteFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant, formatReg);
	/* begin JumpGreaterOrEqual: */
	jumpIsBytes = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant1 = firstShortFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant1, formatReg);
	/* begin JumpGreaterOrEqual: */
	jumpIsShorts = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant2 = firstLongFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(CmpCqR, quickConstant2, formatReg);
	/* begin JumpLess: */
	jumpNotIndexable = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg1Reg, ClassReg);
	/* begin JumpBelowOrEqual: */
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddCq:R: */
	anInstruction5 = genoperandoperand(AddCqR, ((usqInt) BaseHeaderSize) >> (shiftForWord()), Arg1Reg);
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg1Reg, ReceiverResultReg, TempReg);
	jumpWordTooBig = jumpNotCharacterUnsignedValueInRegister(TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, ReceiverResultReg);
	/* begin Jump: */
	jumpWordsDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIsBytes, gLogicalShiftLeftCqR(shiftForWord(), ClassReg));
	/* begin checkQuickConstant:forInstruction: */
	literal = BytesPerWord - 1;
	anInstruction6 = genoperandoperand(AndCqR, BytesPerWord - 1, formatReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, ClassReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg1Reg, ClassReg);
	/* begin JumpBelowOrEqual: */
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal1 = BaseHeaderSize;
	anInstruction7 = genoperandoperand(AddCqR, BaseHeaderSize, Arg1Reg);
	/* begin MoveXbr:R:R: */
	genoperandoperandoperand(MoveXbrRR, Arg1Reg, ReceiverResultReg, ReceiverResultReg);
	/* begin AndCq:R: */
	anInstruction = genoperandoperand(AndCqR, 0xFF, ReceiverResultReg);
	jmpTarget(jumpWordsDone, (done = genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	genConvertIntegerToCharacterInReg(ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsShorts, gLogicalShiftLeftCqR((shiftForWord()) - 1, ClassReg));
	/* begin checkQuickConstant:forInstruction: */
	literal2 = (BytesPerWord / 1) - 1;
	anInstruction8 = genoperandoperand(AndCqR, (BytesPerWord / 1) - 1, formatReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, ClassReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg1Reg, ClassReg);
	/* begin JumpBelowOrEqual: */
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg1Reg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal3 = BaseHeaderSize;
	anInstruction9 = genoperandoperandoperand(MoveM16rR, BaseHeaderSize, ReceiverResultReg, ReceiverResultReg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)done));
	jmpTarget(jumpWordTooBig, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, jmpTarget(jumpNotIndexable, jmpTarget(jumpBadIndex, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))))));
	return CompletePrimitive;
}


/*	c.f. StackInterpreter>>stSizeOf: SpurMemoryManager>>lengthOf:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationFor32BitSpur>>#genPrimitiveStringAtPut */
static sqInt
genPrimitiveStringAtPut(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt formatReg;
    AbstractInstruction *jumpBadArg;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBytesOutOfBounds;
    AbstractInstruction *jumpBytesOutOfRange;
    AbstractInstruction * jumpImmutable;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction * jumpIsCompiledMethod;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction * jumpNotString;
    AbstractInstruction *jumpShortsOutOfBounds;
    AbstractInstruction *jumpShortsOutOfRange;
    AbstractInstruction *jumpWordsOutOfBounds;
    AbstractInstruction *jumpWordsOutOfRange;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;

	/* begin genLoadArgAtDepth:into: */
	assert(1 < (numRegArgs()));
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	jumpBadArg = genJumpNotCharacterInScratchReg(TempReg);
	genConvertSmallIntegerToIntegerInReg(Arg0Reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(SubCqR, 1, Arg0Reg);
	
#  if IMMUTABILITY
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), TempReg);
	/* begin genJumpBaseHeaderImmutable: */
	quickConstant4 = immutableBitMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction12 = genoperandoperand(TstCqR, quickConstant4, TempReg);
	/* begin JumpNonZero: */
	jumpImmutable = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
#  else /* IMMUTABILITY */
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, (formatReg = SendNumArgsReg), NoReg);
#  endif /* IMMUTABILITY */
	genGetNumSlotsOfinto(ReceiverResultReg, ClassReg);
	/* begin CmpCq:R: */
	quickConstant = firstLongFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, formatReg);
	/* begin JumpBelow: */
	jumpNotString = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant1 = firstCompiledMethodFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant1, formatReg);
	/* begin JumpAboveOrEqual: */
	jumpIsCompiledMethod = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant2 = firstByteFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant2, formatReg);
	/* begin JumpAboveOrEqual: */
	jumpIsBytes = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant3 = firstShortFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(CmpCqR, quickConstant3, formatReg);
	/* begin JumpAboveOrEqual: */
	jumpIsShorts = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(CmpCqR, 0, Arg1Reg);
	/* begin JumpLess: */
	jumpWordsOutOfRange = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg0Reg, ClassReg);
	/* begin JumpBelowOrEqual: */
	jumpWordsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertCharacterToCodeInReg(TempReg);
	/* begin AddCq:R: */
	anInstruction6 = genoperandoperand(AddCqR, ((usqInt) BaseHeaderSize) >> (shiftForWord()), Arg0Reg);
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsShorts, gCmpCqR(characterObjectOf(0xFFFF), Arg1Reg));
	/* begin JumpAbove: */
	jumpShortsOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - 1, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = (BytesPerWord / 2) - 1;
	anInstruction7 = genoperandoperand(AndCqR, (BytesPerWord / 2) - 1, formatReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, ClassReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg0Reg, ClassReg);
	/* begin JumpBelowOrEqual: */
	jumpShortsOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertCharacterToCodeInReg(TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = BaseHeaderSize;
	anInstruction8 = genoperandoperandoperand(MoveRM16r, TempReg, BaseHeaderSize, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIsBytes, gCmpCqR(characterObjectOf(0xFF), Arg1Reg));
	/* begin JumpAbove: */
	jumpBytesOutOfRange = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	literal2 = BytesPerWord - 1;
	anInstruction9 = genoperandoperand(AndCqR, BytesPerWord - 1, formatReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, formatReg, ClassReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, Arg0Reg, ClassReg);
	/* begin JumpBelowOrEqual: */
	jumpBytesOutOfBounds = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, TempReg);
	genConvertCharacterToCodeInReg(TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal3 = BaseHeaderSize;
	anInstruction10 = genoperandoperand(AddCqR, BaseHeaderSize, Arg0Reg);
	/* begin MoveR:Xbr:R: */
	genoperandoperandoperand(MoveRXbrR, TempReg, Arg0Reg, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotString, jmpTarget(jumpBytesOutOfRange, jmpTarget(jumpShortsOutOfRange, jmpTarget(jumpWordsOutOfRange, jmpTarget(jumpIsCompiledMethod, jmpTarget(jumpBytesOutOfBounds, jmpTarget(jumpShortsOutOfBounds, jmpTarget(jumpWordsOutOfBounds, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))))))));
	
#  if IMMUTABILITY
	jmpTarget(jumpImmutable, ((AbstractInstruction *) (((jumpNotString->operands))[0])));
#  endif /* IMMUTABILITY */
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperand(AddCqR, 1, Arg0Reg);
	genConvertIntegerToSmallIntegerInReg(Arg0Reg);
	jmpTarget(jumpBadArg, jmpTarget(jumpBadIndex, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return CompletePrimitive;
}

	/* CogObjectRepresentationFor32BitSpur>>#genRemoveSmallIntegerTagsInScratchReg: */
static sqInt NoDbgRegParms
genRemoveSmallIntegerTagsInScratchReg(sqInt scratchReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(SubCqR, 1, scratchReg);
	return 0;
}

	/* CogObjectRepresentationFor32BitSpur>>#genShiftAwaySmallIntegerTagsInScratchReg: */
static sqInt NoDbgRegParms
genShiftAwaySmallIntegerTagsInScratchReg(sqInt scratchReg)
{
	/* begin ArithmeticShiftRightCq:R: */
	genoperandoperand(ArithmeticShiftRightCqR, 1, scratchReg);
	return 0;
}


/*	Get the literal count of a CompiledMethod into headerReg, plus one if
	requested. If inBytes is true, scale the count by the word size. Deal with
	the possibility of
	the method being cogged. */

	/* CogObjectRepresentationFor32BitSpur>>#getLiteralCountOf:plusOne:inBytes:into:scratch: */
static sqInt NoDbgRegParms
getLiteralCountOfplusOneinBytesintoscratch(sqInt methodReg, sqInt plusOne, sqInt inBytes, sqInt litCountReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;

	genGetMethodHeaderOfintoscratch(methodReg, litCountReg, scratchReg);
	if (inBytes) {
		/* begin AndCq:R: */
		quickConstant = ((sqInt)((usqInt)((alternateHeaderNumLiteralsMask())) << 1));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AndCqR, quickConstant, litCountReg);
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, 1, litCountReg);
	}
	else {
		/* begin LogicalShiftRightCq:R: */
		genoperandoperand(LogicalShiftRightCqR, 1, litCountReg);
		/* begin AndCq:R: */
		quickConstant1 = alternateHeaderNumLiteralsMask();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(AndCqR, quickConstant1, litCountReg);
	}
	if (plusOne) {
		/* begin AddCq:R: */
		quickConstant2 = (inBytes
			? BytesPerWord
			: 1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(AddCqR, quickConstant2, litCountReg);
	}
	return 0;
}


/*	Answer the relevant inline cache tag for an instance.
	c.f. getInlineCacheClassTagFrom:into: & inlineCacheTagForClass: */

	/* CogObjectRepresentationFor32BitSpur>>#inlineCacheTagForInstance: */
static sqInt NoDbgRegParms
inlineCacheTagForInstance(sqInt oop)
{
	return (isImmediate(oop)
		? oop & 1
		: classIndexOf(oop));
}

	/* CogObjectRepresentationFor32BitSpur>>#jumpNotSmallIntegerUnsignedValueInRegister: */
static AbstractInstruction * NoDbgRegParms
jumpNotSmallIntegerUnsignedValueInRegister(sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, 0x3FFFFFFF, reg);
	/* begin JumpAbove: */
	return genConditionalBranchoperand(JumpAbove, ((sqInt)0));
}


/*	Mark and trace a literal in an inline cache preceding address in
	cogMethodOrNil. Answer if code was modified. */

	/* CogObjectRepresentationFor32BitSpur>>#markAndTraceCacheTagLiteral:in:atpc: */
static sqInt NoDbgRegParms
markAndTraceCacheTagLiteralinatpc(sqInt literal, CogMethod *cogMethodOrNil, usqInt address)
{
    sqInt objOop;

	if (!(couldBeObject(literal))) {
		return 0;
	}
	assert(addressCouldBeObj(literal));
	if (!(isForwarded(literal))) {
		markAndTrace(literal);
		return 0;
	}
	objOop = followForwarded(literal);
	rewriteInlineCacheTagat(backEnd(), objOop, address);
	markAndTraceUpdatedLiteralin(objOop, cogMethodOrNil);
	return 1;
}

	/* CogObjectRepresentationFor32BitSpur>>#numSmallIntegerBits */
static sqInt
numSmallIntegerBits(void)
{
	return 0x1F;
}


/*	The two valid tag patterns are 0 (Character) and 1 (SmallInteger) */

	/* CogObjectRepresentationFor32BitSpur>>#validInlineCacheTag: */
static sqInt NoDbgRegParms
validInlineCacheTag(usqInt classIndexOrTagPattern)
{
	return (classIndexOrTagPattern <= 1)
	 || ((classAtIndex(classIndexOrTagPattern)) != null);
}


/*	Answer if the cacheTag is not unmarked, i.e. answer true for compact class
	indices and immediates; only answer false for unmarked objects. In Spur
	linked send cache tags are class indices so effectively they're always
	marked.  */

	/* CogObjectRepresentationForSpur>>#cacheTagIsMarked: */
static sqInt NoDbgRegParms
cacheTagIsMarked(sqInt cacheTag)
{
	return 1;
}

	/* CogObjectRepresentationForSpur>>#callStoreCheckTrampoline */
static void
callStoreCheckTrampoline(void)
{
    AbstractInstruction *abstractInstruction;

	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceStoreCheckTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
}

	/* CogObjectRepresentationForSpur>>#checkValidDerivedObjectReference: */
static sqInt NoDbgRegParms
checkValidDerivedObjectReference(sqInt bodyAddress)
{
	return (heapMapAtWord(pointerForOop(bodyAddress - BaseHeaderSize))) != 0;
}

	/* CogObjectRepresentationForSpur>>#checkValidOopReference: */
static sqInt NoDbgRegParms
checkValidOopReference(sqInt anOop)
{
	return (isImmediate(anOop))
	 || ((heapMapAtWord(pointerForOop(anOop))) != 0);
}

	/* CogObjectRepresentationForSpur>>#couldBeDerivedObject: */
static sqInt NoDbgRegParms
couldBeDerivedObject(sqInt bodyAddress)
{
	return oopisGreaterThanOrEqualTo(bodyAddress - BaseHeaderSize, startOfMemory());
}

	/* CogObjectRepresentationForSpur>>#couldBeObject: */
static sqInt NoDbgRegParms
couldBeObject(sqInt literal)
{
	return (isNonImmediate(literal))
	 && (oopisGreaterThanOrEqualTo(literal, startOfMemory()));
}


/*	Create a trampoline to answer the active context that will
	answer it if a frame is already married, and create it otherwise.
	Assume numArgs is in SendNumArgsReg and ClassReg is free. */

	/* CogObjectRepresentationForSpur>>#genActiveContextTrampolineLarge:inBlock:called: */
static sqInt NoDbgRegParms
genActiveContextTrampolineLargeinBlockcalled(sqInt isLarge, sqInt isInBlock, char *aString)
{
    sqInt startAddress;

	startAddress = methodZoneBase();
	zeroOpcodeIndex();
	genGetActiveContextLargeinBlock(isLarge, isInBlock);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress(aString, startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Check the remembered bit of the object in objReg; answer the jump taken if
	the bit is already set.
	Only need to fetch the byte containing it, which reduces the size of the
	mask constant.
 */

	/* CogObjectRepresentationForSpur>>#genCheckRememberedBitOf:scratch: */
static AbstractInstruction * NoDbgRegParms
genCheckRememberedBitOfscratch(sqInt objReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    int mask;
    sqInt rememberedBitByteOffset;

	rememberedBitByteOffset = (rememberedBitShift()) / 8;
	mask = 1U << ((rememberedBitShift()) % 8);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMbrR, rememberedBitByteOffset, objReg, scratchReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(TstCqR, mask, scratchReg);
	/* begin JumpNonZero: */
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}

	/* CogObjectRepresentationForSpur>>#genConvertCharacterToCodeInReg: */
static sqInt NoDbgRegParms
genConvertCharacterToCodeInReg(sqInt reg)
{
    sqInt quickConstant;

	/* begin LogicalShiftRightCq:R: */
	quickConstant = numTagBits();
	genoperandoperand(LogicalShiftRightCqR, quickConstant, reg);
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genConvertIntegerToCharacterInReg: */
static sqInt NoDbgRegParms
genConvertIntegerToCharacterInReg(sqInt reg)
{
    AbstractInstruction *anInstruction;
    sqInt quickConstant;
    sqInt quickConstant1;

	/* begin LogicalShiftLeftCq:R: */
	quickConstant = numTagBits();
	genoperandoperand(LogicalShiftLeftCqR, quickConstant, reg);
	/* begin AddCq:R: */
	quickConstant1 = characterTag();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, quickConstant1, reg);
	return 0;
}


/*	Create a closure with the given startpc, numArgs and numCopied
	within a context with ctxtNumArgs, large if isLargeCtxt that is in a
	block if isInBlock. If numCopied > 0 pop those values off the stack. */

	/* CogObjectRepresentationForSpur>>#genCreateClosureAt:numArgs:numCopied:contextNumArgs:large:inBlock: */
static sqInt NoDbgRegParms
genCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(sqInt bcpc, sqInt numArgs, sqInt numCopied, sqInt ctxtNumArgs, sqInt isLargeCtxt, sqInt isInBlock)
{
    AbstractInstruction *anInstruction;
    sqInt i;
    sqInt literal;

	genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(bcpc, numArgs, numCopied, ctxtNumArgs, isLargeCtxt, isInBlock);
	for (i = 1; i <= numCopied; i += 1) {
		/* begin PopR: */
		genoperand(PopR, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		literal = (((numCopied - i) + ClosureFirstCopiedValueIndex) * BytesPerOop) + BaseHeaderSize;
		anInstruction = genoperandoperandoperand(MoveRMwr, TempReg, (((numCopied - i) + ClosureFirstCopiedValueIndex) * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
	}
	return 0;
}


/*	Create a full closure with the given values. */

	/* CogObjectRepresentationForSpur>>#genCreateFullClosure:numArgs:numCopied:ignoreContext:contextNumArgs:large:inBlock: */
static sqInt NoDbgRegParms
genCreateFullClosurenumArgsnumCopiedignoreContextcontextNumArgslargeinBlock(sqInt compiledBlock, sqInt numArgs, sqInt numCopied, sqInt ignoreContext, sqInt contextNumArgs, sqInt contextIsLarge, sqInt contextIsBlock)
{
    AbstractInstruction *abstractInstruction;
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    usqInt byteSize;
    sqInt constant;
    usqLong header;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt numSlots;
    sqInt quickConstant;
    sqInt quickConstant1;
    AbstractInstruction *skip;


	/* First get thisContext into ReceiverResultReg and thence in ClassReg. */
	if (ignoreContext) {
		/* begin genMoveConstant:R: */
		constant = nilObject();
		if (shouldAnnotateObjectReference(constant)) {
			annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, ClassReg)), constant);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction13 = genoperandoperand(MoveCqR, constant, ClassReg);
		}
	}
	else {
		genGetActiveContextNumArgslargeinBlock(contextNumArgs, contextIsLarge, contextIsBlock);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ReceiverResultReg, ClassReg);
	}
	numSlots = FullClosureFirstCopiedValueIndex + numCopied;
	byteSize = smallObjectBytesForSlots(numSlots);
	assert(ClassFullBlockClosureCompactIndex != 0);
	header = headerForSlotsformatclassIndex(numSlots, indexablePointersFormat(), ClassFullBlockClosureCompactIndex);
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction1 = genoperandoperand(MoveAwR, address, ReceiverResultReg);
	/* begin genStoreHeader:intoNewInstance:using: */
	quickConstant = ((usqInt) header);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(MoveCqR, quickConstant, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = header >> 32;
	anInstruction2 = genoperandoperand(MoveCqR, header >> 32, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperandoperand(MoveRMwr, TempReg, 4, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperandoperand(LoadEffectiveAddressMwrR, byteSize, ReceiverResultReg, TempReg);
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction6 = genoperandoperand(MoveRAw, TempReg, address1);
	/* begin CmpCq:R: */
	quickConstant1 = getScavengeThreshold();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(CmpCqR, quickConstant1, TempReg);
	/* begin JumpBelow: */
	skip = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceScheduleScavengeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	jmpTarget(skip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin checkQuickConstant:forInstruction: */
	literal1 = (ClosureOuterContextIndex * BytesPerOop) + BaseHeaderSize;
	anInstruction8 = genoperandoperandoperand(MoveRMwr, ClassReg, (ClosureOuterContextIndex * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
	if (shouldAnnotateObjectReference(compiledBlock)) {
		annotateobjRef(gMoveCwR(compiledBlock, TempReg), compiledBlock);
	}
	else {
		/* begin MoveCq:R: */
		anInstruction = genoperandoperand(MoveCqR, compiledBlock, TempReg);
	}
	/* begin checkQuickConstant:forInstruction: */
	literal2 = (ClosureStartPCIndex * BytesPerOop) + BaseHeaderSize;
	anInstruction9 = genoperandoperandoperand(MoveRMwr, TempReg, (ClosureStartPCIndex * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal3 = (((usqInt)numArgs << 1) | 1);
	anInstruction10 = genoperandoperand(MoveCqR, (((usqInt)numArgs << 1) | 1), TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal4 = (ClosureNumArgsIndex * BytesPerOop) + BaseHeaderSize;
	anInstruction12 = genoperandoperandoperand(MoveRMwr, TempReg, (ClosureNumArgsIndex * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
	return 0;
}


/*	Make sure that the object in reg is not forwarded. This routine assumes
	the object will
	never be forwarded to an immediate, as it is used to unforward literal
	variables (associations). 
	Use the fact that isForwardedObjectClassIndexPun is a power of two to save
	an instruction. */

	/* CogObjectRepresentationForSpur>>#genEnsureObjInRegNotForwarded:scratchReg: */
static sqInt NoDbgRegParms
genEnsureObjInRegNotForwardedscratchReg(sqInt reg, sqInt scratch)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *loop;
    AbstractInstruction *ok;
    sqInt quickConstant;

	assert(reg != scratch);
	/* begin Label */
	loop = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, reg, scratch);
	/* begin AndCq:R: */
	quickConstant = (classIndexMask()) - (isForwardedObjectClassIndexPun());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, scratch);
	/* begin JumpNonZero: */
	ok = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(0, reg, reg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)loop));
	jmpTarget(ok, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genEnsureOopInRegNotForwarded:scratchReg: */
static sqInt NoDbgRegParms
genEnsureOopInRegNotForwardedscratchReg(sqInt reg, sqInt scratch)
{
    AbstractInstruction *instruction;

	/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
	instruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	return genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(reg, scratch, instruction, 0);
}


/*	Make sure that the oop in reg is not forwarded. 
	Use the fact that isForwardedObjectClassIndexPun is a power of two to save
	an instruction. */

	/* CogObjectRepresentationForSpur>>#genEnsureOopInRegNotForwarded:scratchReg:ifForwarder:ifNotForwarder: */
static sqInt NoDbgRegParms
genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(sqInt reg, sqInt scratch, sqInt fwdJumpTarget, sqInt nonFwdJumpTargetOrZero)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction * finished;
    AbstractInstruction * imm;
    AbstractInstruction * ok;
    sqInt quickConstant;

	assert(reg != scratch);

	/* notionally
	   self genGetClassIndexOfNonImm: reg into: scratch.
	   cogit CmpCq: objectMemory isForwardedObjectClassIndexPun R: TempReg.
	   but the following is an instruction shorter: */
	imm = genJumpImmediate(reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, reg, scratch);
	/* begin AndCq:R: */
	quickConstant = (classIndexMask()) - (isForwardedObjectClassIndexPun());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, scratch);
	/* begin JumpNonZero: */
	ok = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(0, reg, reg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)(((void *) fwdJumpTarget))));
	if ((((usqInt)nonFwdJumpTargetOrZero)) == 0) {
		/* begin Label */
		finished = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		finished = nonFwdJumpTargetOrZero;
	}
	jmpTarget(imm, jmpTarget(ok, finished));
	return 0;
}


/*	Make sure that the oop in reg is not forwarded, updating the slot in
	objReg with the value.
 */

	/* CogObjectRepresentationForSpur>>#genEnsureOopInRegNotForwarded:scratchReg:updatingSlot:in: */
static sqInt NoDbgRegParms
genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(sqInt reg, sqInt scratch, sqInt index, sqInt objReg)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *imm;
    sqInt literal;
    AbstractInstruction *loop;
    AbstractInstruction *ok;
    sqInt quickConstant;


	/* Open-code
	   self genEnsureOopInRegNotForwarded: reg
	   scratchReg: scratch
	   updatingMw: index * objectMemory wordSize + objectMemory baseHeaderSize
	   r: objReg.
	   to avoid calling the store check unless the receiver is forwarded. */
	assert((reg != scratch)
	 && (objReg != scratch));
	/* begin Label */
	loop = genoperandoperand(Label, (labelCounter += 1), bytecodePC);

	/* notionally
	   self genGetClassIndexOfNonImm: reg into: scratch.
	   cogit CmpCq: objectMemory isForwardedObjectClassIndexPun R: TempReg.
	   but the following is an instruction shorter: */
	imm = genJumpImmediate(reg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, reg, scratch);
	/* begin AndCq:R: */
	quickConstant = (classIndexMask()) - (isForwardedObjectClassIndexPun());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, scratch);
	/* begin JumpNonZero: */
	ok = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(0, reg, reg);
	/* begin checkQuickConstant:forInstruction: */
	literal = (index * BytesPerWord) + BaseHeaderSize;
	anInstruction2 = genoperandoperandoperand(MoveRMwr, reg, (index * BytesPerWord) + BaseHeaderSize, objReg);
	assert((reg == Arg0Reg)
	 && ((scratch == TempReg)
	 && (objReg == ReceiverResultReg)));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceStoreCheckContextReceiverTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)loop));
	jmpTarget(ok, jmpTarget(imm, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}


/*	Do the store check. Answer the argument for the benefit of the code
	generator; ReceiverResultReg may be caller-saved and hence smashed by this
	call. Answering
	it allows the code generator to reload ReceiverResultReg cheaply.
	In Spur the only thing we leave to the run-time is adding the receiver to
	the remembered set and setting its isRemembered bit. */

	/* CogObjectRepresentationForSpur>>#generateObjectRepresentationTrampolines */
static void
generateObjectRepresentationTrampolines(void)
{
    sqInt instVarIndex;
    AbstractInstruction *jumpSC;

	
#  if IMMUTABILITY
	for (instVarIndex = 0; instVarIndex < NumStoreTrampolines; instVarIndex += 1) {
		ceStoreTrampolines[instVarIndex] = (genStoreTrampolineCalledinstVarIndex(trampolineNamenumArgslimit("ceStoreTrampoline", instVarIndex, NumStoreTrampolines - 2), instVarIndex));
	}
#  endif /* IMMUTABILITY */
	ceNewHashTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceNewHashOf, "ceNewHash", 1, ReceiverResultReg, null, null, null, /* begin emptyRegisterMask */ 0, 1, ReceiverResultReg, 0);
	ceInlineNewHashTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceNewHashOf, "ceInlineNewHash", 1, ReceiverResultReg, null, null, null, ((CallerSavedRegisterMask | (1U << ReceiverResultReg)) - (1U << ReceiverResultReg)), 1, ReceiverResultReg, 0);
	/* begin genStoreCheckTrampoline */
	if (CheckRememberedInTrampoline) {
		zeroOpcodeIndex();
		jumpSC = genCheckRememberedBitOfscratch(ReceiverResultReg, V0);
		assert(((jumpSC->opcode)) == JumpNonZero);
		(jumpSC->opcode = JumpZero);
		/* begin RetN: */
		genoperand(RetN, 0);
		jmpTarget(jumpSC, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	ceStoreCheckTrampoline = genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(remember, "ceStoreCheckTrampoline", 1, ReceiverResultReg, null, null, null, ((CallerSavedRegisterMask | (1U << ReceiverResultReg)) - (1U << ReceiverResultReg)), 1, (CallerSavedRegisterMask & (1U << ReceiverResultReg)
		? ReceiverResultReg
		: /* begin cResultRegister */ V0), CheckRememberedInTrampoline);
	ceStoreCheckContextReceiverTrampoline = genStoreCheckContextReceiverTrampoline();
	ceScheduleScavengeTrampoline = genTrampolineForcalledregsToSave(ceScheduleScavenge, "ceScheduleScavengeTrampoline", CallerSavedRegisterMask);
	ceSmallActiveContextInMethodTrampoline = genActiveContextTrampolineLargeinBlockcalled(0, 0, "ceSmallMethodContext");
	ceSmallActiveContextInBlockTrampoline = genActiveContextTrampolineLargeinBlockcalled(0, InVanillaBlock, "ceSmallBlockContext");
	ceSmallActiveContextInFullBlockTrampoline = genActiveContextTrampolineLargeinBlockcalled(0, InFullBlock, "ceSmallFullBlockContext");
	ceLargeActiveContextInMethodTrampoline = genActiveContextTrampolineLargeinBlockcalled(1, 0, "ceLargeMethodContext");
	ceLargeActiveContextInBlockTrampoline = genActiveContextTrampolineLargeinBlockcalled(1, InVanillaBlock, "ceLargeBlockContext");
	ceLargeActiveContextInFullBlockTrampoline = genActiveContextTrampolineLargeinBlockcalled(1, InFullBlock, "ceLargeFullBlockContext");
	generateLowcodeObjectTrampolines();
}


/*	Create a trampoline to answer the active context that will
	answer it if a frame is already married, and create it otherwise.
	Assume numArgs is in SendNumArgsReg and ClassReg is free. */

	/* CogObjectRepresentationForSpur>>#genGetActiveContextLarge:inBlock: */
static sqInt NoDbgRegParms
genGetActiveContextLargeinBlock(sqInt isLarge, sqInt isInBlock)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction25;
    AbstractInstruction *anInstruction26;
    AbstractInstruction *anInstruction27;
    AbstractInstruction *anInstruction28;
    AbstractInstruction *anInstruction29;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction30;
    AbstractInstruction *anInstruction31;
    AbstractInstruction *anInstruction32;
    AbstractInstruction *anInstruction33;
    AbstractInstruction *anInstruction34;
    AbstractInstruction *anInstruction35;
    AbstractInstruction *anInstruction36;
    AbstractInstruction *anInstruction37;
    AbstractInstruction *anInstruction38;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt constant;
    AbstractInstruction *continuation;
    AbstractInstruction *exit;
    usqLong header;
    AbstractInstruction * inst;
    AbstractInstruction *jumpNeedScavenge;
    AbstractInstruction *jumpSingle;
    sqInt literal;
    sqInt literal1;
    sqInt literal10;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt literal5;
    sqInt literal6;
    sqInt literal7;
    sqInt literal8;
    sqInt literal9;
    AbstractInstruction *loopHead;
    sqInt offset;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt slotSize;


	/* load the flag; stash it in both TempReg & ClassReg; do the compare (a prime candidated for use of AndCq:R:R:) */
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperandoperand(MoveMwrR, FoxMethod, FPReg, ClassReg);
	gAndCqRR(MFMethodFlagHasContextFlag, ClassReg, TempReg);
	/* begin JumpZero: */
	jumpSingle = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperandoperand(MoveMwrR, FoxThisContext, FPReg, ReceiverResultReg);
	/* begin RetN: */
	genoperand(RetN, 0);
	jmpTarget(jumpSingle, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction9 = genoperandoperand(OrCqR, MFMethodFlagHasContextFlag, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction10 = genoperandoperandoperand(MoveRMwr, ClassReg, FoxMethod, FPReg);
	
	switch (isInBlock) {
	case InFullBlock:
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(SubCqR, 3, ClassReg);
		break;
	case InVanillaBlock:
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(SubCqR, 3, ClassReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperandoperand(MoveM16rR, 0, ClassReg, TempReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, TempReg, ClassReg);
		break;
	case 0:
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(SubCqR, 1, ClassReg);
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	slotSize = (isLarge
		? LargeContextSlots
		: SmallContextSlots);
	header = headerForSlotsformatclassIndex(slotSize, indexablePointersFormat(), ClassMethodContextCompactIndex);
	flag("endianness");
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction11 = genoperandoperand(MoveAwR, address, ReceiverResultReg);
	/* begin genStoreHeader:intoNewInstance:using: */
	quickConstant2 = ((usqInt) header);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction13 = genoperandoperand(MoveCqR, quickConstant2, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction12 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = header >> 32;
	anInstruction21 = genoperandoperand(MoveCqR, header >> 32, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction31 = genoperandoperandoperand(MoveRMwr, TempReg, 4, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, TempReg);
	/* begin AddCq:R: */
	quickConstant3 = smallObjectBytesForSlots(slotSize);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction14 = genoperandoperand(AddCqR, quickConstant3, TempReg);
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction15 = genoperandoperand(MoveRAw, TempReg, address1);
	/* begin CmpCq:R: */
	quickConstant4 = getScavengeThreshold();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction16 = genoperandoperand(CmpCqR, quickConstant4, TempReg);
	/* begin JumpAboveOrEqual: */
	jumpNeedScavenge = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	/* begin MoveR:R: */
	continuation = genoperandoperand(MoveRR, FPReg, TempReg);
	genSetSmallIntegerTagsIn(TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = BaseHeaderSize + (SenderIndex * BytesPerOop);
	anInstruction17 = genoperandoperandoperand(MoveRMwr, TempReg, BaseHeaderSize + (SenderIndex * BytesPerOop), ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction18 = genoperandoperandoperand(MoveMwrR, FoxSavedFP, FPReg, TempReg);
	genSetSmallIntegerTagsIn(TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal2 = BaseHeaderSize + (InstructionPointerIndex * BytesPerOop);
	anInstruction19 = genoperandoperandoperand(MoveRMwr, TempReg, BaseHeaderSize + (InstructionPointerIndex * BytesPerOop), ReceiverResultReg);
	/* begin MoveMw:r:R: */
	offset = offsetof(CogMethod, methodObject);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction20 = genoperandoperandoperand(MoveMwrR, offset, ClassReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal3 = BaseHeaderSize + (MethodIndex * BytesPerWord);
	anInstruction22 = genoperandoperandoperand(MoveRMwr, TempReg, BaseHeaderSize + (MethodIndex * BytesPerWord), ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction23 = genoperandoperandoperand(MoveRMwr, ReceiverResultReg, FoxThisContext, FPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, FPReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, SPReg, TempReg);
	/* begin LogicalShiftRightCq:R: */
	quickConstant = 2 /* log2BytesPerWord */;
	genoperandoperand(LogicalShiftRightCqR, quickConstant, TempReg);
	/* begin SubCq:R: */
	quickConstant5 = 3;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction24 = genoperandoperand(SubCqR, quickConstant5, TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, SendNumArgsReg, TempReg);
	genConvertIntegerToSmallIntegerInReg(TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal4 = BaseHeaderSize + (StackPointerIndex * BytesPerOop);
	anInstruction25 = genoperandoperandoperand(MoveRMwr, TempReg, BaseHeaderSize + (StackPointerIndex * BytesPerOop), ReceiverResultReg);
	if (isInBlock > 0) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, SendNumArgsReg, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction4 = genoperandoperand(AddCqR, 2, TempReg);
		/* begin MoveXwr:R:R: */
		genoperandoperandoperand(MoveXwrRR, TempReg, FPReg, TempReg);
	}
	else {
		/* begin genMoveConstant:R: */
		constant = nilObject();
		if (shouldAnnotateObjectReference(constant)) {
			annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, TempReg)), constant);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction38 = genoperandoperand(MoveCqR, constant, TempReg);
		}
	}
	/* begin checkQuickConstant:forInstruction: */
	literal5 = BaseHeaderSize + (ClosureIndex * BytesPerOop);
	anInstruction26 = genoperandoperandoperand(MoveRMwr, TempReg, BaseHeaderSize + (ClosureIndex * BytesPerOop), ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction27 = genoperandoperandoperand(MoveMwrR, FoxMFReceiver, FPReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal6 = BaseHeaderSize + (ReceiverIndex * BytesPerOop);
	anInstruction28 = genoperandoperandoperand(MoveRMwr, TempReg, BaseHeaderSize + (ReceiverIndex * BytesPerOop), ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction29 = genoperandoperand(MoveCqR, 1, ClassReg);
	/* begin CmpR:R: */
	loopHead = genoperandoperand(CmpRR, SendNumArgsReg, ClassReg);
	/* begin JumpGreater: */
	exit = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, ClassReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction30 = genoperandoperand(AddCqR, 2, TempReg);
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, TempReg, FPReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal7 = ReceiverIndex + (BaseHeaderSize / BytesPerWord);
	anInstruction32 = genoperandoperand(AddCqR, ReceiverIndex + (BaseHeaderSize / BytesPerWord), ClassReg);
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, ClassReg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal8 = (ReceiverIndex + (BaseHeaderSize / BytesPerWord)) - 1;
	anInstruction33 = genoperandoperand(SubCqR, (ReceiverIndex + (BaseHeaderSize / BytesPerWord)) - 1, ClassReg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)loopHead));
	jmpTarget(exit, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin MoveCq:R: */
	quickConstant1 = nilObject();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(MoveCqR, quickConstant1, TempReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, FPReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction34 = genoperandoperand(AddCqR, FoxMFReceiver, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	literal9 = (ReceiverIndex + 1) + (BaseHeaderSize / BytesPerWord);
	anInstruction35 = genoperandoperand(AddCqR, (ReceiverIndex + 1) + (BaseHeaderSize / BytesPerWord), SendNumArgsReg);
	/* begin checkQuickConstant:forInstruction: */
	literal10 = BytesPerWord;
	anInstruction36 = genoperandoperand(SubCqR, BytesPerWord, ClassReg);
	loopHead = anInstruction36;
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, SPReg, ClassReg);
	/* begin JumpBelow: */
	exit = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, SendNumArgsReg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction37 = genoperandoperand(AddCqR, 1, SendNumArgsReg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)loopHead));
	jmpTarget(exit, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin RetN: */
	genoperand(RetN, 0);
	jmpTarget(jumpNeedScavenge, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin saveAndRestoreLinkRegAround: */
	inst = genoperand(PushR, LinkReg);
	CallRTregistersToBeSavedMask(ceScheduleScavengeTrampoline, ((1U << ReceiverResultReg) | (1U << SendNumArgsReg)) | (1U << ClassReg));
	/* begin PopR: */
	genoperand(PopR, LinkReg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)continuation));
	return 0;
}


/*	Get the active context into ReceiverResultReg, creating it if necessary. */

	/* CogObjectRepresentationForSpur>>#genGetActiveContextNumArgs:large:inBlock: */
static sqInt NoDbgRegParms
genGetActiveContextNumArgslargeinBlock(sqInt numArgs, sqInt isLargeContext, sqInt isInBlock)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    sqInt routine;

	if (isLargeContext) {
		
		switch (isInBlock) {
		case 0:
			routine = ceLargeActiveContextInMethodTrampoline;

			break;
		case InVanillaBlock:
			routine = ceLargeActiveContextInBlockTrampoline;

			break;
		case InFullBlock:
			routine = ceLargeActiveContextInFullBlockTrampoline;

			break;
		default:
			error("Case not found and no otherwise clause");
			routine = -1;
		}
	}
	else {
		
		switch (isInBlock) {
		case 0:
			routine = ceSmallActiveContextInMethodTrampoline;

			break;
		case InVanillaBlock:
			routine = ceSmallActiveContextInBlockTrampoline;

			break;
		case InFullBlock:
			routine = ceSmallActiveContextInFullBlockTrampoline;

			break;
		default:
			error("Case not found and no otherwise clause");
			routine = -1;
		}
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, numArgs, SendNumArgsReg);
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, routine);
	(abstractInstruction->annotation = IsRelativeCall);
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genGetBits:ofFormatByteOf:into: */
static sqInt NoDbgRegParms
genGetBitsofFormatByteOfinto(sqInt mask, sqInt sourceReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;

	flag("endianness");
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMbrR, 3, sourceReg, destReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, mask, destReg);
	return 0;
}


/*	Fetch the instance's class index into destReg. */

	/* CogObjectRepresentationForSpur>>#genGetClassIndexOfNonImm:into: */
static sqInt NoDbgRegParms
genGetClassIndexOfNonImminto(sqInt sourceReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, sourceReg, destReg);
	/* begin AndCq:R: */
	quickConstant = classIndexMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, quickConstant, destReg);
	return 0;
}


/*	Fetch the class object whose index is in instReg into destReg.
	It is non-obvious, but the Cogit assumes loading a class does not involve
	a runtime call, so do not call classAtIndex: */

	/* CogObjectRepresentationForSpur>>#genGetClassObjectOfClassIndex:into:scratchReg: */
static sqInt NoDbgRegParms
genGetClassObjectOfClassIndexintoscratchReg(sqInt instReg, sqInt destReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    sqInt offset;
    sqInt quickConstant;
    sqInt quickConstant2;

	assert(instReg != destReg);
	assert(instReg != scratchReg);
	assert(destReg != scratchReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instReg, scratchReg);
	/* begin LogicalShiftRightCq:R: */
	quickConstant = classTableMajorIndexShift();
	genoperandoperand(LogicalShiftRightCqR, quickConstant, scratchReg);
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), scratchReg);
	assert(!(shouldAnnotateObjectReference(classTableRootObj())));
	/* begin MoveMw:r:R: */
	offset = (classTableRootObj()) + BaseHeaderSize;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, scratchReg, destReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, instReg, scratchReg);
	/* begin AndCq:R: */
	quickConstant2 = classTableMinorIndexMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(AndCqR, quickConstant2, scratchReg);
	/* begin AddCq:R: */
	anInstruction4 = genoperandoperand(AddCqR, ((usqInt) BaseHeaderSize) >> (shiftForWord()), scratchReg);
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, scratchReg, destReg, destReg);
	return 0;
}


/*	Fetch the instance's class into destReg. If the instance is not the
	receiver and is forwarded, follow forwarding. */

	/* CogObjectRepresentationForSpur>>#genGetClassObjectOf:into:scratchReg:instRegIsReceiver: */
static sqInt NoDbgRegParms
genGetClassObjectOfintoscratchReginstRegIsReceiver(sqInt instReg, sqInt destReg, sqInt scratchReg, sqInt instRegIsReceiver)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *jumpIsImm;
    AbstractInstruction *jumpNotForwarded;
    sqInt literal;
    AbstractInstruction *loop;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;

	if ((instReg == destReg)
	 || ((instReg == scratchReg)
	 || (destReg == scratchReg))) {
		return BadRegisterSet;
	}
	/* begin MoveR:R: */
	loop = genoperandoperand(MoveRR, instReg, scratchReg);
	/* begin AndCq:R: */
	quickConstant1 = tagMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(AndCqR, quickConstant1, scratchReg);
	/* begin JumpNonZero: */
	jumpIsImm = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	flag("endianness");
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperandoperand(MoveMwrR, 0, instReg, scratchReg);
	/* begin AndCq:R: */
	quickConstant2 = classIndexMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(AndCqR, quickConstant2, scratchReg);
	if (!instRegIsReceiver) {

		/* if it is forwarded... */
		/* begin CmpCq:R: */
		quickConstant = isForwardedObjectClassIndexPun();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, quickConstant, scratchReg);
		/* begin JumpNonZero: */
		jumpNotForwarded = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		literal = BaseHeaderSize;
		anInstruction1 = genoperandoperandoperand(MoveMwrR, BaseHeaderSize, instReg, instReg);
		/* begin Jump: */
		genoperand(Jump, ((sqInt)loop));
		jmpTarget(jumpNotForwarded, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	jmpTarget(jumpIsImm, genoperandoperand(MoveRR, scratchReg, destReg));
	if (scratchReg == TempReg) {
		/* begin PushR: */
		genoperand(PushR, instReg);
		genGetClassObjectOfClassIndexintoscratchReg(destReg, instReg, TempReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, instReg, destReg);
		/* begin PopR: */
		genoperand(PopR, instReg);
	}
	else {
		genGetClassObjectOfClassIndexintoscratchReg(destReg, scratchReg, TempReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, scratchReg, destReg);
	}
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genGetClassTagOf:into:scratchReg: */
static AbstractInstruction * NoDbgRegParms
genGetClassTagOfintoscratchReg(sqInt instReg, sqInt destReg, sqInt scratchReg)
{
	return genGetInlineCacheClassTagFromintoforEntry(instReg, destReg, 1);
}


/*	Fetch the instance's class index into destReg. */

	/* CogObjectRepresentationForSpur>>#genGetCompactClassIndexNonImmOf:into: */
static sqInt NoDbgRegParms
genGetCompactClassIndexNonImmOfinto(sqInt instReg, sqInt destReg)
{
	return genGetClassIndexOfNonImminto(instReg, destReg);
}

	/* CogObjectRepresentationForSpur>>#genGetDoubleValueOf:into: */
static sqInt NoDbgRegParms
genGetDoubleValueOfinto(sqInt srcReg, sqInt destFPReg)
{
    AbstractInstruction *anInstruction;
    sqInt literal;

	/* begin checkQuickConstant:forInstruction: */
	literal = BaseHeaderSize;
	anInstruction = genoperandoperandoperand(MoveM64rRd, BaseHeaderSize, srcReg, destFPReg);
	return 0;
}


/*	Get the format field of the object in srcReg into destReg.
	srcReg may equal destReg. */

	/* CogObjectRepresentationForSpur>>#genGetFormatOf:into: */
static sqInt NoDbgRegParms
genGetFormatOfinto(sqInt srcReg, sqInt destReg)
{
	return genGetBitsofFormatByteOfinto(formatMask(), srcReg, destReg);
}


/*	Get the format of the object in sourceReg into destReg. If
	scratchRegOrNone is not NoReg, load at least the least significant 32-bits
	(64-bits in 64-bits) of the
	header word, which contains the format, into scratchRegOrNone. */

	/* CogObjectRepresentationForSpur>>#genGetFormatOf:into:leastSignificantHalfOfBaseHeaderIntoScratch: */
static sqInt NoDbgRegParms
genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(sqInt sourceReg, sqInt destReg, sqInt scratchRegOrNone)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt quickConstant;
    sqInt quickConstant1;

	if (scratchRegOrNone == NoReg) {
		flag("endianness");
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMbrR, 3, sourceReg, destReg);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, 0, sourceReg, destReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, destReg, scratchRegOrNone);
		/* begin LogicalShiftRightCq:R: */
		quickConstant = formatShift();
		genoperandoperand(LogicalShiftRightCqR, quickConstant, destReg);
	}
	/* begin AndCq:R: */
	quickConstant1 = formatMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(AndCqR, quickConstant1, destReg);
	return 0;
}


/*	Get the size in word-sized slots of the object in srcReg into destReg.
	srcReg may equal destReg. */

	/* CogObjectRepresentationForSpur>>#genGetNumSlotsOf:into: */
static sqInt NoDbgRegParms
genGetNumSlotsOfinto(sqInt srcReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jmp;
    sqInt quickConstant;

	assert(srcReg != destReg);
	genGetRawSlotSizeOfNonImminto(srcReg, destReg);
	/* begin CmpCq:R: */
	quickConstant = numSlotsMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, destReg);
	/* begin JumpLess: */
	jmp = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	genGetOverflowSlotsOfinto(srcReg, destReg);
	jmpTarget(jmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	The raw numSlots field is the most significant byte of the 64-bit header
	word. MoveMbrR zero-extends. */

	/* CogObjectRepresentationForSpur>>#genGetRawSlotSizeOfNonImm:into: */
static sqInt NoDbgRegParms
genGetRawSlotSizeOfNonImminto(sqInt sourceReg, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;

	/* begin MoveCq:R: */
	anInstruction = genoperandoperand(MoveCqR, 0, destReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveMbrR, 7, sourceReg, destReg);
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genJumpImmediate: */
static AbstractInstruction * NoDbgRegParms
genJumpImmediate(sqInt aRegister)
{
    AbstractInstruction *anInstruction;
    sqInt quickConstant;

	/* begin TstCq:R: */
	quickConstant = tagMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(TstCqR, quickConstant, aRegister);
	/* begin JumpNonZero: */
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}

	/* CogObjectRepresentationForSpur>>#genJumpImmutable:scratchReg: */
#if IMMUTABILITY
static AbstractInstruction * NoDbgRegParms
genJumpImmutablescratchReg(sqInt sourceReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, sourceReg, scratchReg);
	/* begin genJumpBaseHeaderImmutable: */
	quickConstant = immutableBitMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(TstCqR, quickConstant, scratchReg);
	/* begin JumpNonZero: */
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}
#endif /* IMMUTABILITY */

	/* CogObjectRepresentationForSpur>>#genJumpMutable:scratchReg: */
#if IMMUTABILITY
static AbstractInstruction * NoDbgRegParms
genJumpMutablescratchReg(sqInt sourceReg, sqInt scratchReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, 0, sourceReg, scratchReg);
	/* begin genJumpBaseHeaderMutable: */
	quickConstant = immutableBitMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(TstCqR, quickConstant, scratchReg);
	/* begin JumpZero: */
	return genConditionalBranchoperand(JumpZero, ((sqInt)0));
}
#endif /* IMMUTABILITY */

	/* CogObjectRepresentationForSpur>>#genJumpNotCharacterInScratchReg: */
static AbstractInstruction * NoDbgRegParms
genJumpNotCharacterInScratchReg(sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;
    sqInt quickConstant1;

	/* begin AndCq:R: */
	quickConstant = tagMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, reg);
	/* begin CmpCq:R: */
	quickConstant1 = characterTag();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant1, reg);
	/* begin JumpNonZero: */
	return genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
}

	/* CogObjectRepresentationForSpur>>#genLcFirstFieldPointer: */
static void NoDbgRegParms
genLcFirstFieldPointer(sqInt objectReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, 8, objectReg);
	ssPushNativeRegister(objectReg);
}


/*	TODO: Retrieve the number of fixed fields. */

	/* CogObjectRepresentationForSpur>>#genLcFirstIndexableFieldPointer: */
static void NoDbgRegParms
genLcFirstIndexableFieldPointer(sqInt objectReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, 8, objectReg);
	ssPushNativeRegister(objectReg);
}


/*	Check for integer */

	/* CogObjectRepresentationForSpur>>#genLcIsBytes:to: */
static void NoDbgRegParms
genLcIsBytesto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction * cont;
    AbstractInstruction * falseTarget;
    AbstractInstruction * isCompiledMethod;
    AbstractInstruction * isImmediate;
    AbstractInstruction * isNotBytes;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	/* begin AndCq:R: */
	quickConstant = tagMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, valueReg);
	/* begin JumpNonZero: */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetFormatOfinto(objectReg, valueReg);
	/* begin CmpCq:R: */
	quickConstant1 = firstByteFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant1, valueReg);
	/* begin JumpLess: */
	isNotBytes = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant2 = firstCompiledMethodFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant2, valueReg);
	/* begin JumpGreaterOrEqual: */
	isCompiledMethod = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(MoveCqR, 1, valueReg);
	/* begin Jump: */
	cont = genoperand(Jump, ((sqInt)0));
	/* begin Label */
	falseTarget = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isImmediate, falseTarget);
	jmpTarget(isNotBytes, falseTarget);
	jmpTarget(isCompiledMethod, falseTarget);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(MoveCqR, 0, valueReg);
	jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushNativeRegister(valueReg);
}


/*	TODO: Implement this one */

	/* CogObjectRepresentationForSpur>>#genLcIsFloatObject:to: */
static void NoDbgRegParms
genLcIsFloatObjectto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, 1, valueReg);
	ssPushNativeRegister(valueReg);
}


/*	TODO: Implement this one */

	/* CogObjectRepresentationForSpur>>#genLcIsIndexable:to: */
static void NoDbgRegParms
genLcIsIndexableto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, 1, valueReg);
	ssPushNativeRegister(valueReg);
}


/*	Check for the immediate case */

	/* CogObjectRepresentationForSpur>>#genLcIsIntegerObject:to: */
static void NoDbgRegParms
genLcIsIntegerObjectto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction * cont;
    AbstractInstruction * falseResult;
    AbstractInstruction * isImmediate;
    AbstractInstruction * isLargeNegativeInteger;
    AbstractInstruction * isLargePositiveInteger;
    sqInt quickConstant;
    AbstractInstruction * trueResult;

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	/* begin AndCq:R: */
	quickConstant = smallIntegerTag();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, valueReg);
	/* begin JumpNonZero: */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetClassIndexOfNonImminto(objectReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, ClassLargePositiveInteger, TempReg);
	/* begin JumpNonZero: */
	isLargePositiveInteger = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, ClassLargeNegativeInteger, TempReg);
	/* begin JumpNonZero: */
	isLargeNegativeInteger = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin XorR:R: */
	genoperandoperand(XorRR, valueReg, valueReg);
	/* begin Jump: */
	falseResult = genoperand(Jump, ((sqInt)0));
	/* begin Label */
	trueResult = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isLargePositiveInteger, trueResult);
	jmpTarget(isLargeNegativeInteger, trueResult);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(MoveCqR, 1, valueReg);
	/* begin Label */
	cont = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(falseResult, cont);
	jmpTarget(isImmediate, cont);
	ssPushNativeRegister(valueReg);
}


/*	Check for immediate */

	/* CogObjectRepresentationForSpur>>#genLcIsPointers:to: */
static void NoDbgRegParms
genLcIsPointersto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction * cont;
    AbstractInstruction * falseTarget;
    AbstractInstruction * isImmediate;
    AbstractInstruction * isNotPointers;
    sqInt quickConstant;

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	/* begin AndCq:R: */
	quickConstant = tagMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, valueReg);
	/* begin JumpNonZero: */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetFormatOfinto(objectReg, valueReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, 9, valueReg);
	/* begin JumpGreaterOrEqual: */
	isNotPointers = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(MoveCqR, 1, valueReg);
	/* begin Jump: */
	cont = genoperand(Jump, ((sqInt)0));
	/* begin Label */
	falseTarget = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isImmediate, falseTarget);
	jmpTarget(isNotPointers, falseTarget);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(MoveCqR, 0, valueReg);
	jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushNativeRegister(valueReg);
}


/*	Check for immediate */

	/* CogObjectRepresentationForSpur>>#genLcIsWordsOrBytes:to: */
static void NoDbgRegParms
genLcIsWordsOrBytesto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction * cont;
    AbstractInstruction * falseTarget;
    AbstractInstruction * isCompiledMethod;
    AbstractInstruction * isImmediate;
    AbstractInstruction * isNotBits;
    sqInt quickConstant;

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	/* begin AndCq:R: */
	quickConstant = tagMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AndCqR, quickConstant, valueReg);
	/* begin JumpNonZero: */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetFormatOfinto(objectReg, valueReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, 9, valueReg);
	/* begin JumpLess: */
	isNotBits = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, 24, valueReg);
	/* begin JumpGreaterOrEqual: */
	isCompiledMethod = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(MoveCqR, 1, valueReg);
	/* begin Jump: */
	cont = genoperand(Jump, ((sqInt)0));
	/* begin Label */
	falseTarget = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isImmediate, falseTarget);
	jmpTarget(isNotBits, falseTarget);
	jmpTarget(isCompiledMethod, falseTarget);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(MoveCqR, 0, valueReg);
	jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushNativeRegister(valueReg);
}


/*	Check for immediate */

	/* CogObjectRepresentationForSpur>>#genLcIsWords:to: */
static void NoDbgRegParms
genLcIsWordsto(sqInt objectReg, sqInt valueReg)
{
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction * cont;
    AbstractInstruction * falseTarget;
    AbstractInstruction * isImmediate;
    AbstractInstruction * isNotWords;
    sqInt quickConstant2;
    sqInt quickConstant3;

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, objectReg, valueReg);
	/* begin AndCq:R: */
	quickConstant3 = tagMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(AndCqR, quickConstant3, valueReg);
	/* begin JumpNonZero: */
	isImmediate = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genGetFormatOfinto(objectReg, valueReg);
	/* begin CmpCq:R: */
	quickConstant2 = firstLongFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant2, valueReg);
	/* begin JumpNonZero: */
	isNotWords = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(MoveCqR, 1, valueReg);
	/* begin Jump: */
	cont = genoperand(Jump, ((sqInt)0));
	/* begin Label */
	falseTarget = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	jmpTarget(isImmediate, falseTarget);
	jmpTarget(isNotWords, falseTarget);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperand(MoveCqR, 0, valueReg);
	jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushNativeRegister(valueReg);
}

	/* CogObjectRepresentationForSpur>>#genLcLoadObject:at: */
static void NoDbgRegParms
genLcLoadObjectat(sqInt object, sqInt fieldIndex)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, 8, object);
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, fieldIndex, object, object);
	ssPushRegister(object);
}

	/* CogObjectRepresentationForSpur>>#genLcLoadObject:field: */
static void NoDbgRegParms
genLcLoadObjectfield(sqInt object, sqInt fieldIndex)
{
    AbstractInstruction *anInstruction;
    sqInt literal;

	/* begin checkQuickConstant:forInstruction: */
	literal = 8 + (BytesPerOop * fieldIndex);
	anInstruction = genoperandoperandoperand(MoveMwrR, 8 + (BytesPerOop * fieldIndex), object, object);
	ssPushRegister(object);
}

	/* CogObjectRepresentationForSpur>>#genLcStore:object:at: */
static void NoDbgRegParms
genLcStoreobjectat(sqInt value, sqInt object, sqInt fieldIndex)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, 8, object);
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, value, fieldIndex, object);
}

	/* CogObjectRepresentationForSpur>>#genLcStore:object:field: */
static void NoDbgRegParms
genLcStoreobjectfield(sqInt value, sqInt object, sqInt fieldIndex)
{
    AbstractInstruction *anInstruction;
    sqInt literal;

	/* begin checkQuickConstant:forInstruction: */
	literal = 8 + (fieldIndex * BytesPerOop);
	anInstruction = genoperandoperandoperand(MoveRMwr, value, 8 + (fieldIndex * BytesPerOop), object);
}


/*	Generate a call to code that allocates a new Array of size.
	The Array should be initialized with nils iff initialized is true.
	The size arg is passed in SendNumArgsReg, the result
	must come back in ReceiverResultReg. */

	/* CogObjectRepresentationForSpur>>#genNewArrayOfSize:initialized: */
static sqInt NoDbgRegParms
genNewArrayOfSizeinitialized(sqInt size, sqInt initialized)
{
    AbstractInstruction *abstractInstruction;
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    sqInt constant;
    usqLong header;
    sqInt i;
    sqInt literal;
    sqInt literal1;
    sqInt offset;
    sqInt quickConstant;
    sqInt quickConstant1;
    AbstractInstruction *skip;

	assert(size < (numSlotsMask()));
	header = headerForSlotsformatclassIndex(size, arrayFormat(), ClassArrayCompactIndex);
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction1 = genoperandoperand(MoveAwR, address, ReceiverResultReg);
	/* begin genStoreHeader:intoNewInstance:using: */
	quickConstant = ((usqInt) header);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(MoveCqR, quickConstant, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = header >> 32;
	anInstruction2 = genoperandoperand(MoveCqR, header >> 32, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperandoperand(MoveRMwr, TempReg, 4, ReceiverResultReg);
	if (initialized
	 && (size > 0)) {
		/* begin genMoveConstant:R: */
		constant = nilObject();
		if (shouldAnnotateObjectReference(constant)) {
			annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, TempReg)), constant);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction8 = genoperandoperand(MoveCqR, constant, TempReg);
		}
		for (i = 0; i < size; i += 1) {
			/* begin checkQuickConstant:forInstruction: */
			literal = (i * BytesPerWord) + BaseHeaderSize;
			anInstruction = genoperandoperandoperand(MoveRMwr, TempReg, (i * BytesPerWord) + BaseHeaderSize, ReceiverResultReg);
		}
	}
	/* begin LoadEffectiveAddressMw:r:R: */
	offset = smallObjectBytesForSlots(size);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperandoperand(LoadEffectiveAddressMwrR, offset, ReceiverResultReg, TempReg);
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction6 = genoperandoperand(MoveRAw, TempReg, address1);
	/* begin CmpCq:R: */
	quickConstant1 = getScavengeThreshold();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(CmpCqR, quickConstant1, TempReg);
	/* begin JumpBelow: */
	skip = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceScheduleScavengeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	jmpTarget(skip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	Create a closure with the given startpc, numArgs and numCopied
	within a context with ctxtNumArgs, large if isLargeCtxt that is in a
	block if isInBlock. Do /not/ initialize the copied values. */

	/* CogObjectRepresentationForSpur>>#genNoPopCreateClosureAt:numArgs:numCopied:contextNumArgs:large:inBlock: */
static sqInt NoDbgRegParms
genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(sqInt bcpc, sqInt numArgs, sqInt numCopied, sqInt ctxtNumArgs, sqInt isLargeCtxt, sqInt isInBlock)
{
    AbstractInstruction *abstractInstruction;
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    usqInt byteSize;
    usqLong header;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt literal5;
    sqInt numSlots;
    sqInt quickConstant;
    sqInt quickConstant1;
    AbstractInstruction *skip;


	/* First get thisContext into ReceiverResultRega and thence in ClassReg. */
	genGetActiveContextNumArgslargeinBlock(ctxtNumArgs, isLargeCtxt, isInBlock);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, ClassReg);
	numSlots = ClosureFirstCopiedValueIndex + numCopied;
	byteSize = smallObjectBytesForSlots(numSlots);
	header = headerForSlotsformatclassIndex(numSlots, indexablePointersFormat(), ClassBlockClosureCompactIndex);
	/* begin MoveAw:R: */
	address = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveAwR, address, ReceiverResultReg);
	/* begin genStoreHeader:intoNewInstance:using: */
	quickConstant = ((usqInt) header);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(MoveCqR, quickConstant, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveRMwr, TempReg, 0, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = header >> 32;
	anInstruction2 = genoperandoperand(MoveCqR, header >> 32, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperandoperand(MoveRMwr, TempReg, 4, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperandoperand(LoadEffectiveAddressMwrR, byteSize, ReceiverResultReg, TempReg);
	/* begin MoveR:Aw: */
	address1 = freeStartAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction6 = genoperandoperand(MoveRAw, TempReg, address1);
	/* begin CmpCq:R: */
	quickConstant1 = getScavengeThreshold();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(CmpCqR, quickConstant1, TempReg);
	/* begin JumpBelow: */
	skip = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceScheduleScavengeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	jmpTarget(skip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin checkQuickConstant:forInstruction: */
	literal1 = (ClosureOuterContextIndex * BytesPerOop) + BaseHeaderSize;
	anInstruction8 = genoperandoperandoperand(MoveRMwr, ClassReg, (ClosureOuterContextIndex * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal2 = (((usqInt)bcpc << 1) | 1);
	anInstruction9 = genoperandoperand(MoveCqR, (((usqInt)bcpc << 1) | 1), TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal3 = (ClosureStartPCIndex * BytesPerOop) + BaseHeaderSize;
	anInstruction10 = genoperandoperandoperand(MoveRMwr, TempReg, (ClosureStartPCIndex * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	literal4 = (((usqInt)numArgs << 1) | 1);
	anInstruction11 = genoperandoperand(MoveCqR, (((usqInt)numArgs << 1) | 1), TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal5 = (ClosureNumArgsIndex * BytesPerOop) + BaseHeaderSize;
	anInstruction12 = genoperandoperandoperand(MoveRMwr, TempReg, (ClosureNumArgsIndex * BytesPerOop) + BaseHeaderSize, ReceiverResultReg);
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genPrimitiveAsCharacter */
static sqInt
genPrimitiveAsCharacter(void)
{
    AbstractInstruction *jumpNotInt;
    AbstractInstruction *jumpOutOfRange;
    sqInt reg;

	if (methodOrBlockNumArgs == 0) {
		reg = ReceiverResultReg;
	}
	else {
		if (methodOrBlockNumArgs > 1) {
			return UnimplementedPrimitive;
		}
		reg = Arg0Reg;
		/* begin genLoadArgAtDepth:into: */
		assert(0 < (numRegArgs()));
		/* begin genJumpNotSmallInteger:scratchReg: */
		jumpNotInt = genJumpNotSmallInteger(reg);
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, reg, TempReg);
	genConvertSmallIntegerToIntegerInReg(TempReg);
	jumpOutOfRange = jumpNotCharacterUnsignedValueInRegister(TempReg);
	genConvertSmallIntegerToCharacterInReg(reg);
	if (reg != ReceiverResultReg) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, reg, ReceiverResultReg);
	}
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpOutOfRange, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (reg != ReceiverResultReg) {
		jmpTarget(jumpNotInt, ((AbstractInstruction *) (((jumpOutOfRange->operands))[0])));
	}
	return CompletePrimitive;
}

	/* CogObjectRepresentationForSpur>>#genPrimitiveIdenticalOrNotIf: */
static sqInt NoDbgRegParms
genPrimitiveIdenticalOrNotIf(sqInt orNot)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *comp;
    sqInt constant;
    sqInt constant1;
    AbstractInstruction *jumpCmp;

	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin CmpR:R: */
	comp = genoperandoperand(CmpRR, Arg0Reg, ReceiverResultReg);
	if (orNot) {
		/* begin JumpZero: */
		jumpCmp = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(Arg0Reg, TempReg, comp, 0);
	}
	else {
		/* begin JumpNonZero: */
		jumpCmp = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	}
	/* begin genMoveConstant:R: */
	constant = trueObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, ReceiverResultReg)), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
	}
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpCmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (!orNot) {
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(Arg0Reg, TempReg, comp, 0);
	}
	/* begin genMoveConstant:R: */
	constant1 = falseObject();
	if (shouldAnnotateObjectReference(constant1)) {
		annotateobjRef(checkLiteralforInstruction(constant1, genoperandoperand(MoveCwR, constant1, ReceiverResultReg)), constant1);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, constant1, ReceiverResultReg);
	}
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	return UnfailingPrimitive;
}

	/* CogObjectRepresentationForSpur>>#genPrimitiveObjectAt */
static sqInt
genPrimitiveObjectAt(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt headerReg;
    AbstractInstruction *jumpBadIndex;
    AbstractInstruction *jumpBounds;
    AbstractInstruction *jumpNotHeaderIndex;
    sqInt literal;
    sqInt quickConstant;

	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpBadIndex = genJumpNotSmallInteger(Arg0Reg);
	genGetMethodHeaderOfintoscratch(ReceiverResultReg, (headerReg = Arg1Reg), TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = (((usqInt)1 << 1) | 1);
	anInstruction = genoperandoperand(CmpCqR, (((usqInt)1 << 1) | 1), Arg0Reg);
	/* begin JumpNonZero: */
	jumpNotHeaderIndex = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, headerReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpNotHeaderIndex, gAndCqR((((usqInt)(alternateHeaderNumLiteralsMask()) << 1) | 1), headerReg));
	/* begin SubCq:R: */
	quickConstant = ((((usqInt)1 << 1) | 1)) - (smallIntegerTag());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(SubCqR, quickConstant, Arg0Reg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, headerReg, Arg0Reg);
	/* begin JumpAbove: */
	jumpBounds = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
	genConvertSmallIntegerToIntegerInReg(Arg0Reg);
	/* begin AddCq:R: */
	anInstruction2 = genoperandoperand(AddCqR, ((usqInt) BaseHeaderSize) >> (shiftForWord()), Arg0Reg);
	/* begin MoveXwr:R:R: */
	genoperandoperandoperand(MoveXwrRR, Arg0Reg, ReceiverResultReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpBounds, gAddCqR(((((usqInt)1 << 1) | 1)) - (smallIntegerTag()), Arg0Reg));
	jmpTarget(jumpBadIndex, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	c.f. StackInterpreter>>stSizeOf: lengthOf:baseHeader:format:
	fixedFieldsOf:format:length: 
 */

	/* CogObjectRepresentationForSpur>>#genPrimitiveSize */
static sqInt
genPrimitiveSize(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *jump32BitLongsDone;
    AbstractInstruction *jumpArrayDone;
    AbstractInstruction * jumpBytesDone;
    AbstractInstruction *jumpHasFixedFields;
    AbstractInstruction *jumpImm;
    AbstractInstruction *jumpIsBytes;
    AbstractInstruction *jumpIsContext;
    AbstractInstruction *jumpIsContext1;
    AbstractInstruction *jumpIsShorts;
    AbstractInstruction *jumpNotIndexable;
    AbstractInstruction *jumpNotIndexable1;
    AbstractInstruction * jumpShortsDone;
    sqInt literal;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;

	jumpImm = genJumpImmediate(ReceiverResultReg);
	/* begin genGetSizeOf:into:formatReg:scratchReg:abortJumpsInto: */
	genGetFormatOfintoleastSignificantHalfOfBaseHeaderIntoScratch(ReceiverResultReg, SendNumArgsReg, TempReg);
	genGetNumSlotsOfinto(ReceiverResultReg, ClassReg);
	/* begin CmpCq:R: */
	quickConstant = firstByteFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, SendNumArgsReg);
	/* begin JumpGreaterOrEqual: */
	jumpIsBytes = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant1 = arrayFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant1, SendNumArgsReg);
	/* begin JumpZero: */
	jumpArrayDone = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin JumpLess: */
	jumpNotIndexable1 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant2 = weakArrayFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant2, SendNumArgsReg);
	/* begin JumpLessOrEqual: */
	jumpHasFixedFields = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant3 = firstShortFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant3, SendNumArgsReg);
	/* begin JumpGreaterOrEqual: */
	jumpIsShorts = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant4 = firstLongFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperand(CmpCqR, quickConstant4, SendNumArgsReg);
	/* begin JumpGreaterOrEqual: */
	jump32BitLongsDone = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
	jmpTarget(jumpNotIndexable1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin Jump: */
	jumpNotIndexable1 = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIsBytes, gLogicalShiftLeftCqR(shiftForWord(), ClassReg));
	/* begin checkQuickConstant:forInstruction: */
	literal = BytesPerWord - 1;
	anInstruction5 = genoperandoperand(AndCqR, BytesPerWord - 1, SendNumArgsReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, SendNumArgsReg, ClassReg);
	/* begin Jump: */
	jumpBytesDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpIsShorts, gLogicalShiftLeftCqR((shiftForWord()) - 1, ClassReg));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperand(AndCqR, 1, SendNumArgsReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, SendNumArgsReg, ClassReg);
	/* begin Jump: */
	jumpShortsDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpHasFixedFields, gAndCqR(classIndexMask(), TempReg));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, TempReg, SendNumArgsReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction7 = genoperandoperand(CmpCqR, ClassMethodContextCompactIndex, TempReg);
	/* begin JumpZero: */
	jumpIsContext1 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin PushR: */
	genoperand(PushR, ClassReg);
	genGetClassObjectOfClassIndexintoscratchReg(SendNumArgsReg, ClassReg, TempReg);
	genLoadSlotsourceRegdestReg(InstanceSpecificationIndex, ClassReg, SendNumArgsReg);
	genConvertSmallIntegerToIntegerInReg(SendNumArgsReg);
	/* begin PopR: */
	genoperand(PopR, ClassReg);
	/* begin AndCq:R: */
	quickConstant5 = fixedFieldsOfClassFormatMask();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction8 = genoperandoperand(AndCqR, quickConstant5, SendNumArgsReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, SendNumArgsReg, ClassReg);
	jmpTarget(jumpArrayDone, jmpTarget(jump32BitLongsDone, jmpTarget(jumpShortsDone, jmpTarget(jumpBytesDone, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	jumpNotIndexable = jumpNotIndexable1;
	jumpIsContext = jumpIsContext1;
	genConvertIntegerToSmallIntegerInReg(ClassReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ClassReg, ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpImm, jmpTarget(jumpNotIndexable, jmpTarget(jumpIsContext, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	return CompletePrimitive;
}


/*	primitiveCompareWith: */

	/* CogObjectRepresentationForSpur>>#genPrimitiveStringCompareWith */
static sqInt
genPrimitiveStringCompareWith(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction * instr;
    AbstractInstruction *jump;
    AbstractInstruction *jumpAbove;
    AbstractInstruction *jumpIncorrectFormat1;
    AbstractInstruction *jumpIncorrectFormat2;
    AbstractInstruction *jumpIncorrectFormat3;
    AbstractInstruction *jumpIncorrectFormat4;
    AbstractInstruction *jumpMidFailure;
    AbstractInstruction *jumpSuccess;
    sqInt literal;
    sqInt literal1;
    sqInt minSizeReg;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt string1CharOrByteSizeReg;
    sqInt string1Reg;
    sqInt string2CharOrByteSizeReg;
    sqInt string2Reg;


	/* I redefine those name to ease program comprehension */
	string1Reg = ReceiverResultReg;
	string2Reg = Arg0Reg;
	string1CharOrByteSizeReg = Arg1Reg;
	string2CharOrByteSizeReg = ClassReg;

	/* Load arguments in reg */
	minSizeReg = SendNumArgsReg;
	/* begin genLoadArgAtDepth:into: */
	assert(0 < (numRegArgs()));
	genGetFormatOfinto(string1Reg, TempReg);
	/* begin CmpCq:R: */
	quickConstant = firstByteFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, TempReg);
	/* begin JumpLess: */
	jumpIncorrectFormat1 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant1 = firstCompiledMethodFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant1, TempReg);
	/* begin JumpAboveOrEqual: */
	jumpIncorrectFormat2 = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	genGetNumSlotsOfinto(string1Reg, string1CharOrByteSizeReg);
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), string1CharOrByteSizeReg);
	gAndCqRR(BytesPerWord - 1, TempReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, string1CharOrByteSizeReg);
	genGetFormatOfinto(string2Reg, TempReg);
	/* begin CmpCq:R: */
	quickConstant2 = firstByteFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant2, TempReg);
	/* begin JumpLess: */
	jumpIncorrectFormat3 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	/* begin CmpCq:R: */
	quickConstant3 = firstCompiledMethodFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperand(CmpCqR, quickConstant3, TempReg);
	/* begin JumpAboveOrEqual: */
	jumpIncorrectFormat4 = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	genGetNumSlotsOfinto(string2Reg, string2CharOrByteSizeReg);
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), string2CharOrByteSizeReg);
	gAndCqRR(BytesPerWord - 1, TempReg, TempReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, TempReg, string2CharOrByteSizeReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, string1CharOrByteSizeReg, string2CharOrByteSizeReg);
	/* begin JumpBelow: */
	jumpAbove = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, string1CharOrByteSizeReg, minSizeReg);
	/* begin Jump: */
	jump = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpAbove, genoperandoperand(MoveRR, string2CharOrByteSizeReg, minSizeReg));
	jmpTarget(jump, checkQuickConstantforInstruction(0, genoperandoperand(CmpCqR, 0, minSizeReg)));
	/* begin JumpZero: */
	jumpSuccess = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal = BaseHeaderSize;
	anInstruction4 = genoperandoperand(MoveCqR, BaseHeaderSize, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal1 = BaseHeaderSize;
	anInstruction5 = genoperandoperand(AddCqR, BaseHeaderSize, minSizeReg);
	/* begin MoveXbr:R:R: */
	instr = genoperandoperandoperand(MoveXbrRR, TempReg, string1Reg, string1CharOrByteSizeReg);
	/* begin MoveXbr:R:R: */
	genoperandoperandoperand(MoveXbrRR, TempReg, string2Reg, string2CharOrByteSizeReg);
	/* begin SubR:R: */
	genoperandoperand(SubRR, string2CharOrByteSizeReg, string1CharOrByteSizeReg);
	/* begin JumpNonZero: */
	jumpMidFailure = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperand(AddCqR, 1, TempReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, TempReg, minSizeReg);
	/* begin JumpNonZero: */
	genConditionalBranchoperand(JumpNonZero, ((sqInt)instr));
	genGetNumBytesOfinto(string1Reg, string1CharOrByteSizeReg);
	genGetNumBytesOfinto(string2Reg, string2CharOrByteSizeReg);
	jmpTarget(jumpSuccess, genoperandoperand(SubRR, string2CharOrByteSizeReg, string1CharOrByteSizeReg));
	jmpTarget(jumpMidFailure, genoperandoperand(MoveRR, string1CharOrByteSizeReg, ReceiverResultReg));
	genConvertIntegerToSmallIntegerInReg(ReceiverResultReg);
	if (methodOrBlockNumArgs <= 2 /* numRegArgs */) {
		/* begin RetN: */
		genoperand(RetN, 0);
	}
	else {
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	jmpTarget(jumpIncorrectFormat4, jmpTarget(jumpIncorrectFormat3, jmpTarget(jumpIncorrectFormat2, jmpTarget(jumpIncorrectFormat1, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	return CompletePrimitive;
}


/*	replaceFrom: start to: stop with: replacement startingAt: repStart. 
	
	The primitive in the JIT tries to deal with two pathological cases, copy
	of arrays and byteStrings,
	which often copies only a dozen of fields and where switching to the C
	runtime cost a lot.
	
	Based on heuristics on the method class, I generate a quick array path
	(typically for Array),
	a quick byteString path (typically for ByteString, ByteArray and
	LargeInteger) or no quick 
	path at all (Typically for Bitmap).
	
	The many tests to ensure that the primitive won't fail are not super
	optimised (multiple reloading
	or stack arguments in registers) but this is still good enough and worth
	it since we're avoiding 
	the Smalltalk to C stack switch. The tight copying loops are optimised. 
	
	It is possible to build a bigger version with the 2 different paths but I
	(Clement) believe this 
	is too big machine code wise to be worth it.
 */

	/* CogObjectRepresentationForSpur>>#genPrimitiveStringReplace */
static sqInt
genPrimitiveStringReplace(void)
{
    sqInt adjust;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt arrayReg;
    AbstractInstruction * inst;
    AbstractInstruction * instr;
    AbstractInstruction *jmpAlreadyRemembered;
    AbstractInstruction *jmpDestYoung;
    AbstractInstruction *jumpEmpty;
    AbstractInstruction *jumpImm;
    AbstractInstruction *jumpImmutable;
    AbstractInstruction *jumpIncorrectFormat1;
    AbstractInstruction *jumpIncorrectFormat2;
    AbstractInstruction *jumpIncorrectFormat3;
    AbstractInstruction *jumpIncorrectFormat4;
    AbstractInstruction *jumpNotSmi1;
    AbstractInstruction *jumpNotSmi2;
    AbstractInstruction *jumpNotSmi3;
    AbstractInstruction *jumpOutOfBounds1;
    AbstractInstruction *jumpOutOfBounds2;
    AbstractInstruction *jumpOutOfBounds3;
    AbstractInstruction *jumpOutOfBounds4;
    sqInt literal;
    sqInt literal1;
    sqInt offset;
    sqInt offset1;
    sqInt offset2;
    sqInt offset3;
    sqInt offset4;
    sqInt offset5;
    sqInt offset6;
    sqInt offset7;
    sqInt offset8;
    sqInt offset9;
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt quickConstant2;
    sqInt quickConstant3;
    sqInt quickConstant4;
    sqInt quickConstant5;
    sqInt replReg;
    sqInt repStartReg;
    sqInt result;
    sqInt startReg;
    sqInt stopReg;
    sqInt wordConstant;


	/* Can I generate a quick path for this method ? */
	if (!((seemsToBeInstantiating(arrayFormat()))
		 || (seemsToBeInstantiating(firstByteFormat())))) {
		return UnimplementedPrimitive;
	}
	arrayReg = ReceiverResultReg;
	startReg = Arg0Reg;
	stopReg = Arg1Reg;
	replReg = ClassReg;

	/* Load arguments in reg */
	repStartReg = SendNumArgsReg;
	/* begin genStackArgAt:into: */
	offset6 = (0) * BytesPerWord;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction21 = genoperandoperandoperand(MoveMwrR, offset6, SPReg, repStartReg);
	/* begin genStackArgAt:into: */
	offset7 = (1) * BytesPerWord;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction22 = genoperandoperandoperand(MoveMwrR, offset7, SPReg, replReg);
	/* begin genStackArgAt:into: */
	offset8 = (2) * BytesPerWord;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction23 = genoperandoperandoperand(MoveMwrR, offset8, SPReg, stopReg);
	/* begin genStackArgAt:into: */
	offset9 = (3) * BytesPerWord;
	/* begin checkQuickConstant:forInstruction: */
	anInstruction24 = genoperandoperandoperand(MoveMwrR, offset9, SPReg, startReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSmi1 = genJumpNotSmallInteger(repStartReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSmi2 = genJumpNotSmallInteger(stopReg);
	/* begin genJumpNotSmallInteger:scratchReg: */
	jumpNotSmi3 = genJumpNotSmallInteger(startReg);

	/* if start>stop primitive success */
	jumpImm = genJumpImmediate(replReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, startReg, stopReg);
	/* begin JumpLess: */
	jumpEmpty = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	
#  if IMMUTABILITY
	jumpImmutable = genJumpImmutablescratchReg(ReceiverResultReg, TempReg);
#  endif /* IMMUTABILITY */
	/* begin checkQuickConstant:forInstruction: */
	literal = (((usqInt)0 << 1) | 1);
	anInstruction13 = genoperandoperand(CmpCqR, (((usqInt)0 << 1) | 1), startReg);
	/* begin JumpLessOrEqual: */
	jumpOutOfBounds1 = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
	/* begin checkQuickConstant:forInstruction: */
	literal1 = (((usqInt)0 << 1) | 1);
	anInstruction14 = genoperandoperand(CmpCqR, (((usqInt)0 << 1) | 1), repStartReg);
	/* begin JumpLessOrEqual: */
	jumpOutOfBounds2 = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
	if (seemsToBeInstantiating(arrayFormat())) {

		/* Are they both array format ? */
		genGetFormatOfinto(arrayReg, TempReg);
		genGetFormatOfinto(replReg, startReg);
		/* begin CmpCq:R: */
		quickConstant = arrayFormat();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(CmpCqR, quickConstant, startReg);
		/* begin JumpNonZero: */
		jumpIncorrectFormat1 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin CmpCq:R: */
		quickConstant1 = arrayFormat();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(CmpCqR, quickConstant1, TempReg);
		/* begin JumpNonZero: */
		jumpIncorrectFormat2 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		genGetNumSlotsOfinto(arrayReg, TempReg);
		genConvertSmallIntegerToIntegerInReg(stopReg);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, TempReg, stopReg);
		/* begin JumpGreater: */
		jumpOutOfBounds3 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		genGetNumSlotsOfinto(replReg, TempReg);
		/* begin genStackArgAt:into: */
		offset = (3) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction15 = genoperandoperandoperand(MoveMwrR, offset, SPReg, startReg);
		genConvertSmallIntegerToIntegerInReg(startReg);
		genConvertSmallIntegerToIntegerInReg(repStartReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, startReg, stopReg);
		/* begin AddR:R: */
		genoperandoperand(AddRR, repStartReg, stopReg);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, TempReg, stopReg);
		/* begin JumpGreater: */
		jumpOutOfBounds4 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		/* begin MoveCw:R: */
		wordConstant = storeCheckBoundary();
		/* begin checkLiteral:forInstruction: */
		anInstruction4 = genoperandoperand(MoveCwR, wordConstant, TempReg);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, TempReg, arrayReg);
		/* begin JumpBelow: */
		jmpDestYoung = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
		if (!CheckRememberedInTrampoline) {
			jmpAlreadyRemembered = genCheckRememberedBitOfscratch(arrayReg, TempReg);
		}
		/* begin saveAndRestoreLinkRegAround: */
		inst = genoperand(PushR, LinkReg);
		callStoreCheckTrampoline();
		/* begin PopR: */
		genoperand(PopR, LinkReg);
		jmpTarget(jmpDestYoung, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		if (!CheckRememberedInTrampoline) {
			jmpTarget(jmpAlreadyRemembered, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		}
		/* begin genStackArgAt:into: */
		offset1 = (2) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction16 = genoperandoperandoperand(MoveMwrR, offset1, SPReg, stopReg);
		genConvertSmallIntegerToIntegerInReg(stopReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, startReg, repStartReg);
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), repStartReg);
		/* begin AddR:R: */
		genoperandoperand(AddRR, repStartReg, replReg);
		adjust = (((usqInt) BaseHeaderSize) >> (shiftForWord())) - 1;
		if (adjust != 0) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(AddCqR, adjust, startReg);
			/* begin checkQuickConstant:forInstruction: */
			anInstruction1 = genoperandoperand(AddCqR, adjust, stopReg);
		}
		/* begin MoveXwr:R:R: */
		instr = genoperandoperandoperand(MoveXwrRR, startReg, replReg, TempReg);
		/* begin MoveR:Xwr:R: */
		genoperandoperandoperand(MoveRXwrR, TempReg, startReg, arrayReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction5 = genoperandoperand(AddCqR, 1, startReg);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, startReg, stopReg);
		/* begin JumpAboveOrEqual: */
		genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)instr));
		jmpTarget(jumpEmpty, (methodOrBlockNumArgs <= 2 /* numRegArgs */
			? (/* begin RetN: */
				genoperand(RetN, 0))
			: (/* begin RetN: */
				genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord))));
		jmpTarget(jumpIncorrectFormat1, jmpTarget(jumpIncorrectFormat2, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	}
	if (seemsToBeInstantiating(firstByteFormat())) {

		/* Are they both byte array format ? CompiledMethod excluded */
		genGetFormatOfinto(arrayReg, TempReg);
		genGetFormatOfinto(replReg, repStartReg);
		/* begin CmpCq:R: */
		quickConstant2 = firstByteFormat();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction8 = genoperandoperand(CmpCqR, quickConstant2, repStartReg);
		/* begin JumpLess: */
		jumpIncorrectFormat1 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin CmpCq:R: */
		quickConstant3 = firstCompiledMethodFormat();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction9 = genoperandoperand(CmpCqR, quickConstant3, repStartReg);
		/* begin JumpGreaterOrEqual: */
		jumpIncorrectFormat2 = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
		/* begin CmpCq:R: */
		quickConstant4 = firstByteFormat();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction10 = genoperandoperand(CmpCqR, quickConstant4, TempReg);
		/* begin JumpLess: */
		jumpIncorrectFormat3 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin CmpCq:R: */
		quickConstant5 = firstCompiledMethodFormat();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction11 = genoperandoperand(CmpCqR, quickConstant5, TempReg);
		/* begin JumpGreaterOrEqual: */
		jumpIncorrectFormat4 = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
		genGetNumSlotsOfinto(arrayReg, startReg);
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), startReg);
		gAndCqRR(BytesPerWord - 1, TempReg, TempReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, TempReg, startReg);
		genConvertSmallIntegerToIntegerInReg(stopReg);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, startReg, stopReg);
		/* begin JumpGreater: */
		jumpOutOfBounds3 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, repStartReg, TempReg);
		/* begin genStackArgAt:into: */
		offset2 = (0) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction17 = genoperandoperandoperand(MoveMwrR, offset2, SPReg, repStartReg);
		/* begin genStackArgAt:into: */
		offset3 = (3) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction18 = genoperandoperandoperand(MoveMwrR, offset3, SPReg, startReg);
		genConvertSmallIntegerToIntegerInReg(startReg);
		genConvertSmallIntegerToIntegerInReg(repStartReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, startReg, stopReg);
		/* begin AddR:R: */
		genoperandoperand(AddRR, repStartReg, stopReg);
		genGetNumSlotsOfinto(replReg, startReg);
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, shiftForWord(), startReg);
		gAndCqRR(BytesPerWord - 1, TempReg, TempReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, TempReg, startReg);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, startReg, stopReg);
		/* begin JumpGreater: */
		jumpOutOfBounds4 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		/* begin genStackArgAt:into: */
		offset4 = (3) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction19 = genoperandoperandoperand(MoveMwrR, offset4, SPReg, startReg);
		genConvertSmallIntegerToIntegerInReg(startReg);
		/* begin genStackArgAt:into: */
		offset5 = (2) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction20 = genoperandoperandoperand(MoveMwrR, offset5, SPReg, stopReg);
		genConvertSmallIntegerToIntegerInReg(stopReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, startReg, repStartReg);
		/* begin AddR:R: */
		genoperandoperand(AddRR, repStartReg, replReg);
		adjust = BaseHeaderSize - 1;
		if (adjust != 0) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction6 = genoperandoperand(AddCqR, adjust, startReg);
			/* begin checkQuickConstant:forInstruction: */
			anInstruction7 = genoperandoperand(AddCqR, adjust, stopReg);
		}
		/* begin MoveXbr:R:R: */
		instr = genoperandoperandoperand(MoveXbrRR, startReg, replReg, TempReg);
		/* begin MoveR:Xbr:R: */
		genoperandoperandoperand(MoveRXbrR, TempReg, startReg, arrayReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction12 = genoperandoperand(AddCqR, 1, startReg);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, startReg, stopReg);
		/* begin JumpAboveOrEqual: */
		genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)instr));
		jmpTarget(jumpEmpty, (methodOrBlockNumArgs <= 2 /* numRegArgs */
			? (/* begin RetN: */
				genoperand(RetN, 0))
			: (/* begin RetN: */
				genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord))));
		jmpTarget(jumpIncorrectFormat4, jmpTarget(jumpIncorrectFormat3, jmpTarget(jumpIncorrectFormat2, jmpTarget(jumpIncorrectFormat1, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	}
	if (((result = compileInterpreterPrimitive())) < 0) {
		return result;
	}
	jmpTarget(jumpImm, jmpTarget(jumpNotSmi1, jmpTarget(jumpNotSmi2, jmpTarget(jumpNotSmi3, genoperandoperand(Label, (labelCounter += 1), bytecodePC)))));
	jmpTarget(jumpOutOfBounds1, jmpTarget(jumpOutOfBounds2, jmpTarget(jumpOutOfBounds3, jmpTarget(jumpOutOfBounds4, ((AbstractInstruction *) (((jumpImm->operands))[0]))))));
	
#  if IMMUTABILITY
	jmpTarget(jumpImmutable, ((AbstractInstruction *) (((jumpImm->operands))[0])));
#  endif /* IMMUTABILITY */
	return CompletePrimitive;
}

	/* CogObjectRepresentationForSpur>>#genSetSmallIntegerTagsIn: */
static sqInt NoDbgRegParms
genSetSmallIntegerTagsIn(sqInt scratchReg)
{
    AbstractInstruction *anInstruction;

	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(OrCqR, 1, scratchReg);
	return 0;
}


/*	Create a trampoline to store-check the update of the receiver in a
	closure's outerContext in compileBlockFrameBuild:. */

	/* CogObjectRepresentationForSpur>>#genStoreCheckContextReceiverTrampoline */
static sqInt
genStoreCheckContextReceiverTrampoline(void)
{
    sqInt startAddress;

	startAddress = methodZoneBase();
	zeroOpcodeIndex();
	genStoreCheckReceiverRegvalueRegscratchReginFrame(ReceiverResultReg, Arg0Reg, TempReg, 0);
	/* begin RetN: */
	genoperand(RetN, 0);
	outputInstructionsForGeneratedRuntimeAt(startAddress);
	recordGeneratedRunTimeaddress("ceStoreCheckContextReceiver", startAddress);
	recordRunTimeObjectReferences();
	return startAddress;
}


/*	Generate the code for a store check of valueReg into destReg. */

	/* CogObjectRepresentationForSpur>>#genStoreCheckReceiverReg:valueReg:scratchReg:inFrame: */
static sqInt NoDbgRegParms
genStoreCheckReceiverRegvalueRegscratchReginFrame(sqInt destReg, sqInt valueReg, sqInt scratchReg, sqInt inFrame)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction * inst;
    AbstractInstruction *jmpAlreadyRemembered;
    AbstractInstruction *jmpDestYoung;
    AbstractInstruction *jmpImmediate;
    AbstractInstruction *jmpSourceOld;
    sqInt wordConstant;


	/* Is value stored an immediate?  If so we're done */

	/* Get the old/new boundary in scratchReg */
	jmpImmediate = genJumpImmediate(valueReg);
	/* begin MoveCw:R: */
	wordConstant = storeCheckBoundary();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveCwR, wordConstant, scratchReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, scratchReg, destReg);
	/* begin JumpBelow: */
	jmpDestYoung = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, scratchReg, valueReg);
	/* begin JumpAboveOrEqual: */
	jmpSourceOld = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	if (!CheckRememberedInTrampoline) {
		jmpAlreadyRemembered = genCheckRememberedBitOfscratch(destReg, scratchReg);
	}
	assert(destReg == ReceiverResultReg);
	/* begin evaluateTrampolineCallBlock:protectLinkRegIfNot: */
	if (inFrame) {
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceStoreCheckTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
	}
	else {
		/* begin saveAndRestoreLinkRegAround: */
		inst = genoperand(PushR, LinkReg);
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceStoreCheckTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		/* begin PopR: */
		genoperand(PopR, LinkReg);
	}
	jmpTarget(jmpImmediate, jmpTarget(jmpDestYoung, jmpTarget(jmpSourceOld, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	if (!CheckRememberedInTrampoline) {
		jmpTarget(jmpAlreadyRemembered, ((AbstractInstruction *) (((jmpSourceOld->operands))[0])));
	}
	return 0;
}

	/* CogObjectRepresentationForSpur>>#genStoreSourceReg:slotIndex:destReg:scratchReg:inFrame:needsStoreCheck: */
static sqInt NoDbgRegParms
genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt inFrame, sqInt needsStoreCheck)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    sqInt literal;

	/* begin genTraceStores */
	if (traceStores > 0) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ClassReg, TempReg);
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceTraceStoreTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
	}
	/* begin checkQuickConstant:forInstruction: */
	literal = (index * BytesPerWord) + BaseHeaderSize;
	anInstruction = genoperandoperandoperand(MoveRMwr, sourceReg, (index * BytesPerWord) + BaseHeaderSize, destReg);
	if (needsStoreCheck) {
		return genStoreCheckReceiverRegvalueRegscratchReginFrame(destReg, sourceReg, scratchReg, inFrame);
	}
	return 0;
}


/*	This method is used for unchecked stores in objects after their creation
	(typically, inlined creation of Array, closures and some temp vectors). 
	Currently there is no need to do the immutability check here
 */

	/* CogObjectRepresentationForSpur>>#genStoreSourceReg:slotIndex:intoNewObjectInDestReg: */
static sqInt NoDbgRegParms
genStoreSourceRegslotIndexintoNewObjectInDestReg(sqInt sourceReg, sqInt index, sqInt destReg)
{
    AbstractInstruction *anInstruction;
    sqInt literal;

	/* begin checkQuickConstant:forInstruction: */
	literal = (index * BytesPerWord) + BaseHeaderSize;
	anInstruction = genoperandoperandoperand(MoveRMwr, sourceReg, (index * BytesPerWord) + BaseHeaderSize, destReg);
	return 0;
}


/*	Convention:
	- RcvrResultReg holds the object mutated.
	If immutability failure:
	- TempReg holds the instance variable index mutated 
	if instVarIndex > numDedicatedStoreTrampoline
	- ClassReg holds the value to store
	Registers are not lived across this trampoline as the 
	immutability failure may need new stack frames. */

	/* CogObjectRepresentationForSpur>>#genStoreTrampolineCalled:instVarIndex: */
#if IMMUTABILITY
static sqInt NoDbgRegParms
genStoreTrampolineCalledinstVarIndex(char *trampolineName, sqInt instVarIndex)
{
    AbstractInstruction *jumpRC;
    AbstractInstruction *jumpSC;

	zeroOpcodeIndex();
	jumpSC = genJumpMutablescratchReg(ReceiverResultReg, SendNumArgsReg);
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(ceCannotAssignTowithIndexvalueToAssign, 3, ReceiverResultReg, (instVarIndex < (NumStoreTrampolines - 1)
		? (/* begin trampolineArgConstant: */
			assert(instVarIndex >= 0),
			-2 - instVarIndex)
		: TempReg), ClassReg, null, 0 /* emptyRegisterMask */, 1, NoReg);
	jmpTarget(jumpSC, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (CheckRememberedInTrampoline) {
		jumpRC = genCheckRememberedBitOfscratch(ReceiverResultReg, SendNumArgsReg);
		assert(((jumpRC->opcode)) == JumpNonZero);
		(jumpRC->opcode = JumpZero);
		/* begin RetN: */
		genoperand(RetN, 0);
		jmpTarget(jumpRC, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(remember, trampolineName, 1, ReceiverResultReg, null, null, null, 0 /* emptyRegisterMask */, 1, NoReg, 1);
}
#endif /* IMMUTABILITY */


/*	Store check code is duplicated to use a single trampoline */

	/* CogObjectRepresentationForSpur>>#genStoreWithImmutabilityAndStoreCheckSourceReg:slotIndex:destReg:scratchReg:needRestoreRcvr: */
#if IMMUTABILITY
static sqInt NoDbgRegParms
genStoreWithImmutabilityAndStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needRestoreRcvr)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction2;
    AbstractInstruction *abstractInstruction3;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *immutableJump;
    AbstractInstruction *jmpAlreadyRemembered;
    AbstractInstruction *jmpDestYoung;
    AbstractInstruction *jmpImmediate;
    AbstractInstruction *jmpSourceOld;
    sqInt literal;
    sqInt wordConstant;

	immutableJump = genJumpImmutablescratchReg(destReg, scratchReg);
	/* begin genTraceStores */
	if (traceStores > 0) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ClassReg, TempReg);
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceTraceStoreTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
	}
	/* begin checkQuickConstant:forInstruction: */
	literal = (index * BytesPerWord) + BaseHeaderSize;
	anInstruction = genoperandoperandoperand(MoveRMwr, sourceReg, (index * BytesPerWord) + BaseHeaderSize, destReg);

	/* Get the old/new boundary in scratchReg */
	jmpImmediate = genJumpImmediate(sourceReg);
	/* begin MoveCw:R: */
	wordConstant = storeCheckBoundary();
	/* begin checkLiteral:forInstruction: */
	anInstruction1 = genoperandoperand(MoveCwR, wordConstant, scratchReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, scratchReg, destReg);
	/* begin JumpBelow: */
	jmpDestYoung = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, scratchReg, sourceReg);
	/* begin JumpAboveOrEqual: */
	jmpSourceOld = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	if (!CheckRememberedInTrampoline) {
		jmpAlreadyRemembered = genCheckRememberedBitOfscratch(destReg, scratchReg);
	}
	jmpTarget(immutableJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin genStoreTrampolineCall: */
	assert(IMMUTABILITY);
	if (index >= (NumStoreTrampolines - 1)) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(MoveCqR, index, TempReg);
		/* begin CallRT: */
		abstractInstruction3 = genoperand(Call, ceStoreTrampolines[NumStoreTrampolines - 1]);
		(abstractInstruction3->annotation = IsRelativeCall);
	}
	else {
		/* begin CallRT: */
		abstractInstruction1 = genoperand(Call, ceStoreTrampolines[index]);
		(abstractInstruction1->annotation = IsRelativeCall);
	}
	/* begin annotateBytecode: */
	abstractInstruction2 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	(abstractInstruction2->annotation = HasBytecodePC);
	if (needRestoreRcvr) {
		/* begin putSelfInReceiverResultReg */
		storeToReg(simSelf(), ReceiverResultReg);
	}
	jmpTarget(jmpImmediate, jmpTarget(jmpDestYoung, jmpTarget(jmpSourceOld, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	if (!CheckRememberedInTrampoline) {
		jmpTarget(jmpAlreadyRemembered, ((AbstractInstruction *) (((jmpSourceOld->operands))[0])));
	}
	return 0;
}
#endif /* IMMUTABILITY */


/*	Gen an immutability check with no store check (e.g. assigning an immediate
	literal) 
 */
/*	imm check has its own trampoline */

	/* CogObjectRepresentationForSpur>>#genStoreWithImmutabilityButNoStoreCheckSourceReg:slotIndex:destReg:scratchReg:needRestoreRcvr: */
#if IMMUTABILITY
static sqInt NoDbgRegParms
genStoreWithImmutabilityButNoStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needRestoreRcvr)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction2;
    AbstractInstruction *abstractInstruction3;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *immutabilityFailure;
    sqInt literal;
    AbstractInstruction *mutableJump;

	mutableJump = genJumpMutablescratchReg(destReg, scratchReg);
	/* begin genStoreTrampolineCall: */
	assert(IMMUTABILITY);
	if (index >= (NumStoreTrampolines - 1)) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, index, TempReg);
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceStoreTrampolines[NumStoreTrampolines - 1]);
		(abstractInstruction->annotation = IsRelativeCall);
	}
	else {
		/* begin CallRT: */
		abstractInstruction1 = genoperand(Call, ceStoreTrampolines[index]);
		(abstractInstruction1->annotation = IsRelativeCall);
	}
	/* begin annotateBytecode: */
	abstractInstruction2 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	(abstractInstruction2->annotation = HasBytecodePC);
	if (needRestoreRcvr) {
		/* begin putSelfInReceiverResultReg */
		storeToReg(simSelf(), ReceiverResultReg);
	}
	/* begin Jump: */
	immutabilityFailure = genoperand(Jump, ((sqInt)0));
	jmpTarget(mutableJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	/* begin genTraceStores */
	if (traceStores > 0) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, ClassReg, TempReg);
		/* begin CallRT: */
		abstractInstruction3 = genoperand(Call, ceTraceStoreTrampoline);
		(abstractInstruction3->annotation = IsRelativeCall);
	}
	/* begin checkQuickConstant:forInstruction: */
	literal = (index * BytesPerWord) + BaseHeaderSize;
	anInstruction1 = genoperandoperandoperand(MoveRMwr, sourceReg, (index * BytesPerWord) + BaseHeaderSize, destReg);
	jmpTarget(immutabilityFailure, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}
#endif /* IMMUTABILITY */


/*	We know there is a frame as immutability check requires a frame */
/*	needRestoreRcvr has to be true to keep RcvrResultReg live with the
	receiver in it across the trampoline
 */
/*	Trampoline convention... */

	/* CogObjectRepresentationForSpur>>#genStoreWithImmutabilityCheckSourceReg:slotIndex:destReg:scratchReg:needsStoreCheck:needRestoreRcvr: */
#if IMMUTABILITY
static sqInt NoDbgRegParms
genStoreWithImmutabilityCheckSourceRegslotIndexdestRegscratchRegneedsStoreCheckneedRestoreRcvr(sqInt sourceReg, sqInt index, sqInt destReg, sqInt scratchReg, sqInt needsStoreCheck, sqInt needRestoreRcvr)
{
	assert(destReg == ReceiverResultReg);
	assert(scratchReg == TempReg);
	assert(sourceReg == ClassReg);
	if (needsStoreCheck) {
		genStoreWithImmutabilityAndStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sourceReg, index, destReg, scratchReg, needRestoreRcvr);
	}
	else {
		genStoreWithImmutabilityButNoStoreCheckSourceRegslotIndexdestRegscratchRegneedRestoreRcvr(sourceReg, index, destReg, scratchReg, needRestoreRcvr);
	}
	return 0;
}
#endif /* IMMUTABILITY */


/*	Make sure SendNumArgsReg and ClassReg are available in addition to
	ReceiverResultReg and TempReg in
	genGetActiveContextNumArgs:large:inBlock:. 
 */

	/* CogObjectRepresentationForSpur>>#getActiveContextAllocatesInMachineCode */
static sqInt
getActiveContextAllocatesInMachineCode(void)
{
	return 1;
}


/*	Since all cache tags in Spur are class indices none of
	them are young or have to be updated in a scavenge. */

	/* CogObjectRepresentationForSpur>>#inlineCacheTagIsYoung: */
static sqInt NoDbgRegParms
inlineCacheTagIsYoung(sqInt cacheTag)
{
	return 0;
}

	/* CogObjectRepresentationForSpur>>#jumpNotCharacterUnsignedValueInRegister: */
static AbstractInstruction * NoDbgRegParms
jumpNotCharacterUnsignedValueInRegister(sqInt reg)
{
    AbstractInstruction *anInstruction;

	/* begin CmpCq:R: */
	anInstruction = genoperandoperand(CmpCqR, (1U << 30 /* numCharacterBits */) - 1, reg);
	/* begin JumpAbove: */
	return genConditionalBranchoperand(JumpAbove, ((sqInt)0));
}


/*	Mark and trace a literal in a machine code instruction preceding address
	in cogMethodOrNil.
	Answer if code was modified. */

	/* CogObjectRepresentationForSpur>>#markAndTraceLiteral:in:atpc: */
static sqInt NoDbgRegParms
markAndTraceLiteralinatpc(sqInt literal, CogMethod *cogMethodOrNil, usqInt address)
{
    sqInt objOop;

	if (!(couldBeObject(literal))) {
		return 0;
	}
	assert(addressCouldBeObj(literal));
	if (!(isForwarded(literal))) {
		markAndTrace(literal);
		return 0;
	}
	objOop = followForwarded(literal);
	storeLiteralbeforeFollowingAddress(backEnd(), objOop, address);
	markAndTraceUpdatedLiteralin(objOop, cogMethodOrNil);
	return 1;
}


/*	Mark and trace a literal in a sqInt variable of cogMethod. */

	/* CogObjectRepresentationForSpur>>#markAndTraceLiteral:in:at: */
static void NoDbgRegParms
markAndTraceLiteralinat(sqInt literal, CogMethod *cogMethod, sqInt *address)
{
    sqInt objOop;

	if (!(couldBeObject(literal))) {
		return;
	}
	assert(addressCouldBeObj(literal));
	if (!(isForwarded(literal))) {
		markAndTrace(literal);
		return;
	}
	objOop = followForwarded(literal);
	address[0] = objOop;
	markAndTraceUpdatedLiteralin(objOop, cogMethod);
}


/*	Common code to mark a literal in cogMethod and add
	the cogMethod to youngReferrers if the literal is young. */

	/* CogObjectRepresentationForSpur>>#markAndTraceUpdatedLiteral:in: */
static void NoDbgRegParms
markAndTraceUpdatedLiteralin(sqInt objOop, CogMethod *cogMethodOrNil)
{
	if (isNonImmediate(objOop)) {
		if ((cogMethodOrNil != null)
		 && (isYoungObject(objOop))) {
			ensureInYoungReferrers(cogMethodOrNil);
		}
		markAndTrace(objOop);
	}
}


/*	If primIndex has an accessorDepth and fails, or it is external and fails
	with PrimErrNoMemory,
	call ceCheckAndMaybeRetryPrimitive if so If ceCheck.... answers true,
	retry the primitive. */

	/* CogObjectRepresentationForSpur>>#maybeCompileRetryOnPrimitiveFail: */
static sqInt NoDbgRegParms
maybeCompileRetryOnPrimitiveFail(sqInt primIndex)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *jmp;

	if ((accessorDepthForPrimitiveIndex(primIndex)) >= 0) {
		/* begin MoveAw:R: */
		address = primFailCodeAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction = genoperandoperand(MoveAwR, address, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(CmpCqR, 0, TempReg);
		/* begin JumpZero: */
		jmp = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	}
	else {
		if ((primNumberExternalCall()) != primIndex) {
			return 0;
		}
		/* begin MoveAw:R: */
		address1 = primFailCodeAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction2 = genoperandoperand(MoveAwR, address1, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(CmpCqR, PrimErrNoMemory, TempReg);
		/* begin JumpNonZero: */
		jmp = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	}
	compileCallFornumArgsargargargargresultRegregsToSave(ceCheckAndMaybeRetryPrimitive, 1, trampolineArgConstant(primIndex), null, null, null, TempReg, 0 /* emptyRegisterMask */);
	jmpTarget(jmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	Generate a shift of the register containing the class tag in a method
	cache probe.
	c.f. SpurMemoryManager>>methodCacheHashOf:with: */

	/* CogObjectRepresentationForSpur>>#maybeShiftClassTagRegisterForMethodCacheProbe: */
static sqInt NoDbgRegParms
maybeShiftClassTagRegisterForMethodCacheProbe(sqInt classTagReg)
{
	/* begin LogicalShiftLeftCq:R: */
	genoperandoperand(LogicalShiftLeftCqR, 2, classTagReg);
	return 0;
}

	/* CogObjectRepresentationForSpur>>#numCharacterBits */
static sqInt
numCharacterBits(void)
{
	return 30;
}


/*	Define how many register arguments a StackToRegisterMappingCogit can
	and should use with the receiver. The value must be 0, 1 or 2. Note that a
	SimpleStackBasedCogit always has 0 register args (although the receiver is
	passed in a register). The Spur object representation is simple enough
	that implementing at:put: is straight-forward and hence 2 register args
	are worth
	while. The method must be inlined in CoInterpreter, and dead code
	eliminated so that the register-popping enilopmarts such as
	enterRegisterArgCogMethod:- at:receiver: do not have to be implemented in
	SimpleStackBasedCogit.  */

	/* CogObjectRepresentationForSpur>>#numRegArgs */
sqInt
numRegArgs(void)
{
	return 2;
}

	/* CogObjectRepresentationForSpur>>#remapObject: */
static sqInt NoDbgRegParms
remapObject(sqInt objOop)
{
	assert(addressCouldBeObj(objOop));
	return (shouldRemapObj(objOop)
		? remapObj(objOop)
		: objOop);
}

	/* CogObjectRepresentationForSpur>>#remapOop: */
static sqInt NoDbgRegParms
remapOop(sqInt objOop)
{
	return (shouldRemapOop(objOop)
		? remapObj(objOop)
		: objOop);
}


/*	Objects in newSpace or oldSpace except nil, true, false &
	classTableRootObj need to be annotated.
 */

	/* CogObjectRepresentationForSpur>>#shouldAnnotateObjectReference: */
static sqInt NoDbgRegParms
shouldAnnotateObjectReference(sqInt anOop)
{
	return (isNonImmediate(anOop))
	 && ((oopisGreaterThan(anOop, classTableRootObj()))
	 || (oopisLessThan(anOop, nilObject())));
}

	/* CogObjectRepresentationForSpur>>#slotOffsetOfInstVarIndex: */
static sqInt NoDbgRegParms
slotOffsetOfInstVarIndex(sqInt index)
{
	return (index * BytesPerWord) + BaseHeaderSize;
}

	/* CogSimStackEntry>>#ensureSpilledAt:from: */
static SimStackEntry * NoDbgRegParms
ensureSpilledAtfrom(SimStackEntry * self_in_ensureSpilledAtfrom, sqInt baseOffset, sqInt baseRegister)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *inst;
    sqInt literal;
    sqInt reg;
    sqInt wordConstant;

	if ((self_in_ensureSpilledAtfrom->spilled)) {
		if (((self_in_ensureSpilledAtfrom->type)) == SSSpill) {
			assert(((((self_in_ensureSpilledAtfrom->offset)) == baseOffset)
			 && (((self_in_ensureSpilledAtfrom->registerr)) == baseRegister))
			 || (violatesEnsureSpilledSpillAssert()));
			return self_in_ensureSpilledAtfrom;
		}
	}
	assert(((self_in_ensureSpilledAtfrom->type)) != SSSpill);
	traceSpill(self_in_ensureSpilledAtfrom);
	if (((self_in_ensureSpilledAtfrom->type)) == SSConstant) {
		if (shouldAnnotateObjectReference((self_in_ensureSpilledAtfrom->constant))) {
			inst = annotateobjRef(gPushCw((self_in_ensureSpilledAtfrom->constant)), (self_in_ensureSpilledAtfrom->constant));
		}
		else {
			/* begin PushCq: */
			wordConstant = (self_in_ensureSpilledAtfrom->constant);
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperand(PushCq, wordConstant);
			inst = anInstruction;
		}
	}
	else {
		if (((self_in_ensureSpilledAtfrom->type)) == SSBaseOffset) {
			/* begin checkQuickConstant:forInstruction: */
			literal = (self_in_ensureSpilledAtfrom->offset);
			anInstruction1 = genoperandoperandoperand(MoveMwrR, (self_in_ensureSpilledAtfrom->offset), (self_in_ensureSpilledAtfrom->registerr), TempReg);
			/* begin PushR: */
			inst = genoperand(PushR, TempReg);
		}
		else {
			assert(((self_in_ensureSpilledAtfrom->type)) == SSRegister);
			/* begin PushR: */
			reg = (self_in_ensureSpilledAtfrom->registerr);
			inst = genoperand(PushR, reg);
		}
		(self_in_ensureSpilledAtfrom->type) = SSSpill;
		(self_in_ensureSpilledAtfrom->offset) = baseOffset;
		(self_in_ensureSpilledAtfrom->registerr) = baseRegister;
	}
	(self_in_ensureSpilledAtfrom->spilled) = 1;
	return self_in_ensureSpilledAtfrom;
}

	/* CogSimStackEntry>>#isSameEntryAs: */
static sqInt NoDbgRegParms
isSameEntryAs(SimStackEntry * self_in_isSameEntryAs, CogSimStackEntry *ssEntry)
{
	return (((self_in_isSameEntryAs->type)) == ((ssEntry->type)))
	 && ((((((self_in_isSameEntryAs->type)) == SSBaseOffset)
	 || (((self_in_isSameEntryAs->type)) == SSSpill))
	 && ((((self_in_isSameEntryAs->offset)) == ((ssEntry->offset)))
	 && (((self_in_isSameEntryAs->registerr)) == ((ssEntry->registerr)))))
	 || (((((self_in_isSameEntryAs->type)) == SSRegister)
	 && (((self_in_isSameEntryAs->registerr)) == ((ssEntry->registerr))))
	 || ((((self_in_isSameEntryAs->type)) == SSConstant)
	 && (((self_in_isSameEntryAs->constant)) == ((ssEntry->constant))))));
}

	/* CogSimStackEntry>>#popToReg: */
static SimStackEntry * NoDbgRegParms
popToReg(SimStackEntry * self_in_popToReg, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;
    sqInt quickConstant;
    sqInt reg1;

	if ((self_in_popToReg->spilled)) {
		/* begin PopR: */
		genoperand(PopR, reg);
	}
	else {
		
		switch ((self_in_popToReg->type)) {
		case SSBaseOffset:
			/* begin checkQuickConstant:forInstruction: */
			literal = (self_in_popToReg->offset);
			anInstruction = genoperandoperandoperand(MoveMwrR, (self_in_popToReg->offset), (self_in_popToReg->registerr), reg);
			break;
		case SSConstant:
			if (shouldAnnotateObjectReference((self_in_popToReg->constant))) {
				annotateobjRef(gMoveCwR((self_in_popToReg->constant), reg), (self_in_popToReg->constant));
			}
			else {
				/* begin MoveCq:R: */
				quickConstant = (self_in_popToReg->constant);
				/* begin checkQuickConstant:forInstruction: */
				anInstruction1 = genoperandoperand(MoveCqR, quickConstant, reg);
			}
			break;
		case SSRegister:
			if (reg != ((self_in_popToReg->registerr))) {
				/* begin MoveR:R: */
				reg1 = (self_in_popToReg->registerr);
				genoperandoperand(MoveRR, reg1, reg);
			}
			else {
				/* begin Label */
				genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	return self_in_popToReg;
}


/*	Answer a bit mask for the receiver's register, if any. */

	/* CogSimStackEntry>>#registerMask */
static sqInt NoDbgRegParms
registerMask(SimStackEntry * self_in_registerMask)
{
    sqInt reg;

	return ((((self_in_registerMask->type)) == SSBaseOffset)
	 || (((self_in_registerMask->type)) == SSRegister)
		? (/* begin registerMaskFor: */
			(reg = (self_in_registerMask->registerr)),
			1U << reg)
		: 0);
}

	/* CogSimStackEntry>>#registerMaskOrNone */
static sqInt NoDbgRegParms
registerMaskOrNone(SimStackEntry * self_in_registerMaskOrNone)
{
    sqInt reg;

	return (((self_in_registerMaskOrNone->type)) == SSRegister
		? (/* begin registerMaskFor: */
			(reg = (self_in_registerMaskOrNone->registerr)),
			1U << reg)
		: 0);
}

	/* CogSimStackEntry>>#registerOrNone */
static sqInt NoDbgRegParms
registerOrNone(SimStackEntry * self_in_registerOrNone)
{
	return (((self_in_registerOrNone->type)) == SSRegister
		? (self_in_registerOrNone->registerr)
		: NoReg);
}

	/* CogSimStackEntry>>#storeToReg: */
static SimStackEntry * NoDbgRegParms
storeToReg(SimStackEntry * self_in_storeToReg, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;
    sqInt quickConstant;
    sqInt reg1;

	
	switch ((self_in_storeToReg->type)) {
	case SSBaseOffset:
	case SSSpill:
		/* begin checkQuickConstant:forInstruction: */
		literal = (self_in_storeToReg->offset);
		anInstruction = genoperandoperandoperand(MoveMwrR, (self_in_storeToReg->offset), (self_in_storeToReg->registerr), reg);
		break;
	case SSConstant:
		if (shouldAnnotateObjectReference((self_in_storeToReg->constant))) {
			annotateobjRef(gMoveCwR((self_in_storeToReg->constant), reg), (self_in_storeToReg->constant));
		}
		else {
			/* begin MoveCq:R: */
			quickConstant = (self_in_storeToReg->constant);
			/* begin checkQuickConstant:forInstruction: */
			anInstruction1 = genoperandoperand(MoveCqR, quickConstant, reg);
		}
		break;
	case SSRegister:
		if (reg != ((self_in_storeToReg->registerr))) {
			/* begin MoveR:R: */
			reg1 = (self_in_storeToReg->registerr);
			genoperandoperand(MoveRR, reg1, reg);
		}
		else {
			/* begin Label */
			genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		}
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	return self_in_storeToReg;
}

	/* CogSimStackNativeEntry>>#ensureIsMarkedAsSpilled */
static CogSimStackNativeEntry * NoDbgRegParms
ensureIsMarkedAsSpilled(CogSimStackNativeEntry * self_in_ensureIsMarkedAsSpilled)
{
	if (!((self_in_ensureIsMarkedAsSpilled->spilled))) {
		
		switch ((self_in_ensureIsMarkedAsSpilled->type)) {
		case SSNativeRegister:
		case SSConstantInt32:
		case SSConstantNativePointer:
			(self_in_ensureIsMarkedAsSpilled->type) = SSSpillNative;
			break;
		case SSRegisterSingleFloat:
		case SSConstantFloat32:
			(self_in_ensureIsMarkedAsSpilled->type) = SSSpillFloat32;
			break;
		case SSRegisterDoubleFloat:
		case SSConstantFloat64:
			(self_in_ensureIsMarkedAsSpilled->type) = SSSpillFloat64;
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	(self_in_ensureIsMarkedAsSpilled->spilled) = 1;
	return self_in_ensureIsMarkedAsSpilled;
}

	/* CogSimStackNativeEntry>>#ensureSpilledSP:scratchRegister: */
static CogSimStackNativeEntry * NoDbgRegParms
ensureSpilledSPscratchRegister(CogSimStackNativeEntry * self_in_ensureSpilledSPscratchRegister, sqInt spRegister, sqInt scratchRegister)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt literal;
    sqInt literal1;
    sqInt literal10;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt literal5;
    sqInt literal6;
    sqInt literal7;
    sqInt literal8;
    sqInt literal9;
    sqInt wordConstant;
    sqInt wordConstant1;
    sqInt wordConstant2;
    sqInt wordConstant3;

	if (!((self_in_ensureSpilledSPscratchRegister->spilled))) {
		
		switch ((self_in_ensureSpilledSPscratchRegister->type)) {
		case SSNativeRegister:
			/* begin checkQuickConstant:forInstruction: */
			literal = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
			anInstruction = genoperandoperandoperand(MoveRMwr, (self_in_ensureSpilledSPscratchRegister->registerr), (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillNative;
			break;
		case SSRegisterSingleFloat:
			/* begin checkQuickConstant:forInstruction: */
			literal1 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
			anInstruction1 = genoperandoperandoperand(MoveRsM32r, (self_in_ensureSpilledSPscratchRegister->registerr), (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillFloat32;
			break;
		case SSRegisterDoubleFloat:
			/* begin checkQuickConstant:forInstruction: */
			literal2 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
			anInstruction2 = genoperandoperandoperand(MoveRdM64r, (self_in_ensureSpilledSPscratchRegister->registerr), (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillFloat64;
			break;
		case SSConstantFloat32:
			/* begin MoveCw:R: */
			wordConstant = asIEEE32BitWord((self_in_ensureSpilledSPscratchRegister->constantFloat32));
			/* begin checkLiteral:forInstruction: */
			anInstruction3 = genoperandoperand(MoveCwR, wordConstant, scratchRegister);
			/* begin checkQuickConstant:forInstruction: */
			literal3 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
			anInstruction4 = genoperandoperandoperand(MoveRM32r, scratchRegister, (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillFloat32;
			break;
		case SSConstantFloat64:
			if (BytesPerWord == 4) {
				/* begin MoveCw:R: */
				wordConstant1 = (asIEEE64BitWord((self_in_ensureSpilledSPscratchRegister->constantFloat64))) & 0xFFFFFFFFU;
				/* begin checkLiteral:forInstruction: */
				anInstruction5 = genoperandoperand(MoveCwR, wordConstant1, scratchRegister);
				/* begin checkQuickConstant:forInstruction: */
				literal4 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
				anInstruction6 = genoperandoperandoperand(MoveRM32r, scratchRegister, (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
				/* begin MoveCw:R: */
				wordConstant2 = (((((sqLong) -32)) < 0) ? ((usqInt) (asIEEE64BitWord((self_in_ensureSpilledSPscratchRegister->constantFloat64))) >> -(((sqLong) -32))) : ((usqInt) (asIEEE64BitWord((self_in_ensureSpilledSPscratchRegister->constantFloat64))) << (((sqLong) -32))));
				/* begin checkLiteral:forInstruction: */
				anInstruction7 = genoperandoperand(MoveCwR, wordConstant2, scratchRegister);
				/* begin checkQuickConstant:forInstruction: */
				literal5 = ((-((self_in_ensureSpilledSPscratchRegister->offset))) - 1) + 4;
				anInstruction8 = genoperandoperandoperand(MoveRM32r, scratchRegister, ((-((self_in_ensureSpilledSPscratchRegister->offset))) - 1) + 4, spRegister);
			}
			else {
				/* begin MoveCw:R: */
				wordConstant3 = asIEEE64BitWord((self_in_ensureSpilledSPscratchRegister->constantFloat32));
				/* begin checkLiteral:forInstruction: */
				anInstruction9 = genoperandoperand(MoveCwR, wordConstant3, scratchRegister);
				/* begin checkQuickConstant:forInstruction: */
				literal6 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
				anInstruction10 = genoperandoperandoperand(MoveRMwr, scratchRegister, (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
			}
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillFloat64;
			break;
		case SSConstantInt32:
			/* begin checkQuickConstant:forInstruction: */
			literal7 = (self_in_ensureSpilledSPscratchRegister->constantInt32);
			anInstruction11 = genoperandoperand(MoveCqR, (self_in_ensureSpilledSPscratchRegister->constantInt32), scratchRegister);
			/* begin checkQuickConstant:forInstruction: */
			literal8 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
			anInstruction12 = genoperandoperandoperand(MoveRMwr, scratchRegister, (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillNative;
			break;
		case SSConstantNativePointer:
			/* begin checkLiteral:forInstruction: */
			literal9 = (self_in_ensureSpilledSPscratchRegister->constantNativePointer);
			anInstruction13 = genoperandoperand(MoveCwR, (self_in_ensureSpilledSPscratchRegister->constantNativePointer), scratchRegister);
			/* begin checkQuickConstant:forInstruction: */
			literal10 = (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1;
			anInstruction14 = genoperandoperandoperand(MoveRMwr, scratchRegister, (-((self_in_ensureSpilledSPscratchRegister->offset))) - 1, spRegister);
			(self_in_ensureSpilledSPscratchRegister->type) = SSSpillNative;
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	(self_in_ensureSpilledSPscratchRegister->spilled) = 1;
	return self_in_ensureSpilledSPscratchRegister;
}


/*	Answer a bit mask for the receiver's register, if any. */

	/* CogSimStackNativeEntry>>#nativeFloatRegisterMask */
static sqInt NoDbgRegParms
nativeFloatRegisterMask(CogSimStackNativeEntry * self_in_nativeFloatRegisterMask)
{
    sqInt reg;

	return ((((self_in_nativeFloatRegisterMask->type)) == SSRegisterSingleFloat)
	 || (((self_in_nativeFloatRegisterMask->type)) == SSRegisterDoubleFloat)
		? (/* begin registerMaskFor: */
			(reg = (self_in_nativeFloatRegisterMask->registerr)),
			1U << reg)
		: 0);
}

	/* CogSimStackNativeEntry>>#nativeFloatRegisterOrNone */
static sqInt NoDbgRegParms
nativeFloatRegisterOrNone(CogSimStackNativeEntry * self_in_nativeFloatRegisterOrNone)
{
	return ((((self_in_nativeFloatRegisterOrNone->type)) == SSRegisterSingleFloat)
	 || (((self_in_nativeFloatRegisterOrNone->type)) == SSRegisterDoubleFloat)
		? (self_in_nativeFloatRegisterOrNone->registerr)
		: NoReg);
}

	/* CogSimStackNativeEntry>>#nativePopToReg: */
static CogSimStackNativeEntry * NoDbgRegParms
nativePopToReg(CogSimStackNativeEntry * self_in_nativePopToReg, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    float constantFloat32;
    double constantFloat64;
    sqInt dpreg1;
    sqInt dpreg11;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    sqInt literal4;
    sqInt literal5;
    sqInt reg1;

	if ((self_in_nativePopToReg->spilled)) {
		loadNativeFramePointerInto(TempReg);
		
		switch ((self_in_nativePopToReg->type)) {
		case SSSpillNative:
			/* begin checkQuickConstant:forInstruction: */
			literal = (-((self_in_nativePopToReg->offset))) - 1;
			anInstruction = genoperandoperandoperand(MoveMwrR, (-((self_in_nativePopToReg->offset))) - 1, TempReg, reg);
			break;
		case SSSpillInt64:
			assert(BytesPerWord == 8);
			/* begin checkQuickConstant:forInstruction: */
			literal1 = (-((self_in_nativePopToReg->offset))) - 1;
			anInstruction1 = genoperandoperandoperand(MoveMwrR, (-((self_in_nativePopToReg->offset))) - 1, TempReg, reg);
			break;
		case SSSpillFloat32:
			/* begin checkQuickConstant:forInstruction: */
			literal2 = (-((self_in_nativePopToReg->offset))) - 1;
			anInstruction2 = genoperandoperandoperand(MoveM32rRs, (-((self_in_nativePopToReg->offset))) - 1, TempReg, reg);
			break;
		case SSSpillFloat64:
			/* begin checkQuickConstant:forInstruction: */
			literal3 = (-((self_in_nativePopToReg->offset))) - 1;
			anInstruction3 = genoperandoperandoperand(MoveM64rRd, (-((self_in_nativePopToReg->offset))) - 1, TempReg, reg);
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	else {
		
		switch ((self_in_nativePopToReg->type)) {
		case SSNativeRegister:
			if (reg != ((self_in_nativePopToReg->registerr))) {
				/* begin MoveR:R: */
				reg1 = (self_in_nativePopToReg->registerr);
				genoperandoperand(MoveRR, reg1, reg);
			}
			break;
		case SSRegisterSingleFloat:
			if (reg != ((self_in_nativePopToReg->registerr))) {
				/* begin MoveRs:Rs: */
				dpreg1 = (self_in_nativePopToReg->registerr);
				genoperandoperand(MoveRsRs, dpreg1, reg);
			}
			break;
		case SSRegisterDoubleFloat:
			if (reg != ((self_in_nativePopToReg->registerr))) {
				/* begin MoveRd:Rd: */
				dpreg11 = (self_in_nativePopToReg->registerr);
				genoperandoperand(MoveRdRd, dpreg11, reg);
			}
			break;
		case SSConstantInt32:
			/* begin checkQuickConstant:forInstruction: */
			literal4 = (self_in_nativePopToReg->constantInt32);
			anInstruction4 = genoperandoperand(MoveCqR, (self_in_nativePopToReg->constantInt32), reg);
			break;
		case SSConstantNativePointer:
			/* begin checkLiteral:forInstruction: */
			literal5 = (self_in_nativePopToReg->constantNativePointer);
			anInstruction5 = genoperandoperand(MoveCwR, (self_in_nativePopToReg->constantNativePointer), reg);
			break;
		case SSConstantFloat32:
			/* begin MoveCf32:Rs: */
			constantFloat32 = (self_in_nativePopToReg->constantFloat32);
			genMoveCf32Rs(backEnd, constantFloat32, reg);
			break;
		case SSConstantFloat64:
			/* begin MoveCf64:Rd: */
			constantFloat64 = (self_in_nativePopToReg->constantFloat64);
			genMoveCf64Rd(backEnd, constantFloat64, reg);
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	return self_in_nativePopToReg;
}

	/* CogSimStackNativeEntry>>#nativePopToReg:secondReg: */
static CogSimStackNativeEntry * NoDbgRegParms
nativePopToRegsecondReg(CogSimStackNativeEntry * self_in_nativePopToRegsecondReg, sqInt reg, sqInt secondReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;
    sqInt literal1;
    sqInt reg1;
    sqInt reg11;
    sqInt reg12;

	assert(BytesPerWord == 4);
	if ((self_in_nativePopToRegsecondReg->spilled)) {
		/* begin PopR: */
		genoperand(PopR, reg);
		/* begin PopR: */
		genoperand(PopR, secondReg);
	}
	else {
		
		switch ((self_in_nativePopToRegsecondReg->type)) {
		case SSConstantInt64:
			/* begin checkQuickConstant:forInstruction: */
			literal = ((sqInt) (((self_in_nativePopToRegsecondReg->constantInt64)) & 0xFFFFFFFFU));
			anInstruction = genoperandoperand(MoveCqR, ((self_in_nativePopToRegsecondReg->constantInt64)) & 0xFFFFFFFFU, reg);
			/* begin checkQuickConstant:forInstruction: */
			literal1 = ((sqInt) ((((usqInt) ((self_in_nativePopToRegsecondReg->constantInt64))) >> 32) & 0xFFFFFFFFU));
			anInstruction1 = genoperandoperand(MoveCqR, (((usqInt) ((self_in_nativePopToRegsecondReg->constantInt64))) >> 32) & 0xFFFFFFFFU, secondReg);
			break;
		case SSRegisterPair:
			/* begin Label */
			genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			if (reg != ((self_in_nativePopToRegsecondReg->registerr))) {
				if (((self_in_nativePopToRegsecondReg->registerSecond)) == reg) {
					/* begin MoveR:R: */
					reg1 = (self_in_nativePopToRegsecondReg->registerSecond);
					genoperandoperand(MoveRR, reg1, TempReg);
				}
				/* begin MoveR:R: */
				reg11 = (self_in_nativePopToRegsecondReg->registerr);
				genoperandoperand(MoveRR, reg11, reg);
			}
			if (((self_in_nativePopToRegsecondReg->registerSecond)) != secondReg) {
				if (((self_in_nativePopToRegsecondReg->registerSecond)) == reg) {
					/* begin MoveR:R: */
					genoperandoperand(MoveRR, TempReg, secondReg);
				}
				else {
					/* begin MoveR:R: */
					reg12 = (self_in_nativePopToRegsecondReg->registerSecond);
					genoperandoperand(MoveRR, reg12, secondReg);
				}
			}
			break;
		default:
			error("Case not found and no otherwise clause");
		}
	}
	return self_in_nativePopToRegsecondReg;
}


/*	Answer a bit mask for the receiver's register, if any. */

	/* CogSimStackNativeEntry>>#nativeRegisterMask */
static sqInt NoDbgRegParms
nativeRegisterMask(CogSimStackNativeEntry * self_in_nativeRegisterMask)
{
    sqInt reg;

	return ((((((self_in_nativeRegisterMask->type)) == SSBaseOffset)
	 || (((self_in_nativeRegisterMask->type)) == SSNativeRegister))
	 || (((self_in_nativeRegisterMask->type)) == SSRegisterSingleFloat))
	 || (((self_in_nativeRegisterMask->type)) == SSRegisterDoubleFloat)
		? (/* begin registerMaskFor: */
			(reg = (self_in_nativeRegisterMask->registerr)),
			1U << reg)
		: (((self_in_nativeRegisterMask->type)) == SSRegisterPair
				? (1U << ((self_in_nativeRegisterMask->registerr))) | (1U << ((self_in_nativeRegisterMask->registerSecond)))
				: 0));
}

	/* CogSimStackNativeEntry>>#nativeRegisterOrNone */
static sqInt NoDbgRegParms
nativeRegisterOrNone(CogSimStackNativeEntry * self_in_nativeRegisterOrNone)
{
	return ((((self_in_nativeRegisterOrNone->type)) == SSNativeRegister)
	 || (((self_in_nativeRegisterOrNone->type)) == SSRegisterPair)
		? (self_in_nativeRegisterOrNone->registerr)
		: NoReg);
}

	/* CogSimStackNativeEntry>>#nativeRegisterSecondOrNone */
static sqInt NoDbgRegParms
nativeRegisterSecondOrNone(CogSimStackNativeEntry * self_in_nativeRegisterSecondOrNone)
{
	return (((self_in_nativeRegisterSecondOrNone->type)) == SSRegisterPair
		? (self_in_nativeRegisterSecondOrNone->registerSecond)
		: NoReg);
}

	/* CogSimStackNativeEntry>>#nativeStackPopToReg: */
static CogSimStackNativeEntry * NoDbgRegParms
nativeStackPopToReg(CogSimStackNativeEntry * self_in_nativeStackPopToReg, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;

	assert((self_in_nativeStackPopToReg->spilled));
	
	switch ((self_in_nativeStackPopToReg->type)) {
	case SSSpillNative:
		/* begin checkQuickConstant:forInstruction: */
		literal = -((self_in_nativeStackPopToReg->offset));
		anInstruction = genoperandoperandoperand(MoveMwrR, -((self_in_nativeStackPopToReg->offset)), FPReg, reg);
		break;
	case SSSpillInt64:
		assert(BytesPerWord == 8);
		/* begin checkQuickConstant:forInstruction: */
		literal1 = -((self_in_nativeStackPopToReg->offset));
		anInstruction1 = genoperandoperandoperand(MoveMwrR, -((self_in_nativeStackPopToReg->offset)), FPReg, reg);
		break;
	case SSSpillFloat32:
		/* begin checkQuickConstant:forInstruction: */
		literal2 = -((self_in_nativeStackPopToReg->offset));
		anInstruction2 = genoperandoperandoperand(MoveM32rRs, -((self_in_nativeStackPopToReg->offset)), FPReg, reg);
		break;
	case SSSpillFloat64:
		/* begin checkQuickConstant:forInstruction: */
		literal3 = -((self_in_nativeStackPopToReg->offset));
		anInstruction3 = genoperandoperandoperand(MoveM64rRd, -((self_in_nativeStackPopToReg->offset)), FPReg, reg);
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	return self_in_nativeStackPopToReg;
}

	/* CogSimStackNativeEntry>>#nativeStackPopToReg:secondReg: */
static CogSimStackNativeEntry * NoDbgRegParms
nativeStackPopToRegsecondReg(CogSimStackNativeEntry * self_in_nativeStackPopToRegsecondReg, sqInt reg, sqInt secondReg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;
    sqInt literal1;

	assert((self_in_nativeStackPopToRegsecondReg->spilled));
	
	switch ((self_in_nativeStackPopToRegsecondReg->type)) {
	case SSSpillInt64:
		/* begin checkQuickConstant:forInstruction: */
		literal = (-((self_in_nativeStackPopToRegsecondReg->offset))) + 4;
		anInstruction = genoperandoperandoperand(MoveMwrR, (-((self_in_nativeStackPopToRegsecondReg->offset))) + 4, FPReg, reg);
		/* begin checkQuickConstant:forInstruction: */
		literal1 = -((self_in_nativeStackPopToRegsecondReg->offset));
		anInstruction1 = genoperandoperandoperand(MoveMwrR, -((self_in_nativeStackPopToRegsecondReg->offset)), FPReg, secondReg);
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	return self_in_nativeStackPopToRegsecondReg;
}

	/* CogSimStackNativeEntry>>#spillingNeedsScratchRegister */
static sqInt NoDbgRegParms
spillingNeedsScratchRegister(CogSimStackNativeEntry * self_in_spillingNeedsScratchRegister)
{
	if (!((self_in_spillingNeedsScratchRegister->spilled))) {
		
		switch ((self_in_spillingNeedsScratchRegister->type)) {
		case SSConstantInt32:
		case SSConstantInt64:
		case SSConstantFloat32:
		case SSConstantFloat64:
		case SSConstantNativePointer:
			return 1;

		default:
			return 0;

		}
	}
	return 0;
}

	/* CogSimStackNativeEntry>>#stackSpillSize */
static sqInt NoDbgRegParms
stackSpillSize(CogSimStackNativeEntry * self_in_stackSpillSize)
{
	
	switch ((self_in_stackSpillSize->type)) {
	case SSConstantInt64:
	case SSConstantFloat64:
	case SSRegisterDoubleFloat:
	case SSRegisterPair:
	case SSSpillFloat64:
	case SSSpillInt64:
		return 8;

	default:
		return BytesPerOop;

	}
	return 0;
}

	/* CogSSBytecodeFixup>>#isMergeFixup */
static sqInt NoDbgRegParms
isMergeFixup(BytecodeFixup * self_in_isMergeFixup)
{
	return (((usqInt)((self_in_isMergeFixup->targetInstruction)))) == NeedsMergeFixupFlag;
}

	/* InLineLiteralsManager>>#checkLiteral:forInstruction: */
static AbstractInstruction * NoDbgRegParms
checkLiteralforInstruction(sqInt literal, AbstractInstruction *anInstruction)
{
	return anInstruction;
}

	/* InLineLiteralsManager>>#checkQuickConstant:forInstruction: */
static AbstractInstruction * NoDbgRegParms
checkQuickConstantforInstruction(sqInt literal, AbstractInstruction *anInstruction)
{
	return anInstruction;
}


/*	Compile the jump instruction(s) at the end of the method that dispatch to
	each block body.
 */

	/* SimpleStackBasedCogit>>#compileBlockDispatch */
static sqInt
compileBlockDispatch(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *jumpSkip;

	assert(blockCount > 0);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, 0, SendNumArgsReg);
	blockEntryNoContextSwitch = anInstruction;
	/* begin Jump: */
	jumpSkip = genoperand(Jump, ((sqInt)0));
	/* begin MoveR:R: */
	blockEntryLabel = genoperandoperand(MoveRR, ReceiverResultReg, SendNumArgsReg);
	jmpTarget(jumpSkip, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (blockCount > 1) {
		genLoadSlotsourceRegdestReg(ClosureStartPCIndex, ReceiverResultReg, TempReg);
	}
	compileBlockDispatchFromto(0, blockCount - 1);
	return 0;
}


/*	After pushing the temporaries but before the stack limit check a primitive
	method needs to fetch the error code, if any. If the primitive has failed,
	call the trampoline
	that will assign it to the last temp. */

	/* SimpleStackBasedCogit>>#compileGetErrorCode */
static void
compileGetErrorCode(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt address;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jmpNoError;

	/* begin MoveAw:R: */
	address = primFailCodeAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveAwR, address, TempReg);
	flag("ask concrete code gen if move sets condition codes?");
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, 0, TempReg);
	/* begin JumpZero: */
	jmpNoError = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperandoperand(MoveCwR, ((sqInt)methodLabel), ClassReg))));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceReapAndResetErrorCodeTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	jmpTarget(jmpNoError, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
}

	/* SimpleStackBasedCogit>>#compileInterpreterPrimitive */
static sqInt
compileInterpreterPrimitive(void)
{
    void (*primitiveRoutine)();

	primitiveRoutine = functionPointerForCompiledMethodprimitiveIndex(methodObj, primitiveIndex);
	return compileInterpreterPrimitiveflags(primitiveRoutine, primitivePropertyFlags(primitiveIndex));
}


/*	Compile a call to an interpreter primitive. Call the C routine with the
	usual stack-switching dance, test the primFailCode and then either
	return on success or continue to the method body. */

	/* SimpleStackBasedCogit>>#compileInterpreterPrimitive:flags: */
static sqInt NoDbgRegParms
compileInterpreterPrimitiveflags(void (*primitiveRoutine)(void), sqInt flags)
{
    sqInt address;
    sqInt address1;
    sqInt address10;
    sqInt address11;
    sqInt address12;
    sqInt address13;
    sqInt address3;
    sqInt address4;
    sqInt address5;
    sqInt address6;
    sqInt address8;
    sqInt address9;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction25;
    AbstractInstruction *anInstruction26;
    AbstractInstruction *anInstruction28;
    AbstractInstruction *anInstruction30;
    AbstractInstruction *anInstruction33;
    AbstractInstruction *anInstruction34;
    AbstractInstruction *anInstruction35;
    AbstractInstruction *anInstruction36;
    AbstractInstruction *anInstruction37;
    AbstractInstruction *anInstruction38;
    AbstractInstruction *anInstruction39;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *continuePostSampleNonPrim;
    AbstractInstruction *continuePostSamplePrim;
    AbstractInstruction *jmp;
    AbstractInstruction *jmpSampleNonPrim;
    AbstractInstruction *jmpSamplePrim;
    sqInt literal;
    sqInt offset;
    sqInt offset1;
    sqInt offset2;
    sqInt operand1;
    sqInt operand3;
    sqInt reg;
    sqInt retpc;


	/* Save processor fp, sp and return pc in the interpreter's frame stack and instruction pointers */
	genExternalizePointersForPrimitiveCall();
	genLoadCStackPointersForPrimCall();
	if (flags & PrimCallCollectsProfileSamples) {

		/* Test nextProfileTick for being non-zero and call checkProfileTick if so */
		/* begin MoveAw:R: */
		address = nextProfileTickAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction = genoperandoperand(MoveAwR, address, TempReg);
		/* begin MoveAw:R: */
		address1 = (nextProfileTickAddress()) + BytesPerWord;
		/* begin checkLiteral:forInstruction: */
		anInstruction1 = genoperandoperand(MoveAwR, address1, ClassReg);
		/* begin OrR:R: */
		genoperandoperand(OrRR, TempReg, ClassReg);
		/* begin JumpNonZero: */
		jmpSampleNonPrim = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin Label */
		continuePostSampleNonPrim = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	if (recordPrimTrace()) {
		genFastPrimTraceUsingand(ClassReg, SendNumArgsReg);
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction36 = genoperandoperand(MoveCqR, 0, TempReg);
	/* begin MoveR:Aw: */
	address11 = primFailCodeAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction37 = genoperandoperand(MoveRAw, TempReg, address11);
	if (methodOrBlockNumArgs != 0) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction4 = genoperandoperand(MoveCqR, methodOrBlockNumArgs, TempReg);
	}
	/* begin MoveR:Aw: */
	address12 = argumentCountAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction38 = genoperandoperand(MoveRAw, TempReg, address12);
	if (flags & PrimCallNeedsPrimitiveFunction) {
		/* begin checkLiteral:forInstruction: */
		literal = ((sqInt)primitiveRoutine);
		anInstruction5 = genoperandoperand(MoveCwR, ((sqInt)primitiveRoutine), TempReg);
		/* begin MoveR:Aw: */
		address3 = primitiveFunctionPointerAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction6 = genoperandoperand(MoveRAw, TempReg, address3);
		primSetFunctionLabel = anInstruction6;
	}
	if (flags & (PrimCallNeedsNewMethod + PrimCallMayCallBack)) {

		/* The ceActivateFailingPrimitiveMethod: machinery can't handle framelessness. */
		if (flags & PrimCallMayCallBack) {
			needsFrame = 1;
		}
		addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperandoperand(MoveCwR, ((sqInt)methodLabel), ClassReg))));
		/* begin MoveMw:r:R: */
		offset = offsetof(CogMethod, methodObject);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction7 = genoperandoperandoperand(MoveMwrR, offset, ClassReg, TempReg);
		/* begin MoveR:Aw: */
		address4 = newMethodAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction8 = genoperandoperand(MoveRAw, TempReg, address4);
	}
	/* begin PrefetchAw: */
	address13 = primFailCodeAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction39 = genoperand(PrefetchAw, address13);
	if (flags & PrimCallMayCallBack) {

		/* Sideways call the C primitive routine so that we return through cePrimReturnEnterCogCode. */
		/* On Spur ceActivateFailingPrimitiveMethod: would like to retry if forwarders
		   are found. So insist on PrimCallNeedsPrimitiveFunction being set too. */
		assert(flags & PrimCallNeedsPrimitiveFunction);
		/* begin genMarshallNArgs:arg:arg:arg:arg: */
		((AbstractInstruction *) backEnd);
		goto l32;
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, 0, A0);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, 0, A1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, 0, A2);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, 0, A3);
		((AbstractInstruction *) backEnd);
	l32:	/* end genMarshallNArgs:arg:arg:arg:arg: */;
		/* begin genSubstituteReturnAddress: */
		retpc = (flags & PrimCallCollectsProfileSamples
			? cePrimReturnEnterCogCodeProfiling
			: cePrimReturnEnterCogCode);
		/* begin checkLiteral:forInstruction: */
		anInstruction13 = genoperandoperand(MoveCwR, retpc, RA);
		/* begin gen:literal: */
		anInstruction10 = genoperand(JumpFull, ((sqInt)(((sqInt)primitiveRoutine))));
		primInvokeInstruction = anInstruction10;
		jmp = (jmpSamplePrim = (continuePostSamplePrim = null));
	}
	else {

		/* Call the C primitive routine. */
		/* begin genMarshallNArgs:arg:arg:arg:arg: */
		((AbstractInstruction *) backEnd);
		goto l48;
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, 0, A0);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, 0, A1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, 0, A2);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, 0, A3);
		((AbstractInstruction *) backEnd);
	l48:	/* end genMarshallNArgs:arg:arg:arg:arg: */;
		/* begin gen:literal: */
		anInstruction15 = genoperand(CallFull, ((sqInt)primitiveRoutine));
		primInvokeInstruction = anInstruction15;
		/* begin genRemoveNArgsFromStack: */
		assert(0 <= 4);
		if (flags & PrimCallCollectsProfileSamples) {
			assert(flags & PrimCallNeedsNewMethod);
			/* begin MoveAw:R: */
			address5 = nextProfileTickAddress();
			/* begin checkLiteral:forInstruction: */
			anInstruction16 = genoperandoperand(MoveAwR, address5, TempReg);
			/* begin MoveAw:R: */
			address6 = (nextProfileTickAddress()) + BytesPerWord;
			/* begin checkLiteral:forInstruction: */
			anInstruction17 = genoperandoperand(MoveAwR, address6, ClassReg);
			/* begin OrR:R: */
			genoperandoperand(OrRR, TempReg, ClassReg);
			/* begin JumpNonZero: */
			jmpSamplePrim = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
			/* begin Label */
			continuePostSamplePrim = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		}
		maybeCompileRetryOnPrimitiveFail(primitiveIndex);
		maybeCompileAllocFillerCheck();
		/* begin MoveAw:R: */
		address8 = instructionPointerAddress();
		reg = LinkReg;
		/* begin checkLiteral:forInstruction: */
		anInstruction23 = genoperandoperand(MoveAwR, address8, reg);
		genLoadStackPointers(backEnd);
		/* begin MoveAw:R: */
		address9 = primFailCodeAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction24 = genoperandoperand(MoveAwR, address9, TempReg);
		flag("ask concrete code gen if move sets condition codes?");
		/* begin checkQuickConstant:forInstruction: */
		anInstruction25 = genoperandoperand(CmpCqR, 0, TempReg);
		/* begin JumpNonZero: */
		jmp = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin MoveMw:r:R: */
		offset1 = 0;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction26 = genoperandoperandoperand(MoveMwrR, offset1, SPReg, ReceiverResultReg);
		/* begin RetN: */
		genoperand(RetN, BytesPerWord);
	}
	if (flags & PrimCallCollectsProfileSamples) {

		/* The sample is collected by cePrimReturnEnterCogCode for external calls */
		if (!(jmpSamplePrim == null)) {

			/* Call ceCheckProfileTick: to record sample and then continue. */
			jmpTarget(jmpSamplePrim, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
			assert(flags & PrimCallNeedsNewMethod);
			/* begin gen:literal: */
			operand1 = ((usqIntptr_t)ceCheckProfileTick);
			/* begin checkLiteral:forInstruction: */
			anInstruction28 = genoperand(CallFull, operand1);
			/* begin Jump: */
			genoperand(Jump, ((sqInt)continuePostSamplePrim));
		}
		jmpTarget(jmpSampleNonPrim, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction33 = genoperandoperand(MoveCqR, 0, TempReg);
		/* begin MoveR:Aw: */
		address10 = newMethodAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction34 = genoperandoperand(MoveRAw, TempReg, address10);
		/* begin gen:literal: */
		operand3 = ((usqIntptr_t)ceCheckProfileTick);
		/* begin checkLiteral:forInstruction: */
		anInstruction30 = genoperand(CallFull, operand3);
		/* begin Jump: */
		genoperand(Jump, ((sqInt)continuePostSampleNonPrim));
	}
	if (!(jmp == null)) {

		/* Jump to restore of receiver reg and proceed to frame build for failure. */
		jmpTarget(jmp, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin MoveMw:r:R: */
		offset2 = BytesPerWord * (methodOrBlockNumArgs + (0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction35 = genoperandoperandoperand(MoveMwrR, offset2, SPReg, ReceiverResultReg);
	}
	return 0;
}


/*	Compile a call to a machine-code convention interpreter primitive. Call
	the C routine
	on the Smalltalk stack, assuming it consumes little or no stack space. */
/*	for now handle functions with less than 4 arguments; our C call
	marshalling machinery
	extends up to 4 arguments only, and the first argument of an mcprim is the
	receiver. 
 */

	/* SimpleStackBasedCogit>>#compileMachineCodeInterpreterPrimitive: */
static sqInt NoDbgRegParms
compileMachineCodeInterpreterPrimitive(void (*primitiveRoutine)(void))
{
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction5;
    AbstractInstruction * jmpFail;
    sqInt liveRegsMask;
    sqInt n;
    sqInt offset;
    sqInt reg1;

	assert(methodOrBlockNumArgs <= 3);
	if ((methodOrBlockNumArgs > 2 /* numRegArgs */)
	 || (methodOrBlockNumArgs == 0)) {
		/* begin registerMaskFor: */
		liveRegsMask = 1U << ReceiverResultReg;
	}
	else {
		if (methodOrBlockNumArgs > 1) {
			/* begin registerMaskFor:and:and: */
			liveRegsMask = ((1U << ReceiverResultReg) | (1U << Arg0Reg)) | (1U << Arg1Reg);
		}
		else {
			/* begin registerMaskFor:and: */
			liveRegsMask = (1U << ReceiverResultReg) | (1U << Arg0Reg);
		}
	}
	genSaveRegs(backEnd, liveRegsMask & CallerSavedRegisterMask);
	if (methodOrBlockNumArgs > 2 /* numRegArgs */) {

		/* Wrangle args into Arg0Reg, Arg1Reg, SendNumArgsReg & ClassReg */
		/* offset := self bitCountOf: (liveRegsMask bitAnd: CallerSavedRegisterMask). */
		error("shouldBeImplemented");
	}
	/* begin genMarshallNArgs:arg:arg:arg:arg: */
	if ((methodOrBlockNumArgs + 1) == 0) {
		((AbstractInstruction *) backEnd);
		goto l18;
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, A0);
	if ((methodOrBlockNumArgs + 1) == 1) {
		((AbstractInstruction *) backEnd);
		goto l18;
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, A1);
	if ((methodOrBlockNumArgs + 1) == 2) {
		((AbstractInstruction *) backEnd);
		goto l18;
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg1Reg, A2);
	if ((methodOrBlockNumArgs + 1) == 3) {
		((AbstractInstruction *) backEnd);
		goto l18;
	}
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, A3);
	((AbstractInstruction *) backEnd);
	l18:	/* end genMarshallNArgs:arg:arg:arg:arg: */;
	/* begin gen:literal: */
	anInstruction1 = genoperand(CallFull, ((sqInt)primitiveRoutine));
	/* begin genRemoveNArgsFromStack: */
	n = methodOrBlockNumArgs + 1;
	assert(n <= 4);
	genRestoreRegs(backEnd, liveRegsMask & CallerSavedRegisterMask);
	/* begin CmpCq:R: */
	anInstruction5 = genoperandoperand(CmpCqR, 0, V0);
	/* begin JumpZero: */
	jmpFail = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	/* begin MoveR:R: */
	reg1 = V0;
	genoperandoperand(MoveRR, reg1, ReceiverResultReg);
	/* begin RetN: */
	offset = (methodOrBlockNumArgs > 2 /* numRegArgs */
		? (methodOrBlockNumArgs + 1) * BytesPerWord
		: 0);
	genoperand(RetN, offset);
	jmpTarget(jmpFail, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}


/*	Compile one method cache probe in an OpenPIC's lookup of selector.
	Answer the jump taken if the selector probe fails.
	The class tag of the receiver must be in SendNumArgsReg. ClassReg and
	TempReg are used as scratch registers.
	On a hit, the offset of the entry is in ClassReg. */

	/* SimpleStackBasedCogit>>#compileOpenPICMethodCacheProbeFor:withShift:baseRegOrNone: */
static AbstractInstruction * NoDbgRegParms
compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(sqInt selector, sqInt shift, sqInt baseRegOrNone)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *jumpSelectorMiss;
    sqInt offset;
    sqInt offset1;

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ClassReg);
	maybeShiftClassTagRegisterForMethodCacheProbe(ClassReg);
	annotateobjRef(checkLiteralforInstruction(selector, genoperandoperand(XorCwR, selector, ClassReg)), selector);
	assert(shift <= (shiftForWord()));
	if (shift < (shiftForWord())) {
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - shift, ClassReg);
	}
	/* begin AndCq:R: */
	anInstruction4 = genoperandoperand(AndCqR, ((int)((usqInt)(MethodCacheMask) << (shiftForWord()))), ClassReg);
	if (baseRegOrNone == NoReg) {
		/* begin MoveMw:r:R: */
		offset = (((usqInt)(methodCacheAddress()))) + (((int)((usqInt)(MethodCacheSelector) << (shiftForWord()))));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMwrR, offset, ClassReg, TempReg);
	}
	else {
		/* begin AddR:R: */
		genoperandoperand(AddRR, baseRegOrNone, ClassReg);
		/* begin MoveMw:r:R: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, ((int)((usqInt)(MethodCacheSelector) << (shiftForWord()))), ClassReg, TempReg);
	}
	annotateobjRef(checkLiteralforInstruction(selector, genoperandoperand(CmpCwR, selector, TempReg)), selector);
	/* begin JumpNonZero: */
	jumpSelectorMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	if (baseRegOrNone == NoReg) {
		/* begin MoveMw:r:R: */
		offset1 = (((usqInt)(methodCacheAddress()))) + (((int)((usqInt)(MethodCacheClass) << (shiftForWord()))));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperandoperand(MoveMwrR, offset1, ClassReg, TempReg);
	}
	else {
		/* begin MoveMw:r:R: */
		anInstruction3 = genoperandoperandoperand(MoveMwrR, ((int)((usqInt)(MethodCacheClass) << (shiftForWord()))), ClassReg, TempReg);
	}
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, SendNumArgsReg, TempReg);
	return jumpSelectorMiss;
}


/*	Compile the code for an open PIC. Perform a probe of the first-level
	method lookup cache followed by a call of ceSendFromInLineCacheMiss: if
	the probe fails. */

	/* SimpleStackBasedCogit>>#compileOpenPIC:numArgs: */
static void NoDbgRegParms
compileOpenPICnumArgs(sqInt selector, sqInt numArgs)
{
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt cacheBaseReg;
    AbstractInstruction *itsAHit;
    AbstractInstruction *jumpBCMethod;
    AbstractInstruction *jumpClassMiss;
    AbstractInstruction *jumpSelectorMiss;
    sqInt offset;

	/* begin preenMethodLabel */
	(((((AbstractInstruction *) methodLabel))->operands))[1] = 0;
	compilePICAbort(numArgs);
	entry = genGetClassTagOfintoscratchReg(ReceiverResultReg, SendNumArgsReg, TempReg);
	flag("lookupInMethodCacheSel:classTag:");
	cacheBaseReg = NoReg;
	jumpSelectorMiss = compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(selector, 0, cacheBaseReg);
	/* begin JumpNonZero: */
	jumpClassMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveMw:r:R: */
	offset = (cacheBaseReg == NoReg
		? (((usqInt)(methodCacheAddress()))) + (((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))))
		: ((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveMwrR, offset, ClassReg, SendNumArgsReg);
	itsAHit = anInstruction1;
	genLoadSlotsourceRegdestReg(HeaderIndex, SendNumArgsReg, ClassReg);
	jumpBCMethod = genJumpImmediate(ClassReg);
	jmpTarget(jumpBCMethod, picInterpretAbort);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(AddCqR, cmNoCheckEntryOffset, ClassReg);
	/* begin JumpR: */
	genoperand(JumpR, ClassReg);
	jmpTarget(jumpSelectorMiss, jmpTarget(jumpClassMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	jumpSelectorMiss = compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(selector, 1, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpSelectorMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpSelectorMiss = compileOpenPICMethodCacheProbeForwithShiftbaseRegOrNone(selector, 2, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpSelectorMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genPushRegisterArgsForNumArgsscratchReg(backEnd, numArgs, SendNumArgsReg);
	genSmalltalkToCStackSwitch(1);
	addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperandoperand(MoveCwR, ((sqInt)methodLabel), SendNumArgsReg))));
	compileCallFornumArgsargargargargresultRegregsToSave(ceSendFromInLineCacheMiss, 1, SendNumArgsReg, null, null, null, NoReg, 0 /* emptyRegisterMask */);
}


/*	Compile one method cache probe in a perform: primitive's lookup of
	selector. Answer the jump taken if the selector probe fails. */

	/* SimpleStackBasedCogit>>#compilePerformMethodCacheProbeFor:withShift:baseRegOrNone: */
static AbstractInstruction * NoDbgRegParms
compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(sqInt selectorReg, sqInt shift, sqInt baseRegOrNone)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *jumpSelectorMiss;
    sqInt offset;
    sqInt offset1;

	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SendNumArgsReg, ClassReg);
	maybeShiftClassTagRegisterForMethodCacheProbe(ClassReg);
	/* begin XorR:R: */
	genoperandoperand(XorRR, selectorReg, ClassReg);
	assert(shift <= (shiftForWord()));
	if (shift < (shiftForWord())) {
		/* begin LogicalShiftLeftCq:R: */
		genoperandoperand(LogicalShiftLeftCqR, (shiftForWord()) - shift, ClassReg);
	}
	/* begin AndCq:R: */
	anInstruction4 = genoperandoperand(AndCqR, ((int)((usqInt)(MethodCacheMask) << (shiftForWord()))), ClassReg);
	if (baseRegOrNone == NoReg) {
		/* begin MoveMw:r:R: */
		offset = (((usqInt)(methodCacheAddress()))) + (((int)((usqInt)(MethodCacheSelector) << (shiftForWord()))));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMwrR, offset, ClassReg, TempReg);
	}
	else {
		/* begin AddR:R: */
		genoperandoperand(AddRR, baseRegOrNone, ClassReg);
		/* begin MoveMw:r:R: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, ((int)((usqInt)(MethodCacheSelector) << (shiftForWord()))), ClassReg, TempReg);
	}
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, selectorReg, TempReg);
	/* begin JumpNonZero: */
	jumpSelectorMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	if (baseRegOrNone == NoReg) {
		/* begin MoveMw:r:R: */
		offset1 = (((usqInt)(methodCacheAddress()))) + (((int)((usqInt)(MethodCacheClass) << (shiftForWord()))));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperandoperand(MoveMwrR, offset1, ClassReg, TempReg);
	}
	else {
		/* begin MoveMw:r:R: */
		anInstruction3 = genoperandoperandoperand(MoveMwrR, ((int)((usqInt)(MethodCacheClass) << (shiftForWord()))), ClassReg, TempReg);
	}
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, SendNumArgsReg, TempReg);
	return jumpSelectorMiss;
}


/*	Compile a primitive. If possible, performance-critical primtiives will
	be generated by their own routines (primitiveGenerator). Otherwise,
	if there is a primitive at all, we call the C routine with the usual
	stack-switching dance, test the primFailCode and then either return
	on success or continue to the method body. */

	/* SimpleStackBasedCogit>>#compilePrimitive */
static sqInt
compilePrimitive(void)
{
    sqInt code;
    sqInt flags;
    sqInt opcodeIndexAtPrimitive;
    PrimitiveDescriptor *primitiveDescriptor;
    void (*primitiveRoutine)(void);

	if (primitiveIndex == 0) {
		return 0;
	}

	/* Note opcodeIndex so that compileFallbackToInterpreterPrimitive:
	   can discard arg load instructions for unimplemented primitives. */
	code = 0;

	/* If a descriptor specifies an argument count (by numArgs >= 0) then it must match
	   for the generated code to be correct.  For example for speed many primitives use
	   ResultReceiverReg instead of accessing the stack, so the receiver better be at
	   numArgs down the stack.  Use the interpreter version if not. */
	opcodeIndexAtPrimitive = opcodeIndex;
	if ((((primitiveDescriptor = primitiveGeneratorOrNil())) != null)
	 && ((((primitiveDescriptor->primitiveGenerator)) != null)
	 && ((((primitiveDescriptor->primNumArgs)) < 0)
	 || (((primitiveDescriptor->primNumArgs)) == (argumentCountOf(methodObj)))))) {
		code = ((primitiveDescriptor->primitiveGenerator))();
	}
	if ((code < 0)
	 && (code != UnimplementedPrimitive)) {

		/* Generator failed, so no point continuing... */
		return code;
	}
	if (code == UnfailingPrimitive) {
		return 0;
	}
	if ((code == CompletePrimitive)
	 && (!(((primitiveIndexOfMethodheader(methodObj, methodHeader)) > 0)
	 && ((longStoreBytecodeForHeader(methodHeader)) == (fetchByteofObject(initialPC + (sizeOfCallPrimitiveBytecode(methodHeader)), methodObj)))))) {
		return 0;
	}
	if (code == UnimplementedPrimitive) {
		opcodeIndex = opcodeIndexAtPrimitive;
	}
	flags = primitivePropertyFlags(primitiveIndex);
	if (flags & PrimCallDoNotJIT) {
		return ShouldNotJIT;
	}
	if (flags & PrimCallOnSmalltalkStack) {
		assert(flags == PrimCallOnSmalltalkStack);
		return compileMachineCodeInterpreterPrimitive(mcprimFunctionForPrimitiveIndex(primitiveIndex));
	}
	if ((((primitiveRoutine = functionPointerForCompiledMethodprimitiveIndex(methodObj, primitiveIndex))) == 0)
	 || (primitiveRoutine == primitiveFail)) {
		return genFastPrimFail();
	}
	minValidCallAddress = ((minValidCallAddress < (((usqInt)primitiveRoutine))) ? minValidCallAddress : (((usqInt)primitiveRoutine)));
	return compileInterpreterPrimitiveflags(primitiveRoutine, flags);
}

	/* SimpleStackBasedCogit>>#extendedPushBytecode */
static sqInt
extendedPushBytecode(void)
{
    sqInt variableIndex;
    sqInt variableType;

	variableType = (((usqInt) byte1) >> 6) & 3;
	variableIndex = byte1 & 0x3F;
	if (variableType == 0) {
		return genPushReceiverVariable(variableIndex);
	}
	if (variableType == 1) {
		return genPushTemporaryVariable(variableIndex);
	}
	if (variableType == 2) {
		return genPushLiteralIndex(variableIndex);
	}
	return genPushLiteralVariable(variableIndex);
}

	/* SimpleStackBasedCogit>>#extendedStoreAndPopBytecode */
static sqInt
extendedStoreAndPopBytecode(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt variableIndex;
    sqInt variableType;

	variableType = (((usqInt) byte1) >> 6) & 3;
	variableIndex = byte1 & 0x3F;
	if (variableType == 0) {
		return genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(1, variableIndex, ((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
	}
	if (variableType == 1) {
		genStorePopTemporaryVariable(1, variableIndex);
		
#    if IMMUTABILITY
		/* begin annotateBytecode: */
		abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		(abstractInstruction->annotation = HasBytecodePC);
#    endif /* IMMUTABILITY */
		return 0;
	}
	if (variableType == 3) {
		return genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(1, variableIndex, ((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
	}
	return EncounteredUnknownBytecode;
}

	/* SimpleStackBasedCogit>>#extendedStoreBytecode */
static sqInt
extendedStoreBytecode(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt variableIndex;
    sqInt variableType;

	variableType = (((usqInt) byte1) >> 6) & 3;
	variableIndex = byte1 & 0x3F;
	if (variableType == 0) {
		return genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(0, variableIndex, ((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
	}
	if (variableType == 1) {
		genStorePopTemporaryVariable(0, variableIndex);
		
#    if IMMUTABILITY
		/* begin annotateBytecode: */
		abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		(abstractInstruction->annotation = HasBytecodePC);
#    endif /* IMMUTABILITY */
		return 0;
	}
	if (variableType == 3) {
		return genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(0, variableIndex, ((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
	}
	return EncounteredUnknownBytecode;
}

	/* SimpleStackBasedCogit>>#frameOffsetOfNativeFrameMark */
static sqInt
frameOffsetOfNativeFrameMark(void)
{
	return FoxMFReceiver - BytesPerWord;
}

	/* SimpleStackBasedCogit>>#frameOffsetOfNativeFramePointer */
static sqInt
frameOffsetOfNativeFramePointer(void)
{
	return FoxMFReceiver - (BytesPerWord * 3);
}

	/* SimpleStackBasedCogit>>#frameOffsetOfNativeStackPointer */
static sqInt
frameOffsetOfNativeStackPointer(void)
{
	return FoxMFReceiver - (BytesPerWord * 4);
}

	/* SimpleStackBasedCogit>>#frameOffsetOfPreviousNativeStackPointer */
static sqInt
frameOffsetOfPreviousNativeStackPointer(void)
{
	return FoxMFReceiver - (BytesPerWord * 2);
}

	/* SimpleStackBasedCogit>>#frameOffsetOfTemporary: */
static sqInt NoDbgRegParms
frameOffsetOfTemporary(sqInt index)
{
	return (index < methodOrBlockNumArgs
		? FoxCallerSavedIP + ((methodOrBlockNumArgs - index) * BytesPerWord)
		: (FoxMFReceiver - BytesPerWord) + ((methodOrBlockNumArgs - index) * BytesPerWord));
}


/*	Implemented with SistaCogit only */

	/* SimpleStackBasedCogit>>#genCallMappedInlinedPrimitive */
static sqInt
genCallMappedInlinedPrimitive(void)
{
	return EncounteredUnknownBytecode;
}


/*	Can use any of the first 32 literals for the selector and pass up to 7
	arguments. 
 */

	/* SimpleStackBasedCogit>>#genExtendedSendBytecode */
static sqInt
genExtendedSendBytecode(void)
{
	return genSendnumArgs(byte1 & 0x1F, ((usqInt) byte1) >> 5);
}

	/* SimpleStackBasedCogit>>#genExtendedSuperBytecode */
static sqInt
genExtendedSuperBytecode(void)
{
	return genSendSupernumArgs(byte1 & 0x1F, ((usqInt) byte1) >> 5);
}


/*	244		11110100	i i i i i i i i	Pop and Jump 0n False i i i i i i i i (+
	Extend B * 256, where Extend B >= 0)
 */

	/* SimpleStackBasedCogit>>#genExtJumpIfFalse */
static sqInt
genExtJumpIfFalse(void)
{
    sqInt distance;
    sqInt target;

	distance = byte1 + (((sqInt)((usqInt)(extB) << 8)));
	assert(distance == (v4LongForwardBranchDistance(generatorAt(byte0), bytecodePC, ((extA != 0
	? 1
	: 0)) + ((extB != 0
	? 1
	: 0)), methodObj)));
	extB = 0;
	numExtB = 0;
	target = (distance + 2) + bytecodePC;
	return genJumpIfto(falseObject(), target);
}


/*	243		11110011	i i i i i i i i	Pop and Jump 0n True i i i i i i i i (+
	Extend B * 256, where Extend B >= 0)
 */

	/* SimpleStackBasedCogit>>#genExtJumpIfTrue */
static sqInt
genExtJumpIfTrue(void)
{
    sqInt distance;
    sqInt target;

	distance = byte1 + (((sqInt)((usqInt)(extB) << 8)));
	assert(distance == (v4LongForwardBranchDistance(generatorAt(byte0), bytecodePC, ((extA != 0
	? 1
	: 0)) + ((extB != 0
	? 1
	: 0)), methodObj)));
	extB = 0;
	numExtB = 0;
	target = (distance + 2) + bytecodePC;
	return genJumpIfto(trueObject(), target);
}


/*	NewspeakV4: 221		11011101		Nop */
/*	SistaV1:		 91		01011011'		Nop */

	/* SimpleStackBasedCogit>>#genExtNopBytecode */
static sqInt
genExtNopBytecode(void)
{
	extA = (numExtB = (extB = 0));
	return 0;
}


/*	SistaV1:		233		11101001	iiiiiiii		Push Character #iiiiiiii (+ Extend B *
	256) 
 */

	/* SimpleStackBasedCogit>>#genExtPushCharacterBytecode */
static sqInt
genExtPushCharacterBytecode(void)
{
    sqInt value;

	value = byte1 + (((sqInt)((usqInt)(extB) << 8)));
	extB = 0;
	numExtB = 0;
	return genPushLiteral(characterObjectOf(value));
}


/*	NewsqueakV4:	229		11100101	iiiiiiii	Push Integer #iiiiiiii (+ Extend B *
	256, where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
	SistaV1:		232		11101000	iiiiiiii	Push Integer #iiiiiiii (+ Extend B * 256,
	where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
 */

	/* SimpleStackBasedCogit>>#genExtPushIntegerBytecode */
static sqInt
genExtPushIntegerBytecode(void)
{
    sqInt value;

	value = byte1 + (((sqInt)((usqInt)(extB) << 8)));
	extB = 0;
	numExtB = 0;
	return genPushLiteral((((usqInt)value << 1) | 1));
}


/*	228		11100100	i i i i i i i i	Push Literal #iiiiiiii (+ Extend A * 256) */

	/* SimpleStackBasedCogit>>#genExtPushLiteralBytecode */
static sqInt
genExtPushLiteralBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return genPushLiteralIndex(index);
}


/*	227		11100011	i i i i i i i i	Push Literal Variable #iiiiiiii (+ Extend A
	* 256)
 */

	/* SimpleStackBasedCogit>>#genExtPushLiteralVariableBytecode */
static sqInt
genExtPushLiteralVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return genPushLiteralVariable(index);
}


/*	SistaV1: *	82			01010010			Push thisContext, (then Extend B = 1 => push
	thisProcess) 
 */

	/* SimpleStackBasedCogit>>#genExtPushPseudoVariable */
static sqInt
genExtPushPseudoVariable(void)
{
    sqInt ext;

	ext = extB;
	extB = 0;
	numExtB = 0;
	
	switch (ext) {
	case 0:
		return genPushActiveContextBytecode();

	default:
		/* begin unknownBytecode */
		return EncounteredUnknownBytecode;

	}
	return 0;
}


/*	226		11100010	i i i i i i i i	Push Receiver Variable #iiiiiiii (+ Extend A
	* 256)
 */

	/* SimpleStackBasedCogit>>#genExtPushReceiverVariableBytecode */
static sqInt
genExtPushReceiverVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return (isReadMediatedContextInstVarIndex(index)
		? genPushMaybeContextReceiverVariable(index)
		: genPushReceiverVariable(index));
}


/*	238		11101110	i i i i i j j j	Send Literal Selector #iiiii (+ Extend A *
	32) with jjj (+ Extend B * 8) Arguments
 */

	/* SimpleStackBasedCogit>>#genExtSendBytecode */
static sqInt
genExtSendBytecode(void)
{
    sqInt litIndex;
    sqInt nArgs;

	litIndex = (((usqInt) byte1) >> 3) + (((sqInt)((usqInt)(extA) << 5)));
	extA = 0;
	nArgs = (byte1 & 7) + (((sqInt)((usqInt)(extB) << 3)));
	extB = 0;
	numExtB = 0;
	return genSendnumArgs(litIndex, nArgs);
}


/*	239		11101111	i i i i i j j j	Send To Superclass Literal Selector #iiiii
	(+ Extend A * 32) with jjj (+ Extend B * 8) Arguments
 */

	/* SimpleStackBasedCogit>>#genExtSendSuperBytecode */
static sqInt
genExtSendSuperBytecode(void)
{
    int isDirected;
    sqInt litIndex;
    sqInt nArgs;

	if ((isDirected = extB >= 64)) {
		extB = extB & 0x3F;
	}
	litIndex = (((usqInt) byte1) >> 3) + (((sqInt)((usqInt)(extA) << 5)));
	extA = 0;
	nArgs = (byte1 & 7) + (((sqInt)((usqInt)(extB) << 3)));
	extB = 0;
	numExtB = 0;
	return (isDirected
		? genSendDirectedSupernumArgs(litIndex, nArgs)
		: genSendSupernumArgs(litIndex, nArgs));
}


/*	236		11101100	i i i i i i i i	Pop and Store Literal Variable #iiiiiiii (+
	Extend A * 256)
 */

	/* SimpleStackBasedCogit>>#genExtStoreAndPopLiteralVariableBytecode */
static sqInt
genExtStoreAndPopLiteralVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(1, index, ((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
}


/*	235		11101011	i i i i i i i i	Pop and Store Receiver Variable #iiiiiii (+
	Extend A * 256)
 */

	/* SimpleStackBasedCogit>>#genExtStoreAndPopReceiverVariableBytecode */
static sqInt
genExtStoreAndPopReceiverVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return (isWriteMediatedContextInstVarIndex(index)
		? genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(1, index, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1)
		: genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(1, index, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1));
}


/*	233		11101001	i i i i i i i i	Store Literal Variable #iiiiiiii (+ Extend A
	* 256)
 */

	/* SimpleStackBasedCogit>>#genExtStoreLiteralVariableBytecode */
static sqInt
genExtStoreLiteralVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(0, index, ((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
}


/*	232		11101000	i i i i i i i i	Store Receiver Variable #iiiiiii (+ Extend A
	* 256)
 */

	/* SimpleStackBasedCogit>>#genExtStoreReceiverVariableBytecode */
static sqInt
genExtStoreReceiverVariableBytecode(void)
{
    sqInt index;

	index = byte1 + (((sqInt)((usqInt)(extA) << 8)));
	extA = 0;
	return (isWriteMediatedContextInstVarIndex(index)
		? genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(0, index, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1)
		: genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(0, index, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1));
}


/*	242		11110010	i i i i i i i i	Jump i i i i i i i i (+ Extend B * 256,
	where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
 */

	/* SimpleStackBasedCogit>>#genExtUnconditionalJump */
static sqInt
genExtUnconditionalJump(void)
{
    AbstractInstruction *abstractInstruction;
    sqInt distance;
    sqInt target;

	distance = byte1 + (((sqInt)((usqInt)(extB) << 8)));
	assert(distance == (v4LongBranchDistance(generatorAt(byte0), bytecodePC, ((extA != 0
	? 1
	: 0)) + ((extB != 0
	? 1
	: 0)), methodObj)));
	extB = 0;
	numExtB = 0;
	target = (distance + 2) + bytecodePC;
	if (distance < 0) {
		return genJumpBackTo(target);
	}
	genJumpTo(target);
	/* begin annotateBytecode: */
	abstractInstruction = lastOpcode();
	(abstractInstruction->annotation = HasBytecodePC);
	return 0;
}

	/* SimpleStackBasedCogit>>#genFastPrimFail */
static sqInt
genFastPrimFail(void)
{
	primitiveIndex = 0;
	return UnfailingPrimitive;
}


/*	Suport for compileInterpreterPrimitive. Generate inline code so as to
	record the primitive
	trace as fast as possible. */

	/* SimpleStackBasedCogit>>#genFastPrimTraceUsing:and: */
static void NoDbgRegParms
genFastPrimTraceUsingand(sqInt r1, sqInt r2)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    sqInt offset;
    sqInt wordConstant;

	/* begin MoveCq:R: */
	anInstruction = genoperandoperand(MoveCqR, 0, r2);
	/* begin MoveAb:R: */
	address = primTraceLogIndexAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction1 = genoperandoperand(MoveAbR, address, r2);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, r2, r1);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(AddCqR, 1, r1);
	/* begin MoveR:Ab: */
	address1 = primTraceLogIndexAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction3 = genoperandoperand(MoveRAb, r1, address1);
	addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperandoperand(MoveCwR, ((sqInt)methodLabel), r1))));
	/* begin MoveMw:r:R: */
	offset = offsetof(CogMethod, selector);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction4 = genoperandoperandoperand(MoveMwrR, offset, r1, TempReg);
	/* begin MoveCw:R: */
	wordConstant = ((sqInt)(primTraceLogAddress()));
	/* begin checkLiteral:forInstruction: */
	anInstruction5 = genoperandoperand(MoveCwR, wordConstant, r1);
	/* begin MoveR:Xwr:R: */
	genoperandoperandoperand(MoveRXwrR, TempReg, r2, r1);
}

	/* SimpleStackBasedCogit>>#genLongJumpIfFalse */
static sqInt
genLongJumpIfFalse(void)
{
    sqInt distance;
    sqInt target;

	distance = v3LongForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 2) + bytecodePC;
	return genJumpIfto(falseObject(), target);
}

	/* SimpleStackBasedCogit>>#genLongJumpIfTrue */
static sqInt
genLongJumpIfTrue(void)
{
    sqInt distance;
    sqInt target;

	distance = v3LongForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 2) + bytecodePC;
	return genJumpIfto(trueObject(), target);
}


/*	230		11100110	i i i i i i i i	Push Temporary Variable #iiiiiiii */

	/* SimpleStackBasedCogit>>#genLongPushTemporaryVariableBytecode */
static sqInt
genLongPushTemporaryVariableBytecode(void)
{
	return genPushTemporaryVariable(byte1);
}


/*	237		11101101	i i i i i i i i	Pop and Store Temporary Variable #iiiiiiii */

	/* SimpleStackBasedCogit>>#genLongStoreAndPopTemporaryVariableBytecode */
static sqInt
genLongStoreAndPopTemporaryVariableBytecode(void)
{
	return genStorePopTemporaryVariable(1, byte1);
}


/*	234		11101010	i i i i i i i i	Store Temporary Variable #iiiiiiii */

	/* SimpleStackBasedCogit>>#genLongStoreTemporaryVariableBytecode */
static sqInt
genLongStoreTemporaryVariableBytecode(void)
{
	return genStorePopTemporaryVariable(0, byte1);
}

	/* SimpleStackBasedCogit>>#genLongUnconditionalBackwardJump */
static sqInt
genLongUnconditionalBackwardJump(void)
{
    sqInt distance;

	distance = v3LongBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	assert(distance < 0);
	return genJumpBackTo((distance + 2) + bytecodePC);
}

	/* SimpleStackBasedCogit>>#genLongUnconditionalForwardJump */
static sqInt
genLongUnconditionalForwardJump(void)
{
    sqInt distance;
    sqInt targetpc;

	distance = v3LongBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	assert(distance >= 0);
	targetpc = (distance + 2) + bytecodePC;
	return genJumpTo(targetpc);
}


/*	Compile the code for a probe of the first-level method cache for a perform
	primtiive. The selector is assumed to be in Arg0Reg. Defer to
	adjustArgumentsForPerform: to
	adjust the arguments before the jump to the method. */

	/* SimpleStackBasedCogit>>#genLookupForPerformNumArgs: */
static sqInt NoDbgRegParms
genLookupForPerformNumArgs(sqInt numArgs)
{
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt cacheBaseReg;
    AbstractInstruction *itsAHit;
    AbstractInstruction *jumpClassMiss;
    AbstractInstruction *jumpInterpret;
    AbstractInstruction *jumpSelectorMiss;
    sqInt offset;


	/* N.B.  Can't assume TempReg already contains the tag because a method can
	   of course be invoked via the unchecked entry-point, e.g. as does perform:. */
	genGetInlineCacheClassTagFromintoforEntry(ReceiverResultReg, SendNumArgsReg, 0);
	flag("lookupInMethodCacheSel:classTag:");
	cacheBaseReg = NoReg;
	jumpSelectorMiss = compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(Arg0Reg, 0, cacheBaseReg);
	/* begin JumpNonZero: */
	jumpClassMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveMw:r:R: */
	offset = (cacheBaseReg == NoReg
		? (((usqInt)(methodCacheAddress()))) + (((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))))
		: ((int)((usqInt)(MethodCacheMethod) << (shiftForWord()))));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperandoperand(MoveMwrR, offset, ClassReg, SendNumArgsReg);
	itsAHit = anInstruction1;
	genLoadSlotsourceRegdestReg(HeaderIndex, SendNumArgsReg, ClassReg);

	/* Adjust arguments and jump to the method's unchecked entry-point. */
	jumpInterpret = genJumpImmediate(ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(AddCqR, cmNoCheckEntryOffset, ClassReg);
	adjustArgumentsForPerform(numArgs);
	/* begin JumpR: */
	genoperand(JumpR, ClassReg);
	jmpTarget(jumpSelectorMiss, jmpTarget(jumpClassMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	jumpSelectorMiss = compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(Arg0Reg, 1, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpSelectorMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jumpSelectorMiss = compilePerformMethodCacheProbeForwithShiftbaseRegOrNone(Arg0Reg, 2, cacheBaseReg);
	/* begin JumpZero: */
	genConditionalBranchoperand(JumpZero, ((sqInt)itsAHit));
	jmpTarget(jumpSelectorMiss, jmpTarget(jumpInterpret, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}


/*	If the objectMemory allows it, generates a quick constant move, else
	generates a word constant move
 */

	/* SimpleStackBasedCogit>>#genMoveConstant:R: */
static AbstractInstruction * NoDbgRegParms
genMoveConstantR(sqInt constant, sqInt reg)
{
    AbstractInstruction *anInstruction;

	return (shouldAnnotateObjectReference(constant)
		? annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, reg)), constant)
		: (/* begin checkQuickConstant:forInstruction: */
			(anInstruction = genoperandoperand(MoveCqR, constant, reg)),
			anInstruction));
}

	/* SimpleStackBasedCogit>>#genMustBeBooleanTrampolineFor:called: */
static sqInt NoDbgRegParms
genMustBeBooleanTrampolineForcalled(sqInt boolean, char *trampolineName)
{
    AbstractInstruction *anInstruction;

	zeroOpcodeIndex();
	assert(!(shouldAnnotateObjectReference(boolean)));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(AddCqR, boolean, TempReg);
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceSendMustBeBoolean, trampolineName, 1, TempReg, null, null, null, 0 /* emptyRegisterMask */, 1, NoReg, 1);
}


/*	Implement 28-bit hashMultiply for SmallInteger and LargePositiveInteger
	receivers. 
 */

	/* SimpleStackBasedCogit>>#genPrimitiveHashMultiply */
static sqInt
genPrimitiveHashMultiply(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction * jmpFailImm;
    AbstractInstruction * jmpFailNonImm;
    AbstractInstruction * jmpNotSmallInt;
    AbstractInstruction * reenter;

	jmpNotSmallInt = genJumpNotSmallInteger(ReceiverResultReg);
	genConvertSmallIntegerToIntegerInReg(ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, HashMultiplyConstant, TempReg);
	reenter = anInstruction;
	/* begin MulR:R: */
	genMulRR(backEnd, TempReg, ReceiverResultReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(AndCqR, HashMultiplyMask, ReceiverResultReg);
	genConvertIntegerToSmallIntegerInReg(ReceiverResultReg);
	/* begin RetN: */
	genoperand(RetN, 0);
	jmpTarget(jmpNotSmallInt, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	jmpFailImm = genJumpImmediate(ReceiverResultReg);
	genGetCompactClassIndexNonImmOfinto(ReceiverResultReg, ClassReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, ClassLargePositiveIntegerCompactIndex, ClassReg);
	/* begin JumpNonZero: */
	jmpFailNonImm = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(0, ReceiverResultReg, ReceiverResultReg);
	/* begin Jump: */
	genoperand(Jump, ((sqInt)reenter));
	jmpTarget(jmpFailImm, jmpTarget(jmpFailNonImm, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}


/*	Generate the substitute return code for an external or FFI primitive call.
	On success simply return, extracting numArgs from newMethod.
	On primitive failure call ceActivateFailingPrimitiveMethod: newMethod. */

	/* SimpleStackBasedCogit>>#genPrimReturnEnterCogCodeEnilopmart: */
static void NoDbgRegParms
genPrimReturnEnterCogCodeEnilopmart(sqInt profiling)
{
    sqInt address;
    sqInt address1;
    sqInt address4;
    sqInt address6;
    sqInt address7;
    sqInt address8;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    sqInt callTarget;
    AbstractInstruction *continuePostSample;
    AbstractInstruction * inst;
    AbstractInstruction *jmpFail;
    AbstractInstruction *jmpSample;
    sqInt quickConstant;
    sqInt reg;

	zeroOpcodeIndex();
	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	if (profiling) {

		/* Test nextProfileTick for being non-zero and call checkProfileTick: if so.
		   N.B. nextProfileTick is 64-bits so 32-bit systems need to test both halves. */
		/* begin MoveAw:R: */
		address = nextProfileTickAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction1 = genoperandoperand(MoveAwR, address, TempReg);
		/* begin MoveAw:R: */
		address1 = (nextProfileTickAddress()) + BytesPerWord;
		/* begin checkLiteral:forInstruction: */
		anInstruction2 = genoperandoperand(MoveAwR, address1, ClassReg);
		/* begin OrR:R: */
		genoperandoperand(OrRR, TempReg, ClassReg);
		/* begin JumpNonZero: */
		jmpSample = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin Label */
		continuePostSample = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	maybeCompileAllocFillerCheck();
	/* begin MoveAw:R: */
	address6 = primFailCodeAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction13 = genoperandoperand(MoveAwR, address6, TempReg);
	flag("ask concrete code gen if move sets condition codes?");
	/* begin checkQuickConstant:forInstruction: */
	anInstruction14 = genoperandoperand(CmpCqR, 0, TempReg);
	/* begin JumpNonZero: */
	jmpFail = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadStackPointers(backEnd);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperandoperand(MoveMwrR, 0, SPReg, ReceiverResultReg);
	/* begin MoveAw:R: */
	address4 = instructionPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction7 = genoperandoperand(MoveAwR, address4, LinkReg);
	/* begin RetN: */
	genoperand(RetN, BytesPerWord);
	jmpTarget(jmpFail, gMoveAwR(newMethodAddress(), SendNumArgsReg));
	/* begin MoveAw:R: */
	address7 = cStackPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction15 = genoperandoperand(MoveAwR, address7, SPReg);
	compileCallFornumArgsargargargargresultRegregsToSave(ceActivateFailingPrimitiveMethod, 1, SendNumArgsReg, null, null, null, NoReg, 0 /* emptyRegisterMask */);
	/* begin MoveAw:R: */
	address8 = instructionPointerAddress();
	reg = LinkReg;
	/* begin checkLiteral:forInstruction: */
	anInstruction16 = genoperandoperand(MoveAwR, address8, reg);
	genLoadStackPointers(backEnd);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction11 = genoperandoperandoperand(MoveMwrR, 0, SPReg, ReceiverResultReg);
	/* begin RetN: */
	genoperand(RetN, BytesPerWord);
	if (profiling) {

		/* Call ceCheckProfileTick: to record sample and then continue.  newMethod
		   should be up-to-date.  Need to save and restore the link reg around this call. */
		jmpTarget(jmpSample, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin saveAndRestoreLinkRegAround: */
		inst = genoperand(PushR, LinkReg);
		/* begin CallFullRT: */
		callTarget = (usqIntptr_t)ceCheckProfileTick;
		/* begin checkLiteral:forInstruction: */
		anInstruction18 = genoperand(CallFull, callTarget);
		/* begin PopR: */
		genoperand(PopR, LinkReg);
		/* begin Jump: */
		genoperand(Jump, ((sqInt)continuePostSample));
	}
}


/*	SistaV1: 230		11100110	iiiiiiii		PushNClosureTemps iiiiiiii */

	/* SimpleStackBasedCogit>>#genPushClosureTempsBytecode */
static sqInt
genPushClosureTempsBytecode(void)
{
    sqInt i;

	for (i = 1; i <= byte1; i += 1) {
		genPushLiteral(nilObject());
	}
	return 0;
}

	/* SimpleStackBasedCogit>>#genPushConstantFalseBytecode */
static sqInt
genPushConstantFalseBytecode(void)
{
	return genPushLiteral(falseObject());
}

	/* SimpleStackBasedCogit>>#genPushConstantNilBytecode */
static sqInt
genPushConstantNilBytecode(void)
{
	return genPushLiteral(nilObject());
}


/*	79			01001111		Push 1 */

	/* SimpleStackBasedCogit>>#genPushConstantOneBytecode */
static sqInt
genPushConstantOneBytecode(void)
{
	return genPushLiteral((((usqInt)1 << 1) | 1));
}

	/* SimpleStackBasedCogit>>#genPushConstantTrueBytecode */
static sqInt
genPushConstantTrueBytecode(void)
{
	return genPushLiteral(trueObject());
}


/*	78			01001110		Push 0 */

	/* SimpleStackBasedCogit>>#genPushConstantZeroBytecode */
static sqInt
genPushConstantZeroBytecode(void)
{
	return genPushLiteral((((usqInt)0 << 1) | 1));
}

	/* SimpleStackBasedCogit>>#genPushLiteralConstantBytecode */
static sqInt
genPushLiteralConstantBytecode(void)
{
	return genPushLiteralIndex(byte0 & 0x1F);
}


/*	16-31		0001 i i i i		Push Literal Variable #iiii */

	/* SimpleStackBasedCogit>>#genPushLiteralVariable16CasesBytecode */
static sqInt
genPushLiteralVariable16CasesBytecode(void)
{
	return genPushLiteralVariable(byte0 & 15);
}

	/* SimpleStackBasedCogit>>#genPushLiteralVariableBytecode */
static sqInt
genPushLiteralVariableBytecode(void)
{
	return genPushLiteralVariable(byte0 & 0x1F);
}

	/* SimpleStackBasedCogit>>#genPushQuickIntegerConstantBytecode */
static sqInt
genPushQuickIntegerConstantBytecode(void)
{
	return genPushLiteral((((usqInt)(byte0 - 117) << 1) | 1));
}

	/* SimpleStackBasedCogit>>#genPushReceiverVariableBytecode */
static sqInt
genPushReceiverVariableBytecode(void)
{
	return genPushReceiverVariable(byte0 & 15);
}

	/* SimpleStackBasedCogit>>#genPushTemporaryVariableBytecode */
static sqInt
genPushTemporaryVariableBytecode(void)
{
	return genPushTemporaryVariable(byte0 & 15);
}


/*	because selected by CoInterpreter>>quickPrimitiveGeneratorFor: */

	/* SimpleStackBasedCogit>>#genQuickReturnConst */
sqInt
genQuickReturnConst(void)
{
    AbstractInstruction *anInstruction;
    sqInt constant;

	constant = quickPrimitiveConstantFor(primitiveIndex);
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, ReceiverResultReg)), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
	}
	genUpArrowReturn();
	return UnfailingPrimitive;
}


/*	because selected by CoInterpreter>>quickPrimitiveGeneratorFor: */

	/* SimpleStackBasedCogit>>#genQuickReturnInstVar */
sqInt
genQuickReturnInstVar(void)
{
    sqInt index;

	index = quickPrimitiveInstVarIndexFor(primitiveIndex);
	genLoadSlotsourceRegdestReg(index, ReceiverResultReg, ReceiverResultReg);
	genUpArrowReturn();
	return UnfailingPrimitive;
}


/*	because selected by CoInterpreter>>quickPrimitiveGeneratorFor: */

	/* SimpleStackBasedCogit>>#genQuickReturnSelf */
sqInt
genQuickReturnSelf(void)
{
	genUpArrowReturn();
	return UnfailingPrimitive;
}

	/* SimpleStackBasedCogit>>#genReturnFalse */
static sqInt
genReturnFalse(void)
{
    AbstractInstruction *anInstruction;
    sqInt constant;

	/* begin genMoveFalseR: */
	constant = falseObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, ReceiverResultReg)), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
	}
	return genUpArrowReturn();
}

	/* SimpleStackBasedCogit>>#genReturnNil */
static sqInt
genReturnNil(void)
{
    AbstractInstruction *anInstruction;
    sqInt constant;

	/* begin genMoveNilR: */
	constant = nilObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, ReceiverResultReg)), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
	}
	return genUpArrowReturn();
}

	/* SimpleStackBasedCogit>>#genReturnNilFromBlock */
static sqInt
genReturnNilFromBlock(void)
{
    AbstractInstruction *anInstruction;
    sqInt constant;

	assert(inBlock > 0);
	/* begin genMoveNilR: */
	constant = nilObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, ReceiverResultReg)), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
	}
	return genBlockReturn();
}

	/* SimpleStackBasedCogit>>#genReturnTrue */
static sqInt
genReturnTrue(void)
{
    AbstractInstruction *anInstruction;
    sqInt constant;

	/* begin genMoveTrueR: */
	constant = trueObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, ReceiverResultReg)), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, ReceiverResultReg);
	}
	return genUpArrowReturn();
}


/*	Can use any of the first 64 literals for the selector and pass up to 3
	arguments. 
 */

	/* SimpleStackBasedCogit>>#genSecondExtendedSendBytecode */
static sqInt
genSecondExtendedSendBytecode(void)
{
	return genSendnumArgs(byte1 & 0x3F, ((usqInt) byte1) >> 6);
}

	/* SimpleStackBasedCogit>>#genSendLiteralSelector0ArgsBytecode */
static sqInt
genSendLiteralSelector0ArgsBytecode(void)
{
	return genSendnumArgs(byte0 & 15, 0);
}

	/* SimpleStackBasedCogit>>#genSendLiteralSelector1ArgBytecode */
static sqInt
genSendLiteralSelector1ArgBytecode(void)
{
	return genSendnumArgs(byte0 & 15, 1);
}

	/* SimpleStackBasedCogit>>#genSendLiteralSelector2ArgsBytecode */
static sqInt
genSendLiteralSelector2ArgsBytecode(void)
{
	return genSendnumArgs(byte0 & 15, 2);
}

	/* SimpleStackBasedCogit>>#genShortJumpIfFalse */
static sqInt
genShortJumpIfFalse(void)
{
    sqInt distance;
    sqInt target;

	distance = v3ShortForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 1) + bytecodePC;
	return genJumpIfto(falseObject(), target);
}

	/* SimpleStackBasedCogit>>#genShortJumpIfTrue */
static sqInt
genShortJumpIfTrue(void)
{
    sqInt distance;
    sqInt target;

	distance = v3ShortForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 1) + bytecodePC;
	return genJumpIfto(trueObject(), target);
}

	/* SimpleStackBasedCogit>>#genShortUnconditionalJump */
static sqInt
genShortUnconditionalJump(void)
{
    sqInt distance;
    sqInt target;

	distance = v3ShortForwardBranchDistance(generatorAt(byte0), bytecodePC, 0, methodObj);
	target = (distance + 1) + bytecodePC;
	return genJumpTo(target);
}

	/* SimpleStackBasedCogit>>#genSpecialSelectorEqualsEquals */
static sqInt
genSpecialSelectorEqualsEquals(void)
{
	return genInlinedIdenticalOrNotIf(0);
}

	/* SimpleStackBasedCogit>>#genSpecialSelectorNotEqualsEquals */
static sqInt
genSpecialSelectorNotEqualsEquals(void)
{
	return genInlinedIdenticalOrNotIf(1);
}

	/* SimpleStackBasedCogit>>#genSpecialSelectorSend */
static sqInt
genSpecialSelectorSend(void)
{
    sqInt index;
    sqInt numArgs;

	index = byte0 - (
#if MULTIPLEBYTECODESETS
	(bytecodeSetOffset == 256
		? AltFirstSpecialSelector + 256
		: FirstSpecialSelector)
#else /* MULTIPLEBYTECODESETS */
	FirstSpecialSelector
#endif /* MULTIPLEBYTECODESETS */
	);
	numArgs = specialSelectorNumArgs(index);
	return genSendnumArgs((-index) - 1, numArgs);
}

	/* SimpleStackBasedCogit>>#genStoreAndPopReceiverVariableBytecode */
static sqInt
genStoreAndPopReceiverVariableBytecode(void)
{
	return genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(1, byte0 & 7, ((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
}

	/* SimpleStackBasedCogit>>#genStoreAndPopRemoteTempLongBytecode */
static sqInt
genStoreAndPopRemoteTempLongBytecode(void)
{
	return genStorePopRemoteTempAtneedsStoreCheck(1, byte1, byte2, ((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))));
}

	/* SimpleStackBasedCogit>>#genStoreAndPopTemporaryVariableBytecode */
static sqInt
genStoreAndPopTemporaryVariableBytecode(void)
{
	return genStorePopTemporaryVariable(1, byte0 & 7);
}

	/* SimpleStackBasedCogit>>#genStoreRemoteTempLongBytecode */
static sqInt
genStoreRemoteTempLongBytecode(void)
{
	return genStorePopRemoteTempAtneedsStoreCheck(0, byte1, byte2, ((((ssTop())->type)) != SSConstant)
	 || ((isNonImmediate(((ssTop())->constant)))
	 && (shouldAnnotateObjectReference(((ssTop())->constant)))));
}


/*	SistaV1: *	217		Trap */

	/* SimpleStackBasedCogit>>#genUnconditionalTrapBytecode */
static sqInt
genUnconditionalTrapBytecode(void)
{
	return EncounteredUnknownBytecode;
}

	/* SimpleStackBasedCogit>>#loadNativeArgumentAddress:to: */
static void NoDbgRegParms
loadNativeArgumentAddressto(sqInt baseOffset, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;
    sqInt offset;

	/* begin MoveMw:r:R: */
	offset = frameOffsetOfPreviousNativeStackPointer();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, reg);
	/* begin checkQuickConstant:forInstruction: */
	literal = baseOffset - 1;
	anInstruction1 = genoperandoperand(AddCqR, baseOffset - 1, reg);
}

	/* SimpleStackBasedCogit>>#loadNativeFramePointerInto: */
static void NoDbgRegParms
loadNativeFramePointerInto(sqInt reg)
{
    AbstractInstruction *anInstruction;
    sqInt offset;

	/* begin MoveMw:r:R: */
	offset = frameOffsetOfNativeFramePointer();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, reg);
}

	/* SimpleStackBasedCogit>>#loadNativeLocalAddress:to: */
static void NoDbgRegParms
loadNativeLocalAddressto(sqInt baseOffset, sqInt reg)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt literal;
    sqInt offset;

	/* begin MoveMw:r:R: */
	offset = frameOffsetOfNativeFramePointer();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, reg);
	/* begin checkQuickConstant:forInstruction: */
	literal = baseOffset - 1;
	anInstruction1 = genoperandoperand(AddCqR, baseOffset - 1, reg);
}


/*	Collect the branch and send data for cogMethod, storing it into arrayObj. */

	/* SimpleStackBasedCogit>>#mapPCDataFor:into: */
sqInt
mapPCDataForinto(CogMethod *cogMethod, sqInt arrayObj)
{
    sqInt aMethodHeader;
    sqInt aMethodHeader1;
    sqInt aMethodObj;
    sqInt annotation;
    sqInt bcpc;
    sqInt bsOffset;
    sqInt byte;
    CogBlockMethod *cogMethod1;
    BytecodeDescriptor *descriptor;
    sqInt distance;
    sqInt endbcpc;
    sqInt errCode;
    CogMethod *homeMethod;
    sqInt isBackwardBranch;
    sqInt isInBlock;
    sqInt latestContinuation;
    usqInt map;
    sqInt mapByte;
    usqInt mcpc;
    sqInt nExts;
    sqInt nextBcpc;
    sqInt result;
    sqInt startbcpc;
    sqInt targetPC;

	latestContinuation = 0;
	introspectionDataIndex = 0;
	introspectionData = arrayObj;
	if (((cogMethod->stackCheckOffset)) == 0) {
		assert(introspectionDataIndex == 0);
		if ((cogMethod->cpicHasMNUCaseOrCMIsFullBlock)) {
			storePointerUncheckedofObjectwithValue(0, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(1, introspectionData, (((usqInt)cbNoSwitchEntryOffset << 1) | 1));
			storePointerUncheckedofObjectwithValue(2, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(3, introspectionData, (((usqInt)cbEntryOffset << 1) | 1));
		}
		else {
			storePointerUncheckedofObjectwithValue(0, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(1, introspectionData, (((usqInt)cmEntryOffset << 1) | 1));
			storePointerUncheckedofObjectwithValue(2, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(3, introspectionData, (((usqInt)cmNoCheckEntryOffset << 1) | 1));
		}
		return 4;
	}
	/* begin mapFor:bcpc:performUntil:arg: */
	cogMethod1 = ((CogBlockMethod *) cogMethod);
	startbcpc = startPCOfMethod((cogMethod->methodObject));
	assert(((cogMethod1->stackCheckOffset)) > 0);

	/* The stack check maps to the start of the first bytecode,
	   the first bytecode being effectively after frame build. */
	mcpc = (((usqInt)cogMethod1)) + ((cogMethod1->stackCheckOffset));
	result = pcDataForAnnotationMcpcBcpcMethod(null, (0 + (((int)((usqInt)(HasBytecodePC) << 1)))), (((char *) mcpc)), startbcpc, (((void *)cogMethod)));
	if (result != 0) {
		errCode = result;
		goto l7;
	}

	/* In both CMMethod and CMBlock cases find the start of the map and
	   skip forward to the bytecode pc map entry for the stack check. */
	bcpc = startbcpc;
	if (((cogMethod1->cmType)) == CMMethod) {
		/* begin cmIsFullBlock */
		isInBlock = (cogMethod1->cpicHasMNUCaseOrCMIsFullBlock);
		homeMethod = ((CogMethod *) cogMethod1);
		assert(startbcpc == (startPCOfMethodHeader((homeMethod->methodHeader))));
		map = ((((usqInt)homeMethod)) + ((homeMethod->blockSize))) - 1;
		annotation = ((usqInt) (byteAt(map))) >> AnnotationShift;
		assert((annotation == IsAbsPCReference)
		 || ((annotation == IsObjectReference)
		 || ((annotation == IsRelativeCall)
		 || (annotation == IsDisplacementX2N))));
		latestContinuation = startbcpc;
		aMethodObj = (homeMethod->methodObject);
		endbcpc = (numBytesOf(aMethodObj)) - 1;
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader)
						? 256
						: 0)
#    else /* MULTIPLEBYTECODESETS */
			0
#    endif /* MULTIPLEBYTECODESETS */
			;
		bcpc += deltaToSkipPrimAndErrorStoreInheader(aMethodObj, (homeMethod->methodHeader));
	}
	else {
		isInBlock = 1;
		assert(bcpc == ((cogMethod1->startpc)));
		homeMethod = cmHomeMethod(cogMethod1);
		map = findMapLocationForMcpcinMethod((((usqInt)cogMethod1)) + (sizeof(CogBlockMethod)), homeMethod);
		assert(map != 0);
		annotation = ((usqInt) (byteAt(map))) >> AnnotationShift;
		assert(((((usqInt) annotation) >> AnnotationShift) == HasBytecodePC)
		 || ((((usqInt) annotation) >> AnnotationShift) == IsDisplacementX2N));
		while (((annotation = ((usqInt) (byteAt(map))) >> AnnotationShift)) != HasBytecodePC) {
			map -= 1;
		}

		/* skip fiducial; i.e. the map entry for the pc immediately following the method header. */
		map -= 1;
		aMethodObj = (homeMethod->methodObject);
		bcpc = startbcpc - (
#if MULTIPLEBYTECODESETS
	(headerIndicatesAlternateBytecodeSet((homeMethod->methodHeader))
		? AltBlockCreationBytecodeSize
		: BlockCreationBytecodeSize)
#else /* MULTIPLEBYTECODESETS */
	BlockCreationBytecodeSize
#endif /* MULTIPLEBYTECODESETS */
	);
		/* begin bytecodeSetOffsetForHeader: */
		aMethodHeader1 = (homeMethod->methodHeader);
		bsOffset = 
#    if MULTIPLEBYTECODESETS
			(headerIndicatesAlternateBytecodeSet(aMethodHeader1)
						? 256
						: 0)
#    else /* MULTIPLEBYTECODESETS */
			0
#    endif /* MULTIPLEBYTECODESETS */
			;
		byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
		descriptor = generatorAt(byte);
		endbcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc, -1, aMethodObj))
	: 0));
		bcpc = startbcpc;
	}
	nExts = 0;
	while ((((usqInt) (byteAt(map))) >> AnnotationShift) != HasBytecodePC) {
		map -= 1;
	}
	map -= 1;
	while (((mapByte = byteAt(map))) != MapEnd) {

		/* defensive; we exit on bcpc */
		if (mapByte >= FirstAnnotation) {
			annotation = ((usqInt) mapByte) >> AnnotationShift;
			mcpc += (mapByte & DisplacementMask) * 4 /* codeGranularity */;
			if (annotation >= HasBytecodePC) {
				if ((annotation == IsSendCall)
				 && ((((usqInt) ((mapByte = byteAt(map - 1)))) >> AnnotationShift) == IsAnnotationExtension)) {
					annotation += mapByte & DisplacementMask;
					map -= 1;
				}
				while (1) {
					byte = (fetchByteofObject(bcpc, aMethodObj)) + bsOffset;
					descriptor = generatorAt(byte);
					if (isInBlock) {
						if (bcpc >= endbcpc) {
							errCode = 0;
							goto l7;
						}
					}
					else {
						if (((descriptor->isReturn))
						 && (bcpc >= latestContinuation)) {
							errCode = 0;
							goto l7;
						}
						if ((isBranch(descriptor))
						 || ((descriptor->isBlockCreation))) {
							/* begin latestContinuationPCFor:at:exts:in: */
							distance = ((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj);
							targetPC = (bcpc + ((descriptor->numBytes))) + (((distance < 0) ? 0 : distance));
							latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
						}
						latestContinuation = latestContinuation;
					}
					nextBcpc = (bcpc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? (/* begin spanFor:at:exts:in: */
		((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj))
	: 0));
					if (((descriptor->isMapped))
					 || (isInBlock
					 && ((descriptor->isMappedInBlock)))) break;
					bcpc = nextBcpc;
					nExts = ((descriptor->isExtension)
						? nExts + 1
						: 0);
				}
				isBackwardBranch = (isBranch(descriptor))
				 && ((assert(((descriptor->spanFunction)) != null),
				(((descriptor->spanFunction))(descriptor, bcpc, nExts, aMethodObj)) < 0));
				result = pcDataForAnnotationMcpcBcpcMethod(descriptor, ((isBackwardBranch
	? (((sqInt)((usqInt)(annotation) << 1))) + 1
	: ((sqInt)((usqInt)(annotation) << 1)))), (((char *) mcpc)), ((isBackwardBranch
	? bcpc - (2 * nExts)
	: bcpc)), (((void *)cogMethod)));
				if (result != 0) {
					errCode = result;
					goto l7;
				}
				bcpc = nextBcpc;
				nExts = ((descriptor->isExtension)
					? nExts + 1
					: 0);
			}
		}
		else {
			assert(((((usqInt) mapByte) >> AnnotationShift) == IsDisplacementX2N)
			 || ((((usqInt) mapByte) >> AnnotationShift) == IsAnnotationExtension));
			if (mapByte < (((int)((usqInt)(IsAnnotationExtension) << AnnotationShift)))) {
				mcpc += (((sqInt)((usqInt)((mapByte - DisplacementX2N)) << AnnotationShift))) * 4 /* codeGranularity */;
			}
		}
		map -= 1;
	}
	errCode = 0;
	l7:	/* end mapFor:bcpc:performUntil:arg: */;
	if (errCode != 0) {
		assert(errCode == PrimErrNoMemory);
		return -1;
	}
	if (((cogMethod->blockEntryOffset)) != 0) {
		errCode = blockDispatchTargetsForperformarg(cogMethod, pcDataForBlockEntryMethod, ((sqInt)cogMethod));
		if (errCode != 0) {
			assert(errCode == PrimErrNoMemory);
			return -1;
		}
	}
	return introspectionDataIndex;
}


/*	If allocCheckFiller is true, words in newSpace from freeStart to
	scavengeThreshold are filled with their address, and after each call of a
	plugin primitive, the VM checks
	that freeStart points to a word containing the value of freeStart. This is
	a simple
	check for primitives overwriting the ends of an object. */

	/* SimpleStackBasedCogit>>#maybeCompileAllocFillerCheck */
static void
maybeCompileAllocFillerCheck(void)
{
    sqInt address;
    sqInt address1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *jmpOk;

	if (getCheckAllocFiller()) {
		/* begin MoveAw:R: */
		address = freeStartAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction = genoperandoperand(MoveAwR, address, ClassReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperandoperand(MoveMwrR, 0, ClassReg, TempReg);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, ClassReg, TempReg);
		/* begin JumpZero: */
		jmpOk = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(MoveCqR, PrimErrWritePastObject, TempReg);
		/* begin MoveR:Aw: */
		address1 = primFailCodeAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction3 = genoperandoperand(MoveRAw, TempReg, address1);
		jmpTarget(jmpOk, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
}

	/* SimpleStackBasedCogit>>#numSpecialSelectors */
static sqInt
numSpecialSelectors(void)
{
	return 
#  if MULTIPLEBYTECODESETS
		(bytecodeSetOffset == 256
				? AltNumSpecialSelectors
				: NumSpecialSelectors)
#  else /* MULTIPLEBYTECODESETS */
		NumSpecialSelectors
#  endif /* MULTIPLEBYTECODESETS */
		;
}


/*	Collect the branch and send data for the block method starting at
	blockEntryMcpc, storing it into picData.
 */

	/* SimpleStackBasedCogit>>#pcDataForBlockEntry:Method: */
static usqInt NoDbgRegParms
pcDataForBlockEntryMethod(sqInt blockEntryMcpc, sqInt cogMethod)
{
	storePointerUncheckedofObjectwithValue(introspectionDataIndex, introspectionData, nilObject());
	storePointerUncheckedofObjectwithValue(introspectionDataIndex + 1, introspectionData, (((usqInt)(blockEntryMcpc - blockNoContextSwitchOffset) << 1) | 1));
	storePointerUncheckedofObjectwithValue(introspectionDataIndex + 2, introspectionData, nilObject());
	storePointerUncheckedofObjectwithValue(introspectionDataIndex + 3, introspectionData, (((usqInt)blockEntryMcpc << 1) | 1));
	introspectionDataIndex += 4;
	return 0;
}

	/* SimpleStackBasedCogit>>#pcDataFor:Annotation:Mcpc:Bcpc:Method: */
static sqInt NoDbgRegParms
pcDataForAnnotationMcpcBcpcMethod(BytecodeDescriptor *descriptor, sqInt isBackwardBranchAndAnnotation, char *mcpc, sqInt bcpc, void *cogMethodArg)
{
    sqInt actualBcpc;
    sqInt actualMcpc;

	if (!(descriptor)) {

		/* this is the stackCheck offset */
		assert(introspectionDataIndex == 0);
		if (((((CogMethod *) cogMethodArg))->cpicHasMNUCaseOrCMIsFullBlock)) {
			storePointerUncheckedofObjectwithValue(introspectionDataIndex, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 1, introspectionData, (((usqInt)cbNoSwitchEntryOffset << 1) | 1));
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 2, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 3, introspectionData, (((usqInt)cbEntryOffset << 1) | 1));
		}
		else {
			storePointerUncheckedofObjectwithValue(introspectionDataIndex, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 1, introspectionData, (((usqInt)cmEntryOffset << 1) | 1));
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 2, introspectionData, nilObject());
			storePointerUncheckedofObjectwithValue(introspectionDataIndex + 3, introspectionData, (((usqInt)cmNoCheckEntryOffset << 1) | 1));
		}
		storePointerUncheckedofObjectwithValue(introspectionDataIndex + 4, introspectionData, (((usqInt)(bcpc + 1) << 1) | 1));
		storePointerUncheckedofObjectwithValue(introspectionDataIndex + 5, introspectionData, (((((((CogMethod *) cogMethodArg))->stackCheckOffset)) << 1) | 1));
		introspectionDataIndex += 6;
		return 0;
	}
	if ((((usqInt) isBackwardBranchAndAnnotation) >> 1) >= HasBytecodePC) {
		actualBcpc = (isBackwardBranchAndAnnotation & 1
			? bcpc + 1
			: (bcpc + ((descriptor->numBytes))) + 1);
		actualMcpc = (((usqInt)mcpc)) - (((usqInt)cogMethodArg));
		storePointerUncheckedofObjectwithValue(introspectionDataIndex, introspectionData, (((usqInt)actualBcpc << 1) | 1));
		storePointerUncheckedofObjectwithValue(introspectionDataIndex + 1, introspectionData, (((usqInt)actualMcpc << 1) | 1));
		introspectionDataIndex += 2;
	}
	return 0;
}


/*	If there is a generator for the current primitive then answer it;
	otherwise answer nil. */

	/* SimpleStackBasedCogit>>#primitiveGeneratorOrNil */
static PrimitiveDescriptor *
primitiveGeneratorOrNil(void)
{
    PrimitiveDescriptor *primitiveDescriptor;
    static PrimitiveDescriptor primitiveGeneratorTable[MaxCompiledPrimitiveIndex+1] = {
	{ 0, -1 },
	{ genPrimitiveAdd, 1 },
	{ genPrimitiveSubtract, 1 },
	{ genPrimitiveLessThan, 1 },
	{ genPrimitiveGreaterThan, 1 },
	{ genPrimitiveLessOrEqual, 1 },
	{ genPrimitiveGreaterOrEqual, 1 },
	{ genPrimitiveEqual, 1 },
	{ genPrimitiveNotEqual, 1 },
	{ genPrimitiveMultiply, 1 },
	{ genPrimitiveDivide, 1 },
	{ genPrimitiveMod, 1 },
	{ genPrimitiveDiv, 1 },
	{ genPrimitiveQuo, 1 },
	{ genPrimitiveBitAnd, 1 },
	{ genPrimitiveBitOr, 1 },
	{ genPrimitiveBitXor, 1 },
	{ genPrimitiveBitShift, 1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveAt, 1 },
	{ genPrimitiveAtPut, 2 },
	{ genPrimitiveSize, 0 },
	{ genPrimitiveStringAt, 1 },
	{ genPrimitiveStringAtPut, 2 },
	{ genFastPrimFail, -1 },
	{ genFastPrimFail, -1 },
	{ genFastPrimFail, -1 },
	{ genPrimitiveObjectAt, 1 },
	{ 0, -1 },
	{ genPrimitiveNew, 0 },
	{ genPrimitiveNewWithArg, 1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveIdentityHash, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveNewMethod, 2 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitivePerform, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveStringReplace, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveIdentical, 1 },
	{ genPrimitiveClass, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveShallowCopy, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveStringCompareWith, 1 },
	{ genPrimitiveHashMultiply, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveNotIdentical, 1 },
	{ genPrimitiveAsCharacter, -1 },
	{ genPrimitiveImmediateAsInteger, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveIdentityHash, 0 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genFastPrimFail, -1 },
	{ genFastPrimFail, -1 },
	{ 0, -1 },
	{ genPrimitiveClosureValue, 0 },
	{ genPrimitiveClosureValue, 1 },
	{ genPrimitiveClosureValue, 2 },
	{ genPrimitiveClosureValue, 3 },
	{ genPrimitiveClosureValue, 4 },
	{ 0, -1 },
	{ genPrimitiveFullClosureValue, -1 },
	{ 0, -1 },
	{ genPrimitiveFullClosureValue, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ 0, -1 },
	{ genPrimitiveClosureValue, 0 },
	{ genPrimitiveClosureValue, 1 }
};

	if (isQuickPrimitiveIndex(primitiveIndex)) {

		/* an unused one */
		primitiveDescriptor = (&(primitiveGeneratorTable[0]));
		(primitiveDescriptor->primitiveGenerator = quickPrimitiveGeneratorFor(primitiveIndex));
		return primitiveDescriptor;
	}
	if (((primitiveIndex >= 1) && (primitiveIndex <= MaxCompiledPrimitiveIndex))) {
		return (&(primitiveGeneratorTable[primitiveIndex]));
	}
	return null;
}

	/* SimpleStackBasedCogit>>#recordCallOffsetIn: */
void
recordCallOffsetIn(CogMethod *cogMethod)
{
    sqInt offset;
    sqInt *offsetTable;

	offset = ((primSetFunctionLabel->address)) - (((sqInt)cogMethod));
	if ((externalSetPrimOffsets[(cogMethod->cmNumArgs)]) == null) {
		externalSetPrimOffsets[(cogMethod->cmNumArgs)] = offset;
	}
	else {
		assert((externalSetPrimOffsets[(cogMethod->cmNumArgs)]) == offset);
	}
	offsetTable = (isJump(primInvokeInstruction)
		? externalPrimJumpOffsets
		: externalPrimCallOffsets);
	offset = (((primInvokeInstruction->address)) + ((primInvokeInstruction->machineCodeSize))) - (((sqInt)cogMethod));
	if ((offsetTable[(cogMethod->cmNumArgs)]) == null) {
		offsetTable[(cogMethod->cmNumArgs)] = offset;
	}
	else {
		assert((offsetTable[(cogMethod->cmNumArgs)]) == offset);
	}
}

	/* SimpleStackBasedCogit>>#rewritePrimInvocationIn:to: */
void
rewritePrimInvocationInto(CogMethod *cogMethod, void (*primFunctionPointer)(void))
{
    usqInt address;
    sqInt extent;
    sqInt flags;
    sqInt primIndex;

	assert(((cogMethod->cmType)) == CMMethod);
	primIndex = primitiveIndexOfMethodheader((cogMethod->methodObject), (cogMethod->methodHeader));
	flags = primitivePropertyFlags(primIndex);
	if (flags & PrimCallNeedsPrimitiveFunction) {
		storeLiteralbeforeFollowingAddress(backEnd, ((usqInt)primFunctionPointer), (((usqInt)cogMethod)) + (externalSetPrimOffsets[(cogMethod->cmNumArgs)]));
	}
	if (flags & PrimCallMayCallBack) {
		address = (((usqInt)cogMethod)) + (externalPrimJumpOffsets[(cogMethod->cmNumArgs)]);
		extent = rewriteJumpFullAttarget(backEnd, address, ((usqInt)primFunctionPointer));
	}
	else {
		address = (((usqInt)cogMethod)) + (externalPrimCallOffsets[(cogMethod->cmNumArgs)]);
		extent = rewriteCallFullAttarget(backEnd, address, ((usqInt)primFunctionPointer));
	}
	flushICacheFromto(processor, (((usqInt)cogMethod)) + cmNoCheckEntryOffset, (((usqInt)address)) + extent);
}


/*	Answers if the code is installed in a class instantiating objects with the
	format. Used in primitive 
	generation to make a quick path based on where the method is installed.
	This method cannot
	be used as a guarantee as there can be false positive, it's just a
	heuristic. Tries to interpret the last literal of the method as a behavior
	(more than 3 fields, 3rd field a Smi).
	If it can be interpreted as a behavior, answers if instSpec matches the
	format, else answers false. */

	/* SimpleStackBasedCogit>>#seemsToBeInstantiating: */
static sqInt NoDbgRegParms
seemsToBeInstantiating(sqInt format)
{
	return maybeMethodClassOfseemsToBeInstantiating(methodObj, format);
}

	/* SimpleStackBasedCogit>>#v3:Block:Code:Size: */
static sqInt NoDbgRegParms
v3BlockCodeSize(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	assert(nExts <= 0);
	return (((sqInt)((usqInt)((fetchByteofObject(pc + 2, aMethodObj))) << 8))) + (fetchByteofObject(pc + 3, aMethodObj));
}


/*	Answer the distance of a two byte forward long jump. */

	/* SimpleStackBasedCogit>>#v3:LongForward:Branch:Distance: */
static sqInt NoDbgRegParms
v3LongForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	assert(nExts == 0);
	return (((sqInt)((usqInt)(((fetchByteofObject(pc, aMethodObj)) & 3)) << 8))) + (fetchByteofObject(pc + 1, aMethodObj));
}


/*	Answer the distance of a two byte forward long jump. */

	/* SimpleStackBasedCogit>>#v3:Long:Branch:Distance: */
static sqInt NoDbgRegParms
v3LongBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	assert(nExts == 0);
	return (((sqInt)((usqInt)((((fetchByteofObject(pc, aMethodObj)) & 7) - 4)) << 8))) + (fetchByteofObject(pc + 1, aMethodObj));
}


/*	N.B. This serves for both BlueBook/V3 and V4 short jumps. */

	/* SimpleStackBasedCogit>>#v3:ShortForward:Branch:Distance: */
static sqInt NoDbgRegParms
v3ShortForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	assert(nExts == 0);
	return ((fetchByteofObject(pc, aMethodObj)) & 7) + 1;
}


/*	253		11111101 eei i i kkk	jjjjjjjj		Push Closure Num Copied iii (+ Ext A
	// 16 * 8) Num Args kkk (+ Ext A \\ 16 * 8) BlockSize jjjjjjjj (+ Ext B *
	256). ee = num extensions
 */

	/* SimpleStackBasedCogit>>#v4:Block:Code:Size: */
static sqInt NoDbgRegParms
v4BlockCodeSize(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
    sqInt byte;
    sqInt byteOne;
    sqInt extAValue;
    sqInt extBValue;
    sqInt extBValue1;
    sqInt extByte;
    sqInt pc1;


	/* If nExts < 0 it isn't known and we rely on the number of extensions encoded in the eeiiikkk byte. */
	byteOne = fetchByteofObject(pc + 1, aMethodObj);
	assert((nExts < 0)
	 || (nExts == (((usqInt) byteOne) >> 6)));
	/* begin parseV4Exts:priorTo:in:into: */
	extAValue = (extBValue1 = 0);
	pc1 = (pc - (((usqInt) byteOne) >> 6)) - (((usqInt) byteOne) >> 6);
	while (pc1 < pc) {
		byte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		extByte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		assert((byte == 224)
		 || (byte == 225));
		if (byte == 224) {
			extAValue = (((usqInt) extAValue << 8)) + extByte;
		}
		else {
			extBValue1 = ((extBValue1 == 0)
			 && (extByte > 0x7F)
				? extByte - 256
				: (((usqInt) extBValue1 << 8)) + extByte);
		}
	}
	extBValue = extBValue1;
	return (fetchByteofObject(pc + 2, aMethodObj)) + (((sqInt)((usqInt)(extBValue) << 8)));
}


/*	242		11110010	i i i i i i i i	Jump i i i i i i i i (+ Extend B * 256,
	where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
 */
/*	243		11110011	i i i i i i i i	Pop and Jump 0n True i i i i i i i i (+
	Extend A * 256)
 */
/*	244		11110100	i i i i i i i i	Pop and Jump 0n False i i i i i i i i (+
	Extend A * 256)
 */

	/* SimpleStackBasedCogit>>#v4:LongForward:Branch:Distance: */
static sqInt NoDbgRegParms
v4LongForwardBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
    sqInt byte;
    sqInt extAValue;
    sqInt extBValue;
    sqInt extBValue1;
    sqInt extByte;
    sqInt pc1;

	assert(nExts >= 0);
	/* begin parseV4Exts:priorTo:in:into: */
	extAValue = (extBValue1 = 0);
	pc1 = (pc - nExts) - nExts;
	while (pc1 < pc) {
		byte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		extByte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		assert((byte == 224)
		 || (byte == 225));
		if (byte == 224) {
			extAValue = (((usqInt) extAValue << 8)) + extByte;
		}
		else {
			extBValue1 = ((extBValue1 == 0)
			 && (extByte > 0x7F)
				? extByte - 256
				: (((usqInt) extBValue1 << 8)) + extByte);
		}
	}
	extBValue = extBValue1;
	return (fetchByteofObject(pc + 1, aMethodObj)) + (((sqInt)((usqInt)(extBValue) << 8)));
}


/*	242		11110010	i i i i i i i i	Jump i i i i i i i i (+ Extend B * 256,
	where bbbbbbbb = sddddddd, e.g. -32768 = i=0, a=0, s=1)
 */

	/* SimpleStackBasedCogit>>#v4:Long:Branch:Distance: */
static sqInt NoDbgRegParms
v4LongBranchDistance(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
    sqInt byte;
    sqInt extAValue;
    sqInt extBValue;
    sqInt extBValue1;
    sqInt extByte;
    sqInt pc1;

	assert(nExts >= 0);
	/* begin parseV4Exts:priorTo:in:into: */
	extAValue = (extBValue1 = 0);
	pc1 = (pc - nExts) - nExts;
	while (pc1 < pc) {
		byte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		extByte = fetchByteofObject(pc1, aMethodObj);
		pc1 += 1;
		assert((byte == 224)
		 || (byte == 225));
		if (byte == 224) {
			extAValue = (((usqInt) extAValue << 8)) + extByte;
		}
		else {
			extBValue1 = ((extBValue1 == 0)
			 && (extByte > 0x7F)
				? extByte - 256
				: (((usqInt) extBValue1 << 8)) + extByte);
		}
	}
	extBValue = extBValue1;
	return (fetchByteofObject(pc + 1, aMethodObj)) + (((sqInt)((usqInt)(extBValue) << 8)));
}

	/* SimpleStackBasedCogit>>#voidCogCompiledCode */
void
voidCogCompiledCode(void)
{
    sqInt i;

	clearCogCompiledCode();
	for (i = 0; i <= MaxNumArgs; i += 1) {
		externalPrimJumpOffsets[i] = null;
		externalPrimCallOffsets[i] = null;
		externalSetPrimOffsets[i] = null;
	}
}

	/* SistaMethodZone>>#getCogCodeZoneThreshold */
double
getCogCodeZoneThreshold(void)
{
	return thresholdRatio;
}

	/* SistaMethodZone>>#manageFrom:to: */
static void NoDbgRegParms
manageFromto(sqInt theStartAddress, sqInt theLimitAddress)
{
	mzFreeStart = (baseAddress = theStartAddress);
	youngReferrers = (limitAddress = theLimitAddress);
	openPICList = null;
	methodBytesFreedSinceLastCompaction = 0;
	methodCount = 0;
	/* begin computeAllocationThreshold */
	allocationThreshold = ((((((usqInt)((limitAddress - baseAddress) * thresholdRatio))) + (8 /* zoneAlignment */ - 1)) & ~7)) + baseAddress;
}

	/* SistaMethodZone>>#setCogCodeZoneThreshold: */
sqInt
setCogCodeZoneThreshold(double ratio)
{
	if (!((ratio >= 0.1)
		 && (ratio <= 1.0))) {
		return PrimErrBadArgument;
	}
	thresholdRatio = ratio;
	/* begin computeAllocationThreshold */
	allocationThreshold = ((((((usqInt)((limitAddress - baseAddress) * thresholdRatio))) + (8 /* zoneAlignment */ - 1)) & ~7)) + baseAddress;
	return 0;
}


/*	Add a blockStart for an embedded block. For a binary tree walk block
	dispatch blocks must be compiled in pc/depth-first order but are scanned
	in breadth-first
	order, so do an insertion sort (which of course is really a bubble sort
	because we
	have to move everything higher to make room). */

	/* StackToRegisterMappingCogit>>#addBlockStartAt:numArgs:numCopied:span: */
static BlockStart * NoDbgRegParms
addBlockStartAtnumArgsnumCopiedspan(sqInt bytecodepc, sqInt numArgs, sqInt numCopied, sqInt span)
{
    BlockStart *blockStart;
    sqInt i;
    sqInt j;


	/* Transcript ensureCr; nextPutAll: 'addBlockStartAt: '; print: bytecodepc; cr; flush. */
	if (blockCount > 0) {
		i = blockCount - 1;
		while (1) {

			/* check for repeat addition during recompilation due to initialNil miscount. */
			blockStart = (&(blockStarts[i]));
			if (((blockStart->startpc)) == bytecodepc) {
				return blockStart;
			}
			if (!((((blockStart->startpc)) > bytecodepc)
			 && (i > 0))) break;
			i -= 1;
		}
		for (j = blockCount; j >= (i + 1); j += -1) {
			blockStarts[j] = (blockStarts[j - 1]);
		}
		blockStart = (&(blockStarts[i + 1]));
	}
	else {
		blockStart = (&(blockStarts[blockCount]));
	}
	blockCount += 1;
	(blockStart->startpc = bytecodepc);
	(blockStart->numArgs = numArgs);
	(blockStart->numCopied = numCopied);
	(blockStart->numInitialNils = 0);
	(blockStart->stackCheckLabel = null);
	(blockStart->hasInstVarRef = 0);
	(blockStart->span = span);
	return blockStart;
}


/*	e.g.	Receiver				Receiver	or	Receiver				Receiver	(RISC)
	Selector/Arg0	=>		Arg1			Selector/Arg0	=>		Arg1
	Arg1					Arg2			Arg1					Arg2
	Arg2					Arg3			Arg2			sp->	Arg3
	Arg3			sp->	retpc	sp->	Arg3
	sp->	retpc */
/*	Generate code to adjust the possibly stacked arguments immediately
	before jumping to a method looked up by a perform primitive. */

	/* StackToRegisterMappingCogit>>#adjustArgumentsForPerform: */
static void NoDbgRegParms
adjustArgumentsForPerform(sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction3;
    sqInt index;
    sqInt literal;
    sqInt literal1;
    sqInt literal6;
    sqInt literal7;
    sqInt literal8;

	assert((numRegArgs()) <= 2);
	assert(numArgs >= 1);
	if (numArgs <= 2 /* numRegArgs */) {
		if (numArgs == 2) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, Arg1Reg, Arg0Reg);
		}
		return;
	}
	if ((2 /* numRegArgs */ + 1) == numArgs) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMwrR, 0, SPReg, Arg1Reg);
		/* begin checkQuickConstant:forInstruction: */
		literal = BytesPerWord;
		anInstruction1 = genoperandoperandoperand(MoveMwrR, BytesPerWord, SPReg, Arg0Reg);
		/* begin checkQuickConstant:forInstruction: */
		literal1 = (numArgs + 1) * BytesPerWord;
		anInstruction3 = genoperandoperand(AddCqR, (numArgs + 1) * BytesPerWord, SPReg);
		return;
	}
	for (index = (numArgs - 2); index >= 0; index += -1) {
		/* begin checkQuickConstant:forInstruction: */
		literal6 = index * BytesPerWord;
		anInstruction10 = genoperandoperandoperand(MoveMwrR, index * BytesPerWord, SPReg, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		literal7 = (index + 1) * BytesPerWord;
		anInstruction11 = genoperandoperandoperand(MoveRMwr, TempReg, (index + 1) * BytesPerWord, SPReg);
	}
	/* begin checkQuickConstant:forInstruction: */
	literal8 = BytesPerWord;
	anInstruction12 = genoperandoperand(AddCqR, BytesPerWord, SPReg);
}


/*	if there's a free register, use it */

	/* StackToRegisterMappingCogit>>#allocateFloatRegNotConflictingWith: */
static sqInt NoDbgRegParms
allocateFloatRegNotConflictingWith(sqInt regMask)
{
    sqInt reg;

	reg = availableFloatRegisterOrNoneFor(backEnd, (liveFloatRegisters()) | regMask);
	if (reg == NoReg) {

		/* No free register, choose one that does not conflict with regMask */
		reg = freeAnyFloatRegNotConflictingWith(regMask);
	}
	return reg;
}


/*	If the stack entry is already in a register not conflicting with regMask,
	answers it,
	else allocate a new register not conflicting with reg mask
 */

	/* StackToRegisterMappingCogit>>#allocateRegForStackEntryAt:notConflictingWith: */
static sqInt NoDbgRegParms
allocateRegForStackEntryAtnotConflictingWith(sqInt index, sqInt regMask)
{
    sqInt mask;
    CogSimStackEntry *stackEntry;

	stackEntry = ssValue(index);
	mask = registerMaskOrNone(stackEntry);
	if ((mask != 0)
	 && ((mask & regMask) == 0)) {
		flag("TODO");
		return registerOrNone(stackEntry);
	}
	return allocateRegNotConflictingWith(regMask);
}


/*	if there's a free register, use it */

	/* StackToRegisterMappingCogit>>#allocateRegNotConflictingWith: */
static sqInt NoDbgRegParms
allocateRegNotConflictingWith(sqInt regMask)
{
    sqInt reg;

	reg = availableRegisterOrNoneFor(backEnd, (liveRegisters()) | regMask);
	if (reg == NoReg) {

		/* No free register, choose one that does not conflict with regMask */
		reg = freeAnyRegNotConflictingWith(regMask);
	}
	if (reg == ReceiverResultReg) {

		/* If we've allocated RcvrResultReg, it's not live anymore */
		voidReceiverResultRegContainsSelf();
	}
	return reg;
}

	/* StackToRegisterMappingCogit>>#anyReferencesToRegister:inTopNItems: */
static sqInt NoDbgRegParms
anyReferencesToRegisterinTopNItems(sqInt reg, sqInt n)
{
    sqInt i;
    sqInt regMask;

	/* begin registerMaskFor: */
	regMask = 1U << reg;
	for (i = simStackPtr; i >= ((simStackPtr - n) + 1); i += -1) {
		if ((registerMask(simStackAt(i))) & regMask) {
			return 1;
		}
	}
	return 0;
}


/*	Store the smalltalk pointers */

	/* StackToRegisterMappingCogit>>#beginHighLevelCall: */
static void NoDbgRegParms
beginHighLevelCall(sqInt alignment)
{
    sqInt actualAlignment;
    sqInt address;
    sqInt address1;
    sqInt address2;
    sqInt address3;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    sqInt i;
    sqInt mask;
    sqInt offset;

	/* begin ssFlushAll */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= simStackPtr) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = simStackPtr + 1;
	}
	voidReceiverResultRegContainsSelf();
	/* begin MoveR:Aw: */
	address1 = stackPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction2 = genoperandoperand(MoveRAw, SPReg, address1);
	/* begin MoveR:Aw: */
	address2 = framePointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction3 = genoperandoperand(MoveRAw, FPReg, address2);
	/* begin MoveAw:R: */
	address = instructionPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveAwR, address, LinkReg);
	/* begin MoveAw:R: */
	address3 = cStackPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction4 = genoperandoperand(MoveAwR, address3, SPReg);
	/* begin MoveMw:r:R: */
	offset = frameOffsetOfNativeFramePointer();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction5 = genoperandoperandoperand(MoveMwrR, offset, FPReg, FPReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction6 = genoperandoperand(SubCqR, 1, FPReg);
	actualAlignment = ((alignment < BytesPerWord) ? BytesPerWord : alignment);
	if (actualAlignment > BytesPerWord) {
		mask = -actualAlignment;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(AndCqR, mask, SPReg);
	}
	currentCallCleanUpSize = 0;
}


/*	This is a static version of ceCallCogCodePopReceiverArg0Regs
	for break-pointing when debugging in C. */
/*	This exists only for break-pointing. */

	/* StackToRegisterMappingCogit>>#callCogCodePopReceiverArg0Regs */
void
callCogCodePopReceiverArg0Regs(void)
{
	realCECallCogCodePopReceiverArg0Regs();
}


/*	This is a static version of ceCallCogCodePopReceiverArg1Arg0Regs
	for break-pointing when debugging in C. */
/*	This exists only for break-pointing. */

	/* StackToRegisterMappingCogit>>#callCogCodePopReceiverArg1Arg0Regs */
void
callCogCodePopReceiverArg1Arg0Regs(void)
{
	realCECallCogCodePopReceiverArg1Arg0Regs();
}

	/* StackToRegisterMappingCogit>>#callSwitchToCStack */
static sqInt
callSwitchToCStack(void)
{
    sqInt address;
    AbstractInstruction *anInstruction;

	/* begin MoveAw:R: */
	address = cFramePointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveAwR, address, FPReg);
	return 0;
}


/*	Restore the link register */

	/* StackToRegisterMappingCogit>>#callSwitchToSmalltalkStack */
static void
callSwitchToSmalltalkStack(void)
{
    sqInt address;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt quickConstant;

	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	/* begin MoveAw:R: */
	address = instructionPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction1 = genoperandoperand(MoveAwR, address, LinkReg);
	genLoadStackPointers(backEnd);
}


/*	Loop over bytecodes, dispatching to the generator for each bytecode,
	handling fixups in due course.
 */

	/* StackToRegisterMappingCogit>>#compileAbstractInstructionsFrom:through: */
static sqInt NoDbgRegParms
compileAbstractInstructionsFromthrough(sqInt start, sqInt end)
{
    BytecodeDescriptor *descriptor;
    BytecodeFixup *fixup;
    sqInt generateBranchAround;
    sqInt nExts;
    sqInt nextOpcodeIndex;
    sqInt result;

	traceSimStack();
	bytecodePC = start;
	nExts = (result = 0);
	descriptor = null;
	deadCode = 0;
	while (1) {
		maybeHaltIfDebugPC();
		mergeWithFixupIfRequired((fixup = fixupAt(bytecodePC)));
		descriptor = loadBytesAndGetDescriptor();
		nextOpcodeIndex = opcodeIndex;
		result = (deadCode
			? mapDeadDescriptorIfNeeded(descriptor)
			: ((descriptor->generator))());
		if (result == 0) {
			/* begin assertExtsAreConsumed: */
			if (!((descriptor->isExtension))) {
				assert((extA == 0)
				 && ((extB == 0)
				 && (numExtB == 0)));
			}
		}
		traceDescriptor(descriptor);
		traceSimStack();
		/* begin patchFixupTargetIfNeeded:nextOpcodeIndex: */
		if ((((((usqInt)((fixup->targetInstruction)))) >= NeedsNonMergeFixupFlag) && ((((usqInt)((fixup->targetInstruction)))) <= NeedsMergeFixupFlag))) {

			/* There is a fixup for this bytecode.  It must point to the first generated
			   instruction for this bytecode.  If there isn't one we need to add a label. */
			if (opcodeIndex == nextOpcodeIndex) {
				/* begin Label */
				genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
			(fixup->targetInstruction = abstractInstructionAt(nextOpcodeIndex));
		}
		/* begin maybeDumpLiterals: */
		if (((isBranch(descriptor))
		 && (!(((descriptor->isBranchTrue))
		 || ((descriptor->isBranchFalse)))))
		 || ((descriptor->isReturn))) {
			/* begin dumpLiterals: */
			generateBranchAround = !(((isBranch(descriptor))
			 && (!(((descriptor->isBranchTrue))
			 || ((descriptor->isBranchFalse)))))
			 || ((descriptor->isReturn)));
		}
		/* begin nextBytecodePCFor:exts: */
		bytecodePC = (bytecodePC + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, bytecodePC, nExts, methodObj)
	: 0));
		if (!((result == 0)
		 && (bytecodePC <= end))) break;
		nExts = ((descriptor->isExtension)
			? nExts + 1
			: 0);
	}
	/* begin checkEnoughOpcodes */
	if (opcodeIndex > numAbstractOpcodes) {
		error("Cog JIT internal error. Too many abstract opcodes.  Num opcodes heuristic is too optimistic.");
	}
	return result;
}

	/* StackToRegisterMappingCogit>>#compileBlockBodies */
static sqInt
compileBlockBodies(void)
{
    BlockStart *blockStart;
    sqInt compiledBlocksCount;
    sqInt initialCounterIndex;
    sqInt initialOpcodeIndex;
    sqInt initialStackPtr;
    sqInt (* const pushNilSizeFunction)(sqInt,sqInt) = squeakV3orSistaV1PushNilSizenumInitialNils;
    sqInt result;
    sqInt savedNeedsFrame;
    sqInt savedNumArgs;
    sqInt savedNumTemps;

	assert(blockCount > 0);
	savedNeedsFrame = needsFrame;
	savedNumArgs = methodOrBlockNumArgs;
	savedNumTemps = methodOrBlockNumTemps;
	inBlock = InVanillaBlock;
	compiledBlocksCount = 0;
	while (compiledBlocksCount < blockCount) {
		compilationPass = 1;
		blockStart = blockStartAt(compiledBlocksCount);
		if (((result = scanBlock(blockStart))) < 0) {
			return result;
		}
		initialOpcodeIndex = opcodeIndex;

		/* for SistaCogit */
		initialCounterIndex = 0 /* maybeCounterIndex */;
		while (1) {
			compileBlockEntry(blockStart);
			initialStackPtr = simStackPtr;
			if (((result = compileAbstractInstructionsFromthrough(((blockStart->startpc)) + (pushNilSizeFunction(methodObj, ((blockStart->numInitialNils)))), (((blockStart->startpc)) + ((blockStart->span))) - 1))) < 0) {
				return result;
			}
			if (initialStackPtr == simStackPtr) break;
			assert((initialStackPtr > simStackPtr)
			 || (deadCode));

			/* for asserts */
			compilationPass += 1;
			(blockStart->numInitialNils = (((blockStart->numInitialNils)) + simStackPtr) - initialStackPtr);
			(((blockStart->fakeHeader))->dependent = null);
			reinitializeFixupsFromthrough(((blockStart->startpc)) + ((blockStart->numInitialNils)), (((blockStart->startpc)) + ((blockStart->span))) - 1);
			bzero(abstractOpcodes + initialOpcodeIndex,
									(opcodeIndex - initialOpcodeIndex) * sizeof(AbstractInstruction));
			opcodeIndex = initialOpcodeIndex;
					}
		compiledBlocksCount += 1;
	}
	needsFrame = savedNeedsFrame;
	methodOrBlockNumArgs = savedNumArgs;
	methodOrBlockNumTemps = savedNumTemps;
	return 0;
}


/*	Build a frame for a block activation. See CoInterpreter
	class>>initializeFrameIndices. closure (in ReceiverResultReg)
	arg0
	...
	argN
	caller's saved ip/this stackPage (for a base frame)
	fp->	saved fp
	method
	context (uninitialized?)
	receiver
	first temp
	...
	sp->	Nth temp
	Avoid use of SendNumArgsReg which is the flag determining whether
	context switch is allowed on stack-overflow. */
/*	Build a frame for a block activation. See CoInterpreter
	class>>initializeFrameIndices. Override to push the register receiver and
	register arguments, if any, and to correctly
	initialize the explicitly nilled/pushed temp entries (they are /not/ of
	type constant nil). */

	/* StackToRegisterMappingCogit>>#compileBlockFrameBuild: */
static void NoDbgRegParms
compileBlockFrameBuild(BlockStart *blockStart)
{
    AbstractInstruction *abstractInstruction;
    sqInt address;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction * cascade0;
    sqInt constant;
    sqInt constant1;
    sqInt i;
    sqInt ign;

	/* begin annotateBytecode: */
	abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	(abstractInstruction->annotation = HasBytecodePC);
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	/* begin PushR: */
	genoperand(PushR, FPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SPReg, FPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, ClassReg);
	cascade0 = (blockStart->fakeHeader);
	addDependent(cascade0, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)((blockStart->fakeHeader))), genoperand(PushCw, ((sqInt)((blockStart->fakeHeader)))))));
	/* begin setLabelOffset: */
	((cascade0->operands))[1] = MFMethodFlagIsBlockFlag;
	annotateobjRef(gPushCw(nilObject()), nilObject());
	if ((blockStart->hasInstVarRef)) {

		/* Use ReceiverResultReg for Context to agree with store check trampoline */
		genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ClassReg, ReceiverResultReg);
		genLoadSlotsourceRegdestReg(ReceiverIndex, ReceiverResultReg, Arg0Reg);
		genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(Arg0Reg, TempReg, ReceiverIndex, ReceiverResultReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, Arg0Reg, ReceiverResultReg);
	}
	else {
		genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ClassReg, Arg0Reg);
		genLoadSlotsourceRegdestReg(ReceiverIndex, Arg0Reg, ReceiverResultReg);
	}
	/* begin PushR: */
	genoperand(PushR, ReceiverResultReg);
	for (i = 0; i < ((blockStart->numCopied)); i += 1) {
		genLoadSlotsourceRegdestReg(i + ClosureFirstCopiedValueIndex, ClassReg, TempReg);
		/* begin PushR: */
		genoperand(PushR, TempReg);
	}
	/* begin MoveAw:R: */
	address = stackLimitAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction2 = genoperandoperand(MoveAwR, address, TempReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, TempReg, SPReg);
	/* begin JumpBelow: */
	genConditionalBranchoperand(JumpBelow, ((sqInt)stackOverflowCall));
	(blockStart->stackCheckLabel = annotateBytecode(genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	methodOrBlockNumTemps = (((blockStart->numArgs)) + ((blockStart->numCopied))) + ((blockStart->numInitialNils));
	initSimStackForFramefulMethod((blockStart->startpc));
	if (((blockStart->numInitialNils)) > 0) {
		if (((blockStart->numInitialNils)) > 1) {
			/* begin genMoveNilR: */
			constant = nilObject();
			if (shouldAnnotateObjectReference(constant)) {
				annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, TempReg)), constant);
			}
			else {
				/* begin checkQuickConstant:forInstruction: */
				anInstruction = genoperandoperand(MoveCqR, constant, TempReg);
			}
			for (ign = 1; ign <= ((blockStart->numInitialNils)); ign += 1) {
				/* begin PushR: */
				genoperand(PushR, TempReg);
			}
		}
		else {
			/* begin genPushConstant: */
			constant1 = nilObject();
			if (shouldAnnotateObjectReference(constant1)) {
				annotateobjRef(checkLiteralforInstruction(constant1, genoperand(PushCw, constant1)), constant1);
			}
			else {
				/* begin checkQuickConstant:forInstruction: */
				anInstruction1 = genoperand(PushCq, constant1);
			}
		}
	}
}


/*	Make sure ReceiverResultReg holds the receiver, loaded from the closure,
	which is what is initially in ReceiverResultReg. We must annotate the
	first instruction in vanilla blocks so that
	findMethodForStartBcpc:inHomeMethod: can function. We need two annotations
	because the first is a fiducial. */
/*	Make sure ReceiverResultReg holds the receiver, loaded from
	the closure, which is what is initially in ReceiverResultReg */

	/* StackToRegisterMappingCogit>>#compileBlockFramelessEntry: */
static void NoDbgRegParms
compileBlockFramelessEntry(BlockStart *blockStart)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;

	methodOrBlockNumTemps = (((blockStart->numArgs)) + ((blockStart->numCopied))) + ((blockStart->numInitialNils));
	initSimStackForFramelessBlock((blockStart->startpc));
	if (!(((blockStart->entryLabel)) == null)) {
		/* begin annotateBytecode: */
		abstractInstruction = (blockStart->entryLabel);
		(abstractInstruction->annotation = HasBytecodePC);
		/* begin annotateBytecode: */
		abstractInstruction1 = (blockStart->entryLabel);
		(abstractInstruction1->annotation = HasBytecodePC);
	}
	if ((blockStart->hasInstVarRef)) {

		/* Use ReceiverResultReg for Context to agree with store check trampoline */
		genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ReceiverResultReg, ReceiverResultReg);
		genLoadSlotsourceRegdestReg(ReceiverIndex, ReceiverResultReg, Arg0Reg);
		genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(Arg0Reg, TempReg, ReceiverIndex, ReceiverResultReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, Arg0Reg, ReceiverResultReg);
	}
	else {
		genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ReceiverResultReg, TempReg);
		genLoadSlotsourceRegdestReg(ReceiverIndex, TempReg, ReceiverResultReg);
	}
}

	/* StackToRegisterMappingCogit>>#compileCogFullBlockMethod: */
static CogMethod * NoDbgRegParms
compileCogFullBlockMethod(sqInt numCopied)
{
    sqInt allocBytes;
    sqInt fixupBytes;
    sqInt numBlocks;
    sqInt numBytecodes;
    sqInt numberOfAbstractOpcodes;
    sqInt numCleanBlocks;
    sqInt opcodeBytes;
    sqInt result;

	methodOrBlockNumTemps = tempCountOf(methodObj);
	hasYoungReferent = isYoungObject(methodObj);
	methodOrBlockNumArgs = argumentCountOf(methodObj);
	inBlock = InFullBlock;
	postCompileHook = null;
	maxLitIndex = -1;
	assert((primitiveIndexOf(methodObj)) == 0);

	/* initial estimate.  Actual endPC is determined in scanMethod. */
	initialPC = startPCOfMethod(methodObj);
	endPC = numBytesOf(methodObj);
	numBytecodes = (endPC - initialPC) + 1;
	primitiveIndex = 0;
	/* begin allocateOpcodes:bytecodes:ifFail: */
	numberOfAbstractOpcodes = (numBytecodes + 10) * 10 /* estimateOfAbstractOpcodesPerBytecodes */;
	numAbstractOpcodes = numberOfAbstractOpcodes;
	opcodeBytes = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupBytes = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;

	/* Document the fact that the MaxStackAllocSize ensures that the number of abstract
	   opcodes fits in a 16 bit integer (e.g. CogBytecodeFixup's instructionIndex). */
	allocBytes = opcodeBytes + fixupBytes;
	assert((((sizeof(CogAbstractInstruction)) + (sizeof(CogBytecodeFixup))) * 49152) > MaxStackAllocSize);
	if (allocBytes > MaxStackAllocSize) {
		return ((CogMethod *) MethodTooBig);
		goto l1;
	}
	abstractOpcodes = alloca(allocBytes);
	bzero(abstractOpcodes, allocBytes);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeBytes));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	l1:	/* end allocateOpcodes:bytecodes:ifFail: */;
	flag("TODO");
	if (((numBlocks = scanMethod())) < 0) {
		return ((CogMethod *) numBlocks);
	}
	assert(numBlocks == 0);
	numCleanBlocks = scanForCleanBlocks();
	assert(numCleanBlocks == 0);
	allocateBlockStarts(numBlocks + numCleanBlocks);
	blockCount = 0;
	if (numCleanBlocks > 0) {
		addCleanBlockStarts();
	}
	if (!(maybeAllocAndInitIRCs())) {

		/* Inaccurate error code, but it'll do.  This will likely never fail. */
		return ((CogMethod *) InsufficientCodeSpace);
	}
	blockEntryLabel = null;
	(methodLabel->dependent = null);
	if (((result = compileEntireFullBlockMethod(numCopied))) < 0) {
		return ((CogMethod *) result);
	}
	return generateCogFullBlock();
}

	/* StackToRegisterMappingCogit>>#compileCogMethod: */
static CogMethod * NoDbgRegParms
compileCogMethod(sqInt selector)
{
    sqInt allocBytes;
    int extra;
    sqInt fixupBytes;
    sqInt numBlocks;
    sqInt numBytecodes;
    sqInt numberOfAbstractOpcodes;
    sqInt numCleanBlocks;
    sqInt opcodeBytes;
    sqInt result;

	methodOrBlockNumTemps = tempCountOf(methodObj);
	hasYoungReferent = (isYoungObject(methodObj))
	 || (isYoung(selector));
	methodOrBlockNumArgs = argumentCountOf(methodObj);
	inBlock = 0;
	postCompileHook = null;
	maxLitIndex = -1;
	extra = ((((primitiveIndex = primitiveIndexOf(methodObj))) > 0)
	 && (!(isQuickPrimitiveIndex(primitiveIndex)))
		? 30
		: 10);

	/* initial estimate.  Actual endPC is determined in scanMethod. */
	initialPC = startPCOfMethod(methodObj);
	endPC = (isQuickPrimitiveIndex(primitiveIndex)
		? initialPC - 1
		: numBytesOf(methodObj));
	numBytecodes = (endPC - initialPC) + 1;
	/* begin allocateOpcodes:bytecodes:ifFail: */
	numberOfAbstractOpcodes = (numBytecodes + extra) * 10 /* estimateOfAbstractOpcodesPerBytecodes */;
	numAbstractOpcodes = numberOfAbstractOpcodes;
	opcodeBytes = (sizeof(CogAbstractInstruction)) * numAbstractOpcodes;
	fixupBytes = (sizeof(CogBytecodeFixup)) * numAbstractOpcodes;

	/* Document the fact that the MaxStackAllocSize ensures that the number of abstract
	   opcodes fits in a 16 bit integer (e.g. CogBytecodeFixup's instructionIndex). */
	allocBytes = opcodeBytes + fixupBytes;
	assert((((sizeof(CogAbstractInstruction)) + (sizeof(CogBytecodeFixup))) * 49152) > MaxStackAllocSize);
	if (allocBytes > MaxStackAllocSize) {
		return ((CogMethod *) MethodTooBig);
		goto l1;
	}
	abstractOpcodes = alloca(allocBytes);
	bzero(abstractOpcodes, allocBytes);
	fixups = ((void *)((((usqInt)abstractOpcodes)) + opcodeBytes));
	zeroOpcodeIndexForNewOpcodes();
	labelCounter = 0;
	l1:	/* end allocateOpcodes:bytecodes:ifFail: */;
	if (((numBlocks = scanMethod())) < 0) {
		return ((CogMethod *) numBlocks);
	}
	numCleanBlocks = scanForCleanBlocks();
	if (methodFoundInvalidPostScan()) {
		return ((CogMethod *) ShouldNotJIT);
	}
	allocateBlockStarts(numBlocks + numCleanBlocks);
	blockCount = 0;
	if (numCleanBlocks > 0) {
		addCleanBlockStarts();
	}
	if (!(maybeAllocAndInitIRCs())) {

		/* Inaccurate error code, but it'll do.  This will likely never fail. */
		return ((CogMethod *) InsufficientCodeSpace);
	}
	blockEntryLabel = null;
	(methodLabel->dependent = null);
	if (((result = compileEntireMethod())) < 0) {
		return ((CogMethod *) result);
	}
	return generateCogMethod(selector);
}


/*	Compile the abstract instructions for the entire method, including blocks. */
/*	Compile the abstract instructions for the entire method, including blocks. */

	/* StackToRegisterMappingCogit>>#compileEntireMethod */
static sqInt
compileEntireMethod(void)
{
    sqInt result;

	regArgsHaveBeenPushed = 0;
	/* begin preenMethodLabel */
	(((((AbstractInstruction *) methodLabel))->operands))[1] = 0;
	compileAbort();
	compileEntry();
	if (((result = compilePrimitive())) < 0) {
		return result;
	}
	compileFrameBuild();
	if (((result = compileMethodBody())) < 0) {
		return result;
	}
	if (blockCount == 0) {
		return 0;
	}
	if (((result = compileBlockBodies())) < 0) {
		return result;
	}
	return compileBlockDispatch();
}


/*	Build a frame for a CogMethod activation. See CoInterpreter
	class>>initializeFrameIndices. receiver (in ReceiverResultReg)
	arg0
	...
	argN
	caller's saved ip/this stackPage (for a base frame)
	fp->	saved fp
	method
	context (uninitialized?)
	receiver
	first temp
	...
	sp->	Nth temp
	If there is a primitive and an error code the Nth temp is the error code.
	Ensure SendNumArgsReg is set early on (incidentally to nilObj) because
	it is the flag determining whether context switch is allowed on
	stack-overflow.  */
/*	Build a frame for a CogMethod activation. See CoInterpreter
	class>>initializeFrameIndices. Override to push the register receiver and
	register arguments, if any. */

	/* StackToRegisterMappingCogit>>#compileFrameBuild */
static void
compileFrameBuild(void)
{
    sqInt address;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction3;
    sqInt constant;
    sqInt i;
    sqInt iLimiT;
    AbstractInstruction *jumpSkip;

	
#  if IMMUTABILITY
	if (useTwoPaths) {
		compileTwoPathFrameBuild();
		return;
	}
#  endif /* IMMUTABILITY */
	if (!needsFrame) {
		if (useTwoPaths) {
			compileTwoPathFramelessInit();
		}
		initSimStackForFramelessMethod(initialPC);
		return;
	}
	assert(!(useTwoPaths));
	genPushRegisterArgs();
	if (!needsFrame) {
		return;
	}
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	/* begin PushR: */
	genoperand(PushR, FPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SPReg, FPReg);
	addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperand(PushCw, ((sqInt)methodLabel)))));
	/* begin genMoveNilR: */
	constant = nilObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, SendNumArgsReg)), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, SendNumArgsReg);
	}
	/* begin PushR: */
	genoperand(PushR, SendNumArgsReg);
	/* begin PushR: */
	genoperand(PushR, ReceiverResultReg);
	for (i = (methodOrBlockNumArgs + 1), iLimiT = (temporaryCountOfMethodHeader(methodHeader)); i <= iLimiT; i += 1) {
		/* begin PushR: */
		genoperand(PushR, SendNumArgsReg);
	}
	if (((primitiveIndexOfMethodheader(methodObj, methodHeader)) > 0)
	 && ((longStoreBytecodeForHeader(methodHeader)) == (fetchByteofObject(initialPC + (sizeOfCallPrimitiveBytecode(methodHeader)), methodObj)))) {
		compileGetErrorCode();
	}
	/* begin MoveAw:R: */
	address = stackLimitAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction3 = genoperandoperand(MoveAwR, address, TempReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, TempReg, SPReg);
	if (canContextSwitchIfActivatingheader(methodObj, methodHeader)) {
		/* begin JumpBelow: */
		genConditionalBranchoperand(JumpBelow, ((sqInt)stackOverflowCall));
		/* begin Label */
		stackCheckLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		/* begin JumpAboveOrEqual: */
		jumpSkip = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, SendNumArgsReg);
		/* begin Jump: */
		genoperand(Jump, ((sqInt)stackOverflowCall));
		jmpTarget(jumpSkip, (stackCheckLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	}
	/* begin annotateBytecode: */
	(stackCheckLabel->annotation = HasBytecodePC);
	initSimStackForFramefulMethod(initialPC);
}


/*	Make sure ReceiverResultReg holds the receiver, loaded from the closure,
	which is what is initially in ReceiverResultReg.  */
/*	Make sure ReceiverResultReg holds the receiver, loaded from
	the closure, which is what is initially in ReceiverResultReg */

	/* StackToRegisterMappingCogit>>#compileFullBlockFramelessEntry: */
static void NoDbgRegParms
compileFullBlockFramelessEntry(sqInt numCopied)
{
	initSimStackForFramelessBlock(initialPC);
	flag("TODO");
	genLoadSlotsourceRegdestReg(FullClosureReceiverIndex, ReceiverResultReg, Arg0Reg);
	genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(Arg0Reg, TempReg, FullClosureReceiverIndex, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ReceiverResultReg);
}


/*	Build a frame for a block activation. See CoInterpreter
	class>>initializeFrameIndices. closure (in ReceiverResultReg)
	arg0
	...
	argN
	caller's saved ip/this stackPage (for a base frame)
	fp->	saved fp
	method
	context (uninitialized?)
	receiver
	first temp
	...
	sp->	Nth temp
	Avoid use of SendNumArgsReg which is the flag determining whether
	context switch is allowed on stack-overflow. */

	/* StackToRegisterMappingCogit>>#compileFullBlockMethodFrameBuild: */
static void NoDbgRegParms
compileFullBlockMethodFrameBuild(sqInt numCopied)
{
    AbstractInstruction *abstractInstruction;
    sqInt address;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt constant;
    sqInt i;
    sqInt iLimiT;

	if (useTwoPaths) {

		/* method with only inst var store, we compile only slow path for now */
		useTwoPaths = 0;
		
#    if IMMUTABILITY
		needsFrame = 1;
#    endif /* IMMUTABILITY */
	}
	if (!needsFrame) {
		assert(numCopied == 0);
		compileFullBlockFramelessEntry(numCopied);
		initSimStackForFramelessBlock(initialPC);
		return;
	}
	if (!needsFrame) {
		return;
	}
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	/* begin PushR: */
	genoperand(PushR, FPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SPReg, FPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, ReceiverResultReg, ClassReg);
	addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperand(PushCw, ((sqInt)methodLabel)))));
	/* begin setLabelOffset: */
	(((((AbstractInstruction *) methodLabel))->operands))[1] = MFMethodFlagIsBlockFlag;
	/* begin genMoveNilR: */
	constant = nilObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, SendNumArgsReg)), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, constant, SendNumArgsReg);
	}
	/* begin PushR: */
	genoperand(PushR, SendNumArgsReg);
	flag("TODO");
	genLoadSlotsourceRegdestReg(FullClosureReceiverIndex, ClassReg, Arg0Reg);
	genEnsureOopInRegNotForwardedscratchRegupdatingSlotin(Arg0Reg, TempReg, FullClosureReceiverIndex, ReceiverResultReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, Arg0Reg, ReceiverResultReg);
	/* begin PushR: */
	genoperand(PushR, ReceiverResultReg);
	for (i = 0; i < numCopied; i += 1) {
		genLoadSlotsourceRegdestReg(i + FullClosureFirstCopiedValueIndex, ClassReg, TempReg);
		/* begin PushR: */
		genoperand(PushR, TempReg);
	}
	for (i = ((methodOrBlockNumArgs + numCopied) + 1), iLimiT = (temporaryCountOfMethodHeader(methodHeader)); i <= iLimiT; i += 1) {
		/* begin PushR: */
		genoperand(PushR, SendNumArgsReg);
	}
	/* begin MoveAw:R: */
	address = stackLimitAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction1 = genoperandoperand(MoveAwR, address, TempReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, TempReg, SPReg);
	/* begin JumpBelow: */
	genConditionalBranchoperand(JumpBelow, ((sqInt)stackOverflowCall));
	/* begin annotateBytecode: */
	abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	(abstractInstruction->annotation = HasBytecodePC);
	stackCheckLabel = abstractInstruction;
	initSimStackForFramefulMethod(initialPC);
}


/*	Build a frame for a CogMethod activation. See CoInterpreter
	class>>initializeFrameIndices. receiver (in ReceiverResultReg)
	arg0
	...
	argN
	caller's saved ip/this stackPage (for a base frame)
	fp->	saved fp
	method
	context (uninitialized?)
	receiver
	first temp
	...
	sp->	Nth temp
	If there is a primitive and an error code the Nth temp is the error code.
	Ensure SendNumArgsReg is set early on (incidentally to nilObj) because
	it is the flag determining whether context switch is allowed on
	stack-overflow.  */
/*	We are in a method where the frame is needed *only* for instance variable
	store, typically a setter method.
	This case has 20% overhead with Immutability compared to setter without
	immutability because of the stack
	frame creation. We compile two path, one where the object is immutable,
	one where it isn't. At the beginning 
	of the frame build, we take one path or the other depending on the
	receiver mutability.
	
	Note: this specific case happens only where there are only instance
	variabel stores. We could do something
	similar for literal variable stores, but we don't as it's too uncommon.
 */

	/* StackToRegisterMappingCogit>>#compileTwoPathFrameBuild */
#if IMMUTABILITY
static void
compileTwoPathFrameBuild(void)
{
    sqInt address;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction4;
    sqInt constant;
    sqInt i;
    sqInt iLimiT;
    AbstractInstruction * jumpImmutable;
    AbstractInstruction * jumpOld;
    AbstractInstruction *jumpSkip;
    sqInt quickConstant;

	assert(useTwoPaths);
	assert(blockCount == 0);
	jumpImmutable = genJumpImmutablescratchReg(ReceiverResultReg, TempReg);

	/* first path. The receiver is mutable */
	
	/* N.B. FLAGS := destReg - scratchReg */
	/* begin CmpCq:R: */
	quickConstant = storeCheckBoundary();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, ReceiverResultReg);
	/* begin JumpAboveOrEqual: */
	jumpOld = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	assert(!needsFrame);
	initSimStackForFramelessMethod(initialPC);
	/* begin compileMethodBody */
	if (endPC < initialPC) {
		goto l7;
	}
	compileAbstractInstructionsFromthrough(initialPC + (deltaToSkipPrimAndErrorStoreInheader(methodObj, methodHeader)), endPC);
	l7:	/* end compileMethodBody */;

	/* reset because it impacts inst var store compilation */
	useTwoPaths = 0;
	needsFrame = 1;
	jmpTarget(jumpOld, jmpTarget(jumpImmutable, genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	genPushRegisterArgs();
	if (!needsFrame) {
		return;
	}
	/* begin PushR: */
	genoperand(PushR, LinkReg);
	/* begin PushR: */
	genoperand(PushR, FPReg);
	/* begin MoveR:R: */
	genoperandoperand(MoveRR, SPReg, FPReg);
	addDependent(methodLabel, annotateAbsolutePCRef(checkLiteralforInstruction(((sqInt)methodLabel), genoperand(PushCw, ((sqInt)methodLabel)))));
	/* begin genMoveNilR: */
	constant = nilObject();
	if (shouldAnnotateObjectReference(constant)) {
		annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, SendNumArgsReg)), constant);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, constant, SendNumArgsReg);
	}
	/* begin PushR: */
	genoperand(PushR, SendNumArgsReg);
	/* begin PushR: */
	genoperand(PushR, ReceiverResultReg);
	for (i = (methodOrBlockNumArgs + 1), iLimiT = (temporaryCountOfMethodHeader(methodHeader)); i <= iLimiT; i += 1) {
		/* begin PushR: */
		genoperand(PushR, SendNumArgsReg);
	}
	if (((primitiveIndexOfMethodheader(methodObj, methodHeader)) > 0)
	 && ((longStoreBytecodeForHeader(methodHeader)) == (fetchByteofObject(initialPC + (sizeOfCallPrimitiveBytecode(methodHeader)), methodObj)))) {
		compileGetErrorCode();
	}
	/* begin MoveAw:R: */
	address = stackLimitAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction4 = genoperandoperand(MoveAwR, address, TempReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, TempReg, SPReg);
	if (canContextSwitchIfActivatingheader(methodObj, methodHeader)) {
		/* begin JumpBelow: */
		genConditionalBranchoperand(JumpBelow, ((sqInt)stackOverflowCall));
		/* begin Label */
		stackCheckLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	else {
		/* begin JumpAboveOrEqual: */
		jumpSkip = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(MoveCqR, 0, SendNumArgsReg);
		/* begin Jump: */
		genoperand(Jump, ((sqInt)stackOverflowCall));
		jmpTarget(jumpSkip, (stackCheckLabel = genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	}
	/* begin annotateBytecode: */
	(stackCheckLabel->annotation = HasBytecodePC);
	initSimStackForFramefulMethod(initialPC);
}
#endif /* IMMUTABILITY */


/*	We are in a frameless method with at least two inst var stores. We compile
	two paths,
	one where the object is in new space, and one where it isn't. At the
	beginning 
	of the method, we take one path or the other depending on the receiver
	being in newSpace.
 */

	/* StackToRegisterMappingCogit>>#compileTwoPathFramelessInit */
static void
compileTwoPathFramelessInit(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction * jumpOld;
    sqInt quickConstant;

	assert(!(IMMUTABILITY));
	assert(!(needsFrame));
	assert(useTwoPaths);

	/* first path. The receiver is young */
	
	/* N.B. FLAGS := destReg - scratchReg */
	/* begin CmpCq:R: */
	quickConstant = storeCheckBoundary();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(CmpCqR, quickConstant, ReceiverResultReg);
	/* begin JumpAboveOrEqual: */
	jumpOld = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
	initSimStackForFramelessMethod(initialPC);
	/* begin compileMethodBody */
	if (endPC < initialPC) {
		goto l1;
	}
	compileAbstractInstructionsFromthrough(initialPC + (deltaToSkipPrimAndErrorStoreInheader(methodObj, methodHeader)), endPC);
	l1:	/* end compileMethodBody */;

	/* reset because it impacts inst var store compilation */
	useTwoPaths = 0;
	jmpTarget(jumpOld, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
}

	/* StackToRegisterMappingCogit>>#cPICMissTrampolineFor: */
static sqInt NoDbgRegParms
cPICMissTrampolineFor(sqInt numArgs)
{
	return picMissTrampolines[((numArgs < (2 /* numRegArgs */ + 1)) ? numArgs : (2 /* numRegArgs */ + 1))];
}


/*	Replaces the Blue Book double-extended send [132], in which the first byte
	was wasted on 8 bits of argument count. 
	Here we use 3 bits for the operation sub-type (opType), and the remaining
	5 bits for argument count where needed. 
	The last byte give access to 256 instVars or literals. 
	See also secondExtendedSendBytecode
 */

	/* StackToRegisterMappingCogit>>#doubleExtendedDoAnythingBytecode */
static sqInt
doubleExtendedDoAnythingBytecode(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction2;
    sqInt opType;

	opType = ((usqInt) byte1) >> 5;
	if (opType == 0) {
		return genSendnumArgs(byte2, byte1 & 0x1F);
	}
	if (opType == 1) {
		return genSendSupernumArgs(byte2, byte1 & 0x1F);
	}
	
	switch (opType) {
	case 2:
		if (isReadMediatedContextInstVarIndex(byte2)) {
			genPushMaybeContextReceiverVariable(byte2);
		}
		else {
			genPushReceiverVariable(byte2);
			/* begin annotateInstructionForBytecode */
			if (prevInstIsPCAnnotated()) {
				/* begin Nop */
				abstractInstruction = gen(Nop);
			}
			else {
				/* begin Label */
				abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
			(abstractInstruction->annotation = HasBytecodePC);
			return 0;
		}
		break;
	case 3:
		genPushLiteralIndex(byte2);
		/* begin annotateInstructionForBytecode */
		if (prevInstIsPCAnnotated()) {
			/* begin Nop */
			abstractInstruction1 = gen(Nop);
		}
		else {
			/* begin Label */
			abstractInstruction1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		}
		(abstractInstruction1->annotation = HasBytecodePC);
		return 0;

	case 4:
		genPushLiteralVariable(byte2);
		break;
	case 7:
		genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(0, byte2, ((((ssTop())->type)) != SSConstant)
		 || ((isNonImmediate(((ssTop())->constant)))
		 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
		
#    if IMMUTABILITY

		/* genStorePop:LiteralVariable: annotates; don't annotate twice */
		return 0;
#    endif /* IMMUTABILITY */
		break;
	default:
		
		/* 5 & 6 */
		if (isWriteMediatedContextInstVarIndex(byte2)) {
			genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(opType == 6, byte2, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
		}
		else {
			genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(opType == 6, byte2, ((((ssTop())->type)) != SSConstant)
			 || ((isNonImmediate(((ssTop())->constant)))
			 && (shouldAnnotateObjectReference(((ssTop())->constant)))), 1);
		}
		
#    if IMMUTABILITY

		/* genStorePop:...ReceiverVariable: annotate; don't annotate twice */
		return 0;
#    endif /* IMMUTABILITY */
;
	}
	assert(needsFrame);
	assert(!(prevInstIsPCAnnotated()));
	/* begin annotateBytecode: */
	abstractInstruction2 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	(abstractInstruction2->annotation = HasBytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#duplicateTopBytecode */
static sqInt
duplicateTopBytecode(void)
{
    SimStackEntry desc;

	/* begin ssTopDescriptor */
	desc = simStack[simStackPtr];
	return ssPushDesc(desc);
}

	/* StackToRegisterMappingCogit>>#endHighLevelCallWithCleanup */
static void
endHighLevelCallWithCleanup(void)
{
    AbstractInstruction *anInstruction;

	if (currentCallCleanUpSize > 0) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(AddCqR, currentCallCleanUpSize, SPReg);
	}
	callSwitchToSmalltalkStack();
}

	/* StackToRegisterMappingCogit>>#endHighLevelCallWithoutCleanup */
static void
endHighLevelCallWithoutCleanup(void)
{
	callSwitchToSmalltalkStack();
}


/*	Make sure there's a flagged fixup at the target pc in fixups.
	Initially a fixup's target is just a flag. Later on it is replaced with a
	proper instruction. */

	/* StackToRegisterMappingCogit>>#ensureFixupAt: */
static BytecodeFixup * NoDbgRegParms
ensureFixupAt(sqInt targetPC)
{
    BytecodeFixup *fixup;

	/* begin fixupAt: */
	fixup = fixupAtIndex(targetPC - initialPC);
	traceFixupmerge(fixup, 1);
	if ((((usqInt)((fixup->targetInstruction)))) <= NeedsNonMergeFixupFlag) {

		/* convert a non-merge into a merge */
		/* begin becomeMergeFixup */
		(fixup->targetInstruction) = ((AbstractInstruction *) NeedsMergeFixupFlag);
		(fixup->simStackPtr = simStackPtr);
		(fixup->simNativeStackPtr = simNativeStackPtr);
		(fixup->simNativeStackSize = simNativeStackSize);
	}
	else {
		if ((fixup->isTargetOfBackwardBranch)) {

			/* this is the target of a backward branch and
			   so doesn't have a simStackPtr assigned yet. */
			(fixup->simStackPtr = simStackPtr);
			(fixup->simNativeStackPtr = simNativeStackPtr);
			(fixup->simNativeStackSize = simNativeStackSize);
		}
		else {
			assert(((fixup->simStackPtr)) == simStackPtr);
			assert(((fixup->simNativeStackPtr)) == simNativeStackPtr);
			assert(((fixup->simNativeStackSize)) == simNativeStackSize);
		}
	}
	/* begin recordBcpc: */
	return fixup;
}


/*	Make sure there's a flagged fixup at the target pc in fixups.
	Initially a fixup's target is just a flag. Later on it is replaced with a
	proper instruction. */

	/* StackToRegisterMappingCogit>>#ensureNonMergeFixupAt: */
static BytecodeFixup * NoDbgRegParms
ensureNonMergeFixupAt(sqInt targetPC)
{
    BytecodeFixup *fixup;

	/* begin fixupAt: */
	fixup = fixupAtIndex(targetPC - initialPC);
	traceFixupmerge(fixup, 1);
	if (((fixup->targetInstruction)) == 0) {
		/* begin becomeNonMergeFixup */
		(fixup->targetInstruction) = ((AbstractInstruction *) NeedsNonMergeFixupFlag);
	}
	/* begin recordBcpc: */
	return fixup;
}

	/* StackToRegisterMappingCogit>>#ensureReceiverResultRegContainsSelf */
static void
ensureReceiverResultRegContainsSelf(void)
{
	if (needsFrame) {
		if (!((((simSelf())->liveRegister)) == ReceiverResultReg)) {
			ssAllocateRequiredReg(ReceiverResultReg);
			/* begin putSelfInReceiverResultReg */
			storeToReg(simSelf(), ReceiverResultReg);
			((simSelf())->liveRegister = ReceiverResultReg);
		}
	}
	else {
		assert(((((simSelf())->type)) == SSRegister)
		 && (((((simSelf())->registerr)) == ReceiverResultReg)
		 && (receiverIsInReceiverResultReg())));
	}
}

	/* StackToRegisterMappingCogit>>#evaluate:at: */
static void NoDbgRegParms
evaluateat(BytecodeDescriptor *descriptor, sqInt pc)
{
	byte0 = fetchByteofObject(pc, methodObj);
	assert(descriptor == (generatorAt(bytecodeSetOffset + byte0)));
	loadSubsequentBytesForDescriptorat(descriptor, pc);
	((descriptor->generator))();
}


/*	Attempt to follow a branch to a pc. Handle branches to unconditional jumps
	and branches to push: aBoolean; conditional branch pairs. If the branch
	cannot be
	followed answer targetBytecodePC. It is not possible to follow jumps to
	conditional branches because the stack changes depth. That following is
	left to the genJumpIf:to:
	clients. */

	/* StackToRegisterMappingCogit>>#eventualTargetOf: */
static sqInt NoDbgRegParms
eventualTargetOf(sqInt targetBytecodePC)
{
    sqInt cond;
    sqInt currentTarget;
    BytecodeDescriptor *descriptor;
    sqInt nExts;
    sqInt nextPC;
    sqInt span;

	cond = 0;
	nextPC = (currentTarget = targetBytecodePC);
	while(1) {
		nExts = 0;
		while (1) {
			/* begin generatorForPC: */
			descriptor = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC, methodObj)));
			if ((descriptor->isReturn)) {
				return currentTarget;
			}
			if (!((descriptor->isExtension))) break;
			nExts += 1;
			nextPC += (descriptor->numBytes);
		}
		if ((isBranch(descriptor))
		 && (!(((descriptor->isBranchTrue))
		 || ((descriptor->isBranchFalse))))) {
			/* begin spanFor:at:exts:in: */
			span = ((descriptor->spanFunction))(descriptor, nextPC, nExts, methodObj);
			if (span < 0) {

				/* Do *not* follow backward branches; these are interrupt points and should not be elided. */
				return currentTarget;
			}
			nextPC = (nextPC + ((descriptor->numBytes))) + span;
		}
		else {
			if (((descriptor->generator)) == genPushConstantTrueBytecode) {
				cond = 1;
			}
			else {
				if (((descriptor->generator)) == genPushConstantFalseBytecode) {
					cond = 0;
				}
				else {
					return currentTarget;
				}
			}
			if (((fixupAt(nextPC))->isTargetOfBackwardBranch)) {
				return currentTarget;
			}
			nextPC = eventualTargetOf(nextPC + ((descriptor->numBytes)));
			nExts = 0;
			while (1) {
				/* begin generatorForPC: */
				descriptor = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC, methodObj)));
				if ((descriptor->isReturn)) {
					return currentTarget;
				}
				if (!((descriptor->isExtension))) break;
				nExts += 1;
				nextPC += (descriptor->numBytes);
			}
			if (!(isBranch(descriptor))) {
				return currentTarget;
			}
			if ((isBranch(descriptor))
			 && (!(((descriptor->isBranchTrue))
			 || ((descriptor->isBranchFalse))))) {
				return currentTarget;
			}
			nextPC = (cond == ((descriptor->isBranchTrue))
				? (nextPC + ((descriptor->numBytes))) + (((descriptor->spanFunction))(descriptor, nextPC, nExts, methodObj))
				: nextPC + ((descriptor->numBytes)));
		}
		currentTarget = nextPC;
	}
	return 0;
}


/*	Spill the closest register on stack not conflicting with regMask. 
	Assertion Failure if regMask has already all the registers */

	/* StackToRegisterMappingCogit>>#freeAnyFloatRegNotConflictingWith: */
static sqInt NoDbgRegParms
freeAnyFloatRegNotConflictingWith(sqInt regMask)
{
    CogSimStackEntry *desc;
    sqInt index;
    sqInt reg;

	assert(needsFrame);
	reg = NoReg;
	index = ((simSpillBase < 0) ? 0 : simSpillBase);
	index = ((simNativeSpillBase < 0) ? 0 : simNativeSpillBase);
	while ((reg == NoReg)
	 && (index < simNativeStackPtr)) {
		desc = simNativeStackAt(index);
		if ((((desc->type)) == SSRegisterSingleFloat)
		 || (((desc->type)) == SSRegisterDoubleFloat)) {
			if (!(regMask & (1U << ((desc->registerr))))) {
				reg = (desc->registerr);
			}
		}
		index += 1;
	}
	assert(!((reg == NoReg)));
	ssAllocateRequiredFloatReg(reg);
	return reg;
}


/*	Spill the closest register on stack not conflicting with regMask. 
	Assertion Failure if regMask has already all the registers */

	/* StackToRegisterMappingCogit>>#freeAnyRegNotConflictingWith: */
static sqInt NoDbgRegParms
freeAnyRegNotConflictingWith(sqInt regMask)
{
    CogSimStackEntry *desc;
    sqInt index;
    sqInt reg;

	assert(needsFrame);
	reg = NoReg;
	index = ((simSpillBase < 0) ? 0 : simSpillBase);
	while ((reg == NoReg)
	 && (index < simStackPtr)) {
		desc = simStackAt(index);
		if (((desc->type)) == SSRegister) {
			if (!(regMask & (1U << ((desc->registerr))))) {
				reg = (desc->registerr);
			}
		}
		index += 1;
	}
	assert(!((reg == NoReg)));
	ssAllocateRequiredReg(reg);
	return reg;
}


/*	Return from block, assuming result already loaded into ReceiverResultReg. */
/*	Return from block, assuming result already loaded into ReceiverResultReg. */

	/* StackToRegisterMappingCogit>>#genBlockReturn */
static sqInt
genBlockReturn(void)
{
	if (needsFrame) {
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, FPReg, SPReg);
		/* begin PopR: */
		genoperand(PopR, FPReg);
		/* begin PopR: */
		genoperand(PopR, LinkReg);
	}
	/* begin RetN: */
	genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);

	/* can't fall through */
	deadCode = 1;
	return 0;
}


/*	Generate special versions of the ceCallCogCodePopReceiverAndClassRegs
	enilopmart that also pop register args from the stack to undo the pushing
	of register args in the abort/miss trampolines. */

	/* StackToRegisterMappingCogit>>#genCallPICEnilopmartNumArgs: */
static void (*genCallPICEnilopmartNumArgs(sqInt numArgs))(void)

{
    AbstractInstruction *anInstruction;
    sqInt endAddress;
    sqInt enilopmart;
    sqInt quickConstant;
    sqInt reg;
    sqInt size;

	zeroOpcodeIndex();
	/* begin MoveCq:R: */
	quickConstant = varBaseAddress();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperand(MoveCqR, quickConstant, VarBaseReg);
	genLoadStackPointers(backEnd);
	/* begin PopR: */
	genoperand(PopR, ClassReg);
	/* begin PopR: */
	genoperand(PopR, TempReg);
	/* begin PopR: */
	reg = LinkReg;
	genoperand(PopR, reg);
	if (numArgs > 0) {
		if (numArgs > 1) {
			/* begin PopR: */
			genoperand(PopR, Arg1Reg);
			assert((numRegArgs()) == 2);
		}
		/* begin PopR: */
		genoperand(PopR, Arg0Reg);
	}
	/* begin PopR: */
	genoperand(PopR, ReceiverResultReg);
	/* begin JumpR: */
	genoperand(JumpR, TempReg);
	computeMaximumSizes();
	size = generateInstructionsAt(methodZoneBase);
	endAddress = outputInstructionsAt(methodZoneBase);
	assert((methodZoneBase + size) == endAddress);
	enilopmart = methodZoneBase;
	methodZoneBase = alignUptoRoutineBoundary(endAddress);
	stopsFromto(backEnd, endAddress, methodZoneBase - 1);
	recordGeneratedRunTimeaddress(trampolineNamenumRegArgs("ceCallPIC", numArgs), enilopmart);
	return ((void (*)(void)) enilopmart);
}


/*	SistaV1: 248		11111000 iiiiiiii		mjjjjjjj		Call Primitive #iiiiiiii +
	(jjjjjjj * 256) m=1 means inlined primitive, no hard return after
	execution. See EncoderForSistaV1's class comment and
	StackInterpreter>>#inlinePrimitiveBytecode: 
 */

	/* StackToRegisterMappingCogit>>#genCallPrimitiveBytecode */
static sqInt
genCallPrimitiveBytecode(void)
{
    sqInt prim;
    sqInt primSet;

	if (byte2 < 128) {
		return (bytecodePC == initialPC
			? 0
			: EncounteredUnknownBytecode);
	}
	prim = (((sqInt)((usqInt)((byte2 - 128)) << 8))) + byte1;
	primSet = (((usqInt) prim) >> 13) & 3;
	prim = prim & 0x1FFF;
	if (primSet == 1) {
		if (prim < 1000) {
			return genLowcodeNullaryInlinePrimitive(prim);
		}
		if (prim < 2000) {
			return genLowcodeUnaryInlinePrimitive(prim - 1000);
		}
		if (prim < 3000) {
			return genLowcodeBinaryInlinePrimitive(prim - 2000);
		}
		if (prim < 4000) {
			return genLowcodeTrinaryInlinePrimitive(prim - 3000);
		}
	}
	return EncounteredUnknownBytecode;
}


/*	Override to push the register receiver and register arguments, if any. */

	/* StackToRegisterMappingCogit>>#genExternalizePointersForPrimitiveCall */
static sqInt
genExternalizePointersForPrimitiveCall(void)
{
    sqInt address;
    sqInt address1;
    sqInt address4;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction4;

	genPushRegisterArgs();
	/* begin MoveR:Aw: */
	address4 = framePointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction4 = genoperandoperand(MoveRAw, FPReg, address4);
	
	/* Set coInterpreter stackPointer to the topmost argument, skipping the return address. */
	/* begin MoveR:Aw: */
	address = stackPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveRAw, SPReg, address);
	/* begin MoveR:Aw: */
	address1 = instructionPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction1 = genoperandoperand(MoveRAw, LinkReg, address1);
	return 0;
}


/*	Block compilation. At this point in the method create the block. Note its
	start and defer generating code for it until after the method and any
	other preceding
	blocks. The block's actual code will be compiled later. */
/*	253		11111101 eei i i kkk	jjjjjjjj		Push Closure Num Copied iii (+ Ext A
	// 16 * 8) Num Args kkk (+ Ext A \\ 16 * 8) BlockSize jjjjjjjj (+ Ext B *
	256). ee = num extensions
 */

	/* StackToRegisterMappingCogit>>#genExtPushClosureBytecode */
static sqInt
genExtPushClosureBytecode(void)
{
    sqInt i;
    sqInt numArgs;
    sqInt numCopied;
    sqInt reg;
    sqInt startpc;

	assert(needsFrame);
	startpc = bytecodePC + (((generatorAt(byte0))->numBytes));
	addBlockStartAtnumArgsnumCopiedspan(startpc, (numArgs = (byte1 & 7) + ((extA % 16) * 8)), (numCopied = ((((usqInt) byte1) >> 3) & 7) + ((extA / 16) * 8)), byte2 + (((sqInt)((usqInt)(extB) << 8))));
	extA = (numExtB = (extB = 0));
	/* begin genInlineClosure:numArgs:numCopied: */
	assert(getActiveContextAllocatesInMachineCode());
	voidReceiverResultRegContainsSelf();
	ssAllocateCallRegandand(ReceiverResultReg, SendNumArgsReg, ClassReg);
	genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(startpc + 1, numArgs, numCopied, methodOrBlockNumArgs, methodNeedsLargeContext(methodObj), inBlock);
	for (i = 1; i <= numCopied; i += 1) {
		reg = ssStorePoptoPreferredReg(1, TempReg);
		genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, (ClosureFirstCopiedValueIndex + numCopied) - i, ReceiverResultReg);
	}
	ssPushRegister(ReceiverResultReg);
	return 0;
}


/*	Full Block creation compilation. The block's actual code will be compiled
	separatedly. 
 */
/*	*	255		11111111	xxxxxxxx	siyyyyyy	push Closure Compiled block literal
	index xxxxxxxx (+ Extend A * 256) numCopied yyyyyy receiverOnStack: s = 1
	ignoreOuterContext: i = 1
 */

	/* StackToRegisterMappingCogit>>#genExtPushFullClosureBytecode */
static sqInt
genExtPushFullClosureBytecode(void)
{
    sqInt compiledBlock;
    sqInt i;
    int ignoreContext;
    sqInt numCopied;
    int receiverIsOnStack;
    sqInt reg;

	assert(needsFrame);
	compiledBlock = getLiteral(byte1 + (((sqInt)((usqInt)(extA) << 8))));
	extA = 0;
	numCopied = byte2 & ((1U << 6) - 1);
	receiverIsOnStack = byte2 & (1U << 7);
	ignoreContext = byte2 & (1U << 6);
	voidReceiverResultRegContainsSelf();
	ssAllocateCallRegandand(ReceiverResultReg, SendNumArgsReg, ClassReg);
	genCreateFullClosurenumArgsnumCopiedignoreContextcontextNumArgslargeinBlock(compiledBlock, argumentCountOf(compiledBlock), numCopied, ignoreContext, methodOrBlockNumArgs, methodNeedsLargeContext(methodObj), inBlock);
	for (i = 1; i <= numCopied; i += 1) {
		reg = ssStorePoptoPreferredReg(1, TempReg);
		genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, (FullClosureFirstCopiedValueIndex + numCopied) - i, ReceiverResultReg);
	}
	if (receiverIsOnStack) {
		reg = ssStorePoptoPreferredReg(1, TempReg);
	}
	else {
		storeToReg(simSelf(), (reg = TempReg));
	}
	genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, FullClosureReceiverIndex, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
	return 0;
}


/*	Enilopmarts transfer control from C into machine code (backwards
	trampolines). 
 */
/*	Enilopmarts transfer control from C into machine code (backwards
	trampolines). Override to add version for generic and PIC-specific entry
	with reg args. */

	/* StackToRegisterMappingCogit>>#generateEnilopmarts */
static void
generateEnilopmarts(void)
{
	
#  if Debug
	/* begin genEnilopmartFor:forCall:called: */
	realCEEnterCogCodePopReceiverReg = genEnilopmartForandandforCallcalled(ReceiverResultReg, NoReg, NoReg, 0, "realCEEnterCogCodePopReceiverReg");
	ceEnterCogCodePopReceiverReg = enterCogCodePopReceiver;
	/* begin genEnilopmartFor:forCall:called: */
	realCECallCogCodePopReceiverReg = genEnilopmartForandandforCallcalled(ReceiverResultReg, NoReg, NoReg, 1, "realCEEnterCogCodePopReceiverReg");
	ceCallCogCodePopReceiverReg = callCogCodePopReceiver;
	/* begin genEnilopmartFor:and:forCall:called: */
	realCECallCogCodePopReceiverAndClassRegs = genEnilopmartForandandforCallcalled(ReceiverResultReg, ClassReg, NoReg, 1, "realCECallCogCodePopReceiverAndClassRegs");
	ceCallCogCodePopReceiverAndClassRegs = callCogCodePopReceiverAndClassRegs;
#  else /* Debug */
	/* begin genEnilopmartFor:forCall:called: */
	ceEnterCogCodePopReceiverReg = genEnilopmartForandandforCallcalled(ReceiverResultReg, NoReg, NoReg, 0, "ceEnterCogCodePopReceiverReg");
	/* begin genEnilopmartFor:forCall:called: */
	ceCallCogCodePopReceiverReg = genEnilopmartForandandforCallcalled(ReceiverResultReg, NoReg, NoReg, 1, "ceCallCogCodePopReceiverReg");
	/* begin genEnilopmartFor:and:forCall:called: */
	ceCallCogCodePopReceiverAndClassRegs = genEnilopmartForandandforCallcalled(ReceiverResultReg, ClassReg, NoReg, 1, "ceCallCogCodePopReceiverAndClassRegs");
#  endif /* Debug */
	genPrimReturnEnterCogCodeEnilopmart(0);
	cePrimReturnEnterCogCode = methodZoneBase;
	outputInstructionsForGeneratedRuntimeAt(cePrimReturnEnterCogCode);
	recordGeneratedRunTimeaddress("cePrimReturnEnterCogCode", cePrimReturnEnterCogCode);
	genPrimReturnEnterCogCodeEnilopmart(1);
	cePrimReturnEnterCogCodeProfiling = methodZoneBase;
	outputInstructionsForGeneratedRuntimeAt(cePrimReturnEnterCogCodeProfiling);
	recordGeneratedRunTimeaddress("cePrimReturnEnterCogCodeProfiling", cePrimReturnEnterCogCodeProfiling);
	
#  if Debug
	/* begin genEnilopmartFor:and:forCall:called: */
	realCECallCogCodePopReceiverArg0Regs = genEnilopmartForandandforCallcalled(ReceiverResultReg, Arg0Reg, NoReg, 1, "realCECallCogCodePopReceiverArg0Regs");
	ceCallCogCodePopReceiverArg0Regs = callCogCodePopReceiverArg0Regs;
	realCECallCogCodePopReceiverArg1Arg0Regs = genEnilopmartForandandforCallcalled(ReceiverResultReg, Arg0Reg, Arg1Reg, 1, "realCECallCogCodePopReceiverArg1Arg0Regs");
	ceCallCogCodePopReceiverArg1Arg0Regs = callCogCodePopReceiverArg1Arg0Regs;
#  else /* Debug */
	/* begin genEnilopmartFor:and:forCall:called: */
	ceCallCogCodePopReceiverArg0Regs = genEnilopmartForandandforCallcalled(ReceiverResultReg, Arg0Reg, NoReg, 1, "ceCallCogCodePopReceiverArg0Regs");
	ceCallCogCodePopReceiverArg1Arg0Regs = genEnilopmartForandandforCallcalled(ReceiverResultReg, Arg0Reg, Arg1Reg, 1, "ceCallCogCodePopReceiverArg1Arg0Regs");
#  endif /* Debug */
	ceCall0ArgsPIC = genCallPICEnilopmartNumArgs(0);
	ceCall1ArgsPIC = genCallPICEnilopmartNumArgs(1);
	ceCall2ArgsPIC = genCallPICEnilopmartNumArgs(2);
	assert((numRegArgs()) == 2);
}


/*	Size pc-dependent instructions and assign eventual addresses to all
	instructions. Answer the size of the code.
	Compute forward branches based on virtual address (abstract code starts at
	0), assuming that any branches branched over are long.
	Compute backward branches based on actual address.
	Reuse the fixups array to record the pc-dependent instructions that need
	to have
	their code generation postponed until after the others.
	
	Override to andd handling for null branches (branches to the immediately
	following instruction) occasioned by StackToRegisterMapping's following of
	jumps.  */

	/* StackToRegisterMappingCogit>>#generateInstructionsAt: */
static sqInt NoDbgRegParms
generateInstructionsAt(sqInt eventualAbsoluteAddress)
{
    sqInt absoluteAddress;
    AbstractInstruction *abstractInstruction;
    BytecodeFixup *fixup;
    sqInt i;
    sqInt j;
    sqInt pcDependentIndex;

	absoluteAddress = eventualAbsoluteAddress;
	pcDependentIndex = 0;
	for (i = 0; i < opcodeIndex; i += 1) {
		maybeBreakGeneratingAt(absoluteAddress);
		abstractInstruction = abstractInstructionAt(i);
		if (isPCDependent(abstractInstruction)) {
			sizePCDependentInstructionAt(abstractInstruction, absoluteAddress);
			if ((isJump(abstractInstruction))
			 && ((((i + 1) < opcodeIndex)
			 && ((((AbstractInstruction *) (((abstractInstruction->operands))[0]))) == (abstractInstructionAt(i + 1))))
			 || (((i + 2) < opcodeIndex)
			 && (((((AbstractInstruction *) (((abstractInstruction->operands))[0]))) == (abstractInstructionAt(i + 2)))
			 && ((((abstractInstructionAt(i + 1))->opcode)) == Nop))))) {
				(abstractInstruction->opcode = Nop);
				concretizeAt(abstractInstruction, absoluteAddress);
			}
			else {
				fixup = fixupAtIndex(pcDependentIndex);
				pcDependentIndex += 1;
				(fixup->instructionIndex = i);
			}
			absoluteAddress += (abstractInstruction->machineCodeSize);
		}
		else {
			absoluteAddress = concretizeAt(abstractInstruction, absoluteAddress);
		}
	}
	for (j = 0; j < pcDependentIndex; j += 1) {
		fixup = fixupAtIndex(j);
		abstractInstruction = abstractInstructionAt((fixup->instructionIndex));
		maybeBreakGeneratingAt((abstractInstruction->address));
		concretizeAt(abstractInstruction, (abstractInstruction->address));
	}
	return absoluteAddress - eventualAbsoluteAddress;
}


/*	Generate the run-time entries for the various method and PIC entry misses
	and aborts.
	Read the class-side method trampolines for documentation on the various
	trampolines 
 */

	/* StackToRegisterMappingCogit>>#generateMissAbortTrampolines */
static void
generateMissAbortTrampolines(void)
{
    sqInt numArgs;
    sqInt numArgsLimiT;

	for (numArgs = 0, numArgsLimiT = (2 /* numRegArgs */ + 1); numArgs <= numArgsLimiT; numArgs += 1) {
		methodAbortTrampolines[numArgs] = (genMethodAbortTrampolineFor(numArgs));
	}
	for (numArgs = 0, numArgsLimiT = (2 /* numRegArgs */ + 1); numArgs <= numArgsLimiT; numArgs += 1) {
		picAbortTrampolines[numArgs] = (genPICAbortTrampolineFor(numArgs));
	}
	for (numArgs = 0, numArgsLimiT = (2 /* numRegArgs */ + 1); numArgs <= numArgsLimiT; numArgs += 1) {
		picMissTrampolines[numArgs] = (genPICMissTrampolineFor(numArgs));
	}
	ceReapAndResetErrorCodeTrampoline = genTrampolineForcalledarg(ceReapAndResetErrorCodeFor, "ceReapAndResetErrorCodeTrampoline", ClassReg);
}


/*	Override to generate code to push the register arg(s) for <= numRegArg
	arity sends.
 */

	/* StackToRegisterMappingCogit>>#generateSendTrampolines */
static void
generateSendTrampolines(void)
{
    sqInt numArgs;

	for (numArgs = 0; numArgs < NumSendTrampolines; numArgs += 1) {
		ordinarySendTrampolines[numArgs] = (genSendTrampolineFornumArgscalledargargargarg(ceSendsupertonumArgs, numArgs, trampolineNamenumArgs("ceSend", numArgs), ClassReg, trampolineArgConstant(0), ReceiverResultReg, (numArgs <= (NumSendTrampolines - 2)
	? (/* begin trampolineArgConstant: */
		assert(numArgs >= 0),
		-2 - numArgs)
	: SendNumArgsReg)));
	}
	for (numArgs = 0; numArgs < NumSendTrampolines; numArgs += 1) {
		directedSuperSendTrampolines[numArgs] = (genSendTrampolineFornumArgscalledargargargarg(ceSendabovetonumArgs, numArgs, trampolineNamenumArgs("ceDirectedSuperSend", numArgs), ClassReg, TempReg, ReceiverResultReg, (numArgs <= (NumSendTrampolines - 2)
	? (/* begin trampolineArgConstant: */
		assert(numArgs >= 0),
		-2 - numArgs)
	: SendNumArgsReg)));
		directedSuperBindingSendTrampolines[numArgs] = (genSendTrampolineFornumArgscalledargargargarg(ceSendaboveClassBindingtonumArgs, numArgs, trampolineNamenumArgs("ceDirectedSuperBindingSend", numArgs), ClassReg, TempReg, ReceiverResultReg, (numArgs <= (NumSendTrampolines - 2)
	? (/* begin trampolineArgConstant: */
		assert(numArgs >= 0),
		-2 - numArgs)
	: SendNumArgsReg)));
	}
	for (numArgs = 0; numArgs < NumSendTrampolines; numArgs += 1) {
		superSendTrampolines[numArgs] = (genSendTrampolineFornumArgscalledargargargarg(ceSendsupertonumArgs, numArgs, trampolineNamenumArgs("ceSuperSend", numArgs), ClassReg, trampolineArgConstant(1), ReceiverResultReg, (numArgs <= (NumSendTrampolines - 2)
	? (/* begin trampolineArgConstant: */
		assert(numArgs >= 0),
		-2 - numArgs)
	: SendNumArgsReg)));
	}
	firstSend = ordinarySendTrampolines[0];
	lastSend = superSendTrampolines[NumSendTrampolines - 1];
}


/*	Generate trampolines for tracing. In the simulator we can save a lot of
	time and avoid noise instructions in the lastNInstructions log by
	short-cutting these
	trampolines, but we need them in the real vm. */

	/* StackToRegisterMappingCogit>>#generateTracingTrampolines */
static void
generateTracingTrampolines(void)
{
	ceTraceLinkedSendTrampoline = genTrampolineForcalledargregsToSave(ceTraceLinkedSend, "ceTraceLinkedSendTrampoline", ReceiverResultReg, CallerSavedRegisterMask);
	ceTraceBlockActivationTrampoline = genTrampolineForcalledregsToSave(ceTraceBlockActivation, "ceTraceBlockActivationTrampoline", CallerSavedRegisterMask);
	ceTraceStoreTrampoline = genTrampolineForcalledargargregsToSave(ceTraceStoreOfinto, "ceTraceStoreTrampoline", TempReg, ReceiverResultReg, CallerSavedRegisterMask);
}

	/* StackToRegisterMappingCogit>>#genForwardersInlinedIdenticalOrNotIf: */
static sqInt NoDbgRegParms
genForwardersInlinedIdenticalOrNotIf(sqInt orNot)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt argReg;
    sqInt argReg1;
    BytecodeDescriptor *branchDescriptor;
    BytecodeDescriptor *branchDescriptor1;
    sqInt constant;
    sqInt constant1;
    BytecodeFixup * fixup;
    sqInt i;
    void *jumpTarget;
    void *jumpTarget1;
    AbstractInstruction *label;
    sqInt literal;
    sqInt nExts;
    sqInt nextPC;
    sqInt nextPC1;
    sqInt postBranchPC;
    sqInt postBranchPC1;
    BytecodeDescriptor *primDescriptor;
    sqInt rcvrReg;
    sqInt rcvrReg1;
    sqInt reg;
    sqInt rNext1;
    sqInt rTop1;
    sqInt targetBytecodePC;
    sqInt targetBytecodePC1;
    sqInt topRegistersMask;
    int unforwardArg;
    int unforwardRcvr;

	/* begin extractMaybeBranchDescriptorInto: */
	primDescriptor = generatorAt(byte0);
	nextPC1 = bytecodePC + ((primDescriptor->numBytes));
	nExts = 0;
	while (1) {
		while (1) {
			/* begin generatorForPC: */
			branchDescriptor1 = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC1, methodObj)));
			if (!((branchDescriptor1->isExtension))) break;
			nExts += 1;
			nextPC1 += (branchDescriptor1->numBytes);
		}
		/* begin isUnconditionalBranch */
		if (!((isBranch(branchDescriptor1))
		 && (!(((branchDescriptor1->isBranchTrue))
		 || ((branchDescriptor1->isBranchFalse)))))) break;
		nextPC1 = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
	}
	targetBytecodePC1 = (postBranchPC1 = 0);
	if (((branchDescriptor1->isBranchTrue))
	 || ((branchDescriptor1->isBranchFalse))) {
		targetBytecodePC1 = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
		postBranchPC1 = eventualTargetOf(nextPC1 + ((branchDescriptor1->numBytes)));
	}
	else {
		nextPC1 = bytecodePC + ((primDescriptor->numBytes));
	}
	branchDescriptor = branchDescriptor1;
	nextPC = nextPC1;
	postBranchPC = postBranchPC1;
	targetBytecodePC = targetBytecodePC1;
	unforwardRcvr = !(isUnannotatableConstant(ssValue(1)));
	unforwardArg = !(isUnannotatableConstant(ssTop()));
	/* begin allocateEqualsEqualsRegistersArgNeedsReg:rcvrNeedsReg:into: */
	assert(unforwardArg
	 || (unforwardRcvr));
	argReg1 = (rcvrReg1 = NoReg);
	if (unforwardArg) {
		if (unforwardRcvr) {
			/* begin allocateRegForStackTopTwoEntriesInto: */
			topRegistersMask = 0;
			rTop1 = (rNext1 = NoReg);
			if ((registerOrNone(ssTop())) != NoReg) {
				rTop1 = registerOrNone(ssTop());
			}
			if ((registerOrNone(ssValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext1 = registerOrNone(ssValue(1)));
				topRegistersMask = 1U << reg;
			}
			if (rTop1 == NoReg) {
				rTop1 = allocateRegNotConflictingWith(topRegistersMask);
			}
			if (rNext1 == NoReg) {
				rNext1 = allocateRegNotConflictingWith(1U << rTop1);
			}
			assert(!(((rTop1 == NoReg)
 || (rNext1 == NoReg))));
			argReg1 = rTop1;
			rcvrReg1 = rNext1;
			popToReg(ssTop(), argReg1);
			popToReg(ssValue(1), rcvrReg1);
		}
		else {
			argReg1 = allocateRegForStackEntryAtnotConflictingWith(0, 0);
			popToReg(ssTop(), argReg1);
			if (((ssValue(1))->spilled)) {
				/* begin checkQuickConstant:forInstruction: */
				literal = BytesPerWord;
				anInstruction2 = genoperandoperand(AddCqR, BytesPerWord, SPReg);
			}
		}
	}
	else {
		assert(unforwardRcvr);
		assert(!((((ssTop())->spilled))));
		rcvrReg1 = allocateRegForStackEntryAtnotConflictingWith(1, 0);
		popToReg(ssValue(1), rcvrReg1);
	}
	assert(!((unforwardArg
 && (argReg1 == NoReg))));
	assert(!((unforwardRcvr
 && (rcvrReg1 == NoReg))));
	rcvrReg = rcvrReg1;
	argReg = argReg1;
	if (!(((branchDescriptor->isBranchTrue))
		 || ((branchDescriptor->isBranchFalse)))) {
		return genIdenticalNoBranchArgIsConstantrcvrIsConstantargRegrcvrRegorNotIf(!unforwardArg, !unforwardRcvr, argReg, rcvrReg, orNot);
	}
	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= (simStackPtr - 2)) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 2)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 2))); i <= (simStackPtr - 2); i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = (simStackPtr - 2) + 1;
	}
	/* begin Label */
	label = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin genCmpArgIsConstant:rcvrIsConstant:argReg:rcvrReg: */
	assert((argReg != NoReg)
	 || (rcvrReg != NoReg));
	if (!unforwardArg) {
		/* begin genCmpConstant:R: */
		constant = ((ssTop())->constant);
		if (shouldAnnotateObjectReference(constant)) {
			annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(CmpCwR, constant, rcvrReg)), constant);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(CmpCqR, constant, rcvrReg);
		}
	}
	else {
		if (!unforwardRcvr) {
			/* begin genCmpConstant:R: */
			constant1 = ((ssValue(1))->constant);
			if (shouldAnnotateObjectReference(constant1)) {
				annotateobjRef(checkLiteralforInstruction(constant1, genoperandoperand(CmpCwR, constant1, argReg)), constant1);
			}
			else {
				/* begin checkQuickConstant:forInstruction: */
				anInstruction1 = genoperandoperand(CmpCqR, constant1, argReg);
			}
		}
		else {
			/* begin CmpR:R: */
			genoperandoperand(CmpRR, argReg, rcvrReg);
		}
	}
	ssPop(2);
	if ((((fixupAt(nextPC))->targetInstruction)) == 0) {

		/* The next instruction is dead.  we can skip it. */
		deadCode = 1;
		ensureFixupAt(targetBytecodePC);
		ensureFixupAt(postBranchPC);
	}
	else {
		assert(!(deadCode));
	}
	assert(unforwardArg
	 || (unforwardRcvr));
	if (orNot == ((branchDescriptor->isBranchTrue))) {

		/* a == b ifFalse: ... or a ~~ b ifTrue: ... jump on equal to post-branch pc */
		fixup = ensureNonMergeFixupAt(targetBytecodePC);
		/* begin JumpZero: */
		jumpTarget = ensureNonMergeFixupAt(postBranchPC);
		genConditionalBranchoperand(JumpZero, ((sqInt)jumpTarget));
	}
	else {

		/* orNot is true for ~~ */
		/* a == b ifTrue: ... or a ~~ b ifFalse: ... jump on equal to target pc */
		fixup = ensureNonMergeFixupAt(postBranchPC);
		/* begin JumpZero: */
		jumpTarget1 = ensureNonMergeFixupAt(targetBytecodePC);
		genConditionalBranchoperand(JumpZero, ((sqInt)jumpTarget1));
	}
	if (unforwardArg
	 && (unforwardRcvr)) {
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(argReg, TempReg, label, 0);
	}
	genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder((unforwardRcvr
		? rcvrReg
		: argReg), TempReg, label, fixup);
	if (!deadCode) {
		ssPushConstant(trueObject());
	}
	return 0;
}


/*	Generates the machine code for #== in the case where the instruction is
	not followed by a branch
 */

	/* StackToRegisterMappingCogit>>#genIdenticalNoBranchArgIsConstant:rcvrIsConstant:argReg:rcvrReg:orNotIf: */
static sqInt NoDbgRegParms
genIdenticalNoBranchArgIsConstantrcvrIsConstantargRegrcvrRegorNotIf(sqInt argIsConstant, sqInt rcvrIsConstant, sqInt argReg, sqInt rcvrRegOrNone, sqInt orNot)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    sqInt constant;
    sqInt constant1;
    sqInt constant11;
    sqInt constant2;
    sqInt constant3;
    sqInt constant4;
    AbstractInstruction *jumpEqual;
    AbstractInstruction *jumpNotEqual;
    AbstractInstruction *label;
    sqInt resultReg;

	/* begin Label */
	label = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	/* begin genCmpArgIsConstant:rcvrIsConstant:argReg:rcvrReg: */
	assert((argReg != NoReg)
	 || (rcvrRegOrNone != NoReg));
	if (argIsConstant) {
		/* begin genCmpConstant:R: */
		constant4 = ((ssTop())->constant);
		if (shouldAnnotateObjectReference(constant4)) {
			annotateobjRef(checkLiteralforInstruction(constant4, genoperandoperand(CmpCwR, constant4, rcvrRegOrNone)), constant4);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(CmpCqR, constant4, rcvrRegOrNone);
		}
	}
	else {
		if (rcvrIsConstant) {
			/* begin genCmpConstant:R: */
			constant11 = ((ssValue(1))->constant);
			if (shouldAnnotateObjectReference(constant11)) {
				annotateobjRef(checkLiteralforInstruction(constant11, genoperandoperand(CmpCwR, constant11, argReg)), constant11);
			}
			else {
				/* begin checkQuickConstant:forInstruction: */
				anInstruction1 = genoperandoperand(CmpCqR, constant11, argReg);
			}
		}
		else {
			/* begin CmpR:R: */
			genoperandoperand(CmpRR, argReg, rcvrRegOrNone);
		}
	}
	ssPop(2);
	resultReg = (rcvrRegOrNone == NoReg
		? argReg
		: rcvrRegOrNone);
	/* begin JumpZero: */
	jumpEqual = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	if (!argIsConstant) {
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(argReg, TempReg, label, 0);
	}
	if (!rcvrIsConstant) {
		/* begin genEnsureOopInRegNotForwarded:scratchReg:jumpBackTo: */
		genEnsureOopInRegNotForwardedscratchRegifForwarderifNotForwarder(rcvrRegOrNone, TempReg, label, 0);
	}
	if (orNot) {
		/* begin genMoveTrueR: */
		constant = trueObject();
		if (shouldAnnotateObjectReference(constant)) {
			annotateobjRef(checkLiteralforInstruction(constant, genoperandoperand(MoveCwR, constant, resultReg)), constant);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction2 = genoperandoperand(MoveCqR, constant, resultReg);
		}
	}
	else {
		/* begin genMoveFalseR: */
		constant1 = falseObject();
		if (shouldAnnotateObjectReference(constant1)) {
			annotateobjRef(checkLiteralforInstruction(constant1, genoperandoperand(MoveCwR, constant1, resultReg)), constant1);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction3 = genoperandoperand(MoveCqR, constant1, resultReg);
		}
	}
	/* begin Jump: */
	jumpNotEqual = genoperand(Jump, ((sqInt)0));
	jmpTarget(jumpEqual, (orNot
		? (/* begin genMoveFalseR: */
			(constant2 = falseObject()),
			(shouldAnnotateObjectReference(constant2)
					? annotateobjRef(checkLiteralforInstruction(constant2, genoperandoperand(MoveCwR, constant2, resultReg)), constant2)
					: (/* begin checkQuickConstant:forInstruction: */
						(anInstruction4 = genoperandoperand(MoveCqR, constant2, resultReg)),
						anInstruction4)))
		: (/* begin genMoveTrueR: */
			(constant3 = trueObject()),
			(shouldAnnotateObjectReference(constant3)
					? annotateobjRef(checkLiteralforInstruction(constant3, genoperandoperand(MoveCwR, constant3, resultReg)), constant3)
					: (/* begin checkQuickConstant:forInstruction: */
						(anInstruction5 = genoperandoperand(MoveCqR, constant3, resultReg)),
						anInstruction5)))));
	jmpTarget(jumpNotEqual, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	ssPushRegister(resultReg);
	return 0;
}


/*	Decompose code generation for #== into a common constant-folding version,
	followed by a double dispatch throguh the objectRepresentation to a
	version that doesn't deal with forwarders and a version that does. */

	/* StackToRegisterMappingCogit>>#genInlinedIdenticalOrNotIf: */
static sqInt NoDbgRegParms
genInlinedIdenticalOrNotIf(sqInt orNot)
{
    BytecodeDescriptor *primDescriptor;
    sqInt result;

	primDescriptor = generatorAt(byte0);
	if ((isUnannotatableConstant(ssTop()))
	 && (isUnannotatableConstant(ssValue(1)))) {
		assert(!((primDescriptor->isMapped)));
		result = ((orNot
			? (((ssTop())->constant)) != (((ssValue(1))->constant))
			: (((ssTop())->constant)) == (((ssValue(1))->constant)))
			? trueObject()
			: falseObject());
		ssPop(2);
		return ssPushConstant(result);
	}
	/* begin genInlinedIdenticalOrNotIfGuts: */
	return genForwardersInlinedIdenticalOrNotIf(orNot);
}

	/* StackToRegisterMappingCogit>>#genJumpBackTo: */
static sqInt NoDbgRegParms
genJumpBackTo(sqInt targetBytecodePC)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    sqInt address;
    AbstractInstruction *anInstruction;
    sqInt i;
    void *jumpTarget;
    void *jumpTarget1;

	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= simStackPtr) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = simStackPtr + 1;
	}

	/* can't fall through */
	deadCode = 1;
	/* begin MoveAw:R: */
	address = stackLimitAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction = genoperandoperand(MoveAwR, address, TempReg);
	/* begin CmpR:R: */
	genoperandoperand(CmpRR, TempReg, SPReg);
	/* begin JumpAboveOrEqual: */
	jumpTarget = fixupAtIndex(targetBytecodePC - initialPC);
	genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)jumpTarget));
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceCheckForInterruptTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	/* begin annotateBytecode: */
	abstractInstruction1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	(abstractInstruction1->annotation = HasBytecodePC);
	/* begin Jump: */
	jumpTarget1 = fixupAtIndex(targetBytecodePC - initialPC);
	genoperand(Jump, ((sqInt)jumpTarget1));
	return 0;
}

	/* StackToRegisterMappingCogit>>#genJumpIf:to: */
static sqInt NoDbgRegParms
genJumpIfto(sqInt boolean, sqInt targetBytecodePC)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    CogSimStackEntry *desc;
    sqInt eventualTarget;
    BytecodeFixup *fixup;
    sqInt i;
    void *jumpTarget;
    AbstractInstruction *ok;
    sqInt quickConstant;

	eventualTarget = eventualTargetOf(targetBytecodePC);
	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= (simStackPtr - 1)) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 1)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 1))); i < simStackPtr; i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = (simStackPtr - 1) + 1;
	}
	desc = ssTop();
	ssPop(1);
	if ((((desc->type)) == SSConstant)
	 && ((((desc->constant)) == (trueObject()))
	 || (((desc->constant)) == (falseObject())))) {

		/* Must arrange there's a fixup at the target whether it is jumped to or
		   not so that the simStackPtr can be kept correct. */

		/* Must annotate the bytecode for correct pc mapping. */
		fixup = ensureFixupAt(eventualTarget);
		/* begin annotateBytecode: */
		if (((desc->constant)) == boolean) {
			/* begin Jump: */
			abstractInstruction = genoperand(Jump, ((sqInt)fixup));
		}
		else {
			if (prevInstIsPCAnnotated()) {
				/* begin Nop */
				abstractInstruction = gen(Nop);
			}
			else {
				/* begin Label */
				abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
		}
		(abstractInstruction->annotation = HasBytecodePC);
		extA = 0;
		return 0;
	}
	popToReg(desc, TempReg);
	assert((objectAfter(falseObject())) == (trueObject()));
	/* begin genSubConstant:R: */
	if (shouldAnnotateObjectReference(boolean)) {
		annotateobjRef(checkLiteralforInstruction(boolean, genoperandoperand(SubCwR, boolean, TempReg)), TempReg);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(SubCqR, boolean, TempReg);
	}
	/* begin JumpZero: */
	jumpTarget = ensureFixupAt(eventualTarget);
	genConditionalBranchoperand(JumpZero, ((sqInt)jumpTarget));
	if (extA & 1) {
		extA = 0;
		/* begin annotateBytecode: */
		abstractInstruction1 = lastOpcode();
		(abstractInstruction1->annotation = HasBytecodePC);
		return 0;
	}
	extA = 0;
	/* begin CmpCq:R: */
	quickConstant = (boolean == (falseObject())
		? (trueObject()) - (falseObject())
		: (falseObject()) - (trueObject()));
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, TempReg);
	/* begin JumpZero: */
	ok = genConditionalBranchoperand(JumpZero, ((sqInt)0));
	genCallMustBeBooleanFor(boolean);
	jmpTarget(ok, annotateBytecode(genoperandoperand(Label, (labelCounter += 1), bytecodePC)));
	return 0;
}

	/* StackToRegisterMappingCogit>>#genJumpTo: */
static sqInt NoDbgRegParms
genJumpTo(sqInt targetBytecodePC)
{
    sqInt eventualTarget;
    BytecodeFixup * fixup;
    BytecodeDescriptor * generator;
    sqInt i;
    sqInt i1;

	eventualTarget = eventualTargetOf(targetBytecodePC);
	if ((eventualTarget > bytecodePC)
	 && (((simStackPtr >= methodOrBlockNumArgs)
	 && (stackEntryIsBoolean(ssTop())))
	 && ((((generator = generatorForPC(eventualTarget))->isBranchTrue))
	 || (((generator = generatorForPC(eventualTarget))->isBranchFalse))))) {
		eventualTarget = (eventualTarget + ((generator->numBytes))) + ((((generator->isBranchTrue)) == ((((ssTop())->constant)) == (trueObject()))
	? (/* begin spanFor:at:exts:in: */
		((generator->spanFunction))(generator, eventualTarget, 0, methodObj))
	: 0));
		ssPop(1);
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		fixup = ensureFixupAt(eventualTarget);
		ssPop(-1);
	}
	else {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		fixup = ensureFixupAt(eventualTarget);
	}

	/* can't fall through */
	deadCode = 1;
	/* begin Jump: */
	genoperand(Jump, ((sqInt)fixup));
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeBinaryInlinePrimitive: */
static sqInt NoDbgRegParms
genLowcodeBinaryInlinePrimitive(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt frResult;
    sqInt frResult1;
    sqInt i1;
    sqInt i11;
    sqInt i110;
    sqInt i112;
    sqInt i113;
    sqInt i114;
    sqInt i115;
    sqInt i116;
    sqInt i118;
    sqInt i119;
    sqInt i12;
    sqInt i120;
    sqInt i121;
    sqInt i122;
    sqInt i123;
    sqInt i124;
    sqInt i125;
    sqInt i13;
    sqInt i14;
    sqInt i15;
    sqInt i16;
    sqInt i17;
    sqInt i18;
    sqInt i19;
    sqInt i210;
    sqInt i211;
    sqInt i212;
    sqInt i214;
    sqInt i29;
    sqInt i34;
    sqInt i37;
    sqInt index1;
    sqInt index11;
    sqInt index110;
    sqInt index112;
    sqInt index113;
    sqInt index114;
    sqInt index115;
    sqInt index116;
    sqInt index117;
    sqInt index119;
    sqInt index12;
    sqInt index120;
    sqInt index121;
    sqInt index122;
    sqInt index123;
    sqInt index124;
    sqInt index125;
    sqInt index13;
    sqInt index14;
    sqInt index15;
    sqInt index16;
    sqInt index17;
    sqInt index18;
    sqInt index19;
    sqInt object;
    sqInt object1;
    sqInt object10;
    sqInt object11;
    sqInt object12;
    sqInt object13;
    sqInt object14;
    sqInt object15;
    sqInt object16;
    sqInt object17;
    sqInt object18;
    sqInt object19;
    sqInt object2;
    sqInt object20;
    sqInt object21;
    sqInt object22;
    sqInt object23;
    sqInt object3;
    sqInt object4;
    sqInt object5;
    sqInt object6;
    sqInt object7;
    sqInt object8;
    sqInt object9;
    sqInt pointer;
    sqInt rOopTop;
    sqInt rOopTop1;
    sqInt rOopTop10;
    sqInt rOopTop12;
    sqInt rOopTop13;
    sqInt rOopTop14;
    sqInt rOopTop15;
    sqInt rOopTop16;
    sqInt rOopTop17;
    sqInt rOopTop19;
    sqInt rOopTop2;
    sqInt rOopTop20;
    sqInt rOopTop21;
    sqInt rOopTop22;
    sqInt rOopTop23;
    sqInt rOopTop24;
    sqInt rOopTop25;
    sqInt rOopTop3;
    sqInt rOopTop4;
    sqInt rOopTop5;
    sqInt rOopTop6;
    sqInt rOopTop7;
    sqInt rOopTop8;
    sqInt rOopTop9;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult10;
    sqInt rResult14;
    sqInt rResult15;
    sqInt rResult17;
    sqInt rResult2;
    sqInt rResult21;
    sqInt rResult22;
    sqInt rResult23;
    sqInt rResult24;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt value;
    sqInt value1;
    sqInt value10;
    sqInt value11;
    sqInt value13;
    sqInt value2;
    sqInt value3;
    sqInt value4;
    sqInt value5;
    sqInt value6;
    sqInt value9;
    sqInt valueHigh;
    sqInt valueHigh1;
    sqInt valueHigh2;
    sqInt valueHigh3;
    sqInt valueLow;
    sqInt valueLow1;
    sqInt valueLow2;
    sqInt valueLow3;

	
	switch (prim) {
	case 0:
		/* begin genLowcodeByteSizeOf */
		rOopTop19 = NoReg;
		rResult10 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop19 = registerOrNone(ssTop());
			index119 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i119 = index119; i119 <= (simStackPtr); i119 += 1) {
				if ((registerOrNone(simStackAt(index119))) == rOopTop19) {
					goto l62;
				}
			}
	l62:	;
			rOopTop19 = NoReg;
	l61:	;
		}
		if (rOopTop19 == NoReg) {
			rOopTop19 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult10 = allocateRegNotConflictingWith(1U << rOopTop19);
		assert(!(((rOopTop19 == NoReg)
 || (rResult10 == NoReg))));
		object17 = rOopTop19;
		value9 = rResult10;
		popToReg(ssTop(), object17);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i29 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i29 <= simStackPtr; i29 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i29), frameOffsetOfTemporary(i29 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcByteSizeOfto(object17, value9);
		return 0;

	case 1:
		/* begin genLowcodeFirstFieldPointer */
		rOopTop = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop = registerOrNone(ssTop());
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i1 = index1; i1 <= (simStackPtr); i1 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopTop) {
					goto l2;
				}
			}
	l2:	;
			rOopTop = NoReg;
	l1:	;
		}
		if (rOopTop == NoReg) {
			rOopTop = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop == NoReg)));
		object = rOopTop;
		popToReg(ssTop(), object);
		ssPop(1);
		genLcFirstFieldPointer(object);
		return 0;

	case 2:
		/* begin genLowcodeFirstIndexableFieldPointer */
		rOopTop1 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop1 = registerOrNone(ssTop());
			index11 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i11 = index11; i11 <= (simStackPtr); i11 += 1) {
				if ((registerOrNone(simStackAt(index11))) == rOopTop1) {
					goto l6;
				}
			}
	l6:	;
			rOopTop1 = NoReg;
	l5:	;
		}
		if (rOopTop1 == NoReg) {
			rOopTop1 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop1 == NoReg)));
		object1 = rOopTop1;
		popToReg(ssTop(), object1);
		ssPop(1);
		genLcFirstIndexableFieldPointer(object1);
		return 0;

	case 3:
		/* begin genLowcodeIsBytes */
		rOopTop2 = NoReg;
		rResult = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop2 = registerOrNone(ssTop());
			index12 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i12 = index12; i12 <= (simStackPtr); i12 += 1) {
				if ((registerOrNone(simStackAt(index12))) == rOopTop2) {
					goto l9;
				}
			}
	l9:	;
			rOopTop2 = NoReg;
	l8:	;
		}
		if (rOopTop2 == NoReg) {
			rOopTop2 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult = allocateRegNotConflictingWith(1U << rOopTop2);
		assert(!(((rOopTop2 == NoReg)
 || (rResult == NoReg))));
		object2 = rOopTop2;
		value = rResult;
		popToReg(ssTop(), object2);
		ssPop(1);
		genLcIsBytesto(object2, value);
		return 0;

	case 4:
		/* begin genLowcodeIsFloatObject */
		rOopTop3 = NoReg;
		rResult1 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop3 = registerOrNone(ssTop());
			index13 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i13 = index13; i13 <= (simStackPtr); i13 += 1) {
				if ((registerOrNone(simStackAt(index13))) == rOopTop3) {
					goto l12;
				}
			}
	l12:	;
			rOopTop3 = NoReg;
	l11:	;
		}
		if (rOopTop3 == NoReg) {
			rOopTop3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult1 = allocateRegNotConflictingWith(1U << rOopTop3);
		assert(!(((rOopTop3 == NoReg)
 || (rResult1 == NoReg))));
		object3 = rOopTop3;
		value1 = rResult1;
		popToReg(ssTop(), object3);
		ssPop(1);
		genLcIsFloatObjectto(object3, value1);
		return 0;

	case 5:
		/* begin genLowcodeIsIndexable */
		rOopTop4 = NoReg;
		rResult2 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop4 = registerOrNone(ssTop());
			index14 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i14 = index14; i14 <= (simStackPtr); i14 += 1) {
				if ((registerOrNone(simStackAt(index14))) == rOopTop4) {
					goto l15;
				}
			}
	l15:	;
			rOopTop4 = NoReg;
	l14:	;
		}
		if (rOopTop4 == NoReg) {
			rOopTop4 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult2 = allocateRegNotConflictingWith(1U << rOopTop4);
		assert(!(((rOopTop4 == NoReg)
 || (rResult2 == NoReg))));
		object4 = rOopTop4;
		value2 = rResult2;
		popToReg(ssTop(), object4);
		ssPop(1);
		genLcIsIndexableto(object4, value2);
		return 0;

	case 6:
		/* begin genLowcodeIsIntegerObject */
		rOopTop5 = NoReg;
		rResult3 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop5 = registerOrNone(ssTop());
			index15 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i15 = index15; i15 <= (simStackPtr); i15 += 1) {
				if ((registerOrNone(simStackAt(index15))) == rOopTop5) {
					goto l18;
				}
			}
	l18:	;
			rOopTop5 = NoReg;
	l17:	;
		}
		if (rOopTop5 == NoReg) {
			rOopTop5 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult3 = allocateRegNotConflictingWith(1U << rOopTop5);
		assert(!(((rOopTop5 == NoReg)
 || (rResult3 == NoReg))));
		object5 = rOopTop5;
		value3 = rResult3;
		popToReg(ssTop(), object5);
		ssPop(1);
		genLcIsIntegerObjectto(object5, value3);
		return 0;

	case 7:
		/* begin genLowcodeIsPointers */
		rOopTop6 = NoReg;
		rResult4 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop6 = registerOrNone(ssTop());
			index16 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i16 = index16; i16 <= (simStackPtr); i16 += 1) {
				if ((registerOrNone(simStackAt(index16))) == rOopTop6) {
					goto l21;
				}
			}
	l21:	;
			rOopTop6 = NoReg;
	l20:	;
		}
		if (rOopTop6 == NoReg) {
			rOopTop6 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult4 = allocateRegNotConflictingWith(1U << rOopTop6);
		assert(!(((rOopTop6 == NoReg)
 || (rResult4 == NoReg))));
		object6 = rOopTop6;
		value4 = rResult4;
		popToReg(ssTop(), object6);
		ssPop(1);
		genLcIsPointersto(object6, value4);
		return 0;

	case 8:
		/* begin genLowcodeIsWords */
		rOopTop7 = NoReg;
		rResult5 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop7 = registerOrNone(ssTop());
			index17 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i17 = index17; i17 <= (simStackPtr); i17 += 1) {
				if ((registerOrNone(simStackAt(index17))) == rOopTop7) {
					goto l24;
				}
			}
	l24:	;
			rOopTop7 = NoReg;
	l23:	;
		}
		if (rOopTop7 == NoReg) {
			rOopTop7 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult5 = allocateRegNotConflictingWith(1U << rOopTop7);
		assert(!(((rOopTop7 == NoReg)
 || (rResult5 == NoReg))));
		object7 = rOopTop7;
		value5 = rResult5;
		popToReg(ssTop(), object7);
		ssPop(1);
		genLcIsWordsto(object7, value5);
		return 0;

	case 9:
		/* begin genLowcodeIsWordsOrBytes */
		rOopTop8 = NoReg;
		rResult6 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop8 = registerOrNone(ssTop());
			index18 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i18 = index18; i18 <= (simStackPtr); i18 += 1) {
				if ((registerOrNone(simStackAt(index18))) == rOopTop8) {
					goto l27;
				}
			}
	l27:	;
			rOopTop8 = NoReg;
	l26:	;
		}
		if (rOopTop8 == NoReg) {
			rOopTop8 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult6 = allocateRegNotConflictingWith(1U << rOopTop8);
		assert(!(((rOopTop8 == NoReg)
 || (rResult6 == NoReg))));
		object8 = rOopTop8;
		value6 = rResult6;
		popToReg(ssTop(), object8);
		ssPop(1);
		genLcIsWordsOrBytesto(object8, value6);
		return 0;

	case 10:
		/* begin genLowcodeOopSmallIntegerToInt32 */
		rOopTop9 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop9 = registerOrNone(ssTop());
			index19 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i19 = index19; i19 <= (simStackPtr); i19 += 1) {
				if ((registerOrNone(simStackAt(index19))) == rOopTop9) {
					goto l30;
				}
			}
	l30:	;
			rOopTop9 = NoReg;
	l29:	;
		}
		if (rOopTop9 == NoReg) {
			rOopTop9 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop9 == NoReg)));
		object9 = rOopTop9;
		popToReg(ssTop(), object9);
		ssPop(1);
		genConvertSmallIntegerToIntegerInReg(object9);
		ssPushNativeRegister(object9);
		return 0;

	case 11:
		/* begin genLowcodeOopSmallIntegerToInt64 */
		/* begin allocateRegistersForLowcodeOopResultInteger2: */
		rOopTop10 = NoReg;
		rResult7 = (rResult21 = NoReg);
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop10 = registerOrNone(ssTop());
			index110 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i110 = index110; i110 <= (simStackPtr); i110 += 1) {
				if ((registerOrNone(simStackAt(index110))) == rOopTop10) {
					goto l36;
				}
			}
	l36:	;
			rOopTop10 = NoReg;
	l33:	;
		}
		if (rOopTop10 == NoReg) {
			rOopTop10 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult7 = allocateRegNotConflictingWith(1U << rOopTop10);
		rResult21 = allocateRegNotConflictingWith((1U << rOopTop10) | (1U << rResult7));
		assert(!(((rOopTop10 == NoReg)
 || (rResult7 == NoReg))));
		object10 = rOopTop10;
		valueLow = rResult7;
		valueHigh = rResult21;
		popToReg(ssTop(), object10);
		ssPop(1);
		genConvertSmallIntegerToIntegerInReg(object10);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, 0, valueHigh);
		ssPushNativeRegistersecondRegister(object10, valueHigh);
		return 0;

	case 12:
		/* begin genLowcodeOopToBoolean32 */
		rOopTop16 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop16 = registerOrNone(ssTop());
			index116 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i116 = index116; i116 <= (simStackPtr); i116 += 1) {
				if ((registerOrNone(simStackAt(index116))) == rOopTop16) {
					goto l52;
				}
			}
	l52:	;
			rOopTop16 = NoReg;
	l51:	;
		}
		if (rOopTop16 == NoReg) {
			rOopTop16 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop16 == NoReg)));
		object15 = rOopTop16;
		popToReg(ssTop(), object15);
		ssPop(1);
		annotateobjRef(gSubCwR(falseObject(), object15), falseObject());
		ssPushNativeRegister(object15);
		return 0;

	case 13:
		/* begin genLowcodeOopToBoolean64 */
		/* begin allocateRegistersForLowcodeOopResultInteger2: */
		rOopTop17 = NoReg;
		rResult9 = (rResult22 = NoReg);
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop17 = registerOrNone(ssTop());
			index117 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i118 = index117; i118 <= (simStackPtr); i118 += 1) {
				if ((registerOrNone(simStackAt(index117))) == rOopTop17) {
					goto l59;
				}
			}
	l59:	;
			rOopTop17 = NoReg;
	l56:	;
		}
		if (rOopTop17 == NoReg) {
			rOopTop17 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult9 = allocateRegNotConflictingWith(1U << rOopTop17);
		rResult22 = allocateRegNotConflictingWith((1U << rOopTop17) | (1U << rResult9));
		assert(!(((rOopTop17 == NoReg)
 || (rResult9 == NoReg))));
		object16 = rOopTop17;
		valueLow1 = rResult9;
		valueHigh1 = rResult22;
		popToReg(ssTop(), object16);
		ssPop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, valueHigh1);
		annotateobjRef(gSubCwR(falseObject(), object16), falseObject());
		ssPushNativeRegistersecondRegister(object16, valueHigh1);
		return 0;

	case 14:
		/* begin genLowcodeOopToFloat32 */
		rOopTop20 = NoReg;
		frResult = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop20 = registerOrNone(ssTop());
			index120 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i120 = index120; i120 <= (simStackPtr); i120 += 1) {
				if ((registerOrNone(simStackAt(index120))) == rOopTop20) {
					goto l65;
				}
			}
	l65:	;
			rOopTop20 = NoReg;
	l64:	;
		}
		if (rOopTop20 == NoReg) {
			rOopTop20 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rOopTop20 == NoReg)
 || (frResult == NoReg))));
		object18 = rOopTop20;
		value10 = frResult;
		popToReg(ssTop(), object18);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i210 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i210 <= simStackPtr; i210 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i210), frameOffsetOfTemporary(i210 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOoptoFloat32(object18, value10);
		return 0;

	case 15:
		/* begin genLowcodeOopToFloat64 */
		rOopTop21 = NoReg;
		frResult1 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop21 = registerOrNone(ssTop());
			index121 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i121 = index121; i121 <= (simStackPtr); i121 += 1) {
				if ((registerOrNone(simStackAt(index121))) == rOopTop21) {
					goto l68;
				}
			}
	l68:	;
			rOopTop21 = NoReg;
	l67:	;
		}
		if (rOopTop21 == NoReg) {
			rOopTop21 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult1 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rOopTop21 == NoReg)
 || (frResult1 == NoReg))));
		object19 = rOopTop21;
		value11 = frResult1;
		popToReg(ssTop(), object19);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i211 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i211 <= simStackPtr; i211 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i211), frameOffsetOfTemporary(i211 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOoptoFloat64(object19, value11);
		return 0;

	case 16:
		/* begin genLowcodeOopToInt32 */
		rOopTop22 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop22 = registerOrNone(ssTop());
			index122 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i122 = index122; i122 <= (simStackPtr); i122 += 1) {
				if ((registerOrNone(simStackAt(index122))) == rOopTop22) {
					goto l71;
				}
			}
	l71:	;
			rOopTop22 = NoReg;
	l70:	;
		}
		if (rOopTop22 == NoReg) {
			rOopTop22 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop22 == NoReg)));
		object20 = rOopTop22;
		popToReg(ssTop(), object20);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i212 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i212 <= simStackPtr; i212 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i212), frameOffsetOfTemporary(i212 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOopToInt32(object20);
		return 0;

	case 17:
		/* begin genLowcodeOopToInt64 */
		/* begin allocateRegistersForLowcodeOopResultInteger2: */
		rOopTop23 = NoReg;
		rResult14 = (rResult23 = NoReg);
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop23 = registerOrNone(ssTop());
			index123 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i123 = index123; i123 <= (simStackPtr); i123 += 1) {
				if ((registerOrNone(simStackAt(index123))) == rOopTop23) {
					goto l77;
				}
			}
	l77:	;
			rOopTop23 = NoReg;
	l74:	;
		}
		if (rOopTop23 == NoReg) {
			rOopTop23 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult14 = allocateRegNotConflictingWith(1U << rOopTop23);
		rResult23 = allocateRegNotConflictingWith((1U << rOopTop23) | (1U << rResult14));
		assert(!(((rOopTop23 == NoReg)
 || (rResult14 == NoReg))));
		object21 = rOopTop23;
		valueLow2 = rResult14;
		valueHigh2 = rResult23;
		popToReg(ssTop(), object21);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i34 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i34 <= simStackPtr; i34 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i34), frameOffsetOfTemporary(i34 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOoptoInt64highPart(object21, valueLow2, valueHigh2);
		return 0;

	case 18:
		/* begin genLowcodeOopToPointer */
		rOopTop12 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop12 = registerOrNone(ssTop());
			index112 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i112 = index112; i112 <= (simStackPtr); i112 += 1) {
				if ((registerOrNone(simStackAt(index112))) == rOopTop12) {
					goto l39;
				}
			}
	l39:	;
			rOopTop12 = NoReg;
	l38:	;
		}
		if (rOopTop12 == NoReg) {
			rOopTop12 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop12 == NoReg)));
		object11 = rOopTop12;
		popToReg(ssTop(), object11);
		ssPop(1);
		genLcOopToPointer(object11);
		return 0;

	case 19:
		/* begin genLowcodeOopToPointerReinterpret */
		rOopTop13 = NoReg;
		rResult8 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop13 = registerOrNone(ssTop());
			index113 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i113 = index113; i113 <= (simStackPtr); i113 += 1) {
				if ((registerOrNone(simStackAt(index113))) == rOopTop13) {
					goto l42;
				}
			}
	l42:	;
			rOopTop13 = NoReg;
	l41:	;
		}
		if (rOopTop13 == NoReg) {
			rOopTop13 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult8 = allocateRegNotConflictingWith(1U << rOopTop13);
		assert(!(((rOopTop13 == NoReg)
 || (rResult8 == NoReg))));
		object12 = rOopTop13;
		pointer = rResult8;
		popToReg(ssTop(), object12);
		ssPop(1);
		ssPushNativeRegister(object12);
		return 0;

	case 20:
		/* begin genLowcodeOopToUInt32 */
		rOopTop24 = NoReg;
		rResult15 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop24 = registerOrNone(ssTop());
			index124 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i124 = index124; i124 <= (simStackPtr); i124 += 1) {
				if ((registerOrNone(simStackAt(index124))) == rOopTop24) {
					goto l80;
				}
			}
	l80:	;
			rOopTop24 = NoReg;
	l79:	;
		}
		if (rOopTop24 == NoReg) {
			rOopTop24 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult15 = allocateRegNotConflictingWith(1U << rOopTop24);
		assert(!(((rOopTop24 == NoReg)
 || (rResult15 == NoReg))));
		object22 = rOopTop24;
		value13 = rResult15;
		popToReg(ssTop(), object22);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i214 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i214 <= simStackPtr; i214 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i214), frameOffsetOfTemporary(i214 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOopToUInt32(object22);
		return 0;

	case 21:
		/* begin genLowcodeOopToUInt64 */
		/* begin allocateRegistersForLowcodeOopResultInteger2: */
		rOopTop25 = NoReg;
		rResult17 = (rResult24 = NoReg);
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop25 = registerOrNone(ssTop());
			index125 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i125 = index125; i125 <= (simStackPtr); i125 += 1) {
				if ((registerOrNone(simStackAt(index125))) == rOopTop25) {
					goto l86;
				}
			}
	l86:	;
			rOopTop25 = NoReg;
	l83:	;
		}
		if (rOopTop25 == NoReg) {
			rOopTop25 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult17 = allocateRegNotConflictingWith(1U << rOopTop25);
		rResult24 = allocateRegNotConflictingWith((1U << rOopTop25) | (1U << rResult17));
		assert(!(((rOopTop25 == NoReg)
 || (rResult17 == NoReg))));
		object23 = rOopTop25;
		valueLow3 = rResult17;
		valueHigh3 = rResult24;
		popToReg(ssTop(), object23);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i37 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i37 <= simStackPtr; i37 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i37), frameOffsetOfTemporary(i37 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcOoptoUInt64highPart(object23, valueLow3, valueHigh3);
		return 0;

	case 22:
		/* begin genLowcodePin */
		rOopTop14 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop14 = registerOrNone(ssTop());
			index114 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i114 = index114; i114 <= (simStackPtr); i114 += 1) {
				if ((registerOrNone(simStackAt(index114))) == rOopTop14) {
					goto l45;
				}
			}
	l45:	;
			rOopTop14 = NoReg;
	l44:	;
		}
		if (rOopTop14 == NoReg) {
			rOopTop14 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop14 == NoReg)));
		object13 = rOopTop14;
		popToReg(ssTop(), object13);
		ssPop(1);
		abort();
		return 0;

	case 23:
		/* begin genLowcodeUnpin */
		rOopTop15 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop15 = registerOrNone(ssTop());
			index115 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i115 = index115; i115 <= (simStackPtr); i115 += 1) {
				if ((registerOrNone(simStackAt(index115))) == rOopTop15) {
					goto l48;
				}
			}
	l48:	;
			rOopTop15 = NoReg;
	l47:	;
		}
		if (rOopTop15 == NoReg) {
			rOopTop15 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop15 == NoReg)));
		object14 = rOopTop15;
		popToReg(ssTop(), object14);
		ssPop(1);
		abort();
		return 0;

	default:
		return EncounteredUnknownBytecode;

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeNullaryInlinePrimitive: */
static sqInt NoDbgRegParms
genLowcodeNullaryInlinePrimitive(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction3;
    AbstractInstruction * cont;
    AbstractInstruction * cont1;
    sqInt floatValue;
    sqInt frTop;
    sqInt frTop1;
    sqInt i;
    sqInt i1;
    sqInt i2;
    sqInt i3;
    sqInt i4;
    sqInt i5;
    sqInt i6;
    AbstractInstruction * inst;
    AbstractInstruction * inst1;
    sqInt object;
    sqInt object1;
    sqInt object2;
    sqInt object3;
    sqInt object4;
    sqInt pointer;
    sqInt pointer1;
    sqInt pointerClassLiteral;
    sqInt reg;
    sqInt reg1;
    sqInt reg2;
    sqInt rNext;
    sqInt rNext1;
    sqInt rNext2;
    sqInt rResult;
    sqInt rResult2;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rTop;
    sqInt rTop2;
    sqInt rTop3;
    sqInt rTop4;
    sqInt rTop5;
    sqInt rTop6;
    sqInt rTop7;
    sqInt rTop8;
    sqInt rTop9;
    sqInt singleFloatValue;
    sqInt topRegistersMask;
    sqInt topRegistersMask1;
    sqInt topRegistersMask2;
    AbstractInstruction * trueJump;
    AbstractInstruction * trueJump1;
    sqInt value;
    sqInt value2;
    sqInt value4;
    sqInt value5;
    sqInt valueHigh;
    sqInt valueHigh1;
    sqInt valueHigh2;
    sqInt valueLow;
    sqInt valueLow1;
    sqInt valueLow2;
    sqInt wordConstant;
    sqInt wordConstant2;

	
	switch (prim) {
	case 0:
		/* begin genLowcodeBoolean32ToOop */
		rTop = NoReg;
		rResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult = allocateRegNotConflictingWith(1U << rTop);
		assert(!(((rTop == NoReg)
 || (rResult == NoReg))));
		value = rTop;
		object = rResult;
		nativePopToReg(ssNativeTop(), value);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, value);
		/* begin JumpNonZero: */
		trueJump = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		annotateobjRef(gMoveCwR(falseObject(), value), falseObject());
		/* begin Jump: */
		cont = genoperand(Jump, ((sqInt)0));
		/* begin MoveCw:R: */
		wordConstant = trueObject();
		/* begin checkLiteral:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCwR, wordConstant, value);
		inst = anInstruction1;
		jmpTarget(trueJump, inst);
		annotateobjRef(inst, trueObject());
		jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushRegister(value);
		return 0;

	case 1:
		/* begin genLowcodeBoolean64ToOop */
		/* begin allocateRegistersForLowcodeInteger2ResultOop: */
		topRegistersMask = 0;
		rTop2 = (rNext = NoReg);
		rResult2 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask = 1U << reg;
			}
		}
		if (rTop2 == NoReg) {
			rTop2 = allocateRegNotConflictingWith(topRegistersMask);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(1U << rTop2);
		}
		assert(!(((rTop2 == NoReg)
 || (rNext == NoReg))));
		rResult2 = allocateFloatRegNotConflictingWith((1U << rTop2) | (1U << rNext));
		assert(!((rResult2 == NoReg)));
		valueLow = rTop2;
		valueHigh = rNext;
		object1 = rResult2;
		nativePopToRegsecondReg(ssNativeTop(), valueLow, valueHigh);
		ssNativePop(1);
		/* begin OrR:R: */
		genoperandoperand(OrRR, valueLow, valueHigh);
		/* begin JumpNonZero: */
		trueJump1 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		annotateobjRef(gMoveCwR(falseObject(), valueLow), falseObject());
		/* begin Jump: */
		cont1 = genoperand(Jump, ((sqInt)0));
		/* begin MoveCw:R: */
		wordConstant2 = trueObject();
		/* begin checkLiteral:forInstruction: */
		anInstruction3 = genoperandoperand(MoveCwR, wordConstant2, valueLow);
		inst1 = anInstruction3;
		jmpTarget(trueJump1, inst1);
		annotateobjRef(inst1, trueObject());
		jmpTarget(cont1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushRegister(valueLow);
		return 0;

	case 2:
		/* begin genLowcodeFloat32ToOop */
		frTop = NoReg;

		/* Float argument */
		rResult3 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop == NoReg)
 || (rResult3 == NoReg))));
		singleFloatValue = frTop;
		object2 = rResult3;
		nativePopToReg(ssNativeTop(), singleFloatValue);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcFloat32toOop(singleFloatValue, object2);
		return 0;

	case 3:
		/* begin genLowcodeFloat64ToOop */
		frTop1 = NoReg;

		/* Float argument */
		rResult4 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult4 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop1 == NoReg)
 || (rResult4 == NoReg))));
		floatValue = frTop1;
		object3 = rResult4;
		nativePopToReg(ssNativeTop(), floatValue);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcFloat64toOop(floatValue, object3);
		return 0;

	case 4:
		/* begin genLowcodeInt32ToOop */
		rTop3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop3 == NoReg) {
			rTop3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop3 == NoReg)));
		value2 = rTop3;
		nativePopToReg(ssNativeTop(), value2);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i2 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i2 <= simStackPtr; i2 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i2), frameOffsetOfTemporary(i2 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInt32ToOop(value2);
		return 0;

	case 5:
		/* begin genLowcodeInt64ToOop */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask1 = 0;
		rTop4 = (rNext1 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext1 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg1 = (rNext1 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask1 = 1U << reg1;
			}
		}
		if (rTop4 == NoReg) {
			rTop4 = allocateRegNotConflictingWith(topRegistersMask1);
		}
		if (rNext1 == NoReg) {
			rNext1 = allocateRegNotConflictingWith(1U << rTop4);
		}
		assert(!(((rTop4 == NoReg)
 || (rNext1 == NoReg))));
		valueLow1 = rTop4;
		valueHigh1 = rNext1;
		nativePopToRegsecondReg(ssNativeTop(), valueLow1, valueHigh1);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i3 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i3 <= simStackPtr; i3 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i3), frameOffsetOfTemporary(i3 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInt64ToOophighPart(valueLow1, valueHigh1);
		return 0;

	case 6:
		/* begin genLowcodePointerToOop */
		pointerClassLiteral = getLiteral(extA);
		/* begin allocateRegistersForLowcodeInteger: */
		rTop7 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop7 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop7 == NoReg) {
			rTop7 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop7 == NoReg)));
		pointer1 = rTop7;
		nativePopToReg(ssNativeTop(), pointer1);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i4 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i4 <= simStackPtr; i4 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i4), frameOffsetOfTemporary(i4 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcPointerToOopclass(pointer1, pointerClassLiteral);
		extA = 0;
		return 0;

	case 7:
		/* begin genLowcodePointerToOopReinterprer */
		rTop5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop5 == NoReg)));
		pointer = rTop5;
		nativePopToReg(ssNativeTop(), pointer);
		ssNativePop(1);
		ssPushRegister(pointer);
		return 0;

	case 8:
		/* begin genLowcodeSmallInt32ToOop */
		rTop6 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop6 == NoReg) {
			rTop6 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop6 == NoReg)));
		value4 = rTop6;
		nativePopToReg(ssNativeTop(), value4);
		ssNativePop(1);
		genConvertIntegerToSmallIntegerInReg(value4);
		ssPushRegister(value4);
		return 0;

	case 9:
		/* begin genLowcodeUint32ToOop */
		rTop8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop8 == NoReg) {
			rTop8 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop8 == NoReg)));
		value5 = rTop8;
		nativePopToReg(ssNativeTop(), value5);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i5 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i5 <= simStackPtr; i5 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i5), frameOffsetOfTemporary(i5 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcUInt32ToOop(value5);
		return 0;

	case 10:
		/* begin genLowcodeUint64ToOop */
		/* begin allocateRegistersForLowcodeInteger2ResultOop: */
		topRegistersMask2 = 0;
		rTop9 = (rNext2 = NoReg);
		rResult5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg2 = (rNext2 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask2 = 1U << reg2;
			}
		}
		if (rTop9 == NoReg) {
			rTop9 = allocateRegNotConflictingWith(topRegistersMask2);
		}
		if (rNext2 == NoReg) {
			rNext2 = allocateRegNotConflictingWith(1U << rTop9);
		}
		assert(!(((rTop9 == NoReg)
 || (rNext2 == NoReg))));
		rResult5 = allocateFloatRegNotConflictingWith((1U << rTop9) | (1U << rNext2));
		assert(!((rResult5 == NoReg)));
		valueLow2 = rTop9;
		valueHigh2 = rNext2;
		object4 = rResult5;
		nativePopToRegsecondReg(ssNativeTop(), valueLow2, valueHigh2);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i6 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i6 <= simStackPtr; i6 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i6), frameOffsetOfTemporary(i6 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcUInt64ToOophighPart(valueLow2, valueHigh2);
		return 0;

	default:
		return EncounteredUnknownBytecode;

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeTrinaryInlinePrimitive: */
static sqInt NoDbgRegParms
genLowcodeTrinaryInlinePrimitive(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction * contJump;
    AbstractInstruction * contJump1;
    AbstractInstruction * falseJump;
    AbstractInstruction * falseJump1;
    sqInt fieldIndex;
    sqInt fieldIndex1;
    sqInt first;
    sqInt first1;
    sqInt i1;
    sqInt i11;
    sqInt i12;
    sqInt index1;
    sqInt index11;
    sqInt index12;
    sqInt object;
    sqInt object1;
    sqInt oopTopRegisterMask;
    sqInt oopTopRegisterMask1;
    sqInt oopTopRegisterMask2;
    sqInt oopTopRegisterMask3;
    sqInt rOopNext;
    sqInt rOopNext1;
    sqInt rOopNext2;
    sqInt rOopNext3;
    sqInt rOopTop;
    sqInt rOopTop1;
    sqInt rOopTop2;
    sqInt rOopTop3;
    sqInt rResult;
    sqInt rTop;
    sqInt second;
    sqInt second1;
    sqInt topRegisterMask;
    sqInt value;
    sqInt value1;
    sqInt value2;

	
	switch (prim) {
	case 0:
		/* begin genLowcodeOopEqual */
		rOopTop = (rOopNext = NoReg);
		rResult = NoReg;
		oopTopRegisterMask = 0;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop = registerOrNone(ssTop());
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i1 = index1; i1 <= (simStackPtr); i1 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopTop) {
					goto l3;
				}
			}
	l3:	;
			rOopTop = NoReg;
	l2:	;
		}
		if ((registerOrNone(ssValue(1))) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopNext = registerOrNone(ssValue(1));
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i1 = index1; i1 < simStackPtr; i1 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopNext) {
					goto l5;
				}
			}
	l5:	;
			rOopNext = NoReg;
	l4:	;
			if (rOopNext != NoReg) {
				/* begin registerMaskFor: */
				oopTopRegisterMask = 1U << rOopNext;
			}
		}
		if (rOopTop == NoReg) {
			rOopTop = allocateRegNotConflictingWith(oopTopRegisterMask);
		}
		if (rOopNext == NoReg) {
			rOopNext = allocateRegNotConflictingWith(1U << rOopTop);
		}
		rResult = allocateRegNotConflictingWith((1U << rOopTop) | (1U << rOopNext));
		assert(!(((rOopTop == NoReg)
 || ((rOopNext == NoReg)
 || (rResult == NoReg)))));
		second = rOopTop;
		first = rOopNext;
		value = rResult;
		popToReg(ssTop(), second);
		ssPop(1);
		popToReg(ssTop(), first);
		ssPop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second, first);
		/* begin JumpNonZero: */
		falseJump = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, 1, first);
		/* begin Jump: */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, first);
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first);
		return 0;

	case 1:
		/* begin genLowcodeOopNotEqual */
		rOopTop1 = (rOopNext1 = NoReg);
		oopTopRegisterMask1 = 0;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop1 = registerOrNone(ssTop());
			index11 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i11 = index11; i11 <= (simStackPtr); i11 += 1) {
				if ((registerOrNone(simStackAt(index11))) == rOopTop1) {
					goto l15;
				}
			}
	l15:	;
			rOopTop1 = NoReg;
	l18:	;
		}
		if ((registerOrNone(ssValue(1))) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopNext1 = registerOrNone(ssValue(1));
			index11 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i11 = index11; i11 < simStackPtr; i11 += 1) {
				if ((registerOrNone(simStackAt(index11))) == rOopNext1) {
					goto l17;
				}
			}
	l17:	;
			rOopNext1 = NoReg;
	l11:	;
			if (rOopNext1 != NoReg) {
				/* begin registerMaskFor: */
				oopTopRegisterMask1 = 1U << rOopNext1;
			}
		}
		if (rOopTop1 == NoReg) {
			rOopTop1 = allocateRegNotConflictingWith(oopTopRegisterMask1);
		}
		if (rOopNext1 == NoReg) {
			rOopNext1 = allocateRegNotConflictingWith(1U << rOopTop1);
		}
		assert(!(((rOopTop1 == NoReg)
 || (rOopNext1 == NoReg))));
		second1 = rOopTop1;
		first1 = rOopNext1;
		popToReg(ssTop(), second1);
		ssPop(1);
		popToReg(ssTop(), first1);
		ssPop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second1, first1);
		/* begin JumpZero: */
		falseJump1 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(MoveCqR, 1, first1);
		/* begin Jump: */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(MoveCqR, 0, first1);
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first1);
		return 0;

	case 2:
		/* begin genLowcodeStoreObjectField */
		fieldIndex = extA;
		/* begin allocateRegistersForLowcodeOop2: */
		rOopTop2 = (rOopNext2 = NoReg);
		oopTopRegisterMask2 = 0;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop2 = registerOrNone(ssTop());
			index12 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i12 = index12; i12 <= (simStackPtr); i12 += 1) {
				if ((registerOrNone(simStackAt(index12))) == rOopTop2) {
					goto l20;
				}
			}
	l20:	;
			rOopTop2 = NoReg;
	l24:	;
		}
		if ((registerOrNone(ssValue(1))) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopNext2 = registerOrNone(ssValue(1));
			index12 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i12 = index12; i12 < simStackPtr; i12 += 1) {
				if ((registerOrNone(simStackAt(index12))) == rOopNext2) {
					goto l19;
				}
			}
	l19:	;
			rOopNext2 = NoReg;
	l23:	;
			if (rOopNext2 != NoReg) {
				/* begin registerMaskFor: */
				oopTopRegisterMask2 = 1U << rOopNext2;
			}
		}
		if (rOopTop2 == NoReg) {
			rOopTop2 = allocateRegNotConflictingWith(oopTopRegisterMask2);
		}
		if (rOopNext2 == NoReg) {
			rOopNext2 = allocateRegNotConflictingWith(1U << rOopTop2);
		}
		assert(!(((rOopTop2 == NoReg)
 || (rOopNext2 == NoReg))));
		value1 = rOopTop2;
		object = rOopNext2;
		popToReg(ssTop(), value1);
		ssPop(1);
		popToReg(ssTop(), object);
		ssPop(1);
		genLcStoreobjectfield(value1, object, fieldIndex);
		extA = 0;
		return 0;

	case 3:
		/* begin genLowcodeStoreObjectFieldAt */
		rTop = (rOopTop3 = (rOopNext3 = NoReg));
		oopTopRegisterMask3 = (topRegisterMask = 0);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
			/* begin registerMaskFor: */
			oopTopRegisterMask3 = 1U << rTop;
		}
		if ((registerOrNone(ssTop())) != NoReg) {
			rOopTop3 = registerOrNone(ssTop());
			/* begin registerMaskFor: */
			topRegisterMask = 1U << rOopTop3;
		}
		if ((registerOrNone(ssValue(1))) != NoReg) {
			rOopNext3 = registerOrNone(ssValue(1));
			topRegisterMask = topRegisterMask | (1U << rOopNext3);
			oopTopRegisterMask3 = oopTopRegisterMask3 | (1U << rOopNext3);
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(topRegisterMask);
		}
		if (rOopTop3 == NoReg) {
			rOopTop3 = allocateRegNotConflictingWith(oopTopRegisterMask3);
		}
		if (rOopNext3 == NoReg) {
			rOopNext3 = allocateRegNotConflictingWith((1U << rTop) | (1U << rOopTop3));
		}
		assert(!(((rTop == NoReg)
 || ((rOopTop3 == NoReg)
 || (rOopNext3 == NoReg)))));
		fieldIndex1 = rTop;
		value2 = rOopTop3;
		object1 = rOopNext3;
		popToReg(ssTop(), value2);
		ssPop(1);
		nativePopToReg(ssNativeTop(), fieldIndex1);
		ssNativePop(1);
		popToReg(ssTop(), object1);
		ssPop(1);
		genLcStoreobjectat(value2, object1, fieldIndex1);
		return 0;

	default:
		return EncounteredUnknownBytecode;

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive2: */
static sqInt NoDbgRegParms
genLowcodeUnaryInlinePrimitive2(sqInt prim)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction110;
    AbstractInstruction *anInstruction111;
    AbstractInstruction *anInstruction112;
    AbstractInstruction *anInstruction113;
    AbstractInstruction *anInstruction114;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction25;
    AbstractInstruction *anInstruction26;
    AbstractInstruction *anInstruction27;
    AbstractInstruction *anInstruction28;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction30;
    AbstractInstruction *anInstruction33;
    AbstractInstruction *anInstruction34;
    AbstractInstruction *anInstruction35;
    AbstractInstruction *anInstruction36;
    AbstractInstruction *anInstruction37;
    AbstractInstruction *anInstruction38;
    AbstractInstruction *anInstruction39;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction40;
    AbstractInstruction *anInstruction41;
    AbstractInstruction *anInstruction42;
    AbstractInstruction *anInstruction43;
    AbstractInstruction *anInstruction44;
    AbstractInstruction *anInstruction45;
    AbstractInstruction *anInstruction46;
    AbstractInstruction *anInstruction47;
    AbstractInstruction *anInstruction48;
    AbstractInstruction *anInstruction49;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt baseOffset;
    sqInt baseOffset1;
    sqInt baseOffset10;
    sqInt baseOffset11;
    sqInt baseOffset12;
    sqInt baseOffset13;
    sqInt baseOffset14;
    sqInt baseOffset15;
    sqInt baseOffset16;
    sqInt baseOffset17;
    sqInt baseOffset18;
    sqInt baseOffset19;
    sqInt baseOffset2;
    sqInt baseOffset20;
    sqInt baseOffset21;
    sqInt baseOffset22;
    sqInt baseOffset23;
    sqInt baseOffset3;
    sqInt baseOffset4;
    sqInt baseOffset5;
    sqInt baseOffset6;
    sqInt baseOffset7;
    sqInt baseOffset8;
    sqInt baseOffset9;
    sqInt classOop;
    sqInt classOop1;
    sqInt classOop2;
    AbstractInstruction * contJump;
    AbstractInstruction * contJump1;
    AbstractInstruction * contJump2;
    AbstractInstruction * contJump3;
    AbstractInstruction * contJump4;
    AbstractInstruction * contJump5;
    AbstractInstruction * contJump6;
    AbstractInstruction * contJump7;
    sqInt doubleValue;
    sqInt doubleValue1;
    AbstractInstruction * falseJump;
    AbstractInstruction * falseJump1;
    AbstractInstruction * falseJump2;
    AbstractInstruction * falseJump21;
    AbstractInstruction * falseJump22;
    AbstractInstruction * falseJump3;
    AbstractInstruction * falseJump4;
    AbstractInstruction * falseJump5;
    AbstractInstruction * falseJump6;
    AbstractInstruction * falseJump7;
    AbstractInstruction * falseLabel;
    AbstractInstruction * falseLabel1;
    sqInt fieldIndex;
    sqInt first;
    sqInt first1;
    sqInt first10;
    sqInt first2;
    sqInt first3;
    sqInt first4;
    sqInt first5;
    sqInt first7;
    sqInt first8;
    sqInt first9;
    sqInt firstHigh;
    sqInt firstHigh5;
    sqInt firstLow;
    sqInt firstLow5;
    sqInt floatValue;
    sqInt floatValue1;
    sqInt floatValue2;
    sqInt floatValue3;
    sqInt floatValue4;
    sqInt floatValue5;
    sqInt floatValue6;
    sqInt frResult;
    sqInt frResult1;
    sqInt frResult2;
    sqInt frResult3;
    sqInt frResult4;
    sqInt frResult5;
    sqInt frResult6;
    sqInt frResult7;
    sqInt frResult8;
    sqInt frResult9;
    sqInt frTop;
    sqInt frTop1;
    sqInt frTop2;
    sqInt frTop3;
    sqInt frTop4;
    sqInt i;
    sqInt i1;
    sqInt i11;
    sqInt i12;
    sqInt i2;
    sqInt i21;
    sqInt index1;
    sqInt index11;
    sqInt indexableSize;
    sqInt indexableSize1;
    sqInt int32Result;
    sqInt int64Result;
    sqInt int64Result1;
    sqInt int64Result2;
    sqInt nativeValueIndex;
    sqInt nativeValueIndex1;
    sqInt nextRegisterMask;
    sqInt nextRegisterMask1;
    sqInt object;
    sqInt object1;
    sqInt object2;
    sqInt pointer;
    sqInt pointer1;
    sqInt pointer2;
    sqInt pointer3;
    sqInt pointer4;
    sqInt pointer5;
    sqInt pointer6;
    sqInt pointer7;
    sqInt pointer8;
    sqInt pointerResult;
    sqInt pointerResult1;
    sqInt reg;
    sqInt reg1;
    sqInt reg10;
    sqInt reg12;
    sqInt reg13;
    sqInt reg14;
    sqInt reg2;
    sqInt reg3;
    sqInt reg4;
    sqInt reg5;
    sqInt reg7;
    sqInt reg8;
    sqInt reg9;
    sqInt result;
    sqInt result1;
    sqInt result2;
    sqInt result3;
    sqInt result4;
    sqInt rNext;
    sqInt rNext1;
    sqInt rNext10;
    sqInt rNext12;
    sqInt rNext14;
    sqInt rNext15;
    sqInt rNext16;
    sqInt rNext2;
    sqInt rNext3;
    sqInt rNext4;
    sqInt rNext5;
    sqInt rNext6;
    sqInt rNext7;
    sqInt rNext8;
    sqInt rNext9;
    sqInt rNextNext;
    sqInt rNextNext1;
    sqInt rNextNextNext;
    sqInt rNextNextNext1;
    sqInt rOopResult;
    sqInt rOopTop;
    sqInt rOopTop1;
    sqInt rOopTop2;
    sqInt rOopTop3;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult10;
    sqInt rResult11;
    sqInt rResult12;
    sqInt rResult13;
    sqInt rResult14;
    sqInt rResult15;
    sqInt rResult16;
    sqInt rResult17;
    sqInt rResult18;
    sqInt rResult19;
    sqInt rResult2;
    sqInt rResult20;
    sqInt rResult21;
    sqInt rResult210;
    sqInt rResult211;
    sqInt rResult212;
    sqInt rResult22;
    sqInt rResult23;
    sqInt rResult24;
    sqInt rResult25;
    sqInt rResult26;
    sqInt rResult27;
    sqInt rResult28;
    sqInt rResult29;
    sqInt rResult3;
    sqInt rResult30;
    sqInt rResult31;
    sqInt rResult32;
    sqInt rResult33;
    sqInt rResult34;
    sqInt rResult35;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt rTop;
    sqInt rTop1;
    sqInt rTop10;
    sqInt rTop12;
    sqInt rTop13;
    sqInt rTop14;
    sqInt rTop15;
    sqInt rTop17;
    sqInt rTop18;
    sqInt rTop19;
    sqInt rTop2;
    sqInt rTop20;
    sqInt rTop21;
    sqInt rTop22;
    sqInt rTop23;
    sqInt rTop24;
    sqInt rTop25;
    sqInt rTop26;
    sqInt rTop27;
    sqInt rTop28;
    sqInt rTop29;
    sqInt rTop3;
    sqInt rTop30;
    sqInt rTop4;
    sqInt rTop5;
    sqInt rTop6;
    sqInt rTop7;
    sqInt rTop8;
    sqInt rTop9;
    sqInt second;
    sqInt second1;
    sqInt second10;
    sqInt second2;
    sqInt second3;
    sqInt second4;
    sqInt second5;
    sqInt second7;
    sqInt second8;
    sqInt second9;
    sqInt secondHigh;
    sqInt secondHigh5;
    sqInt secondLow;
    sqInt secondLow5;
    sqInt shiftAmount;
    sqInt shiftAmount1;
    sqInt topRegisterMask;
    sqInt topRegisterMask1;
    sqInt topRegistersMask;
    sqInt topRegistersMask1;
    sqInt topRegistersMask10;
    sqInt topRegistersMask11;
    sqInt topRegistersMask13;
    sqInt topRegistersMask14;
    sqInt topRegistersMask15;
    sqInt topRegistersMask2;
    sqInt topRegistersMask3;
    sqInt topRegistersMask4;
    sqInt topRegistersMask5;
    sqInt topRegistersMask6;
    sqInt topRegistersMask8;
    sqInt topRegistersMask9;
    sqInt value;
    sqInt value1;
    sqInt value10;
    sqInt value11;
    sqInt value12;
    sqInt value13;
    sqInt value14;
    sqInt value15;
    sqInt value16;
    sqInt value17;
    sqInt value18;
    sqInt value19;
    sqInt value2;
    sqInt value20;
    sqInt value22;
    sqInt value23;
    sqInt value26;
    sqInt value27;
    sqInt value28;
    sqInt value29;
    sqInt value3;
    sqInt value31;
    sqInt value4;
    sqInt value5;
    sqInt value6;
    sqInt value7;
    sqInt value8;
    sqInt value9;
    sqInt valueHigh2;
    sqInt valueHigh4;
    sqInt valueHigh5;
    sqInt valueHigh6;
    sqInt valueHigh7;
    sqInt valueHigh8;
    sqInt valueLow2;
    sqInt valueLow4;
    sqInt valueLow5;
    sqInt valueLow6;
    sqInt valueLow7;
    sqInt valueLow8;

	
	switch (prim) {
	case 60:
		/* begin genLowcodeFloat64ToFloat32 */
		topRegistersMask = 0;
		frTop = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(topRegistersMask);
		}
		assert(!((frTop == NoReg)));
		floatValue2 = frTop;
		nativePopToReg(ssNativeTop(), floatValue2);
		ssNativePop(1);
		/* begin ConvertRd:Rs: */
		genoperandoperand(ConvertRdRs, floatValue2, floatValue2);
		ssPushNativeRegisterSingleFloat(floatValue2);
		return 0;

	case 61:
		/* begin genLowcodeFloat64ToInt32 */
		frTop1 = NoReg;

		/* Float argument */
		rResult16 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult16 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop1 == NoReg)
 || (rResult16 == NoReg))));
		floatValue3 = frTop1;
		int32Result = rResult16;
		nativePopToReg(ssNativeTop(), floatValue3);
		ssNativePop(1);
		/* begin ConvertRd:R: */
		genoperandoperand(ConvertRdR, floatValue3, int32Result);
		ssPushNativeRegister(int32Result);
		return 0;

	case 0x3E:
		/* begin genLowcodeFloat64ToInt64 */
		frTop2 = NoReg;

		/* Float argument */
		rResult17 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop2 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop2 == NoReg) {
			frTop2 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult17 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop2 == NoReg)
 || (rResult17 == NoReg))));
		floatValue4 = frTop2;
		int64Result = rResult17;
		nativePopToReg(ssNativeTop(), floatValue4);
		ssNativePop(1);
		abort();
		return 0;

	case 0x3F:
		/* begin genLowcodeFloat64ToUInt32 */
		frTop3 = NoReg;

		/* Float argument */
		rResult18 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop3 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop3 == NoReg) {
			frTop3 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult18 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop3 == NoReg)
 || (rResult18 == NoReg))));
		floatValue5 = frTop3;
		int64Result1 = rResult18;
		nativePopToReg(ssNativeTop(), floatValue5);
		ssNativePop(1);
		/* begin ConvertRd:R: */
		genoperandoperand(ConvertRdR, floatValue5, int64Result1);
		ssPushNativeRegister(int64Result1);
		return 0;

	case 64:
		/* begin genLowcodeFloat64ToUInt64 */
		frTop4 = NoReg;

		/* Float argument */
		rResult19 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop4 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop4 == NoReg) {
			frTop4 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult19 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop4 == NoReg)
 || (rResult19 == NoReg))));
		floatValue6 = frTop4;
		int64Result2 = rResult19;
		nativePopToReg(ssNativeTop(), floatValue6);
		ssNativePop(1);
		abort();
		return 0;

	case 65:
		/* begin genLowcodeFree */
		rTop29 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop29 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop29 == NoReg) {
			rTop29 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop29 == NoReg)));
		pointer8 = rTop29;
		nativePopToReg(ssNativeTop(), pointer8);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		if (pointer8 != ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, pointer8, ReceiverResultReg);
		}
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceFreeTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		return 0;

	case 66:
		/* begin genLowcodeInstantiateIndexable32Oop */
		rTop30 = (rOopTop1 = NoReg);
		rOopResult = NoReg;
		topRegisterMask1 = 0;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop30 = nativeRegisterOrNone(ssNativeTop());
		}
		if ((registerOrNone(ssTop())) != NoReg) {
			rOopTop1 = registerOrNone(ssTop());
			/* begin registerMaskFor: */
			topRegisterMask1 = 1U << rOopTop1;
		}
		if (rTop30 == NoReg) {
			rTop30 = allocateRegNotConflictingWith(topRegisterMask1);
		}
		if (rOopTop1 == NoReg) {
			rOopTop1 = allocateRegNotConflictingWith(1U << rTop30);
		}
		rOopResult = allocateRegNotConflictingWith((1U << rTop30) | (1U << rOopTop1));
		assert(!(((rTop30 == NoReg)
 || ((rOopTop1 == NoReg)
 || (rOopResult == NoReg)))));
		indexableSize = rTop30;
		classOop = rOopTop1;
		object1 = rOopResult;
		nativePopToReg(ssNativeTop(), indexableSize);
		ssNativePop(1);
		popToReg(ssTop(), classOop);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInstantiateOopindexableSize(classOop, indexableSize);
		return 0;

	case 67:
		/* begin genLowcodeInstantiateIndexableOop */
		indexableSize1 = extA;
		/* begin allocateRegistersForLowcodeOopResultOop: */
		rOopTop2 = NoReg;
		rResult35 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop2 = registerOrNone(ssTop());
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i11 = index1; i11 <= (simStackPtr); i11 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopTop2) {
					goto l200;
				}
			}
	l200:	;
			rOopTop2 = NoReg;
	l199:	;
		}
		if (rOopTop2 == NoReg) {
			rOopTop2 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult35 = allocateRegNotConflictingWith(1U << rOopTop2);
		assert(!(((rOopTop2 == NoReg)
 || (rResult35 == NoReg))));
		classOop1 = rOopTop2;
		object2 = rResult35;
		popToReg(ssTop(), classOop1);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i2 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i2 <= simStackPtr; i2 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i2), frameOffsetOfTemporary(i2 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInstantiateOopconstantIndexableSize(classOop1, indexableSize1);
		extA = 0;
		return 0;

	case 68:
		/* begin genLowcodeInstantiateOop */
		rOopTop3 = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop3 = registerOrNone(ssTop());
			index11 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i12 = index11; i12 <= (simStackPtr); i12 += 1) {
				if ((registerOrNone(simStackAt(index11))) == rOopTop3) {
					goto l203;
				}
			}
	l203:	;
			rOopTop3 = NoReg;
	l202:	;
		}
		if (rOopTop3 == NoReg) {
			rOopTop3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop3 == NoReg)));
		classOop2 = rOopTop3;
		popToReg(ssTop(), classOop2);
		ssPop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i21 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i21 <= simStackPtr; i21 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i21), frameOffsetOfTemporary(i21 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genLcInstantiateOop(classOop2);
		return 0;

	case 69:
		/* begin genLowcodeInt32Equal */
		topRegistersMask1 = 0;
		rTop = (rNext = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask1 = 1U << reg;
			}
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(topRegistersMask1);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(1U << rTop);
		}
		assert(!(((rTop == NoReg)
 || (rNext == NoReg))));
		second = rTop;
		first = rNext;
		nativePopToReg(ssNativeTop(), second);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second, first);
		/* begin JumpNonZero: */
		falseJump = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, 1, first);
		/* begin Jump: */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, first);
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first);
		return 0;

	case 70:
		/* begin genLowcodeInt32Great */
		topRegistersMask2 = 0;
		rTop1 = (rNext1 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop1 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext1 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg1 = (rNext1 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask2 = 1U << reg1;
			}
		}
		if (rTop1 == NoReg) {
			rTop1 = allocateRegNotConflictingWith(topRegistersMask2);
		}
		if (rNext1 == NoReg) {
			rNext1 = allocateRegNotConflictingWith(1U << rTop1);
		}
		assert(!(((rTop1 == NoReg)
 || (rNext1 == NoReg))));
		second1 = rTop1;
		first1 = rNext1;
		nativePopToReg(ssNativeTop(), second1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first1);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second1, first1);
		/* begin JumpLessOrEqual: */
		falseJump1 = genConditionalBranchoperand(JumpLessOrEqual, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(MoveCqR, 1, first1);
		/* begin Jump: */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction11 = genoperandoperand(MoveCqR, 0, first1);
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first1);
		return 0;

	case 71:
		/* begin genLowcodeInt32GreatEqual */
		topRegistersMask3 = 0;
		rTop2 = (rNext2 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg2 = (rNext2 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask3 = 1U << reg2;
			}
		}
		if (rTop2 == NoReg) {
			rTop2 = allocateRegNotConflictingWith(topRegistersMask3);
		}
		if (rNext2 == NoReg) {
			rNext2 = allocateRegNotConflictingWith(1U << rTop2);
		}
		assert(!(((rTop2 == NoReg)
 || (rNext2 == NoReg))));
		second2 = rTop2;
		first2 = rNext2;
		nativePopToReg(ssNativeTop(), second2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first2);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second2, first2);
		/* begin JumpLess: */
		falseJump2 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(MoveCqR, 1, first2);
		/* begin Jump: */
		contJump2 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction12 = genoperandoperand(MoveCqR, 0, first2);
		jmpTarget(contJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first2);
		return 0;

	case 72:
		/* begin genLowcodeInt32Less */
		topRegistersMask4 = 0;
		rTop3 = (rNext3 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext3 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg3 = (rNext3 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask4 = 1U << reg3;
			}
		}
		if (rTop3 == NoReg) {
			rTop3 = allocateRegNotConflictingWith(topRegistersMask4);
		}
		if (rNext3 == NoReg) {
			rNext3 = allocateRegNotConflictingWith(1U << rTop3);
		}
		assert(!(((rTop3 == NoReg)
 || (rNext3 == NoReg))));
		second3 = rTop3;
		first3 = rNext3;
		nativePopToReg(ssNativeTop(), second3);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first3);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second3, first3);
		/* begin JumpGreaterOrEqual: */
		falseJump3 = genConditionalBranchoperand(JumpGreaterOrEqual, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction4 = genoperandoperand(MoveCqR, 1, first3);
		/* begin Jump: */
		contJump3 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction13 = genoperandoperand(MoveCqR, 0, first3);
		jmpTarget(contJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first3);
		return 0;

	case 73:
		/* begin genLowcodeInt32LessEqual */
		topRegistersMask5 = 0;
		rTop4 = (rNext4 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext4 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg4 = (rNext4 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask5 = 1U << reg4;
			}
		}
		if (rTop4 == NoReg) {
			rTop4 = allocateRegNotConflictingWith(topRegistersMask5);
		}
		if (rNext4 == NoReg) {
			rNext4 = allocateRegNotConflictingWith(1U << rTop4);
		}
		assert(!(((rTop4 == NoReg)
 || (rNext4 == NoReg))));
		second4 = rTop4;
		first4 = rNext4;
		nativePopToReg(ssNativeTop(), second4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first4);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second4, first4);
		/* begin JumpGreater: */
		falseJump4 = genConditionalBranchoperand(JumpGreater, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction5 = genoperandoperand(MoveCqR, 1, first4);
		/* begin Jump: */
		contJump4 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump4, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction14 = genoperandoperand(MoveCqR, 0, first4);
		jmpTarget(contJump4, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first4);
		return 0;

	case 74:
		/* begin genLowcodeInt32NotEqual */
		topRegistersMask6 = 0;
		rTop5 = (rNext5 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext5 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext5 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg5 = (rNext5 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask6 = 1U << reg5;
			}
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(topRegistersMask6);
		}
		if (rNext5 == NoReg) {
			rNext5 = allocateRegNotConflictingWith(1U << rTop5);
		}
		assert(!(((rTop5 == NoReg)
 || (rNext5 == NoReg))));
		second5 = rTop5;
		first5 = rNext5;
		nativePopToReg(ssNativeTop(), second5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first5);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second5, first5);
		/* begin JumpZero: */
		falseJump5 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction6 = genoperandoperand(MoveCqR, 1, first5);
		/* begin Jump: */
		contJump5 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump5, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction15 = genoperandoperand(MoveCqR, 0, first5);
		jmpTarget(contJump5, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first5);
		return 0;

	case 75:
		/* begin genLowcodeInt32ToFloat32 */
		rTop6 = NoReg;
		frResult4 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop6 == NoReg) {
			rTop6 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult4 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop6 == NoReg)
 || (frResult4 == NoReg))));
		value12 = rTop6;
		result = frResult4;
		nativePopToReg(ssNativeTop(), value12);
		ssNativePop(1);
		/* begin ConvertR:Rs: */
		genoperandoperand(ConvertRRs, value12, result);
		ssPushNativeRegisterSingleFloat(result);
		return 0;

	case 76:
		/* begin genLowcodeInt32ToFloat64 */
		rTop7 = NoReg;
		frResult5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop7 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop7 == NoReg) {
			rTop7 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult5 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop7 == NoReg)
 || (frResult5 == NoReg))));
		value13 = rTop7;
		result1 = frResult5;
		nativePopToReg(ssNativeTop(), value13);
		ssNativePop(1);
		/* begin ConvertR:Rd: */
		genoperandoperand(ConvertRRd, value13, result1);
		ssPushNativeRegisterDoubleFloat(result1);
		return 0;

	case 77:
		/* begin genLowcodeInt32ToPointer */
		rTop8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop8 == NoReg) {
			rTop8 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop8 == NoReg)));
		value14 = rTop8;
		nativePopToReg(ssNativeTop(), value14);
		ssNativePop(1);
		ssPushNativeRegister(value14);
		return 0;

	case 78:
		/* begin genLowcodeInt64Equal */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop9 = (rNext6 = (rNextNext = (rNextNextNext = NoReg)));
		nativeValueIndex = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext6 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext6 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNext6 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				nativeValueIndex += 1;
			}
		}
		if (rTop9 == NoReg) {
			nextRegisterMask = 0;
			if (rNext6 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask = 1U << rNext6;
			}
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNext);
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNextNext);
			}
			rTop9 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNext6 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask = 1U << rTop9;
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNext);
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNextNext);
			}
			rNext6 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNext == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask = (1U << rTop9) | (1U << rNext6);
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNextNext);
			}
			rNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNextNext == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask = ((1U << rTop9) | (1U << rNext6)) | (1U << rNextNext);
			rNextNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		assert(!(((rTop9 == NoReg)
 || ((rNext6 == NoReg)
 || ((rNextNext == NoReg)
 || (rNextNextNext == NoReg))))));
		secondLow = rTop9;
		secondHigh = rNext6;
		firstLow = rNextNext;
		firstHigh = rNextNextNext;
		nativePopToRegsecondReg(ssNativeTop(), secondLow, secondHigh);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow, firstHigh);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, secondHigh, firstHigh);
		/* begin JumpNonZero: */
		falseJump6 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, secondLow, firstLow);
		/* begin JumpNonZero: */
		falseJump21 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction7 = genoperandoperand(MoveCqR, 1, firstLow);
		/* begin Jump: */
		contJump6 = genoperand(Jump, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction16 = genoperandoperand(MoveCqR, 0, firstLow);
		falseLabel = anInstruction16;
		jmpTarget(falseJump6, falseLabel);
		jmpTarget(falseJump21, falseLabel);
		jmpTarget(contJump6, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(firstLow);
		return 0;

	case 79:
		/* begin genLowcodeInt64Great */
		topRegistersMask8 = 0;
		rTop10 = (rNext7 = NoReg);
		rResult20 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop10 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext7 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext7 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg7 = (rNext7 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask8 = 1U << reg7;
			}
		}
		if (rTop10 == NoReg) {
			rTop10 = allocateRegNotConflictingWith(topRegistersMask8);
		}
		if (rNext7 == NoReg) {
			rNext7 = allocateRegNotConflictingWith(1U << rTop10);
		}
		assert(!(((rTop10 == NoReg)
 || (rNext7 == NoReg))));
		rResult20 = allocateFloatRegNotConflictingWith((1U << rTop10) | (1U << rNext7));
		assert(!((rResult20 == NoReg)));
		second7 = rTop10;
		first7 = rNext7;
		value15 = rResult20;
		nativePopToReg(ssNativeTop(), second7);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first7);
		ssNativePop(1);
		abort();
		return 0;

	case 80:
		/* begin genLowcodeInt64GreatEqual */
		topRegistersMask9 = 0;
		rTop12 = (rNext8 = NoReg);
		rResult21 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop12 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext8 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext8 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg8 = (rNext8 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask9 = 1U << reg8;
			}
		}
		if (rTop12 == NoReg) {
			rTop12 = allocateRegNotConflictingWith(topRegistersMask9);
		}
		if (rNext8 == NoReg) {
			rNext8 = allocateRegNotConflictingWith(1U << rTop12);
		}
		assert(!(((rTop12 == NoReg)
 || (rNext8 == NoReg))));
		rResult21 = allocateFloatRegNotConflictingWith((1U << rTop12) | (1U << rNext8));
		assert(!((rResult21 == NoReg)));
		second8 = rTop12;
		first8 = rNext8;
		value16 = rResult21;
		nativePopToReg(ssNativeTop(), second8);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first8);
		ssNativePop(1);
		abort();
		return 0;

	case 81:
		/* begin genLowcodeInt64Less */
		topRegistersMask10 = 0;
		rTop13 = (rNext9 = NoReg);
		rResult22 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop13 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext9 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext9 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg9 = (rNext9 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask10 = 1U << reg9;
			}
		}
		if (rTop13 == NoReg) {
			rTop13 = allocateRegNotConflictingWith(topRegistersMask10);
		}
		if (rNext9 == NoReg) {
			rNext9 = allocateRegNotConflictingWith(1U << rTop13);
		}
		assert(!(((rTop13 == NoReg)
 || (rNext9 == NoReg))));
		rResult22 = allocateFloatRegNotConflictingWith((1U << rTop13) | (1U << rNext9));
		assert(!((rResult22 == NoReg)));
		second9 = rTop13;
		first9 = rNext9;
		value17 = rResult22;
		nativePopToReg(ssNativeTop(), second9);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first9);
		ssNativePop(1);
		abort();
		return 0;

	case 82:
		/* begin genLowcodeInt64LessEqual */
		topRegistersMask11 = 0;
		rTop14 = (rNext10 = NoReg);
		rResult23 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop14 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext10 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext10 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg10 = (rNext10 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask11 = 1U << reg10;
			}
		}
		if (rTop14 == NoReg) {
			rTop14 = allocateRegNotConflictingWith(topRegistersMask11);
		}
		if (rNext10 == NoReg) {
			rNext10 = allocateRegNotConflictingWith(1U << rTop14);
		}
		assert(!(((rTop14 == NoReg)
 || (rNext10 == NoReg))));
		rResult23 = allocateFloatRegNotConflictingWith((1U << rTop14) | (1U << rNext10));
		assert(!((rResult23 == NoReg)));
		second10 = rTop14;
		first10 = rNext10;
		value18 = rResult23;
		nativePopToReg(ssNativeTop(), second10);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first10);
		ssNativePop(1);
		abort();
		return 0;

	case 83:
		/* begin genLowcodeInt64NotEqual */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop15 = (rNext12 = (rNextNext1 = (rNextNextNext1 = NoReg)));
		nativeValueIndex1 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop15 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext12 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext12 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNext12 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNextNext1 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				nativeValueIndex1 += 1;
			}
		}
		if (rTop15 == NoReg) {
			nextRegisterMask1 = 0;
			if (rNext12 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask1 = 1U << rNext12;
			}
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNext1);
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNextNext1);
			}
			rTop15 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNext12 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask1 = 1U << rTop15;
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNext1);
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNextNext1);
			}
			rNext12 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNext1 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask1 = (1U << rTop15) | (1U << rNext12);
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNextNext1);
			}
			rNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNextNext1 == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask1 = ((1U << rTop15) | (1U << rNext12)) | (1U << rNextNext1);
			rNextNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		assert(!(((rTop15 == NoReg)
 || ((rNext12 == NoReg)
 || ((rNextNext1 == NoReg)
 || (rNextNextNext1 == NoReg))))));
		secondLow5 = rTop15;
		secondHigh5 = rNext12;
		firstLow5 = rNextNext1;
		firstHigh5 = rNextNextNext1;
		nativePopToRegsecondReg(ssNativeTop(), secondLow5, secondHigh5);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow5, firstHigh5);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, secondHigh5, firstHigh5);
		/* begin JumpNonZero: */
		falseJump7 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, secondLow5, firstLow5);
		/* begin JumpNonZero: */
		falseJump22 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction8 = genoperandoperand(MoveCqR, 0, firstLow5);
		/* begin Jump: */
		contJump7 = genoperand(Jump, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction17 = genoperandoperand(MoveCqR, 1, firstLow5);
		falseLabel1 = anInstruction17;
		jmpTarget(falseJump7, falseLabel1);
		jmpTarget(falseJump22, falseLabel1);
		jmpTarget(contJump7, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(firstLow5);
		return 0;

	case 84:
		/* begin genLowcodeInt64ToFloat32 */
		rTop17 = NoReg;
		frResult6 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop17 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop17 == NoReg) {
			rTop17 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult6 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop17 == NoReg)
 || (frResult6 == NoReg))));
		value19 = rTop17;
		result2 = frResult6;
		nativePopToReg(ssNativeTop(), value19);
		ssNativePop(1);
		abort();
		return 0;

	case 85:
		/* begin genLowcodeInt64ToFloat64 */
		rTop18 = NoReg;
		frResult7 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop18 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop18 == NoReg) {
			rTop18 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult7 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop18 == NoReg)
 || (frResult7 == NoReg))));
		value20 = rTop18;
		result3 = frResult7;
		nativePopToReg(ssNativeTop(), value20);
		ssNativePop(1);
		abort();
		return 0;

	case 86:
		/* begin genLowcodeInt64ToPointer */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask13 = 0;
		rTop19 = (rNext14 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop19 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext14 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext14 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg12 = (rNext14 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask13 = 1U << reg12;
			}
		}
		if (rTop19 == NoReg) {
			rTop19 = allocateRegNotConflictingWith(topRegistersMask13);
		}
		if (rNext14 == NoReg) {
			rNext14 = allocateRegNotConflictingWith(1U << rTop19);
		}
		assert(!(((rTop19 == NoReg)
 || (rNext14 == NoReg))));
		valueLow2 = rTop19;
		valueHigh2 = rNext14;
		nativePopToRegsecondReg(ssNativeTop(), valueLow2, valueHigh2);
		ssNativePop(1);
		ssPushNativeRegister(valueLow2);
		return 0;

	case 87:
		/* begin genLowcodeLeftShift32 */
		topRegistersMask14 = 0;
		rTop20 = (rNext15 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop20 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext15 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext15 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg13 = (rNext15 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask14 = 1U << reg13;
			}
		}
		if (rTop20 == NoReg) {
			rTop20 = allocateRegNotConflictingWith(topRegistersMask14);
		}
		if (rNext15 == NoReg) {
			rNext15 = allocateRegNotConflictingWith(1U << rTop20);
		}
		assert(!(((rTop20 == NoReg)
 || (rNext15 == NoReg))));
		shiftAmount = rTop20;
		value22 = rNext15;
		nativePopToReg(ssNativeTop(), shiftAmount);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value22);
		ssNativePop(1);
		/* begin LogicalShiftLeftR:R: */
		genoperandoperand(LogicalShiftLeftRR, shiftAmount, value22);
		ssPushNativeRegister(value22);
		return 0;

	case 88:
		/* begin genLowcodeLeftShift64 */
		topRegistersMask15 = 0;
		rTop21 = (rNext16 = NoReg);
		rResult24 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop21 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext16 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext16 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg14 = (rNext16 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask15 = 1U << reg14;
			}
		}
		if (rTop21 == NoReg) {
			rTop21 = allocateRegNotConflictingWith(topRegistersMask15);
		}
		if (rNext16 == NoReg) {
			rNext16 = allocateRegNotConflictingWith(1U << rTop21);
		}
		assert(!(((rTop21 == NoReg)
 || (rNext16 == NoReg))));
		rResult24 = allocateFloatRegNotConflictingWith((1U << rTop21) | (1U << rNext16));
		assert(!((rResult24 == NoReg)));
		shiftAmount1 = rTop21;
		value23 = rNext16;
		result4 = rResult24;
		nativePopToReg(ssNativeTop(), shiftAmount1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value23);
		ssNativePop(1);
		abort();
		return 0;

	case 89:
		/* begin genLowcodeLoadArgumentAddress */
		baseOffset = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult = NoReg;
		rResult = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult == NoReg)));
		pointer = rResult;
		loadNativeArgumentAddressto(baseOffset, pointer);
		ssPushNativeRegister(pointer);
		extA = 0;
		return 0;

	case 90:
		/* begin genLowcodeLoadArgumentFloat32 */
		baseOffset1 = extA;
		/* begin allocateRegistersForLowcodeResultFloat: */
		frResult = NoReg;
		frResult = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((frResult == NoReg)));
		floatValue = frResult;
		loadNativeArgumentAddressto(baseOffset1, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction9 = genoperandoperandoperand(MoveM32rRs, 0, TempReg, floatValue);
		ssPushNativeRegisterSingleFloat(floatValue);
		extA = 0;
		return 0;

	case 91:
		/* begin genLowcodeLoadArgumentFloat64 */
		baseOffset2 = extA;
		/* begin allocateRegistersForLowcodeResultFloat: */
		frResult1 = NoReg;
		frResult1 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((frResult1 == NoReg)));
		doubleValue = frResult1;
		loadNativeArgumentAddressto(baseOffset2, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction10 = genoperandoperandoperand(MoveM64rRd, 0, TempReg, doubleValue);
		ssPushNativeRegisterDoubleFloat(doubleValue);
		extA = 0;
		return 0;

	case 92:
		/* begin genLowcodeLoadArgumentInt16 */
		baseOffset3 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult1 = NoReg;
		rResult1 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult1 == NoReg)));
		value = rResult1;
		loadNativeArgumentAddressto(baseOffset3, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction18 = genoperandoperandoperand(MoveM16rR, 0, TempReg, value);
		/* begin SignExtend16R:R: */
		genoperandoperand(SignExtend16RR, value, value);
		ssPushNativeRegister(value);
		extA = 0;
		return 0;

	case 93:
		/* begin genLowcodeLoadArgumentInt32 */
		baseOffset4 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult2 = NoReg;
		rResult2 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult2 == NoReg)));
		value1 = rResult2;
		loadNativeArgumentAddressto(baseOffset4, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction19 = genoperandoperandoperand(MoveM32rR, 0, TempReg, value1);
		ssPushNativeRegister(value1);
		extA = 0;
		return 0;

	case 94:
		/* begin genLowcodeLoadArgumentInt64 */
		baseOffset20 = extA;
		/* begin allocateRegistersForLowcodeResultInteger2: */
		rResult25 = (rResult26 = NoReg);
		rResult25 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		rResult26 = allocateRegNotConflictingWith(1U << rResult25);
		assert(!(((rResult25 == NoReg)
 || (rResult26 == NoReg))));
		valueLow4 = rResult25;
		valueHigh4 = rResult26;
		loadNativeArgumentAddressto(baseOffset20, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction20 = genoperandoperandoperand(MoveM32rR, 0, TempReg, valueLow4);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction110 = genoperandoperandoperand(MoveM32rR, 4, TempReg, valueHigh4);
		ssPushNativeRegistersecondRegister(valueLow4, valueHigh4);
		extA = 0;
		return 0;

	case 95:
		/* begin genLowcodeLoadArgumentInt8 */
		baseOffset5 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult3 = NoReg;
		rResult3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult3 == NoReg)));
		value2 = rResult3;
		loadNativeArgumentAddressto(baseOffset5, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction24 = genoperandoperandoperand(MoveM8rR, 0, TempReg, value2);
		/* begin SignExtend8R:R: */
		genoperandoperand(SignExtend8RR, value2, value2);
		ssPushNativeRegister(value2);
		extA = 0;
		return 0;

	case 96:
		/* begin genLowcodeLoadArgumentPointer */
		baseOffset6 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult4 = NoReg;
		rResult4 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult4 == NoReg)));
		pointerResult = rResult4;
		loadNativeArgumentAddressto(baseOffset6, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction25 = genoperandoperandoperand(MoveMwrR, 0, TempReg, pointerResult);
		ssPushNativeRegister(pointerResult);
		extA = 0;
		return 0;

	case 97:
		/* begin genLowcodeLoadArgumentUInt16 */
		baseOffset7 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult5 = NoReg;
		rResult5 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult5 == NoReg)));
		value3 = rResult5;
		loadNativeArgumentAddressto(baseOffset7, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction26 = genoperandoperandoperand(MoveM16rR, 0, TempReg, value3);
		ssPushNativeRegister(value3);
		extA = 0;
		return 0;

	case 98:
		/* begin genLowcodeLoadArgumentUInt32 */
		baseOffset8 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult6 = NoReg;
		rResult6 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult6 == NoReg)));
		value4 = rResult6;
		loadNativeArgumentAddressto(baseOffset8, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction27 = genoperandoperandoperand(MoveM32rR, 0, TempReg, value4);
		ssPushNativeRegister(value4);
		extA = 0;
		return 0;

	case 99:
		/* begin genLowcodeLoadArgumentUInt64 */
		baseOffset21 = extA;
		/* begin allocateRegistersForLowcodeResultInteger2: */
		rResult27 = (rResult28 = NoReg);
		rResult27 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		rResult28 = allocateRegNotConflictingWith(1U << rResult27);
		assert(!(((rResult27 == NoReg)
 || (rResult28 == NoReg))));
		valueLow5 = rResult27;
		valueHigh5 = rResult28;
		loadNativeArgumentAddressto(baseOffset21, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction28 = genoperandoperandoperand(MoveM32rR, 0, TempReg, valueLow5);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction111 = genoperandoperandoperand(MoveM32rR, 4, TempReg, valueHigh5);
		ssPushNativeRegistersecondRegister(valueLow5, valueHigh5);
		extA = 0;
		return 0;

	case 100:
		/* begin genLowcodeLoadArgumentUInt8 */
		baseOffset9 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult7 = NoReg;
		rResult7 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult7 == NoReg)));
		value5 = rResult7;
		loadNativeArgumentAddressto(baseOffset9, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction30 = genoperandoperandoperand(MoveM8rR, 0, TempReg, value5);
		ssPushNativeRegister(value5);
		extA = 0;
		return 0;

	case 101:
		/* begin genLowcodeLoadFloat32FromMemory */
		rTop22 = NoReg;
		frResult8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop22 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop22 == NoReg) {
			rTop22 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult8 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop22 == NoReg)
 || (frResult8 == NoReg))));
		pointer2 = rTop22;
		value26 = frResult8;
		nativePopToReg(ssNativeTop(), pointer2);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction33 = genoperandoperandoperand(MoveM32rRs, 0, pointer2, value26);
		ssPushNativeRegisterSingleFloat(value26);
		return 0;

	case 102:
		/* begin genLowcodeLoadFloat64FromMemory */
		rTop23 = NoReg;
		frResult9 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop23 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop23 == NoReg) {
			rTop23 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult9 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop23 == NoReg)
 || (frResult9 == NoReg))));
		pointer3 = rTop23;
		value27 = frResult9;
		nativePopToReg(ssNativeTop(), pointer3);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction34 = genoperandoperandoperand(MoveM64rRd, 0, pointer3, value27);
		ssPushNativeRegisterDoubleFloat(value27);
		return 0;

	case 103:
		/* begin genLowcodeLoadInt16FromMemory */
		rTop24 = NoReg;
		rResult29 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop24 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop24 == NoReg) {
			rTop24 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult29 = allocateRegNotConflictingWith(1U << rTop24);
		assert(!(((rTop24 == NoReg)
 || (rResult29 == NoReg))));
		pointer4 = rTop24;
		value28 = rResult29;
		nativePopToReg(ssNativeTop(), pointer4);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction35 = genoperandoperandoperand(MoveM16rR, 0, pointer4, value28);
		/* begin SignExtend16R:R: */
		genoperandoperand(SignExtend16RR, value28, value28);
		ssPushNativeRegister(value28);
		return 0;

	case 104:
		/* begin genLowcodeLoadInt32FromMemory */
		rTop25 = NoReg;
		rResult30 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop25 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop25 == NoReg) {
			rTop25 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult30 = allocateRegNotConflictingWith(1U << rTop25);
		assert(!(((rTop25 == NoReg)
 || (rResult30 == NoReg))));
		pointer5 = rTop25;
		value29 = rResult30;
		nativePopToReg(ssNativeTop(), pointer5);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction36 = genoperandoperandoperand(MoveM32rR, 0, pointer5, value29);
		ssPushNativeRegister(value29);
		return 0;

	case 105:
		/* begin genLowcodeLoadInt64FromMemory */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop26 = NoReg;
		rResult31 = (rResult31 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop26 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop26 == NoReg) {
			rTop26 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult31 = allocateRegNotConflictingWith(1U << rTop26);
		rResult210 = allocateRegNotConflictingWith((1U << rTop26) | (1U << rResult31));
		assert(!(((rTop26 == NoReg)
 || ((rResult31 == NoReg)
 || (rResult210 == NoReg)))));
		pointer6 = rTop26;
		valueLow6 = rResult31;
		valueHigh6 = rResult210;
		nativePopToReg(ssNativeTop(), pointer6);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction37 = genoperandoperandoperand(MoveM32rR, 0, pointer6, valueLow6);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction112 = genoperandoperandoperand(MoveM32rR, 4, pointer6, valueHigh6);
		ssPushNativeRegistersecondRegister(valueLow6, valueHigh6);
		return 0;

	case 106:
		/* begin genLowcodeLoadInt8FromMemory */
		rTop27 = NoReg;
		rResult32 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop27 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop27 == NoReg) {
			rTop27 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult32 = allocateRegNotConflictingWith(1U << rTop27);
		assert(!(((rTop27 == NoReg)
 || (rResult32 == NoReg))));
		pointer7 = rTop27;
		value31 = rResult32;
		nativePopToReg(ssNativeTop(), pointer7);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction38 = genoperandoperandoperand(MoveM8rR, 0, pointer7, value31);
		/* begin SignExtend8R:R: */
		genoperandoperand(SignExtend8RR, value31, value31);
		ssPushNativeRegister(value31);
		return 0;

	case 107:
		/* begin genLowcodeLoadLocalAddress */
		baseOffset10 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult8 = NoReg;
		rResult8 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult8 == NoReg)));
		pointer1 = rResult8;
		loadNativeLocalAddressto(baseOffset10, pointer1);
		ssPushNativeRegister(pointer1);
		extA = 0;
		return 0;

	case 108:
		/* begin genLowcodeLoadLocalFloat32 */
		baseOffset11 = extA;
		/* begin allocateRegistersForLowcodeResultFloat: */
		frResult2 = NoReg;
		frResult2 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((frResult2 == NoReg)));
		floatValue1 = frResult2;
		loadNativeLocalAddressto(baseOffset11, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction39 = genoperandoperandoperand(MoveM32rRs, 0, TempReg, floatValue1);
		ssPushNativeRegisterSingleFloat(floatValue1);
		extA = 0;
		return 0;

	case 109:
		/* begin genLowcodeLoadLocalFloat64 */
		baseOffset12 = extA;
		/* begin allocateRegistersForLowcodeResultFloat: */
		frResult3 = NoReg;
		frResult3 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((frResult3 == NoReg)));
		doubleValue1 = frResult3;
		loadNativeLocalAddressto(baseOffset12, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction40 = genoperandoperandoperand(MoveM64rRd, 0, TempReg, doubleValue1);
		ssPushNativeRegisterDoubleFloat(doubleValue1);
		extA = 0;
		return 0;

	case 110:
		/* begin genLowcodeLoadLocalInt16 */
		baseOffset13 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult9 = NoReg;
		rResult9 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult9 == NoReg)));
		value6 = rResult9;
		loadNativeLocalAddressto(baseOffset13, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction41 = genoperandoperandoperand(MoveM16rR, 0, TempReg, value6);
		/* begin SignExtend16R:R: */
		genoperandoperand(SignExtend16RR, value6, value6);
		ssPushNativeRegister(value6);
		extA = 0;
		return 0;

	case 111:
		/* begin genLowcodeLoadLocalInt32 */
		baseOffset14 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult10 = NoReg;
		rResult10 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult10 == NoReg)));
		value7 = rResult10;
		loadNativeLocalAddressto(baseOffset14, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction42 = genoperandoperandoperand(MoveM32rR, 0, TempReg, value7);
		ssPushNativeRegister(value7);
		extA = 0;
		return 0;

	case 112:
		/* begin genLowcodeLoadLocalInt64 */
		baseOffset22 = extA;
		/* begin allocateRegistersForLowcodeResultInteger2: */
		rResult33 = (rResult211 = NoReg);
		rResult33 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		rResult211 = allocateRegNotConflictingWith(1U << rResult33);
		assert(!(((rResult33 == NoReg)
 || (rResult211 == NoReg))));
		valueLow7 = rResult33;
		valueHigh7 = rResult211;
		loadNativeLocalAddressto(baseOffset22, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction43 = genoperandoperandoperand(MoveM32rR, 0, TempReg, valueLow7);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction113 = genoperandoperandoperand(MoveM32rR, 4, TempReg, valueHigh7);
		ssPushNativeRegistersecondRegister(valueLow7, valueHigh7);
		extA = 0;
		return 0;

	case 113:
		/* begin genLowcodeLoadLocalInt8 */
		baseOffset15 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult11 = NoReg;
		rResult11 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult11 == NoReg)));
		value8 = rResult11;
		loadNativeLocalAddressto(baseOffset15, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction44 = genoperandoperandoperand(MoveM8rR, 0, TempReg, value8);
		/* begin SignExtend8R:R: */
		genoperandoperand(SignExtend8RR, value8, value8);
		ssPushNativeRegister(value8);
		extA = 0;
		return 0;

	case 114:
		/* begin genLowcodeLoadLocalPointer */
		baseOffset16 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult12 = NoReg;
		rResult12 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult12 == NoReg)));
		pointerResult1 = rResult12;
		loadNativeLocalAddressto(baseOffset16, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction45 = genoperandoperandoperand(MoveMwrR, 0, TempReg, pointerResult1);
		ssPushNativeRegister(pointerResult1);
		extA = 0;
		return 0;

	case 115:
		/* begin genLowcodeLoadLocalUInt16 */
		baseOffset17 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult13 = NoReg;
		rResult13 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult13 == NoReg)));
		value9 = rResult13;
		loadNativeLocalAddressto(baseOffset17, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction46 = genoperandoperandoperand(MoveM16rR, 0, TempReg, value9);
		ssPushNativeRegister(value9);
		extA = 0;
		return 0;

	case 116:
		/* begin genLowcodeLoadLocalUInt32 */
		baseOffset18 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult14 = NoReg;
		rResult14 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult14 == NoReg)));
		value10 = rResult14;
		loadNativeLocalAddressto(baseOffset18, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction47 = genoperandoperandoperand(MoveM32rR, 0, TempReg, value10);
		ssPushNativeRegister(value10);
		extA = 0;
		return 0;

	case 117:
		/* begin genLowcodeLoadLocalUInt64 */
		baseOffset23 = extA;
		/* begin allocateRegistersForLowcodeResultInteger2: */
		rResult34 = (rResult212 = NoReg);
		rResult34 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		rResult212 = allocateRegNotConflictingWith(1U << rResult34);
		assert(!(((rResult34 == NoReg)
 || (rResult212 == NoReg))));
		valueLow8 = rResult34;
		valueHigh8 = rResult212;
		loadNativeLocalAddressto(baseOffset23, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction48 = genoperandoperandoperand(MoveM32rR, 0, TempReg, valueLow8);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction114 = genoperandoperandoperand(MoveM32rR, 4, TempReg, valueHigh8);
		ssPushNativeRegistersecondRegister(valueLow8, valueHigh8);
		extA = 0;
		return 0;

	case 118:
		/* begin genLowcodeLoadLocalUInt8 */
		baseOffset19 = extA;
		/* begin allocateRegistersForLowcodeResultInteger: */
		rResult15 = NoReg;
		rResult15 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!((rResult15 == NoReg)));
		value11 = rResult15;
		loadNativeLocalAddressto(baseOffset19, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction49 = genoperandoperandoperand(MoveM8rR, 0, TempReg, value11);
		ssPushNativeRegister(value11);
		extA = 0;
		return 0;

	case 119:
		/* begin genLowcodeLoadObjectAt */
		rTop28 = (rOopTop = NoReg);
		topRegisterMask = 0;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop28 = nativeRegisterOrNone(ssNativeTop());
		}
		if ((registerOrNone(ssTop())) != NoReg) {
			rOopTop = registerOrNone(ssTop());
			/* begin registerMaskFor: */
			topRegisterMask = 1U << rOopTop;
		}
		if (rTop28 == NoReg) {
			rTop28 = allocateRegNotConflictingWith(topRegisterMask);
		}
		if (rOopTop == NoReg) {
			rOopTop = allocateRegNotConflictingWith(1U << rTop28);
		}
		assert(!(((rTop28 == NoReg)
 || (rOopTop == NoReg))));
		fieldIndex = rTop28;
		object = rOopTop;
		nativePopToReg(ssNativeTop(), fieldIndex);
		ssNativePop(1);
		popToReg(ssTop(), object);
		ssPop(1);
		genLcLoadObjectat(object, fieldIndex);
		return 0;

	default:
		return genLowcodeUnaryInlinePrimitive3(prim);

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive3: */
static sqInt NoDbgRegParms
genLowcodeUnaryInlinePrimitive3(sqInt prim)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction11;
    AbstractInstruction *abstractInstruction2;
    AbstractInstruction *abstractInstruction3;
    AbstractInstruction *abstractInstruction4;
    sqInt address;
    sqInt address1;
    sqInt alignedSize;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction110;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction31;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction41;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt base;
    sqInt base1;
    sqInt base2;
    sqInt constant;
    sqInt constant1;
    AbstractInstruction * contJump;
    AbstractInstruction * contJump1;
    sqInt dest;
    sqInt dest1;
    sqInt dest2;
    AbstractInstruction * falseJump;
    AbstractInstruction * falseJump1;
    sqInt fieldIndex;
    sqInt first;
    sqInt first1;
    sqInt first2;
    sqInt first4;
    sqInt first5;
    sqInt firstHigh1;
    sqInt firstLow1;
    sqInt frTop;
    sqInt frTop1;
    sqInt i1;
    sqInt i2;
    sqInt i3;
    sqInt i4;
    sqInt i5;
    sqInt i6;
    sqInt i7;
    sqInt index1;
    sqInt nativeValueIndex;
    sqInt nativeValueIndex1;
    sqInt nativeValueIndex2;
    sqInt nativeValueIndex3;
    sqInt nextRegisterMask;
    sqInt nextRegisterMask1;
    sqInt nextRegisterMask2;
    sqInt nextRegisterMask3;
    sqInt object;
    sqInt offset;
    sqInt offset1;
    sqInt offset2;
    sqInt offset3;
    sqInt offset4;
    sqInt offset5;
    sqInt offsetHigh;
    sqInt offsetLow;
    sqInt pointer;
    sqInt pointer1;
    sqInt pointer2;
    sqInt pointer3;
    sqInt pointer4;
    sqInt pointer5;
    sqInt pointer6;
    sqInt pointer7;
    sqInt pointer8;
    sqInt pointerResult;
    sqInt pointerValue7;
    sqInt quickConstant;
    sqInt reg;
    sqInt reg1;
    sqInt reg10;
    sqInt reg11;
    sqInt reg13;
    sqInt reg14;
    sqInt reg15;
    sqInt reg16;
    sqInt reg2;
    sqInt reg3;
    sqInt reg4;
    sqInt reg5;
    sqInt reg7;
    sqInt reg9;
    sqInt registerID;
    sqInt registerID1;
    sqInt registerID2;
    sqInt registerID3;
    sqInt registerID4;
    sqInt result;
    sqInt result1;
    sqInt resultHigh1;
    sqInt resultLow1;
    sqInt rNext;
    sqInt rNext1;
    sqInt rNext10;
    sqInt rNext13;
    sqInt rNext14;
    sqInt rNext15;
    sqInt rNext2;
    sqInt rNext3;
    sqInt rNext4;
    sqInt rNext5;
    sqInt rNext6;
    sqInt rNext7;
    sqInt rNext8;
    sqInt rNext9;
    sqInt rNextNext;
    sqInt rNextNext1;
    sqInt rNextNext2;
    sqInt rNextNext3;
    sqInt rNextNextNext;
    sqInt rOopTop;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult2;
    sqInt rResult21;
    sqInt rResult22;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt rTop;
    sqInt rTop1;
    sqInt rTop10;
    sqInt rTop14;
    sqInt rTop16;
    sqInt rTop17;
    sqInt rTop18;
    sqInt rTop2;
    sqInt rTop20;
    sqInt rTop21;
    sqInt rTop22;
    sqInt rTop23;
    sqInt rTop24;
    sqInt rTop25;
    sqInt rTop26;
    sqInt rTop27;
    sqInt rTop28;
    sqInt rTop29;
    sqInt rTop3;
    sqInt rTop30;
    sqInt rTop31;
    sqInt rTop32;
    sqInt rTop4;
    sqInt rTop5;
    sqInt rTop6;
    sqInt rTop7;
    sqInt rTop8;
    sqInt rTop9;
    sqInt second;
    sqInt second1;
    sqInt second2;
    sqInt second4;
    sqInt second5;
    sqInt secondHigh1;
    sqInt secondLow1;
    sqInt size;
    sqInt size1;
    sqInt size3;
    sqInt size4;
    sqInt size5;
    sqInt sizeHigh;
    sqInt sizeLow;
    sqInt sizeLow1;
    sqInt source;
    sqInt source1;
    sqInt source2;
    sqInt topRegistersMask;
    sqInt topRegistersMask1;
    sqInt topRegistersMask10;
    sqInt topRegistersMask11;
    sqInt topRegistersMask12;
    sqInt topRegistersMask13;
    sqInt topRegistersMask2;
    sqInt topRegistersMask3;
    sqInt topRegistersMask4;
    sqInt topRegistersMask6;
    sqInt topRegistersMask8;
    sqInt topRegistersMask9;
    sqInt value;
    sqInt value1;
    sqInt value10;
    sqInt value11;
    sqInt value3;
    sqInt value4;
    sqInt value6;
    sqInt value8;
    sqInt value9;
    sqInt valueHigh;
    sqInt valueHigh1;
    sqInt valueHigh2;
    sqInt valueLow;
    sqInt valueLow1;
    sqInt valueLow2;

	sizeLow1 = 0;
	
	switch (prim) {
	case 120:
		/* begin genLowcodeLoadObjectField */
		fieldIndex = extA;
		/* begin allocateRegistersForLowcodeOop: */
		rOopTop = NoReg;
		if ((registerOrNone(ssTop())) != NoReg) {

			/* Ensure we are not using a duplicated register. */
			rOopTop = registerOrNone(ssTop());
			index1 = ((simSpillBase < 0) ? 0 : simSpillBase);
			for (i1 = index1; i1 <= (simStackPtr); i1 += 1) {
				if ((registerOrNone(simStackAt(index1))) == rOopTop) {
					goto l2;
				}
			}
	l2:	;
			rOopTop = NoReg;
	l1:	;
		}
		if (rOopTop == NoReg) {
			rOopTop = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rOopTop == NoReg)));
		object = rOopTop;
		popToReg(ssTop(), object);
		ssPop(1);
		genLcLoadObjectfield(object, fieldIndex);
		extA = 0;
		return 0;

	case 121:
		/* begin genLowcodeLoadPointerFromMemory */
		rTop = NoReg;
		rResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult = allocateRegNotConflictingWith(1U << rTop);
		assert(!(((rTop == NoReg)
 || (rResult == NoReg))));
		pointer = rTop;
		pointerResult = rResult;
		nativePopToReg(ssNativeTop(), pointer);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMwrR, 0, pointer, pointerResult);
		ssPushNativeRegister(pointerResult);
		return 0;

	case 122:
		/* begin genLowcodeLoadUInt16FromMemory */
		rTop1 = NoReg;
		rResult1 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop1 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop1 == NoReg) {
			rTop1 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult1 = allocateRegNotConflictingWith(1U << rTop1);
		assert(!(((rTop1 == NoReg)
 || (rResult1 == NoReg))));
		pointer1 = rTop1;
		value = rResult1;
		nativePopToReg(ssNativeTop(), pointer1);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperandoperand(MoveM16rR, 0, pointer1, value);
		ssPushNativeRegister(value);
		return 0;

	case 123:
		/* begin genLowcodeLoadUInt32FromMemory */
		rTop2 = NoReg;
		rResult2 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop2 == NoReg) {
			rTop2 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult2 = allocateRegNotConflictingWith(1U << rTop2);
		assert(!(((rTop2 == NoReg)
 || (rResult2 == NoReg))));
		pointer2 = rTop2;
		value1 = rResult2;
		nativePopToReg(ssNativeTop(), pointer2);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperandoperand(MoveM32rR, 0, pointer2, value1);
		ssPushNativeRegister(value1);
		return 0;

	case 0x7C:
		/* begin genLowcodeLoadUInt64FromMemory */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop3 = NoReg;
		rResult3 = (rResult3 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop3 == NoReg) {
			rTop3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult3 = allocateRegNotConflictingWith(1U << rTop3);
		rResult21 = allocateRegNotConflictingWith((1U << rTop3) | (1U << rResult3));
		assert(!(((rTop3 == NoReg)
 || ((rResult3 == NoReg)
 || (rResult21 == NoReg)))));
		pointer3 = rTop3;
		valueLow = rResult3;
		valueHigh = rResult21;
		nativePopToReg(ssNativeTop(), pointer3);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperandoperand(MoveM32rR, 0, pointer3, valueLow);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction11 = genoperandoperandoperand(MoveM32rR, 4, pointer3, valueHigh);
		ssPushNativeRegistersecondRegister(valueLow, valueHigh);
		return 0;

	case 125:
		/* begin genLowcodeLoadUInt8FromMemory */
		rTop4 = NoReg;
		rResult4 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop4 == NoReg) {
			rTop4 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult4 = allocateRegNotConflictingWith(1U << rTop4);
		assert(!(((rTop4 == NoReg)
 || (rResult4 == NoReg))));
		pointer4 = rTop4;
		value3 = rResult4;
		nativePopToReg(ssNativeTop(), pointer4);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction4 = genoperandoperandoperand(MoveM8rR, 0, pointer4, value3);
		ssPushNativeRegister(value3);
		return 0;

	case 0x7E:
		/* begin genLowcodeLocalFrameSize */
		size = extA;
		assert(needsFrame);

		/* Align the size to 16 bytes. */
		hasNativeFrame = 1;

		/* Mark the stack frame */
		alignedSize = (size + 15) & -16;
		annotateobjRef(gMoveCwR(splObj(LowcodeContextMark), TempReg), splObj(LowcodeContextMark));
		/* begin MoveR:Mw:r: */
		offset = frameOffsetOfNativeFrameMark();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction9 = genoperandoperandoperand(MoveRMwr, TempReg, offset, FPReg);
		/* begin MoveAw:R: */
		address = nativeStackPointerAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction12 = genoperandoperand(MoveAwR, address, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction22 = genoperandoperand(AddCqR, 1, TempReg);
		/* begin MoveR:Mw:r: */
		offset1 = frameOffsetOfPreviousNativeStackPointer();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction31 = genoperandoperandoperand(MoveRMwr, TempReg, offset1, FPReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction41 = genoperandoperand(SubCqR, alignedSize, TempReg);
		/* begin MoveR:Mw:r: */
		offset2 = frameOffsetOfNativeFramePointer();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction5 = genoperandoperandoperand(MoveRMwr, TempReg, offset2, FPReg);
		/* begin MoveR:Mw:r: */
		offset3 = frameOffsetOfNativeStackPointer();
		/* begin checkQuickConstant:forInstruction: */
		anInstruction6 = genoperandoperandoperand(MoveRMwr, TempReg, offset3, FPReg);
		/* begin SubCq:R: */
		quickConstant = 1 + (defaultNativeStackFrameSize());
		/* begin checkQuickConstant:forInstruction: */
		anInstruction7 = genoperandoperand(SubCqR, quickConstant, TempReg);
		/* begin MoveR:Aw: */
		address1 = nativeStackPointerAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction8 = genoperandoperand(MoveRAw, TempReg, address1);
		extA = 0;
		return 0;

	case 0x7F:
		/* begin genLowcodeLockRegisters */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i2 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i2 <= simStackPtr; i2 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i2), frameOffsetOfTemporary(i2 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		return 0;

	case 128:
		/* begin genLowcodeLockVM */
		abort();
		return 0;

	case 129:
		/* begin genLowcodeMalloc32 */
		rTop28 = NoReg;
		rResult8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop28 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop28 == NoReg) {
			rTop28 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult8 = allocateRegNotConflictingWith(1U << rTop28);
		assert(!(((rTop28 == NoReg)
 || (rResult8 == NoReg))));
		size1 = rTop28;
		pointer7 = rResult8;
		nativePopToReg(ssNativeTop(), size1);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i3 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i3 <= simStackPtr; i3 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i3), frameOffsetOfTemporary(i3 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		if (size1 != ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, size1, ReceiverResultReg);
		}
		/* begin CallRT: */
		abstractInstruction3 = genoperand(Call, ceMallocTrampoline);
		(abstractInstruction3->annotation = IsRelativeCall);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, TempReg, pointer7);
		ssPushNativeRegister(pointer7);
		return 0;

	case 130:
		/* begin genLowcodeMalloc64 */
		/* begin allocateRegistersForLowcodeInteger2ResultInteger: */
		topRegistersMask12 = 0;
		rTop29 = (rNext10 = NoReg);
		rResult9 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop29 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext10 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext10 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg15 = (rNext10 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask12 = 1U << reg15;
			}
		}
		if (rTop29 == NoReg) {
			rTop29 = allocateRegNotConflictingWith(topRegistersMask12);
		}
		if (rNext10 == NoReg) {
			rNext10 = allocateRegNotConflictingWith(1U << rTop29);
		}
		assert(!(((rTop29 == NoReg)
 || (rNext10 == NoReg))));
		rResult9 = allocateFloatRegNotConflictingWith((1U << rTop29) | (1U << rNext10));
		assert(!((rResult9 == NoReg)));
		sizeLow = rTop29;
		sizeHigh = rNext10;
		pointer8 = rResult9;
		nativePopToRegsecondReg(ssNativeTop(), sizeLow, sizeHigh);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i4 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i4 <= simStackPtr; i4 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i4), frameOffsetOfTemporary(i4 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		if (sizeLow != ReceiverResultReg) {
			/* begin MoveR:R: */
			genoperandoperand(MoveRR, sizeLow, ReceiverResultReg);
		}
		/* begin CallRT: */
		abstractInstruction4 = genoperand(Call, ceMallocTrampoline);
		(abstractInstruction4->annotation = IsRelativeCall);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, TempReg, pointer8);
		ssPushNativeRegister(pointer8);
		return 0;

	case 131:
		/* begin genLowcodeMemcpy32 */
		rTop30 = (rNext13 = (rNextNext2 = NoReg));
		nativeValueIndex2 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop30 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext13 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext13 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNext13 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
					rNextNext2 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2));
				}
				nativeValueIndex2 += 1;
			}
		}
		if (rNextNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
			}
		}
		if (rTop30 == NoReg) {
			nextRegisterMask2 = 0;
			if (rNext13 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask2 = 1U << rNext13;
			}
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (1U << rNextNext2);
			}
			rTop30 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNext13 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask2 = 1U << rTop30;
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (1U << rNextNext2);
			}
			rNext13 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNextNext2 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask2 = (1U << rTop30) | (1U << rNext13);
			rNextNext2 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		assert(!(((rTop30 == NoReg)
 || ((rNext13 == NoReg)
 || (rNextNext2 == NoReg)))));
		size3 = rTop30;
		source = rNext13;
		dest = rNextNext2;
		nativePopToReg(ssNativeTop(), size3);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), source);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), dest);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i5 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i5 <= simStackPtr; i5 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i5), frameOffsetOfTemporary(i5 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genMemCopytosize(backEnd, source, dest, size3);
		return 0;

	case 132:
		/* begin genLowcodeMemcpy64 */
		rTop31 = (rNext14 = (rNextNext3 = NoReg));
		nativeValueIndex3 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop31 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext14 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext14 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNext14 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
					rNextNext3 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3));
				}
				nativeValueIndex3 += 1;
			}
		}
		if (rNextNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNextNext3 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
			}
		}
		if (rTop31 == NoReg) {
			nextRegisterMask3 = 0;
			if (rNext14 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask3 = 1U << rNext14;
			}
			if (rNextNext3 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (1U << rNextNext3);
			}
			rTop31 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNext14 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask3 = 1U << rTop31;
			if (rNextNext3 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (1U << rNextNext3);
			}
			rNext14 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNextNext3 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask3 = (1U << rTop31) | (1U << rNext14);
			rNextNext3 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		assert(!(((rTop31 == NoReg)
 || ((rNext14 == NoReg)
 || (rNextNext3 == NoReg)))));
		size4 = rTop31;
		source1 = rNext14;
		dest1 = rNextNext3;
		nativePopToReg(ssNativeTop(), size4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), source1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), dest1);
		ssNativePop(1);
		/* begin ssFlushAll */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i6 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i6 <= simStackPtr; i6 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i6), frameOffsetOfTemporary(i6 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		voidReceiverResultRegContainsSelf();
		genMemCopytosize(backEnd, source1, dest1, sizeLow1);
		return 0;

	case 133:
		/* begin genLowcodeMemcpyFixed */
		size5 = extA;
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask13 = 0;
		rTop32 = (rNext15 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop32 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext15 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext15 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg16 = (rNext15 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask13 = 1U << reg16;
			}
		}
		if (rTop32 == NoReg) {
			rTop32 = allocateRegNotConflictingWith(topRegistersMask13);
		}
		if (rNext15 == NoReg) {
			rNext15 = allocateRegNotConflictingWith(1U << rTop32);
		}
		assert(!(((rTop32 == NoReg)
 || (rNext15 == NoReg))));
		source2 = rTop32;
		dest2 = rNext15;
		nativePopToReg(ssNativeTop(), source2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), dest2);
		ssNativePop(1);
		if (size5 == BytesPerWord) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction23 = genoperandoperandoperand(MoveMwrR, 0, source2, TempReg);
			/* begin checkQuickConstant:forInstruction: */
			anInstruction110 = genoperandoperandoperand(MoveRMwr, TempReg, 0, dest2);
		}
		else {
			/* begin ssFlushAll */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= simStackPtr) {
				for (i7 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i7 <= simStackPtr; i7 += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i7), frameOffsetOfTemporary(i7 - 1), FPReg);
				}
				simSpillBase = simStackPtr + 1;
			}
			voidReceiverResultRegContainsSelf();
			genMemCopytoconstantSize(backEnd, source2, dest2, size5);
		}
		extA = 0;
		return 0;

	case 134:
		/* begin genLowcodeMoveFloat32ToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += BytesPerWord;
		extA = 0;
		return 0;

	case 135:
		/* begin genLowcodeMoveFloat64ToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += 8;
		extA = 0;
		return 0;

	case 136:
		/* begin genLowcodeMoveInt32ToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += BytesPerWord;
		extA = 0;
		return 0;

	case 137:
		/* begin genLowcodeMoveInt64ToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += 8;
		extA = 0;
		return 0;

	case 138:
		/* begin genLowcodeMovePointerToPhysical */
		nativeStackPopToReg(ssNativeTop(), extA);
		ssNativePop(1);
		currentCallCleanUpSize += BytesPerWord;
		extA = 0;
		return 0;

	case 139:
		/* begin genLowcodeMul32 */
		topRegistersMask = 0;
		rTop5 = (rNext = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask = 1U << reg;
			}
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(topRegistersMask);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(1U << rTop5);
		}
		assert(!(((rTop5 == NoReg)
 || (rNext == NoReg))));
		second = rTop5;
		first = rNext;
		nativePopToReg(ssNativeTop(), second);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first);
		ssNativePop(1);
		/* begin MulR:R: */
		genMulRR(backEnd, second, first);
		ssPushNativeRegister(first);
		return 0;

	case 140:
		/* begin genLowcodeMul64 */
		topRegistersMask1 = 0;
		rTop6 = (rNext1 = NoReg);
		rResult5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext1 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg2 = (rNext1 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask1 = 1U << reg2;
			}
		}
		if (rTop6 == NoReg) {
			rTop6 = allocateRegNotConflictingWith(topRegistersMask1);
		}
		if (rNext1 == NoReg) {
			rNext1 = allocateRegNotConflictingWith(1U << rTop6);
		}
		assert(!(((rTop6 == NoReg)
 || (rNext1 == NoReg))));
		rResult5 = allocateFloatRegNotConflictingWith((1U << rTop6) | (1U << rNext1));
		assert(!((rResult5 == NoReg)));
		second1 = rTop6;
		first1 = rNext1;
		result = rResult5;
		nativePopToReg(ssNativeTop(), second1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first1);
		ssNativePop(1);
		abort();
		return 0;

	case 141:
		/* begin genLowcodeNeg32 */
		rTop7 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop7 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop7 == NoReg) {
			rTop7 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop7 == NoReg)));
		value4 = rTop7;
		nativePopToReg(ssNativeTop(), value4);
		ssNativePop(1);
		/* begin NegateR: */
		genoperand(NegateR, value4);
		ssPushNativeRegister(value4);
		return 0;

	case 142:
		/* begin genLowcodeNeg64 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask2 = 0;
		rTop8 = (rNext2 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg3 = (rNext2 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask2 = 1U << reg3;
			}
		}
		if (rTop8 == NoReg) {
			rTop8 = allocateRegNotConflictingWith(topRegistersMask2);
		}
		if (rNext2 == NoReg) {
			rNext2 = allocateRegNotConflictingWith(1U << rTop8);
		}
		assert(!(((rTop8 == NoReg)
 || (rNext2 == NoReg))));
		valueLow1 = rTop8;
		valueHigh1 = rNext2;
		nativePopToRegsecondReg(ssNativeTop(), valueLow1, valueHigh1);
		ssNativePop(1);
		/* begin NotR: */
		genoperand(NotR, valueLow1);
		/* begin NotR: */
		genoperand(NotR, valueHigh1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction10 = genoperandoperand(AddCqR, 1, valueLow1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction13 = genoperandoperand(AddcCqR, 0, valueHigh1);
		ssPushNativeRegistersecondRegister(valueLow1, valueHigh1);
		return 0;

	case 143:
		/* begin genLowcodeNot32 */
		rTop9 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop9 == NoReg) {
			rTop9 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop9 == NoReg)));
		value6 = rTop9;
		nativePopToReg(ssNativeTop(), value6);
		ssNativePop(1);
		/* begin NotR: */
		genoperand(NotR, value6);
		ssPushNativeRegister(value6);
		return 0;

	case 144:
		/* begin genLowcodeNot64 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask3 = 0;
		rTop10 = (rNext3 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop10 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext3 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg4 = (rNext3 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask3 = 1U << reg4;
			}
		}
		if (rTop10 == NoReg) {
			rTop10 = allocateRegNotConflictingWith(topRegistersMask3);
		}
		if (rNext3 == NoReg) {
			rNext3 = allocateRegNotConflictingWith(1U << rTop10);
		}
		assert(!(((rTop10 == NoReg)
 || (rNext3 == NoReg))));
		valueLow2 = rTop10;
		valueHigh2 = rNext3;
		nativePopToRegsecondReg(ssNativeTop(), valueLow2, valueHigh2);
		ssNativePop(1);
		/* begin NotR: */
		genoperand(NotR, valueLow2);
		/* begin NotR: */
		genoperand(NotR, valueHigh2);
		ssPushNativeRegistersecondRegister(valueLow2, valueHigh2);
		return 0;

	case 145:
		/* begin genLowcodeOr32 */
		topRegistersMask4 = 0;
		rTop14 = (rNext4 = NoReg);
		rResult6 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop14 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext4 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg5 = (rNext4 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask4 = 1U << reg5;
			}
		}
		if (rTop14 == NoReg) {
			rTop14 = allocateRegNotConflictingWith(topRegistersMask4);
		}
		if (rNext4 == NoReg) {
			rNext4 = allocateRegNotConflictingWith(1U << rTop14);
		}
		assert(!(((rTop14 == NoReg)
 || (rNext4 == NoReg))));
		rResult6 = allocateFloatRegNotConflictingWith((1U << rTop14) | (1U << rNext4));
		assert(!((rResult6 == NoReg)));
		second2 = rTop14;
		first2 = rNext4;
		result1 = rResult6;
		nativePopToReg(ssNativeTop(), second2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first2);
		ssNativePop(1);
		/* begin OrR:R: */
		genoperandoperand(OrRR, second2, first2);
		ssPushNativeRegister(first2);
		return 0;

	case 146:
		/* begin genLowcodeOr64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop16 = (rNext5 = (rNextNext = (rNextNextNext = NoReg)));
		nativeValueIndex = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop16 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext5 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext5 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNext5 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				nativeValueIndex += 1;
			}
		}
		if (rTop16 == NoReg) {
			nextRegisterMask = 0;
			if (rNext5 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask = 1U << rNext5;
			}
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNext);
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNextNext);
			}
			rTop16 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNext5 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask = 1U << rTop16;
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNext);
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNextNext);
			}
			rNext5 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNext == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask = (1U << rTop16) | (1U << rNext5);
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNextNext);
			}
			rNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNextNext == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask = ((1U << rTop16) | (1U << rNext5)) | (1U << rNextNext);
			rNextNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		assert(!(((rTop16 == NoReg)
 || ((rNext5 == NoReg)
 || ((rNextNext == NoReg)
 || (rNextNextNext == NoReg))))));
		secondLow1 = rTop16;
		secondHigh1 = rNext5;
		firstLow1 = rNextNext;
		firstHigh1 = rNextNextNext;
		nativePopToRegsecondReg(ssNativeTop(), secondLow1, secondHigh1);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow1, firstHigh1);
		ssNativePop(1);
		/* begin OrR:R: */
		genoperandoperand(OrRR, secondLow1, firstLow1);
		/* begin OrR:R: */
		genoperandoperand(OrRR, secondHigh1, firstHigh1);
		ssPushNativeRegistersecondRegister(firstLow1, firstHigh1);
		return 0;

	case 147:
		/* begin genLowcodePerformCallout */
		callSwitchToCStack();
		/* begin checkLiteral:forInstruction: */
		anInstruction14 = genoperandoperand(MoveCwR, extA, TempReg);
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceFFICalloutTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		/* begin annotateBytecode: */
		abstractInstruction1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		(abstractInstruction1->annotation = HasBytecodePC);
		extA = 0;
		return 0;

	case 148:
		/* begin genLowcodePerformCalloutIndirect */
		nativeStackPopToReg(ssNativeTop(), TempReg);
		ssNativePop(1);
		callSwitchToCStack();
		/* begin CallRT: */
		abstractInstruction2 = genoperand(Call, ceFFICalloutTrampoline);
		(abstractInstruction2->annotation = IsRelativeCall);
		/* begin annotateBytecode: */
		abstractInstruction11 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		(abstractInstruction11->annotation = HasBytecodePC);
		return 0;

	case 149:
		/* begin genLowcodePushCalloutResultFloat32 */
		cFloatResultToRs(backEnd, DPFPReg0);
		ssPushNativeRegisterSingleFloat(DPFPReg0);
		return 0;

	case 150:
		/* begin genLowcodePushCalloutResultFloat64 */
		cFloatResultToRd(backEnd, DPFPReg0);
		ssPushNativeRegisterDoubleFloat(DPFPReg0);
		return 0;

	case 151:
		/* begin genLowcodePushCalloutResultInt32 */
		reg1 = V0;
		genoperandoperand(MoveRR, reg1, ReceiverResultReg);
		ssPushNativeRegister(ReceiverResultReg);
		return 0;

	case 152:
		/* begin genLowcodePushCalloutResultInt64 */
		/* begin MoveR:R: */
		reg13 = cResultRegisterLow(backEnd);
		genoperandoperand(MoveRR, reg13, ReceiverResultReg);
		/* begin MoveR:R: */
		reg11 = cResultRegisterHigh(backEnd);
		genoperandoperand(MoveRR, reg11, Arg0Reg);
		ssPushNativeRegistersecondRegister(ReceiverResultReg, Arg0Reg);
		return 0;

	case 153:
		/* begin genLowcodePushCalloutResultPointer */
		reg14 = V0;
		genoperandoperand(MoveRR, reg14, ReceiverResultReg);
		ssPushNativeRegister(ReceiverResultReg);
		return 0;

	case 161:
		/* begin genLowcodePlaftormCode */
		abort();
		return 0;

	case 162:
		/* begin genLowcodePointerAddConstantOffset */
		offset4 = extB;
		/* begin allocateRegistersForLowcodeInteger: */
		rTop17 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop17 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop17 == NoReg) {
			rTop17 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop17 == NoReg)));
		base = rTop17;
		nativePopToReg(ssNativeTop(), base);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction15 = genoperandoperand(AddCqR, offset4, base);
		ssPushNativeRegister(base);
		extB = 0;
		numExtB = 0;
		return 0;

	case 163:
		/* begin genLowcodePointerAddOffset32 */
		topRegistersMask6 = 0;
		rTop18 = (rNext6 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop18 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext6 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext6 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg7 = (rNext6 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask6 = 1U << reg7;
			}
		}
		if (rTop18 == NoReg) {
			rTop18 = allocateRegNotConflictingWith(topRegistersMask6);
		}
		if (rNext6 == NoReg) {
			rNext6 = allocateRegNotConflictingWith(1U << rTop18);
		}
		assert(!(((rTop18 == NoReg)
 || (rNext6 == NoReg))));
		offset5 = rTop18;
		base1 = rNext6;
		nativePopToReg(ssNativeTop(), offset5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), base1);
		ssNativePop(1);
		/* begin AddR:R: */
		genoperandoperand(AddRR, offset5, base1);
		ssPushNativeRegister(base1);
		return 0;

	case 164:
		/* begin genLowcodePointerAddOffset64 */
		/* begin allocateRegistersForLowcodeInteger3: */
		rTop20 = (rNext7 = (rNextNext1 = NoReg));
		nativeValueIndex1 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop20 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext7 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext7 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNext7 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNext1 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
			}
		}
		if (rTop20 == NoReg) {
			nextRegisterMask1 = 0;
			if (rNext7 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask1 = 1U << rNext7;
			}
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNext1);
			}
			rTop20 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNext7 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask1 = 1U << rTop20;
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNext1);
			}
			rNext7 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNext1 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask1 = (1U << rTop20) | (1U << rNext7);
			rNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		assert(!(((rTop20 == NoReg)
 || ((rNext7 == NoReg)
 || (rNextNext1 == NoReg)))));
		offsetLow = rTop20;
		offsetHigh = rNext7;
		base2 = rNextNext1;
		nativePopToRegsecondReg(ssNativeTop(), offsetLow, offsetHigh);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), base2);
		ssNativePop(1);
		/* begin AddR:R: */
		genoperandoperand(AddRR, offsetLow, base2);
		ssPushNativeRegister(base2);
		return 0;

	case 165:
		/* begin genLowcodePointerEqual */
		topRegistersMask8 = 0;
		rTop21 = (rNext8 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop21 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext8 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext8 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg9 = (rNext8 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask8 = 1U << reg9;
			}
		}
		if (rTop21 == NoReg) {
			rTop21 = allocateRegNotConflictingWith(topRegistersMask8);
		}
		if (rNext8 == NoReg) {
			rNext8 = allocateRegNotConflictingWith(1U << rTop21);
		}
		assert(!(((rTop21 == NoReg)
 || (rNext8 == NoReg))));
		second4 = rTop21;
		first4 = rNext8;
		nativePopToReg(ssNativeTop(), second4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first4);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second4, first4);
		/* begin JumpNonZero: */
		falseJump = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction17 = genoperandoperand(MoveCqR, 1, first4);
		/* begin Jump: */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction16 = genoperandoperand(MoveCqR, 0, first4);
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first4);
		return 0;

	case 166:
		/* begin genLowcodePointerNotEqual */
		topRegistersMask9 = 0;
		rTop22 = (rNext9 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop22 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext9 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext9 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg10 = (rNext9 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask9 = 1U << reg10;
			}
		}
		if (rTop22 == NoReg) {
			rTop22 = allocateRegNotConflictingWith(topRegistersMask9);
		}
		if (rNext9 == NoReg) {
			rNext9 = allocateRegNotConflictingWith(1U << rTop22);
		}
		assert(!(((rTop22 == NoReg)
 || (rNext9 == NoReg))));
		second5 = rTop22;
		first5 = rNext9;
		nativePopToReg(ssNativeTop(), second5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first5);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second5, first5);
		/* begin JumpZero: */
		falseJump1 = genConditionalBranchoperand(JumpZero, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction19 = genoperandoperand(MoveCqR, 1, first5);
		/* begin Jump: */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction18 = genoperandoperand(MoveCqR, 0, first5);
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first5);
		return 0;

	case 167:
		/* begin genLowcodePointerToInt32 */
		rTop23 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop23 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop23 == NoReg) {
			rTop23 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop23 == NoReg)));
		pointer5 = rTop23;
		nativePopToReg(ssNativeTop(), pointer5);
		ssNativePop(1);
		ssPushNativeRegister(pointer5);
		return 0;

	case 168:
		/* begin genLowcodePointerToInt64 */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop24 = NoReg;
		rResult7 = (rResult7 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop24 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop24 == NoReg) {
			rTop24 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult7 = allocateRegNotConflictingWith(1U << rTop24);
		rResult22 = allocateRegNotConflictingWith((1U << rTop24) | (1U << rResult7));
		assert(!(((rTop24 == NoReg)
 || ((rResult7 == NoReg)
 || (rResult22 == NoReg)))));
		pointer6 = rTop24;
		resultLow1 = rResult7;
		resultHigh1 = rResult22;
		nativePopToReg(ssNativeTop(), pointer6);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, pointer6, resultLow1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction20 = genoperandoperand(MoveCqR, 0, resultHigh1);
		ssPushNativeRegistersecondRegister(resultLow1, resultHigh1);
		return 0;

	case 169:
		/* begin genLowcodePopFloat32 */
		topRegistersMask10 = 0;
		frTop = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(topRegistersMask10);
		}
		assert(!((frTop == NoReg)));
		value8 = frTop;
		nativePopToReg(ssNativeTop(), value8);
		ssNativePop(1);
		return 0;

	case 170:
		/* begin genLowcodePopFloat64 */
		topRegistersMask11 = 0;
		frTop1 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(topRegistersMask11);
		}
		assert(!((frTop1 == NoReg)));
		value9 = frTop1;
		nativePopToReg(ssNativeTop(), value9);
		ssNativePop(1);
		return 0;

	case 171:
		/* begin genLowcodePopInt32 */
		rTop25 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop25 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop25 == NoReg) {
			rTop25 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop25 == NoReg)));
		value10 = rTop25;
		nativePopToReg(ssNativeTop(), value10);
		ssNativePop(1);
		return 0;

	case 172:
		/* begin genLowcodePopInt64 */
		rTop26 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop26 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop26 == NoReg) {
			rTop26 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop26 == NoReg)));
		value11 = rTop26;
		nativePopToReg(ssNativeTop(), value11);
		ssNativePop(1);
		return 0;

	case 173:
		/* begin genLowcodePopMultipleNative */
		ssPopNativeSize(extA);
		extA = 0;
		return 0;

	case 174:
		/* begin genLowcodePopPointer */
		rTop27 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop27 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop27 == NoReg) {
			rTop27 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop27 == NoReg)));
		pointerValue7 = rTop27;
		nativePopToReg(ssNativeTop(), pointerValue7);
		ssNativePop(1);
		return 0;

	case 175:
		/* begin genLowcodePushConstantUInt32 */
		constant = extA;
		ssPushNativeConstantInt32(constant);
		extA = 0;
		return 0;

	case 176:
		/* begin genLowcodePushConstantUInt64 */
		constant1 = extA;
		ssPushNativeConstantInt64(constant1);
		extA = 0;
		return 0;

	case 177:
		/* begin genLowcodePushNullPointer */
		ssPushNativeConstantPointer(0);
		return 0;

	case 178:
		/* begin genLowcodePushOne32 */
		ssPushNativeConstantInt32(1);
		return 0;

	case 179:
		/* begin genLowcodePushOne64 */
		ssPushNativeConstantInt64(1);
		return 0;

	case 180:
		/* begin genLowcodePushOneFloat32 */
		ssPushNativeConstantFloat32(1.0);
		return 0;

	case 181:
		/* begin genLowcodePushOneFloat64 */
		ssPushNativeConstantFloat64(1.0);
		return 0;

	case 182:
		/* begin genLowcodePushPhysicalFloat32 */
		registerID = extA;
		abort();
		extA = 0;
		return 0;

	case 183:
		/* begin genLowcodePushPhysicalFloat64 */
		registerID1 = extA;
		abort();
		extA = 0;
		return 0;

	case 184:
		/* begin genLowcodePushPhysicalInt32 */
		registerID2 = extA;
		abort();
		extA = 0;
		return 0;

	case 185:
		/* begin genLowcodePushPhysicalInt64 */
		registerID3 = extA;
		abort();
		extA = 0;
		return 0;

	case 186:
		/* begin genLowcodePushPhysicalPointer */
		registerID4 = extA;
		abort();
		extA = 0;
		return 0;

	default:
		return genLowcodeUnaryInlinePrimitive4(prim);

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive4: */
static sqInt NoDbgRegParms
genLowcodeUnaryInlinePrimitive4(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction112;
    AbstractInstruction *anInstruction113;
    AbstractInstruction *anInstruction114;
    AbstractInstruction *anInstruction115;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction25;
    AbstractInstruction *anInstruction26;
    AbstractInstruction *anInstruction28;
    AbstractInstruction *anInstruction29;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction30;
    AbstractInstruction *anInstruction31;
    AbstractInstruction *anInstruction32;
    AbstractInstruction *anInstruction33;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt baseOffset;
    sqInt baseOffset1;
    sqInt baseOffset2;
    sqInt baseOffset3;
    sqInt baseOffset4;
    sqInt baseOffset5;
    sqInt baseOffset6;
    AbstractInstruction * cont;
    AbstractInstruction * cont1;
    AbstractInstruction * cont2;
    AbstractInstruction * contJump;
    AbstractInstruction * contJump1;
    AbstractInstruction * contJump2;
    AbstractInstruction * contJump3;
    sqInt doubleValue;
    AbstractInstruction * falseJump;
    AbstractInstruction * falseJump1;
    AbstractInstruction * falseJump2;
    AbstractInstruction * falseJump3;
    sqInt first;
    sqInt first1;
    sqInt first10;
    sqInt first11;
    sqInt first12;
    sqInt first13;
    sqInt first14;
    sqInt first15;
    sqInt first16;
    sqInt first17;
    sqInt first18;
    sqInt first2;
    sqInt first4;
    sqInt first5;
    sqInt first6;
    sqInt first7;
    sqInt first8;
    sqInt first9;
    sqInt firstHigh1;
    sqInt firstHigh9;
    sqInt firstLow1;
    sqInt firstLow9;
    sqInt floatValue;
    sqInt frResult;
    sqInt frResult1;
    sqInt frResult2;
    sqInt frResult3;
    sqInt frTop;
    sqInt frTop1;
    sqInt frTop2;
    sqInt frTop3;
    AbstractInstruction * isNegative;
    AbstractInstruction * isNegative1;
    AbstractInstruction * isNegative2;
    sqInt memoryPointer;
    sqInt nativeValueIndex;
    sqInt nativeValueIndex1;
    sqInt nativeValueIndex2;
    sqInt nextRegisterMask;
    sqInt nextRegisterMask1;
    sqInt nextRegisterMask2;
    sqInt pointer;
    sqInt pointer1;
    sqInt pointer2;
    sqInt pointer3;
    sqInt pointer4;
    sqInt pointer5;
    sqInt pointerValue6;
    sqInt pointerValue7;
    sqInt reg;
    sqInt reg1;
    sqInt reg10;
    sqInt reg11;
    sqInt reg12;
    sqInt reg14;
    sqInt reg15;
    sqInt reg16;
    sqInt reg17;
    sqInt reg18;
    sqInt reg19;
    sqInt reg2;
    sqInt reg20;
    sqInt reg21;
    sqInt reg22;
    sqInt reg23;
    sqInt reg24;
    sqInt reg25;
    sqInt reg26;
    sqInt reg27;
    sqInt reg28;
    sqInt reg29;
    sqInt reg3;
    sqInt reg30;
    sqInt reg31;
    sqInt reg33;
    sqInt reg4;
    sqInt reg5;
    sqInt reg6;
    sqInt reg7;
    sqInt reg9;
    sqInt result;
    sqInt result1;
    sqInt result10;
    sqInt result11;
    sqInt result4;
    sqInt result5;
    sqInt result6;
    sqInt result7;
    sqInt result8;
    sqInt result9;
    sqInt resultHigh2;
    sqInt resultHigh3;
    sqInt resultLow2;
    sqInt resultLow3;
    sqInt rNext;
    sqInt rNext1;
    sqInt rNext10;
    sqInt rNext12;
    sqInt rNext13;
    sqInt rNext14;
    sqInt rNext16;
    sqInt rNext17;
    sqInt rNext18;
    sqInt rNext19;
    sqInt rNext2;
    sqInt rNext20;
    sqInt rNext21;
    sqInt rNext22;
    sqInt rNext23;
    sqInt rNext24;
    sqInt rNext25;
    sqInt rNext26;
    sqInt rNext27;
    sqInt rNext28;
    sqInt rNext29;
    sqInt rNext3;
    sqInt rNext30;
    sqInt rNext31;
    sqInt rNext32;
    sqInt rNext33;
    sqInt rNext34;
    sqInt rNext35;
    sqInt rNext4;
    sqInt rNext5;
    sqInt rNext6;
    sqInt rNext7;
    sqInt rNext8;
    sqInt rNext9;
    sqInt rNextNext;
    sqInt rNextNext1;
    sqInt rNextNext2;
    sqInt rNextNextNext;
    sqInt rNextNextNext1;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult10;
    sqInt rResult14;
    sqInt rResult15;
    sqInt rResult2;
    sqInt rResult21;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt rTop;
    sqInt rTop1;
    sqInt rTop10;
    sqInt rTop14;
    sqInt rTop15;
    sqInt rTop17;
    sqInt rTop18;
    sqInt rTop19;
    sqInt rTop2;
    sqInt rTop20;
    sqInt rTop21;
    sqInt rTop22;
    sqInt rTop23;
    sqInt rTop24;
    sqInt rTop25;
    sqInt rTop26;
    sqInt rTop27;
    sqInt rTop28;
    sqInt rTop29;
    sqInt rTop3;
    sqInt rTop30;
    sqInt rTop31;
    sqInt rTop32;
    sqInt rTop33;
    sqInt rTop34;
    sqInt rTop35;
    sqInt rTop36;
    sqInt rTop37;
    sqInt rTop38;
    sqInt rTop39;
    sqInt rTop4;
    sqInt rTop40;
    sqInt rTop41;
    sqInt rTop42;
    sqInt rTop43;
    sqInt rTop44;
    sqInt rTop45;
    sqInt rTop46;
    sqInt rTop47;
    sqInt rTop48;
    sqInt rTop49;
    sqInt rTop5;
    sqInt rTop50;
    sqInt rTop51;
    sqInt rTop52;
    sqInt rTop53;
    sqInt rTop54;
    sqInt rTop6;
    sqInt rTop7;
    sqInt rTop8;
    sqInt rTop9;
    sqInt second;
    sqInt second1;
    sqInt second10;
    sqInt second11;
    sqInt second12;
    sqInt second13;
    sqInt second14;
    sqInt second15;
    sqInt second16;
    sqInt second17;
    sqInt second18;
    sqInt second2;
    sqInt second4;
    sqInt second5;
    sqInt second6;
    sqInt second7;
    sqInt second8;
    sqInt second9;
    sqInt secondHigh1;
    sqInt secondHigh9;
    sqInt secondLow1;
    sqInt secondLow9;
    sqInt shiftAmount;
    sqInt shiftAmount1;
    sqInt topRegistersMask;
    sqInt topRegistersMask1;
    sqInt topRegistersMask10;
    sqInt topRegistersMask11;
    sqInt topRegistersMask12;
    sqInt topRegistersMask13;
    sqInt topRegistersMask14;
    sqInt topRegistersMask16;
    sqInt topRegistersMask17;
    sqInt topRegistersMask18;
    sqInt topRegistersMask19;
    sqInt topRegistersMask2;
    sqInt topRegistersMask20;
    sqInt topRegistersMask21;
    sqInt topRegistersMask22;
    sqInt topRegistersMask23;
    sqInt topRegistersMask24;
    sqInt topRegistersMask25;
    sqInt topRegistersMask26;
    sqInt topRegistersMask27;
    sqInt topRegistersMask28;
    sqInt topRegistersMask29;
    sqInt topRegistersMask3;
    sqInt topRegistersMask30;
    sqInt topRegistersMask31;
    sqInt topRegistersMask32;
    sqInt topRegistersMask33;
    sqInt topRegistersMask35;
    sqInt topRegistersMask4;
    sqInt topRegistersMask5;
    sqInt topRegistersMask6;
    sqInt topRegistersMask7;
    sqInt topRegistersMask9;
    sqInt value;
    sqInt value1;
    sqInt value10;
    sqInt value11;
    sqInt value12;
    sqInt value13;
    sqInt value14;
    sqInt value16;
    sqInt value17;
    sqInt value18;
    sqInt value2;
    sqInt value22;
    sqInt value23;
    sqInt value24;
    sqInt value25;
    sqInt value26;
    sqInt value27;
    sqInt value28;
    sqInt value29;
    sqInt value3;
    sqInt value30;
    sqInt value31;
    sqInt value5;
    sqInt value7;
    sqInt value8;
    sqInt valueHigh1;
    sqInt valueHigh10;
    sqInt valueHigh2;
    sqInt valueHigh3;
    sqInt valueHigh4;
    sqInt valueHigh5;
    sqInt valueHigh6;
    sqInt valueHigh7;
    sqInt valueLow1;
    sqInt valueLow10;
    sqInt valueLow2;
    sqInt valueLow3;
    sqInt valueLow4;
    sqInt valueLow5;
    sqInt valueLow6;
    sqInt valueLow7;

	
	switch (prim) {
	case 187:
		/* begin genLowcodePushSessionIdentifier */
		ssPushNativeConstantInt32(getThisSessionID());
		return 0;

	case 188:
		/* begin genLowcodePushZero32 */
		ssPushNativeConstantInt32(0);
		return 0;

	case 189:
		/* begin genLowcodePushZero64 */
		ssPushNativeConstantInt64(0);
		return 0;

	case 190:
		/* begin genLowcodePushZeroFloat32 */
		ssPushNativeConstantFloat32(0.0);
		return 0;

	case 191:
		/* begin genLowcodePushZeroFloat64 */
		ssPushNativeConstantFloat64(0.0);
		return 0;

	case 192:
		/* begin genLowcodeRem32 */
		topRegistersMask = 0;
		rTop = (rNext = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask = 1U << reg;
			}
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(topRegistersMask);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(1U << rTop);
		}
		assert(!(((rTop == NoReg)
 || (rNext == NoReg))));
		second = rTop;
		first = rNext;
		nativePopToReg(ssNativeTop(), second);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first);
		ssNativePop(1);
		gDivRRQuoRem(second, first, second, first);
		ssPushNativeRegister(first);
		return 0;

	case 193:
		/* begin genLowcodeRem64 */
		topRegistersMask1 = 0;
		rTop1 = (rNext1 = NoReg);
		rResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop1 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext1 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg1 = (rNext1 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask1 = 1U << reg1;
			}
		}
		if (rTop1 == NoReg) {
			rTop1 = allocateRegNotConflictingWith(topRegistersMask1);
		}
		if (rNext1 == NoReg) {
			rNext1 = allocateRegNotConflictingWith(1U << rTop1);
		}
		assert(!(((rTop1 == NoReg)
 || (rNext1 == NoReg))));
		rResult = allocateFloatRegNotConflictingWith((1U << rTop1) | (1U << rNext1));
		assert(!((rResult == NoReg)));
		second1 = rTop1;
		first1 = rNext1;
		result = rResult;
		nativePopToReg(ssNativeTop(), second1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first1);
		ssNativePop(1);
		abort();
		return 0;

	case 194:
		/* begin genLowcodeRightShift32 */
		topRegistersMask2 = 0;
		rTop2 = (rNext2 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg2 = (rNext2 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask2 = 1U << reg2;
			}
		}
		if (rTop2 == NoReg) {
			rTop2 = allocateRegNotConflictingWith(topRegistersMask2);
		}
		if (rNext2 == NoReg) {
			rNext2 = allocateRegNotConflictingWith(1U << rTop2);
		}
		assert(!(((rTop2 == NoReg)
 || (rNext2 == NoReg))));
		shiftAmount = rTop2;
		value = rNext2;
		nativePopToReg(ssNativeTop(), shiftAmount);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value);
		ssNativePop(1);
		/* begin LogicalShiftRightR:R: */
		genoperandoperand(LogicalShiftRightRR, shiftAmount, value);
		ssPushNativeRegister(value);
		return 0;

	case 195:
		/* begin genLowcodeRightShift64 */
		topRegistersMask3 = 0;
		rTop3 = (rNext3 = NoReg);
		rResult1 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext3 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg3 = (rNext3 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask3 = 1U << reg3;
			}
		}
		if (rTop3 == NoReg) {
			rTop3 = allocateRegNotConflictingWith(topRegistersMask3);
		}
		if (rNext3 == NoReg) {
			rNext3 = allocateRegNotConflictingWith(1U << rTop3);
		}
		assert(!(((rTop3 == NoReg)
 || (rNext3 == NoReg))));
		rResult1 = allocateFloatRegNotConflictingWith((1U << rTop3) | (1U << rNext3));
		assert(!((rResult1 == NoReg)));
		shiftAmount1 = rTop3;
		value1 = rNext3;
		result1 = rResult1;
		nativePopToReg(ssNativeTop(), shiftAmount1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value1);
		ssNativePop(1);
		abort();
		return 0;

	case 196:
		/* begin genLowcodeSignExtend32From16 */
		rTop4 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop4 == NoReg) {
			rTop4 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop4 == NoReg)));
		value2 = rTop4;
		nativePopToReg(ssNativeTop(), value2);
		ssNativePop(1);
		/* begin SignExtend16R:R: */
		genoperandoperand(SignExtend16RR, value2, value2);
		ssPushNativeRegister(value2);
		return 0;

	case 197:
		/* begin genLowcodeSignExtend32From8 */
		rTop5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop5 == NoReg)));
		value3 = rTop5;
		nativePopToReg(ssNativeTop(), value3);
		ssNativePop(1);
		/* begin SignExtend8R:R: */
		genoperandoperand(SignExtend8RR, value3, value3);
		ssPushNativeRegister(value3);
		return 0;

	case 198:
		/* begin genLowcodeSignExtend64From16 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask4 = 0;
		rTop6 = (rNext4 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext4 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg4 = (rNext4 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask4 = 1U << reg4;
			}
		}
		if (rTop6 == NoReg) {
			rTop6 = allocateRegNotConflictingWith(topRegistersMask4);
		}
		if (rNext4 == NoReg) {
			rNext4 = allocateRegNotConflictingWith(1U << rTop6);
		}
		assert(!(((rTop6 == NoReg)
 || (rNext4 == NoReg))));
		valueLow1 = rTop6;
		valueHigh1 = rNext4;
		nativePopToRegsecondReg(ssNativeTop(), valueLow1, valueHigh1);
		ssNativePop(1);
		/* begin SignExtend16R:R: */
		genoperandoperand(SignExtend16RR, valueLow1, valueLow1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, 0, valueLow1);
		/* begin JumpLess: */
		isNegative = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, valueHigh1);
		/* begin Jump: */
		cont = genoperand(Jump, ((sqInt)0));
		jmpTarget(isNegative, checkQuickConstantforInstruction(-1, genoperandoperand(MoveCqR, -1, valueHigh1)));
		jmpTarget(cont, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegistersecondRegister(valueLow1, valueHigh1);
		return 0;

	case 199:
		/* begin genLowcodeSignExtend64From32 */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop7 = NoReg;
		rResult3 = (rResult3 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop7 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop7 == NoReg) {
			rTop7 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult3 = allocateRegNotConflictingWith(1U << rTop7);
		rResult2 = allocateRegNotConflictingWith((1U << rTop7) | (1U << rResult3));
		assert(!(((rTop7 == NoReg)
 || ((rResult3 == NoReg)
 || (rResult2 == NoReg)))));
		value5 = rTop7;
		resultLow2 = rResult3;
		resultHigh2 = rResult2;
		nativePopToReg(ssNativeTop(), value5);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value5, resultLow2);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction2 = genoperandoperand(CmpCqR, 0, value5);
		/* begin JumpLess: */
		isNegative1 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction11 = genoperandoperand(MoveCqR, 0, resultHigh2);
		/* begin Jump: */
		cont1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(isNegative1, checkQuickConstantforInstruction(-1, genoperandoperand(MoveCqR, -1, resultHigh2)));
		jmpTarget(cont1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegistersecondRegister(resultLow2, resultHigh2);
		return 0;

	case 200:
		/* begin genLowcodeSignExtend64From8 */
		/* begin allocateRegistersForLowcodeInteger2ResultInteger2: */
		topRegistersMask5 = 0;
		rTop8 = (rNext5 = NoReg);
		rResult4 = (rResult21 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext5 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext5 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg5 = (rNext5 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask5 = 1U << reg5;
			}
		}
		if (rTop8 == NoReg) {
			rTop8 = allocateRegNotConflictingWith(topRegistersMask5);
		}
		if (rNext5 == NoReg) {
			rNext5 = allocateRegNotConflictingWith(1U << rTop8);
		}
		assert(!(((rTop8 == NoReg)
 || (rNext5 == NoReg))));
		rResult4 = allocateFloatRegNotConflictingWith((1U << rTop8) | (1U << rNext5));
		rResult21 = allocateFloatRegNotConflictingWith(((1U << rTop8) | (1U << rNext5)) | (1U << rResult4));
		assert(!(((rResult4 == NoReg)
 || (rResult21 == NoReg))));
		valueLow2 = rTop8;
		valueHigh2 = rNext5;
		resultLow3 = rResult4;
		resultHigh3 = rResult21;
		nativePopToRegsecondReg(ssNativeTop(), valueLow2, valueHigh2);
		ssNativePop(1);
		/* begin SignExtend8R:R: */
		genoperandoperand(SignExtend8RR, valueLow2, valueLow2);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction3 = genoperandoperand(CmpCqR, 0, valueLow2);
		/* begin JumpLess: */
		isNegative2 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction12 = genoperandoperand(MoveCqR, 0, valueHigh2);
		/* begin Jump: */
		cont2 = genoperand(Jump, ((sqInt)0));
		jmpTarget(isNegative2, checkQuickConstantforInstruction(-1, genoperandoperand(MoveCqR, -1, valueHigh2)));
		jmpTarget(cont2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegistersecondRegister(valueLow2, valueHigh2);
		return 0;

	case 201:
		/* begin genLowcodeStoreFloat32ToMemory */
		
		/* Integer registers */
		frTop = (rTop9 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop9 == NoReg) {
			rTop9 = allocateRegNotConflictingWith(0);
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeValue(1));
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(0);
		}
		assert(!(((frTop == NoReg)
 || (rTop9 == NoReg))));
		floatValue = frTop;
		pointer = rTop9;
		nativePopToReg(ssNativeTop(), pointer);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), floatValue);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction4 = genoperandoperandoperand(MoveRsM32r, floatValue, 0, pointer);
		return 0;

	case 202:
		/* begin genLowcodeStoreFloat64ToMemory */
		
		/* Integer registers */
		frTop1 = (rTop10 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop10 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop10 == NoReg) {
			rTop10 = allocateRegNotConflictingWith(0);
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeValue(1));
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(0);
		}
		assert(!(((frTop1 == NoReg)
 || (rTop10 == NoReg))));
		doubleValue = frTop1;
		pointer1 = rTop10;
		nativePopToReg(ssNativeTop(), pointer1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), doubleValue);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction5 = genoperandoperandoperand(MoveRdM64r, doubleValue, 0, pointer1);
		return 0;

	case 203:
		/* begin genLowcodeStoreInt16ToMemory */
		topRegistersMask6 = 0;
		rTop14 = (rNext6 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop14 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext6 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext6 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg6 = (rNext6 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask6 = 1U << reg6;
			}
		}
		if (rTop14 == NoReg) {
			rTop14 = allocateRegNotConflictingWith(topRegistersMask6);
		}
		if (rNext6 == NoReg) {
			rNext6 = allocateRegNotConflictingWith(1U << rTop14);
		}
		assert(!(((rTop14 == NoReg)
 || (rNext6 == NoReg))));
		pointer2 = rTop14;
		value7 = rNext6;
		nativePopToReg(ssNativeTop(), pointer2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value7);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value7, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction6 = genoperandoperandoperand(MoveRM16r, TempReg, 0, pointer2);
		return 0;

	case 204:
		/* begin genLowcodeStoreInt32ToMemory */
		topRegistersMask7 = 0;
		rTop15 = (rNext7 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop15 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext7 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext7 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg7 = (rNext7 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask7 = 1U << reg7;
			}
		}
		if (rTop15 == NoReg) {
			rTop15 = allocateRegNotConflictingWith(topRegistersMask7);
		}
		if (rNext7 == NoReg) {
			rNext7 = allocateRegNotConflictingWith(1U << rTop15);
		}
		assert(!(((rTop15 == NoReg)
 || (rNext7 == NoReg))));
		pointer3 = rTop15;
		value8 = rNext7;
		nativePopToReg(ssNativeTop(), pointer3);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value8);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction7 = genoperandoperandoperand(MoveRM32r, value8, 0, pointer3);
		return 0;

	case 205:
		/* begin genLowcodeStoreInt64ToMemory */
		/* begin allocateRegistersForLowcodeInteger3: */
		rTop17 = (rNext8 = (rNextNext = NoReg));
		nativeValueIndex = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop17 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext8 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext8 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNext8 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
			}
		}
		if (rTop17 == NoReg) {
			nextRegisterMask = 0;
			if (rNext8 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask = 1U << rNext8;
			}
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNext);
			}
			rTop17 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNext8 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask = 1U << rTop17;
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNext);
			}
			rNext8 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNext == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask = (1U << rTop17) | (1U << rNext8);
			rNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		assert(!(((rTop17 == NoReg)
 || ((rNext8 == NoReg)
 || (rNextNext == NoReg)))));
		pointer4 = rTop17;
		valueLow3 = rNext8;
		valueHigh3 = rNextNext;
		nativePopToReg(ssNativeTop(), pointer4);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), valueLow3, valueHigh3);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction8 = genoperandoperandoperand(MoveRM32r, valueLow3, 0, pointer4);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction13 = genoperandoperandoperand(MoveRM32r, valueHigh3, 4, pointer4);
		return 0;

	case 206:
		/* begin genLowcodeStoreInt8ToMemory */
		topRegistersMask9 = 0;
		rTop18 = (rNext9 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop18 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext9 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext9 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg9 = (rNext9 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask9 = 1U << reg9;
			}
		}
		if (rTop18 == NoReg) {
			rTop18 = allocateRegNotConflictingWith(topRegistersMask9);
		}
		if (rNext9 == NoReg) {
			rNext9 = allocateRegNotConflictingWith(1U << rTop18);
		}
		assert(!(((rTop18 == NoReg)
 || (rNext9 == NoReg))));
		pointer5 = rTop18;
		value10 = rNext9;
		nativePopToReg(ssNativeTop(), pointer5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value10);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value10, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction9 = genoperandoperandoperand(MoveRM8r, TempReg, 0, pointer5);
		return 0;

	case 207:
		/* begin genLowcodeStoreLocalFloat32 */
		baseOffset = extA;
		/* begin allocateRegistersForLowcodeFloat: */
		topRegistersMask10 = 0;
		frTop2 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop2 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop2 == NoReg) {
			frTop2 = allocateFloatRegNotConflictingWith(topRegistersMask10);
		}
		assert(!((frTop2 == NoReg)));
		value11 = frTop2;
		nativePopToReg(ssNativeTop(), value11);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction10 = genoperandoperandoperand(MoveRsM32r, value11, 0, TempReg);
		extA = 0;
		return 0;

	case 208:
		/* begin genLowcodeStoreLocalFloat64 */
		baseOffset1 = extA;
		/* begin allocateRegistersForLowcodeFloat: */
		topRegistersMask11 = 0;
		frTop3 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop3 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop3 == NoReg) {
			frTop3 = allocateFloatRegNotConflictingWith(topRegistersMask11);
		}
		assert(!((frTop3 == NoReg)));
		value12 = frTop3;
		nativePopToReg(ssNativeTop(), value12);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset1, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction14 = genoperandoperandoperand(MoveRdM64r, value12, 0, TempReg);
		extA = 0;
		return 0;

	case 209:
		/* begin genLowcodeStoreLocalInt16 */
		baseOffset2 = extA;
		/* begin allocateRegistersForLowcodeInteger: */
		rTop19 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop19 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop19 == NoReg) {
			rTop19 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop19 == NoReg)));
		value13 = rTop19;
		nativePopToReg(ssNativeTop(), value13);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value13, TempReg);
		loadNativeLocalAddressto(baseOffset2, value13);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction15 = genoperandoperandoperand(MoveRM16r, TempReg, 0, value13);
		extA = 0;
		return 0;

	case 210:
		/* begin genLowcodeStoreLocalInt32 */
		baseOffset3 = extA;
		/* begin allocateRegistersForLowcodeInteger: */
		rTop20 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop20 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop20 == NoReg) {
			rTop20 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop20 == NoReg)));
		value14 = rTop20;
		nativePopToReg(ssNativeTop(), value14);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset3, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction16 = genoperandoperandoperand(MoveRM32r, value14, 0, TempReg);
		extA = 0;
		return 0;

	case 211:
		/* begin genLowcodeStoreLocalInt64 */
		baseOffset4 = extA;
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask12 = 0;
		rTop21 = (rNext10 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop21 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext10 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext10 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg10 = (rNext10 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask12 = 1U << reg10;
			}
		}
		if (rTop21 == NoReg) {
			rTop21 = allocateRegNotConflictingWith(topRegistersMask12);
		}
		if (rNext10 == NoReg) {
			rNext10 = allocateRegNotConflictingWith(1U << rTop21);
		}
		assert(!(((rTop21 == NoReg)
 || (rNext10 == NoReg))));
		valueLow4 = rTop21;
		valueHigh4 = rNext10;
		nativePopToRegsecondReg(ssNativeTop(), valueLow4, valueHigh4);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset4, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction17 = genoperandoperandoperand(MoveRM32r, valueLow4, 0, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction18 = genoperandoperandoperand(MoveRM32r, valueHigh4, 4, TempReg);
		extA = 0;
		return 0;

	case 212:
		/* begin genLowcodeStoreLocalInt8 */
		baseOffset5 = extA;
		/* begin allocateRegistersForLowcodeInteger: */
		rTop22 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop22 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop22 == NoReg) {
			rTop22 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop22 == NoReg)));
		value16 = rTop22;
		nativePopToReg(ssNativeTop(), value16);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value16, TempReg);
		loadNativeLocalAddressto(baseOffset5, value16);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction19 = genoperandoperandoperand(MoveRM8r, TempReg, 0, value16);
		extA = 0;
		return 0;

	case 213:
		/* begin genLowcodeStoreLocalPointer */
		baseOffset6 = extA;
		/* begin allocateRegistersForLowcodeInteger: */
		rTop23 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop23 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop23 == NoReg) {
			rTop23 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop23 == NoReg)));
		pointerValue6 = rTop23;
		nativePopToReg(ssNativeTop(), pointerValue6);
		ssNativePop(1);
		loadNativeLocalAddressto(baseOffset6, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction20 = genoperandoperandoperand(MoveRMwr, pointerValue6, 0, TempReg);
		extA = 0;
		return 0;

	case 214:
		/* begin genLowcodeStorePointerToMemory */
		topRegistersMask13 = 0;
		rTop24 = (rNext12 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop24 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext12 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext12 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg11 = (rNext12 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask13 = 1U << reg11;
			}
		}
		if (rTop24 == NoReg) {
			rTop24 = allocateRegNotConflictingWith(topRegistersMask13);
		}
		if (rNext12 == NoReg) {
			rNext12 = allocateRegNotConflictingWith(1U << rTop24);
		}
		assert(!(((rTop24 == NoReg)
 || (rNext12 == NoReg))));
		memoryPointer = rTop24;
		pointerValue7 = rNext12;
		nativePopToReg(ssNativeTop(), memoryPointer);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), pointerValue7);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction23 = genoperandoperandoperand(MoveRMwr, pointerValue7, 0, memoryPointer);
		return 0;

	case 215:
		/* begin genLowcodeSub32 */
		topRegistersMask14 = 0;
		rTop25 = (rNext13 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop25 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext13 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext13 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg12 = (rNext13 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask14 = 1U << reg12;
			}
		}
		if (rTop25 == NoReg) {
			rTop25 = allocateRegNotConflictingWith(topRegistersMask14);
		}
		if (rNext13 == NoReg) {
			rNext13 = allocateRegNotConflictingWith(1U << rTop25);
		}
		assert(!(((rTop25 == NoReg)
 || (rNext13 == NoReg))));
		second2 = rTop25;
		first2 = rNext13;
		nativePopToReg(ssNativeTop(), second2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first2);
		ssNativePop(1);
		/* begin SubR:R: */
		genoperandoperand(SubRR, second2, first2);
		ssPushNativeRegister(first2);
		return 0;

	case 216:
		/* begin genLowcodeSub64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop26 = (rNext14 = (rNextNext1 = (rNextNextNext = NoReg)));
		nativeValueIndex1 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop26 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext14 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext14 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNext14 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				nativeValueIndex1 += 1;
			}
		}
		if (rTop26 == NoReg) {
			nextRegisterMask1 = 0;
			if (rNext14 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask1 = 1U << rNext14;
			}
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNext1);
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNextNext);
			}
			rTop26 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNext14 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask1 = 1U << rTop26;
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNext1);
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNextNext);
			}
			rNext14 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNext1 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask1 = (1U << rTop26) | (1U << rNext14);
			if (rNextNextNext != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNextNext);
			}
			rNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNextNext == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask1 = ((1U << rTop26) | (1U << rNext14)) | (1U << rNextNext1);
			rNextNextNext = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		assert(!(((rTop26 == NoReg)
 || ((rNext14 == NoReg)
 || ((rNextNext1 == NoReg)
 || (rNextNextNext == NoReg))))));
		secondLow1 = rTop26;
		secondHigh1 = rNext14;
		firstLow1 = rNextNext1;
		firstHigh1 = rNextNextNext;
		nativePopToRegsecondReg(ssNativeTop(), secondLow1, secondHigh1);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow1, firstHigh1);
		ssNativePop(1);
		/* begin SubR:R: */
		genoperandoperand(SubRR, secondLow1, firstLow1);
		/* begin SubbR:R: */
		genoperandoperand(SubbRR, secondHigh1, firstHigh1);
		ssPushNativeRegistersecondRegister(firstLow1, firstHigh1);
		return 0;

	case 217:
		/* begin genLowcodeTruncate32To16 */
		rTop27 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop27 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop27 == NoReg) {
			rTop27 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop27 == NoReg)));
		value17 = rTop27;
		nativePopToReg(ssNativeTop(), value17);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction24 = genoperandoperand(AndCqR, 0xFFFF, value17);
		ssPushNativeRegister(value17);
		return 0;

	case 218:
		/* begin genLowcodeTruncate32To8 */
		rTop28 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop28 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop28 == NoReg) {
			rTop28 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop28 == NoReg)));
		value18 = rTop28;
		nativePopToReg(ssNativeTop(), value18);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction25 = genoperandoperand(AndCqR, 0xFF, value18);
		ssPushNativeRegister(value18);
		return 0;

	case 219:
		/* begin genLowcodeTruncate64To16 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask16 = 0;
		rTop29 = (rNext16 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop29 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext16 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext16 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg14 = (rNext16 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask16 = 1U << reg14;
			}
		}
		if (rTop29 == NoReg) {
			rTop29 = allocateRegNotConflictingWith(topRegistersMask16);
		}
		if (rNext16 == NoReg) {
			rNext16 = allocateRegNotConflictingWith(1U << rTop29);
		}
		assert(!(((rTop29 == NoReg)
 || (rNext16 == NoReg))));
		valueLow5 = rTop29;
		valueHigh5 = rNext16;
		nativePopToRegsecondReg(ssNativeTop(), valueLow5, valueHigh5);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction26 = genoperandoperand(AndCqR, 0xFFFF, valueLow5);
		ssPushNativeRegister(valueLow5);
		return 0;

	case 220:
		/* begin genLowcodeTruncate64To32 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask17 = 0;
		rTop30 = (rNext17 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop30 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext17 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext17 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg15 = (rNext17 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask17 = 1U << reg15;
			}
		}
		if (rTop30 == NoReg) {
			rTop30 = allocateRegNotConflictingWith(topRegistersMask17);
		}
		if (rNext17 == NoReg) {
			rNext17 = allocateRegNotConflictingWith(1U << rTop30);
		}
		assert(!(((rTop30 == NoReg)
 || (rNext17 == NoReg))));
		valueLow6 = rTop30;
		valueHigh6 = rNext17;
		nativePopToRegsecondReg(ssNativeTop(), valueLow6, valueHigh6);
		ssNativePop(1);
		ssPushNativeRegister(valueLow6);
		return 0;

	case 221:
		/* begin genLowcodeTruncate64To8 */
		/* begin allocateRegistersForLowcodeInteger2ResultInteger: */
		topRegistersMask18 = 0;
		rTop31 = (rNext18 = NoReg);
		rResult5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop31 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext18 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext18 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg16 = (rNext18 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask18 = 1U << reg16;
			}
		}
		if (rTop31 == NoReg) {
			rTop31 = allocateRegNotConflictingWith(topRegistersMask18);
		}
		if (rNext18 == NoReg) {
			rNext18 = allocateRegNotConflictingWith(1U << rTop31);
		}
		assert(!(((rTop31 == NoReg)
 || (rNext18 == NoReg))));
		rResult5 = allocateFloatRegNotConflictingWith((1U << rTop31) | (1U << rNext18));
		assert(!((rResult5 == NoReg)));
		valueLow7 = rTop31;
		valueHigh7 = rNext18;
		result4 = rResult5;
		nativePopToRegsecondReg(ssNativeTop(), valueLow7, valueHigh7);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction28 = genoperandoperand(AndCqR, 0xFF, valueLow7);
		ssPushNativeRegister(valueLow7);
		return 0;

	case 222:
		/* begin genLowcodeUdiv32 */
		topRegistersMask19 = 0;
		rTop32 = (rNext19 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop32 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext19 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext19 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg17 = (rNext19 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask19 = 1U << reg17;
			}
		}
		if (rTop32 == NoReg) {
			rTop32 = allocateRegNotConflictingWith(topRegistersMask19);
		}
		if (rNext19 == NoReg) {
			rNext19 = allocateRegNotConflictingWith(1U << rTop32);
		}
		assert(!(((rTop32 == NoReg)
 || (rNext19 == NoReg))));
		second4 = rTop32;
		first4 = rNext19;
		nativePopToReg(ssNativeTop(), second4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first4);
		ssNativePop(1);
		gDivRRQuoRem(second4, first4, first4, second4);
		ssPushNativeRegister(first4);
		return 0;

	case 223:
		/* begin genLowcodeUdiv64 */
		topRegistersMask20 = 0;
		rTop33 = (rNext20 = NoReg);
		rResult6 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop33 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext20 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext20 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg18 = (rNext20 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask20 = 1U << reg18;
			}
		}
		if (rTop33 == NoReg) {
			rTop33 = allocateRegNotConflictingWith(topRegistersMask20);
		}
		if (rNext20 == NoReg) {
			rNext20 = allocateRegNotConflictingWith(1U << rTop33);
		}
		assert(!(((rTop33 == NoReg)
 || (rNext20 == NoReg))));
		rResult6 = allocateFloatRegNotConflictingWith((1U << rTop33) | (1U << rNext20));
		assert(!((rResult6 == NoReg)));
		second5 = rTop33;
		first5 = rNext20;
		result5 = rResult6;
		nativePopToReg(ssNativeTop(), second5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first5);
		ssNativePop(1);
		abort();
		return 0;

	case 224:
		/* begin genLowcodeUint32Great */
		topRegistersMask21 = 0;
		rTop34 = (rNext21 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop34 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext21 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext21 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg19 = (rNext21 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask21 = 1U << reg19;
			}
		}
		if (rTop34 == NoReg) {
			rTop34 = allocateRegNotConflictingWith(topRegistersMask21);
		}
		if (rNext21 == NoReg) {
			rNext21 = allocateRegNotConflictingWith(1U << rTop34);
		}
		assert(!(((rTop34 == NoReg)
 || (rNext21 == NoReg))));
		second6 = rTop34;
		first6 = rNext21;
		nativePopToReg(ssNativeTop(), second6);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first6);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second6, first6);
		/* begin JumpBelowOrEqual: */
		falseJump = genConditionalBranchoperand(JumpBelowOrEqual, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction29 = genoperandoperand(MoveCqR, 1, first6);
		/* begin Jump: */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction112 = genoperandoperand(MoveCqR, 0, first6);
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first6);
		return 0;

	case 225:
		/* begin genLowcodeUint32GreatEqual */
		topRegistersMask22 = 0;
		rTop35 = (rNext22 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop35 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext22 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext22 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg20 = (rNext22 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask22 = 1U << reg20;
			}
		}
		if (rTop35 == NoReg) {
			rTop35 = allocateRegNotConflictingWith(topRegistersMask22);
		}
		if (rNext22 == NoReg) {
			rNext22 = allocateRegNotConflictingWith(1U << rTop35);
		}
		assert(!(((rTop35 == NoReg)
 || (rNext22 == NoReg))));
		second7 = rTop35;
		first7 = rNext22;
		nativePopToReg(ssNativeTop(), second7);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first7);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second7, first7);
		/* begin JumpBelow: */
		falseJump1 = genConditionalBranchoperand(JumpBelow, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction30 = genoperandoperand(MoveCqR, 1, first7);
		/* begin Jump: */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction113 = genoperandoperand(MoveCqR, 0, first7);
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first7);
		return 0;

	case 226:
		/* begin genLowcodeUint32Less */
		topRegistersMask23 = 0;
		rTop36 = (rNext23 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop36 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext23 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext23 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg21 = (rNext23 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask23 = 1U << reg21;
			}
		}
		if (rTop36 == NoReg) {
			rTop36 = allocateRegNotConflictingWith(topRegistersMask23);
		}
		if (rNext23 == NoReg) {
			rNext23 = allocateRegNotConflictingWith(1U << rTop36);
		}
		assert(!(((rTop36 == NoReg)
 || (rNext23 == NoReg))));
		second8 = rTop36;
		first8 = rNext23;
		nativePopToReg(ssNativeTop(), second8);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first8);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second8, first8);
		/* begin JumpAboveOrEqual: */
		falseJump2 = genConditionalBranchoperand(JumpAboveOrEqual, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction31 = genoperandoperand(MoveCqR, 1, first8);
		/* begin Jump: */
		contJump2 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction114 = genoperandoperand(MoveCqR, 0, first8);
		jmpTarget(contJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first8);
		return 0;

	case 227:
		/* begin genLowcodeUint32LessEqual */
		topRegistersMask24 = 0;
		rTop37 = (rNext24 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop37 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext24 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext24 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg22 = (rNext24 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask24 = 1U << reg22;
			}
		}
		if (rTop37 == NoReg) {
			rTop37 = allocateRegNotConflictingWith(topRegistersMask24);
		}
		if (rNext24 == NoReg) {
			rNext24 = allocateRegNotConflictingWith(1U << rTop37);
		}
		assert(!(((rTop37 == NoReg)
 || (rNext24 == NoReg))));
		second9 = rTop37;
		first9 = rNext24;
		nativePopToReg(ssNativeTop(), second9);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first9);
		ssNativePop(1);
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, second9, first9);
		/* begin JumpAbove: */
		falseJump3 = genConditionalBranchoperand(JumpAbove, ((sqInt)0));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction32 = genoperandoperand(MoveCqR, 1, first9);
		/* begin Jump: */
		contJump3 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction115 = genoperandoperand(MoveCqR, 0, first9);
		jmpTarget(contJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(first9);
		return 0;

	case 228:
		/* begin genLowcodeUint32ToFloat32 */
		rTop38 = NoReg;
		frResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop38 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop38 == NoReg) {
			rTop38 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop38 == NoReg)
 || (frResult == NoReg))));
		value22 = rTop38;
		result6 = frResult;
		nativePopToReg(ssNativeTop(), value22);
		ssNativePop(1);
		/* begin ConvertR:Rs: */
		genoperandoperand(ConvertRRs, value22, result6);
		ssPushNativeRegisterSingleFloat(result6);
		return 0;

	case 229:
		/* begin genLowcodeUint32ToFloat64 */
		rTop39 = NoReg;
		frResult1 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop39 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop39 == NoReg) {
			rTop39 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult1 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop39 == NoReg)
 || (frResult1 == NoReg))));
		value23 = rTop39;
		result7 = frResult1;
		nativePopToReg(ssNativeTop(), value23);
		ssNativePop(1);
		/* begin ConvertR:Rd: */
		genoperandoperand(ConvertRRd, value23, result7);
		ssPushNativeRegisterDoubleFloat(result7);
		return 0;

	case 230:
		/* begin genLowcodeUint64Great */
		topRegistersMask25 = 0;
		rTop40 = (rNext25 = NoReg);
		rResult7 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop40 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext25 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext25 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg23 = (rNext25 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask25 = 1U << reg23;
			}
		}
		if (rTop40 == NoReg) {
			rTop40 = allocateRegNotConflictingWith(topRegistersMask25);
		}
		if (rNext25 == NoReg) {
			rNext25 = allocateRegNotConflictingWith(1U << rTop40);
		}
		assert(!(((rTop40 == NoReg)
 || (rNext25 == NoReg))));
		rResult7 = allocateFloatRegNotConflictingWith((1U << rTop40) | (1U << rNext25));
		assert(!((rResult7 == NoReg)));
		second10 = rTop40;
		first10 = rNext25;
		value24 = rResult7;
		nativePopToReg(ssNativeTop(), second10);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first10);
		ssNativePop(1);
		abort();
		return 0;

	case 231:
		/* begin genLowcodeUint64GreatEqual */
		topRegistersMask26 = 0;
		rTop41 = (rNext26 = NoReg);
		rResult8 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop41 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext26 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext26 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg24 = (rNext26 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask26 = 1U << reg24;
			}
		}
		if (rTop41 == NoReg) {
			rTop41 = allocateRegNotConflictingWith(topRegistersMask26);
		}
		if (rNext26 == NoReg) {
			rNext26 = allocateRegNotConflictingWith(1U << rTop41);
		}
		assert(!(((rTop41 == NoReg)
 || (rNext26 == NoReg))));
		rResult8 = allocateFloatRegNotConflictingWith((1U << rTop41) | (1U << rNext26));
		assert(!((rResult8 == NoReg)));
		second11 = rTop41;
		first11 = rNext26;
		value25 = rResult8;
		nativePopToReg(ssNativeTop(), second11);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first11);
		ssNativePop(1);
		abort();
		return 0;

	case 232:
		/* begin genLowcodeUint64Less */
		topRegistersMask27 = 0;
		rTop42 = (rNext27 = NoReg);
		rResult9 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop42 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext27 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext27 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg25 = (rNext27 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask27 = 1U << reg25;
			}
		}
		if (rTop42 == NoReg) {
			rTop42 = allocateRegNotConflictingWith(topRegistersMask27);
		}
		if (rNext27 == NoReg) {
			rNext27 = allocateRegNotConflictingWith(1U << rTop42);
		}
		assert(!(((rTop42 == NoReg)
 || (rNext27 == NoReg))));
		rResult9 = allocateFloatRegNotConflictingWith((1U << rTop42) | (1U << rNext27));
		assert(!((rResult9 == NoReg)));
		second12 = rTop42;
		first12 = rNext27;
		value26 = rResult9;
		nativePopToReg(ssNativeTop(), second12);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first12);
		ssNativePop(1);
		abort();
		return 0;

	case 233:
		/* begin genLowcodeUint64LessEqual */
		topRegistersMask28 = 0;
		rTop43 = (rNext28 = NoReg);
		rResult10 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop43 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext28 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext28 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg26 = (rNext28 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask28 = 1U << reg26;
			}
		}
		if (rTop43 == NoReg) {
			rTop43 = allocateRegNotConflictingWith(topRegistersMask28);
		}
		if (rNext28 == NoReg) {
			rNext28 = allocateRegNotConflictingWith(1U << rTop43);
		}
		assert(!(((rTop43 == NoReg)
 || (rNext28 == NoReg))));
		rResult10 = allocateFloatRegNotConflictingWith((1U << rTop43) | (1U << rNext28));
		assert(!((rResult10 == NoReg)));
		second13 = rTop43;
		first13 = rNext28;
		value27 = rResult10;
		nativePopToReg(ssNativeTop(), second13);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first13);
		ssNativePop(1);
		abort();
		return 0;

	case 234:
		/* begin genLowcodeUint64ToFloat32 */
		rTop44 = NoReg;
		frResult2 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop44 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop44 == NoReg) {
			rTop44 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult2 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop44 == NoReg)
 || (frResult2 == NoReg))));
		value28 = rTop44;
		result8 = frResult2;
		nativePopToReg(ssNativeTop(), value28);
		ssNativePop(1);
		abort();
		return 0;

	case 235:
		/* begin genLowcodeUint64ToFloat64 */
		rTop45 = NoReg;
		frResult3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop45 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop45 == NoReg) {
			rTop45 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult3 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((rTop45 == NoReg)
 || (frResult3 == NoReg))));
		value29 = rTop45;
		result9 = frResult3;
		nativePopToReg(ssNativeTop(), value29);
		ssNativePop(1);
		abort();
		return 0;

	case 236:
		/* begin genLowcodeUmul32 */
		topRegistersMask29 = 0;
		rTop46 = (rNext29 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop46 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext29 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext29 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg27 = (rNext29 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask29 = 1U << reg27;
			}
		}
		if (rTop46 == NoReg) {
			rTop46 = allocateRegNotConflictingWith(topRegistersMask29);
		}
		if (rNext29 == NoReg) {
			rNext29 = allocateRegNotConflictingWith(1U << rTop46);
		}
		assert(!(((rTop46 == NoReg)
 || (rNext29 == NoReg))));
		second14 = rTop46;
		first14 = rNext29;
		nativePopToReg(ssNativeTop(), second14);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first14);
		ssNativePop(1);
		/* begin MulR:R: */
		genMulRR(backEnd, second14, first14);
		ssPushNativeRegister(first14);
		return 0;

	case 237:
		/* begin genLowcodeUmul64 */
		topRegistersMask30 = 0;
		rTop47 = (rNext30 = NoReg);
		rResult14 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop47 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext30 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext30 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg28 = (rNext30 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask30 = 1U << reg28;
			}
		}
		if (rTop47 == NoReg) {
			rTop47 = allocateRegNotConflictingWith(topRegistersMask30);
		}
		if (rNext30 == NoReg) {
			rNext30 = allocateRegNotConflictingWith(1U << rTop47);
		}
		assert(!(((rTop47 == NoReg)
 || (rNext30 == NoReg))));
		rResult14 = allocateFloatRegNotConflictingWith((1U << rTop47) | (1U << rNext30));
		assert(!((rResult14 == NoReg)));
		second15 = rTop47;
		first15 = rNext30;
		result10 = rResult14;
		nativePopToReg(ssNativeTop(), second15);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first15);
		ssNativePop(1);
		abort();
		return 0;

	case 238:
		return 0 /* genLowcodeUnlockRegisters */;

	case 239:
		/* begin genLowcodeUnlockVM */
		abort();
		return 0;

	case 240:
		/* begin genLowcodeUrem32 */
		topRegistersMask31 = 0;
		rTop48 = (rNext31 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop48 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext31 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext31 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg29 = (rNext31 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask31 = 1U << reg29;
			}
		}
		if (rTop48 == NoReg) {
			rTop48 = allocateRegNotConflictingWith(topRegistersMask31);
		}
		if (rNext31 == NoReg) {
			rNext31 = allocateRegNotConflictingWith(1U << rTop48);
		}
		assert(!(((rTop48 == NoReg)
 || (rNext31 == NoReg))));
		second16 = rTop48;
		first16 = rNext31;
		nativePopToReg(ssNativeTop(), second16);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first16);
		ssNativePop(1);
		gDivRRQuoRem(second16, first16, second16, first16);
		ssPushNativeRegister(first16);
		return 0;

	case 241:
		/* begin genLowcodeUrem64 */
		topRegistersMask32 = 0;
		rTop49 = (rNext32 = NoReg);
		rResult15 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop49 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext32 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext32 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg30 = (rNext32 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask32 = 1U << reg30;
			}
		}
		if (rTop49 == NoReg) {
			rTop49 = allocateRegNotConflictingWith(topRegistersMask32);
		}
		if (rNext32 == NoReg) {
			rNext32 = allocateRegNotConflictingWith(1U << rTop49);
		}
		assert(!(((rTop49 == NoReg)
 || (rNext32 == NoReg))));
		rResult15 = allocateFloatRegNotConflictingWith((1U << rTop49) | (1U << rNext32));
		assert(!((rResult15 == NoReg)));
		second17 = rTop49;
		first17 = rNext32;
		result11 = rResult15;
		nativePopToReg(ssNativeTop(), second17);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first17);
		ssNativePop(1);
		abort();
		return 0;

	case 242:
		/* begin genLowcodeXor32 */
		topRegistersMask33 = 0;
		rTop50 = (rNext33 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop50 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext33 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext33 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg31 = (rNext33 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask33 = 1U << reg31;
			}
		}
		if (rTop50 == NoReg) {
			rTop50 = allocateRegNotConflictingWith(topRegistersMask33);
		}
		if (rNext33 == NoReg) {
			rNext33 = allocateRegNotConflictingWith(1U << rTop50);
		}
		assert(!(((rTop50 == NoReg)
 || (rNext33 == NoReg))));
		second18 = rTop50;
		first18 = rNext33;
		nativePopToReg(ssNativeTop(), second18);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first18);
		ssNativePop(1);
		/* begin XorR:R: */
		genoperandoperand(XorRR, second18, first18);
		ssPushNativeRegister(first18);
		return 0;

	case 243:
		/* begin genLowcodeXor64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop51 = (rNext34 = (rNextNext2 = (rNextNextNext1 = NoReg)));
		nativeValueIndex2 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop51 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext34 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext34 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNext34 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
					rNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				}
				nativeValueIndex2 += 1;
			}
		}
		if (rNextNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
					rNextNextNext1 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2));
				}
				nativeValueIndex2 += 1;
			}
		}
		if (rNextNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNextNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				nativeValueIndex2 += 1;
			}
		}
		if (rTop51 == NoReg) {
			nextRegisterMask2 = 0;
			if (rNext34 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask2 = 1U << rNext34;
			}
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (1U << rNextNext2);
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (1U << rNextNextNext1);
			}
			rTop51 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNext34 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask2 = 1U << rTop51;
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (1U << rNextNext2);
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (1U << rNextNextNext1);
			}
			rNext34 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNextNext2 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask2 = (1U << rTop51) | (1U << rNext34);
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (1U << rNextNextNext1);
			}
			rNextNext2 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNextNextNext1 == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask2 = ((1U << rTop51) | (1U << rNext34)) | (1U << rNextNext2);
			rNextNextNext1 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		assert(!(((rTop51 == NoReg)
 || ((rNext34 == NoReg)
 || ((rNextNext2 == NoReg)
 || (rNextNextNext1 == NoReg))))));
		secondLow9 = rTop51;
		secondHigh9 = rNext34;
		firstLow9 = rNextNext2;
		firstHigh9 = rNextNextNext1;
		nativePopToRegsecondReg(ssNativeTop(), secondLow9, secondHigh9);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow9, firstHigh9);
		ssNativePop(1);
		/* begin XorR:R: */
		genoperandoperand(XorRR, secondLow9, firstLow9);
		/* begin XorR:R: */
		genoperandoperand(XorRR, secondHigh9, firstHigh9);
		ssPushNativeRegistersecondRegister(firstLow9, firstHigh9);
		return 0;

	case 244:
		/* begin genLowcodeZeroExtend32From16 */
		rTop52 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop52 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop52 == NoReg) {
			rTop52 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop52 == NoReg)));
		value30 = rTop52;
		nativePopToReg(ssNativeTop(), value30);
		ssNativePop(1);
		/* begin ZeroExtend16R:R: */
		genoperandoperand(ZeroExtend16RR, value30, value30);
		ssPushNativeRegister(value30);
		return 0;

	case 245:
		/* begin genLowcodeZeroExtend32From8 */
		rTop53 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop53 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop53 == NoReg) {
			rTop53 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop53 == NoReg)));
		value31 = rTop53;
		nativePopToReg(ssNativeTop(), value31);
		ssNativePop(1);
		/* begin ZeroExtend8R:R: */
		genoperandoperand(ZeroExtend8RR, value31, value31);
		ssPushNativeRegister(value31);
		return 0;

	case 246:
		/* begin genLowcodeZeroExtend64From16 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask35 = 0;
		rTop54 = (rNext35 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop54 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext35 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext35 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg33 = (rNext35 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask35 = 1U << reg33;
			}
		}
		if (rTop54 == NoReg) {
			rTop54 = allocateRegNotConflictingWith(topRegistersMask35);
		}
		if (rNext35 == NoReg) {
			rNext35 = allocateRegNotConflictingWith(1U << rTop54);
		}
		assert(!(((rTop54 == NoReg)
 || (rNext35 == NoReg))));
		valueLow10 = rTop54;
		valueHigh10 = rNext35;
		nativePopToRegsecondReg(ssNativeTop(), valueLow10, valueHigh10);
		ssNativePop(1);
		/* begin ZeroExtend16R:R: */
		genoperandoperand(ZeroExtend16RR, valueLow10, valueLow10);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction33 = genoperandoperand(MoveCqR, 0, valueHigh10);
		ssPushNativeRegistersecondRegister(valueLow10, valueHigh10);
		return 0;

	default:
		return genLowcodeUnaryInlinePrimitive5(prim);

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive5: */
static sqInt NoDbgRegParms
genLowcodeUnaryInlinePrimitive5(sqInt prim)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt reg;
    sqInt resultHigh;
    sqInt resultLow;
    sqInt rNext;
    sqInt rResult;
    sqInt rResult2;
    sqInt rTop;
    sqInt rTop2;
    sqInt topRegistersMask;
    sqInt value;
    sqInt valueHigh;
    sqInt valueLow;

	
	switch (prim) {
	case 247:
		/* begin genLowcodeZeroExtend64From32 */
		/* begin allocateRegistersForLowcodeIntegerResultInteger2: */
		rTop = NoReg;
		rResult = (rResult = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult = allocateRegNotConflictingWith(1U << rTop);
		rResult2 = allocateRegNotConflictingWith((1U << rTop) | (1U << rResult));
		assert(!(((rTop == NoReg)
 || ((rResult == NoReg)
 || (rResult2 == NoReg)))));
		value = rTop;
		resultLow = rResult;
		resultHigh = rResult2;
		nativePopToReg(ssNativeTop(), value);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value, resultLow);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, 0, resultHigh);
		ssPushNativeRegistersecondRegister(resultLow, resultHigh);
		return 0;

	case 0xF8:
		/* begin genLowcodeZeroExtend64From8 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask = 0;
		rTop2 = (rNext = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask = 1U << reg;
			}
		}
		if (rTop2 == NoReg) {
			rTop2 = allocateRegNotConflictingWith(topRegistersMask);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(1U << rTop2);
		}
		assert(!(((rTop2 == NoReg)
 || (rNext == NoReg))));
		valueLow = rTop2;
		valueHigh = rNext;
		nativePopToRegsecondReg(ssNativeTop(), valueLow, valueHigh);
		ssNativePop(1);
		/* begin ZeroExtend8R:R: */
		genoperandoperand(ZeroExtend8RR, valueLow, valueLow);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, 0, valueHigh);
		ssPushNativeRegistersecondRegister(valueLow, valueHigh);
		return 0;

	default:
		return EncounteredUnknownBytecode;

	}
	return 0;
}


/*	Lowcode instruction generator dispatch */

	/* StackToRegisterMappingCogit>>#genLowcodeUnaryInlinePrimitive: */
static sqInt NoDbgRegParms
genLowcodeUnaryInlinePrimitive(sqInt prim)
{
    AbstractInstruction *abstractInstruction;
    sqInt address;
    sqInt address1;
    sqInt alignment;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction10;
    AbstractInstruction *anInstruction11;
    AbstractInstruction *anInstruction110;
    AbstractInstruction *anInstruction111;
    AbstractInstruction *anInstruction112;
    AbstractInstruction *anInstruction113;
    AbstractInstruction *anInstruction114;
    AbstractInstruction *anInstruction115;
    AbstractInstruction *anInstruction116;
    AbstractInstruction *anInstruction12;
    AbstractInstruction *anInstruction13;
    AbstractInstruction *anInstruction14;
    AbstractInstruction *anInstruction15;
    AbstractInstruction *anInstruction16;
    AbstractInstruction *anInstruction17;
    AbstractInstruction *anInstruction18;
    AbstractInstruction *anInstruction19;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction20;
    AbstractInstruction *anInstruction21;
    AbstractInstruction *anInstruction22;
    AbstractInstruction *anInstruction23;
    AbstractInstruction *anInstruction24;
    AbstractInstruction *anInstruction25;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    AbstractInstruction *anInstruction8;
    AbstractInstruction *anInstruction9;
    sqInt base;
    sqInt base1;
    sqInt check;
    AbstractInstruction * contJump;
    AbstractInstruction * contJump1;
    AbstractInstruction * contJump10;
    AbstractInstruction * contJump11;
    AbstractInstruction * contJump2;
    AbstractInstruction * contJump3;
    AbstractInstruction * contJump4;
    AbstractInstruction * contJump5;
    AbstractInstruction * contJump6;
    AbstractInstruction * contJump7;
    AbstractInstruction * contJump8;
    AbstractInstruction * contJump9;
    sqInt dup2;
    sqInt dup21;
    sqInt dup22;
    sqInt dup24;
    sqInt dup2High;
    sqInt dup2Low;
    sqInt expectedSession;
    AbstractInstruction * falseJump;
    AbstractInstruction * falseJump1;
    AbstractInstruction * falseJump10;
    AbstractInstruction * falseJump11;
    AbstractInstruction * falseJump2;
    AbstractInstruction * falseJump3;
    AbstractInstruction * falseJump4;
    AbstractInstruction * falseJump5;
    AbstractInstruction * falseJump6;
    AbstractInstruction * falseJump7;
    AbstractInstruction * falseJump8;
    AbstractInstruction * falseJump9;
    sqInt first;
    sqInt first10;
    sqInt first11;
    sqInt first12;
    sqInt first13;
    sqInt first14;
    sqInt first15;
    sqInt first16;
    sqInt first17;
    sqInt first18;
    sqInt first19;
    sqInt first2;
    sqInt first20;
    sqInt first21;
    sqInt first22;
    sqInt first23;
    sqInt first24;
    sqInt first25;
    sqInt first4;
    sqInt first5;
    sqInt first6;
    sqInt first7;
    sqInt first8;
    sqInt first9;
    sqInt firstHigh;
    sqInt firstHigh1;
    sqInt firstLow;
    sqInt firstLow1;
    sqInt frNext;
    sqInt frNext1;
    sqInt frNext10;
    sqInt frNext11;
    sqInt frNext2;
    sqInt frNext3;
    sqInt frNext4;
    sqInt frNext5;
    sqInt frNext6;
    sqInt frNext7;
    sqInt frNext8;
    sqInt frNext9;
    sqInt frResult;
    sqInt frResult1;
    sqInt frResult2;
    sqInt frResult3;
    sqInt frTop;
    sqInt frTop1;
    sqInt frTop10;
    sqInt frTop11;
    sqInt frTop12;
    sqInt frTop13;
    sqInt frTop14;
    sqInt frTop15;
    sqInt frTop16;
    sqInt frTop17;
    sqInt frTop18;
    sqInt frTop19;
    sqInt frTop2;
    sqInt frTop20;
    sqInt frTop21;
    sqInt frTop22;
    sqInt frTop3;
    sqInt frTop4;
    sqInt frTop5;
    sqInt frTop6;
    sqInt frTop7;
    sqInt frTop8;
    sqInt frTop9;
    sqInt function;
    sqInt index;
    sqInt index1;
    sqInt literal;
    sqInt nativeValueIndex;
    sqInt nativeValueIndex1;
    sqInt nativeValueIndex2;
    sqInt nativeValueIndex3;
    sqInt nativeValueIndex4;
    sqInt newValue;
    sqInt nextRegisterMask;
    sqInt nextRegisterMask1;
    sqInt nextRegisterMask2;
    sqInt nextRegisterMask3;
    sqInt nextRegisterMask4;
    sqInt offset;
    sqInt offset1;
    sqInt oldValue;
    sqInt pointerValue;
    sqInt reg;
    sqInt reg10;
    sqInt reg11;
    sqInt reg12;
    sqInt reg13;
    sqInt reg14;
    sqInt reg15;
    sqInt reg16;
    sqInt reg17;
    sqInt reg18;
    sqInt reg19;
    sqInt reg2;
    sqInt reg20;
    sqInt reg21;
    sqInt reg22;
    sqInt reg23;
    sqInt reg24;
    sqInt reg25;
    sqInt reg26;
    sqInt reg27;
    sqInt reg28;
    sqInt reg29;
    sqInt reg3;
    sqInt reg5;
    sqInt reg6;
    sqInt reg7;
    sqInt reg8;
    sqInt reg9;
    sqInt registerID;
    sqInt result;
    sqInt result1;
    sqInt result2;
    sqInt result3;
    sqInt result4;
    sqInt result5;
    sqInt result6;
    sqInt result7;
    sqInt result8;
    sqInt rNext;
    sqInt rNext10;
    sqInt rNext12;
    sqInt rNext13;
    sqInt rNext14;
    sqInt rNext15;
    sqInt rNext16;
    sqInt rNext17;
    sqInt rNext18;
    sqInt rNext19;
    sqInt rNext2;
    sqInt rNext20;
    sqInt rNext21;
    sqInt rNext22;
    sqInt rNext3;
    sqInt rNext4;
    sqInt rNext5;
    sqInt rNext6;
    sqInt rNext7;
    sqInt rNext8;
    sqInt rNext9;
    sqInt rNextNext;
    sqInt rNextNext1;
    sqInt rNextNext2;
    sqInt rNextNext3;
    sqInt rNextNext4;
    sqInt rNextNextNext;
    sqInt rNextNextNext1;
    sqInt rNextNextNext2;
    sqInt rNextNextNext3;
    sqInt rResult;
    sqInt rResult1;
    sqInt rResult10;
    sqInt rResult12;
    sqInt rResult13;
    sqInt rResult14;
    sqInt rResult15;
    sqInt rResult16;
    sqInt rResult17;
    sqInt rResult18;
    sqInt rResult19;
    sqInt rResult2;
    sqInt rResult20;
    sqInt rResult21;
    sqInt rResult22;
    sqInt rResult23;
    sqInt rResult24;
    sqInt rResult3;
    sqInt rResult4;
    sqInt rResult5;
    sqInt rResult6;
    sqInt rResult7;
    sqInt rResult8;
    sqInt rResult9;
    sqInt rTop;
    sqInt rTop10;
    sqInt rTop13;
    sqInt rTop14;
    sqInt rTop16;
    sqInt rTop17;
    sqInt rTop18;
    sqInt rTop19;
    sqInt rTop2;
    sqInt rTop20;
    sqInt rTop21;
    sqInt rTop22;
    sqInt rTop23;
    sqInt rTop24;
    sqInt rTop25;
    sqInt rTop26;
    sqInt rTop27;
    sqInt rTop3;
    sqInt rTop4;
    sqInt rTop5;
    sqInt rTop6;
    sqInt rTop7;
    sqInt rTop8;
    sqInt rTop9;
    sqInt scale;
    sqInt scale1;
    sqInt second;
    sqInt second10;
    sqInt second11;
    sqInt second12;
    sqInt second13;
    sqInt second14;
    sqInt second15;
    sqInt second16;
    sqInt second17;
    sqInt second18;
    sqInt second19;
    sqInt second2;
    sqInt second20;
    sqInt second21;
    sqInt second22;
    sqInt second23;
    sqInt second24;
    sqInt second25;
    sqInt second4;
    sqInt second5;
    sqInt second6;
    sqInt second7;
    sqInt second8;
    sqInt second9;
    sqInt secondHigh;
    sqInt secondHigh1;
    sqInt secondLow;
    sqInt secondLow1;
    sqInt shiftAmount;
    sqInt shiftAmount1;
    sqInt singleFloatValue;
    sqInt size;
    sqInt sizeHigh;
    sqInt sizeLow;
    sqInt topRegistersMask;
    sqInt topRegistersMask10;
    sqInt topRegistersMask11;
    sqInt topRegistersMask12;
    sqInt topRegistersMask13;
    sqInt topRegistersMask14;
    sqInt topRegistersMask15;
    sqInt topRegistersMask16;
    sqInt topRegistersMask17;
    sqInt topRegistersMask18;
    sqInt topRegistersMask19;
    sqInt topRegistersMask2;
    sqInt topRegistersMask20;
    sqInt topRegistersMask21;
    sqInt topRegistersMask22;
    sqInt topRegistersMask23;
    sqInt topRegistersMask24;
    sqInt topRegistersMask25;
    sqInt topRegistersMask26;
    sqInt topRegistersMask27;
    sqInt topRegistersMask28;
    sqInt topRegistersMask29;
    sqInt topRegistersMask3;
    sqInt topRegistersMask30;
    sqInt topRegistersMask31;
    sqInt topRegistersMask32;
    sqInt topRegistersMask5;
    sqInt topRegistersMask6;
    sqInt topRegistersMask7;
    sqInt topRegistersMask8;
    sqInt topRegistersMask9;
    sqInt value;
    sqInt value1;
    sqInt value10;
    sqInt value11;
    sqInt value12;
    sqInt value13;
    sqInt value14;
    sqInt value15;
    sqInt value16;
    sqInt value17;
    sqInt value18;
    sqInt value19;
    sqInt value2;
    sqInt value20;
    sqInt value21;
    sqInt value22;
    sqInt value23;
    sqInt value24;
    sqInt value25;
    sqInt value26;
    sqInt value3;
    sqInt value4;
    sqInt value5;
    sqInt value7;
    sqInt value8;
    sqInt value9;
    sqInt valueHigh1;
    sqInt valueLow1;

	
	switch (prim) {
	case 0:
		/* begin genLowcodeAdd32 */
		topRegistersMask = 0;
		rTop = (rNext = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg = (rNext = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask = 1U << reg;
			}
		}
		if (rTop == NoReg) {
			rTop = allocateRegNotConflictingWith(topRegistersMask);
		}
		if (rNext == NoReg) {
			rNext = allocateRegNotConflictingWith(1U << rTop);
		}
		assert(!(((rTop == NoReg)
 || (rNext == NoReg))));
		second = rTop;
		first = rNext;
		nativePopToReg(ssNativeTop(), second);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first);
		ssNativePop(1);
		/* begin AddR:R: */
		genoperandoperand(AddRR, second, first);
		ssPushNativeRegister(first);
		return 0;

	case 1:
		/* begin genLowcodeAdd64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop2 = (rNext2 = (rNextNext = (rNextNextNext = NoReg)));
		nativeValueIndex = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop2 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext2 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
					rNextNextNext = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex));
				}
				nativeValueIndex += 1;
			}
		}
		if (rNextNextNext == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex))) != NoReg) {
				rNextNextNext = nativeRegisterOrNone(ssNativeValue(nativeValueIndex));
				nativeValueIndex += 1;
			}
		}
		if (rTop2 == NoReg) {
			nextRegisterMask = 0;
			if (rNext2 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask = 1U << rNext2;
			}
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNext);
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNextNext);
			}
			rTop2 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNext2 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask = 1U << rTop2;
			if (rNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNext);
			}
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNextNext);
			}
			rNext2 = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNext == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask = (1U << rTop2) | (1U << rNext2);
			if (rNextNextNext != NoReg) {
				nextRegisterMask = nextRegisterMask | (1U << rNextNextNext);
			}
			rNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		if (rNextNextNext == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask = ((1U << rTop2) | (1U << rNext2)) | (1U << rNextNext);
			rNextNextNext = allocateRegNotConflictingWith(nextRegisterMask);
		}
		assert(!(((rTop2 == NoReg)
 || ((rNext2 == NoReg)
 || ((rNextNext == NoReg)
 || (rNextNextNext == NoReg))))));
		secondLow = rTop2;
		secondHigh = rNext2;
		firstLow = rNextNext;
		firstHigh = rNextNextNext;
		nativePopToRegsecondReg(ssNativeTop(), secondLow, secondHigh);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow, firstHigh);
		ssNativePop(1);
		/* begin AddR:R: */
		genoperandoperand(AddRR, secondLow, firstLow);
		/* begin AddcR:R: */
		genoperandoperand(AddcRR, secondHigh, firstHigh);
		ssPushNativeRegistersecondRegister(firstLow, firstHigh);
		return 0;

	case 2:
		/* begin genLowcodeAlloca32 */
		rTop3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop3 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop3 == NoReg) {
			rTop3 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		assert(!((rTop3 == NoReg)));
		size = rTop3;
		nativePopToReg(ssNativeTop(), size);
		ssNativePop(1);
		/* begin MoveAw:R: */
		address = nativeStackPointerAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction = genoperandoperand(MoveAwR, address, TempReg);
		/* begin SubR:R: */
		genoperandoperand(SubRR, size, TempReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(AndCqR, -16, TempReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, TempReg, size);
		/* begin MoveR:Aw: */
		address1 = nativeStackPointerAddress();
		/* begin checkLiteral:forInstruction: */
		anInstruction2 = genoperandoperand(MoveRAw, size, address1);
		ssPushNativeRegister(size);
		return 0;

	case 3:
		/* begin genLowcodeAlloca64 */
		/* begin allocateRegistersForLowcodeInteger2: */
		topRegistersMask2 = 0;
		rTop4 = (rNext3 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop4 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext3 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg2 = (rNext3 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask2 = 1U << reg2;
			}
		}
		if (rTop4 == NoReg) {
			rTop4 = allocateRegNotConflictingWith(topRegistersMask2);
		}
		if (rNext3 == NoReg) {
			rNext3 = allocateRegNotConflictingWith(1U << rTop4);
		}
		assert(!(((rTop4 == NoReg)
 || (rNext3 == NoReg))));
		sizeLow = rTop4;
		sizeHigh = rNext3;
		nativePopToRegsecondReg(ssNativeTop(), sizeLow, sizeHigh);
		ssNativePop(1);
		/* begin SubR:R: */
		genoperandoperand(SubRR, sizeLow, SPReg);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, SPReg, sizeLow);
		ssPushNativeRegister(sizeLow);
		return 0;

	case 4:
		/* begin genLowcodeAnd32 */
		topRegistersMask3 = 0;
		rTop5 = (rNext4 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop5 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext4 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg3 = (rNext4 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask3 = 1U << reg3;
			}
		}
		if (rTop5 == NoReg) {
			rTop5 = allocateRegNotConflictingWith(topRegistersMask3);
		}
		if (rNext4 == NoReg) {
			rNext4 = allocateRegNotConflictingWith(1U << rTop5);
		}
		assert(!(((rTop5 == NoReg)
 || (rNext4 == NoReg))));
		second2 = rTop5;
		first2 = rNext4;
		nativePopToReg(ssNativeTop(), second2);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first2);
		ssNativePop(1);
		/* begin AndR:R: */
		genoperandoperand(AndRR, second2, first2);
		ssPushNativeRegister(first2);
		return 0;

	case 5:
		/* begin genLowcodeAnd64 */
		/* begin allocateRegistersForLowcodeInteger4: */
		rTop6 = (rNext5 = (rNextNext1 = (rNextNextNext1 = NoReg)));
		nativeValueIndex1 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop6 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext5 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext5 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNext5 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
					rNextNextNext1 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex1));
				}
				nativeValueIndex1 += 1;
			}
		}
		if (rNextNextNext1 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex1))) != NoReg) {
				rNextNextNext1 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex1));
				nativeValueIndex1 += 1;
			}
		}
		if (rTop6 == NoReg) {
			nextRegisterMask1 = 0;
			if (rNext5 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask1 = 1U << rNext5;
			}
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNext1);
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNextNext1);
			}
			rTop6 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNext5 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask1 = 1U << rTop6;
			if (rNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNext1);
			}
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNextNext1);
			}
			rNext5 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNext1 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask1 = (1U << rTop6) | (1U << rNext5);
			if (rNextNextNext1 != NoReg) {
				nextRegisterMask1 = nextRegisterMask1 | (1U << rNextNextNext1);
			}
			rNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		if (rNextNextNext1 == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask1 = ((1U << rTop6) | (1U << rNext5)) | (1U << rNextNext1);
			rNextNextNext1 = allocateRegNotConflictingWith(nextRegisterMask1);
		}
		assert(!(((rTop6 == NoReg)
 || ((rNext5 == NoReg)
 || ((rNextNext1 == NoReg)
 || (rNextNextNext1 == NoReg))))));
		secondLow1 = rTop6;
		secondHigh1 = rNext5;
		firstLow1 = rNextNext1;
		firstHigh1 = rNextNextNext1;
		nativePopToRegsecondReg(ssNativeTop(), secondLow1, secondHigh1);
		ssNativePop(1);
		nativePopToRegsecondReg(ssNativeTop(), firstLow1, firstHigh1);
		ssNativePop(1);
		/* begin AndR:R: */
		genoperandoperand(AndRR, secondLow1, firstLow1);
		/* begin AndR:R: */
		genoperandoperand(AndRR, secondHigh1, firstHigh1);
		ssPushNativeRegistersecondRegister(firstLow1, firstHigh1);
		return 0;

	case 6:
		/* begin genLowcodeArithmeticRightShift32 */
		topRegistersMask5 = 0;
		rTop7 = (rNext6 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop7 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext6 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext6 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg5 = (rNext6 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask5 = 1U << reg5;
			}
		}
		if (rTop7 == NoReg) {
			rTop7 = allocateRegNotConflictingWith(topRegistersMask5);
		}
		if (rNext6 == NoReg) {
			rNext6 = allocateRegNotConflictingWith(1U << rTop7);
		}
		assert(!(((rTop7 == NoReg)
 || (rNext6 == NoReg))));
		shiftAmount = rTop7;
		value = rNext6;
		nativePopToReg(ssNativeTop(), shiftAmount);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value);
		ssNativePop(1);
		/* begin ArithmeticShiftRightR:R: */
		genoperandoperand(ArithmeticShiftRightRR, shiftAmount, value);
		ssPushNativeRegister(value);
		return 0;

	case 7:
		/* begin genLowcodeArithmeticRightShift64 */
		topRegistersMask6 = 0;
		rTop8 = (rNext7 = NoReg);
		rResult = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop8 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext7 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext7 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg6 = (rNext7 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask6 = 1U << reg6;
			}
		}
		if (rTop8 == NoReg) {
			rTop8 = allocateRegNotConflictingWith(topRegistersMask6);
		}
		if (rNext7 == NoReg) {
			rNext7 = allocateRegNotConflictingWith(1U << rTop8);
		}
		assert(!(((rTop8 == NoReg)
 || (rNext7 == NoReg))));
		rResult = allocateFloatRegNotConflictingWith((1U << rTop8) | (1U << rNext7));
		assert(!((rResult == NoReg)));
		shiftAmount1 = rTop8;
		value1 = rNext7;
		result = rResult;
		nativePopToReg(ssNativeTop(), shiftAmount1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), value1);
		ssNativePop(1);
		abort();
		return 0;

	case 8:
		/* begin genLowcodeBeginCall */
		alignment = extA;
		beginHighLevelCall(alignment);
		extA = 0;
		return 0;

	case 9:
		/* begin genLowcodeCallArgumentFloat32 */
		nativeStackPopToReg(ssNativeTop(), DPFPReg0);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		literal = -BytesPerWord;
		anInstruction3 = genoperandoperandoperand(MoveRsM32r, DPFPReg0, -BytesPerWord, SPReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction11 = genoperandoperand(SubCqR, BytesPerWord, SPReg);
		currentCallCleanUpSize += BytesPerWord;
		return 0;

	case 10:
		/* begin genLowcodeCallArgumentFloat64 */
		nativeStackPopToReg(ssNativeTop(), DPFPReg0);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction4 = genoperandoperandoperand(MoveRdM64r, DPFPReg0, -8, SPReg);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction12 = genoperandoperand(SubCqR, 8, SPReg);
		currentCallCleanUpSize += 8;
		return 0;

	case 11:
		/* begin genLowcodeCallArgumentInt32 */
		nativeStackPopToReg(ssNativeTop(), TempReg);
		ssNativePop(1);
		/* begin PushR: */
		genoperand(PushR, TempReg);
		currentCallCleanUpSize += BytesPerWord;
		return 0;

	case 12:
		/* begin genLowcodeCallArgumentInt64 */
		nativeStackPopToRegsecondReg(ssNativeTop(), TempReg, ReceiverResultReg);
		ssNativePop(1);
		/* begin PushR: */
		genoperand(PushR, TempReg);
		/* begin PushR: */
		genoperand(PushR, ReceiverResultReg);
		currentCallCleanUpSize += 8;
		return 0;

	case 13:
		/* begin genLowcodeCallArgumentPointer */
		nativeStackPopToReg(ssNativeTop(), TempReg);
		ssNativePop(1);
		/* begin PushR: */
		genoperand(PushR, TempReg);
		currentCallCleanUpSize += BytesPerWord;
		return 0;

	case 14:
		/* begin genLowcodeCallArgumentSpace */
		anInstruction5 = genoperandoperand(SubCqR, extA, SPReg);
		currentCallCleanUpSize += extA;
		extA = 0;
		return 0;

	case 15:
		/* begin genLowcodeCallArgumentStructure */
		nativeStackPopToReg(ssNativeTop(), TempReg);
		ssNativePop(1);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction6 = genoperandoperand(SubCqR, extA, SPReg);

		/* Copy the structure */
		currentCallCleanUpSize += extA;
		genMemCopytoconstantSize(backEnd, TempReg, SPReg, extA);
		extA = 0;
		return 0;

	case 16:
		/* begin genLowcodeCallInstruction */
		function = extA;
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, function);
		(abstractInstruction->annotation = IsRelativeCall);
		extA = 0;
		return 0;

	case 17:
		/* begin genLowcodeCallPhysical */
		registerID = extA;
		/* begin CallR: */
		genoperand(CallR, registerID);
		extA = 0;
		return 0;

	case 18:
		/* begin genLowcodeCheckSessionIdentifier */
		expectedSession = extA;
		ssPushNativeConstantInt32((expectedSession == (getThisSessionID())
			? 1
			: 0));
		extA = 0;
		return 0;

	case 19:
		/* begin genLowcodeCompareAndSwap32 */
		rTop9 = (rNext8 = (rNextNext2 = NoReg));
		nativeValueIndex2 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop9 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext8 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext8 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNext8 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
					rNextNext2 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex2));
				}
				nativeValueIndex2 += 1;
			}
		}
		if (rNextNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex2))) != NoReg) {
				rNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex2));
			}
		}
		if (rTop9 == NoReg) {
			nextRegisterMask2 = 0;
			if (rNext8 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask2 = 1U << rNext8;
			}
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (1U << rNextNext2);
			}
			rTop9 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNext8 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask2 = 1U << rTop9;
			if (rNextNext2 != NoReg) {
				nextRegisterMask2 = nextRegisterMask2 | (1U << rNextNext2);
			}
			rNext8 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		if (rNextNext2 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask2 = (1U << rTop9) | (1U << rNext8);
			rNextNext2 = allocateRegNotConflictingWith(nextRegisterMask2);
		}
		assert(!(((rTop9 == NoReg)
 || ((rNext8 == NoReg)
 || (rNextNext2 == NoReg)))));
		rResult1 = allocateRegNotConflictingWith(((1U << rTop9) | (1U << rNext8)) | (1U << rNextNext2));
		assert(!((rResult1 == NoReg)));
		newValue = rTop9;
		oldValue = rNext8;
		check = rNextNext2;
		value2 = rResult1;
		nativePopToReg(ssNativeTop(), newValue);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), oldValue);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), check);
		ssNativePop(1);
		abort();
		return 0;

	case 20:
		/* begin genLowcodeDiv32 */
		topRegistersMask7 = 0;
		rTop10 = (rNext9 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop10 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext9 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext9 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg7 = (rNext9 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask7 = 1U << reg7;
			}
		}
		if (rTop10 == NoReg) {
			rTop10 = allocateRegNotConflictingWith(topRegistersMask7);
		}
		if (rNext9 == NoReg) {
			rNext9 = allocateRegNotConflictingWith(1U << rTop10);
		}
		assert(!(((rTop10 == NoReg)
 || (rNext9 == NoReg))));
		second4 = rTop10;
		first4 = rNext9;
		nativePopToReg(ssNativeTop(), second4);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first4);
		ssNativePop(1);
		gDivRRQuoRem(second4, first4, first4, second4);
		ssPushNativeRegister(first4);
		return 0;

	case 21:
		/* begin genLowcodeDiv64 */
		topRegistersMask8 = 0;
		rTop13 = (rNext10 = NoReg);
		rResult2 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop13 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext10 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext10 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg8 = (rNext10 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask8 = 1U << reg8;
			}
		}
		if (rTop13 == NoReg) {
			rTop13 = allocateRegNotConflictingWith(topRegistersMask8);
		}
		if (rNext10 == NoReg) {
			rNext10 = allocateRegNotConflictingWith(1U << rTop13);
		}
		assert(!(((rTop13 == NoReg)
 || (rNext10 == NoReg))));
		rResult2 = allocateFloatRegNotConflictingWith((1U << rTop13) | (1U << rNext10));
		assert(!((rResult2 == NoReg)));
		second5 = rTop13;
		first5 = rNext10;
		result1 = rResult2;
		nativePopToReg(ssNativeTop(), second5);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first5);
		ssNativePop(1);
		abort();
		return 0;

	case 22:
		/* begin genLowcodeDuplicateFloat32 */
		frTop = NoReg;

		/* Float argument */
		frResult = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop == NoReg) {
			frTop = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult = allocateFloatRegNotConflictingWith(1U << frTop);
		assert(!(((frTop == NoReg)
 || (frResult == NoReg))));
		value3 = frTop;
		dup2 = frResult;
		nativePopToReg(ssNativeTop(), value3);
		ssNativePop(1);
		/* begin MoveRs:Rs: */
		genoperandoperand(MoveRsRs, value3, dup2);
		ssPushNativeRegisterSingleFloat(value3);
		ssPushNativeRegisterSingleFloat(dup2);
		return 0;

	case 23:
		/* begin genLowcodeDuplicateFloat64 */
		frTop1 = NoReg;

		/* Float argument */
		frResult1 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop1 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop1 == NoReg) {
			frTop1 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult1 = allocateFloatRegNotConflictingWith(1U << frTop1);
		assert(!(((frTop1 == NoReg)
 || (frResult1 == NoReg))));
		value4 = frTop1;
		dup21 = frResult1;
		nativePopToReg(ssNativeTop(), value4);
		ssNativePop(1);
		/* begin MoveRd:Rd: */
		genoperandoperand(MoveRdRd, value4, dup21);
		ssPushNativeRegisterDoubleFloat(value4);
		ssPushNativeRegisterDoubleFloat(dup21);
		return 0;

	case 24:
		/* begin genLowcodeDuplicateInt32 */
		rTop14 = NoReg;
		rResult3 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop14 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop14 == NoReg) {
			rTop14 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult3 = allocateRegNotConflictingWith(1U << rTop14);
		assert(!(((rTop14 == NoReg)
 || (rResult3 == NoReg))));
		value5 = rTop14;
		dup22 = rResult3;
		nativePopToReg(ssNativeTop(), value5);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, value5, dup22);
		ssPushNativeRegister(value5);
		ssPushNativeRegister(dup22);
		return 0;

	case 25:
		/* begin genLowcodeDuplicateInt64 */
		/* begin allocateRegistersForLowcodeInteger2ResultInteger2: */
		topRegistersMask9 = 0;
		rTop16 = (rNext12 = NoReg);
		rResult4 = (rResult21 = NoReg);
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop16 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext12 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext12 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(1))) != NoReg) {
				/* begin registerMaskFor: */
				reg9 = (rNext12 = nativeRegisterOrNone(ssNativeValue(1)));
				topRegistersMask9 = 1U << reg9;
			}
		}
		if (rTop16 == NoReg) {
			rTop16 = allocateRegNotConflictingWith(topRegistersMask9);
		}
		if (rNext12 == NoReg) {
			rNext12 = allocateRegNotConflictingWith(1U << rTop16);
		}
		assert(!(((rTop16 == NoReg)
 || (rNext12 == NoReg))));
		rResult4 = allocateFloatRegNotConflictingWith((1U << rTop16) | (1U << rNext12));
		rResult21 = allocateFloatRegNotConflictingWith(((1U << rTop16) | (1U << rNext12)) | (1U << rResult4));
		assert(!(((rResult4 == NoReg)
 || (rResult21 == NoReg))));
		valueLow1 = rTop16;
		valueHigh1 = rNext12;
		dup2Low = rResult4;
		dup2High = rResult21;
		nativePopToRegsecondReg(ssNativeTop(), valueLow1, valueHigh1);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, valueLow1, dup2Low);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, valueHigh1, dup2High);
		ssPushNativeRegistersecondRegister(valueLow1, valueHigh1);
		ssPushNativeRegistersecondRegister(dup2Low, dup2High);
		return 0;

	case 26:
		/* begin genLowcodeDuplicatePointer */
		rTop17 = NoReg;
		rResult5 = NoReg;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop17 = nativeRegisterOrNone(ssNativeTop());
		}
		if (rTop17 == NoReg) {
			rTop17 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult5 = allocateRegNotConflictingWith(1U << rTop17);
		assert(!(((rTop17 == NoReg)
 || (rResult5 == NoReg))));
		pointerValue = rTop17;
		dup24 = rResult5;
		nativePopToReg(ssNativeTop(), pointerValue);
		ssNativePop(1);
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, pointerValue, dup24);
		ssPushNativeRegister(pointerValue);
		ssPushNativeRegister(dup24);
		return 0;

	case 27:
		/* begin genLowcodeEffectiveAddress32 */
		rTop18 = (rNext13 = (rNextNext3 = (rNextNextNext2 = NoReg)));
		nativeValueIndex3 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop18 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext13 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext13 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNext13 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
					rNextNext3 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				}
				nativeValueIndex3 += 1;
			}
		}
		if (rNextNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNextNext3 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
					rNextNextNext2 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex3));
				}
				nativeValueIndex3 += 1;
			}
		}
		if (rNextNextNext2 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex3))) != NoReg) {
				rNextNextNext2 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex3));
				nativeValueIndex3 += 1;
			}
		}
		if (rTop18 == NoReg) {
			nextRegisterMask3 = 0;
			if (rNext13 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask3 = 1U << rNext13;
			}
			if (rNextNext3 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (1U << rNextNext3);
			}
			if (rNextNextNext2 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (1U << rNextNextNext2);
			}
			rTop18 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNext13 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask3 = 1U << rTop18;
			if (rNextNext3 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (1U << rNextNext3);
			}
			if (rNextNextNext2 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (1U << rNextNextNext2);
			}
			rNext13 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNextNext3 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask3 = (1U << rTop18) | (1U << rNext13);
			if (rNextNextNext2 != NoReg) {
				nextRegisterMask3 = nextRegisterMask3 | (1U << rNextNextNext2);
			}
			rNextNext3 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		if (rNextNextNext2 == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask3 = ((1U << rTop18) | (1U << rNext13)) | (1U << rNextNext3);
			rNextNextNext2 = allocateRegNotConflictingWith(nextRegisterMask3);
		}
		assert(!(((rTop18 == NoReg)
 || ((rNext13 == NoReg)
 || ((rNextNext3 == NoReg)
 || (rNextNextNext2 == NoReg))))));
		offset = rTop18;
		scale = rNext13;
		index = rNextNext3;
		base = rNextNextNext2;
		nativePopToReg(ssNativeTop(), offset);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), scale);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), index);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), base);
		ssNativePop(1);
		/* begin MulR:R: */
		genMulRR(backEnd, scale, index);
		/* begin AddR:R: */
		genoperandoperand(AddRR, index, base);
		/* begin AddR:R: */
		genoperandoperand(AddRR, offset, base);
		ssPushNativeRegister(base);
		return 0;

	case 28:
		/* begin genLowcodeEffectiveAddress64 */
		rTop19 = (rNext14 = (rNextNext4 = (rNextNextNext3 = NoReg)));
		rResult6 = NoReg;
		nativeValueIndex4 = 1;
		if ((nativeRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop19 = nativeRegisterOrNone(ssNativeTop());
			if ((nativeRegisterSecondOrNone(ssNativeTop())) != NoReg) {
				rNext14 = nativeRegisterSecondOrNone(ssNativeTop());
			}
		}
		if (rNext14 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
				rNext14 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex4));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
					rNextNext4 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex4));
				}
				nativeValueIndex4 += 1;
			}
		}
		if (rNextNext4 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
				rNextNext4 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex4));
				if ((nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
					rNextNextNext3 = nativeRegisterSecondOrNone(ssNativeValue(nativeValueIndex4));
				}
				nativeValueIndex4 += 1;
			}
		}
		if (rNextNextNext3 == NoReg) {
			if ((nativeRegisterOrNone(ssNativeValue(nativeValueIndex4))) != NoReg) {
				rNextNextNext3 = nativeRegisterOrNone(ssNativeValue(nativeValueIndex4));
				nativeValueIndex4 += 1;
			}
		}
		if (rTop19 == NoReg) {
			nextRegisterMask4 = 0;
			if (rNext14 != NoReg) {
				/* begin registerMaskFor: */
				nextRegisterMask4 = 1U << rNext14;
			}
			if (rNextNext4 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (1U << rNextNext4);
			}
			if (rNextNextNext3 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (1U << rNextNextNext3);
			}
			rTop19 = allocateRegNotConflictingWith(nextRegisterMask4);
		}
		if (rNext14 == NoReg) {
			/* begin registerMaskFor: */
			nextRegisterMask4 = 1U << rTop19;
			if (rNextNext4 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (1U << rNextNext4);
			}
			if (rNextNextNext3 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (1U << rNextNextNext3);
			}
			rNext14 = allocateRegNotConflictingWith(nextRegisterMask4);
		}
		if (rNextNext4 == NoReg) {
			/* begin registerMaskFor:and: */
			nextRegisterMask4 = (1U << rTop19) | (1U << rNext14);
			if (rNextNextNext3 != NoReg) {
				nextRegisterMask4 = nextRegisterMask4 | (1U << rNextNextNext3);
			}
			rNextNext4 = allocateRegNotConflictingWith(nextRegisterMask4);
		}
		if (rNextNextNext3 == NoReg) {
			/* begin registerMaskFor:and:and: */
			nextRegisterMask4 = ((1U << rTop19) | (1U << rNext14)) | (1U << rNextNext4);
			rNextNextNext3 = allocateRegNotConflictingWith(nextRegisterMask4);
		}
		assert(!(((rTop19 == NoReg)
 || ((rNext14 == NoReg)
 || ((rNextNext4 == NoReg)
 || (rNextNextNext3 == NoReg))))));
		rResult6 = allocateRegNotConflictingWith((((1U << rTop19) | (1U << rNext14)) | (1U << rNextNext4)) | (1U << rNextNextNext3));
		offset1 = rTop19;
		scale1 = rNext14;
		index1 = rNextNext4;
		base1 = rNextNextNext3;
		result2 = rResult6;
		nativePopToReg(ssNativeTop(), offset1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), scale1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), index1);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), base1);
		ssNativePop(1);
		abort();
		return 0;

	case 29:
		/* begin genLowcodeEndCall */
		endHighLevelCallWithCleanup();
		return 0;

	case 30:
		/* begin genLowcodeEndCallNoCleanup */
		endHighLevelCallWithoutCleanup();
		return 0;

	case 0x1F:
		/* begin genLowcodeFloat32Add */
		topRegistersMask10 = 0;
		rTop20 = (rNext15 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop20 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg10 = (rNext15 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask10 = 1U << reg10;
		}
		if (rTop20 == NoReg) {
			rTop20 = allocateFloatRegNotConflictingWith(topRegistersMask10);
		}
		if (rNext15 == NoReg) {
			rNext15 = allocateFloatRegNotConflictingWith(1U << rTop20);
		}
		assert(!(((rTop20 == NoReg)
 || (rNext15 == NoReg))));
		second6 = rTop20;
		first6 = rNext15;
		nativePopToReg(ssNativeTop(), second6);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first6);
		ssNativePop(1);
		/* begin AddRs:Rs: */
		genoperandoperand(AddRsRs, second6, first6);
		ssPushNativeRegisterSingleFloat(first6);
		return 0;

	case 32:
		/* begin genLowcodeFloat32Div */
		topRegistersMask11 = 0;
		rTop21 = (rNext16 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop21 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg11 = (rNext16 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask11 = 1U << reg11;
		}
		if (rTop21 == NoReg) {
			rTop21 = allocateFloatRegNotConflictingWith(topRegistersMask11);
		}
		if (rNext16 == NoReg) {
			rNext16 = allocateFloatRegNotConflictingWith(1U << rTop21);
		}
		assert(!(((rTop21 == NoReg)
 || (rNext16 == NoReg))));
		second7 = rTop21;
		first7 = rNext16;
		nativePopToReg(ssNativeTop(), second7);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first7);
		ssNativePop(1);
		/* begin DivRs:Rs: */
		genoperandoperand(DivRsRs, second7, first7);
		ssPushNativeRegisterSingleFloat(first7);
		return 0;

	case 33:
		/* begin genLowcodeFloat32Equal */
		topRegistersMask12 = 0;
		frTop2 = (frNext = NoReg);
		rResult7 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop2 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg12 = (frNext = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask12 = 1U << reg12;
		}
		if (frTop2 == NoReg) {
			frTop2 = allocateFloatRegNotConflictingWith(topRegistersMask12);
		}
		if (frNext == NoReg) {
			frNext = allocateFloatRegNotConflictingWith(1U << frTop2);
		}
		rResult7 = allocateRegNotConflictingWith(0);
		assert(!(((frTop2 == NoReg)
 || ((frNext == NoReg)
 || (rResult7 == NoReg)))));
		second8 = frTop2;
		first8 = frNext;
		value7 = rResult7;
		nativePopToReg(ssNativeTop(), second8);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first8);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second8, first8);

		/* True result */
		falseJump = gJumpFPNotEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction7 = genoperandoperand(MoveCqR, 1, value7);
		/* begin Jump: */
		contJump = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction13 = genoperandoperand(MoveCqR, 0, value7);
		jmpTarget(contJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value7);
		return 0;

	case 34:
		/* begin genLowcodeFloat32Great */
		topRegistersMask13 = 0;
		frTop3 = (frNext1 = NoReg);
		rResult8 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop3 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg13 = (frNext1 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask13 = 1U << reg13;
		}
		if (frTop3 == NoReg) {
			frTop3 = allocateFloatRegNotConflictingWith(topRegistersMask13);
		}
		if (frNext1 == NoReg) {
			frNext1 = allocateFloatRegNotConflictingWith(1U << frTop3);
		}
		rResult8 = allocateRegNotConflictingWith(0);
		assert(!(((frTop3 == NoReg)
 || ((frNext1 == NoReg)
 || (rResult8 == NoReg)))));
		second9 = frTop3;
		first9 = frNext1;
		value8 = rResult8;
		nativePopToReg(ssNativeTop(), second9);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first9);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second9, first9);

		/* True result */
		falseJump1 = gJumpFPLessOrEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction8 = genoperandoperand(MoveCqR, 1, value8);
		/* begin Jump: */
		contJump1 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction14 = genoperandoperand(MoveCqR, 0, value8);
		jmpTarget(contJump1, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value8);
		return 0;

	case 35:
		/* begin genLowcodeFloat32GreatEqual */
		topRegistersMask14 = 0;
		frTop4 = (frNext2 = NoReg);
		rResult9 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop4 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg14 = (frNext2 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask14 = 1U << reg14;
		}
		if (frTop4 == NoReg) {
			frTop4 = allocateFloatRegNotConflictingWith(topRegistersMask14);
		}
		if (frNext2 == NoReg) {
			frNext2 = allocateFloatRegNotConflictingWith(1U << frTop4);
		}
		rResult9 = allocateRegNotConflictingWith(0);
		assert(!(((frTop4 == NoReg)
 || ((frNext2 == NoReg)
 || (rResult9 == NoReg)))));
		second10 = frTop4;
		first10 = frNext2;
		value9 = rResult9;
		nativePopToReg(ssNativeTop(), second10);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first10);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second10, first10);

		/* True result */
		falseJump2 = gJumpFPLess(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction9 = genoperandoperand(MoveCqR, 1, value9);
		/* begin Jump: */
		contJump2 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction15 = genoperandoperand(MoveCqR, 0, value9);
		jmpTarget(contJump2, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value9);
		return 0;

	case 36:
		/* begin genLowcodeFloat32Less */
		topRegistersMask15 = 0;
		frTop5 = (frNext3 = NoReg);
		rResult10 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop5 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg15 = (frNext3 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask15 = 1U << reg15;
		}
		if (frTop5 == NoReg) {
			frTop5 = allocateFloatRegNotConflictingWith(topRegistersMask15);
		}
		if (frNext3 == NoReg) {
			frNext3 = allocateFloatRegNotConflictingWith(1U << frTop5);
		}
		rResult10 = allocateRegNotConflictingWith(0);
		assert(!(((frTop5 == NoReg)
 || ((frNext3 == NoReg)
 || (rResult10 == NoReg)))));
		second11 = frTop5;
		first11 = frNext3;
		value10 = rResult10;
		nativePopToReg(ssNativeTop(), second11);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first11);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second11, first11);

		/* True result */
		falseJump3 = gJumpFPGreaterOrEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction10 = genoperandoperand(MoveCqR, 1, value10);
		/* begin Jump: */
		contJump3 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction16 = genoperandoperand(MoveCqR, 0, value10);
		jmpTarget(contJump3, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value10);
		return 0;

	case 37:
		/* begin genLowcodeFloat32LessEqual */
		topRegistersMask16 = 0;
		frTop6 = (frNext4 = NoReg);
		rResult12 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop6 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg16 = (frNext4 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask16 = 1U << reg16;
		}
		if (frTop6 == NoReg) {
			frTop6 = allocateFloatRegNotConflictingWith(topRegistersMask16);
		}
		if (frNext4 == NoReg) {
			frNext4 = allocateFloatRegNotConflictingWith(1U << frTop6);
		}
		rResult12 = allocateRegNotConflictingWith(0);
		assert(!(((frTop6 == NoReg)
 || ((frNext4 == NoReg)
 || (rResult12 == NoReg)))));
		second12 = frTop6;
		first12 = frNext4;
		value11 = rResult12;
		nativePopToReg(ssNativeTop(), second12);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first12);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second12, first12);

		/* True result */
		falseJump4 = gJumpFPGreater(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction17 = genoperandoperand(MoveCqR, 1, value11);
		/* begin Jump: */
		contJump4 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump4, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction18 = genoperandoperand(MoveCqR, 0, value11);
		jmpTarget(contJump4, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value11);
		return 0;

	case 38:
		/* begin genLowcodeFloat32Mul */
		topRegistersMask17 = 0;
		rTop22 = (rNext17 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop22 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg17 = (rNext17 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask17 = 1U << reg17;
		}
		if (rTop22 == NoReg) {
			rTop22 = allocateFloatRegNotConflictingWith(topRegistersMask17);
		}
		if (rNext17 == NoReg) {
			rNext17 = allocateFloatRegNotConflictingWith(1U << rTop22);
		}
		assert(!(((rTop22 == NoReg)
 || (rNext17 == NoReg))));
		second13 = rTop22;
		first13 = rNext17;
		nativePopToReg(ssNativeTop(), second13);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first13);
		ssNativePop(1);
		/* begin MulRs:Rs: */
		genoperandoperand(MulRsRs, second13, first13);
		ssPushNativeRegisterSingleFloat(first13);
		return 0;

	case 39:
		/* begin genLowcodeFloat32Neg */
		frTop7 = NoReg;

		/* Float argument */
		frResult2 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop7 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop7 == NoReg) {
			frTop7 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult2 = allocateFloatRegNotConflictingWith(1U << frTop7);
		assert(!(((frTop7 == NoReg)
 || (frResult2 == NoReg))));
		value12 = frTop7;
		result3 = frResult2;
		nativePopToReg(ssNativeTop(), value12);
		ssNativePop(1);
		/* begin XorRs:Rs: */
		genoperandoperand(XorRsRs, result3, result3);
		/* begin SubRs:Rs: */
		genoperandoperand(SubRsRs, value12, result3);
		ssPushNativeRegisterSingleFloat(result3);
		return 0;

	case 40:
		/* begin genLowcodeFloat32NotEqual */
		topRegistersMask18 = 0;
		frTop8 = (frNext5 = NoReg);
		rResult13 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop8 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg18 = (frNext5 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask18 = 1U << reg18;
		}
		if (frTop8 == NoReg) {
			frTop8 = allocateFloatRegNotConflictingWith(topRegistersMask18);
		}
		if (frNext5 == NoReg) {
			frNext5 = allocateFloatRegNotConflictingWith(1U << frTop8);
		}
		rResult13 = allocateRegNotConflictingWith(0);
		assert(!(((frTop8 == NoReg)
 || ((frNext5 == NoReg)
 || (rResult13 == NoReg)))));
		second14 = frTop8;
		first14 = frNext5;
		value13 = rResult13;
		nativePopToReg(ssNativeTop(), second14);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first14);
		ssNativePop(1);
		/* begin CmpRs:Rs: */
		genoperandoperand(CmpRsRs, second14, first14);

		/* True result */
		falseJump5 = gJumpFPEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction19 = genoperandoperand(MoveCqR, 1, value13);
		/* begin Jump: */
		contJump5 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump5, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction110 = genoperandoperand(MoveCqR, 0, value13);
		jmpTarget(contJump5, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value13);
		return 0;

	case 41:
		/* begin genLowcodeFloat32Sqrt */
		topRegistersMask19 = 0;
		frTop9 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop9 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop9 == NoReg) {
			frTop9 = allocateFloatRegNotConflictingWith(topRegistersMask19);
		}
		assert(!((frTop9 == NoReg)));
		value14 = frTop9;
		nativePopToReg(ssNativeTop(), value14);
		ssNativePop(1);
		/* begin SqrtRs: */
		genoperand(SqrtRs, value14);
		ssPushNativeRegisterSingleFloat(value14);
		return 0;

	case 42:
		/* begin genLowcodeFloat32Sub */
		topRegistersMask20 = 0;
		rTop23 = (rNext18 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop23 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg19 = (rNext18 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask20 = 1U << reg19;
		}
		if (rTop23 == NoReg) {
			rTop23 = allocateFloatRegNotConflictingWith(topRegistersMask20);
		}
		if (rNext18 == NoReg) {
			rNext18 = allocateFloatRegNotConflictingWith(1U << rTop23);
		}
		assert(!(((rTop23 == NoReg)
 || (rNext18 == NoReg))));
		second15 = rTop23;
		first15 = rNext18;
		nativePopToReg(ssNativeTop(), second15);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first15);
		ssNativePop(1);
		/* begin SubRs:Rs: */
		genoperandoperand(SubRsRs, second15, first15);
		ssPushNativeRegisterSingleFloat(first15);
		return 0;

	case 43:
		/* begin genLowcodeFloat32ToFloat64 */
		topRegistersMask21 = 0;
		frTop10 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop10 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop10 == NoReg) {
			frTop10 = allocateFloatRegNotConflictingWith(topRegistersMask21);
		}
		assert(!((frTop10 == NoReg)));
		singleFloatValue = frTop10;
		nativePopToReg(ssNativeTop(), singleFloatValue);
		ssNativePop(1);
		/* begin ConvertRs:Rd: */
		genoperandoperand(ConvertRsRd, singleFloatValue, singleFloatValue);
		ssPushNativeRegisterDoubleFloat(singleFloatValue);
		return 0;

	case 44:
		/* begin genLowcodeFloat32ToInt32 */
		frTop11 = NoReg;

		/* Float argument */
		rResult14 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop11 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop11 == NoReg) {
			frTop11 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult14 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop11 == NoReg)
 || (rResult14 == NoReg))));
		value15 = frTop11;
		result4 = rResult14;
		nativePopToReg(ssNativeTop(), value15);
		ssNativePop(1);
		/* begin ConvertRs:R: */
		genoperandoperand(ConvertRsR, value15, result4);
		ssPushNativeRegister(result4);
		return 0;

	case 45:
		/* begin genLowcodeFloat32ToInt64 */
		frTop12 = NoReg;

		/* Float argument */
		rResult15 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop12 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop12 == NoReg) {
			frTop12 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult15 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop12 == NoReg)
 || (rResult15 == NoReg))));
		value16 = frTop12;
		result5 = rResult15;
		nativePopToReg(ssNativeTop(), value16);
		ssNativePop(1);
		abort();
		return 0;

	case 46:
		/* begin genLowcodeFloat32ToUInt32 */
		frTop13 = NoReg;

		/* Float argument */
		rResult16 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop13 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop13 == NoReg) {
			frTop13 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult16 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop13 == NoReg)
 || (rResult16 == NoReg))));
		value17 = frTop13;
		result6 = rResult16;
		nativePopToReg(ssNativeTop(), value17);
		ssNativePop(1);
		/* begin ConvertRs:R: */
		genoperandoperand(ConvertRsR, value17, result6);
		ssPushNativeRegister(result6);
		return 0;

	case 47:
		/* begin genLowcodeFloat32ToUInt64 */
		frTop14 = NoReg;

		/* Float argument */
		rResult17 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop14 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop14 == NoReg) {
			frTop14 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		rResult17 = allocateRegNotConflictingWith(0 /* emptyRegisterMask */);
		assert(!(((frTop14 == NoReg)
 || (rResult17 == NoReg))));
		value18 = frTop14;
		result7 = rResult17;
		nativePopToReg(ssNativeTop(), value18);
		ssNativePop(1);
		abort();
		return 0;

	case 48:
		/* begin genLowcodeFloat64Add */
		topRegistersMask22 = 0;
		rTop24 = (rNext19 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop24 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg20 = (rNext19 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask22 = 1U << reg20;
		}
		if (rTop24 == NoReg) {
			rTop24 = allocateFloatRegNotConflictingWith(topRegistersMask22);
		}
		if (rNext19 == NoReg) {
			rNext19 = allocateFloatRegNotConflictingWith(1U << rTop24);
		}
		assert(!(((rTop24 == NoReg)
 || (rNext19 == NoReg))));
		second16 = rTop24;
		first16 = rNext19;
		nativePopToReg(ssNativeTop(), second16);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first16);
		ssNativePop(1);
		/* begin AddRd:Rd: */
		genoperandoperand(AddRdRd, second16, first16);
		ssPushNativeRegisterDoubleFloat(first16);
		return 0;

	case 49:
		/* begin genLowcodeFloat64Div */
		topRegistersMask23 = 0;
		rTop25 = (rNext20 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop25 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg21 = (rNext20 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask23 = 1U << reg21;
		}
		if (rTop25 == NoReg) {
			rTop25 = allocateFloatRegNotConflictingWith(topRegistersMask23);
		}
		if (rNext20 == NoReg) {
			rNext20 = allocateFloatRegNotConflictingWith(1U << rTop25);
		}
		assert(!(((rTop25 == NoReg)
 || (rNext20 == NoReg))));
		second17 = rTop25;
		first17 = rNext20;
		nativePopToReg(ssNativeTop(), second17);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first17);
		ssNativePop(1);
		/* begin DivRd:Rd: */
		genoperandoperand(DivRdRd, second17, first17);
		ssPushNativeRegisterDoubleFloat(first17);
		return 0;

	case 50:
		/* begin genLowcodeFloat64Equal */
		topRegistersMask24 = 0;
		frTop15 = (frNext6 = NoReg);
		rResult18 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop15 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg22 = (frNext6 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask24 = 1U << reg22;
		}
		if (frTop15 == NoReg) {
			frTop15 = allocateFloatRegNotConflictingWith(topRegistersMask24);
		}
		if (frNext6 == NoReg) {
			frNext6 = allocateFloatRegNotConflictingWith(1U << frTop15);
		}
		rResult18 = allocateRegNotConflictingWith(0);
		assert(!(((frTop15 == NoReg)
 || ((frNext6 == NoReg)
 || (rResult18 == NoReg)))));
		second18 = frTop15;
		first18 = frNext6;
		value19 = rResult18;
		nativePopToReg(ssNativeTop(), second18);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first18);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second18, first18);

		/* True result */
		falseJump6 = gJumpFPNotEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction20 = genoperandoperand(MoveCqR, 1, value19);
		/* begin Jump: */
		contJump6 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump6, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction111 = genoperandoperand(MoveCqR, 0, value19);
		jmpTarget(contJump6, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value19);
		return 0;

	case 51:
		/* begin genLowcodeFloat64Great */
		topRegistersMask25 = 0;
		frTop16 = (frNext7 = NoReg);
		rResult19 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop16 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg23 = (frNext7 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask25 = 1U << reg23;
		}
		if (frTop16 == NoReg) {
			frTop16 = allocateFloatRegNotConflictingWith(topRegistersMask25);
		}
		if (frNext7 == NoReg) {
			frNext7 = allocateFloatRegNotConflictingWith(1U << frTop16);
		}
		rResult19 = allocateRegNotConflictingWith(0);
		assert(!(((frTop16 == NoReg)
 || ((frNext7 == NoReg)
 || (rResult19 == NoReg)))));
		second19 = frTop16;
		first19 = frNext7;
		value20 = rResult19;
		nativePopToReg(ssNativeTop(), second19);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first19);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second19, first19);

		/* True result */
		falseJump7 = gJumpFPLessOrEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction21 = genoperandoperand(MoveCqR, 1, value20);
		/* begin Jump: */
		contJump7 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump7, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction112 = genoperandoperand(MoveCqR, 0, value20);
		jmpTarget(contJump7, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value20);
		return 0;

	case 52:
		/* begin genLowcodeFloat64GreatEqual */
		topRegistersMask26 = 0;
		frTop17 = (frNext8 = NoReg);
		rResult20 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop17 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg24 = (frNext8 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask26 = 1U << reg24;
		}
		if (frTop17 == NoReg) {
			frTop17 = allocateFloatRegNotConflictingWith(topRegistersMask26);
		}
		if (frNext8 == NoReg) {
			frNext8 = allocateFloatRegNotConflictingWith(1U << frTop17);
		}
		rResult20 = allocateRegNotConflictingWith(0);
		assert(!(((frTop17 == NoReg)
 || ((frNext8 == NoReg)
 || (rResult20 == NoReg)))));
		second20 = frTop17;
		first20 = frNext8;
		value21 = rResult20;
		nativePopToReg(ssNativeTop(), second20);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first20);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second20, first20);

		/* True result */
		falseJump8 = gJumpFPLess(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction22 = genoperandoperand(MoveCqR, 1, value21);
		/* begin Jump: */
		contJump8 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump8, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction113 = genoperandoperand(MoveCqR, 0, value21);
		jmpTarget(contJump8, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value21);
		return 0;

	case 53:
		/* begin genLowcodeFloat64Less */
		topRegistersMask27 = 0;
		frTop18 = (frNext9 = NoReg);
		rResult22 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop18 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg25 = (frNext9 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask27 = 1U << reg25;
		}
		if (frTop18 == NoReg) {
			frTop18 = allocateFloatRegNotConflictingWith(topRegistersMask27);
		}
		if (frNext9 == NoReg) {
			frNext9 = allocateFloatRegNotConflictingWith(1U << frTop18);
		}
		rResult22 = allocateRegNotConflictingWith(0);
		assert(!(((frTop18 == NoReg)
 || ((frNext9 == NoReg)
 || (rResult22 == NoReg)))));
		second21 = frTop18;
		first21 = frNext9;
		value22 = rResult22;
		nativePopToReg(ssNativeTop(), second21);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first21);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second21, first21);

		/* True result */
		falseJump9 = gJumpFPGreaterOrEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction23 = genoperandoperand(MoveCqR, 1, value22);
		/* begin Jump: */
		contJump9 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump9, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction114 = genoperandoperand(MoveCqR, 0, value22);
		jmpTarget(contJump9, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value22);
		return 0;

	case 54:
		/* begin genLowcodeFloat64LessEqual */
		topRegistersMask28 = 0;
		frTop19 = (frNext10 = NoReg);
		rResult23 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop19 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg26 = (frNext10 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask28 = 1U << reg26;
		}
		if (frTop19 == NoReg) {
			frTop19 = allocateFloatRegNotConflictingWith(topRegistersMask28);
		}
		if (frNext10 == NoReg) {
			frNext10 = allocateFloatRegNotConflictingWith(1U << frTop19);
		}
		rResult23 = allocateRegNotConflictingWith(0);
		assert(!(((frTop19 == NoReg)
 || ((frNext10 == NoReg)
 || (rResult23 == NoReg)))));
		second22 = frTop19;
		first22 = frNext10;
		value23 = rResult23;
		nativePopToReg(ssNativeTop(), second22);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first22);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second22, first22);

		/* True result */
		falseJump10 = gJumpFPGreater(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction24 = genoperandoperand(MoveCqR, 1, value23);
		/* begin Jump: */
		contJump10 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump10, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction115 = genoperandoperand(MoveCqR, 0, value23);
		jmpTarget(contJump10, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value23);
		return 0;

	case 55:
		/* begin genLowcodeFloat64Mul */
		topRegistersMask29 = 0;
		rTop26 = (rNext21 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop26 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg27 = (rNext21 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask29 = 1U << reg27;
		}
		if (rTop26 == NoReg) {
			rTop26 = allocateFloatRegNotConflictingWith(topRegistersMask29);
		}
		if (rNext21 == NoReg) {
			rNext21 = allocateFloatRegNotConflictingWith(1U << rTop26);
		}
		assert(!(((rTop26 == NoReg)
 || (rNext21 == NoReg))));
		second23 = rTop26;
		first23 = rNext21;
		nativePopToReg(ssNativeTop(), second23);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first23);
		ssNativePop(1);
		/* begin MulRd:Rd: */
		genoperandoperand(MulRdRd, second23, first23);
		ssPushNativeRegisterDoubleFloat(first23);
		return 0;

	case 56:
		/* begin genLowcodeFloat64Neg */
		frTop20 = NoReg;

		/* Float argument */
		frResult3 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop20 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop20 == NoReg) {
			frTop20 = allocateFloatRegNotConflictingWith(0 /* emptyRegisterMask */);
		}
		frResult3 = allocateFloatRegNotConflictingWith(1U << frTop20);
		assert(!(((frTop20 == NoReg)
 || (frResult3 == NoReg))));
		value24 = frTop20;
		result8 = frResult3;
		nativePopToReg(ssNativeTop(), value24);
		ssNativePop(1);
		/* begin XorRd:Rd: */
		genoperandoperand(XorRdRd, result8, result8);
		/* begin SubRd:Rd: */
		genoperandoperand(SubRdRd, value24, result8);
		ssPushNativeRegisterDoubleFloat(result8);
		return 0;

	case 57:
		/* begin genLowcodeFloat64NotEqual */
		topRegistersMask30 = 0;
		frTop21 = (frNext11 = NoReg);
		rResult24 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop21 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg28 = (frNext11 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask30 = 1U << reg28;
		}
		if (frTop21 == NoReg) {
			frTop21 = allocateFloatRegNotConflictingWith(topRegistersMask30);
		}
		if (frNext11 == NoReg) {
			frNext11 = allocateFloatRegNotConflictingWith(1U << frTop21);
		}
		rResult24 = allocateRegNotConflictingWith(0);
		assert(!(((frTop21 == NoReg)
 || ((frNext11 == NoReg)
 || (rResult24 == NoReg)))));
		second24 = frTop21;
		first24 = frNext11;
		value25 = rResult24;
		nativePopToReg(ssNativeTop(), second24);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first24);
		ssNativePop(1);
		/* begin CmpRd:Rd: */
		genoperandoperand(CmpRdRd, second24, first24);

		/* True result */
		falseJump11 = gJumpFPEqual(0);
		/* begin checkQuickConstant:forInstruction: */
		anInstruction25 = genoperandoperand(MoveCqR, 1, value25);
		/* begin Jump: */
		contJump11 = genoperand(Jump, ((sqInt)0));
		jmpTarget(falseJump11, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		/* begin checkQuickConstant:forInstruction: */
		anInstruction116 = genoperandoperand(MoveCqR, 0, value25);
		jmpTarget(contJump11, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
		ssPushNativeRegister(value25);
		return 0;

	case 58:
		/* begin genLowcodeFloat64Sqrt */
		topRegistersMask31 = 0;
		frTop22 = NoReg;
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			frTop22 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if (frTop22 == NoReg) {
			frTop22 = allocateFloatRegNotConflictingWith(topRegistersMask31);
		}
		assert(!((frTop22 == NoReg)));
		value26 = frTop22;
		nativePopToReg(ssNativeTop(), value26);
		ssNativePop(1);
		/* begin SqrtRd: */
		genoperand(SqrtRd, value26);
		ssPushNativeRegisterDoubleFloat(value26);
		return 0;

	case 59:
		/* begin genLowcodeFloat64Sub */
		topRegistersMask32 = 0;
		rTop27 = (rNext22 = NoReg);
		if ((nativeFloatRegisterOrNone(ssNativeTop())) != NoReg) {
			rTop27 = nativeFloatRegisterOrNone(ssNativeTop());
		}
		if ((nativeFloatRegisterOrNone(ssNativeValue(1))) != NoReg) {
			/* begin registerMaskFor: */
			reg29 = (rNext22 = nativeFloatRegisterOrNone(ssNativeValue(1)));
			topRegistersMask32 = 1U << reg29;
		}
		if (rTop27 == NoReg) {
			rTop27 = allocateFloatRegNotConflictingWith(topRegistersMask32);
		}
		if (rNext22 == NoReg) {
			rNext22 = allocateFloatRegNotConflictingWith(1U << rTop27);
		}
		assert(!(((rTop27 == NoReg)
 || (rNext22 == NoReg))));
		second25 = rTop27;
		first25 = rNext22;
		nativePopToReg(ssNativeTop(), second25);
		ssNativePop(1);
		nativePopToReg(ssNativeTop(), first25);
		ssNativePop(1);
		/* begin SubRd:Rd: */
		genoperandoperand(SubRdRd, second25, first25);
		ssPushNativeRegisterDoubleFloat(first25);
		return 0;

	default:
		return genLowcodeUnaryInlinePrimitive2(prim);

	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#genMarshalledSend:numArgs:sendTable: */
static sqInt NoDbgRegParms
genMarshalledSendnumArgssendTable(sqInt selectorIndex, sqInt numArgs, sqInt *sendTable)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt annotation;

	assert(needsFrame);
	/* begin annotationForSendTable: */
	if (sendTable == ordinarySendTrampolines) {
		annotation = IsSendCall;
		goto l2;
	}
	if (sendTable == directedSuperSendTrampolines) {
		annotation = IsDirectedSuperSend;
		goto l2;
	}
	if (sendTable == directedSuperBindingSendTrampolines) {
		annotation = IsDirectedSuperBindingSend;
		goto l2;
	}
	assert(sendTable == superSendTrampolines);
	annotation = IsSuperSend;
	l2:	/* end annotationForSendTable: */;
	if ((annotation == IsSuperSend)
	 || (((annotation >= IsDirectedSuperSend) && (annotation <= IsDirectedSuperBindingSend)))) {
		genEnsureOopInRegNotForwardedscratchReg(ReceiverResultReg, TempReg);
	}
	if (numArgs >= (NumSendTrampolines - 1)) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, numArgs, SendNumArgsReg);
	}
	if (((annotation >= IsDirectedSuperSend) && (annotation <= IsDirectedSuperBindingSend))) {
		/* begin genMoveConstant:R: */
		if (shouldAnnotateObjectReference(tempOop)) {
			annotateobjRef(checkLiteralforInstruction(tempOop, genoperandoperand(MoveCwR, tempOop, TempReg)), tempOop);
		}
		else {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction1 = genoperandoperand(MoveCqR, tempOop, TempReg);
		}
	}
	genLoadInlineCacheWithSelector(selectorIndex);
	((genoperand(Call, sendTable[((numArgs < (NumSendTrampolines - 1)) ? numArgs : (NumSendTrampolines - 1))]))->annotation = annotation);
	/* begin voidReceiverOptStatus */
	((simSelf())->liveRegister = NoReg);
	return ssPushRegister(ReceiverResultReg);
}


/*	Generate the abort for a method. This abort performs either a call of
	ceSICMiss: to handle a single-in-line cache miss or a call of
	ceStackOverflow: to handle a
	stack overflow. It distinguishes the two by testing ResultReceiverReg. If
	the register is zero then this is a stack-overflow because a) the receiver
	has already
	been pushed and so can be set to zero before calling the abort, and b) the
	receiver must always contain an object (and hence be non-zero) on SIC
	miss.  */

	/* StackToRegisterMappingCogit>>#genMethodAbortTrampolineFor: */
static sqInt NoDbgRegParms
genMethodAbortTrampolineFor(sqInt numArgs)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jumpSICMiss;

	zeroOpcodeIndex();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, 0, ReceiverResultReg);
	/* begin JumpNonZero: */
	jumpSICMiss = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	/* begin MoveR:Mw:r: */
	anInstruction = genoperandoperandoperand(MoveRMwr, LinkReg, 0, SPReg);
	compileTrampolineFornumArgsargargargargregsToSavepushLinkRegresultReg(ceStackOverflow, 1, SendNumArgsReg, null, null, null, 0 /* emptyRegisterMask */, 0, NoReg);
	jmpTarget(jumpSICMiss, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genPushRegisterArgsForAbortMissNumArgs(backEnd, numArgs);
	return genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceSICMiss, trampolineNamenumRegArgs("ceMethodAbort", numArgs), 1, ReceiverResultReg, null, null, null, 0 /* emptyRegisterMask */, 0, NoReg, 1);
}


/*	Generate the abort for a PIC. This abort performs either a call of
	ceInterpretMethodFromPIC:receiver: to handle invoking an uncogged
	target or a call of ceMNUFromPICMNUMethod:receiver: to handle an
	MNU dispatch in a closed PIC. It distinguishes the two by testing
	ClassReg. If the register is zero then this is an MNU. */

	/* StackToRegisterMappingCogit>>#genPICAbortTrampolineFor: */
static sqInt NoDbgRegParms
genPICAbortTrampolineFor(sqInt numArgs)
{
	zeroOpcodeIndex();
	genPushRegisterArgsForAbortMissNumArgs(backEnd, numArgs);
	return genInnerPICAbortTrampoline(trampolineNamenumRegArgs("cePICAbort", numArgs));
}

	/* StackToRegisterMappingCogit>>#genPICMissTrampolineFor: */
static sqInt NoDbgRegParms
genPICMissTrampolineFor(sqInt numArgs)
{
    sqInt startAddress;

	startAddress = methodZoneBase;
	zeroOpcodeIndex();
	genPushRegisterArgsForNumArgsscratchReg(backEnd, numArgs, SendNumArgsReg);
	genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(ceCPICMissreceiver, trampolineNamenumRegArgs("cePICMiss", numArgs), 2, ClassReg, ReceiverResultReg, null, null, 0 /* emptyRegisterMask */, 1, NoReg, 1);
	return startAddress;
}

	/* StackToRegisterMappingCogit>>#genPopStackBytecode */
static sqInt
genPopStackBytecode(void)
{
    AbstractInstruction *anInstruction;
    sqInt literal;

	if (((ssTop())->spilled)) {
		/* begin checkQuickConstant:forInstruction: */
		literal = BytesPerWord;
		anInstruction = genoperandoperand(AddCqR, BytesPerWord, SPReg);
	}
	ssPop(1);
	return 0;
}


/*	Check the argument count. Fail if wrong.
	Get the method from the outerContext and see if it is cogged. If so, jump
	to the
	block entry or the no-context-switch entry, as appropriate, and we're
	done. If not,
	invoke the interpreter primitive. */
/*	Check the argument count. Fail if wrong.
	Get the method from the outerContext and see if it is cogged. If so, jump
	to the
	block entry or the no-context-switch entry, as appropriate, and we're
	done. If not,
	invoke the interpreter primitive.
	Override to push the register args first. */

	/* StackToRegisterMappingCogit>>#genPrimitiveClosureValue */
static sqInt
genPrimitiveClosureValue(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *jumpBCMethod;
    AbstractInstruction *jumpFail1;
    AbstractInstruction *jumpFail2;
    AbstractInstruction *jumpFail3;
    AbstractInstruction *jumpFail4;
    AbstractInstruction *jumpFailNArgs;
    sqInt literal;
    sqInt offset;
    void (*primitiveRoutine)();
    sqInt quickConstant;
    sqInt result;

	genPushRegisterArgs();
	genLoadSlotsourceRegdestReg(ClosureNumArgsIndex, ReceiverResultReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = (((usqInt)methodOrBlockNumArgs << 1) | 1);
	anInstruction1 = genoperandoperand(CmpCqR, (((usqInt)methodOrBlockNumArgs << 1) | 1), TempReg);
	/* begin JumpNonZero: */
	jumpFailNArgs = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(ClosureOuterContextIndex, ReceiverResultReg, ClassReg);
	jumpFail1 = genJumpImmediate(ClassReg);
	genGetCompactClassIndexNonImmOfinto(ClassReg, TempReg);
	genCmpClassMethodContextCompactIndexR(TempReg);
	/* begin JumpNonZero: */
	jumpFail2 = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(MethodIndex, ClassReg, SendNumArgsReg);
	jumpFail3 = genJumpImmediate(SendNumArgsReg);
	genGetFormatOfinto(SendNumArgsReg, TempReg);
	/* begin CmpCq:R: */
	quickConstant = firstCompiledMethodFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(CmpCqR, quickConstant, TempReg);
	/* begin JumpLess: */
	jumpFail4 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	genLoadSlotsourceRegdestReg(HeaderIndex, SendNumArgsReg, ClassReg);
	jumpBCMethod = genJumpImmediate(ClassReg);
	/* begin MoveM16:r:R: */
	offset = offsetof(CogMethod, blockEntryOffset);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction3 = genoperandoperandoperand(MoveM16rR, offset, ClassReg, TempReg);
	/* begin AddR:R: */
	genoperandoperand(AddRR, ClassReg, TempReg);
	primitiveRoutine = functionPointerForCompiledMethodprimitiveIndex(methodObj, primitiveIndex);
	if (primitiveRoutine == primitiveClosureValueNoContextSwitch) {
		if (blockNoContextSwitchOffset == null) {
			return NotFullyInitialized;
		}
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(SubCqR, blockNoContextSwitchOffset, TempReg);
	}
	/* begin JumpR: */
	genoperand(JumpR, TempReg);
	jmpTarget(jumpBCMethod, jmpTarget(jumpFail1, jmpTarget(jumpFail2, jmpTarget(jumpFail3, jmpTarget(jumpFail4, genoperandoperand(Label, (labelCounter += 1), bytecodePC))))));
	if (((result = compileInterpreterPrimitiveflags(primitiveRoutine, primitivePropertyFlags(primitiveIndex)))) < 0) {
		return result;
	}
	jmpTarget(jumpFailNArgs, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	Check the argument count. Fail if wrong.
	Get the method from the outerContext and see if it is cogged. If so, jump
	to the
	block entry or the no-context-switch entry, as appropriate, and we're
	done. If not,
	invoke the interpreter primitive. */
/*	Override to push the register args first. */

	/* StackToRegisterMappingCogit>>#genPrimitiveFullClosureValue */
static sqInt
genPrimitiveFullClosureValue(void)
{
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *jumpBCMethod;
    AbstractInstruction *jumpFail4;
    AbstractInstruction *jumpFailImmediateMethod;
    AbstractInstruction *jumpFailNArgs;
    sqInt literal;
    void (*primitiveRoutine)();
    sqInt quickConstant;
    sqInt quickConstant1;
    sqInt result;

	genPushRegisterArgs();
	genLoadSlotsourceRegdestReg(ClosureNumArgsIndex, ReceiverResultReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	literal = (((usqInt)methodOrBlockNumArgs << 1) | 1);
	anInstruction = genoperandoperand(CmpCqR, (((usqInt)methodOrBlockNumArgs << 1) | 1), TempReg);
	/* begin JumpNonZero: */
	jumpFailNArgs = genConditionalBranchoperand(JumpNonZero, ((sqInt)0));
	genLoadSlotsourceRegdestReg(FullClosureCompiledBlockIndex, ReceiverResultReg, SendNumArgsReg);
	jumpFailImmediateMethod = genJumpImmediate(SendNumArgsReg);
	genGetFormatOfinto(SendNumArgsReg, TempReg);
	/* begin CmpCq:R: */
	quickConstant = firstCompiledMethodFormat();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(CmpCqR, quickConstant, TempReg);
	/* begin JumpLess: */
	jumpFail4 = genConditionalBranchoperand(JumpLess, ((sqInt)0));
	genLoadSlotsourceRegdestReg(HeaderIndex, SendNumArgsReg, ClassReg);
	jumpBCMethod = genJumpImmediate(ClassReg);
	primitiveRoutine = functionPointerForCompiledMethodprimitiveIndex(methodObj, primitiveIndex);
	/* begin AddCq:R: */
	quickConstant1 = (primitiveRoutine == primitiveFullClosureValueNoContextSwitch
		? fullBlockNoContextSwitchEntryOffset()
		: fullBlockEntryOffset());
	/* begin checkQuickConstant:forInstruction: */
	anInstruction2 = genoperandoperand(AddCqR, quickConstant1, ClassReg);
	/* begin JumpR: */
	genoperand(JumpR, ClassReg);
	jmpTarget(jumpBCMethod, jmpTarget(jumpFailImmediateMethod, jmpTarget(jumpFail4, genoperandoperand(Label, (labelCounter += 1), bytecodePC))));
	if (((result = compileInterpreterPrimitiveflags(primitiveRoutine, primitivePropertyFlags(primitiveIndex)))) < 0) {
		return result;
	}
	jmpTarget(jumpFailNArgs, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return CompletePrimitive;
}


/*	Generate an in-line perform primitive. The lookup code requires the
	selector to be in Arg0Reg.
	adjustArgumentsForPerform: adjusts the arguments once
	genLookupForPerformNumArgs: has generated the code for the lookup. */

	/* StackToRegisterMappingCogit>>#genPrimitivePerform */
static sqInt
genPrimitivePerform(void)
{
    AbstractInstruction *anInstruction;
    sqInt offset;

	if (methodOrBlockNumArgs > 2 /* numRegArgs */) {
		/* begin MoveMw:r:R: */
		offset = (methodOrBlockNumArgs - 1) * BytesPerWord;
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperandoperand(MoveMwrR, offset, SPReg, Arg0Reg);
	}
	return genLookupForPerformNumArgs(methodOrBlockNumArgs);
}

	/* StackToRegisterMappingCogit>>#genPushActiveContextBytecode */
static sqInt
genPushActiveContextBytecode(void)
{
	assert(needsFrame);
	voidReceiverResultRegContainsSelf();
	ssAllocateCallRegandand(ReceiverResultReg, SendNumArgsReg, ClassReg);
	genGetActiveContextNumArgslargeinBlock(methodOrBlockNumArgs, methodNeedsLargeContext(methodObj), inBlock);
	return ssPushRegister(ReceiverResultReg);
}


/*	Block compilation. At this point in the method create the block. Note its
	start and defer generating code for it until after the method and any
	other preceding
	blocks. The block's actual code will be compiled later. */
/*	143 10001111 llllkkkk jjjjjjjj iiiiiiii	Push Closure Num Copied llll Num
	Args kkkk BlockSize jjjjjjjjiiiiiiii */

	/* StackToRegisterMappingCogit>>#genPushClosureCopyCopiedValuesBytecode */
static sqInt
genPushClosureCopyCopiedValuesBytecode(void)
{
    sqInt i;
    sqInt numArgs;
    sqInt numCopied;
    sqInt reg;
    sqInt startpc;

	assert(needsFrame);
	startpc = bytecodePC + (((generatorAt(byte0))->numBytes));
	addBlockStartAtnumArgsnumCopiedspan(startpc, (numArgs = byte1 & 15), (numCopied = ((usqInt) byte1) >> 4), (((sqInt)((usqInt)(byte2) << 8))) + byte3);
	/* begin genInlineClosure:numArgs:numCopied: */
	assert(getActiveContextAllocatesInMachineCode());
	voidReceiverResultRegContainsSelf();
	ssAllocateCallRegandand(ReceiverResultReg, SendNumArgsReg, ClassReg);
	genNoPopCreateClosureAtnumArgsnumCopiedcontextNumArgslargeinBlock(startpc + 1, numArgs, numCopied, methodOrBlockNumArgs, methodNeedsLargeContext(methodObj), inBlock);
	for (i = 1; i <= numCopied; i += 1) {
		reg = ssStorePoptoPreferredReg(1, TempReg);
		genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, (ClosureFirstCopiedValueIndex + numCopied) - i, ReceiverResultReg);
	}
	ssPushRegister(ReceiverResultReg);
	return 0;
}


/*	<SmallInteger> */
/*	Override to avoid the BytecodeSetHasDirectedSuperSend check, which is
	unnecessary here given the simulation stack. */

	/* StackToRegisterMappingCogit>>#genPushLiteralIndex: */
static sqInt NoDbgRegParms
genPushLiteralIndex(sqInt literalIndex)
{
    sqInt literal;

	literal = getLiteral(literalIndex);
	return genPushLiteral(literal);
}

	/* StackToRegisterMappingCogit>>#genPushLiteralVariable: */
static sqInt NoDbgRegParms
genPushLiteralVariable(sqInt literalIndex)
{
    AbstractInstruction *anInstruction;
    sqInt association;
    sqInt bcpc;
    BytecodeDescriptor *descriptor1;
    sqInt eA;
    sqInt eB;
    sqInt freeReg;
    sqInt savedB0;
    sqInt savedB1;
    sqInt savedB2;
    sqInt savedB3;
    sqInt savedEA;
    sqInt savedEB;
    sqInt savedNEB;


	/* If followed by a directed super send bytecode, avoid generating any code yet.
	   The association will be passed to the directed send trampoline in a register
	   and fully dereferenced only when first linked.  It will be ignored in later sends. */
	association = getLiteral(literalIndex);
	assert(!(directedSendUsesBinding));
	/* begin nextDescriptorExtensionsAndNextPCInto: */
	descriptor1 = generatorAt(byte0);
	savedB0 = byte0;
	savedB1 = byte1;
	savedB2 = byte2;
	savedB3 = byte3;
	savedEA = extA;
	savedEB = extB;
	savedNEB = numExtB;
	bcpc = bytecodePC + ((descriptor1->numBytes));
	do {
		if (bcpc > endPC) {
			goto l1;
		}
		byte0 = (fetchByteofObject(bcpc, methodObj)) + bytecodeSetOffset;
		descriptor1 = generatorAt(byte0);
		loadSubsequentBytesForDescriptorat(descriptor1, bcpc);
		if (!((descriptor1->isExtension))) {
			eA = extA;
			eB = extB;
			extA = savedEA;
			extB = savedEB;
			numExtB = savedNEB;
			byte0 = savedB0;
			byte1 = savedB1;
			byte2 = savedB2;
			byte3 = savedB3;
			if ((descriptor1 != null)
			 && ((((descriptor1->generator)) == genExtSendSuperBytecode)
			 && (eB >= 64))) {
				ssPushConstant(association);
				directedSendUsesBinding = 1;
				return 0;
			}
			goto l1;
		}
		((descriptor1->generator))();
		bcpc += (descriptor1->numBytes);
	} while(1);
	l1:	/* end nextDescriptorExtensionsAndNextPCInto: */;

	/* N.B. Do _not_ use ReceiverResultReg to avoid overwriting receiver in assignment in frameless methods. */
	/* So far descriptors are not rich enough to describe the entire dereference so generate the register
	   load but don't push the result.  There is an order-of-evaluation issue if we defer the dereference. */
	freeReg = allocateRegNotConflictingWith(0);
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(association)) {
		annotateobjRef(checkLiteralforInstruction(association, genoperandoperand(MoveCwR, association, TempReg)), association);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, association, TempReg);
	}
	genEnsureObjInRegNotForwardedscratchReg(TempReg, freeReg);
	genLoadSlotsourceRegdestReg(ValueIndex, TempReg, freeReg);
	ssPushRegister(freeReg);
	return 0;
}

	/* StackToRegisterMappingCogit>>#genPushLiteral: */
static sqInt NoDbgRegParms
genPushLiteral(sqInt literal)
{
	return ssPushConstant(literal);
}

	/* StackToRegisterMappingCogit>>#genPushMaybeContextReceiverVariable: */
static sqInt NoDbgRegParms
genPushMaybeContextReceiverVariable(sqInt slotIndex)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *jmpDone;
    AbstractInstruction *jmpSingle;

	ssAllocateCallRegand(ReceiverResultReg, SendNumArgsReg);
	ensureReceiverResultRegContainsSelf();
	/* begin genPushMaybeContextSlotIndex: */
	assert(needsFrame);
	if (CallerSavedRegisterMask & (1U << ReceiverResultReg)) {

		/* We have no way of reloading ReceiverResultReg since we need the inst var value as the result. */
		voidReceiverResultRegContainsSelf();
	}
	if (slotIndex == InstructionPointerIndex) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, slotIndex, SendNumArgsReg);
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceFetchContextInstVarTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		return ssPushRegister(SendNumArgsReg);
	}
	genLoadSlotsourceRegdestReg(SenderIndex, ReceiverResultReg, TempReg);
	jmpSingle = genJumpNotSmallIntegerInScratchReg(TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(MoveCqR, slotIndex, SendNumArgsReg);
	/* begin CallRT: */
	abstractInstruction1 = genoperand(Call, ceFetchContextInstVarTrampoline);
	(abstractInstruction1->annotation = IsRelativeCall);
	/* begin Jump: */
	jmpDone = genoperand(Jump, ((sqInt)0));
	jmpTarget(jmpSingle, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	genLoadSlotsourceRegdestReg(slotIndex, ReceiverResultReg, SendNumArgsReg);
	jmpTarget(jmpDone, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return ssPushRegister(SendNumArgsReg);
}

	/* StackToRegisterMappingCogit>>#genPushNewArrayBytecode */
static sqInt
genPushNewArrayBytecode(void)
{
    sqInt i;
    sqInt i1;
    int popValues;
    sqInt size;

	assert(needsFrame);
	voidReceiverResultRegContainsSelf();
	if ((popValues = byte1 > 0x7F)) {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
	}
	else {
		ssAllocateCallRegand(SendNumArgsReg, ReceiverResultReg);
	}
	size = byte1 & 0x7F;
	if (!popValues) {
		if (tryCollapseTempVectorInitializationOfSize(size)) {
			return 0;
		}
	}
	genNewArrayOfSizeinitialized(size, !popValues);
	if (popValues) {
		for (i = (size - 1); i >= 0; i += -1) {
			/* begin PopR: */
			genoperand(PopR, TempReg);
			genStoreSourceRegslotIndexintoNewObjectInDestReg(TempReg, i, ReceiverResultReg);
		}
		ssPop(size);
	}
	return ssPushRegister(ReceiverResultReg);
}

	/* StackToRegisterMappingCogit>>#genPushReceiverBytecode */
static sqInt
genPushReceiverBytecode(void)
{
	if ((((simSelf())->liveRegister)) == ReceiverResultReg) {
		return ssPushRegister(ReceiverResultReg);
	}
	return ssPushDesc(ssSelfDescriptor());
}

	/* StackToRegisterMappingCogit>>#genPushReceiverVariable: */
static sqInt NoDbgRegParms
genPushReceiverVariable(sqInt index)
{
	ensureReceiverResultRegContainsSelf();
	return ssPushBaseoffset(ReceiverResultReg, slotOffsetOfInstVarIndex(index));
}


/*	Ensure that the register args are pushed before the retpc for methods with
	arity <= self numRegArgs.
 */
/*	This won't be as clumsy on a RISC. But putting the receiver and
	args above the return address means the CoInterpreter has a
	single machine-code frame format which saves us a lot of work. */

	/* StackToRegisterMappingCogit>>#genPushRegisterArgs */
static void
genPushRegisterArgs(void)
{
	if (!(regArgsHaveBeenPushed
		 || (methodOrBlockNumArgs > 2 /* numRegArgs */))) {
		genPushRegisterArgsForNumArgsscratchReg(backEnd, methodOrBlockNumArgs, SendNumArgsReg);
		regArgsHaveBeenPushed = 1;
	}
}

	/* StackToRegisterMappingCogit>>#genPushRemoteTempLongBytecode */
static sqInt
genPushRemoteTempLongBytecode(void)
{
    AbstractInstruction *anInstruction;
    sqInt offset;
    sqInt regMask;
    sqInt remoteTempReg;
    sqInt tempVectReg;

	tempVectReg = allocateRegNotConflictingWith(0);
	/* begin MoveMw:r:R: */
	offset = frameOffsetOfTemporary(byte2);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, tempVectReg);
	/* begin availableRegOrNoneNotConflictingWith: */
	regMask = 1U << tempVectReg;
	remoteTempReg = availableRegisterOrNoneFor(backEnd, (liveRegisters()) | regMask);
	if (remoteTempReg == NoReg) {
		remoteTempReg = tempVectReg;
	}
	genLoadSlotsourceRegdestReg(byte1, tempVectReg, remoteTempReg);
	return ssPushRegister(remoteTempReg);
}


/*	If a frameless method (not a block), only argument temps can be accessed.
	This is assured by the use of needsFrameIfMod16GENumArgs: in pushTemp. */

	/* StackToRegisterMappingCogit>>#genPushTemporaryVariable: */
static sqInt NoDbgRegParms
genPushTemporaryVariable(sqInt index)
{
	assert((inBlock > 0)
	 || (needsFrame
	 || (index < methodOrBlockNumArgs)));
	return ssPushDesc(simStack[index + 1]);
}


/*	In a frameless method ReceiverResultReg already contains self.
	In a frameful method, ReceiverResultReg /may/ contain self. */

	/* StackToRegisterMappingCogit>>#genReturnReceiver */
static sqInt
genReturnReceiver(void)
{
	if (needsFrame) {
		if (!((((simSelf())->liveRegister)) == ReceiverResultReg)) {
			/* begin putSelfInReceiverResultReg */
			storeToReg(simSelf(), ReceiverResultReg);
		}
	}
	return genUpArrowReturn();
}

	/* StackToRegisterMappingCogit>>#genReturnTopFromBlock */
static sqInt
genReturnTopFromBlock(void)
{
	assert(inBlock > 0);
	popToReg(ssTop(), ReceiverResultReg);
	ssPop(1);
	return genBlockReturn();
}

	/* StackToRegisterMappingCogit>>#genReturnTopFromMethod */
static sqInt
genReturnTopFromMethod(void)
{
	popToReg(ssTop(), ReceiverResultReg);
	ssPop(1);
	return genUpArrowReturn();
}

	/* StackToRegisterMappingCogit>>#genSendDirectedSuper:numArgs: */
static sqInt NoDbgRegParms
genSendDirectedSupernumArgs(sqInt selectorIndex, sqInt numArgs)
{
    sqInt result;

	assert((((ssTop())->type)) == SSConstant);
	tempOop = ((ssTop())->constant);
	ssPop(1);
	marshallSendArguments(numArgs);
	result = genMarshalledSendnumArgssendTable(selectorIndex, numArgs, (directedSendUsesBinding
		? directedSuperBindingSendTrampolines
		: directedSuperSendTrampolines));
	directedSendUsesBinding = 0;
	return result;
}

	/* StackToRegisterMappingCogit>>#genSendSuper:numArgs: */
static sqInt NoDbgRegParms
genSendSupernumArgs(sqInt selectorIndex, sqInt numArgs)
{
	marshallSendArguments(numArgs);
	return genMarshalledSendnumArgssendTable(selectorIndex, numArgs, superSendTrampolines);
}


/*	Generate a trampoline with four arguments.
	Hack: a negative value indicates an abstract register, a non-negative
	value indicates a constant. */

	/* StackToRegisterMappingCogit>>#genSendTrampolineFor:numArgs:called:arg:arg:arg:arg: */
static sqInt NoDbgRegParms
genSendTrampolineFornumArgscalledargargargarg(void *aRoutine, sqInt numArgs, char *aString, sqInt regOrConst0, sqInt regOrConst1, sqInt regOrConst2, sqInt regOrConst3)
{
    sqInt routine;
    sqInt startAddress;

	startAddress = methodZoneBase;
	zeroOpcodeIndex();
	genPushRegisterArgsForNumArgsscratchReg(backEnd, numArgs, SendNumArgsReg);
	/* begin selectorIndexDereferenceRoutine */
	routine = null;
	if (!(routine == null)) {
		/* begin Call: */
		genoperand(Call, routine);
	}
	genTrampolineForcallednumArgsargargargargregsToSavepushLinkRegresultRegappendOpcodes(aRoutine, aString, 4, regOrConst0, regOrConst1, regOrConst2, regOrConst3, 0 /* emptyRegisterMask */, 1, NoReg, 1);
	return startAddress;
}

	/* StackToRegisterMappingCogit>>#genSend:numArgs: */
static sqInt NoDbgRegParms
genSendnumArgs(sqInt selectorIndex, sqInt numArgs)
{
	marshallSendArguments(numArgs);
	return genMarshalledSendnumArgssendTable(selectorIndex, numArgs, ordinarySendTrampolines);
}

	/* StackToRegisterMappingCogit>>#genSpecialSelectorArithmetic */
static sqInt
genSpecialSelectorArithmetic(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    AbstractInstruction *anInstruction3;
    AbstractInstruction *anInstruction4;
    AbstractInstruction *anInstruction5;
    AbstractInstruction *anInstruction6;
    AbstractInstruction *anInstruction7;
    sqInt argInt;
    int argIsConst;
    sqInt argIsInt;
    sqInt i;
    sqInt index;
    AbstractInstruction *jumpContinue;
    AbstractInstruction *jumpNotSmallInts;
    sqInt literal;
    sqInt literal1;
    sqInt literal2;
    sqInt literal3;
    BytecodeDescriptor *primDescriptor;
    sqInt rcvrInt;
    int rcvrIsConst;
    sqInt rcvrIsInt;
    sqInt result;

	primDescriptor = generatorAt(byte0);
	argIsInt = ((argIsConst = (((ssTop())->type)) == SSConstant))
	 && ((((argInt = ((ssTop())->constant))) & 1));
	rcvrIsInt = (((rcvrIsConst = (((ssValue(1))->type)) == SSConstant))
	 && ((((rcvrInt = ((ssValue(1))->constant))) & 1)))
	 || ((mclassIsSmallInteger())
	 && (isSameEntryAs(ssValue(1), simSelf())));
	if (argIsInt
	 && (rcvrIsInt
	 && (rcvrIsConst))) {
		rcvrInt = (rcvrInt >> 1);
		argInt = (argInt >> 1);
		
		switch ((primDescriptor->opcode)) {
		case AddRR:
			result = rcvrInt + argInt;
			break;
		case SubRR:
			result = rcvrInt - argInt;
			break;
		case AndRR:
			result = rcvrInt & argInt;
			break;
		case OrRR:
			result = rcvrInt | argInt;
			break;
		default:
			error("Case not found and no otherwise clause");
		}
		if (isIntegerValue(result)) {

			/* Must annotate the bytecode for correct pc mapping. */
			return (ssPop(2),
				ssPushAnnotatedConstant((((usqInt)result << 1) | 1)));
		}
		return genSpecialSelectorSend();
	}
	if ((rcvrIsConst
	 && (!rcvrIsInt))
	 || (argIsConst
	 && (!argIsInt))) {
		return genSpecialSelectorSend();
	}
	if (!(argIsInt
		 || (rcvrIsInt))) {
		return genSpecialSelectorSend();
	}
	if (argIsInt) {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= (simStackPtr - 2)) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 2)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 2))); i <= (simStackPtr - 2); i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = (simStackPtr - 2) + 1;
		}
		popToReg(ssValue(1), ReceiverResultReg);
		ssPop(2);
	}
	else {
		marshallSendArguments(1);
	}
	jumpNotSmallInts = (!(rcvrIsInt
 && (argIsInt))
		? (argIsInt
				? genJumpNotSmallInteger(ReceiverResultReg)
				: (rcvrIsInt
						? genJumpNotSmallInteger(Arg0Reg)
						: (/* begin genJumpNotSmallIntegersIn:and:scratch: */
							genoperandoperand(MoveRR, ReceiverResultReg, TempReg),
							/* begin AndR:R: */
							genoperandoperand(AndRR, Arg0Reg, TempReg),
							genJumpNotSmallIntegerInScratchReg(TempReg))))
		: 0);
	
	switch ((primDescriptor->opcode)) {
	case AddRR:
		if (argIsInt) {
			/* begin checkQuickConstant:forInstruction: */
			literal = argInt - ConstZero;
			anInstruction = genoperandoperand(AddCqR, argInt - ConstZero, ReceiverResultReg);
			/* begin JumpNoOverflow: */
			jumpContinue = genConditionalBranchoperand(JumpNoOverflow, ((sqInt)0));
			/* begin checkQuickConstant:forInstruction: */
			literal1 = argInt - ConstZero;
			anInstruction1 = genoperandoperand(SubCqR, argInt - ConstZero, ReceiverResultReg);
		}
		else {
			genRemoveSmallIntegerTagsInScratchReg(ReceiverResultReg);
			/* begin AddR:R: */
			genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
			/* begin JumpNoOverflow: */
			jumpContinue = genConditionalBranchoperand(JumpNoOverflow, ((sqInt)0));
			if (rcvrIsInt
			 && (rcvrIsConst)) {
				/* begin checkQuickConstant:forInstruction: */
				anInstruction2 = genoperandoperand(MoveCqR, rcvrInt, ReceiverResultReg);
			}
			else {
				/* begin SubR:R: */
				genoperandoperand(SubRR, Arg0Reg, ReceiverResultReg);
				genSetSmallIntegerTagsIn(ReceiverResultReg);
			}
		}
		break;
	case SubRR:
		if (argIsInt) {
			/* begin checkQuickConstant:forInstruction: */
			literal2 = argInt - ConstZero;
			anInstruction3 = genoperandoperand(SubCqR, argInt - ConstZero, ReceiverResultReg);
			/* begin JumpNoOverflow: */
			jumpContinue = genConditionalBranchoperand(JumpNoOverflow, ((sqInt)0));
			/* begin checkQuickConstant:forInstruction: */
			literal3 = argInt - ConstZero;
			anInstruction4 = genoperandoperand(AddCqR, argInt - ConstZero, ReceiverResultReg);
		}
		else {
			genRemoveSmallIntegerTagsInScratchReg(Arg0Reg);
			/* begin SubR:R: */
			genoperandoperand(SubRR, Arg0Reg, ReceiverResultReg);
			/* begin JumpNoOverflow: */
			jumpContinue = genConditionalBranchoperand(JumpNoOverflow, ((sqInt)0));
			/* begin AddR:R: */
			genoperandoperand(AddRR, Arg0Reg, ReceiverResultReg);
			genSetSmallIntegerTagsIn(Arg0Reg);
		}
		break;
	case AndRR:
		if (argIsInt) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction5 = genoperandoperand(AndCqR, argInt, ReceiverResultReg);
		}
		else {
			/* begin AndR:R: */
			genoperandoperand(AndRR, Arg0Reg, ReceiverResultReg);
		}
		jumpContinue = (!(jumpNotSmallInts == null)
			? (/* begin Jump: */
				genoperand(Jump, ((sqInt)0)))
			: 0);
		break;
	case OrRR:
		if (argIsInt) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction6 = genoperandoperand(OrCqR, argInt, ReceiverResultReg);
		}
		else {
			/* begin OrR:R: */
			genoperandoperand(OrRR, Arg0Reg, ReceiverResultReg);
		}
		jumpContinue = (!(jumpNotSmallInts == null)
			? (/* begin Jump: */
				genoperand(Jump, ((sqInt)0)))
			: 0);
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	if (jumpNotSmallInts == null) {
		if (!(jumpContinue)) {

			/* overflow cannot happen */
			/* begin annotateInstructionForBytecode */
			if (prevInstIsPCAnnotated()) {
				/* begin Nop */
				abstractInstruction = gen(Nop);
			}
			else {
				/* begin Label */
				abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
			}
			(abstractInstruction->annotation = HasBytecodePC);
			ssPushRegister(ReceiverResultReg);
			return 0;
		}
	}
	else {
		jmpTarget(jumpNotSmallInts, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
	if (argIsInt) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction7 = genoperandoperand(MoveCqR, argInt, Arg0Reg);
	}
	index = byte0 - (
#if MULTIPLEBYTECODESETS
	(bytecodeSetOffset == 256
		? AltFirstSpecialSelector + 256
		: FirstSpecialSelector)
#else /* MULTIPLEBYTECODESETS */
	FirstSpecialSelector
#endif /* MULTIPLEBYTECODESETS */
	);
	genMarshalledSendnumArgssendTable((-index) - 1, 1, ordinarySendTrampolines);
	jmpTarget(jumpContinue, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	return 0;
}

	/* StackToRegisterMappingCogit>>#genSpecialSelectorClass */
static sqInt
genSpecialSelectorClass(void)
{
    sqInt topReg;

	topReg = registerOrNone(ssTop());
	ssPop(1);
	if ((topReg == NoReg)
	 || (topReg == ClassReg)) {
		ssAllocateRequiredRegand((topReg = SendNumArgsReg), ClassReg);
	}
	else {
		ssAllocateRequiredReg(ClassReg);
	}
	ssPush(1);
	popToReg(ssTop(), topReg);
	genGetClassObjectOfintoscratchReginstRegIsReceiver(topReg, ClassReg, TempReg, 0);
	return (ssPop(1),
		ssPushRegister(ClassReg));
}

	/* StackToRegisterMappingCogit>>#genSpecialSelectorComparison */
static sqInt
genSpecialSelectorComparison(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt argInt;
    sqInt argIsIntConst;
    BytecodeDescriptor *branchDescriptor;
    BytecodeDescriptor *branchDescriptor1;
    sqInt i;
    sqInt index;
    sqInt inlineCAB;
    AbstractInstruction *jumpNotSmallInts;
    void *jumpTarget;
    sqInt nExts;
    sqInt nextPC;
    sqInt nextPC1;
    sqInt postBranchPC;
    sqInt postBranchPC1;
    BytecodeDescriptor *primDescriptor;
    BytecodeDescriptor *primDescriptor1;
    int rcvrIsConst;
    sqInt rcvrIsInt;
    sqInt targetBytecodePC;
    sqInt targetPC;

	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= (simStackPtr - 2)) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < (simStackPtr - 2)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : (simStackPtr - 2))); i <= (simStackPtr - 2); i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = (simStackPtr - 2) + 1;
	}
	primDescriptor = generatorAt(byte0);
	argIsIntConst = ((((ssTop())->type)) == SSConstant)
	 && ((((argInt = ((ssTop())->constant))) & 1));
	rcvrIsInt = (((rcvrIsConst = (((ssValue(1))->type)) == SSConstant))
	 && (((((ssValue(1))->constant)) & 1)))
	 || ((mclassIsSmallInteger())
	 && (isSameEntryAs(ssValue(1), simSelf())));
	if (argIsIntConst
	 && (rcvrIsInt
	 && (rcvrIsConst))) {
		return genStaticallyResolvedSpecialSelectorComparison();
	}
	/* begin extractMaybeBranchDescriptorInto: */
	primDescriptor1 = generatorAt(byte0);
	nextPC1 = bytecodePC + ((primDescriptor1->numBytes));
	nExts = 0;
	while (1) {
		while (1) {
			/* begin generatorForPC: */
			branchDescriptor1 = generatorAt(bytecodeSetOffset + (fetchByteofObject(nextPC1, methodObj)));
			if (!((branchDescriptor1->isExtension))) break;
			nExts += 1;
			nextPC1 += (branchDescriptor1->numBytes);
		}
		/* begin isUnconditionalBranch */
		if (!((isBranch(branchDescriptor1))
		 && (!(((branchDescriptor1->isBranchTrue))
		 || ((branchDescriptor1->isBranchFalse)))))) break;
		nextPC1 = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
	}
	targetBytecodePC = (postBranchPC1 = 0);
	if (((branchDescriptor1->isBranchTrue))
	 || ((branchDescriptor1->isBranchFalse))) {
		targetBytecodePC = eventualTargetOf((nextPC1 + ((branchDescriptor1->numBytes))) + (((branchDescriptor1->spanFunction))(branchDescriptor1, nextPC1, nExts, methodObj)));
		postBranchPC1 = eventualTargetOf(nextPC1 + ((branchDescriptor1->numBytes)));
	}
	else {
		nextPC1 = bytecodePC + ((primDescriptor1->numBytes));
	}
	branchDescriptor = branchDescriptor1;
	nextPC = nextPC1;
	postBranchPC = postBranchPC1;
	targetPC = targetBytecodePC;

	/* Further, only interested in inlining = and ~= if there's a SmallInteger constant involved.
	   The relational operators successfully statically predict SmallIntegers; the equality operators do not. */
	inlineCAB = ((branchDescriptor->isBranchTrue))
	 || ((branchDescriptor->isBranchFalse));
	if (inlineCAB
	 && ((((primDescriptor->opcode)) == JumpZero)
	 || (((primDescriptor->opcode)) == JumpNonZero))) {
		inlineCAB = argIsIntConst
		 || (rcvrIsInt);
	}
	if (!inlineCAB) {
		return genSpecialSelectorSend();
	}
	if (argIsIntConst) {
		popToReg(ssValue(1), ReceiverResultReg);
		ssPop(2);
	}
	else {
		marshallSendArguments(1);
	}
	jumpNotSmallInts = (!(rcvrIsInt
 && (argIsIntConst))
		? (argIsIntConst
				? genJumpNotSmallInteger(ReceiverResultReg)
				: (rcvrIsInt
						? genJumpNotSmallInteger(Arg0Reg)
						: (/* begin genJumpNotSmallIntegersIn:and:scratch: */
							genoperandoperand(MoveRR, ReceiverResultReg, TempReg),
							/* begin AndR:R: */
							genoperandoperand(AndRR, Arg0Reg, TempReg),
							genJumpNotSmallIntegerInScratchReg(TempReg))))
		: 0);
	if (argIsIntConst) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(CmpCqR, argInt, ReceiverResultReg);
	}
	else {
		/* begin CmpR:R: */
		genoperandoperand(CmpRR, Arg0Reg, ReceiverResultReg);
	}
	genConditionalBranchoperand(((branchDescriptor->isBranchTrue)
		? (primDescriptor->opcode)
		: inverseBranchFor((primDescriptor->opcode))), ((usqInt)(ensureNonMergeFixupAt(targetPC))));
	/* begin Jump: */
	jumpTarget = ensureNonMergeFixupAt(postBranchPC);
	genoperand(Jump, ((sqInt)jumpTarget));
	if (!(jumpNotSmallInts)) {
		/* begin annotateInstructionForBytecode */
		if (prevInstIsPCAnnotated()) {
			/* begin Nop */
			abstractInstruction = gen(Nop);
		}
		else {
			/* begin Label */
			abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		}
		(abstractInstruction->annotation = HasBytecodePC);
		ensureFixupAt(postBranchPC);
		ensureFixupAt(targetPC);
		deadCode = 1;
		return 0;
	}
	jmpTarget(jumpNotSmallInts, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	if (argIsIntConst) {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction1 = genoperandoperand(MoveCqR, argInt, Arg0Reg);
	}
	index = byte0 - (
#if MULTIPLEBYTECODESETS
	(bytecodeSetOffset == 256
		? AltFirstSpecialSelector + 256
		: FirstSpecialSelector)
#else /* MULTIPLEBYTECODESETS */
	FirstSpecialSelector
#endif /* MULTIPLEBYTECODESETS */
	);
	return genMarshalledSendnumArgssendTable((-index) - 1, 1, ordinarySendTrampolines);
}


/*	Assumes both operands are ints */

	/* StackToRegisterMappingCogit>>#genStaticallyResolvedSpecialSelectorComparison */
static sqInt
genStaticallyResolvedSpecialSelectorComparison(void)
{
    sqInt argInt;
    BytecodeDescriptor *primDescriptor;
    sqInt rcvrInt;
    int result;

	primDescriptor = generatorAt(byte0);
	argInt = ((ssTop())->constant);
	rcvrInt = ((ssValue(1))->constant);
	
	switch ((primDescriptor->opcode)) {
	case JumpLess:
		result = rcvrInt < argInt;
		break;
	case JumpLessOrEqual:
		result = rcvrInt <= argInt;
		break;
	case JumpGreater:
		result = rcvrInt > argInt;
		break;
	case JumpGreaterOrEqual:
		result = rcvrInt >= argInt;
		break;
	case JumpZero:
		result = rcvrInt == argInt;
		break;
	case JumpNonZero:
		result = rcvrInt != argInt;
		break;
	default:
		error("Case not found and no otherwise clause");
	}
	ssPop(2);
	return ssPushAnnotatedConstant((result
		? trueObject()
		: falseObject()));
}


/*	We need a frame because the association has to be in ReceiverResultReg for
	the various trampolines
	and ReceiverResultReg holds only the receiver in frameless methods.
 */

	/* StackToRegisterMappingCogit>>#genStorePop:LiteralVariable:needsStoreCheck:needsImmutabilityCheck: */
static sqInt NoDbgRegParms
genStorePopLiteralVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt litVarIndex, sqInt needsStoreCheck, sqInt needsImmCheck)
{
    AbstractInstruction *anInstruction;
    sqInt association;
    sqInt i;
    sqInt topReg;

	assert(needsFrame);
	/* begin genLoadLiteralVariable:in: */
	association = getLiteral(litVarIndex);
	voidReceiverResultRegContainsSelf();
	ssAllocateRequiredReg(ReceiverResultReg);
	/* begin genMoveConstant:R: */
	if (shouldAnnotateObjectReference(association)) {
		annotateobjRef(checkLiteralforInstruction(association, genoperandoperand(MoveCwR, association, ReceiverResultReg)), association);
	}
	else {
		/* begin checkQuickConstant:forInstruction: */
		anInstruction = genoperandoperand(MoveCqR, association, ReceiverResultReg);
	}
	genEnsureObjInRegNotForwardedscratchReg(ReceiverResultReg, TempReg);
	/* begin genGenericStorePop:slotIndex:destReg:needsStoreCheck:needsRestoreRcvr:needsImmutabilityCheck: */
	
#  if IMMUTABILITY
	if (needsImmCheck) {
		ssAllocateRequiredRegupThrough(ClassReg, simStackPtr - 1);
		ssStoreAndReplacePoptoReg(popBoolean, ClassReg);
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		return genStoreWithImmutabilityCheckSourceRegslotIndexdestRegscratchRegneedsStoreCheckneedRestoreRcvr(ClassReg, ValueIndex, ReceiverResultReg, TempReg, needsStoreCheck, 0);
	}
#  endif /* IMMUTABILITY */
	topReg = allocateRegForStackEntryAtnotConflictingWith(0, 1U << ReceiverResultReg);
	ssStorePoptoReg(popBoolean, topReg);
	return genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(topReg, ValueIndex, ReceiverResultReg, TempReg, needsFrame, needsStoreCheck);
}


/*	The reason we need a frame here is that assigning to an inst var of a
	context may
	involve wholesale reorganization of stack pages, and the only way to
	preserve the
	execution state of an activation in that case is if it has a frame. */

	/* StackToRegisterMappingCogit>>#genStorePop:MaybeContextReceiverVariable:needsStoreCheck:needsImmutabilityCheck: */
static sqInt NoDbgRegParms
genStorePopMaybeContextReceiverVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt slotIndex, sqInt needsStoreCheck, sqInt needsImmCheck)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    AbstractInstruction *abstractInstruction2;
    AbstractInstruction *abstractInstruction3;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    sqInt i;
    AbstractInstruction *immutabilityFailure;
    AbstractInstruction *mutableJump;

	assert(needsFrame);
	ssFlushUpThroughReceiverVariable(slotIndex);
	ensureReceiverResultRegContainsSelf();
	/* begin genGenericStorePop:MaybeContextSlotIndex:needsStoreCheck:needsRestoreRcvr:needsImmutabilityCheck: */
	assert(needsFrame);
	
#  if IMMUTABILITY
	if (needsImmCheck) {
		mutableJump = genJumpMutablescratchReg(ReceiverResultReg, TempReg);
		/* begin genStoreTrampolineCall: */
		assert(IMMUTABILITY);
		if (slotIndex >= (NumStoreTrampolines - 1)) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction = genoperandoperand(MoveCqR, slotIndex, TempReg);
			/* begin CallRT: */
			abstractInstruction3 = genoperand(Call, ceStoreTrampolines[NumStoreTrampolines - 1]);
			(abstractInstruction3->annotation = IsRelativeCall);
		}
		else {
			/* begin CallRT: */
			abstractInstruction1 = genoperand(Call, ceStoreTrampolines[slotIndex]);
			(abstractInstruction1->annotation = IsRelativeCall);
		}
		/* begin annotateBytecode: */
		abstractInstruction2 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		(abstractInstruction2->annotation = HasBytecodePC);
		/* begin putSelfInReceiverResultReg */
		storeToReg(simSelf(), ReceiverResultReg);
		/* begin Jump: */
		immutabilityFailure = genoperand(Jump, ((sqInt)0));
		jmpTarget(mutableJump, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
#  endif /* IMMUTABILITY */
	ssPop(1);
	ssAllocateCallRegand(ClassReg, SendNumArgsReg);
	ssPush(1);
	genLoadSlotsourceRegdestReg(SenderIndex, ReceiverResultReg, TempReg);
	ssStoreAndReplacePoptoReg(popBoolean, ClassReg);
	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= simStackPtr) {
		for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
		}
		simSpillBase = simStackPtr + 1;
	}
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(MoveCqR, slotIndex, SendNumArgsReg);
	/* begin CallRT: */
	abstractInstruction = genoperand(Call, ceStoreContextInstVarTrampoline);
	(abstractInstruction->annotation = IsRelativeCall);
	
#  if IMMUTABILITY
	if (needsImmCheck) {
		jmpTarget(immutabilityFailure, genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	}
#  endif /* IMMUTABILITY */
	return 0;
}

	/* StackToRegisterMappingCogit>>#genStorePop:ReceiverVariable:needsStoreCheck:needsImmutabilityCheck: */
static sqInt NoDbgRegParms
genStorePopReceiverVariableneedsStoreCheckneedsImmutabilityCheck(sqInt popBoolean, sqInt slotIndex, sqInt needsStoreCheck, sqInt needsImmCheck)
{
    sqInt i;
    sqInt needsImmCheck1;
    sqInt needsStoreCheck1;
    sqInt topReg;

	ssFlushUpThroughReceiverVariable(slotIndex);
	ensureReceiverResultRegContainsSelf();
	/* begin genGenericStorePop:slotIndex:destReg:needsStoreCheck:needsRestoreRcvr:needsImmutabilityCheck: */
	needsStoreCheck1 = (!useTwoPaths)
	 && (needsStoreCheck);
	needsImmCheck1 = needsImmCheck
	 && (!useTwoPaths);
	
#  if IMMUTABILITY
	if (needsImmCheck1) {
		ssAllocateRequiredRegupThrough(ClassReg, simStackPtr - 1);
		ssStoreAndReplacePoptoReg(popBoolean, ClassReg);
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		return genStoreWithImmutabilityCheckSourceRegslotIndexdestRegscratchRegneedsStoreCheckneedRestoreRcvr(ClassReg, slotIndex, ReceiverResultReg, TempReg, needsStoreCheck1, 1);
	}
#  endif /* IMMUTABILITY */
	topReg = allocateRegForStackEntryAtnotConflictingWith(0, 1U << ReceiverResultReg);
	ssStorePoptoReg(popBoolean, topReg);
	return genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(topReg, slotIndex, ReceiverResultReg, TempReg, needsFrame, needsStoreCheck1);
}


/*	The only reason we assert needsFrame here is that in a frameless method
	ReceiverResultReg must and does contain only self, but the ceStoreCheck
	trampoline expects the target of the store to be in ReceiverResultReg. So
	in a frameless method we would have a conflict between the receiver and
	the temote temp store, unless we we smart enough to realise that
	ReceiverResultReg was unused after the literal variable store, unlikely
	given that methods return self by default. */

	/* StackToRegisterMappingCogit>>#genStorePop:RemoteTemp:At:needsStoreCheck: */
static sqInt NoDbgRegParms
genStorePopRemoteTempAtneedsStoreCheck(sqInt popBoolean, sqInt slotIndex, sqInt remoteTempIndex, sqInt needsStoreCheck)
{
    AbstractInstruction *anInstruction;
    sqInt offset;
    sqInt topReg;

	assert(needsFrame);
	ssAllocateRequiredReg(ReceiverResultReg);
	voidReceiverResultRegContainsSelf();
	/* begin MoveMw:r:R: */
	offset = frameOffsetOfTemporary(remoteTempIndex);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, ReceiverResultReg);
	/* begin genGenericStorePop:slotIndex:destReg:needsStoreCheck:needsRestoreRcvr:needsImmutabilityCheck: */
	
#  if IMMUTABILITY
	
#  endif /* IMMUTABILITY */
	topReg = allocateRegForStackEntryAtnotConflictingWith(0, 1U << ReceiverResultReg);
	ssStorePoptoReg(popBoolean, topReg);
	return genStoreSourceRegslotIndexdestRegscratchReginFrameneedsStoreCheck(topReg, slotIndex, ReceiverResultReg, TempReg, needsFrame, needsStoreCheck);
}

	/* StackToRegisterMappingCogit>>#genStorePop:TemporaryVariable: */
static sqInt NoDbgRegParms
genStorePopTemporaryVariable(sqInt popBoolean, sqInt tempIndex)
{
    AbstractInstruction *anInstruction;
    sqInt offset;
    sqInt reg;

	ssFlushUpThroughTemporaryVariable(tempIndex);
	reg = ssStorePoptoPreferredReg(popBoolean, TempReg);
	/* begin MoveR:Mw:r: */
	offset = frameOffsetOfTemporary(tempIndex);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveRMwr, reg, offset, FPReg);
	((simStackAt(tempIndex + 1))->bcptr = bytecodePC);
	return 0;
}


/*	Generate a method return from within a method or a block.
	Frameless method activation looks like
	CISCs (x86):
	receiver
	args
	sp->	ret pc.
	RISCs (ARM):
	receiver
	args
	ret pc in LR.
	A fully framed activation is described in CoInterpreter
	class>initializeFrameIndices. Return pops receiver and arguments off the
	stack. Callee pushes the result. */

	/* StackToRegisterMappingCogit>>#genUpArrowReturn */
static sqInt
genUpArrowReturn(void)
{
    AbstractInstruction *abstractInstruction;
    AbstractInstruction *abstractInstruction1;
    sqInt i;
    sqInt offset;


	/* can't fall through */
	deadCode = 1;
	if (inBlock > 0) {
		assert(needsFrame);
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
		/* begin CallRT: */
		abstractInstruction = genoperand(Call, ceNonLocalReturnTrampoline);
		(abstractInstruction->annotation = IsRelativeCall);
		/* begin annotateBytecode: */
		abstractInstruction1 = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
		(abstractInstruction1->annotation = HasBytecodePC);
		return 0;
	}
	if (
#  if IMMUTABILITY
		needsFrame
			 && (!useTwoPaths)
#  else /* IMMUTABILITY */
		needsFrame
#  endif /* IMMUTABILITY */
		) {
		if (hasNativeFrame) {
			leaveNativeFrame();
		}
		/* begin MoveR:R: */
		genoperandoperand(MoveRR, FPReg, SPReg);
		/* begin PopR: */
		genoperand(PopR, FPReg);
		/* begin PopR: */
		genoperand(PopR, LinkReg);
		/* begin RetN: */
		genoperand(RetN, (methodOrBlockNumArgs + 1) * BytesPerWord);
	}
	else {
		/* begin RetN: */
		offset = ((methodOrBlockNumArgs > 2 /* numRegArgs */)
		 || (regArgsHaveBeenPushed)
			? (methodOrBlockNumArgs + 1) * BytesPerWord
			: 0);
		genoperand(RetN, offset);
	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#initSimStackForFramefulMethod: */
static void NoDbgRegParms
initSimStackForFramefulMethod(sqInt startpc)
{
    CogSimStackEntry * cascade0;
    CogSimStackEntry *desc;
    sqInt i;


	/* N.B. Includes num args */
	simStackPtr = methodOrBlockNumTemps;
	simSpillBase = methodOrBlockNumTemps + 1;
	simNativeSpillBase = (simNativeStackPtr = -1);
	simNativeStackSize = 0;
	cascade0 = simSelf();
	(cascade0->type = SSBaseOffset);
	(cascade0->spilled = 1);
	(cascade0->registerr = FPReg);
	(cascade0->offset = FoxMFReceiver);
	(cascade0->liveRegister = NoReg);
	for (i = 1; i <= methodOrBlockNumArgs; i += 1) {
		desc = simStackAt(i);
		(desc->type = SSBaseOffset);
		(desc->spilled = 1);
		(desc->registerr = FPReg);
		(desc->offset = FoxCallerSavedIP + (((methodOrBlockNumArgs - i) + 1) * BytesPerWord));
		(desc->bcptr = startpc);
	}
	for (i = (methodOrBlockNumArgs + 1); i <= simStackPtr; i += 1) {
		desc = simStackAt(i);
		(desc->type = SSBaseOffset);
		(desc->spilled = 1);
		(desc->registerr = FPReg);
		(desc->offset = FoxMFReceiver - ((i - methodOrBlockNumArgs) * BytesPerWord));
		(desc->bcptr = startpc);
	}
}


/*	The register receiver (the closure itself) and args are pushed by the
	closure value primitive(s)
	and hence a frameless block has all arguments and copied values pushed to
	the stack. However,
	the method receiver (self) is put in the ReceiverResultReg by the block
	entry. 
 */

	/* StackToRegisterMappingCogit>>#initSimStackForFramelessBlock: */
static void NoDbgRegParms
initSimStackForFramelessBlock(sqInt startpc)
{
    CogSimStackEntry * cascade0;
    CogSimStackEntry *desc;
    sqInt i;

	cascade0 = simSelf();
	(cascade0->type = SSRegister);
	(cascade0->spilled = 0);
	(cascade0->registerr = ReceiverResultReg);
	(cascade0->liveRegister = ReceiverResultReg);
	assert(methodOrBlockNumTemps >= methodOrBlockNumArgs);
	for (i = 1; i <= methodOrBlockNumTemps; i += 1) {
		desc = simStackAt(i);
		(desc->type = SSBaseOffset);
		(desc->spilled = 1);
		(desc->registerr = SPReg);
		(desc->offset = (methodOrBlockNumArgs - i) * BytesPerWord);
		(desc->bcptr = startpc);
	}

	/* N.B. Includes num args */
	simStackPtr = methodOrBlockNumTemps;
	simSpillBase = methodOrBlockNumTemps + 1;
	simNativeSpillBase = (simNativeStackPtr = -1);
	simNativeStackSize = 0;
}

	/* StackToRegisterMappingCogit>>#initSimStackForFramelessMethod: */
static void NoDbgRegParms
initSimStackForFramelessMethod(sqInt startpc)
{
    CogSimStackEntry * cascade0;
    CogSimStackEntry *desc;
    sqInt i;

	cascade0 = simSelf();
	(cascade0->type = SSRegister);
	(cascade0->spilled = 0);
	(cascade0->registerr = ReceiverResultReg);
	(cascade0->liveRegister = ReceiverResultReg);
	assert(methodOrBlockNumTemps == methodOrBlockNumArgs);
	assert((numRegArgs()) <= 2);
	if (((methodOrBlockNumArgs >= 1) && (methodOrBlockNumArgs <= 2 /* numRegArgs */))) {
		desc = simStackAt(1);
		(desc->type = SSRegister);
		(desc->spilled = 0);
		(desc->registerr = Arg0Reg);
		(desc->bcptr = startpc);
		if (methodOrBlockNumArgs > 1) {
			desc = simStackAt(2);
			(desc->type = SSRegister);
			(desc->spilled = 0);
			(desc->registerr = Arg1Reg);
			(desc->bcptr = startpc);
		}
	}
	else {
		for (i = 1; i <= methodOrBlockNumArgs; i += 1) {
			desc = simStackAt(i);
			(desc->type = SSBaseOffset);
			(desc->registerr = SPReg);
			(desc->spilled = 1);
			(desc->offset = (methodOrBlockNumArgs - i) * BytesPerWord);
			(desc->bcptr = startpc);
		}
	}
	simStackPtr = methodOrBlockNumArgs;
	simSpillBase = methodOrBlockNumArgs + 1;
	simNativeSpillBase = (simNativeStackPtr = -1);
	simNativeStackSize = 0;
}

	/* StackToRegisterMappingCogit>>#leaveNativeFrame */
static void
leaveNativeFrame(void)
{
    sqInt address;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt offset;

	assert(needsFrame);
	/* begin MoveMw:r:R: */
	offset = frameOffsetOfPreviousNativeStackPointer();
	/* begin checkQuickConstant:forInstruction: */
	anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, TempReg);
	/* begin checkQuickConstant:forInstruction: */
	anInstruction1 = genoperandoperand(SubCqR, 1, TempReg);
	/* begin MoveR:Aw: */
	address = nativeStackPointerAddress();
	/* begin checkLiteral:forInstruction: */
	anInstruction2 = genoperandoperand(MoveRAw, TempReg, address);
}

	/* StackToRegisterMappingCogit>>#liveFloatRegisters */
static sqInt
liveFloatRegisters(void)
{
    sqInt i;
    sqInt regsSet;

	regsSet = 0;
	for (i = (((simSpillBase < 0) ? 0 : simSpillBase)); i <= simStackPtr; i += 1) {
		regsSet = regsSet | 0 /* floatRegisterMask */;
	}
	for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= simNativeStackPtr; i += 1) {
		regsSet = regsSet | (nativeFloatRegisterMask(simNativeStackAt(i)));
	}
	return regsSet;
}

	/* StackToRegisterMappingCogit>>#liveRegisters */
static sqInt
liveRegisters(void)
{
    sqInt i;
    sqInt regsSet;

	if (needsFrame) {
		regsSet = 0;
	}
	else {
		/* begin registerMaskFor: */
		regsSet = 1U << ReceiverResultReg;
		if ((methodOrBlockNumArgs <= 2 /* numRegArgs */)
		 && (methodOrBlockNumArgs > 0)) {
			regsSet = regsSet | (1U << Arg0Reg);
			if (methodOrBlockNumArgs > 1) {
				regsSet = regsSet | (1U << Arg1Reg);
			}
		}
	}
	for (i = (((simSpillBase < 0) ? 0 : simSpillBase)); i <= simStackPtr; i += 1) {
		regsSet = regsSet | (registerMask(simStackAt(i)));
	}
	for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= simNativeStackPtr; i += 1) {
		regsSet = regsSet | (nativeRegisterMask(simNativeStackAt(i)));
	}
	return regsSet;
}


/*	insert nops for dead code that is mapped so that bc 
	to mc mapping is not many to one */

	/* StackToRegisterMappingCogit>>#mapDeadDescriptorIfNeeded: */
static sqInt NoDbgRegParms
mapDeadDescriptorIfNeeded(BytecodeDescriptor *descriptor)
{
    AbstractInstruction *abstractInstruction;

	flag("annotateInstruction");
	if (((descriptor->isMapped))
	 || ((inBlock > 0)
	 && ((descriptor->isMappedInBlock)))) {
		/* begin annotateBytecode: */
		abstractInstruction = gen(Nop);
		(abstractInstruction->annotation = HasBytecodePC);
	}
	return 0;
}


/*	Spill everything on the simulated stack that needs spilling (that below
	receiver and arguments).
	Marshall receiver and arguments to stack and/or registers depending on arg
	count. If the args don't fit in registers push receiver and args (spill
	everything), but still assign
	the receiver to ReceiverResultReg. */

	/* StackToRegisterMappingCogit>>#marshallSendArguments: */
static void NoDbgRegParms
marshallSendArguments(sqInt numArgs)
{
    sqInt anyRefs;
    CogSimStackEntry * cascade0;
    sqInt i;
    sqInt i1;
    sqInt i2;
    sqInt numSpilled;

	/* begin ssFlushTo: */
	assert(tempsValidAndVolatileEntriesSpilled());
	ssNativeFlushTo(simNativeStackPtr);
	if (simSpillBase <= ((simStackPtr - numArgs) - 1)) {
		for (i2 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < ((simStackPtr - numArgs) - 1)) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : ((simStackPtr - numArgs) - 1))); i2 < (simStackPtr - numArgs); i2 += 1) {
			assert(needsFrame);
			ensureSpilledAtfrom(simStackAt(i2), frameOffsetOfTemporary(i2 - 1), FPReg);
		}
		simSpillBase = ((simStackPtr - numArgs) - 1) + 1;
	}
	if (numArgs > 2 /* numRegArgs */) {

		/* If there are no spills and no references to ReceiverResultReg
		   the fetch of ReceiverResultReg from the stack can be avoided
		   by assigning directly to ReceiverResultReg and pushing it. */
		numSpilled = numberOfSpillsInTopNItems(numArgs + 1);
		anyRefs = anyReferencesToRegisterinTopNItems(ReceiverResultReg, numArgs + 1);
		if ((numSpilled > 0)
		 || (anyRefs)) {
			/* begin ssFlushTo: */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= simStackPtr) {
				for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
				}
				simSpillBase = simStackPtr + 1;
			}
			storeToReg(simStackAt(simStackPtr - numArgs), ReceiverResultReg);
		}
		else {
			cascade0 = simStackAt(simStackPtr - numArgs);
			storeToReg(cascade0, ReceiverResultReg);
			(cascade0->type = SSRegister);
			(cascade0->registerr = ReceiverResultReg);
			/* begin ssFlushTo: */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= simStackPtr) {
				for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i1 <= simStackPtr; i1 += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
				}
				simSpillBase = simStackPtr + 1;
			}
		}
	}
	else {

		/* Move the args to the register arguments, being careful to do
		   so last to first so e.g. previous contents don't get overwritten.
		   Also check for any arg registers in use by other args. */
		if (numArgs > 0) {
			if (numArgs > 1) {
				ssAllocateRequiredRegupThrough(Arg0Reg, simStackPtr - 2);
				ssAllocateRequiredRegupThrough(Arg1Reg, simStackPtr - 1);
			}
			else {
				ssAllocateRequiredRegupThrough(Arg0Reg, simStackPtr - 1);
			}
		}
		if (numArgs > 1) {
			popToReg(simStackAt(simStackPtr), Arg1Reg);
		}
		if (numArgs > 0) {
			popToReg(simStackAt((simStackPtr - numArgs) + 1), Arg0Reg);
		}
		popToReg(simStackAt(simStackPtr - numArgs), ReceiverResultReg);
	}
	ssPop(numArgs + 1);
}


/*	For assert checking; or rather for avoiding assert fails when dealing with
	the hack for block temps in the SqueakV3PlusClosures bytecode set.
 */

	/* StackToRegisterMappingCogit>>#maybeCompilingFirstPassOfBlockWithInitialPushNil */
static sqInt
maybeCompilingFirstPassOfBlockWithInitialPushNil(void)
{
	return (inBlock == InVanillaBlock)
	 && ((methodOrBlockNumTemps > methodOrBlockNumArgs)
	 && (compilationPass == 1));
}


/*	If this bytecode has a fixup, some kind of merge needs to be done. There
	are 4 cases:
	1) the bytecode has no fixup (fixup isNotAFixup)
	do nothing
	2) the bytecode has a non merge fixup
	the fixup has needsNonMergeFixup.
	The code generating non merge fixup (currently only special selector code)
	is responsible
	for the merge so no need to do it.
	We set deadCode to false as the instruction can be reached from jumps.
	3) the bytecode has a merge fixup, but execution flow *cannot* fall
	through to the merge point.
	the fixup has needsMergeFixup and deadCode = true.
	ignores the current simStack as it does not mean anything 
	restores the simStack to the state the jumps to the merge point expects it
	to be.
	4) the bytecode has a merge fixup and execution flow *can* fall through to
	the merge point.
	the fixup has needsMergeFixup and deadCode = false.
	flushes the stack to the stack pointer so the fall through execution path
	simStack is 
	in the state the merge point expects it to be. 
	restores the simStack to the state the jumps to the merge point expects it
	to be.
	
	In addition, if this is a backjump merge point, we patch the fixup to hold
	the current simStackPtr 
	for later assertions. */

	/* StackToRegisterMappingCogit>>#mergeWithFixupIfRequired: */
static sqInt NoDbgRegParms
mergeWithFixupIfRequired(BytecodeFixup *fixup)
{
    CogSimStackEntry * cascade0;
    sqInt i;
    sqInt i1;

	/* begin assertCorrectSimStackPtr */
	assert((simSpillBase >= methodOrBlockNumTemps)
	 || ((maybeCompilingFirstPassOfBlockWithInitialPushNil())
	 && (simSpillBase > methodOrBlockNumArgs)));
	if (needsFrame
	 && (simSpillBase > 0)) {
		assert((((simStackAt(simSpillBase - 1))->spilled)) == 1);
		assert((simSpillBase > simStackPtr)
		 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	}
	if (((fixup->targetInstruction)) == 0) {
		return 0;
	}
	if ((((usqInt)((fixup->targetInstruction)))) == NeedsNonMergeFixupFlag) {
		deadCode = 0;
		return 0;
	}
	assert(isMergeFixup(fixup));
	traceMerge(fixup);
	if (deadCode) {

		/* case 3 */
		/* Would like to assert fixup simStackPtr >= methodOrBlockNumTemps
		   but can't because of the initialNils hack. */
		assert((((fixup->simStackPtr)) >= methodOrBlockNumTemps)
		 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
		simStackPtr = (fixup->simStackPtr);
		simNativeStackPtr = (fixup->simNativeStackPtr);
		simNativeStackSize = (fixup->simNativeStackSize);
	}
	else {

		/* case 4 */
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= simStackPtr) {
			for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < simStackPtr) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : simStackPtr)); i <= simStackPtr; i += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
			}
			simSpillBase = simStackPtr + 1;
		}
	}
	deadCode = 0;
	if ((fixup->isTargetOfBackwardBranch)) {
		(fixup->simStackPtr = simStackPtr);
		(fixup->simNativeStackPtr = simNativeStackPtr);
		(fixup->simNativeStackSize = simNativeStackSize);
	}
	(fixup->targetInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC));
	assert(simStackPtr == ((fixup->simStackPtr)));
	assert(simNativeStackPtr == ((fixup->simNativeStackPtr)));
	assert(simNativeStackSize == ((fixup->simNativeStackSize)));
	/* begin restoreSimStackAtMergePoint: */
	((simSelf())->liveRegister = NoReg);
	for (i1 = (methodOrBlockNumTemps + 1); i1 <= simStackPtr; i1 += 1) {
		cascade0 = simStackAt(i1);
		(cascade0->type = SSSpill);
		(cascade0->offset = FoxMFReceiver - ((i1 - methodOrBlockNumArgs) * BytesPerOop));
		(cascade0->registerr = FPReg);
		(cascade0->spilled = 1);
	}
	simSpillBase = simStackPtr + 1;
	for (i1 = 0; i1 <= simNativeStackPtr; i1 += 1) {
		ensureIsMarkedAsSpilled(simNativeStackAt(i1));
	}
	simNativeSpillBase = simNativeStackPtr + 1;
	return 0;
}

	/* StackToRegisterMappingCogit>>#methodAbortTrampolineFor: */
static sqInt NoDbgRegParms
methodAbortTrampolineFor(sqInt numArgs)
{
	return methodAbortTrampolines[((numArgs < (2 /* numRegArgs */ + 1)) ? numArgs : (2 /* numRegArgs */ + 1))];
}


/*	This is a hook for subclasses to filter out methods they can't deal with. */
/*	Frameless methods with local temporaries cause problems,
	mostly in asserts, and yet they matter not at all for performance.
	Shun them. */

	/* StackToRegisterMappingCogit>>#methodFoundInvalidPostScan */
static sqInt
methodFoundInvalidPostScan(void)
{
	if (!needsFrame) {
		return methodOrBlockNumTemps > methodOrBlockNumArgs;
	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#needsFrameIfMod16GENumArgs: */
static sqInt NoDbgRegParms
needsFrameIfMod16GENumArgs(sqInt stackDelta)
{
	return (byte0 % 16) >= methodOrBlockNumArgs;
}


/*	As of August 2013, the code generator can't deal with spills in frameless
	methods (the
	issue is to do with the stack offset to get at an argument, which is
	changed when there's a spill).
	In e.g. TextColor>>#dominates: other ^other class == self class the second
	send of class
	needs also rto allocate a register that the first one used, but the first
	one's register can't be
	spilled. So avoid this by only allowing class to be sent if the stack
	contains a single element. */

	/* StackToRegisterMappingCogit>>#needsFrameIfStackGreaterThanOne: */
static sqInt NoDbgRegParms
needsFrameIfStackGreaterThanOne(sqInt stackDelta)
{
	return stackDelta > 1;
}

	/* StackToRegisterMappingCogit>>#numberOfSpillsInTopNItems: */
static sqInt NoDbgRegParms
numberOfSpillsInTopNItems(sqInt n)
{
    sqInt i;

	for (i = simStackPtr; i >= ((simStackPtr - n) + 1); i += -1) {
		if ((((simStackAt(i))->type)) == SSSpill) {
			return n - (simStackPtr - i);
		}
	}
	return 0;
}

	/* StackToRegisterMappingCogit>>#picAbortTrampolineFor: */
static sqInt NoDbgRegParms
picAbortTrampolineFor(sqInt numArgs)
{
	return picAbortTrampolines[((numArgs < (2 /* numRegArgs */ + 1)) ? numArgs : (2 /* numRegArgs */ + 1))];
}

	/* StackToRegisterMappingCogit>>#prevInstIsPCAnnotated */
static sqInt
prevInstIsPCAnnotated(void)
{
    sqInt prevIndex;
    AbstractInstruction *prevInst;

	if (!(opcodeIndex > 0)) {
		return 0;
	}
	prevIndex = opcodeIndex - 1;
	while (1) {
		if (prevIndex <= 0) {
			return 0;
		}
		prevInst = abstractInstructionAt(prevIndex);
		if (isPCMappedAnnotation((!((prevInst->annotation))
			? 0
			: (prevInst->annotation)))) {
			return 1;
		}
		if (!(((prevInst->opcode)) == Label)) break;
		prevIndex -= 1;
	}
	return 0;
}


/*	Used to mark ReceiverResultReg as dead or not containing simSelf.
	Used when the simStack has already been flushed, e.g. for sends. */

	/* StackToRegisterMappingCogit>>#receiverIsInReceiverResultReg */
static sqInt
receiverIsInReceiverResultReg(void)
{
	return (((simSelf())->liveRegister)) == ReceiverResultReg;
}


/*	When a block must be recompiled due to overestimating the
	numInitialNils fixups must be restored, which means rescannning
	since backward branches need their targets initialized. */

	/* StackToRegisterMappingCogit>>#reinitializeFixupsFrom:through: */
static void NoDbgRegParms
reinitializeFixupsFromthrough(sqInt start, sqInt end)
{
    BytecodeDescriptor *descriptor;
    sqInt distance;
    BytecodeFixup * fixup;
    sqInt nExts;
    sqInt pc;
    BytecodeFixup * self_in_reinitialize;
    sqInt targetPC;

	pc = start;
	nExts = 0;
	while (pc <= end) {
		/* begin reinitialize */
		self_in_reinitialize = fixupAtIndex(pc - initialPC);
		(self_in_reinitialize->targetInstruction) = ((self_in_reinitialize->simStackPtr) = 0);
		(self_in_reinitialize->simNativeStackPtr) = ((self_in_reinitialize->simNativeStackSize) = 0);
		byte0 = (fetchByteofObject(pc, methodObj)) + bytecodeSetOffset;
		descriptor = generatorAt(byte0);
		if ((isBranch(descriptor))
		 && ((assert(((descriptor->spanFunction)) != null),
		(((descriptor->spanFunction))(descriptor, pc, nExts, methodObj)) < 0))) {
			/* begin spanFor:at:exts:in: */
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj);
			targetPC = (pc + ((descriptor->numBytes))) + distance;
			/* begin initializeFixupAt: */
			fixup = fixupAtIndex(targetPC - initialPC);
			/* begin initializeFixup: */
			(fixup->targetInstruction) = ((AbstractInstruction *) NeedsMergeFixupFlag);
			/* begin setIsBackwardBranchFixup */
			(fixup->isTargetOfBackwardBranch) = 1;
		}
		if ((descriptor->isBlockCreation)) {
			/* begin spanFor:at:exts:in: */
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj);
			pc = (pc + ((descriptor->numBytes))) + distance;
		}
		else {
			pc += (descriptor->numBytes);
		}
		nExts = ((descriptor->isExtension)
			? nExts + 1
			: 0);
	}
}


/*	Scan the block to determine if the block needs a frame or not */

	/* StackToRegisterMappingCogit>>#scanBlock: */
static sqInt NoDbgRegParms
scanBlock(BlockStart *blockStart)
{
    BytecodeDescriptor *descriptor;
    sqInt end;
    sqInt framelessStackDelta;
    sqInt nExts;
    sqInt numPushNils;
    sqInt (* const numPushNilsFunction)(struct _BytecodeDescriptor *,sqInt,sqInt,sqInt) = squeakV3orSistaV1NumPushNils;
    sqInt pc;
    sqInt pushingNils;

	needsFrame = 0;
	hasNativeFrame = 0;
	prevBCDescriptor = null;
	methodOrBlockNumArgs = (blockStart->numArgs);
	inBlock = InVanillaBlock;
	pc = (blockStart->startpc);
	end = ((blockStart->startpc)) + ((blockStart->span));
	framelessStackDelta = (nExts = (extA = (numExtB = (extB = 0))));
	pushingNils = 1;
	while (pc < end) {
		byte0 = (fetchByteofObject(pc, methodObj)) + bytecodeSetOffset;
		descriptor = generatorAt(byte0);
		if ((descriptor->isExtension)) {
			loadSubsequentBytesForDescriptorat(descriptor, pc);
			((descriptor->generator))();
		}
		if (!needsFrame) {
			if ((((descriptor->needsFrameFunction)) == null)
			 || (((descriptor->needsFrameFunction))(framelessStackDelta))) {
				needsFrame = 1;
			}
			else {
				framelessStackDelta += (descriptor->stackDelta);
			}
		}
		/* begin maybeNoteDescriptor:blockStart: */
		if ((descriptor->isInstVarRef)) {
			(blockStart->hasInstVarRef = 1);
		}
		if (pushingNils
		 && (!((descriptor->isExtension)))) {

			/* Count the initial number of pushed nils acting as temp initializers.  We can't tell
			   whether an initial pushNil is an operand reference or a temp initializer, except
			   when the pushNil is a jump target (has a fixup), which never happens:
			   self systemNavigation browseAllSelect:
			   [:m| | ebc |
			   (ebc := m embeddedBlockClosures
			   select: [:ea| ea decompile statements first isMessage]
			   thenCollect: [:ea| ea decompile statements first selector]) notEmpty
			   and: [(#(whileTrue whileFalse whileTrue: whileFalse:) intersection: ebc) notEmpty]]
			   or if the bytecode set has a push multiple nils bytecode.  We simply count initial nils.
			   Rarely we may end up over-estimating.  We will correct by checking the stack depth
			   at the end of the block in compileBlockBodies. */
			if (((numPushNils = numPushNilsFunction(descriptor, pc, nExts, methodObj))) > 0) {
				assert((((descriptor->numBytes)) == 1)
				 || (((descriptor->generator)) == genPushClosureTempsBytecode));
				(blockStart->numInitialNils = ((blockStart->numInitialNils)) + numPushNils);
			}
			else {
				pushingNils = 0;
			}
		}
		/* begin nextBytecodePCFor:at:exts:in: */
		pc = (pc + ((descriptor->numBytes))) + (((descriptor->isBlockCreation)
	? ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj)
	: 0));
		if ((descriptor->isExtension)) {
			nExts += 1;
		}
		else {
			nExts = (extA = (numExtB = (extB = 0)));
		}
		prevBCDescriptor = descriptor;
	}
	if (!needsFrame) {
		assert((framelessStackDelta >= 0)
		 && (((blockStart->numInitialNils)) >= framelessStackDelta));
		(blockStart->numInitialNils = ((blockStart->numInitialNils)) - framelessStackDelta);
	}
	return 0;
}


/*	Scan the method (and all embedded blocks) to determine
	- what the last bytecode is; extra bytes at the end of a method are used
	to encode things like source pointers or temp names
	- if the method needs a frame or not
	- what are the targets of any backward branches.
	- how many blocks it creates
	Answer the block count or on error a negative error code */

	/* StackToRegisterMappingCogit>>#scanMethod */
static sqInt
scanMethod(void)
{
    BytecodeDescriptor *descriptor;
    sqInt distance;
    BytecodeFixup * fixup;
    sqInt framelessStackDelta;
    sqInt latestContinuation;
    sqInt nExts;
    sqInt numBlocks;
    sqInt pc;
    sqInt seenInstVarStore;
    sqInt targetPC;

	needsFrame = (useTwoPaths = (seenInstVarStore = 0));
	hasNativeFrame = 0;
	prevBCDescriptor = null;
	if ((primitiveIndex > 0)
	 && (isQuickPrimitiveIndex(primitiveIndex))) {
		return 0;
	}
	pc = (latestContinuation = initialPC);
	numBlocks = (framelessStackDelta = (nExts = (extA = (numExtB = (extB = 0)))));
	while (pc <= endPC) {
		byte0 = (fetchByteofObject(pc, methodObj)) + bytecodeSetOffset;
		descriptor = generatorAt(byte0);
		if ((descriptor->isExtension)) {
			if (((descriptor->opcode)) == Nop) {

				/* unknown bytecode tag; see Cogit class>>#generatorTableFrom: */
				return EncounteredUnknownBytecode;
			}
			loadSubsequentBytesForDescriptorat(descriptor, pc);
			((descriptor->generator))();
		}
		if (((descriptor->isReturn))
		 && (pc >= latestContinuation)) {
			endPC = pc;
		}
		if (!needsFrame) {
			if ((((descriptor->needsFrameFunction)) == null)
			 || (((descriptor->needsFrameFunction))(framelessStackDelta))) {

				/* With immutability we win simply by avoiding a frame build if the receiver is young and not immutable. */
				
#        if IMMUTABILITY
				if ((descriptor->is1ByteInstVarStore)) {
					useTwoPaths = 1;
				}
				else {
					needsFrame = 1;
					useTwoPaths = 0;
				}
#        else /* IMMUTABILITY */
				needsFrame = 1;
				useTwoPaths = 0;
#        endif /* IMMUTABILITY */
			}
			else {

				/* Without immutability we win if there are two or more stores and the receiver is new. */
				framelessStackDelta += (descriptor->stackDelta);
				
#        if IMMUTABILITY
#        else /* IMMUTABILITY */
				if ((descriptor->is1ByteInstVarStore)) {
					if (seenInstVarStore) {
						useTwoPaths = 1;
					}
					else {
						seenInstVarStore = 1;
					}
				}
#        endif /* IMMUTABILITY */
			}
		}
		if (isBranch(descriptor)) {
			/* begin spanFor:at:exts:in: */
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj);
			targetPC = (pc + ((descriptor->numBytes))) + distance;
			if ((assert(((descriptor->spanFunction)) != null),
			(((descriptor->spanFunction))(descriptor, pc, nExts, methodObj)) < 0)) {
				/* begin initializeFixupAt: */
				fixup = fixupAtIndex(targetPC - initialPC);
				/* begin initializeFixup: */
				(fixup->targetInstruction) = ((AbstractInstruction *) NeedsMergeFixupFlag);
				/* begin setIsBackwardBranchFixup */
				(fixup->isTargetOfBackwardBranch) = 1;
			}
			else {
				latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
			}
		}
		/* begin maybeDealWithUnsafeJumpForDescriptor:pc:latestContinuation: */
		latestContinuation = latestContinuation;
		if ((descriptor->isBlockCreation)) {
			numBlocks += 1;
			/* begin spanFor:at:exts:in: */
			distance = ((descriptor->spanFunction))(descriptor, pc, nExts, methodObj);
			targetPC = (pc + ((descriptor->numBytes))) + distance;
			latestContinuation = ((latestContinuation < targetPC) ? targetPC : latestContinuation);
		}
		pc += (descriptor->numBytes);
		nExts = ((descriptor->isExtension)
			? nExts + 1
			: (extA = (numExtB = (extB = 0))));
		prevBCDescriptor = descriptor;
	}
	return numBlocks;
}

	/* StackToRegisterMappingCogit>>#squeakV3orSistaV1PushNilSize:numInitialNils: */
static sqInt NoDbgRegParms
squeakV3orSistaV1PushNilSizenumInitialNils(sqInt aMethodObj, sqInt numInitialNils)
{
	return (methodUsesAlternateBytecodeSet(aMethodObj)
		? /* begin sistaV1PushNilSize:numInitialNils: */ numInitialNils
		: numInitialNils);
}

	/* StackToRegisterMappingCogit>>#squeakV3orSistaV1:Num:Push:Nils: */
static sqInt NoDbgRegParms
squeakV3orSistaV1NumPushNils(BytecodeDescriptor *descriptor, sqInt pc, sqInt nExts, sqInt aMethodObj)
{
	return (bytecodeSetOffset == 0
		? (((descriptor->generator)) == genPushConstantNilBytecode
				? 1
				: 0)
		: (/* begin sistaV1:Num:Push:Nils: */
			(((descriptor->generator)) == genPushConstantNilBytecode
					? 1
					: 0)));
}


/*	Allocate a register needed in a run-time call (i.e. flush uses of the
	register to the real stack). Since the run-time can smash any and
	all caller-saved registers also flush all caller-saved registers. */

	/* StackToRegisterMappingCogit>>#ssAllocateCallReg: */
static void NoDbgRegParms
ssAllocateCallReg(sqInt requiredReg)
{
	/* begin ssAllocateRequiredRegMask:upThrough: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (1U << requiredReg), simStackPtr, simNativeStackPtr);
}


/*	Allocate registers needed in a run-time call (i.e. flush uses of the
	registers to the real stack). Since the run-time can smash any and
	all caller-saved registers also flush all caller-saved registers. */

	/* StackToRegisterMappingCogit>>#ssAllocateCallReg:and: */
static void NoDbgRegParms
ssAllocateCallRegand(sqInt requiredReg1, sqInt requiredReg2)
{
	/* begin ssAllocateRequiredRegMask:upThrough: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | ((1U << requiredReg1) | (1U << requiredReg2)), simStackPtr, simNativeStackPtr);
}


/*	Allocate registers needed in a run-time call (i.e. flush uses of the
	registers to the real stack). Since the run-time can smash any and
	all caller-saved registers also flush all caller-saved registers. */

	/* StackToRegisterMappingCogit>>#ssAllocateCallReg:and:and: */
static void NoDbgRegParms
ssAllocateCallRegandand(sqInt requiredReg1, sqInt requiredReg2, sqInt requiredReg3)
{
	/* begin ssAllocateRequiredRegMask:upThrough: */
	ssAllocateRequiredRegMaskupThroughupThroughNative(CallerSavedRegisterMask | (((1U << requiredReg1) | (1U << requiredReg2)) | (1U << requiredReg3)), simStackPtr, simNativeStackPtr);
}

	/* StackToRegisterMappingCogit>>#ssAllocateRequiredFloatRegMask:upThrough:upThroughNative: */
static void NoDbgRegParms
ssAllocateRequiredFloatRegMaskupThroughupThroughNative(sqInt requiredRegsMask, sqInt stackPtr, sqInt nativeStackPtr)
{
    sqInt i;
    sqInt i1;
    sqInt lastRequired;
    sqInt lastRequiredNative;
    sqInt liveRegs;

	lastRequired = -1;

	/* compute live regs while noting the last occurrence of required regs.
	   If these are not free we must spill from simSpillBase to last occurrence.
	   Note we are conservative here; we could allocate FPReg in frameless methods. */
	lastRequiredNative = -1;
	liveRegs = NoReg;
	for (i = (((simSpillBase < 0) ? 0 : simSpillBase)); i <= stackPtr; i += 1) {
		liveRegs = liveRegs | (registerMask(simStackAt(i)));
		if ((0 /* floatRegisterMask */ & requiredRegsMask) != 0) {
			lastRequired = i;
		}
	}
	assert(lastRequiredNative == simNativeStackPtr);
	for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= nativeStackPtr; i += 1) {
		liveRegs = liveRegs | (nativeRegisterMask(simNativeStackAt(i)));
		if ((0 /* floatRegisterMask */ & requiredRegsMask) != 0) {
			lastRequiredNative = i;
		}
	}
	if (!((liveRegs & requiredRegsMask) == 0)) {

		/* Some live, must spill */
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= lastRequired) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < lastRequired) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : lastRequired)); i1 <= lastRequired; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = lastRequired + 1;
		}
		assert(((liveFloatRegisters()) & requiredRegsMask) == 0);
	}
}

	/* StackToRegisterMappingCogit>>#ssAllocateRequiredFloatReg: */
static void NoDbgRegParms
ssAllocateRequiredFloatReg(sqInt requiredReg)
{
	ssAllocateRequiredFloatRegMaskupThroughupThroughNative(1U << requiredReg, simStackPtr, simNativeStackPtr);
}

	/* StackToRegisterMappingCogit>>#ssAllocateRequiredRegMask:upThrough:upThroughNative: */
static void NoDbgRegParms
ssAllocateRequiredRegMaskupThroughupThroughNative(sqInt requiredRegsMask, sqInt stackPtr, sqInt nativeStackPtr)
{
    sqInt i;
    sqInt i1;
    sqInt lastRequired;
    sqInt lastRequiredNative;
    sqInt liveRegs;

	lastRequired = -1;

	/* compute live regs while noting the last occurrence of required regs.
	   If these are not free we must spill from simSpillBase to last occurrence.
	   Note we are conservative here; we could allocate FPReg in frameless methods. */
	lastRequiredNative = -1;
	/* begin registerMaskFor:and: */
	liveRegs = (1U << FPReg) | (1U << SPReg);
	for (i = (((simSpillBase < 0) ? 0 : simSpillBase)); i <= stackPtr; i += 1) {
		liveRegs = liveRegs | (registerMask(simStackAt(i)));
		if ((registerMask(simStackAt(i))) & requiredRegsMask) {
			lastRequired = i;
		}
	}
	assert(nativeStackPtr == simNativeStackPtr);
	for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= nativeStackPtr; i += 1) {
		liveRegs = liveRegs | (nativeRegisterMask(simNativeStackAt(i)));
		if ((nativeRegisterMask(simNativeStackAt(i))) & requiredRegsMask) {
			lastRequiredNative = i;
		}
	}
	if (liveRegs & requiredRegsMask) {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= lastRequired) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < lastRequired) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : lastRequired)); i1 <= lastRequired; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = lastRequired + 1;
		}
		assert(!(((liveRegisters()) & requiredRegsMask)));
	}
}

	/* StackToRegisterMappingCogit>>#ssAllocateRequiredReg: */
static void NoDbgRegParms
ssAllocateRequiredReg(sqInt requiredReg)
{
    sqInt requiredRegsMask;

	/* begin ssAllocateRequiredRegMask:upThrough: */
	requiredRegsMask = 1U << requiredReg;
	ssAllocateRequiredRegMaskupThroughupThroughNative(requiredRegsMask, simStackPtr, simNativeStackPtr);
}

	/* StackToRegisterMappingCogit>>#ssAllocateRequiredReg:and: */
static void NoDbgRegParms
ssAllocateRequiredRegand(sqInt requiredReg1, sqInt requiredReg2)
{
    sqInt requiredRegsMask;

	/* begin ssAllocateRequiredRegMask:upThrough: */
	requiredRegsMask = (1U << requiredReg1) | (1U << requiredReg2);
	ssAllocateRequiredRegMaskupThroughupThroughNative(requiredRegsMask, simStackPtr, simNativeStackPtr);
}

	/* StackToRegisterMappingCogit>>#ssAllocateRequiredReg:upThrough: */
static void NoDbgRegParms
ssAllocateRequiredRegupThrough(sqInt requiredReg, sqInt stackPtr)
{
    sqInt requiredRegsMask;

	/* begin ssAllocateRequiredRegMask:upThrough: */
	requiredRegsMask = 1U << requiredReg;
	ssAllocateRequiredRegMaskupThroughupThroughNative(requiredRegsMask, stackPtr, simNativeStackPtr);
}


/*	Any occurrences on the stack of the value being stored (which is the top
	of stack)
	must be flushed, and hence any values colder than them stack. */

	/* StackToRegisterMappingCogit>>#ssFlushUpThroughReceiverVariable: */
static void NoDbgRegParms
ssFlushUpThroughReceiverVariable(sqInt slotIndex)
{
    sqInt i;
    sqInt index;

	ssNativeFlushTo(simNativeStackPtr);
	/* begin ssFlushUpThrough: */
	assert(simSpillBase >= 0);
	for (index = (simStackPtr - 1); index >= simSpillBase; index += -1) {
		if (((((simStackAt(index))->type)) == SSBaseOffset)
		 && (((((simStackAt(index))->registerr)) == ReceiverResultReg)
		 && ((((simStackAt(index))->offset)) == (slotOffsetOfInstVarIndex(slotIndex))))) {
			/* begin ssFlushTo: */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= index) {
				for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < index) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : index)); i <= index; i += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
				}
				simSpillBase = index + 1;
			}
			goto l1;
		}
	}
	l1:	/* end ssFlushUpThrough: */;
}


/*	Any occurrences on the stack of the value being stored (which is the top
	of stack)
	must be flushed, and hence any values colder than them stack. */

	/* StackToRegisterMappingCogit>>#ssFlushUpThroughTemporaryVariable: */
static void NoDbgRegParms
ssFlushUpThroughTemporaryVariable(sqInt tempIndex)
{
    sqInt i;
    sqInt index;
    sqInt offset;

	ssNativeFlushTo(simNativeStackPtr);
	offset = ((simStackAt(tempIndex + 1))->offset);
	assert(offset == (frameOffsetOfTemporary(tempIndex)));
	/* begin ssFlushUpThrough: */
	assert(simSpillBase >= 0);
	for (index = (simStackPtr - 1); index >= simSpillBase; index += -1) {
		if (((((simStackAt(index))->type)) == SSBaseOffset)
		 && (((((simStackAt(index))->registerr)) == FPReg)
		 && ((((simStackAt(index))->offset)) == offset))) {
			/* begin ssFlushTo: */
			assert(tempsValidAndVolatileEntriesSpilled());
			ssNativeFlushTo(simNativeStackPtr);
			if (simSpillBase <= index) {
				for (i = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < index) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : index)); i <= index; i += 1) {
					assert(needsFrame);
					ensureSpilledAtfrom(simStackAt(i), frameOffsetOfTemporary(i - 1), FPReg);
				}
				simSpillBase = index + 1;
			}
			goto l1;
		}
	}
	l1:	/* end ssFlushUpThrough: */;
}

	/* StackToRegisterMappingCogit>>#ssNativeFlushTo: */
static void NoDbgRegParms
ssNativeFlushTo(sqInt index)
{
    sqInt allocatedScratchRegister;
    AbstractInstruction *anInstruction;
    AbstractInstruction *anInstruction1;
    AbstractInstruction *anInstruction2;
    sqInt i;
    sqInt loadedPointer;
    sqInt offset;
    sqInt offset1;

	if (simNativeSpillBase <= index) {
		loadedPointer = 0;
		allocatedScratchRegister = 0;
		for (i = (((simNativeSpillBase < 0) ? 0 : simNativeSpillBase)); i <= index; i += 1) {
			if (!loadedPointer) {
				/* begin MoveMw:r:R: */
				offset = frameOffsetOfNativeFramePointer();
				/* begin checkQuickConstant:forInstruction: */
				anInstruction = genoperandoperandoperand(MoveMwrR, offset, FPReg, TempReg);
				loadedPointer = 1;
			}
			if ((spillingNeedsScratchRegister(simNativeStackAt(i)))
			 && (!allocatedScratchRegister)) {
				/* begin PushR: */
				genoperand(PushR, FPReg);
				allocatedScratchRegister = 1;
			}
			ensureSpilledSPscratchRegister(simNativeStackAt(i), TempReg, FPReg);
		}
		simNativeSpillBase = index + 1;
		if (allocatedScratchRegister) {
			/* begin PopR: */
			genoperand(PopR, FPReg);
		}
		if (loadedPointer) {
			/* begin checkQuickConstant:forInstruction: */
			anInstruction1 = genoperandoperand(SubCqR, simNativeStackSize, TempReg);
			/* begin MoveR:Mw:r: */
			offset1 = frameOffsetOfNativeStackPointer();
			/* begin checkQuickConstant:forInstruction: */
			anInstruction2 = genoperandoperandoperand(MoveRMwr, TempReg, offset1, FPReg);
		}
	}
}

	/* StackToRegisterMappingCogit>>#ssNativePop: */
static void NoDbgRegParms
ssNativePop(sqInt n)
{
	assert((simNativeStackPtr - n) >= -1);
	simNativeStackPtr -= n;
	if (simNativeStackPtr >= 0) {
		simNativeStackSize = ((ssNativeTop())->offset);
	}
	else {
		simNativeStackSize = 0;
	}
}

	/* StackToRegisterMappingCogit>>#ssNativePush: */
static void NoDbgRegParms
ssNativePush(sqInt n)
{
	simNativeStackPtr += n;
}

	/* StackToRegisterMappingCogit>>#ssNativeTop */
static CogSimStackNativeEntry *
ssNativeTop(void)
{
	assert(simNativeStackPtr >= 0);
	return simNativeStackAt(simNativeStackPtr);
}

	/* StackToRegisterMappingCogit>>#ssNativeValue: */
static CogSimStackNativeEntry * NoDbgRegParms
ssNativeValue(sqInt n)
{
	return simNativeStackAt(simNativeStackPtr - n);
}

	/* StackToRegisterMappingCogit>>#ssPopNativeSize: */
static void NoDbgRegParms
ssPopNativeSize(sqInt popSize)
{
    sqInt popCount;
    sqInt poppingSize;
    sqInt stackPosition;

	poppingSize = 0;
	stackPosition = simNativeStackPtr;
	while ((poppingSize < popSize)
	 && (stackPosition >= 0)) {
		poppingSize += stackSpillSize(simNativeStackAt(stackPosition));
		stackPosition -= 1;
	}
	assert(poppingSize == popSize);
	popCount = simNativeStackPtr - stackPosition;
	ssNativePop(popCount);
}

	/* StackToRegisterMappingCogit>>#ssPop: */
static void NoDbgRegParms
ssPop(sqInt n)
{
    sqInt i;

	assert(((simStackPtr - n) >= methodOrBlockNumTemps)
	 || (((!needsFrame)
	 && ((simStackPtr - n) >= 0))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil())));
	simStackPtr -= n;
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
}

	/* StackToRegisterMappingCogit>>#ssPushAnnotatedConstant: */
static sqInt NoDbgRegParms
ssPushAnnotatedConstant(sqInt literal)
{
    AbstractInstruction *abstractInstruction;

	ssPushConstant(literal);
	/* begin annotateInstructionForBytecode */
	if (prevInstIsPCAnnotated()) {
		/* begin Nop */
		abstractInstruction = gen(Nop);
	}
	else {
		/* begin Label */
		abstractInstruction = genoperandoperand(Label, (labelCounter += 1), bytecodePC);
	}
	(abstractInstruction->annotation = HasBytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushBase:offset: */
static sqInt NoDbgRegParms
ssPushBaseoffset(sqInt reg, sqInt offset)
{
    CogSimStackEntry * cascade0;
    sqInt i;

	ssPush(1);
	cascade0 = ssTop();
	(cascade0->type = SSBaseOffset);
	(cascade0->spilled = 0);
	(cascade0->registerr = reg);
	(cascade0->offset = offset);
	(cascade0->bcptr = bytecodePC);
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushConstant: */
static sqInt NoDbgRegParms
ssPushConstant(sqInt literal)
{
    CogSimStackEntry * cascade0;
    sqInt i;

	ssPush(1);
	cascade0 = ssTop();
	(cascade0->type = SSConstant);
	(cascade0->spilled = 0);
	(cascade0->constant = literal);
	(cascade0->bcptr = bytecodePC);
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushDesc: */
static sqInt NoDbgRegParms
ssPushDesc(SimStackEntry simStackEntry)
{
    sqInt i;

	if (((simStackEntry.type)) == SSSpill) {
		(simStackEntry.type = SSBaseOffset);
	}
	(simStackEntry.spilled = 0);
	(simStackEntry.bcptr = bytecodePC);
	simStack[(simStackPtr += 1)] = simStackEntry;
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantFloat32: */
static sqInt NoDbgRegParms
ssPushNativeConstantFloat32(float aFloat32)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantFloat32);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantFloat32 = aFloat32);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantFloat64: */
static sqInt NoDbgRegParms
ssPushNativeConstantFloat64(double aFloat64)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += 8;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantFloat64);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantFloat64 = aFloat64);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantInt32: */
static sqInt NoDbgRegParms
ssPushNativeConstantInt32(sqInt anInt32)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantInt32);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantInt32 = anInt32);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantInt64: */
static sqInt NoDbgRegParms
ssPushNativeConstantInt64(sqLong anInt64)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += 8;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantInt64);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantInt64 = anInt64);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeConstantPointer: */
static sqInt NoDbgRegParms
ssPushNativeConstantPointer(sqInt aNativePointer)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSConstantNativePointer);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->constantNativePointer = aNativePointer);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeRegisterDoubleFloat: */
static sqInt NoDbgRegParms
ssPushNativeRegisterDoubleFloat(sqInt reg)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += 8;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSRegisterDoubleFloat);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->registerr = reg);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeRegisterSingleFloat: */
static sqInt NoDbgRegParms
ssPushNativeRegisterSingleFloat(sqInt reg)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSRegisterSingleFloat);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->registerr = reg);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeRegister: */
static sqInt NoDbgRegParms
ssPushNativeRegister(sqInt reg)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += BytesPerWord;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSNativeRegister);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->registerr = reg);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushNativeRegister:secondRegister: */
static sqInt NoDbgRegParms
ssPushNativeRegistersecondRegister(sqInt reg, sqInt secondReg)
{
    CogSimStackNativeEntry * cascade0;

	ssNativePush(1);
	if (simNativeSpillBase > simNativeStackPtr) {
		simNativeSpillBase = ((simNativeStackPtr < 0) ? 0 : simNativeStackPtr);
	}
	simNativeStackSize += 8;
	/* begin ssNativeTop */
	assert(simNativeStackPtr >= 0);
	cascade0 = simNativeStackAt(simNativeStackPtr);
	(cascade0->type = SSRegisterPair);
	(cascade0->spilled = 0);
	(cascade0->offset = simNativeStackSize);
	(cascade0->registerr = reg);
	(cascade0->registerSecond = secondReg);
	(cascade0->bcptr = bytecodePC);
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPushRegister: */
static sqInt NoDbgRegParms
ssPushRegister(sqInt reg)
{
    CogSimStackEntry * cascade0;
    sqInt i;

	ssPush(1);
	cascade0 = ssTop();
	(cascade0->type = SSRegister);
	(cascade0->spilled = 0);
	(cascade0->registerr = reg);
	(cascade0->bcptr = bytecodePC);
	/* begin updateSimSpillBase */
	assert(((simSpillBase > methodOrBlockNumTemps)
	 && (simStackPtr >= methodOrBlockNumTemps))
	 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()));
	if (simSpillBase > simStackPtr) {
		simSpillBase = simStackPtr + 1;
		while (((simSpillBase - 1) > methodOrBlockNumTemps)
		 && (!(((simStackAt(simSpillBase - 1))->spilled)))) {
			simSpillBase -= 1;
		}
	}
	else {
		while ((((simStackAt(simSpillBase))->spilled))
		 && (simSpillBase <= simStackPtr)) {
			simSpillBase += 1;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i <= ((((simSpillBase - 1) < simStackPtr) ? (simSpillBase - 1) : simStackPtr)); i += 1) {
		assert((((simStackAt(i))->spilled)) == 1);
	}
	assert((simSpillBase > simStackPtr)
	 || ((((simStackAt(simSpillBase))->spilled)) == 0));
	return 0;
}

	/* StackToRegisterMappingCogit>>#ssPush: */
static void NoDbgRegParms
ssPush(sqInt n)
{
	simStackPtr += n;
}

	/* StackToRegisterMappingCogit>>#ssSelfDescriptor */
static SimStackEntry
ssSelfDescriptor(void)
{
	return simStack[0];
}


/*	In addition to ssStorePop:toReg:, if this is a store and not
	a popInto I change the simulated stack to use the register 
	for the top value */

	/* StackToRegisterMappingCogit>>#ssStoreAndReplacePop:toReg: */
static void NoDbgRegParms
ssStoreAndReplacePoptoReg(sqInt popBoolean, sqInt reg)
{
    char topSpilled;

	topSpilled = ((ssTop())->spilled);
	ssStorePoptoReg(popBoolean
	 || (topSpilled), reg);
	if (!popBoolean) {
		if (!topSpilled) {
			ssPop(1);
		}
		ssPushRegister(reg);
	}
}


/*	Store or pop the top simulated stack entry to a register.
	Use preferredReg if the entry is not itself a register.
	Answer the actual register the result ends up in. */

	/* StackToRegisterMappingCogit>>#ssStorePop:toPreferredReg: */
static sqInt NoDbgRegParms
ssStorePoptoPreferredReg(sqInt popBoolean, sqInt preferredReg)
{
    sqInt actualReg;

	actualReg = preferredReg;
	if ((((ssTop())->type)) == SSRegister) {
		assert(!(((ssTop())->spilled)));
		actualReg = ((ssTop())->registerr);
	}
	ssStorePoptoReg(popBoolean, actualReg);
	return actualReg;
}


/*	Store or pop the top simulated stack entry to a register.
	N.B.: popToReg: and storeToReg: does not generate anything if 
	it moves a register to the same register. */

	/* StackToRegisterMappingCogit>>#ssStorePop:toReg: */
static void NoDbgRegParms
ssStorePoptoReg(sqInt popBoolean, sqInt reg)
{
	if (popBoolean) {
		popToReg(ssTop(), reg);
		ssPop(1);
	}
	else {
		storeToReg(ssTop(), reg);
	}
}

	/* StackToRegisterMappingCogit>>#ssTop */
static CogSimStackEntry *
ssTop(void)
{
	return simStackAt(simStackPtr);
}

	/* StackToRegisterMappingCogit>>#ssValue: */
static CogSimStackEntry * NoDbgRegParms
ssValue(sqInt n)
{
	return simStackAt(simStackPtr - n);
}

	/* StackToRegisterMappingCogit>>#stackEntryIsBoolean: */
static sqInt NoDbgRegParms
stackEntryIsBoolean(CogSimStackEntry *simStackEntry)
{
	return (((simStackEntry->type)) == SSConstant)
	 && ((((simStackEntry->constant)) == (trueObject()))
	 || (((simStackEntry->constant)) == (falseObject())));
}


/*	Answer if the stack is valid up to, but not including, simSpillBase. */

	/* StackToRegisterMappingCogit>>#tempsValidAndVolatileEntriesSpilled */
static sqInt
tempsValidAndVolatileEntriesSpilled(void)
{
    sqInt culprit;
    sqInt i;

	culprit = 0;
	for (i = 1; i <= methodOrBlockNumTemps; i += 1) {
		if (!(((((simStackAt(i))->type)) == SSBaseOffset)
			 || (maybeCompilingFirstPassOfBlockWithInitialPushNil()))) {
			if (!(culprit)) {
				culprit = i;
			}
			return 0;
		}
	}
	for (i = (methodOrBlockNumTemps + 1); i < simSpillBase; i += 1) {
		if (!(((simStackAt(i))->spilled))) {
			if (!(culprit)) {
				culprit = i;
			}
			return 0;
		}
	}
	return 1;
}


/*	If the sequence of bytecodes is
	push: (Array new: 1)
	popIntoTemp: tempIndex
	pushConstant: const or pushTemp: n
	popIntoTemp: 0 inVectorAt: tempIndex
	collapse this into
	tempAt: tempIndex put: {const or temp}
	and answer true, otherwise answer false.
	One might think that we should look for a sequence of more than
	one pushes and pops but this is extremely rare.
	Exclude pushRcvr: n to avoid potential complications with context inst
	vars.  */

	/* StackToRegisterMappingCogit>>#tryCollapseTempVectorInitializationOfSize: */
static sqInt NoDbgRegParms
tryCollapseTempVectorInitializationOfSize(sqInt slots)
{
    sqInt pc;
    sqInt pc1;
    sqInt pc2;
    BytecodeDescriptor *pushArrayDesc;
    BytecodeDescriptor *pushValueDesc;
    sqInt reg;
    sqInt remoteTempIndex;
    BytecodeDescriptor *storeArrayDesc;
    BytecodeDescriptor *storeValueDesc;
    sqInt tempIndex;

	if (slots != 1) {
		return 0;
	}
	/* begin generatorForPC: */
	pushArrayDesc = generatorAt(bytecodeSetOffset + (fetchByteofObject(bytecodePC, methodObj)));
	assert(((pushArrayDesc->generator)) == genPushNewArrayBytecode);
	/* begin generatorForPC: */
	pc = bytecodePC + ((pushArrayDesc->numBytes));
	storeArrayDesc = generatorAt(bytecodeSetOffset + (fetchByteofObject(pc, methodObj)));
	if (((storeArrayDesc->generator)) == genStoreAndPopTemporaryVariableBytecode) {
		tempIndex = (fetchByteofObject(bytecodePC + ((pushArrayDesc->numBytes)), methodObj)) & 7;
	}
	else {
		if (!(((storeArrayDesc->generator)) == genLongStoreAndPopTemporaryVariableBytecode)) {
			return 0;
		}
		tempIndex = fetchByteofObject((bytecodePC + ((pushArrayDesc->numBytes))) + 1, methodObj);
	}
	/* begin generatorForPC: */
	pc1 = (bytecodePC + ((pushArrayDesc->numBytes))) + ((storeArrayDesc->numBytes));
	pushValueDesc = generatorAt(bytecodeSetOffset + (fetchByteofObject(pc1, methodObj)));
	if (!((((pushValueDesc->generator)) == genPushLiteralConstantBytecode)
		 || ((((pushValueDesc->generator)) == genPushQuickIntegerConstantBytecode)
		 || (((pushValueDesc->generator)) == genPushTemporaryVariableBytecode)))) {
		return 0;
	}
	/* begin generatorForPC: */
	pc2 = ((bytecodePC + ((pushArrayDesc->numBytes))) + ((storeArrayDesc->numBytes))) + ((pushValueDesc->numBytes));
	storeValueDesc = generatorAt(bytecodeSetOffset + (fetchByteofObject(pc2, methodObj)));
	remoteTempIndex = fetchByteofObject((((bytecodePC + ((pushArrayDesc->numBytes))) + ((storeArrayDesc->numBytes))) + ((pushValueDesc->numBytes))) + 2, methodObj);
	if (!((((storeValueDesc->generator)) == genStoreAndPopRemoteTempLongBytecode)
		 && (tempIndex == remoteTempIndex))) {
		return 0;
	}
	genNewArrayOfSizeinitialized(1, 0);
	evaluateat(pushValueDesc, (bytecodePC + ((pushArrayDesc->numBytes))) + ((storeArrayDesc->numBytes)));
	reg = ssStorePoptoPreferredReg(1, TempReg);
	genStoreSourceRegslotIndexintoNewObjectInDestReg(reg, 0, ReceiverResultReg);
	ssPushRegister(ReceiverResultReg);
	evaluateat(storeArrayDesc, bytecodePC + ((pushArrayDesc->numBytes)));

	/* + pushArrayDesc numBytes this gets added by nextBytecodePCFor:at:exts:in: */
	bytecodePC = ((bytecodePC + ((storeArrayDesc->numBytes))) + ((pushValueDesc->numBytes))) + ((storeValueDesc->numBytes));
	return 1;
}

	/* StackToRegisterMappingCogit>>#violatesEnsureSpilledSpillAssert */
static sqInt
violatesEnsureSpilledSpillAssert(void)
{
	return 1;
}


/*	Used when ReceiverResultReg is allocated for other than simSelf, and
	there may be references to ReceiverResultReg which need to be spilled. */

	/* StackToRegisterMappingCogit>>#voidReceiverResultRegContainsSelf */
static void
voidReceiverResultRegContainsSelf(void)
{
    sqInt i;
    sqInt i1;
    sqInt spillIndex;

	/* begin voidReceiverOptStatus */
	((simSelf())->liveRegister = NoReg);
	spillIndex = 0;
	for (i = ((((methodOrBlockNumTemps + 1) < simSpillBase) ? simSpillBase : (methodOrBlockNumTemps + 1))); i <= simStackPtr; i += 1) {
		if ((registerOrNone(simStackAt(i))) == ReceiverResultReg) {
			spillIndex = i;
		}
	}
	if (spillIndex > 0) {
		/* begin ssFlushTo: */
		assert(tempsValidAndVolatileEntriesSpilled());
		ssNativeFlushTo(simNativeStackPtr);
		if (simSpillBase <= spillIndex) {
			for (i1 = (((((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) < spillIndex) ? ((((((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) < simStackPtr) ? (((simSpillBase < (methodOrBlockNumTemps + 1)) ? (methodOrBlockNumTemps + 1) : simSpillBase)) : simStackPtr)) : spillIndex)); i1 <= spillIndex; i1 += 1) {
				assert(needsFrame);
				ensureSpilledAtfrom(simStackAt(i1), frameOffsetOfTemporary(i1 - 1), FPReg);
			}
			simSpillBase = spillIndex + 1;
		}
	}
}
