//method_1  使用逻辑式
module top_module (
    input c,
    input d,
    output [3:0] mux_in
); 

    assign mux_in[0] = c|d,
        mux_in[1] = 0,
        mux_in[2] = ~d,
        mux_in[3] = c&d;
        
endmodule

//method_2  使用多路复用器
module top_module (
    input c,
    input d,
    output [3:0] mux_in
); 

    assign mux_in[0] = c ? 1:d,
        mux_in[1] = 0,
        mux_in[2] = d ? 0:1,
        mux_in[3] = c ? d:0;
        
endmodule
