{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1477763709779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1477763709780 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 29 13:55:09 2016 " "Processing started: Sat Oct 29 13:55:09 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1477763709780 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763709780 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763709780 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1477763710148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/hardware-description-language/lab5/src/seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/hardware-description-language/lab5/src/seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-beh " "Found design unit 1: seven_seg-beh" {  } { { "../../src/seven_seg.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/seven_seg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763717962 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "../../src/seven_seg.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/seven_seg.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763717962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763717962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/hardware-description-language/lab5/src/synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/hardware-description-language/lab5/src/synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronizer-beh " "Found design unit 1: synchronizer-beh" {  } { { "../../src/synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763717965 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "../../src/synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763717965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763717965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/hardware-description-language/lab5/src/rising_edge_synchronizer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/hardware-description-language/lab5/src/rising_edge_synchronizer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rising_edge_synchronizer-beh " "Found design unit 1: rising_edge_synchronizer-beh" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/rising_edge_synchronizer.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763717967 ""} { "Info" "ISGN_ENTITY_NAME" "1 rising_edge_synchronizer " "Found entity 1: rising_edge_synchronizer" {  } { { "../../src/rising_edge_synchronizer.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/rising_edge_synchronizer.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763717967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763717967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/zdw7287/downloads/hardware-description-language/lab5/src/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/zdw7287/downloads/hardware-description-language/lab5/src/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-beh " "Found design unit 1: top-beh" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763717970 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1477763717970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763717970 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1477763717997 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "synced_sw top.vhd(61) " "Verilog HDL or VHDL warning at top.vhd(61): object \"synced_sw\" assigned a value but never read" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1477763717999 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_in top.vhd(185) " "VHDL Process Statement warning at top.vhd(185): signal \"sw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477763718002 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_in top.vhd(186) " "VHDL Process Statement warning at top.vhd(186): signal \"sw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477763718002 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_in top.vhd(195) " "VHDL Process Statement warning at top.vhd(195): signal \"sw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 195 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477763718002 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw_in top.vhd(196) " "VHDL Process Statement warning at top.vhd(196): signal \"sw_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477763718002 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "retain_a top.vhd(205) " "VHDL Process Statement warning at top.vhd(205): signal \"retain_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477763718002 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "retain_b top.vhd(205) " "VHDL Process Statement warning at top.vhd(205): signal \"retain_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 205 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477763718002 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "postOp top.vhd(206) " "VHDL Process Statement warning at top.vhd(206): signal \"postOp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 206 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477763718003 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "retain_a top.vhd(215) " "VHDL Process Statement warning at top.vhd(215): signal \"retain_a\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477763718003 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "retain_b top.vhd(215) " "VHDL Process Statement warning at top.vhd(215): signal \"retain_b\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477763718003 "|top"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "postOp top.vhd(216) " "VHDL Process Statement warning at top.vhd(216): signal \"postOp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1477763718003 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "retain_a top.vhd(179) " "VHDL Process Statement warning at top.vhd(179): inferring latch(es) for signal or variable \"retain_a\", which holds its previous value in one or more paths through the process" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477763718004 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "preDD top.vhd(179) " "VHDL Process Statement warning at top.vhd(179): inferring latch(es) for signal or variable \"preDD\", which holds its previous value in one or more paths through the process" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477763718005 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "retain_b top.vhd(179) " "VHDL Process Statement warning at top.vhd(179): inferring latch(es) for signal or variable \"retain_b\", which holds its previous value in one or more paths through the process" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477763718005 "|top"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "postOp top.vhd(179) " "VHDL Process Statement warning at top.vhd(179): inferring latch(es) for signal or variable \"postOp\", which holds its previous value in one or more paths through the process" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1477763718006 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postOp\[0\] top.vhd(179) " "Inferred latch for \"postOp\[0\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718007 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postOp\[1\] top.vhd(179) " "Inferred latch for \"postOp\[1\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718007 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postOp\[2\] top.vhd(179) " "Inferred latch for \"postOp\[2\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718007 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postOp\[3\] top.vhd(179) " "Inferred latch for \"postOp\[3\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718009 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postOp\[4\] top.vhd(179) " "Inferred latch for \"postOp\[4\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718009 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postOp\[5\] top.vhd(179) " "Inferred latch for \"postOp\[5\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718009 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postOp\[6\] top.vhd(179) " "Inferred latch for \"postOp\[6\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718010 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postOp\[7\] top.vhd(179) " "Inferred latch for \"postOp\[7\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718010 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "postOp\[8\] top.vhd(179) " "Inferred latch for \"postOp\[8\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718010 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_b\[0\] top.vhd(179) " "Inferred latch for \"retain_b\[0\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718012 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_b\[1\] top.vhd(179) " "Inferred latch for \"retain_b\[1\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718012 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_b\[2\] top.vhd(179) " "Inferred latch for \"retain_b\[2\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718013 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_b\[3\] top.vhd(179) " "Inferred latch for \"retain_b\[3\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718013 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_b\[4\] top.vhd(179) " "Inferred latch for \"retain_b\[4\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718013 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_b\[5\] top.vhd(179) " "Inferred latch for \"retain_b\[5\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718014 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_b\[6\] top.vhd(179) " "Inferred latch for \"retain_b\[6\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718014 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_b\[7\] top.vhd(179) " "Inferred latch for \"retain_b\[7\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718014 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preDD\[0\] top.vhd(179) " "Inferred latch for \"preDD\[0\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718015 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preDD\[1\] top.vhd(179) " "Inferred latch for \"preDD\[1\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718015 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preDD\[2\] top.vhd(179) " "Inferred latch for \"preDD\[2\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718015 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preDD\[3\] top.vhd(179) " "Inferred latch for \"preDD\[3\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718016 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preDD\[4\] top.vhd(179) " "Inferred latch for \"preDD\[4\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718016 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preDD\[5\] top.vhd(179) " "Inferred latch for \"preDD\[5\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718017 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preDD\[6\] top.vhd(179) " "Inferred latch for \"preDD\[6\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718017 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preDD\[7\] top.vhd(179) " "Inferred latch for \"preDD\[7\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718017 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preDD\[8\] top.vhd(179) " "Inferred latch for \"preDD\[8\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718018 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preDD\[9\] top.vhd(179) " "Inferred latch for \"preDD\[9\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718019 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preDD\[10\] top.vhd(179) " "Inferred latch for \"preDD\[10\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718019 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "preDD\[11\] top.vhd(179) " "Inferred latch for \"preDD\[11\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718020 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_a\[0\] top.vhd(179) " "Inferred latch for \"retain_a\[0\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718020 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_a\[1\] top.vhd(179) " "Inferred latch for \"retain_a\[1\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718020 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_a\[2\] top.vhd(179) " "Inferred latch for \"retain_a\[2\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718021 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_a\[3\] top.vhd(179) " "Inferred latch for \"retain_a\[3\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718021 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_a\[4\] top.vhd(179) " "Inferred latch for \"retain_a\[4\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718022 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_a\[5\] top.vhd(179) " "Inferred latch for \"retain_a\[5\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718022 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_a\[6\] top.vhd(179) " "Inferred latch for \"retain_a\[6\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718022 "|top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "retain_a\[7\] top.vhd(179) " "Inferred latch for \"retain_a\[7\]\" at top.vhd(179)" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763718023 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:sync_a " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:sync_a\"" {  } { { "../../src/top.vhd" "sync_a" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477763718039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rising_edge_synchronizer rising_edge_synchronizer:sync_btn " "Elaborating entity \"rising_edge_synchronizer\" for hierarchy \"rising_edge_synchronizer:sync_btn\"" {  } { { "../../src/top.vhd" "sync_btn" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477763718048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg seven_seg:convert_to_ssd_a " "Elaborating entity \"seven_seg\" for hierarchy \"seven_seg:convert_to_ssd_a\"" {  } { { "../../src/top.vhd" "convert_to_ssd_a" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477763718058 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "preDD\[8\] " "Latch preDD\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateReg\[1\] " "Ports D and ENA on the latch are fed by the same signal stateReg\[1\]" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477763718675 ""}  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477763718675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "preDD\[6\] " "Latch preDD\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateReg\[3\] " "Ports D and ENA on the latch are fed by the same signal stateReg\[3\]" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477763718675 ""}  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477763718675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "preDD\[7\] " "Latch preDD\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateReg\[3\] " "Ports D and ENA on the latch are fed by the same signal stateReg\[3\]" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477763718675 ""}  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477763718675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "preDD\[5\] " "Latch preDD\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateReg\[3\] " "Ports D and ENA on the latch are fed by the same signal stateReg\[3\]" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477763718675 ""}  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477763718675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "preDD\[4\] " "Latch preDD\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateReg\[3\] " "Ports D and ENA on the latch are fed by the same signal stateReg\[3\]" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477763718675 ""}  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477763718675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "preDD\[3\] " "Latch preDD\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateReg\[3\] " "Ports D and ENA on the latch are fed by the same signal stateReg\[3\]" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477763718675 ""}  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477763718675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "preDD\[2\] " "Latch preDD\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateReg\[3\] " "Ports D and ENA on the latch are fed by the same signal stateReg\[3\]" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477763718675 ""}  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477763718675 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "preDD\[1\] " "Latch preDD\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateReg\[3\] " "Ports D and ENA on the latch are fed by the same signal stateReg\[3\]" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477763718676 ""}  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477763718676 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "preDD\[0\] " "Latch preDD\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA stateReg\[3\] " "Ports D and ENA on the latch are fed by the same signal stateReg\[3\]" {  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 172 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1477763718678 ""}  } { { "../../src/top.vhd" "" { Text "C:/Users/zdw7287/Downloads/Hardware-Description-Language/lab5/src/top.vhd" 179 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1477763718678 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1477763719350 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1477763719836 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1477763719836 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1477763719889 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1477763719889 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1477763719889 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1477763719889 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "874 " "Peak virtual memory: 874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1477763719911 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 29 13:55:19 2016 " "Processing ended: Sat Oct 29 13:55:19 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1477763719911 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1477763719911 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1477763719911 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1477763719911 ""}
