{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [],
   "source": [
    "#import all the required libraries\n",
    "import os\n",
    "import numpy as np\n",
    "import pandas as pd1\n",
    "import shutil\n",
    "import csv\n",
    "import subprocess"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Executing command: vivado -mode batch -source ./tcl_add.tcl -tclargs design1.v design2.v design3.v design4.v design5.v design6.v design7.v design8.v design9.v\n",
      "Output: \n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source ./tcl_add.tcl\n",
      "# create_project -force [pwd]/vivadoscript/Project_1  -part xc7a200tfbg676-2 \n",
      "# set_property board_part xilinx.com:ac701:part0:1.4 [current_project]\n",
      "# foreach file $argv {\n",
      "#     add_files -norecurse [pwd]/modules/$file\n",
      "# }\n",
      "# update_compile_order -fileset sources_1\n",
      "# close_project\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:35:29 2024...\n",
      "\n",
      "Errors: \n",
      "Return code: 0\n"
     ]
    }
   ],
   "source": [
    "#to create vivado project and add design files\n",
    "\n",
    "#store all the files present in folder design_modules into list under variable design_files\n",
    "design_files=os.listdir(\"design_modules\")\n",
    "\n",
    "#Convert the list of design files to a space-separated string\n",
    "design_files_str = \" \".join(design_files)\n",
    "\n",
    "#pass the design_files_str of python as the argument into the tcl_add.tcl file\n",
    "command=\"vivado -mode batch -source ./tcl_add.tcl -tclargs {}\".format(design_files_str)\n",
    "print(\"Executing command:\", command)\n",
    "\n",
    "# Use subprocess.run to capture output and errors\n",
    "result = subprocess.run(command, shell=True, stdout=subprocess.PIPE, stderr=subprocess.PIPE, universal_newlines=True)\n",
    "\n",
    "# Print the output and errors\n",
    "print(\"Output:\", result.stdout)\n",
    "print(\"Errors:\", result.stderr)\n",
    "\n",
    "# Print the return code\n",
    "print(\"Return code:\", result.returncode)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Executing command: vivado -mode batch -source ./tcl_run.tcl -tclargs \"design1\" \"design2\" \"design3\" \"design4\" \"design5\" \"design6\" \"design7\" \"design8\" \"design9\"\n",
      "Output: \n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source ./tcl_run.tcl\n",
      "# open_project [pwd]/vivadoscript/Project_1.xpr  \n",
      "Scanning sources...\n",
      "Finished scanning sources\n",
      "# set_property source_mgmt_mode None [current_project]  \n",
      "# update_compile_order -fileset sources_1\t\n",
      "# foreach file $argv {\n",
      "# set_property top $file [current_fileset]\n",
      "# set_property source_mgmt_mode None [current_project]\n",
      "# update_compile_order -fileset sources_1\n",
      "# \n",
      "# # reset and launch the synthesis and implementation. THe process waits till next command is executed\n",
      "# \n",
      "# reset_run synth_1  \n",
      "# launch_runs synth_1 -jobs 12\n",
      "# wait_on_run synth_1\n",
      "# \n",
      "# reset_run impl_1\n",
      "# launch_runs impl_1 -jobs 12\n",
      "# wait_on_run impl_1\n",
      "# \n",
      "# # If implementation is run, the reports are generated for each design file with their name and saved in the present working directory\n",
      "# open_run impl_1\n",
      "# set report_directory \"[pwd]/Impl\"\n",
      "# \n",
      "# set report_power_file \"$report_directory/${file}_power.txt\"\n",
      "# set report_timing_file \"$report_directory/${file}_timing.txt\"\n",
      "# set report_utilization_file \"$report_directory/${file}_utilization.txt\"\n",
      "# \n",
      "# report_power > $report_power_file\n",
      "# report_timing > $report_timing_file\n",
      "# report_utilization > $report_utilization_file\n",
      "# \n",
      "# }\n",
      "[Tue Feb 13 21:35:55 2024] Launched synth_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/runme.log\n",
      "[Tue Feb 13 21:35:56 2024] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design1.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design1.tcl -notrace\n",
      "Command: synth_design -top design1 -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 63851 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1483.977 ; gain = 87.875 ; free physical = 487037 ; free virtual = 623519\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'design1' [/home/Aashu/IC_Scripting/modules/design1.v:1]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'design1' (1#1) [/home/Aashu/IC_Scripting/modules/design1.v:1]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.609 ; gain = 133.508 ; free physical = 487029 ; free virtual = 623511\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.609 ; gain = 133.508 ; free physical = 487029 ; free virtual = 623511\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a200tfbg676-2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.609 ; gain = 141.508 ; free physical = 487030 ; free virtual = 623512\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1545.613 ; gain = 149.512 ; free physical = 487027 ; free virtual = 623510\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module design1 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 740 (col length:100)\n",
      "BRAMs: 730 (col length: RAMB18 100 RAMB36 50)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1673.184 ; gain = 277.082 ; free physical = 486845 ; free virtual = 623324\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1673.188 ; gain = 277.086 ; free physical = 486848 ; free virtual = 623327\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1673.188 ; gain = 277.086 ; free physical = 486847 ; free virtual = 623325\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1673.188 ; gain = 277.086 ; free physical = 486857 ; free virtual = 623336\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1673.188 ; gain = 277.086 ; free physical = 486857 ; free virtual = 623336\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1673.188 ; gain = 277.086 ; free physical = 486856 ; free virtual = 623335\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1673.188 ; gain = 277.086 ; free physical = 486856 ; free virtual = 623335\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1673.188 ; gain = 277.086 ; free physical = 486856 ; free virtual = 623335\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1673.188 ; gain = 277.086 ; free physical = 486856 ; free virtual = 623335\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-----+------+\n",
      "|      |Cell |Count |\n",
      "+------+-----+------+\n",
      "|1     |BUFG |     1|\n",
      "|2     |FDRE |     1|\n",
      "|3     |IBUF |     2|\n",
      "|4     |OBUF |     1|\n",
      "+------+-----+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------+-------+------+\n",
      "|      |Instance |Module |Cells |\n",
      "+------+---------+-------+------+\n",
      "|1     |top      |       |     5|\n",
      "+------+---------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1673.188 ; gain = 277.086 ; free physical = 486856 ; free virtual = 623335\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1673.188 ; gain = 277.086 ; free physical = 486856 ; free virtual = 623335\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:23 . Memory (MB): peak = 1673.191 ; gain = 277.086 ; free physical = 486856 ; free virtual = 623335\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:26 . Memory (MB): peak = 1768.246 ; gain = 383.719 ; free physical = 486773 ; free virtual = 623262\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/design1.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design1_utilization_synth.rpt -pb design1_utilization_synth.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1792.266 ; gain = 0.000 ; free physical = 486786 ; free virtual = 623273\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:36:34 2024...\n",
      "[Tue Feb 13 21:36:34 2024] synth_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1399.105 ; gain = 0.000 ; free physical = 487422 ; free virtual = 623907\n",
      "[Tue Feb 13 21:36:34 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/runme.log\n",
      "[Tue Feb 13 21:36:34 2024] Waiting for impl_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design1.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design1.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design1.tcl -notrace\n",
      "Command: link_design -top design1 -part xc7a200tfbg676-2\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1687.969 ; gain = 299.445 ; free physical = 486819 ; free virtual = 623309\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1758.996 ; gain = 71.027 ; free physical = 486817 ; free virtual = 623307\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 1a6a6a25e\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2204.691 ; gain = 445.695 ; free physical = 486375 ; free virtual = 622867\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 1a6a6a25e\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.695 ; gain = 0.004 ; free physical = 486406 ; free virtual = 622898\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 1a6a6a25e\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.695 ; gain = 0.004 ; free physical = 486406 ; free virtual = 622898\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 1a6a6a25e\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.695 ; gain = 0.004 ; free physical = 486406 ; free virtual = 622898\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 1a6a6a25e\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.695 ; gain = 0.004 ; free physical = 486406 ; free virtual = 622898\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "Phase 5 Shift Register Optimization | Checksum: 1a6a6a25e\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2204.695 ; gain = 0.004 ; free physical = 486406 ; free virtual = 622898\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 1a6a6a25e\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2204.695 ; gain = 0.004 ; free physical = 486406 ; free virtual = 622898\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.695 ; gain = 0.000 ; free physical = 486406 ; free virtual = 622898\n",
      "Ending Logic Optimization Task | Checksum: 1a6a6a25e\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2204.695 ; gain = 0.004 ; free physical = 486407 ; free virtual = 622899\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: 1a6a6a25e\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2204.695 ; gain = 0.000 ; free physical = 486406 ; free virtual = 622898\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 1a6a6a25e\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.695 ; gain = 0.000 ; free physical = 486406 ; free virtual = 622898\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2204.695 ; gain = 516.727 ; free physical = 486406 ; free virtual = 622898\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design1_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design1_drc_opted.rpt -pb design1_drc_opted.pb -rpx design1_drc_opted.rpx\n",
      "Command: report_drc -file design1_drc_opted.rpt -pb design1_drc_opted.pb -rpx design1_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design1_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2285.336 ; gain = 0.000 ; free physical = 486372 ; free virtual = 622864\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d94ff110\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2285.336 ; gain = 0.000 ; free physical = 486372 ; free virtual = 622864\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.336 ; gain = 0.000 ; free physical = 486372 ; free virtual = 622864\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 12f36b64c\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.348 ; gain = 41.012 ; free physical = 486388 ; free virtual = 622856\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 16c0379c9\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.348 ; gain = 41.012 ; free physical = 486386 ; free virtual = 622854\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 16c0379c9\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.348 ; gain = 41.012 ; free physical = 486387 ; free virtual = 622855\n",
      "Phase 1 Placer Initialization | Checksum: 16c0379c9\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.348 ; gain = 41.012 ; free physical = 486387 ; free virtual = 622855\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 16c0379c9\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.348 ; gain = 41.012 ; free physical = 486384 ; free virtual = 622852\n",
      "WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer\n",
      "Phase 2 Global Placement | Checksum: 2276c1b1b\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486342 ; free virtual = 622810\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 2276c1b1b\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486342 ; free virtual = 622810\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 145f194c6\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486342 ; free virtual = 622810\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 19544cbc3\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486342 ; free virtual = 622810\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 19544cbc3\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486342 ; free virtual = 622810\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 1ede3b478\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486336 ; free virtual = 622803\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: 1ede3b478\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486336 ; free virtual = 622804\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 1ede3b478\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486336 ; free virtual = 622804\n",
      "Phase 3 Detail Placement | Checksum: 1ede3b478\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486336 ; free virtual = 622804\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 1ede3b478\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486340 ; free virtual = 622808\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 1ede3b478\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486343 ; free virtual = 622811\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 1ede3b478\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486343 ; free virtual = 622811\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 1ede3b478\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486343 ; free virtual = 622811\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ede3b478\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486343 ; free virtual = 622811\n",
      "Ending Placer Task | Checksum: 173916be6\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2481.402 ; gain = 196.066 ; free physical = 486382 ; free virtual = 622850\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2481.402 ; gain = 0.000 ; free physical = 486383 ; free virtual = 622851\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design1_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file design1_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2481.402 ; gain = 0.000 ; free physical = 486365 ; free virtual = 622833\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design1_utilization_placed.rpt -pb design1_utilization_placed.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2481.402 ; gain = 0.000 ; free physical = 486380 ; free virtual = 622847\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design1_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2481.402 ; gain = 0.000 ; free physical = 486380 ; free virtual = 622848\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: 9a417ad6 ConstDB: 0 ShapeSum: d94ff110 RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 116f43c0c\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2595.758 ; gain = 114.355 ; free physical = 486154 ; free virtual = 622621\n",
      "Post Restoration Checksum: NetGraph: b1572d84 NumContArr: 659d0e88 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 116f43c0c\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2607.746 ; gain = 126.344 ; free physical = 486115 ; free virtual = 622582\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 116f43c0c\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2607.746 ; gain = 126.344 ; free physical = 486115 ; free virtual = 622582\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2 Router Initialization | Checksum: 1aa3ff253\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2623.262 ; gain = 141.859 ; free physical = 486105 ; free virtual = 622571\n",
      "\n",
      "Phase 3 Initial Routing\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 3 Initial Routing | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2623.262 ; gain = 141.859 ; free physical = 486104 ; free virtual = 622571\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      "Phase 4.1 Global Iteration 0 | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2623.262 ; gain = 141.859 ; free physical = 486104 ; free virtual = 622571\n",
      "Phase 4 Rip-up And Reroute | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2623.262 ; gain = 141.859 ; free physical = 486104 ; free virtual = 622571\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "Phase 5 Delay and Skew Optimization | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2623.262 ; gain = 141.859 ; free physical = 486104 ; free virtual = 622571\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "Phase 6.1 Hold Fix Iter | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2623.262 ; gain = 141.859 ; free physical = 486104 ; free virtual = 622571\n",
      "Phase 6 Post Hold Fix | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2623.262 ; gain = 141.859 ; free physical = 486104 ; free virtual = 622571\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 2.0245e-05 %\n",
      "  Global Horizontal Routing Utilization  = 0.000132188 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.\n",
      "South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.\n",
      "East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2623.262 ; gain = 141.859 ; free physical = 486104 ; free virtual = 622570\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2623.262 ; gain = 141.859 ; free physical = 486103 ; free virtual = 622569\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: cc1ab9aa\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2623.262 ; gain = 141.859 ; free physical = 486103 ; free virtual = 622569\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2623.262 ; gain = 141.859 ; free physical = 486152 ; free virtual = 622619\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2623.266 ; gain = 141.863 ; free physical = 486152 ; free virtual = 622619\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2623.266 ; gain = 0.000 ; free physical = 486151 ; free virtual = 622619\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design1_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design1_drc_routed.rpt -pb design1_drc_routed.pb -rpx design1_drc_routed.rpx\n",
      "Command: report_drc -file design1_drc_routed.rpt -pb design1_drc_routed.pb -rpx design1_drc_routed.rpx\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design1_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design1_methodology_drc_routed.rpt -pb design1_methodology_drc_routed.pb -rpx design1_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design1_methodology_drc_routed.rpt -pb design1_methodology_drc_routed.pb -rpx design1_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design1_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file design1_power_routed.rpt -pb design1_power_summary_routed.pb -rpx design1_power_routed.rpx\n",
      "Command: report_power -file design1_power_routed.rpt -pb design1_power_summary_routed.pb -rpx design1_power_routed.rpx\n",
      "WARNING: [Power 33-232] No user defined clocks were found in the design!\n",
      "Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design1_route_status.rpt -pb design1_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design1_timing_summary_routed.rpt -pb design1_timing_summary_routed.pb -rpx design1_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design1_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design1_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design1_bus_skew_routed.rpt -pb design1_bus_skew_routed.pb -rpx design1_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:38:25 2024...\n",
      "[Tue Feb 13 21:38:30 2024] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:00.93 ; elapsed = 00:01:56 . Memory (MB): peak = 1399.105 ; gain = 0.000 ; free physical = 487426 ; free virtual = 623900\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1693.992 ; gain = 5.000 ; free physical = 487169 ; free virtual = 623626\n",
      "Restored from archive | CPU: 0.160000 secs | Memory: 0.931320 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1693.992 ; gain = 5.000 ; free physical = 487169 ; free virtual = 623626\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1693.992 ; gain = 294.887 ; free physical = 487170 ; free virtual = 623627\n",
      "[Tue Feb 13 21:39:20 2024] Launched synth_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/runme.log\n",
      "[Tue Feb 13 21:39:20 2024] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design2.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design2.tcl -notrace\n",
      "Command: synth_design -top design2 -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 67691 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1483.977 ; gain = 87.875 ; free physical = 486279 ; free virtual = 622736\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'design2' [/home/Aashu/IC_Scripting/modules/design2.v:1]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'design2' (1#1) [/home/Aashu/IC_Scripting/modules/design2.v:1]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.609 ; gain = 133.508 ; free physical = 486228 ; free virtual = 622686\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.609 ; gain = 133.508 ; free physical = 486226 ; free virtual = 622683\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a200tfbg676-2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.609 ; gain = 141.508 ; free physical = 486226 ; free virtual = 622684\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1545.613 ; gain = 149.512 ; free physical = 486224 ; free virtual = 622682\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 1     \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module design2 \n",
      "Detailed RTL Component Info : \n",
      "+---XORs : \n",
      "\t   2 Input      1 Bit         XORs := 1     \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 740 (col length:100)\n",
      "BRAMs: 730 (col length: RAMB18 100 RAMB36 50)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1691.215 ; gain = 295.113 ; free physical = 486136 ; free virtual = 622595\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1691.219 ; gain = 295.117 ; free physical = 486136 ; free virtual = 622595\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1691.219 ; gain = 295.117 ; free physical = 486135 ; free virtual = 622594\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1691.219 ; gain = 295.117 ; free physical = 486134 ; free virtual = 622593\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1691.219 ; gain = 295.117 ; free physical = 486134 ; free virtual = 622593\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1691.219 ; gain = 295.117 ; free physical = 486134 ; free virtual = 622593\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1691.219 ; gain = 295.117 ; free physical = 486134 ; free virtual = 622593\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1691.219 ; gain = 295.117 ; free physical = 486134 ; free virtual = 622593\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1691.219 ; gain = 295.117 ; free physical = 486134 ; free virtual = 622593\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-----+------+\n",
      "|      |Cell |Count |\n",
      "+------+-----+------+\n",
      "|1     |BUFG |     1|\n",
      "|2     |LUT2 |     1|\n",
      "|3     |FDRE |     1|\n",
      "|4     |IBUF |     2|\n",
      "|5     |OBUF |     1|\n",
      "+------+-----+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------+-------+------+\n",
      "|      |Instance |Module |Cells |\n",
      "+------+---------+-------+------+\n",
      "|1     |top      |       |     6|\n",
      "+------+---------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1691.219 ; gain = 295.117 ; free physical = 486134 ; free virtual = 622594\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1691.219 ; gain = 295.117 ; free physical = 486138 ; free virtual = 622597\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1691.223 ; gain = 295.117 ; free physical = 486138 ; free virtual = 622597\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1778.238 ; gain = 393.711 ; free physical = 486095 ; free virtual = 622554\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/design2.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design2_utilization_synth.rpt -pb design2_utilization_synth.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1802.258 ; gain = 0.000 ; free physical = 486096 ; free virtual = 622556\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:39:55 2024...\n",
      "[Tue Feb 13 21:39:55 2024] synth_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:35 . Memory (MB): peak = 2351.781 ; gain = 0.000 ; free physical = 486737 ; free virtual = 623195\n",
      "[Tue Feb 13 21:39:55 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/runme.log\n",
      "[Tue Feb 13 21:39:55 2024] Waiting for impl_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design2.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design2.tcl -notrace\n",
      "Command: link_design -top design2 -part xc7a200tfbg676-2\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1686.969 ; gain = 298.445 ; free physical = 486135 ; free virtual = 622596\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1758.996 ; gain = 71.031 ; free physical = 486132 ; free virtual = 622592\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: e965e845\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2210.695 ; gain = 451.699 ; free physical = 485674 ; free virtual = 622132\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: e965e845\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2210.695 ; gain = 0.000 ; free physical = 485685 ; free virtual = 622143\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: e965e845\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2210.695 ; gain = 0.000 ; free physical = 485685 ; free virtual = 622143\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: e965e845\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2210.695 ; gain = 0.000 ; free physical = 485686 ; free virtual = 622143\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: e965e845\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2210.695 ; gain = 0.000 ; free physical = 485686 ; free virtual = 622143\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "Phase 5 Shift Register Optimization | Checksum: e965e845\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2210.695 ; gain = 0.000 ; free physical = 485686 ; free virtual = 622143\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: e965e845\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2210.695 ; gain = 0.000 ; free physical = 485686 ; free virtual = 622143\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2210.695 ; gain = 0.000 ; free physical = 485686 ; free virtual = 622143\n",
      "Ending Logic Optimization Task | Checksum: e965e845\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2210.695 ; gain = 0.000 ; free physical = 485686 ; free virtual = 622143\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: e965e845\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2210.695 ; gain = 0.000 ; free physical = 485686 ; free virtual = 622144\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: e965e845\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2210.695 ; gain = 0.000 ; free physical = 485686 ; free virtual = 622144\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2210.695 ; gain = 523.727 ; free physical = 485686 ; free virtual = 622144\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design2_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design2_drc_opted.rpt -pb design2_drc_opted.pb -rpx design2_drc_opted.rpx\n",
      "Command: report_drc -file design2_drc_opted.rpt -pb design2_drc_opted.pb -rpx design2_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design2_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.031 ; gain = 0.000 ; free physical = 485647 ; free virtual = 622104\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: d94ff110\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2285.031 ; gain = 0.000 ; free physical = 485647 ; free virtual = 622104\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.031 ; gain = 0.000 ; free physical = 485647 ; free virtual = 622104\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15388d03b\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.043 ; gain = 43.012 ; free physical = 485635 ; free virtual = 622093\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 1c66a343e\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.043 ; gain = 43.012 ; free physical = 485636 ; free virtual = 622093\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 1c66a343e\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.043 ; gain = 43.012 ; free physical = 485636 ; free virtual = 622093\n",
      "Phase 1 Placer Initialization | Checksum: 1c66a343e\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.043 ; gain = 43.012 ; free physical = 485635 ; free virtual = 622093\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 1c66a343e\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2328.043 ; gain = 43.012 ; free physical = 485631 ; free virtual = 622089\n",
      "WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer\n",
      "Phase 2 Global Placement | Checksum: 2350008db\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485583 ; free virtual = 622040\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 2350008db\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485583 ; free virtual = 622040\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ae25cbc7\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485580 ; free virtual = 622038\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 2515c20b6\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485580 ; free virtual = 622037\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 2515c20b6\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485580 ; free virtual = 622037\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 1b72c8ee1\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485578 ; free virtual = 622036\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: 1b72c8ee1\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485578 ; free virtual = 622036\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 1b72c8ee1\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485578 ; free virtual = 622036\n",
      "Phase 3 Detail Placement | Checksum: 1b72c8ee1\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485578 ; free virtual = 622036\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 1b72c8ee1\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485579 ; free virtual = 622037\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 1b72c8ee1\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485583 ; free virtual = 622040\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 1b72c8ee1\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485583 ; free virtual = 622040\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 1cf5a1a93\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485583 ; free virtual = 622040\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1cf5a1a93\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485583 ; free virtual = 622040\n",
      "Ending Placer Task | Checksum: 148c45790\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2498.105 ; gain = 213.074 ; free physical = 485621 ; free virtual = 622078\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2498.105 ; gain = 0.000 ; free physical = 485625 ; free virtual = 622083\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design2_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file design2_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2498.105 ; gain = 0.000 ; free physical = 485611 ; free virtual = 622068\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design2_utilization_placed.rpt -pb design2_utilization_placed.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2498.105 ; gain = 0.000 ; free physical = 485625 ; free virtual = 622083\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design2_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2498.105 ; gain = 0.000 ; free physical = 485626 ; free virtual = 622083\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: 6f746680 ConstDB: 0 ShapeSum: d94ff110 RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 592e36c9\n",
      "\n",
      "Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2598.453 ; gain = 100.348 ; free physical = 485414 ; free virtual = 621875\n",
      "Post Restoration Checksum: NetGraph: 267e15b3 NumContArr: 32b02116 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 592e36c9\n",
      "\n",
      "Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2610.441 ; gain = 112.336 ; free physical = 485375 ; free virtual = 621835\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 592e36c9\n",
      "\n",
      "Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2610.441 ; gain = 112.336 ; free physical = 485375 ; free virtual = 621835\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2 Router Initialization | Checksum: 16bc1ba5d\n",
      "\n",
      "Time (s): cpu = 00:00:45 ; elapsed = 00:00:37 . Memory (MB): peak = 2625.957 ; gain = 127.852 ; free physical = 485364 ; free virtual = 621824\n",
      "\n",
      "Phase 3 Initial Routing\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 3 Initial Routing | Checksum: 8ee70e8f\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2625.957 ; gain = 127.852 ; free physical = 485362 ; free virtual = 621822\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 8ee70e8f\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2625.957 ; gain = 127.852 ; free physical = 485362 ; free virtual = 621822\n",
      "Phase 4 Rip-up And Reroute | Checksum: 8ee70e8f\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2625.957 ; gain = 127.852 ; free physical = 485362 ; free virtual = 621822\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 8ee70e8f\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2625.957 ; gain = 127.852 ; free physical = 485362 ; free virtual = 621822\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 8ee70e8f\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2625.957 ; gain = 127.852 ; free physical = 485362 ; free virtual = 621822\n",
      "Phase 6 Post Hold Fix | Checksum: 8ee70e8f\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2625.957 ; gain = 127.852 ; free physical = 485362 ; free virtual = 621822\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 2.0245e-05 %\n",
      "  Global Horizontal Routing Utilization  = 0.000132188 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.\n",
      "South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.\n",
      "East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.\n",
      "West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 8ee70e8f\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2625.957 ; gain = 127.852 ; free physical = 485363 ; free virtual = 621823\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 8ee70e8f\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2625.957 ; gain = 127.852 ; free physical = 485362 ; free virtual = 621822\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: d9e3e7cd\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2625.957 ; gain = 127.852 ; free physical = 485361 ; free virtual = 621821\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:37 . Memory (MB): peak = 2625.957 ; gain = 127.852 ; free physical = 485411 ; free virtual = 621871\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2625.961 ; gain = 127.855 ; free physical = 485411 ; free virtual = 621872\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2625.961 ; gain = 0.000 ; free physical = 485410 ; free virtual = 621871\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design2_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design2_drc_routed.rpt -pb design2_drc_routed.pb -rpx design2_drc_routed.rpx\n",
      "Command: report_drc -file design2_drc_routed.rpt -pb design2_drc_routed.pb -rpx design2_drc_routed.rpx\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design2_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design2_methodology_drc_routed.rpt -pb design2_methodology_drc_routed.pb -rpx design2_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design2_methodology_drc_routed.rpt -pb design2_methodology_drc_routed.pb -rpx design2_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design2_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file design2_power_routed.rpt -pb design2_power_summary_routed.pb -rpx design2_power_routed.rpx\n",
      "Command: report_power -file design2_power_routed.rpt -pb design2_power_summary_routed.pb -rpx design2_power_routed.rpx\n",
      "WARNING: [Power 33-232] No user defined clocks were found in the design!\n",
      "Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design2_route_status.rpt -pb design2_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design2_timing_summary_routed.rpt -pb design2_timing_summary_routed.pb -rpx design2_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design2_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design2_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design2_bus_skew_routed.rpt -pb design2_bus_skew_routed.pb -rpx design2_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:41:43 2024...\n",
      "[Tue Feb 13 21:41:44 2024] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:01:29 ; elapsed = 00:01:49 . Memory (MB): peak = 2351.781 ; gain = 0.000 ; free physical = 486724 ; free virtual = 623184\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2351.781 ; gain = 0.000 ; free physical = 486739 ; free virtual = 623200\n",
      "Restored from archive | CPU: 0.010000 secs | Memory: 0.016907 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2351.781 ; gain = 0.000 ; free physical = 486739 ; free virtual = 623200\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "[Tue Feb 13 21:41:47 2024] Launched synth_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/runme.log\n",
      "[Tue Feb 13 21:41:47 2024] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design3.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design3.tcl -notrace\n",
      "Command: synth_design -top design3 -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 71447 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1483.980 ; gain = 87.875 ; free physical = 486280 ; free virtual = 622771\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'design3' [/home/Aashu/IC_Scripting/modules/design3.v:1]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'design3' (1#1) [/home/Aashu/IC_Scripting/modules/design3.v:1]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.613 ; gain = 133.508 ; free physical = 486282 ; free virtual = 622774\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.613 ; gain = 133.508 ; free physical = 486279 ; free virtual = 622774\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a200tfbg676-2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.613 ; gain = 141.508 ; free physical = 486275 ; free virtual = 622770\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1545.621 ; gain = 149.516 ; free physical = 486268 ; free virtual = 622764\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---XORs : \n",
      "\t   3 Input      1 Bit         XORs := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module design3 \n",
      "Detailed RTL Component Info : \n",
      "+---XORs : \n",
      "\t   3 Input      1 Bit         XORs := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 740 (col length:100)\n",
      "BRAMs: 730 (col length: RAMB18 100 RAMB36 50)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.016 ; gain = 304.910 ; free physical = 486019 ; free virtual = 622470\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 486020 ; free virtual = 622470\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 486020 ; free virtual = 622470\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 486020 ; free virtual = 622470\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 486020 ; free virtual = 622470\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 486020 ; free virtual = 622470\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 486020 ; free virtual = 622470\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 486020 ; free virtual = 622470\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 486020 ; free virtual = 622470\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-----+------+\n",
      "|      |Cell |Count |\n",
      "+------+-----+------+\n",
      "|1     |LUT3 |     2|\n",
      "|2     |IBUF |     3|\n",
      "|3     |OBUF |     3|\n",
      "+------+-----+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------+-------+------+\n",
      "|      |Instance |Module |Cells |\n",
      "+------+---------+-------+------+\n",
      "|1     |top      |       |     8|\n",
      "+------+---------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 486020 ; free virtual = 622470\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 486023 ; free virtual = 622474\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.023 ; gain = 304.914 ; free physical = 486023 ; free virtual = 622474\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1844.059 ; gain = 459.527 ; free physical = 485997 ; free virtual = 622448\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/design3.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design3_utilization_synth.rpt -pb design3_utilization_synth.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1868.078 ; gain = 0.000 ; free physical = 485997 ; free virtual = 622448\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:42:24 2024...\n",
      "[Tue Feb 13 21:42:24 2024] synth_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2379.789 ; gain = 0.000 ; free physical = 486640 ; free virtual = 623089\n",
      "[Tue Feb 13 21:42:24 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/runme.log\n",
      "[Tue Feb 13 21:42:24 2024] Waiting for impl_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design3.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design3.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design3.tcl -notrace\n",
      "Command: link_design -top design3 -part xc7a200tfbg676-2\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1687.980 ; gain = 299.445 ; free physical = 485772 ; free virtual = 622228\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1755.008 ; gain = 67.027 ; free physical = 485769 ; free virtual = 622224\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: dcb615de\n",
      "\n",
      "Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2222.703 ; gain = 467.695 ; free physical = 485136 ; free virtual = 621613\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: dcb615de\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2222.707 ; gain = 0.004 ; free physical = 485158 ; free virtual = 621635\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: dcb615de\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2222.707 ; gain = 0.004 ; free physical = 485158 ; free virtual = 621635\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: dcb615de\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2222.707 ; gain = 0.004 ; free physical = 485158 ; free virtual = 621635\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: dcb615de\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2222.707 ; gain = 0.004 ; free physical = 485158 ; free virtual = 621635\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "Phase 5 Shift Register Optimization | Checksum: dcb615de\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2222.707 ; gain = 0.004 ; free physical = 485158 ; free virtual = 621635\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: dcb615de\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2222.707 ; gain = 0.004 ; free physical = 485158 ; free virtual = 621635\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.707 ; gain = 0.000 ; free physical = 485157 ; free virtual = 621634\n",
      "Ending Logic Optimization Task | Checksum: dcb615de\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2222.707 ; gain = 0.004 ; free physical = 485157 ; free virtual = 621634\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: dcb615de\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2222.707 ; gain = 0.000 ; free physical = 485157 ; free virtual = 621634\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: dcb615de\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2222.707 ; gain = 0.000 ; free physical = 485157 ; free virtual = 621634\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:30 . Memory (MB): peak = 2222.707 ; gain = 534.727 ; free physical = 485157 ; free virtual = 621634\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design3_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design3_drc_opted.rpt -pb design3_drc_opted.pb -rpx design3_drc_opted.rpx\n",
      "Command: report_drc -file design3_drc_opted.rpt -pb design3_drc_opted.pb -rpx design3_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design3_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.742 ; gain = 0.000 ; free physical = 485106 ; free virtual = 621583\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 565511e1\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2294.742 ; gain = 0.000 ; free physical = 485106 ; free virtual = 621583\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2294.742 ; gain = 0.000 ; free physical = 485107 ; free virtual = 621583\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ea7cbb69\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2334.750 ; gain = 40.008 ; free physical = 485092 ; free virtual = 621560\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 14d8895e2\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2334.750 ; gain = 40.008 ; free physical = 484983 ; free virtual = 621451\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 14d8895e2\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2334.750 ; gain = 40.008 ; free physical = 484979 ; free virtual = 621447\n",
      "Phase 1 Placer Initialization | Checksum: 14d8895e2\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2334.750 ; gain = 40.008 ; free physical = 484977 ; free virtual = 621445\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 14d8895e2\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2334.750 ; gain = 40.008 ; free physical = 485055 ; free virtual = 621522\n",
      "WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer\n",
      "Phase 2 Global Placement | Checksum: eca21026\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484990 ; free virtual = 621458\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: eca21026\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484990 ; free virtual = 621458\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1355ebe5e\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484983 ; free virtual = 621450\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: eca21026\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484982 ; free virtual = 621450\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: eca21026\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484982 ; free virtual = 621450\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 195e640cc\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484923 ; free virtual = 621391\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: 195e640cc\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484923 ; free virtual = 621391\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 195e640cc\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484923 ; free virtual = 621391\n",
      "Phase 3 Detail Placement | Checksum: 195e640cc\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484923 ; free virtual = 621391\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 195e640cc\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484923 ; free virtual = 621391\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 195e640cc\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484927 ; free virtual = 621395\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 195e640cc\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484927 ; free virtual = 621395\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 195e640cc\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484927 ; free virtual = 621395\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 195e640cc\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484927 ; free virtual = 621395\n",
      "Ending Placer Task | Checksum: e5a49aa5\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2477.801 ; gain = 183.059 ; free physical = 484965 ; free virtual = 621433\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2477.801 ; gain = 0.000 ; free physical = 484949 ; free virtual = 621417\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design3_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file design3_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2477.801 ; gain = 0.000 ; free physical = 484930 ; free virtual = 621398\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design3_utilization_placed.rpt -pb design3_utilization_placed.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2477.801 ; gain = 0.000 ; free physical = 485098 ; free virtual = 621566\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design3_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2477.801 ; gain = 0.000 ; free physical = 485097 ; free virtual = 621564\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: 8f4f88c4 ConstDB: 0 ShapeSum: 565511e1 RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 143274d4e\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2602.160 ; gain = 124.359 ; free physical = 484911 ; free virtual = 621379\n",
      "Post Restoration Checksum: NetGraph: 53cc7e1b NumContArr: ef5acf33 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 143274d4e\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2614.148 ; gain = 136.348 ; free physical = 484872 ; free virtual = 621340\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 143274d4e\n",
      "\n",
      "Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2614.148 ; gain = 136.348 ; free physical = 484872 ; free virtual = 621340\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2 Router Initialization | Checksum: 174d2ab95\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2629.664 ; gain = 151.863 ; free physical = 484869 ; free virtual = 621338\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: 129f707a1\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2629.664 ; gain = 151.863 ; free physical = 484872 ; free virtual = 621341\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 106135b84\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2629.664 ; gain = 151.863 ; free physical = 484872 ; free virtual = 621341\n",
      "Phase 4 Rip-up And Reroute | Checksum: 106135b84\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2629.664 ; gain = 151.863 ; free physical = 484872 ; free virtual = 621341\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 106135b84\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2629.664 ; gain = 151.863 ; free physical = 484872 ; free virtual = 621341\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 106135b84\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2629.664 ; gain = 151.863 ; free physical = 484872 ; free virtual = 621341\n",
      "Phase 6 Post Hold Fix | Checksum: 106135b84\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:44 . Memory (MB): peak = 2629.664 ; gain = 151.863 ; free physical = 484872 ; free virtual = 621341\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0.00020245 %\n",
      "  Global Horizontal Routing Utilization  = 0.000363516 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.\n",
      "South Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.\n",
      "East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 106135b84\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2629.664 ; gain = 151.863 ; free physical = 484871 ; free virtual = 621340\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 106135b84\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2630.664 ; gain = 152.863 ; free physical = 484870 ; free virtual = 621339\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 106135b84\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2630.664 ; gain = 152.863 ; free physical = 484869 ; free virtual = 621338\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2630.664 ; gain = 152.863 ; free physical = 484917 ; free virtual = 621386\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2630.668 ; gain = 152.867 ; free physical = 484917 ; free virtual = 621386\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2630.668 ; gain = 0.000 ; free physical = 484915 ; free virtual = 621385\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design3_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design3_drc_routed.rpt -pb design3_drc_routed.pb -rpx design3_drc_routed.rpx\n",
      "Command: report_drc -file design3_drc_routed.rpt -pb design3_drc_routed.pb -rpx design3_drc_routed.rpx\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design3_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design3_methodology_drc_routed.rpt -pb design3_methodology_drc_routed.pb -rpx design3_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design3_methodology_drc_routed.rpt -pb design3_methodology_drc_routed.pb -rpx design3_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design3_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file design3_power_routed.rpt -pb design3_power_summary_routed.pb -rpx design3_power_routed.rpx\n",
      "Command: report_power -file design3_power_routed.rpt -pb design3_power_summary_routed.pb -rpx design3_power_routed.rpx\n",
      "WARNING: [Power 33-232] No user defined clocks were found in the design!\n",
      "Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design3_route_status.rpt -pb design3_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design3_timing_summary_routed.rpt -pb design3_timing_summary_routed.pb -rpx design3_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design3_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design3_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design3_bus_skew_routed.rpt -pb design3_bus_skew_routed.pb -rpx design3_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:44:24 2024...\n",
      "[Tue Feb 13 21:44:24 2024] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:01:37 ; elapsed = 00:02:00 . Memory (MB): peak = 2379.789 ; gain = 0.000 ; free physical = 486206 ; free virtual = 622669\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2379.789 ; gain = 0.000 ; free physical = 486210 ; free virtual = 622678\n",
      "Restored from archive | CPU: 0.010000 secs | Memory: 0.019539 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2379.789 ; gain = 0.000 ; free physical = 486210 ; free virtual = 622678\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "[Tue Feb 13 21:44:26 2024] Launched synth_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/runme.log\n",
      "[Tue Feb 13 21:44:26 2024] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design4.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design4.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design4.tcl -notrace\n",
      "Command: synth_design -top design4 -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 78608 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1483.980 ; gain = 87.875 ; free physical = 485795 ; free virtual = 622272\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'design4' [/home/Aashu/IC_Scripting/modules/design4.v:1]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'design4' (1#1) [/home/Aashu/IC_Scripting/modules/design4.v:1]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1529.613 ; gain = 133.508 ; free physical = 485799 ; free virtual = 622282\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1529.613 ; gain = 133.508 ; free physical = 485800 ; free virtual = 622283\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a200tfbg676-2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1537.613 ; gain = 141.508 ; free physical = 485800 ; free virtual = 622282\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.621 ; gain = 149.516 ; free physical = 485799 ; free virtual = 622282\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                4 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module design4 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                4 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 740 (col length:100)\n",
      "BRAMs: 730 (col length: RAMB18 100 RAMB36 50)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1682.203 ; gain = 286.098 ; free physical = 485554 ; free virtual = 622065\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1682.207 ; gain = 286.102 ; free physical = 485553 ; free virtual = 622064\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:28 . Memory (MB): peak = 1691.219 ; gain = 295.113 ; free physical = 485553 ; free virtual = 622063\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1691.223 ; gain = 295.117 ; free physical = 485554 ; free virtual = 622064\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1691.223 ; gain = 295.117 ; free physical = 485554 ; free virtual = 622065\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1691.223 ; gain = 295.117 ; free physical = 485553 ; free virtual = 622064\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1691.223 ; gain = 295.117 ; free physical = 485553 ; free virtual = 622064\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1691.223 ; gain = 295.117 ; free physical = 485553 ; free virtual = 622064\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1691.223 ; gain = 295.117 ; free physical = 485553 ; free virtual = 622064\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-----+------+\n",
      "|      |Cell |Count |\n",
      "+------+-----+------+\n",
      "|1     |BUFG |     1|\n",
      "|2     |FDRE |     4|\n",
      "|3     |IBUF |     2|\n",
      "|4     |OBUF |     4|\n",
      "+------+-----+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------+-------+------+\n",
      "|      |Instance |Module |Cells |\n",
      "+------+---------+-------+------+\n",
      "|1     |top      |       |    11|\n",
      "+------+---------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1691.223 ; gain = 295.117 ; free physical = 485553 ; free virtual = 622064\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1691.223 ; gain = 295.117 ; free physical = 485552 ; free virtual = 622063\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:29 . Memory (MB): peak = 1691.227 ; gain = 295.117 ; free physical = 485552 ; free virtual = 622063\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:32 . Memory (MB): peak = 1778.242 ; gain = 393.711 ; free physical = 485529 ; free virtual = 622035\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/design4.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design4_utilization_synth.rpt -pb design4_utilization_synth.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1802.262 ; gain = 0.000 ; free physical = 485537 ; free virtual = 622041\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:45:13 2024...\n",
      "[Tue Feb 13 21:45:13 2024] synth_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:47 . Memory (MB): peak = 2395.789 ; gain = 0.000 ; free physical = 486161 ; free virtual = 622663\n",
      "[Tue Feb 13 21:45:13 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/runme.log\n",
      "[Tue Feb 13 21:45:13 2024] Waiting for impl_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design4.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design4.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design4.tcl -notrace\n",
      "Command: link_design -top design4 -part xc7a200tfbg676-2\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1687.980 ; gain = 299.445 ; free physical = 485495 ; free virtual = 622018\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.25 . Memory (MB): peak = 1759.008 ; gain = 71.027 ; free physical = 485493 ; free virtual = 622017\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 98e43638\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 2210.703 ; gain = 451.695 ; free physical = 485095 ; free virtual = 621582\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 98e43638\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2210.707 ; gain = 0.004 ; free physical = 485126 ; free virtual = 621613\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 98e43638\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2210.707 ; gain = 0.004 ; free physical = 485126 ; free virtual = 621613\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: e40ad5e7\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2210.707 ; gain = 0.004 ; free physical = 485126 ; free virtual = 621613\n",
      "INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 0 cells\n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: e40ad5e7\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2210.707 ; gain = 0.004 ; free physical = 485126 ; free virtual = 621613\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "Phase 5 Shift Register Optimization | Checksum: 189dcde2b\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2210.707 ; gain = 0.004 ; free physical = 485126 ; free virtual = 621613\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 189dcde2b\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2210.707 ; gain = 0.004 ; free physical = 485126 ; free virtual = 621613\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2210.707 ; gain = 0.000 ; free physical = 485127 ; free virtual = 621613\n",
      "Ending Logic Optimization Task | Checksum: 189dcde2b\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2210.707 ; gain = 0.004 ; free physical = 485127 ; free virtual = 621613\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: 189dcde2b\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2210.707 ; gain = 0.000 ; free physical = 485128 ; free virtual = 621614\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 189dcde2b\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2210.707 ; gain = 0.000 ; free physical = 485128 ; free virtual = 621614\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 2210.707 ; gain = 522.727 ; free physical = 485128 ; free virtual = 621614\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design4_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design4_drc_opted.rpt -pb design4_drc_opted.pb -rpx design4_drc_opted.rpx\n",
      "Command: report_drc -file design4_drc_opted.rpt -pb design4_drc_opted.pb -rpx design4_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design4_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.043 ; gain = 0.000 ; free physical = 485046 ; free virtual = 621527\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ca56655e\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2285.043 ; gain = 0.000 ; free physical = 485046 ; free virtual = 621527\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2285.043 ; gain = 0.000 ; free physical = 485046 ; free virtual = 621527\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11d5297ba\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2333.055 ; gain = 48.012 ; free physical = 485031 ; free virtual = 621513\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 155953b9b\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2333.055 ; gain = 48.012 ; free physical = 485039 ; free virtual = 621522\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 155953b9b\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2333.055 ; gain = 48.012 ; free physical = 485039 ; free virtual = 621521\n",
      "Phase 1 Placer Initialization | Checksum: 155953b9b\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2333.055 ; gain = 48.012 ; free physical = 485039 ; free virtual = 621521\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 155953b9b\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2333.055 ; gain = 48.012 ; free physical = 485036 ; free virtual = 621518\n",
      "WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer\n",
      "Phase 2 Global Placement | Checksum: 2019f5c2c\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 485002 ; free virtual = 621486\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 2019f5c2c\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 485002 ; free virtual = 621486\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 122fa833c\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 484998 ; free virtual = 621481\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 1f66d434d\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 484999 ; free virtual = 621482\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 1f66d434d\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 484999 ; free virtual = 621482\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 206ee483b\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 484994 ; free virtual = 621477\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: 206ee483b\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 484994 ; free virtual = 621477\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 206ee483b\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 484994 ; free virtual = 621477\n",
      "Phase 3 Detail Placement | Checksum: 206ee483b\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 484994 ; free virtual = 621477\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 206ee483b\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 484994 ; free virtual = 621477\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 206ee483b\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 484996 ; free virtual = 621480\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 206ee483b\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 484996 ; free virtual = 621480\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 206ee483b\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 484996 ; free virtual = 621480\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 206ee483b\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 484996 ; free virtual = 621480\n",
      "Ending Placer Task | Checksum: 1b293eeae\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2493.113 ; gain = 208.070 ; free physical = 485035 ; free virtual = 621518\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2493.113 ; gain = 0.000 ; free physical = 485038 ; free virtual = 621522\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design4_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file design4_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2493.113 ; gain = 0.000 ; free physical = 485026 ; free virtual = 621509\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design4_utilization_placed.rpt -pb design4_utilization_placed.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2493.113 ; gain = 0.000 ; free physical = 485039 ; free virtual = 621522\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design4_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2493.113 ; gain = 0.000 ; free physical = 485039 ; free virtual = 621522\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: e83d8950 ConstDB: 0 ShapeSum: ca56655e RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 455638e1\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2600.465 ; gain = 107.352 ; free physical = 484804 ; free virtual = 621281\n",
      "Post Restoration Checksum: NetGraph: 29065421 NumContArr: 1c4fe4c0 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 455638e1\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2612.453 ; gain = 119.340 ; free physical = 484768 ; free virtual = 621244\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 455638e1\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2612.453 ; gain = 119.340 ; free physical = 484768 ; free virtual = 621244\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2 Router Initialization | Checksum: 5ad93abd\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2627.969 ; gain = 134.855 ; free physical = 484754 ; free virtual = 621231\n",
      "\n",
      "Phase 3 Initial Routing\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 3 Initial Routing | Checksum: f2cc0eec\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.969 ; gain = 134.855 ; free physical = 484750 ; free virtual = 621227\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      "Phase 4.1 Global Iteration 0 | Checksum: f2cc0eec\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.969 ; gain = 134.855 ; free physical = 484751 ; free virtual = 621228\n",
      "Phase 4 Rip-up And Reroute | Checksum: f2cc0eec\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.969 ; gain = 134.855 ; free physical = 484751 ; free virtual = 621228\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "Phase 5 Delay and Skew Optimization | Checksum: f2cc0eec\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.969 ; gain = 134.855 ; free physical = 484751 ; free virtual = 621228\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "Phase 6.1 Hold Fix Iter | Checksum: f2cc0eec\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.969 ; gain = 134.855 ; free physical = 484751 ; free virtual = 621228\n",
      "Phase 6 Post Hold Fix | Checksum: f2cc0eec\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.969 ; gain = 134.855 ; free physical = 484751 ; free virtual = 621228\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0.000101225 %\n",
      "  Global Horizontal Routing Utilization  = 0.000462657 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.\n",
      "South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.\n",
      "East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: f2cc0eec\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.969 ; gain = 134.855 ; free physical = 484750 ; free virtual = 621227\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: f2cc0eec\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.969 ; gain = 134.855 ; free physical = 484748 ; free virtual = 621225\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: f2cc0eec\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.969 ; gain = 134.855 ; free physical = 484748 ; free virtual = 621225\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.969 ; gain = 134.855 ; free physical = 484799 ; free virtual = 621276\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2627.973 ; gain = 134.859 ; free physical = 484800 ; free virtual = 621277\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2627.973 ; gain = 0.000 ; free physical = 484800 ; free virtual = 621277\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design4_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design4_drc_routed.rpt -pb design4_drc_routed.pb -rpx design4_drc_routed.rpx\n",
      "Command: report_drc -file design4_drc_routed.rpt -pb design4_drc_routed.pb -rpx design4_drc_routed.rpx\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design4_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design4_methodology_drc_routed.rpt -pb design4_methodology_drc_routed.pb -rpx design4_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design4_methodology_drc_routed.rpt -pb design4_methodology_drc_routed.pb -rpx design4_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design4_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file design4_power_routed.rpt -pb design4_power_summary_routed.pb -rpx design4_power_routed.rpx\n",
      "Command: report_power -file design4_power_routed.rpt -pb design4_power_summary_routed.pb -rpx design4_power_routed.rpx\n",
      "WARNING: [Power 33-232] No user defined clocks were found in the design!\n",
      "Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design4_route_status.rpt -pb design4_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design4_timing_summary_routed.rpt -pb design4_timing_summary_routed.pb -rpx design4_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design4_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design4_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design4_bus_skew_routed.rpt -pb design4_bus_skew_routed.pb -rpx design4_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:47:10 2024...\n",
      "[Tue Feb 13 21:47:15 2024] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:00.89 ; elapsed = 00:02:02 . Memory (MB): peak = 2395.789 ; gain = 0.000 ; free physical = 486112 ; free virtual = 622592\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2395.789 ; gain = 0.000 ; free physical = 486129 ; free virtual = 622608\n",
      "Restored from archive | CPU: 0.010000 secs | Memory: 0.023811 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2395.789 ; gain = 0.000 ; free physical = 486129 ; free virtual = 622608\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "[Tue Feb 13 21:47:18 2024] Launched synth_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/runme.log\n",
      "[Tue Feb 13 21:47:18 2024] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design5.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design5.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design5.tcl -notrace\n",
      "Command: synth_design -top design5 -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 3200 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1483.977 ; gain = 87.875 ; free physical = 485689 ; free virtual = 622167\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'design5' [/home/Aashu/IC_Scripting/modules/design5.v:1]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'design5' (1#1) [/home/Aashu/IC_Scripting/modules/design5.v:1]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.609 ; gain = 133.508 ; free physical = 485698 ; free virtual = 622177\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.609 ; gain = 133.508 ; free physical = 485696 ; free virtual = 622176\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a200tfbg676-2\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.609 ; gain = 141.508 ; free physical = 485688 ; free virtual = 622168\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1545.617 ; gain = 149.516 ; free physical = 485689 ; free virtual = 622169\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                4 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module design5 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                4 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 740 (col length:100)\n",
      "BRAMs: 730 (col length: RAMB18 100 RAMB36 50)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1701.238 ; gain = 305.137 ; free physical = 485559 ; free virtual = 622037\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1701.238 ; gain = 305.137 ; free physical = 485566 ; free virtual = 622043\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1701.238 ; gain = 305.137 ; free physical = 485564 ; free virtual = 622041\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1701.238 ; gain = 305.137 ; free physical = 485577 ; free virtual = 622054\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1701.238 ; gain = 305.137 ; free physical = 485577 ; free virtual = 622054\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1701.238 ; gain = 305.137 ; free physical = 485577 ; free virtual = 622054\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1701.238 ; gain = 305.137 ; free physical = 485577 ; free virtual = 622054\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1701.238 ; gain = 305.137 ; free physical = 485577 ; free virtual = 622054\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1701.238 ; gain = 305.137 ; free physical = 485577 ; free virtual = 622054\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-----+------+\n",
      "|      |Cell |Count |\n",
      "+------+-----+------+\n",
      "|1     |BUFG |     1|\n",
      "|2     |LUT3 |     1|\n",
      "|3     |LUT4 |     1|\n",
      "|4     |LUT5 |     1|\n",
      "|5     |LUT6 |     1|\n",
      "|6     |FDRE |     4|\n",
      "|7     |IBUF |     8|\n",
      "|8     |OBUF |     4|\n",
      "+------+-----+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------+-------+------+\n",
      "|      |Instance |Module |Cells |\n",
      "+------+---------+-------+------+\n",
      "|1     |top      |       |    21|\n",
      "+------+---------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1701.238 ; gain = 305.137 ; free physical = 485577 ; free virtual = 622054\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1701.238 ; gain = 305.137 ; free physical = 485580 ; free virtual = 622057\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1701.238 ; gain = 305.137 ; free physical = 485580 ; free virtual = 622057\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 1835.262 ; gain = 450.734 ; free physical = 485516 ; free virtual = 621993\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/design5.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design5_utilization_synth.rpt -pb design5_utilization_synth.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1859.277 ; gain = 0.000 ; free physical = 485518 ; free virtual = 621993\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:47:57 2024...\n",
      "[Tue Feb 13 21:47:57 2024] synth_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:39 . Memory (MB): peak = 2395.789 ; gain = 0.000 ; free physical = 486161 ; free virtual = 622634\n",
      "[Tue Feb 13 21:47:57 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/runme.log\n",
      "[Tue Feb 13 21:47:57 2024] Waiting for impl_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design5.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design5.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design5.tcl -notrace\n",
      "Command: link_design -top design5 -part xc7a200tfbg676-2\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:21 . Memory (MB): peak = 1687.977 ; gain = 299.445 ; free physical = 485503 ; free virtual = 621967\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1765.008 ; gain = 77.031 ; free physical = 485513 ; free virtual = 621978\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: ae1eaa35\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:28 . Memory (MB): peak = 2236.703 ; gain = 471.695 ; free physical = 485010 ; free virtual = 621472\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: ae1eaa35\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2236.703 ; gain = 0.000 ; free physical = 485064 ; free virtual = 621526\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: ae1eaa35\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2236.703 ; gain = 0.000 ; free physical = 485064 ; free virtual = 621526\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: ae1eaa35\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2236.703 ; gain = 0.000 ; free physical = 485064 ; free virtual = 621526\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: ae1eaa35\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2236.703 ; gain = 0.000 ; free physical = 485064 ; free virtual = 621526\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "Phase 5 Shift Register Optimization | Checksum: ae1eaa35\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2236.703 ; gain = 0.000 ; free physical = 485065 ; free virtual = 621527\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: ae1eaa35\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2236.703 ; gain = 0.000 ; free physical = 485065 ; free virtual = 621527\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2236.703 ; gain = 0.000 ; free physical = 485065 ; free virtual = 621527\n",
      "Ending Logic Optimization Task | Checksum: ae1eaa35\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2236.703 ; gain = 0.000 ; free physical = 485065 ; free virtual = 621527\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: ae1eaa35\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2236.703 ; gain = 0.000 ; free physical = 485064 ; free virtual = 621526\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: ae1eaa35\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2236.703 ; gain = 0.000 ; free physical = 485064 ; free virtual = 621526\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:31 . Memory (MB): peak = 2236.703 ; gain = 548.727 ; free physical = 485064 ; free virtual = 621526\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design5_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design5_drc_opted.rpt -pb design5_drc_opted.pb -rpx design5_drc_opted.rpx\n",
      "Command: report_drc -file design5_drc_opted.rpt -pb design5_drc_opted.pb -rpx design5_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design5_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2308.738 ; gain = 40.016 ; free physical = 485074 ; free virtual = 621529\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.738 ; gain = 0.000 ; free physical = 485033 ; free virtual = 621488\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 4c13f486\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2308.738 ; gain = 0.000 ; free physical = 485033 ; free virtual = 621488\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2308.738 ; gain = 0.000 ; free physical = 485032 ; free virtual = 621487\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1105b9957\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2345.746 ; gain = 37.008 ; free physical = 485021 ; free virtual = 621477\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 126aa28ff\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2345.746 ; gain = 37.008 ; free physical = 485021 ; free virtual = 621476\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 126aa28ff\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2345.746 ; gain = 37.008 ; free physical = 485021 ; free virtual = 621476\n",
      "Phase 1 Placer Initialization | Checksum: 126aa28ff\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2345.746 ; gain = 37.008 ; free physical = 485021 ; free virtual = 621476\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 126aa28ff\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2345.746 ; gain = 37.008 ; free physical = 485017 ; free virtual = 621472\n",
      "WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer\n",
      "Phase 2 Global Placement | Checksum: 149f95ab2\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484972 ; free virtual = 621427\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 149f95ab2\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484972 ; free virtual = 621427\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13869580f\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484972 ; free virtual = 621427\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 1569d149a\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484971 ; free virtual = 621427\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 1569d149a\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484971 ; free virtual = 621427\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 1beb90950\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484966 ; free virtual = 621422\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: 1beb90950\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484966 ; free virtual = 621422\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 1beb90950\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484966 ; free virtual = 621422\n",
      "Phase 3 Detail Placement | Checksum: 1beb90950\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484966 ; free virtual = 621422\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 1beb90950\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484966 ; free virtual = 621422\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 1beb90950\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484970 ; free virtual = 621425\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 1beb90950\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484970 ; free virtual = 621425\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 207cfc486\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484970 ; free virtual = 621425\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 207cfc486\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 484970 ; free virtual = 621425\n",
      "Ending Placer Task | Checksum: 1bc61a346\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 485008 ; free virtual = 621463\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2501.805 ; gain = 193.066 ; free physical = 485008 ; free virtual = 621463\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2501.805 ; gain = 0.000 ; free physical = 485007 ; free virtual = 621463\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design5_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file design5_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2501.805 ; gain = 0.000 ; free physical = 484990 ; free virtual = 621445\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design5_utilization_placed.rpt -pb design5_utilization_placed.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2501.805 ; gain = 0.000 ; free physical = 485014 ; free virtual = 621469\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design5_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2501.805 ; gain = 0.000 ; free physical = 485011 ; free virtual = 621468\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: d17f0394 ConstDB: 0 ShapeSum: eae29fb2 RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 1115dca91\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2608.156 ; gain = 106.352 ; free physical = 484747 ; free virtual = 621243\n",
      "Post Restoration Checksum: NetGraph: 27c96a5a NumContArr: e9946037 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 1115dca91\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2621.145 ; gain = 119.340 ; free physical = 484707 ; free virtual = 621203\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 1115dca91\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2621.145 ; gain = 119.340 ; free physical = 484707 ; free virtual = 621203\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2 Router Initialization | Checksum: da9db99a\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 2635.660 ; gain = 133.855 ; free physical = 484697 ; free virtual = 621193\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: fc8907a7\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2635.660 ; gain = 133.855 ; free physical = 484695 ; free virtual = 621191\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 4.1 Global Iteration 0 | Checksum: ee6525bc\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2635.660 ; gain = 133.855 ; free physical = 484694 ; free virtual = 621190\n",
      "Phase 4 Rip-up And Reroute | Checksum: ee6525bc\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2635.660 ; gain = 133.855 ; free physical = 484694 ; free virtual = 621190\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "Phase 5 Delay and Skew Optimization | Checksum: ee6525bc\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2635.660 ; gain = 133.855 ; free physical = 484694 ; free virtual = 621190\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "Phase 6.1 Hold Fix Iter | Checksum: ee6525bc\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2635.660 ; gain = 133.855 ; free physical = 484694 ; free virtual = 621190\n",
      "Phase 6 Post Hold Fix | Checksum: ee6525bc\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2635.660 ; gain = 133.855 ; free physical = 484694 ; free virtual = 621190\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0.000789554 %\n",
      "  Global Horizontal Routing Utilization  = 0.000793126 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.\n",
      "South Dir 1x1 Area, Max Cong = 15.3153%, No Congested Regions.\n",
      "East Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.\n",
      "West Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: ee6525bc\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2635.660 ; gain = 133.855 ; free physical = 484693 ; free virtual = 621189\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: ee6525bc\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2635.660 ; gain = 133.855 ; free physical = 484692 ; free virtual = 621188\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 10c6e91ed\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2635.660 ; gain = 133.855 ; free physical = 484692 ; free virtual = 621188\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2635.660 ; gain = 133.855 ; free physical = 484742 ; free virtual = 621238\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:43 . Memory (MB): peak = 2635.664 ; gain = 133.859 ; free physical = 484742 ; free virtual = 621238\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2635.664 ; gain = 0.000 ; free physical = 484742 ; free virtual = 621239\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design5_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design5_drc_routed.rpt -pb design5_drc_routed.pb -rpx design5_drc_routed.rpx\n",
      "Command: report_drc -file design5_drc_routed.rpt -pb design5_drc_routed.pb -rpx design5_drc_routed.rpx\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design5_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design5_methodology_drc_routed.rpt -pb design5_methodology_drc_routed.pb -rpx design5_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design5_methodology_drc_routed.rpt -pb design5_methodology_drc_routed.pb -rpx design5_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design5_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file design5_power_routed.rpt -pb design5_power_summary_routed.pb -rpx design5_power_routed.rpx\n",
      "Command: report_power -file design5_power_routed.rpt -pb design5_power_summary_routed.pb -rpx design5_power_routed.rpx\n",
      "WARNING: [Power 33-232] No user defined clocks were found in the design!\n",
      "Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design5_route_status.rpt -pb design5_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design5_timing_summary_routed.rpt -pb design5_timing_summary_routed.pb -rpx design5_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design5_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design5_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design5_bus_skew_routed.rpt -pb design5_bus_skew_routed.pb -rpx design5_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:50:08 2024...\n",
      "[Tue Feb 13 21:50:13 2024] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:00.85 ; elapsed = 00:02:16 . Memory (MB): peak = 2395.789 ; gain = 0.000 ; free physical = 486062 ; free virtual = 622531\n",
      "INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2395.789 ; gain = 0.000 ; free physical = 486073 ; free virtual = 622543\n",
      "Restored from archive | CPU: 0.010000 secs | Memory: 0.028664 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2395.789 ; gain = 0.000 ; free physical = 486073 ; free virtual = 622543\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "[Tue Feb 13 21:50:16 2024] Launched synth_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/runme.log\n",
      "[Tue Feb 13 21:50:16 2024] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design6.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design6.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design6.tcl -notrace\n",
      "Command: synth_design -top design6 -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 11047 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1483.980 ; gain = 87.875 ; free physical = 487351 ; free virtual = 623783\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'design6' [/home/Aashu/IC_Scripting/modules/design6.v:1]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'design6' (1#1) [/home/Aashu/IC_Scripting/modules/design6.v:1]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.613 ; gain = 133.508 ; free physical = 487362 ; free virtual = 623794\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.613 ; gain = 133.508 ; free physical = 487363 ; free virtual = 623795\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a200tfbg676-2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.613 ; gain = 141.508 ; free physical = 487361 ; free virtual = 623793\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1545.621 ; gain = 149.516 ; free physical = 487354 ; free virtual = 623786\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module design6 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   2 Input      1 Bit        Muxes := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 740 (col length:100)\n",
      "BRAMs: 730 (col length: RAMB18 100 RAMB36 50)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1701.016 ; gain = 304.910 ; free physical = 487179 ; free virtual = 623612\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 487178 ; free virtual = 623611\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:22 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 487179 ; free virtual = 623612\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 487179 ; free virtual = 623612\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 487179 ; free virtual = 623612\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 487178 ; free virtual = 623611\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 487178 ; free virtual = 623611\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 487179 ; free virtual = 623612\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 487179 ; free virtual = 623612\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-----+------+\n",
      "|      |Cell |Count |\n",
      "+------+-----+------+\n",
      "|1     |LUT3 |     1|\n",
      "|2     |IBUF |     3|\n",
      "|3     |OBUF |     1|\n",
      "+------+-----+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------+-------+------+\n",
      "|      |Instance |Module |Cells |\n",
      "+------+---------+-------+------+\n",
      "|1     |top      |       |     5|\n",
      "+------+---------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 487180 ; free virtual = 623613\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.020 ; gain = 304.914 ; free physical = 487182 ; free virtual = 623615\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1701.023 ; gain = 304.914 ; free physical = 487182 ; free virtual = 623615\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:25 . Memory (MB): peak = 1788.039 ; gain = 403.508 ; free physical = 487147 ; free virtual = 623580\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/design6.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design6_utilization_synth.rpt -pb design6_utilization_synth.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1812.059 ; gain = 0.000 ; free physical = 487150 ; free virtual = 623582\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:50:51 2024...\n",
      "[Tue Feb 13 21:50:52 2024] synth_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:36 . Memory (MB): peak = 2426.789 ; gain = 0.000 ; free physical = 487793 ; free virtual = 624224\n",
      "[Tue Feb 13 21:50:52 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/runme.log\n",
      "[Tue Feb 13 21:50:52 2024] Waiting for impl_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design6.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design6.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design6.tcl -notrace\n",
      "Command: link_design -top design6 -part xc7a200tfbg676-2\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:20 . Memory (MB): peak = 1687.973 ; gain = 299.445 ; free physical = 487165 ; free virtual = 623600\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1759.000 ; gain = 71.027 ; free physical = 487155 ; free virtual = 623590\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: c516c342\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2204.695 ; gain = 445.695 ; free physical = 486689 ; free virtual = 623126\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: c516c342\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486715 ; free virtual = 623152\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: c516c342\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486715 ; free virtual = 623152\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: c516c342\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486715 ; free virtual = 623152\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: c516c342\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486715 ; free virtual = 623153\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "Phase 5 Shift Register Optimization | Checksum: c516c342\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486715 ; free virtual = 623153\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: c516c342\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486715 ; free virtual = 623153\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.699 ; gain = 0.000 ; free physical = 486715 ; free virtual = 623153\n",
      "Ending Logic Optimization Task | Checksum: c516c342\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486715 ; free virtual = 623153\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: c516c342\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2204.699 ; gain = 0.000 ; free physical = 486715 ; free virtual = 623152\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: c516c342\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.699 ; gain = 0.000 ; free physical = 486715 ; free virtual = 623152\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2204.699 ; gain = 516.727 ; free physical = 486715 ; free virtual = 623152\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design6_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design6_drc_opted.rpt -pb design6_drc_opted.pb -rpx design6_drc_opted.rpx\n",
      "Command: report_drc -file design6_drc_opted.rpt -pb design6_drc_opted.pb -rpx design6_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design6_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.035 ; gain = 0.000 ; free physical = 486673 ; free virtual = 623110\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 73bfcc0f\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2285.035 ; gain = 0.000 ; free physical = 486673 ; free virtual = 623110\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2285.035 ; gain = 0.000 ; free physical = 486673 ; free virtual = 623110\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d980cc04\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2325.047 ; gain = 40.012 ; free physical = 486664 ; free virtual = 623101\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 11e395865\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2325.047 ; gain = 40.012 ; free physical = 486662 ; free virtual = 623099\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 11e395865\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2325.047 ; gain = 40.012 ; free physical = 486661 ; free virtual = 623098\n",
      "Phase 1 Placer Initialization | Checksum: 11e395865\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2325.047 ; gain = 40.012 ; free physical = 486661 ; free virtual = 623098\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 11e395865\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2325.047 ; gain = 40.012 ; free physical = 486658 ; free virtual = 623095\n",
      "WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer\n",
      "Phase 2 Global Placement | Checksum: 1a4e3f5ec\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486609 ; free virtual = 623046\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 1a4e3f5ec\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486607 ; free virtual = 623044\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15ebffb7f\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486607 ; free virtual = 623044\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 1a4e3f5ec\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486606 ; free virtual = 623043\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 1a4e3f5ec\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486606 ; free virtual = 623043\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 17621afc1\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486608 ; free virtual = 623045\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: 17621afc1\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486608 ; free virtual = 623045\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 17621afc1\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486608 ; free virtual = 623045\n",
      "Phase 3 Detail Placement | Checksum: 17621afc1\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486608 ; free virtual = 623045\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 17621afc1\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486608 ; free virtual = 623045\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 17621afc1\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486612 ; free virtual = 623049\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 17621afc1\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486612 ; free virtual = 623049\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 17621afc1\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486612 ; free virtual = 623049\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17621afc1\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486612 ; free virtual = 623049\n",
      "Ending Placer Task | Checksum: c0de7484\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2488.105 ; gain = 203.070 ; free physical = 486650 ; free virtual = 623087\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.27 . Memory (MB): peak = 2488.105 ; gain = 0.000 ; free physical = 486651 ; free virtual = 623087\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design6_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file design6_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2488.105 ; gain = 0.000 ; free physical = 486638 ; free virtual = 623073\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design6_utilization_placed.rpt -pb design6_utilization_placed.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2488.105 ; gain = 0.000 ; free physical = 486655 ; free virtual = 623090\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design6_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2488.105 ; gain = 0.000 ; free physical = 486654 ; free virtual = 623090\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: 4d1ea875 ConstDB: 0 ShapeSum: 73bfcc0f RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 14902be23\n",
      "\n",
      "Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2595.457 ; gain = 107.352 ; free physical = 486405 ; free virtual = 622839\n",
      "Post Restoration Checksum: NetGraph: f6a7c8cf NumContArr: 525af554 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 14902be23\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2607.445 ; gain = 119.340 ; free physical = 486366 ; free virtual = 622799\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 14902be23\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2607.445 ; gain = 119.340 ; free physical = 486366 ; free virtual = 622799\n",
      "Phase 2 Router Initialization | Checksum: 14902be23\n",
      "\n",
      "Time (s): cpu = 00:00:47 ; elapsed = 00:00:38 . Memory (MB): peak = 2622.961 ; gain = 134.855 ; free physical = 486364 ; free virtual = 622798\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: d2c13dd6\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2622.961 ; gain = 134.855 ; free physical = 486354 ; free virtual = 622787\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2622.961 ; gain = 134.855 ; free physical = 486354 ; free virtual = 622787\n",
      "Phase 4 Rip-up And Reroute | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2622.961 ; gain = 134.855 ; free physical = 486354 ; free virtual = 622787\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2622.961 ; gain = 134.855 ; free physical = 486354 ; free virtual = 622787\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2622.961 ; gain = 134.855 ; free physical = 486354 ; free virtual = 622787\n",
      "Phase 6 Post Hold Fix | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2622.961 ; gain = 134.855 ; free physical = 486354 ; free virtual = 622787\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 8.09799e-05 %\n",
      "  Global Horizontal Routing Utilization  = 0.000264375 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.\n",
      "South Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.\n",
      "East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2622.961 ; gain = 134.855 ; free physical = 486353 ; free virtual = 622787\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 1b5a32bec\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2624.961 ; gain = 136.855 ; free physical = 486352 ; free virtual = 622786\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 1d488fcac\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2624.961 ; gain = 136.855 ; free physical = 486352 ; free virtual = 622786\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:48 ; elapsed = 00:00:38 . Memory (MB): peak = 2624.961 ; gain = 136.855 ; free physical = 486402 ; free virtual = 622835\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2624.965 ; gain = 136.859 ; free physical = 486402 ; free virtual = 622835\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2624.965 ; gain = 0.000 ; free physical = 486402 ; free virtual = 622837\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design6_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design6_drc_routed.rpt -pb design6_drc_routed.pb -rpx design6_drc_routed.rpx\n",
      "Command: report_drc -file design6_drc_routed.rpt -pb design6_drc_routed.pb -rpx design6_drc_routed.rpx\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design6_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design6_methodology_drc_routed.rpt -pb design6_methodology_drc_routed.pb -rpx design6_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design6_methodology_drc_routed.rpt -pb design6_methodology_drc_routed.pb -rpx design6_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design6_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file design6_power_routed.rpt -pb design6_power_summary_routed.pb -rpx design6_power_routed.rpx\n",
      "Command: report_power -file design6_power_routed.rpt -pb design6_power_summary_routed.pb -rpx design6_power_routed.rpx\n",
      "WARNING: [Power 33-232] No user defined clocks were found in the design!\n",
      "Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design6_route_status.rpt -pb design6_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design6_timing_summary_routed.rpt -pb design6_timing_summary_routed.pb -rpx design6_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design6_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design6_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design6_bus_skew_routed.rpt -pb design6_bus_skew_routed.pb -rpx design6_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:52:40 2024...\n",
      "[Tue Feb 13 21:52:41 2024] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:01:28 ; elapsed = 00:01:49 . Memory (MB): peak = 2426.789 ; gain = 0.000 ; free physical = 487714 ; free virtual = 624148\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2426.789 ; gain = 0.000 ; free physical = 487763 ; free virtual = 624196\n",
      "Restored from archive | CPU: 0.010000 secs | Memory: 0.017120 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2426.789 ; gain = 0.000 ; free physical = 487763 ; free virtual = 624197\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "[Tue Feb 13 21:52:43 2024] Launched synth_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/runme.log\n",
      "[Tue Feb 13 21:52:43 2024] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design7.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design7.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design7.tcl -notrace\n",
      "Command: synth_design -top design7 -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 16519 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1483.977 ; gain = 87.875 ; free physical = 487239 ; free virtual = 623695\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'design7' [/home/Aashu/IC_Scripting/modules/design7.v:1]\n",
      "INFO: [Synth 8-226] default block is never used [/home/Aashu/IC_Scripting/modules/design7.v:8]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'design7' (1#1) [/home/Aashu/IC_Scripting/modules/design7.v:1]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.609 ; gain = 133.508 ; free physical = 487241 ; free virtual = 623698\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.609 ; gain = 133.508 ; free physical = 487243 ; free virtual = 623700\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a200tfbg676-2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.609 ; gain = 141.508 ; free physical = 487242 ; free virtual = 623699\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1545.617 ; gain = 149.516 ; free physical = 487234 ; free virtual = 623691\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   4 Input      4 Bit        Muxes := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module design7 \n",
      "Detailed RTL Component Info : \n",
      "+---Muxes : \n",
      "\t   4 Input      4 Bit        Muxes := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 740 (col length:100)\n",
      "BRAMs: 730 (col length: RAMB18 100 RAMB36 50)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1700.004 ; gain = 303.902 ; free physical = 487055 ; free virtual = 623503\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1700.008 ; gain = 303.906 ; free physical = 487051 ; free virtual = 623498\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:23 . Memory (MB): peak = 1700.008 ; gain = 303.906 ; free physical = 487051 ; free virtual = 623498\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1700.008 ; gain = 303.906 ; free physical = 487028 ; free virtual = 623475\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1700.008 ; gain = 303.906 ; free physical = 487028 ; free virtual = 623475\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1700.008 ; gain = 303.906 ; free physical = 487028 ; free virtual = 623475\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1700.008 ; gain = 303.906 ; free physical = 487028 ; free virtual = 623475\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1700.008 ; gain = 303.906 ; free physical = 487027 ; free virtual = 623474\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1700.008 ; gain = 303.906 ; free physical = 487027 ; free virtual = 623474\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-----+------+\n",
      "|      |Cell |Count |\n",
      "+------+-----+------+\n",
      "|1     |LUT2 |     4|\n",
      "|2     |IBUF |     2|\n",
      "|3     |OBUF |     4|\n",
      "+------+-----+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------+-------+------+\n",
      "|      |Instance |Module |Cells |\n",
      "+------+---------+-------+------+\n",
      "|1     |top      |       |    10|\n",
      "+------+---------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1700.008 ; gain = 303.906 ; free physical = 487027 ; free virtual = 623474\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1700.008 ; gain = 303.906 ; free physical = 487030 ; free virtual = 623477\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:24 . Memory (MB): peak = 1700.012 ; gain = 303.906 ; free physical = 487031 ; free virtual = 623478\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1844.062 ; gain = 459.535 ; free physical = 487019 ; free virtual = 623466\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/design7.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design7_utilization_synth.rpt -pb design7_utilization_synth.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1868.082 ; gain = 0.000 ; free physical = 487018 ; free virtual = 623469\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:53:19 2024...\n",
      "[Tue Feb 13 21:53:19 2024] synth_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:37 . Memory (MB): peak = 2426.789 ; gain = 0.000 ; free physical = 487661 ; free virtual = 624111\n",
      "[Tue Feb 13 21:53:19 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/runme.log\n",
      "[Tue Feb 13 21:53:19 2024] Waiting for impl_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design7.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design7.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design7.tcl -notrace\n",
      "Command: link_design -top design7 -part xc7a200tfbg676-2\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1687.969 ; gain = 299.445 ; free physical = 487008 ; free virtual = 623464\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1758.996 ; gain = 71.027 ; free physical = 487008 ; free virtual = 623465\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 14fd72264\n",
      "\n",
      "Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 2234.691 ; gain = 475.695 ; free physical = 486530 ; free virtual = 623008\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 14fd72264\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2234.695 ; gain = 0.004 ; free physical = 486579 ; free virtual = 623057\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 14fd72264\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2234.695 ; gain = 0.004 ; free physical = 486578 ; free virtual = 623056\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 14fd72264\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2234.695 ; gain = 0.004 ; free physical = 486578 ; free virtual = 623056\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 14fd72264\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2234.695 ; gain = 0.004 ; free physical = 486578 ; free virtual = 623056\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "Phase 5 Shift Register Optimization | Checksum: 14fd72264\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2234.695 ; gain = 0.004 ; free physical = 486578 ; free virtual = 623056\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 14fd72264\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2234.695 ; gain = 0.004 ; free physical = 486578 ; free virtual = 623056\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2234.695 ; gain = 0.000 ; free physical = 486578 ; free virtual = 623056\n",
      "Ending Logic Optimization Task | Checksum: 14fd72264\n",
      "\n",
      "Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2234.695 ; gain = 0.004 ; free physical = 486578 ; free virtual = 623056\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: 14fd72264\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2234.695 ; gain = 0.000 ; free physical = 486578 ; free virtual = 623056\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 14fd72264\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2234.695 ; gain = 0.000 ; free physical = 486578 ; free virtual = 623056\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 2234.695 ; gain = 546.727 ; free physical = 486578 ; free virtual = 623056\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design7_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design7_drc_opted.rpt -pb design7_drc_opted.pb -rpx design7_drc_opted.rpx\n",
      "Command: report_drc -file design7_drc_opted.rpt -pb design7_drc_opted.pb -rpx design7_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design7_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.730 ; gain = 0.000 ; free physical = 486522 ; free virtual = 622976\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: e79a0244\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2306.730 ; gain = 0.000 ; free physical = 486522 ; free virtual = 622976\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2306.730 ; gain = 0.000 ; free physical = 486522 ; free virtual = 622976\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1d33a21b7\n",
      "\n",
      "Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2339.738 ; gain = 33.008 ; free physical = 486485 ; free virtual = 622951\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 271bef73b\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2339.738 ; gain = 33.008 ; free physical = 486492 ; free virtual = 622959\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 271bef73b\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2339.738 ; gain = 33.008 ; free physical = 486491 ; free virtual = 622958\n",
      "Phase 1 Placer Initialization | Checksum: 271bef73b\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2339.738 ; gain = 33.008 ; free physical = 486491 ; free virtual = 622958\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 271bef73b\n",
      "\n",
      "Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2339.738 ; gain = 33.008 ; free physical = 486496 ; free virtual = 622963\n",
      "WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer\n",
      "Phase 2 Global Placement | Checksum: 2343761a8\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486430 ; free virtual = 622899\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 2343761a8\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486430 ; free virtual = 622899\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 286e49234\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486435 ; free virtual = 622904\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 22f5caf79\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486431 ; free virtual = 622900\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 22f5caf79\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486431 ; free virtual = 622900\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 2110db205\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486432 ; free virtual = 622902\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: 2110db205\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486432 ; free virtual = 622902\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 2110db205\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486433 ; free virtual = 622902\n",
      "Phase 3 Detail Placement | Checksum: 2110db205\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486432 ; free virtual = 622902\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 2110db205\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486433 ; free virtual = 622902\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 2110db205\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486436 ; free virtual = 622905\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 2110db205\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486438 ; free virtual = 622907\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 2110db205\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486438 ; free virtual = 622907\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2110db205\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486438 ; free virtual = 622908\n",
      "Ending Placer Task | Checksum: 1cd81c14b\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2488.793 ; gain = 182.062 ; free physical = 486476 ; free virtual = 622946\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2488.793 ; gain = 0.000 ; free physical = 486498 ; free virtual = 622968\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design7_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file design7_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2488.793 ; gain = 0.000 ; free physical = 486481 ; free virtual = 622951\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design7_utilization_placed.rpt -pb design7_utilization_placed.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2488.793 ; gain = 0.000 ; free physical = 486499 ; free virtual = 622969\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design7_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2488.793 ; gain = 0.000 ; free physical = 486500 ; free virtual = 622969\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: e5e7bf07 ConstDB: 0 ShapeSum: e79a0244 RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 12d2ab3c1\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2607.148 ; gain = 118.355 ; free physical = 486338 ; free virtual = 622784\n",
      "Post Restoration Checksum: NetGraph: 3f2abc94 NumContArr: edfff72d Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 12d2ab3c1\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2619.137 ; gain = 130.344 ; free physical = 486300 ; free virtual = 622746\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 12d2ab3c1\n",
      "\n",
      "Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 2619.137 ; gain = 130.344 ; free physical = 486300 ; free virtual = 622746\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2 Router Initialization | Checksum: 166be2019\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:43 . Memory (MB): peak = 2634.652 ; gain = 145.859 ; free physical = 486296 ; free virtual = 622742\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: fc2a307a\n",
      "\n",
      "Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 2634.652 ; gain = 145.859 ; free physical = 486292 ; free virtual = 622738\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 7e7d0be0\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2634.652 ; gain = 145.859 ; free physical = 486292 ; free virtual = 622738\n",
      "Phase 4 Rip-up And Reroute | Checksum: 7e7d0be0\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2634.652 ; gain = 145.859 ; free physical = 486292 ; free virtual = 622738\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 7e7d0be0\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2634.652 ; gain = 145.859 ; free physical = 486292 ; free virtual = 622738\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 7e7d0be0\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2634.652 ; gain = 145.859 ; free physical = 486292 ; free virtual = 622738\n",
      "Phase 6 Post Hold Fix | Checksum: 7e7d0be0\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2634.652 ; gain = 145.859 ; free physical = 486292 ; free virtual = 622738\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 0.000222695 %\n",
      "  Global Horizontal Routing Utilization  = 0.000396563 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.\n",
      "South Dir 1x1 Area, Max Cong = 3.6036%, No Congested Regions.\n",
      "East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "West Dir 1x1 Area, Max Cong = 7.35294%, No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 7e7d0be0\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2634.652 ; gain = 145.859 ; free physical = 486290 ; free virtual = 622736\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 7e7d0be0\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2635.652 ; gain = 146.859 ; free physical = 486289 ; free virtual = 622735\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: fe74bd85\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2635.652 ; gain = 146.859 ; free physical = 486289 ; free virtual = 622735\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2635.652 ; gain = 146.859 ; free physical = 486336 ; free virtual = 622782\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:44 . Memory (MB): peak = 2635.656 ; gain = 146.863 ; free physical = 486336 ; free virtual = 622782\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2635.656 ; gain = 0.000 ; free physical = 486335 ; free virtual = 622782\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design7_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design7_drc_routed.rpt -pb design7_drc_routed.pb -rpx design7_drc_routed.rpx\n",
      "Command: report_drc -file design7_drc_routed.rpt -pb design7_drc_routed.pb -rpx design7_drc_routed.rpx\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design7_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design7_methodology_drc_routed.rpt -pb design7_methodology_drc_routed.pb -rpx design7_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design7_methodology_drc_routed.rpt -pb design7_methodology_drc_routed.pb -rpx design7_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design7_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file design7_power_routed.rpt -pb design7_power_summary_routed.pb -rpx design7_power_routed.rpx\n",
      "Command: report_power -file design7_power_routed.rpt -pb design7_power_summary_routed.pb -rpx design7_power_routed.rpx\n",
      "WARNING: [Power 33-232] No user defined clocks were found in the design!\n",
      "Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design7_route_status.rpt -pb design7_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design7_timing_summary_routed.rpt -pb design7_timing_summary_routed.pb -rpx design7_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design7_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design7_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design7_bus_skew_routed.rpt -pb design7_bus_skew_routed.pb -rpx design7_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:55:14 2024...\n",
      "[Tue Feb 13 21:55:14 2024] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:01:36 ; elapsed = 00:01:55 . Memory (MB): peak = 2426.789 ; gain = 0.000 ; free physical = 487158 ; free virtual = 623636\n",
      "INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2426.789 ; gain = 0.000 ; free physical = 487178 ; free virtual = 623656\n",
      "Restored from archive | CPU: 0.010000 secs | Memory: 0.020058 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2426.789 ; gain = 0.000 ; free physical = 487178 ; free virtual = 623656\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "[Tue Feb 13 21:55:17 2024] Launched synth_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/runme.log\n",
      "[Tue Feb 13 21:55:17 2024] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design8.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design8.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design8.tcl -notrace\n",
      "Command: synth_design -top design8 -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 22993 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1483.984 ; gain = 87.875 ; free physical = 486769 ; free virtual = 623237\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'design8' [/home/Aashu/IC_Scripting/modules/design8.v:1]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'design8' (1#1) [/home/Aashu/IC_Scripting/modules/design8.v:1]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.617 ; gain = 133.508 ; free physical = 486782 ; free virtual = 623251\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1529.617 ; gain = 133.508 ; free physical = 486783 ; free virtual = 623252\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a200tfbg676-2\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1537.617 ; gain = 141.508 ; free physical = 486783 ; free virtual = 623250\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1545.621 ; gain = 149.512 ; free physical = 486782 ; free virtual = 623249\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module design8 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 740 (col length:100)\n",
      "BRAMs: 730 (col length: RAMB18 100 RAMB36 50)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1692.223 ; gain = 296.113 ; free physical = 486550 ; free virtual = 623053\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1692.227 ; gain = 296.117 ; free physical = 486527 ; free virtual = 623028\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:24 . Memory (MB): peak = 1692.227 ; gain = 296.117 ; free physical = 486524 ; free virtual = 623025\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1692.227 ; gain = 296.117 ; free physical = 486443 ; free virtual = 622951\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1692.227 ; gain = 296.117 ; free physical = 486443 ; free virtual = 622951\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1692.227 ; gain = 296.117 ; free physical = 486443 ; free virtual = 622951\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1692.227 ; gain = 296.117 ; free physical = 486442 ; free virtual = 622950\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1692.227 ; gain = 296.117 ; free physical = 486442 ; free virtual = 622950\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1692.227 ; gain = 296.117 ; free physical = 486442 ; free virtual = 622950\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-----+------+\n",
      "|      |Cell |Count |\n",
      "+------+-----+------+\n",
      "|1     |BUFG |     1|\n",
      "|2     |LUT3 |     1|\n",
      "|3     |FDRE |     1|\n",
      "|4     |IBUF |     3|\n",
      "|5     |OBUF |     1|\n",
      "+------+-----+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------+-------+------+\n",
      "|      |Instance |Module |Cells |\n",
      "+------+---------+-------+------+\n",
      "|1     |top      |       |     7|\n",
      "+------+---------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1692.227 ; gain = 296.117 ; free physical = 486442 ; free virtual = 622950\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1692.227 ; gain = 296.117 ; free physical = 486443 ; free virtual = 622951\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:25 . Memory (MB): peak = 1692.230 ; gain = 296.117 ; free physical = 486443 ; free virtual = 622951\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:27 . Memory (MB): peak = 1778.238 ; gain = 393.703 ; free physical = 486423 ; free virtual = 622936\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/design8.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design8_utilization_synth.rpt -pb design8_utilization_synth.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1802.258 ; gain = 0.000 ; free physical = 486427 ; free virtual = 622940\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:55:57 2024...\n",
      "[Tue Feb 13 21:55:57 2024] synth_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2436.797 ; gain = 0.000 ; free physical = 487069 ; free virtual = 623580\n",
      "[Tue Feb 13 21:55:57 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/runme.log\n",
      "[Tue Feb 13 21:55:57 2024] Waiting for impl_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design8.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design8.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design8.tcl -notrace\n",
      "Command: link_design -top design8 -part xc7a200tfbg676-2\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1686.969 ; gain = 298.445 ; free physical = 486350 ; free virtual = 622873\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1758.996 ; gain = 71.031 ; free physical = 486338 ; free virtual = 622861\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 121c1e797\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 2216.695 ; gain = 457.699 ; free physical = 486073 ; free virtual = 622577\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 121c1e797\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2216.695 ; gain = 0.000 ; free physical = 486084 ; free virtual = 622588\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 121c1e797\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2216.695 ; gain = 0.000 ; free physical = 486084 ; free virtual = 622588\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 121c1e797\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2216.695 ; gain = 0.000 ; free physical = 486084 ; free virtual = 622588\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 121c1e797\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2216.695 ; gain = 0.000 ; free physical = 486084 ; free virtual = 622588\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "Phase 5 Shift Register Optimization | Checksum: 121c1e797\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2216.695 ; gain = 0.000 ; free physical = 486084 ; free virtual = 622588\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 121c1e797\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2216.695 ; gain = 0.000 ; free physical = 486084 ; free virtual = 622588\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.695 ; gain = 0.000 ; free physical = 486084 ; free virtual = 622588\n",
      "Ending Logic Optimization Task | Checksum: 121c1e797\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2216.695 ; gain = 0.000 ; free physical = 486084 ; free virtual = 622588\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: 121c1e797\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2216.695 ; gain = 0.000 ; free physical = 486084 ; free virtual = 622588\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 121c1e797\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2216.695 ; gain = 0.000 ; free physical = 486084 ; free virtual = 622588\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:30 . Memory (MB): peak = 2216.695 ; gain = 529.727 ; free physical = 486084 ; free virtual = 622588\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design8_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design8_drc_opted.rpt -pb design8_drc_opted.pb -rpx design8_drc_opted.rpx\n",
      "Command: report_drc -file design8_drc_opted.rpt -pb design8_drc_opted.pb -rpx design8_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design8_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.727 ; gain = 0.000 ; free physical = 486033 ; free virtual = 622549\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 73bfcc0f\n",
      "\n",
      "Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2284.727 ; gain = 0.000 ; free physical = 486033 ; free virtual = 622549\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2284.727 ; gain = 0.000 ; free physical = 486033 ; free virtual = 622549\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f9af3fd7\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2330.738 ; gain = 46.012 ; free physical = 486032 ; free virtual = 622549\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 12f6da397\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2330.738 ; gain = 46.012 ; free physical = 486032 ; free virtual = 622549\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 12f6da397\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2330.738 ; gain = 46.012 ; free physical = 486032 ; free virtual = 622549\n",
      "Phase 1 Placer Initialization | Checksum: 12f6da397\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2330.738 ; gain = 46.012 ; free physical = 486032 ; free virtual = 622549\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 12f6da397\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2330.738 ; gain = 46.012 ; free physical = 486015 ; free virtual = 622532\n",
      "WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer\n",
      "Phase 2 Global Placement | Checksum: 121e5d5eb\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485968 ; free virtual = 622487\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 121e5d5eb\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485967 ; free virtual = 622485\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 14a68077c\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485969 ; free virtual = 622487\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 1967cb775\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485966 ; free virtual = 622484\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 1967cb775\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485966 ; free virtual = 622484\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: f57c7701\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485970 ; free virtual = 622488\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: f57c7701\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485970 ; free virtual = 622488\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: f57c7701\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485970 ; free virtual = 622488\n",
      "Phase 3 Detail Placement | Checksum: f57c7701\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485970 ; free virtual = 622488\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "Phase 4.1 Post Commit Optimization | Checksum: f57c7701\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485970 ; free virtual = 622488\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: f57c7701\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485974 ; free virtual = 622492\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: f57c7701\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485974 ; free virtual = 622492\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 1202dc664\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485974 ; free virtual = 622492\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1202dc664\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 485974 ; free virtual = 622492\n",
      "Ending Placer Task | Checksum: 1031ccdfe\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2483.793 ; gain = 199.066 ; free physical = 486012 ; free virtual = 622530\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2483.793 ; gain = 0.000 ; free physical = 485987 ; free virtual = 622520\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design8_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file design8_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2483.793 ; gain = 0.000 ; free physical = 485972 ; free virtual = 622504\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design8_utilization_placed.rpt -pb design8_utilization_placed.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2483.793 ; gain = 0.000 ; free physical = 485991 ; free virtual = 622523\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design8_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2483.793 ; gain = 0.000 ; free physical = 485987 ; free virtual = 622520\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: 8f5d01ef ConstDB: 0 ShapeSum: 73bfcc0f RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 120a870ea\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2601.148 ; gain = 117.355 ; free physical = 485740 ; free virtual = 622259\n",
      "Post Restoration Checksum: NetGraph: 61877253 NumContArr: bf20fe97 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 120a870ea\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2613.137 ; gain = 129.344 ; free physical = 485711 ; free virtual = 622230\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 120a870ea\n",
      "\n",
      "Time (s): cpu = 00:00:49 ; elapsed = 00:00:39 . Memory (MB): peak = 2613.137 ; gain = 129.344 ; free physical = 485711 ; free virtual = 622230\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2 Router Initialization | Checksum: 127ea639d\n",
      "\n",
      "Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2628.652 ; gain = 144.859 ; free physical = 485700 ; free virtual = 622219\n",
      "\n",
      "Phase 3 Initial Routing\n",
      "Phase 3 Initial Routing | Checksum: 84252309\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2628.652 ; gain = 144.859 ; free physical = 485707 ; free virtual = 622226\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 117471be9\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2628.652 ; gain = 144.859 ; free physical = 485708 ; free virtual = 622226\n",
      "Phase 4 Rip-up And Reroute | Checksum: 117471be9\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2628.652 ; gain = 144.859 ; free physical = 485708 ; free virtual = 622226\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 117471be9\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2628.652 ; gain = 144.859 ; free physical = 485708 ; free virtual = 622226\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 117471be9\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2628.652 ; gain = 144.859 ; free physical = 485708 ; free virtual = 622226\n",
      "Phase 6 Post Hold Fix | Checksum: 117471be9\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2628.652 ; gain = 144.859 ; free physical = 485708 ; free virtual = 622226\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 4.04899e-05 %\n",
      "  Global Horizontal Routing Utilization  = 0.000198282 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.\n",
      "South Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.\n",
      "East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "West Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 117471be9\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2628.652 ; gain = 144.859 ; free physical = 485707 ; free virtual = 622226\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 117471be9\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2628.652 ; gain = 144.859 ; free physical = 485707 ; free virtual = 622225\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 17407c893\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2628.652 ; gain = 144.859 ; free physical = 485706 ; free virtual = 622225\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2628.652 ; gain = 144.859 ; free physical = 485757 ; free virtual = 622276\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:41 . Memory (MB): peak = 2628.656 ; gain = 144.863 ; free physical = 485757 ; free virtual = 622276\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2628.656 ; gain = 0.000 ; free physical = 485757 ; free virtual = 622276\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design8_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design8_drc_routed.rpt -pb design8_drc_routed.pb -rpx design8_drc_routed.rpx\n",
      "Command: report_drc -file design8_drc_routed.rpt -pb design8_drc_routed.pb -rpx design8_drc_routed.rpx\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design8_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design8_methodology_drc_routed.rpt -pb design8_methodology_drc_routed.pb -rpx design8_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design8_methodology_drc_routed.rpt -pb design8_methodology_drc_routed.pb -rpx design8_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design8_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file design8_power_routed.rpt -pb design8_power_summary_routed.pb -rpx design8_power_routed.rpx\n",
      "Command: report_power -file design8_power_routed.rpt -pb design8_power_summary_routed.pb -rpx design8_power_routed.rpx\n",
      "WARNING: [Power 33-232] No user defined clocks were found in the design!\n",
      "Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design8_route_status.rpt -pb design8_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design8_timing_summary_routed.rpt -pb design8_timing_summary_routed.pb -rpx design8_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design8_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design8_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design8_bus_skew_routed.rpt -pb design8_bus_skew_routed.pb -rpx design8_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:57:54 2024...\n",
      "[Tue Feb 13 21:57:59 2024] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:02:02 . Memory (MB): peak = 2436.797 ; gain = 0.000 ; free physical = 487102 ; free virtual = 623604\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2436.797 ; gain = 0.000 ; free physical = 487024 ; free virtual = 623535\n",
      "Restored from archive | CPU: 0.010000 secs | Memory: 0.018166 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2436.797 ; gain = 0.000 ; free physical = 487024 ; free virtual = 623535\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "[Tue Feb 13 21:58:02 2024] Launched synth_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/runme.log\n",
      "[Tue Feb 13 21:58:02 2024] Waiting for synth_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design9.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design9.tcl\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design9.tcl -notrace\n",
      "Command: synth_design -top design9 -part xc7a200tfbg676-2\n",
      "Starting synth_design\n",
      "Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'\n",
      "INFO: Launching helper process for spawning children vivado processes\n",
      "INFO: Helper process launched with PID 26967 \n",
      "---------------------------------------------------------------------------------\n",
      "Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1483.977 ; gain = 87.875 ; free physical = 486449 ; free virtual = 623018\n",
      "---------------------------------------------------------------------------------\n",
      "INFO: [Synth 8-6157] synthesizing module 'design9' [/home/Aashu/IC_Scripting/modules/design9.v:1]\n",
      "INFO: [Synth 8-6155] done synthesizing module 'design9' (1#1) [/home/Aashu/IC_Scripting/modules/design9.v:1]\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1529.609 ; gain = 133.508 ; free physical = 486473 ; free virtual = 623032\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1529.609 ; gain = 133.508 ; free physical = 486476 ; free virtual = 623034\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Loading Part and Timing Information\n",
      "---------------------------------------------------------------------------------\n",
      "Loading part: xc7a200tfbg676-2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1537.609 ; gain = 141.508 ; free physical = 486477 ; free virtual = 623036\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1545.617 ; gain = 149.516 ; free physical = 486477 ; free virtual = 623036\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start RTL Hierarchical Component Statistics \n",
      "---------------------------------------------------------------------------------\n",
      "Hierarchical RTL Component report \n",
      "Module design9 \n",
      "Detailed RTL Component Info : \n",
      "+---Registers : \n",
      "\t                1 Bit    Registers := 1     \n",
      "---------------------------------------------------------------------------------\n",
      "Finished RTL Hierarchical Component Statistics\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "Part Resources:\n",
      "DSPs: 740 (col length:100)\n",
      "BRAMs: 730 (col length: RAMB18 100 RAMB36 50)\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Part Resource Summary\n",
      "---------------------------------------------------------------------------------\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Cross Boundary and Area Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "Warning: Parallel synthesis criteria is not met \n",
      "---------------------------------------------------------------------------------\n",
      "Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1692.215 ; gain = 296.113 ; free physical = 486495 ; free virtual = 623001\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "No constraint files found.\n",
      "---------------------------------------------------------------------------------\n",
      "Start Timing Optimization\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1692.219 ; gain = 296.117 ; free physical = 486497 ; free virtual = 623003\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Technology Mapping\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:26 . Memory (MB): peak = 1692.219 ; gain = 296.117 ; free physical = 486495 ; free virtual = 623000\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Flattening Before IO Insertion\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Final Netlist Cleanup\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1692.219 ; gain = 296.117 ; free physical = 486495 ; free virtual = 623000\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report Check Netlist: \n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|      |Item              |Errors |Warnings |Status |Description       |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |\n",
      "+------+------------------+-------+---------+-------+------------------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Instances\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1692.219 ; gain = 296.117 ; free physical = 486495 ; free virtual = 623000\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report RTL Partitions: \n",
      "+-+--------------+------------+----------+\n",
      "| |RTL Partition |Replication |Instances |\n",
      "+-+--------------+------------+----------+\n",
      "+-+--------------+------------+----------+\n",
      "---------------------------------------------------------------------------------\n",
      "Start Rebuilding User Hierarchy\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1692.219 ; gain = 296.117 ; free physical = 486495 ; free virtual = 623000\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Ports\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1692.219 ; gain = 296.117 ; free physical = 486495 ; free virtual = 623001\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Handling Custom Attributes\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1692.219 ; gain = 296.117 ; free physical = 486495 ; free virtual = 623001\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Renaming Generated Nets\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1692.219 ; gain = 296.117 ; free physical = 486495 ; free virtual = 623001\n",
      "---------------------------------------------------------------------------------\n",
      "---------------------------------------------------------------------------------\n",
      "Start Writing Synthesis Report\n",
      "---------------------------------------------------------------------------------\n",
      "\n",
      "Report BlackBoxes: \n",
      "+-+--------------+----------+\n",
      "| |BlackBox name |Instances |\n",
      "+-+--------------+----------+\n",
      "+-+--------------+----------+\n",
      "\n",
      "Report Cell Usage: \n",
      "+------+-----+------+\n",
      "|      |Cell |Count |\n",
      "+------+-----+------+\n",
      "|1     |BUFG |     1|\n",
      "|2     |LUT2 |     2|\n",
      "|3     |FDSE |     1|\n",
      "|4     |IBUF |     3|\n",
      "|5     |OBUF |     1|\n",
      "+------+-----+------+\n",
      "\n",
      "Report Instance Areas: \n",
      "+------+---------+-------+------+\n",
      "|      |Instance |Module |Cells |\n",
      "+------+---------+-------+------+\n",
      "|1     |top      |       |     8|\n",
      "+------+---------+-------+------+\n",
      "---------------------------------------------------------------------------------\n",
      "Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1692.219 ; gain = 296.117 ; free physical = 486495 ; free virtual = 623001\n",
      "---------------------------------------------------------------------------------\n",
      "Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.\n",
      "Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1692.219 ; gain = 296.117 ; free physical = 486498 ; free virtual = 623004\n",
      "Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:27 . Memory (MB): peak = 1692.223 ; gain = 296.117 ; free physical = 486499 ; free virtual = 623004\n",
      "INFO: [Project 1-571] Translating synthesized netlist\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "INFO: [Common 17-83] Releasing license: Synthesis\n",
      "11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "synth_design completed successfully\n",
      "synth_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1778.230 ; gain = 393.703 ; free physical = 486484 ; free virtual = 622975\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/synth_1/design9.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design9_utilization_synth.rpt -pb design9_utilization_synth.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1802.250 ; gain = 0.000 ; free physical = 486484 ; free virtual = 622976\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 21:58:45 2024...\n",
      "[Tue Feb 13 21:58:45 2024] synth_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:00:25 ; elapsed = 00:00:43 . Memory (MB): peak = 2436.797 ; gain = 0.000 ; free physical = 487136 ; free virtual = 623626\n",
      "[Tue Feb 13 21:58:45 2024] Launched impl_1...\n",
      "Run output will be captured here: /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/runme.log\n",
      "[Tue Feb 13 21:58:45 2024] Waiting for impl_1 to finish...\n",
      "\n",
      "*** Running vivado\n",
      "    with args -log design9.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design9.tcl -notrace\n",
      "\n",
      "\n",
      "****** Vivado v2018.2 (64-bit)\n",
      "  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018\n",
      "  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018\n",
      "    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.\n",
      "\n",
      "source design9.tcl -notrace\n",
      "Command: link_design -top design9 -part xc7a200tfbg676-2\n",
      "Design is defaulting to srcset: sources_1\n",
      "Design is defaulting to constrset: constrs_1\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Device 21-403] Loading part xc7a200tfbg676-2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "link_design completed successfully\n",
      "link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:22 . Memory (MB): peak = 1686.973 ; gain = 298.445 ; free physical = 486481 ; free virtual = 622979\n",
      "Command: opt_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command opt_design\n",
      "\n",
      "Starting DRC Task\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Project 1-461] DRC finished with 0 Errors\n",
      "INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.37 . Memory (MB): peak = 1759.000 ; gain = 71.031 ; free physical = 486470 ; free virtual = 622972\n",
      "\n",
      "Starting Cache Timing Information Task\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Ending Cache Timing Information Task | Checksum: 83aa5009\n",
      "\n",
      "Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2204.695 ; gain = 445.695 ; free physical = 486033 ; free virtual = 622533\n",
      "\n",
      "Starting Logic Optimization Task\n",
      "\n",
      "Phase 1 Retarget\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "INFO: [Opt 31-49] Retargeted 0 cell(s).\n",
      "Phase 1 Retarget | Checksum: 83aa5009\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486054 ; free virtual = 622554\n",
      "INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 2 Constant propagation\n",
      "INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).\n",
      "Phase 2 Constant propagation | Checksum: 83aa5009\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486054 ; free virtual = 622554\n",
      "INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 3 Sweep\n",
      "Phase 3 Sweep | Checksum: 83aa5009\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486054 ; free virtual = 622554\n",
      "INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 4 BUFG optimization\n",
      "Phase 4 BUFG optimization | Checksum: 83aa5009\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486054 ; free virtual = 622554\n",
      "INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.\n",
      "\n",
      "Phase 5 Shift Register Optimization\n",
      "Phase 5 Shift Register Optimization | Checksum: 83aa5009\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486054 ; free virtual = 622554\n",
      "INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells\n",
      "\n",
      "Phase 6 Post Processing Netlist\n",
      "Phase 6 Post Processing Netlist | Checksum: 83aa5009\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486054 ; free virtual = 622554\n",
      "INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells\n",
      "\n",
      "Starting Connectivity Check Task\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.699 ; gain = 0.000 ; free physical = 486054 ; free virtual = 622554\n",
      "Ending Logic Optimization Task | Checksum: 83aa5009\n",
      "\n",
      "Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2204.699 ; gain = 0.004 ; free physical = 486054 ; free virtual = 622554\n",
      "\n",
      "Starting Power Optimization Task\n",
      "INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.\n",
      "Ending Power Optimization Task | Checksum: 83aa5009\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2204.699 ; gain = 0.000 ; free physical = 486055 ; free virtual = 622554\n",
      "\n",
      "Starting Final Cleanup Task\n",
      "Ending Final Cleanup Task | Checksum: 83aa5009\n",
      "\n",
      "Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2204.699 ; gain = 0.000 ; free physical = 486055 ; free virtual = 622554\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "opt_design completed successfully\n",
      "opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:27 . Memory (MB): peak = 2204.699 ; gain = 517.727 ; free physical = 486055 ; free virtual = 622554\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design9_opt.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design9_drc_opted.rpt -pb design9_drc_opted.pb -rpx design9_drc_opted.rpx\n",
      "Command: report_drc -file design9_drc_opted.rpt -pb design9_drc_opted.pb -rpx design9_drc_opted.rpx\n",
      "INFO: [IP_Flow 19-234] Refreshing IP repositories\n",
      "INFO: [IP_Flow 19-1704] No user IP repositories specified\n",
      "INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design9_drc_opted.rpt.\n",
      "report_drc completed successfully\n",
      "Command: place_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "Running DRC as a precondition to command place_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "Starting Placer Task\n",
      "INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs\n",
      "\n",
      "Phase 1 Placer Initialization\n",
      "\n",
      "Phase 1.1 Placer Initialization Netlist Sorting\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.340 ; gain = 0.000 ; free physical = 485921 ; free virtual = 622410\n",
      "Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 73bfcc0f\n",
      "\n",
      "Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2293.340 ; gain = 0.000 ; free physical = 485920 ; free virtual = 622409\n",
      "Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2293.340 ; gain = 0.000 ; free physical = 485920 ; free virtual = 622409\n",
      "\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 11ef27471\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.352 ; gain = 33.012 ; free physical = 485908 ; free virtual = 622398\n",
      "\n",
      "Phase 1.3 Build Placer Netlist Model\n",
      "Phase 1.3 Build Placer Netlist Model | Checksum: 1ad6e2a53\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.352 ; gain = 33.012 ; free physical = 485909 ; free virtual = 622399\n",
      "\n",
      "Phase 1.4 Constrain Clocks/Macros\n",
      "Phase 1.4 Constrain Clocks/Macros | Checksum: 1ad6e2a53\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.352 ; gain = 33.012 ; free physical = 485909 ; free virtual = 622399\n",
      "Phase 1 Placer Initialization | Checksum: 1ad6e2a53\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.352 ; gain = 33.012 ; free physical = 485909 ; free virtual = 622399\n",
      "\n",
      "Phase 2 Global Placement\n",
      "\n",
      "Phase 2.1 Floorplanning\n",
      "Phase 2.1 Floorplanning | Checksum: 1ad6e2a53\n",
      "\n",
      "Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2326.352 ; gain = 33.012 ; free physical = 485905 ; free virtual = 622395\n",
      "WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer\n",
      "Phase 2 Global Placement | Checksum: 1c3314f08\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485859 ; free virtual = 622349\n",
      "\n",
      "Phase 3 Detail Placement\n",
      "\n",
      "Phase 3.1 Commit Multi Column Macros\n",
      "Phase 3.1 Commit Multi Column Macros | Checksum: 1c3314f08\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485859 ; free virtual = 622349\n",
      "\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs\n",
      "Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b7562cde\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485858 ; free virtual = 622348\n",
      "\n",
      "Phase 3.3 Area Swap Optimization\n",
      "Phase 3.3 Area Swap Optimization | Checksum: 188c20726\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485857 ; free virtual = 622347\n",
      "\n",
      "Phase 3.4 Pipeline Register Optimization\n",
      "Phase 3.4 Pipeline Register Optimization | Checksum: 188c20726\n",
      "\n",
      "Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485857 ; free virtual = 622347\n",
      "\n",
      "Phase 3.5 Small Shape Detail Placement\n",
      "Phase 3.5 Small Shape Detail Placement | Checksum: 12152312f\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485839 ; free virtual = 622330\n",
      "\n",
      "Phase 3.6 Re-assign LUT pins\n",
      "Phase 3.6 Re-assign LUT pins | Checksum: 12152312f\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485839 ; free virtual = 622330\n",
      "\n",
      "Phase 3.7 Pipeline Register Optimization\n",
      "Phase 3.7 Pipeline Register Optimization | Checksum: 12152312f\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485839 ; free virtual = 622330\n",
      "Phase 3 Detail Placement | Checksum: 12152312f\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485839 ; free virtual = 622330\n",
      "\n",
      "Phase 4 Post Placement Optimization and Clean-Up\n",
      "\n",
      "Phase 4.1 Post Commit Optimization\n",
      "Phase 4.1 Post Commit Optimization | Checksum: 12152312f\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485839 ; free virtual = 622330\n",
      "\n",
      "Phase 4.2 Post Placement Cleanup\n",
      "Phase 4.2 Post Placement Cleanup | Checksum: 12152312f\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485843 ; free virtual = 622333\n",
      "\n",
      "Phase 4.3 Placer Reporting\n",
      "Phase 4.3 Placer Reporting | Checksum: 12152312f\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485843 ; free virtual = 622333\n",
      "\n",
      "Phase 4.4 Final Placement Cleanup\n",
      "Phase 4.4 Final Placement Cleanup | Checksum: 12152312f\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485843 ; free virtual = 622333\n",
      "Phase 4 Post Placement Optimization and Clean-Up | Checksum: 12152312f\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485843 ; free virtual = 622333\n",
      "Ending Placer Task | Checksum: 9442b2a2\n",
      "\n",
      "Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2489.410 ; gain = 196.070 ; free physical = 485877 ; free virtual = 622367\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "39 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "place_design completed successfully\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2489.410 ; gain = 0.000 ; free physical = 485846 ; free virtual = 622340\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design9_placed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_io -file design9_io_placed.rpt\n",
      "report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2489.410 ; gain = 0.000 ; free physical = 485809 ; free virtual = 622304\n",
      "INFO: [runtcl-4] Executing : report_utilization -file design9_utilization_placed.rpt -pb design9_utilization_placed.pb\n",
      "report_utilization: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2489.410 ; gain = 0.000 ; free physical = 485826 ; free virtual = 622321\n",
      "INFO: [runtcl-4] Executing : report_control_sets -verbose -file design9_control_sets_placed.rpt\n",
      "report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2489.410 ; gain = 0.000 ; free physical = 485820 ; free virtual = 622315\n",
      "Command: route_design\n",
      "Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'\n",
      "Running DRC as a precondition to command route_design\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors\n",
      "INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.\n",
      "\n",
      "\n",
      "Starting Routing Task\n",
      "INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs\n",
      "Checksum: PlaceDB: 2082e693 ConstDB: 0 ShapeSum: 73bfcc0f RouteDB: 0\n",
      "\n",
      "Phase 1 Build RT Design\n",
      "Phase 1 Build RT Design | Checksum: 156f7ffaf\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 2596.762 ; gain = 107.352 ; free physical = 484889 ; free virtual = 621396\n",
      "Post Restoration Checksum: NetGraph: c927596c NumContArr: 8dd0a643 Constraints: 0 Timing: 0\n",
      "\n",
      "Phase 2 Router Initialization\n",
      "INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.\n",
      "\n",
      "Phase 2.1 Fix Topology Constraints\n",
      "Phase 2.1 Fix Topology Constraints | Checksum: 156f7ffaf\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2608.750 ; gain = 119.340 ; free physical = 484848 ; free virtual = 621355\n",
      "\n",
      "Phase 2.2 Pre Route Cleanup\n",
      "Phase 2.2 Pre Route Cleanup | Checksum: 156f7ffaf\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2608.750 ; gain = 119.340 ; free physical = 484848 ; free virtual = 621355\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 2 Router Initialization | Checksum: f6a6fad0\n",
      "\n",
      "Time (s): cpu = 00:00:55 ; elapsed = 00:00:46 . Memory (MB): peak = 2624.266 ; gain = 134.855 ; free physical = 484833 ; free virtual = 621340\n",
      "\n",
      "Phase 3 Initial Routing\n",
      " Number of Nodes with overlaps = 0\n",
      "Phase 3 Initial Routing | Checksum: 154a56f46\n",
      "\n",
      "Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2624.266 ; gain = 134.855 ; free physical = 484979 ; free virtual = 621486\n",
      "\n",
      "Phase 4 Rip-up And Reroute\n",
      "\n",
      "Phase 4.1 Global Iteration 0\n",
      "Phase 4.1 Global Iteration 0 | Checksum: 154a56f46\n",
      "\n",
      "Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2624.266 ; gain = 134.855 ; free physical = 484979 ; free virtual = 621486\n",
      "Phase 4 Rip-up And Reroute | Checksum: 154a56f46\n",
      "\n",
      "Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2624.266 ; gain = 134.855 ; free physical = 484978 ; free virtual = 621486\n",
      "\n",
      "Phase 5 Delay and Skew Optimization\n",
      "Phase 5 Delay and Skew Optimization | Checksum: 154a56f46\n",
      "\n",
      "Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2624.266 ; gain = 134.855 ; free physical = 484978 ; free virtual = 621486\n",
      "\n",
      "Phase 6 Post Hold Fix\n",
      "\n",
      "Phase 6.1 Hold Fix Iter\n",
      "Phase 6.1 Hold Fix Iter | Checksum: 154a56f46\n",
      "\n",
      "Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2624.266 ; gain = 134.855 ; free physical = 484978 ; free virtual = 621486\n",
      "Phase 6 Post Hold Fix | Checksum: 154a56f46\n",
      "\n",
      "Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2624.266 ; gain = 134.855 ; free physical = 484979 ; free virtual = 621486\n",
      "\n",
      "Phase 7 Route finalize\n",
      "\n",
      "Router Utilization Summary\n",
      "  Global Vertical Routing Utilization    = 4.04899e-05 %\n",
      "  Global Horizontal Routing Utilization  = 0.000198282 %\n",
      "  Routable Net Status*\n",
      "  *Does not include unroutable nets such as driverless and loadless.\n",
      "  Run report_route_status for detailed report.\n",
      "  Number of Failed Nets               = 0\n",
      "  Number of Unrouted Nets             = 0\n",
      "  Number of Partially Routed Nets     = 0\n",
      "  Number of Node Overlaps             = 0\n",
      "\n",
      "Congestion Report\n",
      "North Dir 1x1 Area, Max Cong = 0.900901%, No Congested Regions.\n",
      "South Dir 1x1 Area, Max Cong = 0%, No Congested Regions.\n",
      "East Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "West Dir 1x1 Area, Max Cong = 2.94118%, No Congested Regions.\n",
      "\n",
      "------------------------------\n",
      "Reporting congestion hotspots\n",
      "------------------------------\n",
      "Direction: North\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: South\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: East\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "Direction: West\n",
      "----------------\n",
      "Congested clusters found at Level 0\n",
      "Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0\n",
      "\n",
      "Phase 7 Route finalize | Checksum: 154a56f46\n",
      "\n",
      "Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 2624.266 ; gain = 134.855 ; free physical = 484973 ; free virtual = 621480\n",
      "\n",
      "Phase 8 Verifying routed nets\n",
      "\n",
      " Verification completed successfully\n",
      "Phase 8 Verifying routed nets | Checksum: 154a56f46\n",
      "\n",
      "Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 2625.266 ; gain = 135.855 ; free physical = 484971 ; free virtual = 621478\n",
      "\n",
      "Phase 9 Depositing Routes\n",
      "Phase 9 Depositing Routes | Checksum: 1c3fe317a\n",
      "\n",
      "Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 2625.266 ; gain = 135.855 ; free physical = 484971 ; free virtual = 621478\n",
      "INFO: [Route 35-16] Router Completed Successfully\n",
      "\n",
      "Time (s): cpu = 00:00:57 ; elapsed = 00:00:46 . Memory (MB): peak = 2625.266 ; gain = 135.855 ; free physical = 485020 ; free virtual = 621528\n",
      "\n",
      "Routing Is Done.\n",
      "INFO: [Common 17-83] Releasing license: Implementation\n",
      "51 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "route_design completed successfully\n",
      "route_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:47 . Memory (MB): peak = 2625.270 ; gain = 135.859 ; free physical = 485020 ; free virtual = 621528\n",
      "WARNING: [Constraints 18-5210] No constraint will be written out.\n",
      "Writing placer database...\n",
      "Writing XDEF routing.\n",
      "Writing XDEF routing logical nets.\n",
      "Writing XDEF routing special nets.\n",
      "Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2625.270 ; gain = 0.000 ; free physical = 485018 ; free virtual = 621526\n",
      "INFO: [Common 17-1381] The checkpoint '/home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design9_routed.dcp' has been generated.\n",
      "INFO: [runtcl-4] Executing : report_drc -file design9_drc_routed.rpt -pb design9_drc_routed.pb -rpx design9_drc_routed.rpx\n",
      "Command: report_drc -file design9_drc_routed.rpt -pb design9_drc_routed.pb -rpx design9_drc_routed.rpx\n",
      "INFO: [DRC 23-27] Running DRC with 8 threads\n",
      "INFO: [Coretcl 2-168] The results of DRC are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design9_drc_routed.rpt.\n",
      "report_drc completed successfully\n",
      "INFO: [runtcl-4] Executing : report_methodology -file design9_methodology_drc_routed.rpt -pb design9_methodology_drc_routed.pb -rpx design9_methodology_drc_routed.rpx\n",
      "Command: report_methodology -file design9_methodology_drc_routed.rpt -pb design9_methodology_drc_routed.pb -rpx design9_methodology_drc_routed.rpx\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "INFO: [DRC 23-133] Running Methodology with 8 threads\n",
      "INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/Aashu/IC_Scripting/vivadoscript/Project_1.runs/impl_1/design9_methodology_drc_routed.rpt.\n",
      "report_methodology completed successfully\n",
      "INFO: [runtcl-4] Executing : report_power -file design9_power_routed.rpt -pb design9_power_summary_routed.pb -rpx design9_power_routed.rpx\n",
      "Command: report_power -file design9_power_routed.rpt -pb design9_power_summary_routed.pb -rpx design9_power_routed.rpx\n",
      "WARNING: [Power 33-232] No user defined clocks were found in the design!\n",
      "Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate\n",
      "INFO: [Timing 38-35] Done setting XDC timing constraints.\n",
      "Running Vector-less Activity Propagation...\n",
      "\n",
      "Finished Running Vector-less Activity Propagation\n",
      "62 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.\n",
      "report_power completed successfully\n",
      "INFO: [runtcl-4] Executing : report_route_status -file design9_route_status.rpt -pb design9_route_status.pb\n",
      "INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design9_timing_summary_routed.rpt -pb design9_timing_summary_routed.pb -rpx design9_timing_summary_routed.rpx -warn_on_violation \n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.\n",
      "INFO: [runtcl-4] Executing : report_incremental_reuse -file design9_incremental_reuse_routed.rpt\n",
      "INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.\n",
      "INFO: [runtcl-4] Executing : report_clock_utilization -file design9_clock_utilization_routed.rpt\n",
      "INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design9_bus_skew_routed.rpt -pb design9_bus_skew_routed.pb -rpx design9_bus_skew_routed.rpx\n",
      "INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.\n",
      "INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 22:00:46 2024...\n",
      "[Tue Feb 13 22:00:46 2024] impl_1 finished\n",
      "wait_on_run: Time (s): cpu = 00:01:40 ; elapsed = 00:02:01 . Memory (MB): peak = 2436.797 ; gain = 0.000 ; free physical = 486222 ; free virtual = 622734\n",
      "INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement\n",
      "INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds\n",
      "INFO: [Project 1-479] Netlist was created with Vivado 2018.2\n",
      "INFO: [Project 1-570] Preparing netlist for logic optimization\n",
      "Reading XDEF placement.\n",
      "Reading placer database...\n",
      "Reading XDEF routing.\n",
      "Read XDEF File: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2436.797 ; gain = 0.000 ; free physical = 486208 ; free virtual = 622708\n",
      "Restored from archive | CPU: 0.020000 secs | Memory: 0.019012 MB |\n",
      "Finished XDEF File Restore: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2436.797 ; gain = 0.000 ; free physical = 486208 ; free virtual = 622708\n",
      "INFO: [Project 1-111] Unisim Transformation Summary:\n",
      "No Unisim elements were transformed.\n",
      "\n",
      "# close_project\n",
      "INFO: [Common 17-206] Exiting Vivado at Tue Feb 13 22:00:49 2024...\n",
      "\n",
      "Errors: \n",
      "Return code: 0\n"
     ]
    }
   ],
   "source": [
    "#to open the vivado project and synthesize and implement each file\n",
    "\n",
    "#store all the files present in folder design_modules into list under variable design_files\n",
    "design_files = os.listdir(\"design_modules\")\n",
    "\n",
    "# Convert the list of design files to a space-separated string and remove the last two string (.v) from the string\n",
    "design_files_str = \" \".join(['\"' + file[:-2] + '\"' for file in design_files])\n",
    "\n",
    "\n",
    "#pass the design_files_str of python as the argument into the tcl_run.tcl file\n",
    "command=\"vivado -mode batch -source ./tcl_run.tcl -tclargs {}\".format(design_files_str)\n",
    "print(\"Executing command:\", command)\n",
    "\n",
    "# Use subprocess.run to capture output and errors\n",
    "result = subprocess.run(command, shell=True, stdout=subprocess.PIPE, stderr=subprocess.PIPE, universal_newlines=True)\n",
    "\n",
    "# Print the output and errors\n",
    "print(\"Output:\", result.stdout)\n",
    "print(\"Errors:\", result.stderr)\n",
    "\n",
    "# Print the return code\n",
    "print(\"Return code:\", result.returncode)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "#generate all_design_data.csv file that stores all the required timing,power and utilization information\n",
    "txt_files_directory = \"./Impl\"\n",
    "#store all the files present in folder design_modules into list under variable design_files\n",
    "design_files = os.listdir(\"design_modules\")\n",
    "\n",
    "# remove (.v) from the list data above\n",
    "designs = [file[:-2] for file in design_files]  \n",
    "\n",
    "# Lists to store extracted data\n",
    "DatapathDelay = []\n",
    "logic_delay = []\n",
    "routing_delay = []\n",
    "\n",
    "file_name = []\n",
    "DynamicPower = []\n",
    "static_power = []\n",
    "signal_power = []\n",
    "logic_power = []\n",
    "total_power = []\n",
    "\n",
    "f7_muxes = []\n",
    "lut_as_memory = []\n",
    "lut_as_logic = []\n",
    "slice_lut = []\n",
    "\n",
    "#list to store all the data\n",
    "all_design_data = []\n",
    "\n",
    "#for each design file using for loop\n",
    "for design in designs:\n",
    "    # Define filenames for power, timing, and utilization\n",
    "    power_file = os.path.join(txt_files_directory, f\"{design}_power.txt\")\n",
    "    timing_file = os.path.join(txt_files_directory, f\"{design}_timing.txt\")\n",
    "    utilization_file = os.path.join(txt_files_directory, f\"{design}_utilization.txt\")\n",
    "\n",
    "    # Extract information from timing file\n",
    "    \n",
    "    with open(timing_file) as f:\n",
    "        lines = f.read()\n",
    "        timing = lines.split(\"\\n\")\n",
    "        \n",
    "        timing_info = [line for line in timing if \"Data Path Delay\" in line]\n",
    "        dpd = float(timing_info[0].split()[3][:-2])\n",
    "        DatapathDelay.append(dpd)\n",
    "        \n",
    "\n",
    "        timing_info = [line for line in timing if \"logic\" in line]\n",
    "        dpd = float(timing_info[0].split()[5][:-2])\n",
    "        logic_delay.append(dpd)\n",
    "        \n",
    "\n",
    "        timing_info = [line for line in timing if \"route\" in line]\n",
    "        dpd = float(timing_info[0].split()[8][:-2])\n",
    "        routing_delay.append(dpd)\n",
    "        \n",
    "\n",
    "    # Extract information from power file\n",
    "\n",
    "    with open(power_file) as f:\n",
    "        lines = f.read()\n",
    "        power = lines.split(\"\\n\")\n",
    "        \n",
    "        power_info = [line for line in power if \"Dynamic\" in line]\n",
    "        dpd = float(power_info[0].split()[4])\n",
    "        DynamicPower.append(dpd)\n",
    "\n",
    "\n",
    "        power_info = [line for line in power if \"Static\" in line]\n",
    "        dpd = float(power_info[0].split()[5])\n",
    "        static_power.append(dpd)\n",
    "\n",
    "\n",
    "        power_info = [line for line in power if \"Signals\" in line]\n",
    "        dpd = float(power_info[0].split()[3])\n",
    "        signal_power.append(dpd)\n",
    "        \n",
    "\n",
    "        power_info = [line for line in power if \"Logic\" in line]\n",
    "        dpd = float(power_info[0].split()[4])\n",
    "        logic_power.append(dpd)\n",
    "        \n",
    "\n",
    "        power_info = [line for line in power if \"Total\" in line]\n",
    "        dpd = float(power_info[0].split()[6])\n",
    "        total_power.append(dpd)\n",
    "        \n",
    "\n",
    "    # Extract information from utilization file\n",
    "\n",
    "    with open(utilization_file) as f:\n",
    "        lines = f.read()\n",
    "        utilization = lines.split(\"\\n\")\n",
    "        \n",
    "        utilization_info = [line for line in utilization if \"F7\" in line]\n",
    "        dpd = float(utilization_info[0].split()[4])\n",
    "        f7_muxes.append(dpd)\n",
    "        \n",
    "\n",
    "        utilization_info = [line for line in utilization if \"Memory\" in line]\n",
    "        dpd = float(utilization_info[1].split()[5])\n",
    "        lut_as_memory.append(dpd)\n",
    "        \n",
    "\n",
    "        utilization_info = [line for line in utilization if \"Logic\" in line]\n",
    "        dpd = float(utilization_info[3].split()[5])\n",
    "        lut_as_logic.append(dpd)\n",
    "        \n",
    "\n",
    "        utilization_info = [line for line in utilization if \"Slice\" in line]\n",
    "        dpd = float(utilization_info[3].split()[4])\n",
    "        slice_lut.append(dpd)\n",
    "        \n",
    "\n",
    "        design_data = {\n",
    "        'Design': design,\n",
    "        'DatapathDelay': DatapathDelay[-1],\n",
    "        'LogicDelay': logic_delay[-1],\n",
    "        'RoutingDelay': routing_delay[-1],\n",
    "        'DynamicPower': DynamicPower[-1],\n",
    "        'StaticPower': static_power[-1],\n",
    "        'SignalPower': signal_power[-1],\n",
    "        'LogicPower': logic_power[-1],\n",
    "        'TotalPower': total_power[-1],\n",
    "        'F7Muxes': f7_muxes[-1],\n",
    "        'LutAsMemory': lut_as_memory[-1],\n",
    "        'LutAsLogic': lut_as_logic[-1],\n",
    "        'SliceLut': slice_lut[-1],\n",
    "    }\n",
    "\n",
    "    #append the above data into all_design_data\n",
    "    all_design_data.append(design_data)\n",
    "\n",
    "#generate a csv file \n",
    "csv_filename = \"result.csv\"\n",
    "\n",
    "#open the csv_filename and write the data in csv file under the specific column\n",
    "with open(csv_filename, mode='w', newline='') as csv_file:\n",
    "    fieldnames = ['Design', 'DatapathDelay', 'LogicDelay', 'RoutingDelay', 'DynamicPower', 'StaticPower', 'SignalPower', 'LogicPower', 'TotalPower', 'F7Muxes', 'LutAsMemory', 'LutAsLogic', 'SliceLut']\n",
    "    writer = csv.DictWriter(csv_file, fieldnames=fieldnames)\n",
    "\n",
    "    # Write header row\n",
    "    writer.writeheader()\n",
    "\n",
    "    # Write data rows\n",
    "    writer.writerows(all_design_data)"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "ic_automation",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.8"
  },
  "orig_nbformat": 4
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
