$date
	Mon Apr 15 16:03:40 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sr_flip_flop $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ r $end
$var reg 1 % s $end
$scope module sr_ff $end
$var wire 1 # clk $end
$var wire 1 & j $end
$var wire 1 ' k $end
$var wire 1 $ r $end
$var wire 1 % s $end
$var wire 1 ! q_bar $end
$var wire 1 " q $end
$scope module jk_ff $end
$var wire 1 # clk $end
$var wire 1 & j $end
$var wire 1 ' k $end
$var wire 1 ! q_bar $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
x"
x!
$end
#5
1#
#10
0#
1&
1%
#15
0!
1"
1#
#20
0#
1'
1$
0&
0%
#25
1!
0"
1#
#30
0#
1&
1%
#35
0!
1"
1#
#40
0#
