Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,695
design__instance__area,4080.16
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0009014208917506039
power__switching__total,0.0007989020086824894
power__leakage__total,5.008196524158848E-9
power__total,0.001700327848084271
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.250111133327908
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.250111133327908
timing__hold__ws__corner:nom_tt_025C_1v80,0.3733568559992957
timing__setup__ws__corner:nom_tt_025C_1v80,11.48235139470106
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.373357
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,18.483219
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,2
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.25010980106024083
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.25010980106024083
timing__hold__ws__corner:nom_ss_100C_1v60,0.9477146002880584
timing__setup__ws__corner:nom_ss_100C_1v60,10.508096024080293
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.947715
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,11.293680
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,2
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.25011202150635287
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.25011202150635287
timing__hold__ws__corner:nom_ff_n40C_1v95,0.1486117382329401
timing__setup__ws__corner:nom_ff_n40C_1v95,11.561594675547859
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.148612
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,18.944927
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25005523359703724
clock__skew__worst_setup,0.25005523359703724
timing__hold__ws,0.14861168272178732
timing__setup__ws,10.478230135694792
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.148612
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,11.293679
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,695
design__instance__area__stdcell,4080.16
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.247383
design__instance__utilization__stdcell,0.247383
design__instance__count__class:buffer,19
design__instance__count__class:inverter,48
design__instance__count__class:sequential_cell,21
design__instance__count__class:multi_input_combinational_cell,316
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1327
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,7706.6
design__violations,0
design__instance__count__class:timing_repair_buffer,39
design__instance__count__class:clock_buffer,3
design__instance__count__class:clock_inverter,22
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,3
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,2
design__instance__count__class:antenna_cell,2
route__net,507
route__net__special,2
route__drc_errors__iter:1,105
route__wirelength__iter:1,8608
route__drc_errors__iter:2,23
route__wirelength__iter:2,8572
route__drc_errors__iter:3,9
route__wirelength__iter:3,8519
route__drc_errors__iter:4,0
route__wirelength__iter:4,8516
route__drc_errors,0
route__wirelength,8516
route__vias,2552
route__vias__singlecut,2552
route__vias__multicut,0
design__disconnected_pin__count,4
design__critical_disconnected_pin__count,0
route__wirelength__max,253.94
timing__unannotated_net__count__corner:nom_tt_025C_1v80,497
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,497
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,497
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,2
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2500555111528012
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2500555111528012
timing__hold__ws__corner:min_tt_025C_1v80,0.37335680048814285
timing__setup__ws__corner:min_tt_025C_1v80,11.489688636833716
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.373357
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,18.483219
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,497
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,2
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.25005523359703724
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.25005523359703724
timing__hold__ws__corner:min_ss_100C_1v60,0.9477143782434473
timing__setup__ws__corner:min_ss_100C_1v60,10.525616232082804
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.947714
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,11.293682
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,497
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,2
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25005606626432925
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25005606626432925
timing__hold__ws__corner:min_ff_n40C_1v95,0.14861179374409292
timing__setup__ws__corner:min_ff_n40C_1v95,11.566497420563262
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.148612
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,18.944929
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,497
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,2
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.25023697711130843
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.25023697711130843
timing__hold__ws__corner:max_tt_025C_1v80,0.37335696702160126
timing__setup__ws__corner:max_tt_025C_1v80,11.479023390068322
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.373357
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,18.468048
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,497
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,2
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.25023636648862757
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.25023636648862757
timing__hold__ws__corner:max_ss_100C_1v60,0.9477146002880584
timing__setup__ws__corner:max_ss_100C_1v60,10.478230135694792
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.947715
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,11.293679
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,497
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,2
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.25023908653511484
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.25023908653511484
timing__hold__ws__corner:max_ff_n40C_1v95,0.14861168272178732
timing__setup__ws__corner:max_ff_n40C_1v95,11.559161066609054
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.148612
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,18.935867
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,497
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,497
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79979
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000210611
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000209723
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000364206
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000209723
design_powergrid__voltage__worst,0.000209723
design_powergrid__voltage__worst__net:VPWR,1.79979
design_powergrid__drop__worst,0.000210611
design_powergrid__drop__worst__net:VPWR,0.000210611
design_powergrid__voltage__worst__net:VGND,0.000209723
design_powergrid__drop__worst__net:VGND,0.000209723
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000358999999999999984813363329561042291970807127654552459716796875
ir__drop__worst,0.00021100000000000000591020288265298177066142670810222625732421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
