

================================================================
== Vitis HLS Report for 'adap_fir'
================================================================
* Date:           Sun Nov  3 12:02:30 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        adap_fir_proj
* Solution:       adap_fir (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      181|      181|  1.810 us|  1.810 us|  182|  182|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%acc_loc = alloca i64 1"   --->   Operation 15 'alloca' 'acc_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (2.32ns)   --->   "%coeffs_1_load = load i32 0"   --->   Operation 16 'load' 'coeffs_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 17 [1/2] (2.32ns)   --->   "%coeffs_1_load = load i32 0"   --->   Operation 17 'load' 'coeffs_1_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 24> <RAM>

State 3 <SV = 2> <Delay = 6.70>
ST_3 : Operation 18 [1/1] (1.00ns)   --->   "%d_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %d"   --->   Operation 18 'read' 'd_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 19 [1/1] (1.00ns)   --->   "%x_read = read i32 @_ssdm_op_Read.s_axilite.float, i32 %x"   --->   Operation 19 'read' 'x_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : [1/1] (1.82ns)   --->   Input mux for Operation 20 '%mul = fmul i32 %coeffs_1_load, i32 %x_read'
ST_3 : Operation 20 [4/4] (3.87ns)   --->   "%mul = fmul i32 %coeffs_1_load, i32 %x_read"   --->   Operation 20 'fmul' 'mul' <Predicate = true> <Delay = 3.87> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 21 [3/4] (5.70ns)   --->   "%mul = fmul i32 %coeffs_1_load, i32 %x_read"   --->   Operation 21 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 22 [2/4] (5.70ns)   --->   "%mul = fmul i32 %coeffs_1_load, i32 %x_read"   --->   Operation 22 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 23 [1/4] (5.70ns)   --->   "%mul = fmul i32 %coeffs_1_load, i32 %x_read"   --->   Operation 23 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.32>
ST_7 : Operation 24 [2/2] (2.32ns)   --->   "%call_ln0 = call void @adap_fir_Pipeline_Shift_Accum_Loop, i32 %mul, i32 %x_read, i32 %acc_loc, i32 %shift_reg, i32 %coeffs_1"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 2.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @adap_fir_Pipeline_Shift_Accum_Loop, i32 %mul, i32 %x_read, i32 %acc_loc, i32 %shift_reg, i32 %coeffs_1"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 26 [1/1] (0.00ns)   --->   "%acc_loc_load = load i32 %acc_loc"   --->   Operation 26 'load' 'acc_loc_load' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 27 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %acc_loc_load" [HLS_Code/adap_fir.c:36]   --->   Operation 27 'bitcast' 'bitcast_ln36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 28 [1/1] (1.00ns)   --->   "%write_ln36 = write void @_ssdm_op_Write.s_axilite.i32P0A, i32 %y, i32 %bitcast_ln36" [HLS_Code/adap_fir.c:36]   --->   Operation 28 'write' 'write_ln36' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_9 : Operation 29 [5/5] (7.25ns)   --->   "%error = fsub i32 %d_read, i32 %acc_loc_load" [HLS_Code/adap_fir.c:39]   --->   Operation 29 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 30 [4/5] (7.25ns)   --->   "%error = fsub i32 %d_read, i32 %acc_loc_load" [HLS_Code/adap_fir.c:39]   --->   Operation 30 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 31 [3/5] (7.25ns)   --->   "%error = fsub i32 %d_read, i32 %acc_loc_load" [HLS_Code/adap_fir.c:39]   --->   Operation 31 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 32 [2/5] (7.25ns)   --->   "%error = fsub i32 %d_read, i32 %acc_loc_load" [HLS_Code/adap_fir.c:39]   --->   Operation 32 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 33 [1/5] (7.25ns)   --->   "%error = fsub i32 %d_read, i32 %acc_loc_load" [HLS_Code/adap_fir.c:39]   --->   Operation 33 'fsub' 'error' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln39 = call void @adap_fir_Pipeline_Coeff_Update_Loop, i32 %error, i32 %shift_reg, i32 %coeffs_1" [HLS_Code/adap_fir.c:39]   --->   Operation 34 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 35 [1/1] (0.00ns)   --->   "%spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [HLS_Code/adap_fir.c:6]   --->   Operation 35 'spectopmodule' 'spectopmodule_ln6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %y"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_2, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %y, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %x"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_4, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %x, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %d"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_5, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %d, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln39 = call void @adap_fir_Pipeline_Coeff_Update_Loop, i32 %error, i32 %shift_reg, i32 %coeffs_1" [HLS_Code/adap_fir.c:39]   --->   Operation 46 'call' 'call_ln39' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 47 [1/1] (0.00ns)   --->   "%ret_ln45 = ret" [HLS_Code/adap_fir.c:45]   --->   Operation 47 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.322ns
The critical path consists of the following:
	'load' operation ('coeffs_1_load') on array 'coeffs_1' [20]  (2.322 ns)

 <State 2>: 2.322ns
The critical path consists of the following:
	'load' operation ('coeffs_1_load') on array 'coeffs_1' [20]  (2.322 ns)

 <State 3>: 6.702ns
The critical path consists of the following:
	s_axi read operation ('x') on port 'x' [7]  (1.000 ns)
	multiplexor before operation 'fmul' with delay (1.827 ns)
'fmul' operation ('mul') [21]  (3.875 ns)

 <State 4>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('mul') [21]  (5.702 ns)

 <State 5>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('mul') [21]  (5.702 ns)

 <State 6>: 5.702ns
The critical path consists of the following:
	'fmul' operation ('mul') [21]  (5.702 ns)

 <State 7>: 2.322ns
The critical path consists of the following:
	'call' operation ('call_ln0') to 'adap_fir_Pipeline_Shift_Accum_Loop' [22]  (2.322 ns)

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 7.256ns
The critical path consists of the following:
	'load' operation ('acc_loc_load') on local variable 'acc_loc' [23]  (0.000 ns)
	'fsub' operation ('error', HLS_Code/adap_fir.c:39) [26]  (7.256 ns)

 <State 10>: 7.256ns
The critical path consists of the following:
	'fsub' operation ('error', HLS_Code/adap_fir.c:39) [26]  (7.256 ns)

 <State 11>: 7.256ns
The critical path consists of the following:
	'fsub' operation ('error', HLS_Code/adap_fir.c:39) [26]  (7.256 ns)

 <State 12>: 7.256ns
The critical path consists of the following:
	'fsub' operation ('error', HLS_Code/adap_fir.c:39) [26]  (7.256 ns)

 <State 13>: 7.256ns
The critical path consists of the following:
	'fsub' operation ('error', HLS_Code/adap_fir.c:39) [26]  (7.256 ns)

 <State 14>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
