Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date             : Wed May 31 18:15:50 2017
| Host             : Alienware running 64-bit Ubuntu 17.04
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xczu9eg-ffvb1156-2-i
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 4.559  |
| Dynamic (W)              | 3.829  |
| Device Static (W)        | 0.730  |
| Effective TJA (C/W)      | 1.0    |
| Max Ambient (C)          | 95.6   |
| Junction Temperature (C) | 29.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.095 |        3 |       --- |             --- |
| CLB Logic                |     0.185 |    72396 |       --- |             --- |
|   LUT as Logic           |     0.164 |    39055 |    274080 |           14.25 |
|   Register               |     0.011 |    27840 |    548160 |            5.08 |
|   CARRY8                 |     0.006 |      731 |     34260 |            2.13 |
|   LUT as Distributed RAM |     0.003 |      353 |    144000 |            0.25 |
|   LUT as Shift Register  |    <0.001 |       44 |    144000 |            0.03 |
|   Others                 |     0.000 |      321 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       28 |    274080 |            0.01 |
|   BUFG                   |     0.000 |        1 |        32 |            3.13 |
| Signals                  |     0.253 |    71841 |       --- |             --- |
| Block RAM                |     0.067 |       47 |       912 |            5.15 |
| DSPs                     |     0.037 |       52 |      2520 |            2.06 |
| PS8                      |     3.192 |        1 |       --- |             --- |
| Static Power             |     0.730 |          |           |                 |
|   PS Static              |     0.100 |          |           |                 |
|   PL Static              |     0.630 |          |           |                 |
| Total                    |     4.559 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------------+-------------+-----------+-------------+------------+
| Vccint          |       0.850 |     0.948 |       0.739 |      0.208 |
| Vccint_io       |       0.850 |     0.034 |       0.000 |      0.034 |
| Vccint_xiphy    |       0.850 |     0.002 |       0.000 |      0.002 |
| Vccbram         |       0.850 |     0.013 |       0.010 |      0.003 |
| Vccaux          |       1.800 |     0.193 |       0.000 |      0.193 |
| Vccaux_io       |       1.800 |     0.033 |       0.000 |      0.033 |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18          |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |
| VCC_PSINTFP     |       0.850 |     1.483 |       1.447 |      0.036 |
| VCC_PSINTLP     |       0.850 |     0.337 |       0.329 |      0.007 |
| VPS_MGTRAVCC    |       0.850 |     0.190 |       0.189 |      0.001 |
| VCC_PSINTFP_DDR |       0.850 |     0.701 |       0.696 |      0.004 |
| VCC_PSPLL       |       1.200 |     0.073 |       0.071 |      0.002 |
| VPS_MGTRAVTT    |       1.800 |     0.034 |       0.033 |      0.001 |
| VCCO_PSDDR_504  |       1.200 |     0.626 |       0.592 |      0.034 |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |
| VCC_PSDDR_PLL   |       1.800 |     0.012 |       0.011 |      0.001 |
| VCCO_PSIO0_500  |       1.800 |     0.011 |       0.010 |      0.001 |
| VCCO_PSIO1_501  |       1.800 |     0.008 |       0.008 |      0.001 |
| VCCO_PSIO2_502  |       1.800 |     0.013 |       0.012 |      0.001 |
| VCCO_PSIO3_503  |       3.300 |     0.001 |       0.000 |      0.001 |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |
+-----------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------+--------------------------------------------------------+-----------------+
| Clock    | Domain                                                 | Constraint (ns) |
+----------+--------------------------------------------------------+-----------------+
| clk_pl_0 | design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0] |            10.0 |
+----------+--------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------+-----------+
| Name                                                                                   | Power (W) |
+----------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                       |     3.829 |
|   design_1_i                                                                           |     3.829 |
|     curve25519_donna_0                                                                 |     0.626 |
|       inst                                                                             |     0.626 |
|         basepoint_U                                                                    |    <0.001 |
|           curve25519_donna_dEe_ram_U                                                   |    <0.001 |
|             ram_reg_0_31_0_0                                                           |    <0.001 |
|             ram_reg_0_31_1_1                                                           |    <0.001 |
|             ram_reg_0_31_2_2                                                           |    <0.001 |
|             ram_reg_0_31_3_3                                                           |    <0.001 |
|             ram_reg_0_31_4_4                                                           |    <0.001 |
|             ram_reg_0_31_5_5                                                           |    <0.001 |
|             ram_reg_0_31_6_6                                                           |    <0.001 |
|             ram_reg_0_31_7_7                                                           |    <0.001 |
|         bp_U                                                                           |    <0.001 |
|           curve25519_donna_bp_ram_U                                                    |    <0.001 |
|             ram_reg_0_15_0_0                                                           |    <0.001 |
|             ram_reg_0_15_10_10                                                         |    <0.001 |
|             ram_reg_0_15_11_11                                                         |    <0.001 |
|             ram_reg_0_15_12_12                                                         |    <0.001 |
|             ram_reg_0_15_13_13                                                         |    <0.001 |
|             ram_reg_0_15_14_14                                                         |    <0.001 |
|             ram_reg_0_15_15_15                                                         |    <0.001 |
|             ram_reg_0_15_16_16                                                         |    <0.001 |
|             ram_reg_0_15_17_17                                                         |    <0.001 |
|             ram_reg_0_15_18_18                                                         |    <0.001 |
|             ram_reg_0_15_19_19                                                         |    <0.001 |
|             ram_reg_0_15_1_1                                                           |    <0.001 |
|             ram_reg_0_15_20_20                                                         |    <0.001 |
|             ram_reg_0_15_21_21                                                         |    <0.001 |
|             ram_reg_0_15_22_22                                                         |    <0.001 |
|             ram_reg_0_15_23_23                                                         |    <0.001 |
|             ram_reg_0_15_24_24                                                         |    <0.001 |
|             ram_reg_0_15_25_25                                                         |    <0.001 |
|             ram_reg_0_15_2_2                                                           |    <0.001 |
|             ram_reg_0_15_3_3                                                           |    <0.001 |
|             ram_reg_0_15_4_4                                                           |    <0.001 |
|             ram_reg_0_15_5_5                                                           |    <0.001 |
|             ram_reg_0_15_6_6                                                           |    <0.001 |
|             ram_reg_0_15_7_7                                                           |    <0.001 |
|             ram_reg_0_15_8_8                                                           |    <0.001 |
|             ram_reg_0_15_9_9                                                           |    <0.001 |
|         curve25519_donna_AXILiteS_s_axi_U                                              |     0.012 |
|           int_basepoint_in                                                             |     0.002 |
|           int_basepoint_out                                                            |     0.002 |
|           int_mypublic_in                                                              |     0.002 |
|           int_mypublic_out                                                             |     0.002 |
|           int_secret_in                                                                |     0.002 |
|           int_secret_out                                                               |     0.002 |
|         e_U                                                                            |     0.002 |
|           curve25519_donna_e_ram_U                                                     |     0.002 |
|         grp_cmult_fu_216                                                               |     0.264 |
|           grp_fmonty_fu_896                                                            |     0.224 |
|             grp_fdifference_1_fu_390                                                   |    <0.001 |
|             grp_fproduct_1_fu_358                                                      |     0.037 |
|             grp_fproduct_fu_345                                                        |     0.047 |
|             grp_freduce_coefficients_fu_373                                            |     0.009 |
|             grp_freduce_degree_fu_366                                                  |     0.003 |
|             grp_fsquare_fu_331                                                         |     0.038 |
|               grp_fsquare_inner_2_fu_469                                               |     0.020 |
|               t_U                                                                      |     0.006 |
|                 fsquare_t_ram_U                                                        |     0.006 |
|             grp_fsquare_fu_338                                                         |     0.040 |
|               grp_fsquare_inner_2_fu_469                                               |     0.021 |
|               t_U                                                                      |     0.006 |
|                 fsquare_t_ram_U                                                        |     0.006 |
|             grp_fsum_fu_380                                                            |     0.003 |
|             grp_p_memcpy_fu_398                                                        |    <0.001 |
|             origx_U                                                                    |    <0.001 |
|               fmonty_origx_ram_U                                                       |    <0.001 |
|                 ram_reg_0_15_0_0                                                       |    <0.001 |
|                 ram_reg_0_15_10_10                                                     |    <0.001 |
|                 ram_reg_0_15_11_11                                                     |    <0.001 |
|                 ram_reg_0_15_12_12                                                     |    <0.001 |
|                 ram_reg_0_15_13_13                                                     |    <0.001 |
|                 ram_reg_0_15_14_14                                                     |    <0.001 |
|                 ram_reg_0_15_15_15                                                     |    <0.001 |
|                 ram_reg_0_15_16_16                                                     |    <0.001 |
|                 ram_reg_0_15_17_17                                                     |    <0.001 |
|                 ram_reg_0_15_18_18                                                     |    <0.001 |
|                 ram_reg_0_15_19_19                                                     |    <0.001 |
|                 ram_reg_0_15_1_1                                                       |    <0.001 |
|                 ram_reg_0_15_20_20                                                     |    <0.001 |
|                 ram_reg_0_15_21_21                                                     |    <0.001 |
|                 ram_reg_0_15_22_22                                                     |    <0.001 |
|                 ram_reg_0_15_23_23                                                     |    <0.001 |
|                 ram_reg_0_15_24_24                                                     |    <0.001 |
|                 ram_reg_0_15_25_25                                                     |    <0.001 |
|                 ram_reg_0_15_26_26                                                     |    <0.001 |
|                 ram_reg_0_15_27_27                                                     |    <0.001 |
|                 ram_reg_0_15_28_28                                                     |    <0.001 |
|                 ram_reg_0_15_29_29                                                     |    <0.001 |
|                 ram_reg_0_15_2_2                                                       |    <0.001 |
|                 ram_reg_0_15_30_30                                                     |    <0.001 |
|                 ram_reg_0_15_31_31                                                     |    <0.001 |
|                 ram_reg_0_15_32_32                                                     |    <0.001 |
|                 ram_reg_0_15_33_33                                                     |    <0.001 |
|                 ram_reg_0_15_34_34                                                     |    <0.001 |
|                 ram_reg_0_15_35_35                                                     |    <0.001 |
|                 ram_reg_0_15_36_36                                                     |    <0.001 |
|                 ram_reg_0_15_37_37                                                     |    <0.001 |
|                 ram_reg_0_15_38_38                                                     |    <0.001 |
|                 ram_reg_0_15_39_39                                                     |    <0.001 |
|                 ram_reg_0_15_3_3                                                       |    <0.001 |
|                 ram_reg_0_15_40_40                                                     |    <0.001 |
|                 ram_reg_0_15_41_41                                                     |    <0.001 |
|                 ram_reg_0_15_42_42                                                     |    <0.001 |
|                 ram_reg_0_15_43_43                                                     |    <0.001 |
|                 ram_reg_0_15_44_44                                                     |    <0.001 |
|                 ram_reg_0_15_45_45                                                     |    <0.001 |
|                 ram_reg_0_15_46_46                                                     |    <0.001 |
|                 ram_reg_0_15_47_47                                                     |    <0.001 |
|                 ram_reg_0_15_48_48                                                     |    <0.001 |
|                 ram_reg_0_15_49_49                                                     |    <0.001 |
|                 ram_reg_0_15_4_4                                                       |    <0.001 |
|                 ram_reg_0_15_50_50                                                     |    <0.001 |
|                 ram_reg_0_15_51_51                                                     |    <0.001 |
|                 ram_reg_0_15_52_52                                                     |    <0.001 |
|                 ram_reg_0_15_53_53                                                     |    <0.001 |
|                 ram_reg_0_15_54_54                                                     |    <0.001 |
|                 ram_reg_0_15_55_55                                                     |    <0.001 |
|                 ram_reg_0_15_56_56                                                     |    <0.001 |
|                 ram_reg_0_15_57_57                                                     |    <0.001 |
|                 ram_reg_0_15_58_58                                                     |    <0.001 |
|                 ram_reg_0_15_59_59                                                     |    <0.001 |
|                 ram_reg_0_15_5_5                                                       |    <0.001 |
|                 ram_reg_0_15_60_60                                                     |    <0.001 |
|                 ram_reg_0_15_61_61                                                     |    <0.001 |
|                 ram_reg_0_15_62_62                                                     |    <0.001 |
|                 ram_reg_0_15_63_63                                                     |    <0.001 |
|                 ram_reg_0_15_6_6                                                       |    <0.001 |
|                 ram_reg_0_15_7_7                                                       |    <0.001 |
|                 ram_reg_0_15_8_8                                                       |    <0.001 |
|                 ram_reg_0_15_9_9                                                       |    <0.001 |
|             origxprime_U                                                               |     0.003 |
|               fmonty_origx_ram_U                                                       |     0.003 |
|                 ram_reg_0_15_0_0                                                       |    <0.001 |
|                 ram_reg_0_15_10_10                                                     |    <0.001 |
|                 ram_reg_0_15_11_11                                                     |    <0.001 |
|                 ram_reg_0_15_12_12                                                     |    <0.001 |
|                 ram_reg_0_15_13_13                                                     |    <0.001 |
|                 ram_reg_0_15_14_14                                                     |    <0.001 |
|                 ram_reg_0_15_15_15                                                     |    <0.001 |
|                 ram_reg_0_15_16_16                                                     |    <0.001 |
|                 ram_reg_0_15_17_17                                                     |    <0.001 |
|                 ram_reg_0_15_18_18                                                     |    <0.001 |
|                 ram_reg_0_15_19_19                                                     |    <0.001 |
|                 ram_reg_0_15_1_1                                                       |    <0.001 |
|                 ram_reg_0_15_20_20                                                     |    <0.001 |
|                 ram_reg_0_15_21_21                                                     |    <0.001 |
|                 ram_reg_0_15_22_22                                                     |    <0.001 |
|                 ram_reg_0_15_23_23                                                     |    <0.001 |
|                 ram_reg_0_15_24_24                                                     |    <0.001 |
|                 ram_reg_0_15_25_25                                                     |    <0.001 |
|                 ram_reg_0_15_26_26                                                     |    <0.001 |
|                 ram_reg_0_15_27_27                                                     |    <0.001 |
|                 ram_reg_0_15_28_28                                                     |    <0.001 |
|                 ram_reg_0_15_29_29                                                     |    <0.001 |
|                 ram_reg_0_15_2_2                                                       |    <0.001 |
|                 ram_reg_0_15_30_30                                                     |    <0.001 |
|                 ram_reg_0_15_31_31                                                     |    <0.001 |
|                 ram_reg_0_15_32_32                                                     |    <0.001 |
|                 ram_reg_0_15_33_33                                                     |    <0.001 |
|                 ram_reg_0_15_34_34                                                     |    <0.001 |
|                 ram_reg_0_15_35_35                                                     |    <0.001 |
|                 ram_reg_0_15_36_36                                                     |    <0.001 |
|                 ram_reg_0_15_37_37                                                     |    <0.001 |
|                 ram_reg_0_15_38_38                                                     |    <0.001 |
|                 ram_reg_0_15_39_39                                                     |    <0.001 |
|                 ram_reg_0_15_3_3                                                       |    <0.001 |
|                 ram_reg_0_15_40_40                                                     |    <0.001 |
|                 ram_reg_0_15_41_41                                                     |    <0.001 |
|                 ram_reg_0_15_42_42                                                     |    <0.001 |
|                 ram_reg_0_15_43_43                                                     |    <0.001 |
|                 ram_reg_0_15_44_44                                                     |    <0.001 |
|                 ram_reg_0_15_45_45                                                     |    <0.001 |
|                 ram_reg_0_15_46_46                                                     |    <0.001 |
|                 ram_reg_0_15_47_47                                                     |    <0.001 |
|                 ram_reg_0_15_48_48                                                     |    <0.001 |
|                 ram_reg_0_15_49_49                                                     |    <0.001 |
|                 ram_reg_0_15_4_4                                                       |    <0.001 |
|                 ram_reg_0_15_50_50                                                     |    <0.001 |
|                 ram_reg_0_15_51_51                                                     |    <0.001 |
|                 ram_reg_0_15_52_52                                                     |    <0.001 |
|                 ram_reg_0_15_53_53                                                     |    <0.001 |
|                 ram_reg_0_15_54_54                                                     |    <0.001 |
|                 ram_reg_0_15_55_55                                                     |    <0.001 |
|                 ram_reg_0_15_56_56                                                     |    <0.001 |
|                 ram_reg_0_15_57_57                                                     |    <0.001 |
|                 ram_reg_0_15_58_58                                                     |    <0.001 |
|                 ram_reg_0_15_59_59                                                     |    <0.001 |
|                 ram_reg_0_15_5_5                                                       |    <0.001 |
|                 ram_reg_0_15_60_60                                                     |    <0.001 |
|                 ram_reg_0_15_61_61                                                     |    <0.001 |
|                 ram_reg_0_15_62_62                                                     |    <0.001 |
|                 ram_reg_0_15_63_63                                                     |    <0.001 |
|                 ram_reg_0_15_6_6                                                       |    <0.001 |
|                 ram_reg_0_15_7_7                                                       |    <0.001 |
|                 ram_reg_0_15_8_8                                                       |    <0.001 |
|                 ram_reg_0_15_9_9                                                       |    <0.001 |
|             xx_U                                                                       |     0.004 |
|               fmonty_xx_ram_U                                                          |     0.004 |
|             xxprime_U                                                                  |     0.003 |
|               fsquare_t_ram_U                                                          |     0.003 |
|             xxxprime_U                                                                 |     0.002 |
|               fmonty_zz_ram_U                                                          |     0.002 |
|             zz_U                                                                       |     0.005 |
|               fmonty_zz_ram_U                                                          |     0.005 |
|             zzprime_U                                                                  |     0.016 |
|               fsquare_t_ram_U                                                          |     0.016 |
|             zzz_U                                                                      |     0.005 |
|               fsquare_t_ram_U                                                          |     0.005 |
|             zzzprime_U                                                                 |    <0.001 |
|               fmonty_zz_ram_U                                                          |    <0.001 |
|           grp_p_memcpy_1_fu_924                                                        |    <0.001 |
|           grp_swap_conditional_fu_910                                                  |    <0.001 |
|           grp_swap_conditional_fu_917                                                  |    <0.001 |
|           nqpqx2_U                                                                     |     0.002 |
|             fmonty_zz_ram_U                                                            |     0.002 |
|           nqpqx_U                                                                      |     0.004 |
|             fsquare_t_ram_U                                                            |     0.004 |
|           nqpqz2_U                                                                     |     0.005 |
|             fmonty_zz_ram_U                                                            |     0.005 |
|           nqpqz_U                                                                      |     0.004 |
|             fmonty_xx_ram_U                                                            |     0.004 |
|           nqx2_U                                                                       |     0.003 |
|             fsquare_t_ram_U                                                            |     0.003 |
|           nqx_U                                                                        |     0.004 |
|             fsquare_t_ram_U                                                            |     0.004 |
|           nqz2_U                                                                       |     0.006 |
|             fsquare_t_ram_U                                                            |     0.006 |
|           nqz_U                                                                        |     0.006 |
|             fmonty_xx_ram_U                                                            |     0.006 |
|           t_U                                                                          |     0.002 |
|             fmonty_zz_ram_U                                                            |     0.002 |
|         grp_crecip_fu_234                                                              |     0.236 |
|           grp_fmul_1_fu_247                                                            |     0.074 |
|             grp_fproduct_3_fu_299                                                      |     0.045 |
|             t_U                                                                        |     0.015 |
|               fsquare_t_ram_U                                                          |     0.015 |
|           grp_fmul_fu_255                                                              |     0.080 |
|             grp_fproduct_2_fu_299                                                      |     0.045 |
|             t_U                                                                        |     0.029 |
|               fsquare_t_ram_U                                                          |     0.029 |
|           grp_fsquare_1_fu_271                                                         |     0.037 |
|             grp_fsquare_inner_1_fu_469                                                 |     0.019 |
|             t_U                                                                        |     0.012 |
|               fsquare_t_ram_U                                                          |     0.012 |
|           grp_fsquare_2_fu_263                                                         |     0.037 |
|             grp_fsquare_inner_fu_469                                                   |     0.019 |
|             t_U                                                                        |     0.011 |
|               fsquare_t_ram_U                                                          |     0.011 |
|           t0_U                                                                         |    <0.001 |
|             crecip_z2_ram_U                                                            |    <0.001 |
|               ram_reg_0_15_0_0                                                         |    <0.001 |
|               ram_reg_0_15_10_10                                                       |    <0.001 |
|               ram_reg_0_15_11_11                                                       |    <0.001 |
|               ram_reg_0_15_12_12                                                       |    <0.001 |
|               ram_reg_0_15_13_13                                                       |    <0.001 |
|               ram_reg_0_15_14_14                                                       |    <0.001 |
|               ram_reg_0_15_15_15                                                       |    <0.001 |
|               ram_reg_0_15_16_16                                                       |    <0.001 |
|               ram_reg_0_15_17_17                                                       |    <0.001 |
|               ram_reg_0_15_18_18                                                       |    <0.001 |
|               ram_reg_0_15_19_19                                                       |    <0.001 |
|               ram_reg_0_15_1_1                                                         |    <0.001 |
|               ram_reg_0_15_20_20                                                       |    <0.001 |
|               ram_reg_0_15_21_21                                                       |    <0.001 |
|               ram_reg_0_15_22_22                                                       |    <0.001 |
|               ram_reg_0_15_23_23                                                       |    <0.001 |
|               ram_reg_0_15_24_24                                                       |    <0.001 |
|               ram_reg_0_15_25_25                                                       |    <0.001 |
|               ram_reg_0_15_26_26                                                       |    <0.001 |
|               ram_reg_0_15_27_27                                                       |    <0.001 |
|               ram_reg_0_15_28_28                                                       |    <0.001 |
|               ram_reg_0_15_29_29                                                       |    <0.001 |
|               ram_reg_0_15_2_2                                                         |    <0.001 |
|               ram_reg_0_15_30_30                                                       |    <0.001 |
|               ram_reg_0_15_31_31                                                       |    <0.001 |
|               ram_reg_0_15_3_3                                                         |    <0.001 |
|               ram_reg_0_15_4_4                                                         |    <0.001 |
|               ram_reg_0_15_5_5                                                         |    <0.001 |
|               ram_reg_0_15_6_6                                                         |    <0.001 |
|               ram_reg_0_15_7_7                                                         |    <0.001 |
|               ram_reg_0_15_8_8                                                         |    <0.001 |
|               ram_reg_0_15_9_9                                                         |    <0.001 |
|           t1_U                                                                         |    <0.001 |
|             crecip_z2_ram_U                                                            |    <0.001 |
|               ram_reg_0_15_0_0                                                         |    <0.001 |
|               ram_reg_0_15_10_10                                                       |    <0.001 |
|               ram_reg_0_15_11_11                                                       |    <0.001 |
|               ram_reg_0_15_12_12                                                       |    <0.001 |
|               ram_reg_0_15_13_13                                                       |    <0.001 |
|               ram_reg_0_15_14_14                                                       |    <0.001 |
|               ram_reg_0_15_15_15                                                       |    <0.001 |
|               ram_reg_0_15_16_16                                                       |    <0.001 |
|               ram_reg_0_15_17_17                                                       |    <0.001 |
|               ram_reg_0_15_18_18                                                       |    <0.001 |
|               ram_reg_0_15_19_19                                                       |    <0.001 |
|               ram_reg_0_15_1_1                                                         |    <0.001 |
|               ram_reg_0_15_20_20                                                       |    <0.001 |
|               ram_reg_0_15_21_21                                                       |    <0.001 |
|               ram_reg_0_15_22_22                                                       |    <0.001 |
|               ram_reg_0_15_23_23                                                       |    <0.001 |
|               ram_reg_0_15_24_24                                                       |    <0.001 |
|               ram_reg_0_15_25_25                                                       |    <0.001 |
|               ram_reg_0_15_26_26                                                       |    <0.001 |
|               ram_reg_0_15_27_27                                                       |    <0.001 |
|               ram_reg_0_15_28_28                                                       |    <0.001 |
|               ram_reg_0_15_29_29                                                       |    <0.001 |
|               ram_reg_0_15_2_2                                                         |    <0.001 |
|               ram_reg_0_15_30_30                                                       |    <0.001 |
|               ram_reg_0_15_31_31                                                       |    <0.001 |
|               ram_reg_0_15_3_3                                                         |    <0.001 |
|               ram_reg_0_15_4_4                                                         |    <0.001 |
|               ram_reg_0_15_5_5                                                         |    <0.001 |
|               ram_reg_0_15_6_6                                                         |    <0.001 |
|               ram_reg_0_15_7_7                                                         |    <0.001 |
|               ram_reg_0_15_8_8                                                         |    <0.001 |
|               ram_reg_0_15_9_9                                                         |    <0.001 |
|           z11_U                                                                        |    <0.001 |
|             crecip_z2_ram_U                                                            |    <0.001 |
|               ram_reg_0_15_0_0                                                         |    <0.001 |
|               ram_reg_0_15_10_10                                                       |    <0.001 |
|               ram_reg_0_15_11_11                                                       |    <0.001 |
|               ram_reg_0_15_12_12                                                       |    <0.001 |
|               ram_reg_0_15_13_13                                                       |    <0.001 |
|               ram_reg_0_15_14_14                                                       |    <0.001 |
|               ram_reg_0_15_15_15                                                       |    <0.001 |
|               ram_reg_0_15_16_16                                                       |    <0.001 |
|               ram_reg_0_15_17_17                                                       |    <0.001 |
|               ram_reg_0_15_18_18                                                       |    <0.001 |
|               ram_reg_0_15_19_19                                                       |    <0.001 |
|               ram_reg_0_15_1_1                                                         |    <0.001 |
|               ram_reg_0_15_20_20                                                       |    <0.001 |
|               ram_reg_0_15_21_21                                                       |    <0.001 |
|               ram_reg_0_15_22_22                                                       |    <0.001 |
|               ram_reg_0_15_23_23                                                       |    <0.001 |
|               ram_reg_0_15_24_24                                                       |    <0.001 |
|               ram_reg_0_15_25_25                                                       |    <0.001 |
|               ram_reg_0_15_26_26                                                       |    <0.001 |
|               ram_reg_0_15_27_27                                                       |    <0.001 |
|               ram_reg_0_15_28_28                                                       |    <0.001 |
|               ram_reg_0_15_29_29                                                       |    <0.001 |
|               ram_reg_0_15_2_2                                                         |    <0.001 |
|               ram_reg_0_15_30_30                                                       |    <0.001 |
|               ram_reg_0_15_31_31                                                       |    <0.001 |
|               ram_reg_0_15_3_3                                                         |    <0.001 |
|               ram_reg_0_15_4_4                                                         |    <0.001 |
|               ram_reg_0_15_5_5                                                         |    <0.001 |
|               ram_reg_0_15_6_6                                                         |    <0.001 |
|               ram_reg_0_15_7_7                                                         |    <0.001 |
|               ram_reg_0_15_8_8                                                         |    <0.001 |
|               ram_reg_0_15_9_9                                                         |    <0.001 |
|           z2_100_0_U                                                                   |    <0.001 |
|             crecip_z2_ram_U                                                            |    <0.001 |
|               ram_reg_0_15_0_0                                                         |    <0.001 |
|               ram_reg_0_15_10_10                                                       |    <0.001 |
|               ram_reg_0_15_11_11                                                       |    <0.001 |
|               ram_reg_0_15_12_12                                                       |    <0.001 |
|               ram_reg_0_15_13_13                                                       |    <0.001 |
|               ram_reg_0_15_14_14                                                       |    <0.001 |
|               ram_reg_0_15_15_15                                                       |    <0.001 |
|               ram_reg_0_15_16_16                                                       |    <0.001 |
|               ram_reg_0_15_17_17                                                       |    <0.001 |
|               ram_reg_0_15_18_18                                                       |    <0.001 |
|               ram_reg_0_15_19_19                                                       |    <0.001 |
|               ram_reg_0_15_1_1                                                         |    <0.001 |
|               ram_reg_0_15_20_20                                                       |    <0.001 |
|               ram_reg_0_15_21_21                                                       |    <0.001 |
|               ram_reg_0_15_22_22                                                       |    <0.001 |
|               ram_reg_0_15_23_23                                                       |    <0.001 |
|               ram_reg_0_15_24_24                                                       |    <0.001 |
|               ram_reg_0_15_25_25                                                       |    <0.001 |
|               ram_reg_0_15_26_26                                                       |    <0.001 |
|               ram_reg_0_15_27_27                                                       |    <0.001 |
|               ram_reg_0_15_28_28                                                       |    <0.001 |
|               ram_reg_0_15_29_29                                                       |    <0.001 |
|               ram_reg_0_15_2_2                                                         |    <0.001 |
|               ram_reg_0_15_30_30                                                       |    <0.001 |
|               ram_reg_0_15_31_31                                                       |    <0.001 |
|               ram_reg_0_15_3_3                                                         |    <0.001 |
|               ram_reg_0_15_4_4                                                         |    <0.001 |
|               ram_reg_0_15_5_5                                                         |    <0.001 |
|               ram_reg_0_15_6_6                                                         |    <0.001 |
|               ram_reg_0_15_7_7                                                         |    <0.001 |
|               ram_reg_0_15_8_8                                                         |    <0.001 |
|               ram_reg_0_15_9_9                                                         |    <0.001 |
|           z2_10_0_U                                                                    |     0.001 |
|             crecip_z2_ram_U                                                            |     0.001 |
|               ram_reg_0_15_0_0                                                         |    <0.001 |
|               ram_reg_0_15_10_10                                                       |    <0.001 |
|               ram_reg_0_15_11_11                                                       |    <0.001 |
|               ram_reg_0_15_12_12                                                       |    <0.001 |
|               ram_reg_0_15_13_13                                                       |    <0.001 |
|               ram_reg_0_15_14_14                                                       |    <0.001 |
|               ram_reg_0_15_15_15                                                       |    <0.001 |
|               ram_reg_0_15_16_16                                                       |    <0.001 |
|               ram_reg_0_15_17_17                                                       |    <0.001 |
|               ram_reg_0_15_18_18                                                       |    <0.001 |
|               ram_reg_0_15_19_19                                                       |    <0.001 |
|               ram_reg_0_15_1_1                                                         |    <0.001 |
|               ram_reg_0_15_20_20                                                       |    <0.001 |
|               ram_reg_0_15_21_21                                                       |    <0.001 |
|               ram_reg_0_15_22_22                                                       |    <0.001 |
|               ram_reg_0_15_23_23                                                       |    <0.001 |
|               ram_reg_0_15_24_24                                                       |    <0.001 |
|               ram_reg_0_15_25_25                                                       |    <0.001 |
|               ram_reg_0_15_26_26                                                       |    <0.001 |
|               ram_reg_0_15_27_27                                                       |    <0.001 |
|               ram_reg_0_15_28_28                                                       |    <0.001 |
|               ram_reg_0_15_29_29                                                       |    <0.001 |
|               ram_reg_0_15_2_2                                                         |    <0.001 |
|               ram_reg_0_15_30_30                                                       |    <0.001 |
|               ram_reg_0_15_31_31                                                       |    <0.001 |
|               ram_reg_0_15_3_3                                                         |    <0.001 |
|               ram_reg_0_15_4_4                                                         |    <0.001 |
|               ram_reg_0_15_5_5                                                         |    <0.001 |
|               ram_reg_0_15_6_6                                                         |    <0.001 |
|               ram_reg_0_15_7_7                                                         |    <0.001 |
|               ram_reg_0_15_8_8                                                         |    <0.001 |
|               ram_reg_0_15_9_9                                                         |    <0.001 |
|           z2_20_0_U                                                                    |    <0.001 |
|             crecip_z2_ram_U                                                            |    <0.001 |
|               ram_reg_0_15_0_0                                                         |    <0.001 |
|               ram_reg_0_15_10_10                                                       |    <0.001 |
|               ram_reg_0_15_11_11                                                       |    <0.001 |
|               ram_reg_0_15_12_12                                                       |    <0.001 |
|               ram_reg_0_15_13_13                                                       |    <0.001 |
|               ram_reg_0_15_14_14                                                       |    <0.001 |
|               ram_reg_0_15_15_15                                                       |    <0.001 |
|               ram_reg_0_15_16_16                                                       |    <0.001 |
|               ram_reg_0_15_17_17                                                       |    <0.001 |
|               ram_reg_0_15_18_18                                                       |    <0.001 |
|               ram_reg_0_15_19_19                                                       |    <0.001 |
|               ram_reg_0_15_1_1                                                         |    <0.001 |
|               ram_reg_0_15_20_20                                                       |    <0.001 |
|               ram_reg_0_15_21_21                                                       |    <0.001 |
|               ram_reg_0_15_22_22                                                       |    <0.001 |
|               ram_reg_0_15_23_23                                                       |    <0.001 |
|               ram_reg_0_15_24_24                                                       |    <0.001 |
|               ram_reg_0_15_25_25                                                       |    <0.001 |
|               ram_reg_0_15_26_26                                                       |    <0.001 |
|               ram_reg_0_15_27_27                                                       |    <0.001 |
|               ram_reg_0_15_28_28                                                       |    <0.001 |
|               ram_reg_0_15_29_29                                                       |    <0.001 |
|               ram_reg_0_15_2_2                                                         |    <0.001 |
|               ram_reg_0_15_30_30                                                       |    <0.001 |
|               ram_reg_0_15_31_31                                                       |    <0.001 |
|               ram_reg_0_15_3_3                                                         |    <0.001 |
|               ram_reg_0_15_4_4                                                         |    <0.001 |
|               ram_reg_0_15_5_5                                                         |    <0.001 |
|               ram_reg_0_15_6_6                                                         |    <0.001 |
|               ram_reg_0_15_7_7                                                         |    <0.001 |
|               ram_reg_0_15_8_8                                                         |    <0.001 |
|               ram_reg_0_15_9_9                                                         |    <0.001 |
|           z2_50_0_U                                                                    |    <0.001 |
|             crecip_z2_ram_U                                                            |    <0.001 |
|               ram_reg_0_15_0_0                                                         |    <0.001 |
|               ram_reg_0_15_10_10                                                       |    <0.001 |
|               ram_reg_0_15_11_11                                                       |    <0.001 |
|               ram_reg_0_15_12_12                                                       |    <0.001 |
|               ram_reg_0_15_13_13                                                       |    <0.001 |
|               ram_reg_0_15_14_14                                                       |    <0.001 |
|               ram_reg_0_15_15_15                                                       |    <0.001 |
|               ram_reg_0_15_16_16                                                       |    <0.001 |
|               ram_reg_0_15_17_17                                                       |    <0.001 |
|               ram_reg_0_15_18_18                                                       |    <0.001 |
|               ram_reg_0_15_19_19                                                       |    <0.001 |
|               ram_reg_0_15_1_1                                                         |    <0.001 |
|               ram_reg_0_15_20_20                                                       |    <0.001 |
|               ram_reg_0_15_21_21                                                       |    <0.001 |
|               ram_reg_0_15_22_22                                                       |    <0.001 |
|               ram_reg_0_15_23_23                                                       |    <0.001 |
|               ram_reg_0_15_24_24                                                       |    <0.001 |
|               ram_reg_0_15_25_25                                                       |    <0.001 |
|               ram_reg_0_15_26_26                                                       |    <0.001 |
|               ram_reg_0_15_27_27                                                       |    <0.001 |
|               ram_reg_0_15_28_28                                                       |    <0.001 |
|               ram_reg_0_15_29_29                                                       |    <0.001 |
|               ram_reg_0_15_2_2                                                         |    <0.001 |
|               ram_reg_0_15_30_30                                                       |    <0.001 |
|               ram_reg_0_15_31_31                                                       |    <0.001 |
|               ram_reg_0_15_3_3                                                         |    <0.001 |
|               ram_reg_0_15_4_4                                                         |    <0.001 |
|               ram_reg_0_15_5_5                                                         |    <0.001 |
|               ram_reg_0_15_6_6                                                         |    <0.001 |
|               ram_reg_0_15_7_7                                                         |    <0.001 |
|               ram_reg_0_15_8_8                                                         |    <0.001 |
|               ram_reg_0_15_9_9                                                         |    <0.001 |
|           z2_5_0_U                                                                     |    <0.001 |
|             crecip_z2_ram_U                                                            |    <0.001 |
|               ram_reg_0_15_0_0                                                         |    <0.001 |
|               ram_reg_0_15_10_10                                                       |    <0.001 |
|               ram_reg_0_15_11_11                                                       |    <0.001 |
|               ram_reg_0_15_12_12                                                       |    <0.001 |
|               ram_reg_0_15_13_13                                                       |    <0.001 |
|               ram_reg_0_15_14_14                                                       |    <0.001 |
|               ram_reg_0_15_15_15                                                       |    <0.001 |
|               ram_reg_0_15_16_16                                                       |    <0.001 |
|               ram_reg_0_15_17_17                                                       |    <0.001 |
|               ram_reg_0_15_18_18                                                       |    <0.001 |
|               ram_reg_0_15_19_19                                                       |    <0.001 |
|               ram_reg_0_15_1_1                                                         |    <0.001 |
|               ram_reg_0_15_20_20                                                       |    <0.001 |
|               ram_reg_0_15_21_21                                                       |    <0.001 |
|               ram_reg_0_15_22_22                                                       |    <0.001 |
|               ram_reg_0_15_23_23                                                       |    <0.001 |
|               ram_reg_0_15_24_24                                                       |    <0.001 |
|               ram_reg_0_15_25_25                                                       |    <0.001 |
|               ram_reg_0_15_26_26                                                       |    <0.001 |
|               ram_reg_0_15_27_27                                                       |    <0.001 |
|               ram_reg_0_15_28_28                                                       |    <0.001 |
|               ram_reg_0_15_29_29                                                       |    <0.001 |
|               ram_reg_0_15_2_2                                                         |    <0.001 |
|               ram_reg_0_15_30_30                                                       |    <0.001 |
|               ram_reg_0_15_31_31                                                       |    <0.001 |
|               ram_reg_0_15_3_3                                                         |    <0.001 |
|               ram_reg_0_15_4_4                                                         |    <0.001 |
|               ram_reg_0_15_5_5                                                         |    <0.001 |
|               ram_reg_0_15_6_6                                                         |    <0.001 |
|               ram_reg_0_15_7_7                                                         |    <0.001 |
|               ram_reg_0_15_8_8                                                         |    <0.001 |
|               ram_reg_0_15_9_9                                                         |    <0.001 |
|           z2_U                                                                         |    <0.001 |
|             crecip_z2_ram_U                                                            |    <0.001 |
|               ram_reg_0_15_0_0                                                         |    <0.001 |
|               ram_reg_0_15_10_10                                                       |    <0.001 |
|               ram_reg_0_15_11_11                                                       |    <0.001 |
|               ram_reg_0_15_12_12                                                       |    <0.001 |
|               ram_reg_0_15_13_13                                                       |    <0.001 |
|               ram_reg_0_15_14_14                                                       |    <0.001 |
|               ram_reg_0_15_15_15                                                       |    <0.001 |
|               ram_reg_0_15_16_16                                                       |    <0.001 |
|               ram_reg_0_15_17_17                                                       |    <0.001 |
|               ram_reg_0_15_18_18                                                       |    <0.001 |
|               ram_reg_0_15_19_19                                                       |    <0.001 |
|               ram_reg_0_15_1_1                                                         |    <0.001 |
|               ram_reg_0_15_20_20                                                       |    <0.001 |
|               ram_reg_0_15_21_21                                                       |    <0.001 |
|               ram_reg_0_15_22_22                                                       |    <0.001 |
|               ram_reg_0_15_23_23                                                       |    <0.001 |
|               ram_reg_0_15_24_24                                                       |    <0.001 |
|               ram_reg_0_15_25_25                                                       |    <0.001 |
|               ram_reg_0_15_26_26                                                       |    <0.001 |
|               ram_reg_0_15_27_27                                                       |    <0.001 |
|               ram_reg_0_15_28_28                                                       |    <0.001 |
|               ram_reg_0_15_29_29                                                       |    <0.001 |
|               ram_reg_0_15_2_2                                                         |    <0.001 |
|               ram_reg_0_15_30_30                                                       |    <0.001 |
|               ram_reg_0_15_31_31                                                       |    <0.001 |
|               ram_reg_0_15_3_3                                                         |    <0.001 |
|               ram_reg_0_15_4_4                                                         |    <0.001 |
|               ram_reg_0_15_5_5                                                         |    <0.001 |
|               ram_reg_0_15_6_6                                                         |    <0.001 |
|               ram_reg_0_15_7_7                                                         |    <0.001 |
|               ram_reg_0_15_8_8                                                         |    <0.001 |
|               ram_reg_0_15_9_9                                                         |    <0.001 |
|           z9_U                                                                         |     0.001 |
|             crecip_z2_ram_U                                                            |     0.001 |
|               ram_reg_0_15_0_0                                                         |    <0.001 |
|               ram_reg_0_15_10_10                                                       |    <0.001 |
|               ram_reg_0_15_11_11                                                       |    <0.001 |
|               ram_reg_0_15_12_12                                                       |    <0.001 |
|               ram_reg_0_15_13_13                                                       |    <0.001 |
|               ram_reg_0_15_14_14                                                       |    <0.001 |
|               ram_reg_0_15_15_15                                                       |    <0.001 |
|               ram_reg_0_15_16_16                                                       |    <0.001 |
|               ram_reg_0_15_17_17                                                       |    <0.001 |
|               ram_reg_0_15_18_18                                                       |    <0.001 |
|               ram_reg_0_15_19_19                                                       |    <0.001 |
|               ram_reg_0_15_1_1                                                         |    <0.001 |
|               ram_reg_0_15_20_20                                                       |    <0.001 |
|               ram_reg_0_15_21_21                                                       |    <0.001 |
|               ram_reg_0_15_22_22                                                       |    <0.001 |
|               ram_reg_0_15_23_23                                                       |    <0.001 |
|               ram_reg_0_15_24_24                                                       |    <0.001 |
|               ram_reg_0_15_25_25                                                       |    <0.001 |
|               ram_reg_0_15_26_26                                                       |    <0.001 |
|               ram_reg_0_15_27_27                                                       |    <0.001 |
|               ram_reg_0_15_28_28                                                       |    <0.001 |
|               ram_reg_0_15_29_29                                                       |    <0.001 |
|               ram_reg_0_15_2_2                                                         |    <0.001 |
|               ram_reg_0_15_30_30                                                       |    <0.001 |
|               ram_reg_0_15_31_31                                                       |    <0.001 |
|               ram_reg_0_15_3_3                                                         |    <0.001 |
|               ram_reg_0_15_4_4                                                         |    <0.001 |
|               ram_reg_0_15_5_5                                                         |    <0.001 |
|               ram_reg_0_15_6_6                                                         |    <0.001 |
|               ram_reg_0_15_7_7                                                         |    <0.001 |
|               ram_reg_0_15_8_8                                                         |    <0.001 |
|               ram_reg_0_15_9_9                                                         |    <0.001 |
|         grp_fcontract_fu_256                                                           |     0.026 |
|           curve25519_donna_bkb_U71                                                     |     0.002 |
|             curve25519_donna_bkb_DSP48_0_U                                             |     0.002 |
|           curve25519_donna_bkb_U72                                                     |     0.002 |
|             curve25519_donna_bkb_DSP48_0_U                                             |     0.002 |
|           input_U                                                                      |     0.019 |
|             fcontract_input_ram_U                                                      |     0.019 |
|         grp_fexpand_fu_262                                                             |    <0.001 |
|         grp_fmul_2_fu_249                                                              |     0.078 |
|           grp_fproduct_2_fu_299                                                        |     0.048 |
|           t_U                                                                          |     0.024 |
|             fsquare_t_ram_U                                                            |     0.024 |
|         grp_p_memcpy_char_fu_268                                                       |    <0.001 |
|         grp_p_memcpy_char_fu_275                                                       |    <0.001 |
|         grp_p_memcpy_char_fu_282                                                       |    <0.001 |
|         mypublic_U                                                                     |    <0.001 |
|           curve25519_donna_dEe_ram_U                                                   |    <0.001 |
|             ram_reg_0_31_0_0                                                           |    <0.001 |
|             ram_reg_0_31_1_1                                                           |    <0.001 |
|             ram_reg_0_31_2_2                                                           |    <0.001 |
|             ram_reg_0_31_3_3                                                           |    <0.001 |
|             ram_reg_0_31_4_4                                                           |    <0.001 |
|             ram_reg_0_31_5_5                                                           |    <0.001 |
|             ram_reg_0_31_6_6                                                           |    <0.001 |
|             ram_reg_0_31_7_7                                                           |    <0.001 |
|         secret_U                                                                       |    <0.001 |
|           curve25519_donna_dEe_ram_U                                                   |    <0.001 |
|             ram_reg_0_31_0_0                                                           |    <0.001 |
|             ram_reg_0_31_1_1                                                           |    <0.001 |
|             ram_reg_0_31_2_2                                                           |    <0.001 |
|             ram_reg_0_31_3_3                                                           |    <0.001 |
|             ram_reg_0_31_4_4                                                           |    <0.001 |
|             ram_reg_0_31_5_5                                                           |    <0.001 |
|             ram_reg_0_31_6_6                                                           |    <0.001 |
|             ram_reg_0_31_7_7                                                           |    <0.001 |
|         x_U                                                                            |    <0.001 |
|           curve25519_donna_x_ram_U                                                     |    <0.001 |
|             ram_reg_0_15_0_0                                                           |    <0.001 |
|             ram_reg_0_15_10_10                                                         |    <0.001 |
|             ram_reg_0_15_11_11                                                         |    <0.001 |
|             ram_reg_0_15_12_12                                                         |    <0.001 |
|             ram_reg_0_15_13_13                                                         |    <0.001 |
|             ram_reg_0_15_14_14                                                         |    <0.001 |
|             ram_reg_0_15_15_15                                                         |    <0.001 |
|             ram_reg_0_15_16_16                                                         |    <0.001 |
|             ram_reg_0_15_17_17                                                         |    <0.001 |
|             ram_reg_0_15_18_18                                                         |    <0.001 |
|             ram_reg_0_15_19_19                                                         |    <0.001 |
|             ram_reg_0_15_1_1                                                           |    <0.001 |
|             ram_reg_0_15_20_20                                                         |    <0.001 |
|             ram_reg_0_15_21_21                                                         |    <0.001 |
|             ram_reg_0_15_22_22                                                         |    <0.001 |
|             ram_reg_0_15_23_23                                                         |    <0.001 |
|             ram_reg_0_15_24_24                                                         |    <0.001 |
|             ram_reg_0_15_25_25                                                         |    <0.001 |
|             ram_reg_0_15_26_26                                                         |    <0.001 |
|             ram_reg_0_15_27_27                                                         |    <0.001 |
|             ram_reg_0_15_28_28                                                         |    <0.001 |
|             ram_reg_0_15_29_29                                                         |    <0.001 |
|             ram_reg_0_15_2_2                                                           |    <0.001 |
|             ram_reg_0_15_30_30                                                         |    <0.001 |
|             ram_reg_0_15_31_31                                                         |    <0.001 |
|             ram_reg_0_15_3_3                                                           |    <0.001 |
|             ram_reg_0_15_4_4                                                           |    <0.001 |
|             ram_reg_0_15_5_5                                                           |    <0.001 |
|             ram_reg_0_15_6_6                                                           |    <0.001 |
|             ram_reg_0_15_7_7                                                           |    <0.001 |
|             ram_reg_0_15_8_8                                                           |    <0.001 |
|             ram_reg_0_15_9_9                                                           |    <0.001 |
|         z_U                                                                            |     0.002 |
|           curve25519_donna_z_ram_U                                                     |     0.002 |
|             ram_reg_0_15_0_0                                                           |    <0.001 |
|             ram_reg_0_15_10_10                                                         |    <0.001 |
|             ram_reg_0_15_11_11                                                         |    <0.001 |
|             ram_reg_0_15_12_12                                                         |    <0.001 |
|             ram_reg_0_15_13_13                                                         |    <0.001 |
|             ram_reg_0_15_14_14                                                         |    <0.001 |
|             ram_reg_0_15_15_15                                                         |    <0.001 |
|             ram_reg_0_15_16_16                                                         |    <0.001 |
|             ram_reg_0_15_17_17                                                         |    <0.001 |
|             ram_reg_0_15_18_18                                                         |    <0.001 |
|             ram_reg_0_15_19_19                                                         |    <0.001 |
|             ram_reg_0_15_1_1                                                           |    <0.001 |
|             ram_reg_0_15_20_20                                                         |    <0.001 |
|             ram_reg_0_15_21_21                                                         |    <0.001 |
|             ram_reg_0_15_22_22                                                         |    <0.001 |
|             ram_reg_0_15_23_23                                                         |    <0.001 |
|             ram_reg_0_15_24_24                                                         |    <0.001 |
|             ram_reg_0_15_25_25                                                         |    <0.001 |
|             ram_reg_0_15_26_26                                                         |    <0.001 |
|             ram_reg_0_15_27_27                                                         |    <0.001 |
|             ram_reg_0_15_28_28                                                         |    <0.001 |
|             ram_reg_0_15_29_29                                                         |    <0.001 |
|             ram_reg_0_15_2_2                                                           |    <0.001 |
|             ram_reg_0_15_30_30                                                         |    <0.001 |
|             ram_reg_0_15_31_31                                                         |    <0.001 |
|             ram_reg_0_15_3_3                                                           |    <0.001 |
|             ram_reg_0_15_4_4                                                           |    <0.001 |
|             ram_reg_0_15_5_5                                                           |    <0.001 |
|             ram_reg_0_15_6_6                                                           |    <0.001 |
|             ram_reg_0_15_7_7                                                           |    <0.001 |
|             ram_reg_0_15_8_8                                                           |    <0.001 |
|             ram_reg_0_15_9_9                                                           |    <0.001 |
|         zmone_U                                                                        |     0.001 |
|           curve25519_donna_x_ram_U                                                     |     0.001 |
|             ram_reg_0_15_0_0                                                           |    <0.001 |
|             ram_reg_0_15_10_10                                                         |    <0.001 |
|             ram_reg_0_15_11_11                                                         |    <0.001 |
|             ram_reg_0_15_12_12                                                         |    <0.001 |
|             ram_reg_0_15_13_13                                                         |    <0.001 |
|             ram_reg_0_15_14_14                                                         |    <0.001 |
|             ram_reg_0_15_15_15                                                         |    <0.001 |
|             ram_reg_0_15_16_16                                                         |    <0.001 |
|             ram_reg_0_15_17_17                                                         |    <0.001 |
|             ram_reg_0_15_18_18                                                         |    <0.001 |
|             ram_reg_0_15_19_19                                                         |    <0.001 |
|             ram_reg_0_15_1_1                                                           |    <0.001 |
|             ram_reg_0_15_20_20                                                         |    <0.001 |
|             ram_reg_0_15_21_21                                                         |    <0.001 |
|             ram_reg_0_15_22_22                                                         |    <0.001 |
|             ram_reg_0_15_23_23                                                         |    <0.001 |
|             ram_reg_0_15_24_24                                                         |    <0.001 |
|             ram_reg_0_15_25_25                                                         |    <0.001 |
|             ram_reg_0_15_26_26                                                         |    <0.001 |
|             ram_reg_0_15_27_27                                                         |    <0.001 |
|             ram_reg_0_15_28_28                                                         |    <0.001 |
|             ram_reg_0_15_29_29                                                         |    <0.001 |
|             ram_reg_0_15_2_2                                                           |    <0.001 |
|             ram_reg_0_15_30_30                                                         |    <0.001 |
|             ram_reg_0_15_31_31                                                         |    <0.001 |
|             ram_reg_0_15_3_3                                                           |    <0.001 |
|             ram_reg_0_15_4_4                                                           |    <0.001 |
|             ram_reg_0_15_5_5                                                           |    <0.001 |
|             ram_reg_0_15_6_6                                                           |    <0.001 |
|             ram_reg_0_15_7_7                                                           |    <0.001 |
|             ram_reg_0_15_8_8                                                           |    <0.001 |
|             ram_reg_0_15_9_9                                                           |    <0.001 |
|     ps8_0_axi_periph                                                                   |     0.010 |
|       s00_couplers                                                                     |     0.010 |
|         auto_ds                                                                        |     0.006 |
|           inst                                                                         |     0.006 |
|             gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |     0.006 |
|               USE_READ.read_addr_inst                                                  |     0.003 |
|                 cmd_queue                                                              |     0.002 |
|                   inst                                                                 |     0.002 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_READ.read_data_inst                                                  |    <0.001 |
|               USE_WRITE.USE_SPLIT.write_resp_inst                                      |    <0.001 |
|               USE_WRITE.write_addr_inst                                                |     0.003 |
|                 USE_B_CHANNEL.cmd_b_queue                                              |    <0.001 |
|                   inst                                                                 |    <0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|                 cmd_queue                                                              |     0.001 |
|                   inst                                                                 |     0.001 |
|                     fifo_gen_inst                                                      |    <0.001 |
|                       inst_fifo_gen                                                    |    <0.001 |
|                         gconvfifo.rf                                                   |    <0.001 |
|                           grf.rf                                                       |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                               gr1.gr1_int.rfwft                                        |    <0.001 |
|                               grss.rsts                                                |    <0.001 |
|                               rpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                               gwss.wsts                                                |    <0.001 |
|                               wpntr                                                    |    <0.001 |
|                             gntv_or_sync_fifo.mem                                      |    <0.001 |
|                               gdm.dm_gen.dm                                            |    <0.001 |
|                                 RAM_reg_0_31_0_5                                       |    <0.001 |
|                                 RAM_reg_0_31_12_17                                     |    <0.001 |
|                                 RAM_reg_0_31_6_11                                      |    <0.001 |
|                             rstblk                                                     |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |    <0.001 |
|                               ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |    <0.001 |
|               USE_WRITE.write_data_inst                                                |    <0.001 |
|         auto_pc                                                                        |     0.004 |
|           inst                                                                         |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                       |     0.004 |
|               RD.ar_channel_0                                                          |    <0.001 |
|                 ar_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               RD.r_channel_0                                                           |    <0.001 |
|                 rd_data_fifo_0                                                         |    <0.001 |
|                 transaction_fifo_0                                                     |    <0.001 |
|               SI_REG                                                                   |     0.001 |
|                 ar_pipe                                                                |    <0.001 |
|                 aw_pipe                                                                |    <0.001 |
|                 b_pipe                                                                 |    <0.001 |
|                 r_pipe                                                                 |    <0.001 |
|               WR.aw_channel_0                                                          |    <0.001 |
|                 aw_cmd_fsm_0                                                           |    <0.001 |
|                 cmd_translator_0                                                       |    <0.001 |
|                   incr_cmd_0                                                           |    <0.001 |
|                   wrap_cmd_0                                                           |    <0.001 |
|               WR.b_channel_0                                                           |    <0.001 |
|                 bid_fifo_0                                                             |    <0.001 |
|                 bresp_fifo_0                                                           |    <0.001 |
|     rst_ps8_0_99M                                                                      |    <0.001 |
|       U0                                                                               |    <0.001 |
|         EXT_LPF                                                                        |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                    |    <0.001 |
|         SEQ                                                                            |    <0.001 |
|           SEQ_COUNTER                                                                  |    <0.001 |
|     zynq_ultra_ps_e_0                                                                  |     3.193 |
|       inst                                                                             |     3.193 |
+----------------------------------------------------------------------------------------+-----------+


