<stg><name>flashMemAccess</name>


<trans_list>

<trans id="88" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="89" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1">
<![CDATA[
entry:6  %memState_load = load i1* @memState, align 1

]]></Node>
<StgValue><ssdm name="memState_load"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:7  %p_Val2_s = load i32* @inputWord_address_V, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="13" op_0_bw="13">
<![CDATA[
entry:8  %t_V = load i13* @inputWord_count_V, align 2

]]></Node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1">
<![CDATA[
entry:9  %inputWord_rdOrWr_V_l = load i1* @inputWord_rdOrWr_V, align 1

]]></Node>
<StgValue><ssdm name="inputWord_rdOrWr_V_l"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:10  br i1 %memState_load, label %2, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i46P(i46* @flashAggregateMemCmd_1, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %1, label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
:0  %tmp_3 = call i46 @_ssdm_op_Read.ap_fifo.volatile.i46P(i46* @flashAggregateMemCmd_1)

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="46">
<![CDATA[
:1  %tmp_4 = trunc i46 %tmp_3 to i32

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  store i32 %tmp_4, i32* @inputWord_address_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="13" op_0_bw="13" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_count_V_load_new = call i13 @_ssdm_op_PartSelect.i13.i46.i32.i32(i46 %tmp_3, i32 32, i32 44)

]]></Node>
<StgValue><ssdm name="tmp_count_V_load_new"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
:4  store i13 %tmp_count_V_load_new, i13* @inputWord_count_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="46" op_2_bw="32">
<![CDATA[
:5  %tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i46.i32(i46 %tmp_3, i32 45)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  store i1 %tmp_5, i1* @inputWord_rdOrWr_V, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:7  store i1 true, i1* @memState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %inputWord_rdOrWr_V_l, label %7, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="32">
<![CDATA[
:0  %tmp_2 = trunc i32 %p_Val2_s to i16

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="16">
<![CDATA[
:1  %tmp_6_i = zext i16 %tmp_2 to i64

]]></Node>
<StgValue><ssdm name="tmp_6_i"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %memArray_V_addr = getelementptr [65536 x i64]* @memArray_V, i64 0, i64 %tmp_6_i

]]></Node>
<StgValue><ssdm name="memArray_V_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="16">
<![CDATA[
:3  %tmp_V = load i64* %memArray_V_addr, align 8

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_8_i = icmp eq i13 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_8_i"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_8_i, label %4, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %tmp_5_i = add i13 %t_V, -1

]]></Node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  store i13 %tmp_5_i, i13* @inputWord_count_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_7_i = add i32 %p_Val2_s, 1

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_7_i, i32* @inputWord_address_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @memState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="64" op_2_bw="32">
<![CDATA[
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i64P(i64* %wrDataIn_V_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %8, label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
:0  %tmp_6 = trunc i32 %p_Val2_s to i16

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="64" op_0_bw="16">
<![CDATA[
:1  %tmp_9_i = zext i16 %tmp_6 to i64

]]></Node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %tmp_V_1 = call i64 @_ssdm_op_Read.axis.volatile.i64P(i64* %wrDataIn_V_V)

]]></Node>
<StgValue><ssdm name="tmp_V_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %memArray_V_addr_1 = getelementptr [65536 x i64]* @memArray_V, i64 0, i64 %tmp_9_i

]]></Node>
<StgValue><ssdm name="memArray_V_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="16">
<![CDATA[
:4  store i64 %tmp_V_1, i64* %memArray_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_i = icmp eq i13 %t_V, 1

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_i, label %9, label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:0  %tmp_3_i = add i13 %t_V, -1

]]></Node>
<StgValue><ssdm name="tmp_3_i"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
:1  store i13 %tmp_3_i, i13* @inputWord_count_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_4_i = add i32 %p_Val2_s, 1

]]></Node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  store i32 %tmp_4_i, i32* @inputWord_address_V, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @memState, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="16">
<![CDATA[
:3  %tmp_V = load i64* %memArray_V_addr, align 8

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %rdDataOut_V_V, i64 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="64" op_1_bw="16">
<![CDATA[
:4  store i64 %tmp_V_1, i64* %memArray_V_addr_1, align 8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="46" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i46* @flashAggregateMemCmd_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i64* %wrDataIn_V_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i64* %rdDataOut_V_V, [5 x i8]* @p_str3, i32 1, i32 1, [5 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecLatency(i32 1, i32 5, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecMemCore([65536 x i64]* @memArray_V, [1 x i8]* @p_str, [13 x i8]* @p_str1, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3.i:0  br label %flashMemAccess.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  call void @_ssdm_op_Write.axis.volatile.i64P(i64* %rdDataOut_V_V, i64 %tmp_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
<literal name="tmp_8_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge5.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
<literal name="inputWord_rdOrWr_V_l" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5.i:0  br label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="memState_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %flashMemAccess.exit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
flashMemAccess.exit:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="90" name="rdDataOut_V_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="rdDataOut_V_V"/></StgValue>
</port>
<port id="91" name="wrDataIn_V_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="wrDataIn_V_V"/></StgValue>
</port>
<port id="92" name="memState" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="memState"/></StgValue>
</port>
<port id="93" name="inputWord_address_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="inputWord_address_V"/></StgValue>
</port>
<port id="94" name="inputWord_count_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="inputWord_count_V"/></StgValue>
</port>
<port id="95" name="inputWord_rdOrWr_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="inputWord_rdOrWr_V"/></StgValue>
</port>
<port id="96" name="flashAggregateMemCmd_1" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="flashAggregateMemCmd_1"/></StgValue>
</port>
<port id="97" name="memArray_V" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="memArray_V"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="98" from="memState" to="memState_load" fromId="92" toId="4">
</dataflow>
<dataflow id="99" from="inputWord_address_V" to="p_Val2_s" fromId="93" toId="5">
</dataflow>
<dataflow id="100" from="inputWord_count_V" to="t_V" fromId="94" toId="6">
</dataflow>
<dataflow id="101" from="inputWord_rdOrWr_V" to="inputWord_rdOrWr_V_l" fromId="95" toId="7">
</dataflow>
<dataflow id="102" from="memState_load" to="StgValue_8" fromId="4" toId="8">
</dataflow>
<dataflow id="104" from="_ssdm_op_NbReadReq.ap_fifo.i46P" to="tmp" fromId="103" toId="9">
</dataflow>
<dataflow id="105" from="flashAggregateMemCmd_1" to="tmp" fromId="96" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_106" to="tmp" fromId="106" toId="9">
</dataflow>
<dataflow id="108" from="tmp" to="StgValue_10" fromId="9" toId="10">
</dataflow>
<dataflow id="110" from="_ssdm_op_Read.ap_fifo.volatile.i46P" to="tmp_3" fromId="109" toId="11">
</dataflow>
<dataflow id="111" from="flashAggregateMemCmd_1" to="tmp_3" fromId="96" toId="11">
</dataflow>
<dataflow id="112" from="tmp_3" to="tmp_4" fromId="11" toId="12">
</dataflow>
<dataflow id="113" from="tmp_4" to="StgValue_13" fromId="12" toId="13">
</dataflow>
<dataflow id="114" from="inputWord_address_V" to="StgValue_13" fromId="93" toId="13">
</dataflow>
<dataflow id="116" from="_ssdm_op_PartSelect.i13.i46.i32.i32" to="tmp_count_V_load_new" fromId="115" toId="14">
</dataflow>
<dataflow id="117" from="tmp_3" to="tmp_count_V_load_new" fromId="11" toId="14">
</dataflow>
<dataflow id="119" from="StgValue_118" to="tmp_count_V_load_new" fromId="118" toId="14">
</dataflow>
<dataflow id="121" from="StgValue_120" to="tmp_count_V_load_new" fromId="120" toId="14">
</dataflow>
<dataflow id="122" from="tmp_count_V_load_new" to="StgValue_15" fromId="14" toId="15">
</dataflow>
<dataflow id="123" from="inputWord_count_V" to="StgValue_15" fromId="94" toId="15">
</dataflow>
<dataflow id="125" from="_ssdm_op_BitSelect.i1.i46.i32" to="tmp_5" fromId="124" toId="16">
</dataflow>
<dataflow id="126" from="tmp_3" to="tmp_5" fromId="11" toId="16">
</dataflow>
<dataflow id="128" from="StgValue_127" to="tmp_5" fromId="127" toId="16">
</dataflow>
<dataflow id="129" from="tmp_5" to="StgValue_17" fromId="16" toId="17">
</dataflow>
<dataflow id="130" from="inputWord_rdOrWr_V" to="StgValue_17" fromId="95" toId="17">
</dataflow>
<dataflow id="132" from="StgValue_131" to="StgValue_18" fromId="131" toId="18">
</dataflow>
<dataflow id="133" from="memState" to="StgValue_18" fromId="92" toId="18">
</dataflow>
<dataflow id="134" from="inputWord_rdOrWr_V_l" to="StgValue_19" fromId="7" toId="19">
</dataflow>
<dataflow id="135" from="p_Val2_s" to="tmp_2" fromId="5" toId="20">
</dataflow>
<dataflow id="136" from="tmp_2" to="tmp_6_i" fromId="20" toId="21">
</dataflow>
<dataflow id="137" from="memArray_V" to="memArray_V_addr" fromId="97" toId="22">
</dataflow>
<dataflow id="139" from="StgValue_138" to="memArray_V_addr" fromId="138" toId="22">
</dataflow>
<dataflow id="140" from="tmp_6_i" to="memArray_V_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="141" from="memArray_V_addr" to="tmp_V" fromId="22" toId="23">
</dataflow>
<dataflow id="142" from="t_V" to="tmp_8_i" fromId="6" toId="24">
</dataflow>
<dataflow id="144" from="StgValue_143" to="tmp_8_i" fromId="143" toId="24">
</dataflow>
<dataflow id="145" from="tmp_8_i" to="StgValue_25" fromId="24" toId="25">
</dataflow>
<dataflow id="146" from="t_V" to="tmp_5_i" fromId="6" toId="26">
</dataflow>
<dataflow id="148" from="StgValue_147" to="tmp_5_i" fromId="147" toId="26">
</dataflow>
<dataflow id="149" from="tmp_5_i" to="StgValue_27" fromId="26" toId="27">
</dataflow>
<dataflow id="150" from="inputWord_count_V" to="StgValue_27" fromId="94" toId="27">
</dataflow>
<dataflow id="151" from="p_Val2_s" to="tmp_7_i" fromId="5" toId="28">
</dataflow>
<dataflow id="152" from="StgValue_106" to="tmp_7_i" fromId="106" toId="28">
</dataflow>
<dataflow id="153" from="tmp_7_i" to="StgValue_29" fromId="28" toId="29">
</dataflow>
<dataflow id="154" from="inputWord_address_V" to="StgValue_29" fromId="93" toId="29">
</dataflow>
<dataflow id="156" from="StgValue_155" to="StgValue_30" fromId="155" toId="30">
</dataflow>
<dataflow id="157" from="memState" to="StgValue_30" fromId="92" toId="30">
</dataflow>
<dataflow id="159" from="_ssdm_op_NbReadReq.axis.i64P" to="tmp_1" fromId="158" toId="31">
</dataflow>
<dataflow id="160" from="wrDataIn_V_V" to="tmp_1" fromId="91" toId="31">
</dataflow>
<dataflow id="161" from="StgValue_106" to="tmp_1" fromId="106" toId="31">
</dataflow>
<dataflow id="162" from="tmp_1" to="StgValue_32" fromId="31" toId="32">
</dataflow>
<dataflow id="163" from="p_Val2_s" to="tmp_6" fromId="5" toId="33">
</dataflow>
<dataflow id="164" from="tmp_6" to="tmp_9_i" fromId="33" toId="34">
</dataflow>
<dataflow id="166" from="_ssdm_op_Read.axis.volatile.i64P" to="tmp_V_1" fromId="165" toId="35">
</dataflow>
<dataflow id="167" from="wrDataIn_V_V" to="tmp_V_1" fromId="91" toId="35">
</dataflow>
<dataflow id="168" from="memArray_V" to="memArray_V_addr_1" fromId="97" toId="36">
</dataflow>
<dataflow id="169" from="StgValue_138" to="memArray_V_addr_1" fromId="138" toId="36">
</dataflow>
<dataflow id="170" from="tmp_9_i" to="memArray_V_addr_1" fromId="34" toId="36">
</dataflow>
<dataflow id="171" from="tmp_V_1" to="StgValue_37" fromId="35" toId="37">
</dataflow>
<dataflow id="172" from="memArray_V_addr_1" to="StgValue_37" fromId="36" toId="37">
</dataflow>
<dataflow id="173" from="t_V" to="tmp_i" fromId="6" toId="38">
</dataflow>
<dataflow id="174" from="StgValue_143" to="tmp_i" fromId="143" toId="38">
</dataflow>
<dataflow id="175" from="tmp_i" to="StgValue_39" fromId="38" toId="39">
</dataflow>
<dataflow id="176" from="t_V" to="tmp_3_i" fromId="6" toId="40">
</dataflow>
<dataflow id="177" from="StgValue_147" to="tmp_3_i" fromId="147" toId="40">
</dataflow>
<dataflow id="178" from="tmp_3_i" to="StgValue_41" fromId="40" toId="41">
</dataflow>
<dataflow id="179" from="inputWord_count_V" to="StgValue_41" fromId="94" toId="41">
</dataflow>
<dataflow id="180" from="p_Val2_s" to="tmp_4_i" fromId="5" toId="42">
</dataflow>
<dataflow id="181" from="StgValue_106" to="tmp_4_i" fromId="106" toId="42">
</dataflow>
<dataflow id="182" from="tmp_4_i" to="StgValue_43" fromId="42" toId="43">
</dataflow>
<dataflow id="183" from="inputWord_address_V" to="StgValue_43" fromId="93" toId="43">
</dataflow>
<dataflow id="184" from="StgValue_155" to="StgValue_44" fromId="155" toId="44">
</dataflow>
<dataflow id="185" from="memState" to="StgValue_44" fromId="92" toId="44">
</dataflow>
<dataflow id="186" from="memArray_V_addr" to="tmp_V" fromId="22" toId="45">
</dataflow>
<dataflow id="188" from="_ssdm_op_Write.axis.volatile.i64P" to="StgValue_46" fromId="187" toId="46">
</dataflow>
<dataflow id="189" from="rdDataOut_V_V" to="StgValue_46" fromId="90" toId="46">
</dataflow>
<dataflow id="190" from="tmp_V" to="StgValue_46" fromId="45" toId="46">
</dataflow>
<dataflow id="191" from="tmp_V_1" to="StgValue_47" fromId="35" toId="47">
</dataflow>
<dataflow id="192" from="memArray_V_addr_1" to="StgValue_47" fromId="36" toId="47">
</dataflow>
<dataflow id="194" from="_ssdm_op_SpecInterface" to="StgValue_48" fromId="193" toId="48">
</dataflow>
<dataflow id="195" from="flashAggregateMemCmd_1" to="StgValue_48" fromId="96" toId="48">
</dataflow>
<dataflow id="197" from="ap_fifo_str" to="StgValue_48" fromId="196" toId="48">
</dataflow>
<dataflow id="199" from="StgValue_198" to="StgValue_48" fromId="198" toId="48">
</dataflow>
<dataflow id="200" from="StgValue_198" to="StgValue_48" fromId="198" toId="48">
</dataflow>
<dataflow id="202" from="p_str" to="StgValue_48" fromId="201" toId="48">
</dataflow>
<dataflow id="203" from="StgValue_198" to="StgValue_48" fromId="198" toId="48">
</dataflow>
<dataflow id="204" from="StgValue_198" to="StgValue_48" fromId="198" toId="48">
</dataflow>
<dataflow id="205" from="p_str" to="StgValue_48" fromId="201" toId="48">
</dataflow>
<dataflow id="206" from="p_str" to="StgValue_48" fromId="201" toId="48">
</dataflow>
<dataflow id="207" from="p_str" to="StgValue_48" fromId="201" toId="48">
</dataflow>
<dataflow id="209" from="StgValue_208" to="StgValue_48" fromId="208" toId="48">
</dataflow>
<dataflow id="210" from="StgValue_208" to="StgValue_48" fromId="208" toId="48">
</dataflow>
<dataflow id="212" from="StgValue_211" to="StgValue_48" fromId="211" toId="48">
</dataflow>
<dataflow id="213" from="StgValue_211" to="StgValue_48" fromId="211" toId="48">
</dataflow>
<dataflow id="214" from="p_str" to="StgValue_48" fromId="201" toId="48">
</dataflow>
<dataflow id="215" from="p_str" to="StgValue_48" fromId="201" toId="48">
</dataflow>
<dataflow id="216" from="_ssdm_op_SpecInterface" to="StgValue_49" fromId="193" toId="49">
</dataflow>
<dataflow id="217" from="wrDataIn_V_V" to="StgValue_49" fromId="91" toId="49">
</dataflow>
<dataflow id="219" from="p_str3" to="StgValue_49" fromId="218" toId="49">
</dataflow>
<dataflow id="220" from="StgValue_106" to="StgValue_49" fromId="106" toId="49">
</dataflow>
<dataflow id="221" from="StgValue_106" to="StgValue_49" fromId="106" toId="49">
</dataflow>
<dataflow id="223" from="p_str4" to="StgValue_49" fromId="222" toId="49">
</dataflow>
<dataflow id="224" from="StgValue_198" to="StgValue_49" fromId="198" toId="49">
</dataflow>
<dataflow id="225" from="StgValue_198" to="StgValue_49" fromId="198" toId="49">
</dataflow>
<dataflow id="226" from="p_str" to="StgValue_49" fromId="201" toId="49">
</dataflow>
<dataflow id="227" from="p_str" to="StgValue_49" fromId="201" toId="49">
</dataflow>
<dataflow id="228" from="p_str" to="StgValue_49" fromId="201" toId="49">
</dataflow>
<dataflow id="229" from="StgValue_198" to="StgValue_49" fromId="198" toId="49">
</dataflow>
<dataflow id="230" from="StgValue_198" to="StgValue_49" fromId="198" toId="49">
</dataflow>
<dataflow id="231" from="StgValue_198" to="StgValue_49" fromId="198" toId="49">
</dataflow>
<dataflow id="232" from="StgValue_198" to="StgValue_49" fromId="198" toId="49">
</dataflow>
<dataflow id="233" from="p_str" to="StgValue_49" fromId="201" toId="49">
</dataflow>
<dataflow id="234" from="p_str" to="StgValue_49" fromId="201" toId="49">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecInterface" to="StgValue_50" fromId="193" toId="50">
</dataflow>
<dataflow id="236" from="rdDataOut_V_V" to="StgValue_50" fromId="90" toId="50">
</dataflow>
<dataflow id="237" from="p_str3" to="StgValue_50" fromId="218" toId="50">
</dataflow>
<dataflow id="238" from="StgValue_106" to="StgValue_50" fromId="106" toId="50">
</dataflow>
<dataflow id="239" from="StgValue_106" to="StgValue_50" fromId="106" toId="50">
</dataflow>
<dataflow id="240" from="p_str4" to="StgValue_50" fromId="222" toId="50">
</dataflow>
<dataflow id="241" from="StgValue_198" to="StgValue_50" fromId="198" toId="50">
</dataflow>
<dataflow id="242" from="StgValue_198" to="StgValue_50" fromId="198" toId="50">
</dataflow>
<dataflow id="243" from="p_str" to="StgValue_50" fromId="201" toId="50">
</dataflow>
<dataflow id="244" from="p_str" to="StgValue_50" fromId="201" toId="50">
</dataflow>
<dataflow id="245" from="p_str" to="StgValue_50" fromId="201" toId="50">
</dataflow>
<dataflow id="246" from="StgValue_198" to="StgValue_50" fromId="198" toId="50">
</dataflow>
<dataflow id="247" from="StgValue_198" to="StgValue_50" fromId="198" toId="50">
</dataflow>
<dataflow id="248" from="StgValue_198" to="StgValue_50" fromId="198" toId="50">
</dataflow>
<dataflow id="249" from="StgValue_198" to="StgValue_50" fromId="198" toId="50">
</dataflow>
<dataflow id="250" from="p_str" to="StgValue_50" fromId="201" toId="50">
</dataflow>
<dataflow id="251" from="p_str" to="StgValue_50" fromId="201" toId="50">
</dataflow>
<dataflow id="253" from="_ssdm_op_SpecPipeline" to="StgValue_51" fromId="252" toId="51">
</dataflow>
<dataflow id="254" from="StgValue_106" to="StgValue_51" fromId="106" toId="51">
</dataflow>
<dataflow id="255" from="StgValue_208" to="StgValue_51" fromId="208" toId="51">
</dataflow>
<dataflow id="256" from="StgValue_106" to="StgValue_51" fromId="106" toId="51">
</dataflow>
<dataflow id="257" from="StgValue_198" to="StgValue_51" fromId="198" toId="51">
</dataflow>
<dataflow id="258" from="p_str" to="StgValue_51" fromId="201" toId="51">
</dataflow>
<dataflow id="260" from="_ssdm_op_SpecLatency" to="StgValue_52" fromId="259" toId="52">
</dataflow>
<dataflow id="261" from="StgValue_106" to="StgValue_52" fromId="106" toId="52">
</dataflow>
<dataflow id="263" from="StgValue_262" to="StgValue_52" fromId="262" toId="52">
</dataflow>
<dataflow id="264" from="p_str" to="StgValue_52" fromId="201" toId="52">
</dataflow>
<dataflow id="266" from="_ssdm_op_SpecMemCore" to="StgValue_53" fromId="265" toId="53">
</dataflow>
<dataflow id="267" from="memArray_V" to="StgValue_53" fromId="97" toId="53">
</dataflow>
<dataflow id="268" from="p_str" to="StgValue_53" fromId="201" toId="53">
</dataflow>
<dataflow id="270" from="p_str1" to="StgValue_53" fromId="269" toId="53">
</dataflow>
<dataflow id="271" from="p_str" to="StgValue_53" fromId="201" toId="53">
</dataflow>
<dataflow id="273" from="StgValue_272" to="StgValue_53" fromId="272" toId="53">
</dataflow>
<dataflow id="274" from="p_str" to="StgValue_53" fromId="201" toId="53">
</dataflow>
<dataflow id="275" from="p_str" to="StgValue_53" fromId="201" toId="53">
</dataflow>
<dataflow id="276" from="p_str" to="StgValue_53" fromId="201" toId="53">
</dataflow>
<dataflow id="277" from="p_str" to="StgValue_53" fromId="201" toId="53">
</dataflow>
<dataflow id="278" from="p_str" to="StgValue_53" fromId="201" toId="53">
</dataflow>
<dataflow id="279" from="_ssdm_op_Write.axis.volatile.i64P" to="StgValue_56" fromId="187" toId="56">
</dataflow>
<dataflow id="280" from="rdDataOut_V_V" to="StgValue_56" fromId="90" toId="56">
</dataflow>
<dataflow id="281" from="tmp_V" to="StgValue_56" fromId="45" toId="56">
</dataflow>
<dataflow id="282" from="memState_load" to="StgValue_1" fromId="4" toId="1">
</dataflow>
<dataflow id="283" from="tmp" to="StgValue_1" fromId="9" toId="1">
</dataflow>
<dataflow id="284" from="inputWord_rdOrWr_V_l" to="StgValue_1" fromId="7" toId="1">
</dataflow>
<dataflow id="285" from="tmp_8_i" to="StgValue_1" fromId="24" toId="1">
</dataflow>
<dataflow id="286" from="tmp_1" to="StgValue_1" fromId="31" toId="1">
</dataflow>
<dataflow id="287" from="tmp_i" to="StgValue_1" fromId="38" toId="1">
</dataflow>
<dataflow id="288" from="memState_load" to="StgValue_2" fromId="4" toId="2">
</dataflow>
<dataflow id="289" from="inputWord_rdOrWr_V_l" to="StgValue_2" fromId="7" toId="2">
</dataflow>
<dataflow id="290" from="tmp_1" to="StgValue_2" fromId="31" toId="2">
</dataflow>
<dataflow id="291" from="memState_load" to="StgValue_3" fromId="4" toId="3">
</dataflow>
<dataflow id="292" from="tmp" to="StgValue_3" fromId="9" toId="3">
</dataflow>
<dataflow id="293" from="inputWord_rdOrWr_V_l" to="StgValue_3" fromId="7" toId="3">
</dataflow>
<dataflow id="294" from="tmp_8_i" to="StgValue_3" fromId="24" toId="3">
</dataflow>
<dataflow id="295" from="tmp_1" to="StgValue_3" fromId="31" toId="3">
</dataflow>
<dataflow id="296" from="tmp_i" to="StgValue_3" fromId="38" toId="3">
</dataflow>
</dataflows>


</stg>
