// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module weight_loader (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        weight_in_TDATA,
        weight_in_TVALID,
        weight_in_TREADY,
        weight_in_TLAST,
        data_in_TDATA,
        data_in_TVALID,
        data_in_TREADY,
        data_in_TLAST,
        cosines_0_address0,
        cosines_0_ce0,
        cosines_0_we0,
        cosines_0_d0,
        cosines_1_address0,
        cosines_1_ce0,
        cosines_1_we0,
        cosines_1_d0,
        cosines_2_address0,
        cosines_2_ce0,
        cosines_2_we0,
        cosines_2_d0,
        cosines_3_address0,
        cosines_3_ce0,
        cosines_3_we0,
        cosines_3_d0,
        cosines_4_address0,
        cosines_4_ce0,
        cosines_4_we0,
        cosines_4_d0,
        cosines_5_address0,
        cosines_5_ce0,
        cosines_5_we0,
        cosines_5_d0,
        cosines_6_address0,
        cosines_6_ce0,
        cosines_6_we0,
        cosines_6_d0,
        cosines_7_address0,
        cosines_7_ce0,
        cosines_7_we0,
        cosines_7_d0,
        cosines_8_address0,
        cosines_8_ce0,
        cosines_8_we0,
        cosines_8_d0,
        cosines_9_address0,
        cosines_9_ce0,
        cosines_9_we0,
        cosines_9_d0,
        cosines_10_address0,
        cosines_10_ce0,
        cosines_10_we0,
        cosines_10_d0,
        cosines_11_address0,
        cosines_11_ce0,
        cosines_11_we0,
        cosines_11_d0,
        cosines_12_address0,
        cosines_12_ce0,
        cosines_12_we0,
        cosines_12_d0,
        cosines_13_address0,
        cosines_13_ce0,
        cosines_13_we0,
        cosines_13_d0,
        cosines_14_address0,
        cosines_14_ce0,
        cosines_14_we0,
        cosines_14_d0,
        cosines_15_address0,
        cosines_15_ce0,
        cosines_15_we0,
        cosines_15_d0,
        cosines_16_address0,
        cosines_16_ce0,
        cosines_16_we0,
        cosines_16_d0,
        cosines_17_address0,
        cosines_17_ce0,
        cosines_17_we0,
        cosines_17_d0,
        cosines_18_address0,
        cosines_18_ce0,
        cosines_18_we0,
        cosines_18_d0,
        cosines_19_address0,
        cosines_19_ce0,
        cosines_19_we0,
        cosines_19_d0,
        weight_bias_scale_address0,
        weight_bias_scale_ce0,
        weight_bias_scale_we0,
        weight_bias_scale_d0,
        tmp_scale_address0,
        tmp_scale_ce0,
        tmp_scale_we0,
        tmp_scale_d0,
        pw_weight1_V_2_address0,
        pw_weight1_V_2_ce0,
        pw_weight1_V_2_we0,
        pw_weight1_V_2_d0,
        pw_weight1_V_2_address1,
        pw_weight1_V_2_ce1,
        pw_weight1_V_2_we1,
        pw_weight1_V_2_d1,
        bn_bias1_V_2_address0,
        bn_bias1_V_2_ce0,
        bn_bias1_V_2_we0,
        bn_bias1_V_2_d0,
        bn_bias1_V_2_address1,
        bn_bias1_V_2_ce1,
        bn_bias1_V_2_we1,
        bn_bias1_V_2_d1,
        weights_ru_V_2_address0,
        weights_ru_V_2_ce0,
        weights_ru_V_2_we0,
        weights_ru_V_2_d0,
        weights_rw_V_2_address0,
        weights_rw_V_2_ce0,
        weights_rw_V_2_we0,
        weights_rw_V_2_d0,
        bias_r_V_2_address0,
        bias_r_V_2_ce0,
        bias_r_V_2_we0,
        bias_r_V_2_d0,
        weights_zu_V_2_address0,
        weights_zu_V_2_ce0,
        weights_zu_V_2_we0,
        weights_zu_V_2_d0,
        weights_zw_V_2_address0,
        weights_zw_V_2_ce0,
        weights_zw_V_2_we0,
        weights_zw_V_2_d0,
        bias_z_V_2_address0,
        bias_z_V_2_ce0,
        bias_z_V_2_we0,
        bias_z_V_2_d0,
        bias_z_V_2_address1,
        bias_z_V_2_ce1,
        bias_z_V_2_we1,
        bias_z_V_2_d1,
        weights_hu_V_2_address0,
        weights_hu_V_2_ce0,
        weights_hu_V_2_we0,
        weights_hu_V_2_d0,
        weights_hw_V_2_address0,
        weights_hw_V_2_ce0,
        weights_hw_V_2_we0,
        weights_hw_V_2_d0,
        bias_h_V_2_address0,
        bias_h_V_2_ce0,
        bias_h_V_2_we0,
        bias_h_V_2_d0,
        bias_h_V_2_address1,
        bias_h_V_2_ce1,
        bias_h_V_2_we1,
        bias_h_V_2_d1,
        fc_weights1_V_2_address0,
        fc_weights1_V_2_ce0,
        fc_weights1_V_2_we0,
        fc_weights1_V_2_d0,
        fc_bias1_V_2_address0,
        fc_bias1_V_2_ce0,
        fc_bias1_V_2_we0,
        fc_bias1_V_2_d0,
        fc_bias1_V_2_address1,
        fc_bias1_V_2_ce1,
        fc_bias1_V_2_we1,
        fc_bias1_V_2_d1,
        fc_weights2_V_2_address0,
        fc_weights2_V_2_ce0,
        fc_weights2_V_2_we0,
        fc_weights2_V_2_d0,
        fc_bias2_V_2_address0,
        fc_bias2_V_2_ce0,
        fc_bias2_V_2_we0,
        fc_bias2_V_2_d0,
        fc_bias2_V_2_address1,
        fc_bias2_V_2_ce1,
        fc_bias2_V_2_we1,
        fc_bias2_V_2_d1,
        ap_return_0,
        ap_return_1,
        ap_return_2
);

parameter    ap_ST_fsm_state1 = 70'd1;
parameter    ap_ST_fsm_state2 = 70'd2;
parameter    ap_ST_fsm_state3 = 70'd4;
parameter    ap_ST_fsm_state4 = 70'd8;
parameter    ap_ST_fsm_state5 = 70'd16;
parameter    ap_ST_fsm_state6 = 70'd32;
parameter    ap_ST_fsm_state7 = 70'd64;
parameter    ap_ST_fsm_pp3_stage0 = 70'd128;
parameter    ap_ST_fsm_pp3_stage1 = 70'd256;
parameter    ap_ST_fsm_state11 = 70'd512;
parameter    ap_ST_fsm_pp4_stage0 = 70'd1024;
parameter    ap_ST_fsm_pp4_stage1 = 70'd2048;
parameter    ap_ST_fsm_state15 = 70'd4096;
parameter    ap_ST_fsm_pp5_stage0 = 70'd8192;
parameter    ap_ST_fsm_pp5_stage1 = 70'd16384;
parameter    ap_ST_fsm_pp5_stage2 = 70'd32768;
parameter    ap_ST_fsm_pp5_stage3 = 70'd65536;
parameter    ap_ST_fsm_state21 = 70'd131072;
parameter    ap_ST_fsm_pp6_stage0 = 70'd262144;
parameter    ap_ST_fsm_pp6_stage1 = 70'd524288;
parameter    ap_ST_fsm_pp6_stage2 = 70'd1048576;
parameter    ap_ST_fsm_pp6_stage3 = 70'd2097152;
parameter    ap_ST_fsm_state27 = 70'd4194304;
parameter    ap_ST_fsm_pp7_stage0 = 70'd8388608;
parameter    ap_ST_fsm_pp7_stage1 = 70'd16777216;
parameter    ap_ST_fsm_pp7_stage2 = 70'd33554432;
parameter    ap_ST_fsm_pp7_stage3 = 70'd67108864;
parameter    ap_ST_fsm_state33 = 70'd134217728;
parameter    ap_ST_fsm_pp8_stage0 = 70'd268435456;
parameter    ap_ST_fsm_pp8_stage1 = 70'd536870912;
parameter    ap_ST_fsm_pp8_stage2 = 70'd1073741824;
parameter    ap_ST_fsm_pp8_stage3 = 70'd2147483648;
parameter    ap_ST_fsm_state39 = 70'd4294967296;
parameter    ap_ST_fsm_pp9_stage0 = 70'd8589934592;
parameter    ap_ST_fsm_pp9_stage1 = 70'd17179869184;
parameter    ap_ST_fsm_pp9_stage2 = 70'd34359738368;
parameter    ap_ST_fsm_pp9_stage3 = 70'd68719476736;
parameter    ap_ST_fsm_state45 = 70'd137438953472;
parameter    ap_ST_fsm_pp10_stage0 = 70'd274877906944;
parameter    ap_ST_fsm_pp10_stage1 = 70'd549755813888;
parameter    ap_ST_fsm_state49 = 70'd1099511627776;
parameter    ap_ST_fsm_pp11_stage0 = 70'd2199023255552;
parameter    ap_ST_fsm_pp11_stage1 = 70'd4398046511104;
parameter    ap_ST_fsm_pp11_stage2 = 70'd8796093022208;
parameter    ap_ST_fsm_pp11_stage3 = 70'd17592186044416;
parameter    ap_ST_fsm_state55 = 70'd35184372088832;
parameter    ap_ST_fsm_pp12_stage0 = 70'd70368744177664;
parameter    ap_ST_fsm_pp12_stage1 = 70'd140737488355328;
parameter    ap_ST_fsm_pp12_stage2 = 70'd281474976710656;
parameter    ap_ST_fsm_pp12_stage3 = 70'd562949953421312;
parameter    ap_ST_fsm_state61 = 70'd1125899906842624;
parameter    ap_ST_fsm_pp13_stage0 = 70'd2251799813685248;
parameter    ap_ST_fsm_pp13_stage1 = 70'd4503599627370496;
parameter    ap_ST_fsm_state65 = 70'd9007199254740992;
parameter    ap_ST_fsm_pp14_stage0 = 70'd18014398509481984;
parameter    ap_ST_fsm_pp14_stage1 = 70'd36028797018963968;
parameter    ap_ST_fsm_pp14_stage2 = 70'd72057594037927936;
parameter    ap_ST_fsm_pp14_stage3 = 70'd144115188075855872;
parameter    ap_ST_fsm_state71 = 70'd288230376151711744;
parameter    ap_ST_fsm_pp15_stage0 = 70'd576460752303423488;
parameter    ap_ST_fsm_pp15_stage1 = 70'd1152921504606846976;
parameter    ap_ST_fsm_state75 = 70'd2305843009213693952;
parameter    ap_ST_fsm_pp16_stage0 = 70'd4611686018427387904;
parameter    ap_ST_fsm_pp16_stage1 = 70'd9223372036854775808;
parameter    ap_ST_fsm_pp16_stage2 = 70'd18446744073709551616;
parameter    ap_ST_fsm_pp16_stage3 = 70'd36893488147419103232;
parameter    ap_ST_fsm_state81 = 70'd73786976294838206464;
parameter    ap_ST_fsm_pp17_stage0 = 70'd147573952589676412928;
parameter    ap_ST_fsm_pp17_stage1 = 70'd295147905179352825856;
parameter    ap_ST_fsm_state85 = 70'd590295810358705651712;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] weight_in_TDATA;
input   weight_in_TVALID;
output   weight_in_TREADY;
input   weight_in_TLAST;
input  [31:0] data_in_TDATA;
input   data_in_TVALID;
output   data_in_TREADY;
input   data_in_TLAST;
output  [5:0] cosines_0_address0;
output   cosines_0_ce0;
output   cosines_0_we0;
output  [31:0] cosines_0_d0;
output  [5:0] cosines_1_address0;
output   cosines_1_ce0;
output   cosines_1_we0;
output  [31:0] cosines_1_d0;
output  [5:0] cosines_2_address0;
output   cosines_2_ce0;
output   cosines_2_we0;
output  [31:0] cosines_2_d0;
output  [5:0] cosines_3_address0;
output   cosines_3_ce0;
output   cosines_3_we0;
output  [31:0] cosines_3_d0;
output  [5:0] cosines_4_address0;
output   cosines_4_ce0;
output   cosines_4_we0;
output  [31:0] cosines_4_d0;
output  [5:0] cosines_5_address0;
output   cosines_5_ce0;
output   cosines_5_we0;
output  [31:0] cosines_5_d0;
output  [5:0] cosines_6_address0;
output   cosines_6_ce0;
output   cosines_6_we0;
output  [31:0] cosines_6_d0;
output  [5:0] cosines_7_address0;
output   cosines_7_ce0;
output   cosines_7_we0;
output  [31:0] cosines_7_d0;
output  [5:0] cosines_8_address0;
output   cosines_8_ce0;
output   cosines_8_we0;
output  [31:0] cosines_8_d0;
output  [5:0] cosines_9_address0;
output   cosines_9_ce0;
output   cosines_9_we0;
output  [31:0] cosines_9_d0;
output  [5:0] cosines_10_address0;
output   cosines_10_ce0;
output   cosines_10_we0;
output  [31:0] cosines_10_d0;
output  [5:0] cosines_11_address0;
output   cosines_11_ce0;
output   cosines_11_we0;
output  [31:0] cosines_11_d0;
output  [5:0] cosines_12_address0;
output   cosines_12_ce0;
output   cosines_12_we0;
output  [31:0] cosines_12_d0;
output  [5:0] cosines_13_address0;
output   cosines_13_ce0;
output   cosines_13_we0;
output  [31:0] cosines_13_d0;
output  [5:0] cosines_14_address0;
output   cosines_14_ce0;
output   cosines_14_we0;
output  [31:0] cosines_14_d0;
output  [5:0] cosines_15_address0;
output   cosines_15_ce0;
output   cosines_15_we0;
output  [31:0] cosines_15_d0;
output  [5:0] cosines_16_address0;
output   cosines_16_ce0;
output   cosines_16_we0;
output  [31:0] cosines_16_d0;
output  [5:0] cosines_17_address0;
output   cosines_17_ce0;
output   cosines_17_we0;
output  [31:0] cosines_17_d0;
output  [5:0] cosines_18_address0;
output   cosines_18_ce0;
output   cosines_18_we0;
output  [31:0] cosines_18_d0;
output  [5:0] cosines_19_address0;
output   cosines_19_ce0;
output   cosines_19_we0;
output  [31:0] cosines_19_d0;
output  [3:0] weight_bias_scale_address0;
output   weight_bias_scale_ce0;
output   weight_bias_scale_we0;
output  [31:0] weight_bias_scale_d0;
output  [3:0] tmp_scale_address0;
output   tmp_scale_ce0;
output   tmp_scale_we0;
output  [31:0] tmp_scale_d0;
output  [3:0] pw_weight1_V_2_address0;
output   pw_weight1_V_2_ce0;
output   pw_weight1_V_2_we0;
output  [7:0] pw_weight1_V_2_d0;
output  [3:0] pw_weight1_V_2_address1;
output   pw_weight1_V_2_ce1;
output   pw_weight1_V_2_we1;
output  [7:0] pw_weight1_V_2_d1;
output  [3:0] bn_bias1_V_2_address0;
output   bn_bias1_V_2_ce0;
output   bn_bias1_V_2_we0;
output  [7:0] bn_bias1_V_2_d0;
output  [3:0] bn_bias1_V_2_address1;
output   bn_bias1_V_2_ce1;
output   bn_bias1_V_2_we1;
output  [7:0] bn_bias1_V_2_d1;
output  [12:0] weights_ru_V_2_address0;
output   weights_ru_V_2_ce0;
output   weights_ru_V_2_we0;
output  [7:0] weights_ru_V_2_d0;
output  [11:0] weights_rw_V_2_address0;
output   weights_rw_V_2_ce0;
output   weights_rw_V_2_we0;
output  [7:0] weights_rw_V_2_d0;
output  [5:0] bias_r_V_2_address0;
output   bias_r_V_2_ce0;
output   bias_r_V_2_we0;
output  [7:0] bias_r_V_2_d0;
output  [12:0] weights_zu_V_2_address0;
output   weights_zu_V_2_ce0;
output   weights_zu_V_2_we0;
output  [7:0] weights_zu_V_2_d0;
output  [11:0] weights_zw_V_2_address0;
output   weights_zw_V_2_ce0;
output   weights_zw_V_2_we0;
output  [7:0] weights_zw_V_2_d0;
output  [5:0] bias_z_V_2_address0;
output   bias_z_V_2_ce0;
output   bias_z_V_2_we0;
output  [7:0] bias_z_V_2_d0;
output  [5:0] bias_z_V_2_address1;
output   bias_z_V_2_ce1;
output   bias_z_V_2_we1;
output  [7:0] bias_z_V_2_d1;
output  [12:0] weights_hu_V_2_address0;
output   weights_hu_V_2_ce0;
output   weights_hu_V_2_we0;
output  [7:0] weights_hu_V_2_d0;
output  [11:0] weights_hw_V_2_address0;
output   weights_hw_V_2_ce0;
output   weights_hw_V_2_we0;
output  [7:0] weights_hw_V_2_d0;
output  [5:0] bias_h_V_2_address0;
output   bias_h_V_2_ce0;
output   bias_h_V_2_we0;
output  [7:0] bias_h_V_2_d0;
output  [5:0] bias_h_V_2_address1;
output   bias_h_V_2_ce1;
output   bias_h_V_2_we1;
output  [7:0] bias_h_V_2_d1;
output  [11:0] fc_weights1_V_2_address0;
output   fc_weights1_V_2_ce0;
output   fc_weights1_V_2_we0;
output  [7:0] fc_weights1_V_2_d0;
output  [5:0] fc_bias1_V_2_address0;
output   fc_bias1_V_2_ce0;
output   fc_bias1_V_2_we0;
output  [7:0] fc_bias1_V_2_d0;
output  [5:0] fc_bias1_V_2_address1;
output   fc_bias1_V_2_ce1;
output   fc_bias1_V_2_we1;
output  [7:0] fc_bias1_V_2_d1;
output  [9:0] fc_weights2_V_2_address0;
output   fc_weights2_V_2_ce0;
output   fc_weights2_V_2_we0;
output  [7:0] fc_weights2_V_2_d0;
output  [3:0] fc_bias2_V_2_address0;
output   fc_bias2_V_2_ce0;
output   fc_bias2_V_2_we0;
output  [7:0] fc_bias2_V_2_d0;
output  [3:0] fc_bias2_V_2_address1;
output   fc_bias2_V_2_ce1;
output   fc_bias2_V_2_we1;
output  [7:0] fc_bias2_V_2_d1;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg weight_in_TREADY;
reg data_in_TREADY;
reg cosines_0_ce0;
reg cosines_0_we0;
reg cosines_1_ce0;
reg cosines_1_we0;
reg cosines_2_ce0;
reg cosines_2_we0;
reg cosines_3_ce0;
reg cosines_3_we0;
reg cosines_4_ce0;
reg cosines_4_we0;
reg cosines_5_ce0;
reg cosines_5_we0;
reg cosines_6_ce0;
reg cosines_6_we0;
reg cosines_7_ce0;
reg cosines_7_we0;
reg cosines_8_ce0;
reg cosines_8_we0;
reg cosines_9_ce0;
reg cosines_9_we0;
reg cosines_10_ce0;
reg cosines_10_we0;
reg cosines_11_ce0;
reg cosines_11_we0;
reg cosines_12_ce0;
reg cosines_12_we0;
reg cosines_13_ce0;
reg cosines_13_we0;
reg cosines_14_ce0;
reg cosines_14_we0;
reg cosines_15_ce0;
reg cosines_15_we0;
reg cosines_16_ce0;
reg cosines_16_we0;
reg cosines_17_ce0;
reg cosines_17_we0;
reg cosines_18_ce0;
reg cosines_18_we0;
reg cosines_19_ce0;
reg cosines_19_we0;
reg weight_bias_scale_ce0;
reg weight_bias_scale_we0;
reg tmp_scale_ce0;
reg tmp_scale_we0;
reg[3:0] pw_weight1_V_2_address0;
reg pw_weight1_V_2_ce0;
reg pw_weight1_V_2_we0;
reg[7:0] pw_weight1_V_2_d0;
reg[3:0] pw_weight1_V_2_address1;
reg pw_weight1_V_2_ce1;
reg pw_weight1_V_2_we1;
reg[7:0] pw_weight1_V_2_d1;
reg[3:0] bn_bias1_V_2_address0;
reg bn_bias1_V_2_ce0;
reg bn_bias1_V_2_we0;
reg[7:0] bn_bias1_V_2_d0;
reg[3:0] bn_bias1_V_2_address1;
reg bn_bias1_V_2_ce1;
reg bn_bias1_V_2_we1;
reg[7:0] bn_bias1_V_2_d1;
reg[12:0] weights_ru_V_2_address0;
reg weights_ru_V_2_ce0;
reg weights_ru_V_2_we0;
reg[7:0] weights_ru_V_2_d0;
reg[11:0] weights_rw_V_2_address0;
reg weights_rw_V_2_ce0;
reg weights_rw_V_2_we0;
reg[7:0] weights_rw_V_2_d0;
reg[5:0] bias_r_V_2_address0;
reg bias_r_V_2_ce0;
reg bias_r_V_2_we0;
reg[7:0] bias_r_V_2_d0;
reg[12:0] weights_zu_V_2_address0;
reg weights_zu_V_2_ce0;
reg weights_zu_V_2_we0;
reg[7:0] weights_zu_V_2_d0;
reg[11:0] weights_zw_V_2_address0;
reg weights_zw_V_2_ce0;
reg weights_zw_V_2_we0;
reg[7:0] weights_zw_V_2_d0;
reg[5:0] bias_z_V_2_address0;
reg bias_z_V_2_ce0;
reg bias_z_V_2_we0;
reg[7:0] bias_z_V_2_d0;
reg[5:0] bias_z_V_2_address1;
reg bias_z_V_2_ce1;
reg bias_z_V_2_we1;
reg[7:0] bias_z_V_2_d1;
reg[12:0] weights_hu_V_2_address0;
reg weights_hu_V_2_ce0;
reg weights_hu_V_2_we0;
reg[7:0] weights_hu_V_2_d0;
reg[11:0] weights_hw_V_2_address0;
reg weights_hw_V_2_ce0;
reg weights_hw_V_2_we0;
reg[7:0] weights_hw_V_2_d0;
reg[5:0] bias_h_V_2_address0;
reg bias_h_V_2_ce0;
reg bias_h_V_2_we0;
reg[7:0] bias_h_V_2_d0;
reg[5:0] bias_h_V_2_address1;
reg bias_h_V_2_ce1;
reg bias_h_V_2_we1;
reg[7:0] bias_h_V_2_d1;
reg[11:0] fc_weights1_V_2_address0;
reg fc_weights1_V_2_ce0;
reg fc_weights1_V_2_we0;
reg[7:0] fc_weights1_V_2_d0;
reg[5:0] fc_bias1_V_2_address0;
reg fc_bias1_V_2_ce0;
reg fc_bias1_V_2_we0;
reg[7:0] fc_bias1_V_2_d0;
reg[5:0] fc_bias1_V_2_address1;
reg fc_bias1_V_2_ce1;
reg fc_bias1_V_2_we1;
reg[7:0] fc_bias1_V_2_d1;
reg[9:0] fc_weights2_V_2_address0;
reg fc_weights2_V_2_ce0;
reg fc_weights2_V_2_we0;
reg[7:0] fc_weights2_V_2_d0;
reg[3:0] fc_bias2_V_2_address0;
reg fc_bias2_V_2_ce0;
reg fc_bias2_V_2_we0;
reg[7:0] fc_bias2_V_2_d0;
reg[3:0] fc_bias2_V_2_address1;
reg fc_bias2_V_2_ce1;
reg fc_bias2_V_2_we1;
reg[7:0] fc_bias2_V_2_d1;

(* fsm_encoding = "none" *) reg   [69:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    weight_in_TDATA_blk_n;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_pp3_stage1;
reg    ap_enable_reg_pp3_iter0;
wire    ap_block_pp3_stage1;
reg   [0:0] icmp_ln77_reg_3308;
wire    ap_CS_fsm_pp4_stage1;
reg    ap_enable_reg_pp4_iter0;
wire    ap_block_pp4_stage1;
reg   [0:0] icmp_ln89_reg_3330;
wire    ap_CS_fsm_pp5_stage1;
reg    ap_enable_reg_pp5_iter0;
wire    ap_block_pp5_stage1;
reg   [0:0] icmp_ln102_reg_3352;
wire    ap_CS_fsm_pp6_stage1;
reg    ap_enable_reg_pp6_iter0;
wire    ap_block_pp6_stage1;
reg   [0:0] icmp_ln115_reg_3397;
wire    ap_CS_fsm_pp7_stage1;
reg    ap_enable_reg_pp7_iter0;
wire    ap_block_pp7_stage1;
reg   [0:0] icmp_ln128_reg_3442;
wire    ap_CS_fsm_pp8_stage1;
reg    ap_enable_reg_pp8_iter0;
wire    ap_block_pp8_stage1;
reg   [0:0] icmp_ln140_reg_3468;
wire    ap_CS_fsm_pp9_stage1;
reg    ap_enable_reg_pp9_iter0;
wire    ap_block_pp9_stage1;
reg   [0:0] icmp_ln153_reg_3513;
wire    ap_CS_fsm_pp10_stage1;
reg    ap_enable_reg_pp10_iter0;
wire    ap_block_pp10_stage1;
reg   [0:0] icmp_ln166_reg_3558;
wire    ap_CS_fsm_pp11_stage1;
reg    ap_enable_reg_pp11_iter0;
wire    ap_block_pp11_stage1;
reg   [0:0] icmp_ln178_reg_3583;
wire    ap_CS_fsm_pp12_stage1;
reg    ap_enable_reg_pp12_iter0;
wire    ap_block_pp12_stage1;
reg   [0:0] icmp_ln191_reg_3628;
wire    ap_CS_fsm_pp13_stage1;
reg    ap_enable_reg_pp13_iter0;
wire    ap_block_pp13_stage1;
reg   [0:0] icmp_ln204_reg_3673;
wire    ap_CS_fsm_pp14_stage1;
reg    ap_enable_reg_pp14_iter0;
wire    ap_block_pp14_stage1;
reg   [0:0] icmp_ln216_reg_3698;
wire    ap_CS_fsm_pp15_stage1;
reg    ap_enable_reg_pp15_iter0;
wire    ap_block_pp15_stage1;
reg   [0:0] icmp_ln230_reg_3743;
wire    ap_CS_fsm_pp16_stage1;
reg    ap_enable_reg_pp16_iter0;
wire    ap_block_pp16_stage1;
reg   [0:0] icmp_ln242_reg_3768;
wire    ap_CS_fsm_pp17_stage1;
reg    ap_enable_reg_pp17_iter0;
wire    ap_block_pp17_stage1;
reg   [0:0] icmp_ln255_reg_3819;
reg    data_in_TDATA_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln38_fu_1680_p2;
wire    ap_CS_fsm_state4;
wire   [0:0] icmp_ln48_fu_1756_p2;
wire    ap_CS_fsm_state6;
wire   [0:0] icmp_ln57_fu_1773_p2;
reg   [1:0] j_0_reg_1226;
reg   [1:0] i3_0_reg_1237;
reg   [10:0] indvar_flatten_reg_1248;
reg   [6:0] i4_0_reg_1259;
reg   [4:0] j5_0_reg_1270;
reg   [10:0] indvar_flatten6_reg_1281;
reg   [6:0] i6_0_reg_1292;
reg   [4:0] j7_0_reg_1303;
reg   [4:0] i8_0_reg_1314;
reg   [10:0] indvar_flatten13_reg_1325;
reg   [6:0] i9_0_reg_1336;
reg   [4:0] j10_0_reg_1347;
reg   [10:0] indvar_flatten20_reg_1358;
reg   [6:0] i11_0_reg_1369;
reg   [4:0] j12_0_reg_1380;
reg   [4:0] i13_0_reg_1391;
reg   [10:0] indvar_flatten27_reg_1402;
reg   [6:0] i14_0_reg_1413;
reg   [4:0] j15_0_reg_1424;
reg   [10:0] indvar_flatten34_reg_1435;
reg   [6:0] i16_0_reg_1446;
reg   [4:0] j17_0_reg_1457;
reg   [4:0] i18_0_reg_1468;
reg   [10:0] indvar_flatten41_reg_1479;
reg   [6:0] i19_0_reg_1490;
reg   [4:0] j20_0_reg_1501;
reg   [4:0] i21_0_reg_1512;
reg   [7:0] indvar_flatten48_reg_1523;
reg   [6:0] i22_0_reg_1534;
reg   [1:0] j23_0_reg_1545;
reg   [1:0] i24_0_reg_1556;
reg   [7:0] reg_1648;
reg    ap_block_state9_pp3_stage1_iter0;
reg    ap_block_pp3_stage1_11001;
reg    ap_block_state13_pp4_stage1_iter0;
reg    ap_block_pp4_stage1_11001;
reg    ap_block_state17_pp5_stage1_iter0;
reg    ap_block_pp5_stage1_11001;
reg    ap_block_state23_pp6_stage1_iter0;
reg    ap_block_pp6_stage1_11001;
reg    ap_block_state29_pp7_stage1_iter0;
reg    ap_block_pp7_stage1_11001;
reg    ap_block_state35_pp8_stage1_iter0;
reg    ap_block_pp8_stage1_11001;
reg    ap_block_state41_pp9_stage1_iter0;
reg    ap_block_pp9_stage1_11001;
reg    ap_block_state47_pp10_stage1_iter0;
reg    ap_block_pp10_stage1_11001;
reg    ap_block_state51_pp11_stage1_iter0;
reg    ap_block_pp11_stage1_11001;
reg    ap_block_state57_pp12_stage1_iter0;
reg    ap_block_pp12_stage1_11001;
reg    ap_block_state63_pp13_stage1_iter0;
reg    ap_block_pp13_stage1_11001;
reg    ap_block_state67_pp14_stage1_iter0;
reg    ap_block_pp14_stage1_11001;
reg    ap_block_state73_pp15_stage1_iter0;
reg    ap_block_pp15_stage1_11001;
reg    ap_block_state77_pp16_stage1_iter0;
reg    ap_block_pp16_stage1_11001;
reg    ap_block_state83_pp17_stage1_iter0;
reg    ap_block_pp17_stage1_11001;
reg   [7:0] reg_1667;
wire   [9:0] i_1_fu_1686_p2;
reg    ap_block_state2;
wire   [20:0] add_ln43_fu_1696_p2;
wire   [9:0] select_ln45_fu_1748_p3;
wire   [4:0] i_fu_1762_p2;
reg    ap_block_state4;
wire   [3:0] i_2_fu_1779_p2;
reg    ap_block_state6;
reg   [7:0] ssdm_int_0_V_write_s_reg_3293;
reg   [7:0] ssdm_int_1_V_write_s_reg_3298;
reg   [7:0] ssdm_int_2_V_write_s_reg_3303;
wire   [0:0] icmp_ln77_fu_1790_p2;
wire    ap_CS_fsm_pp3_stage0;
wire    ap_block_state8_pp3_stage0_iter0;
wire    ap_block_state10_pp3_stage0_iter1;
wire    ap_block_pp3_stage0_11001;
wire   [1:0] j_fu_1796_p2;
reg   [1:0] j_reg_3312;
wire   [3:0] shl_ln_fu_1802_p3;
reg   [3:0] shl_ln_reg_3317;
wire   [7:0] trunc_ln647_fu_1824_p1;
reg   [7:0] trunc_ln647_reg_3325;
wire   [0:0] icmp_ln89_fu_1848_p2;
wire    ap_CS_fsm_pp4_stage0;
wire    ap_block_state12_pp4_stage0_iter0;
wire    ap_block_state14_pp4_stage0_iter1;
wire    ap_block_pp4_stage0_11001;
wire   [1:0] i_3_fu_1854_p2;
reg   [1:0] i_3_reg_3334;
wire   [3:0] shl_ln1_fu_1860_p3;
reg   [3:0] shl_ln1_reg_3339;
wire   [7:0] trunc_ln647_1_fu_1882_p1;
reg   [7:0] trunc_ln647_1_reg_3347;
wire   [0:0] icmp_ln102_fu_1906_p2;
wire    ap_CS_fsm_pp5_stage0;
wire    ap_block_state16_pp5_stage0_iter0;
wire    ap_block_state20_pp5_stage0_iter1;
wire    ap_block_pp5_stage0_11001;
wire   [10:0] add_ln102_fu_1912_p2;
reg   [10:0] add_ln102_reg_3356;
wire   [4:0] select_ln107_fu_1930_p3;
reg   [4:0] select_ln107_reg_3361;
wire   [6:0] select_ln107_1_fu_1938_p3;
reg   [6:0] select_ln107_1_reg_3366;
wire   [3:0] trunc_ln107_fu_1946_p1;
reg   [3:0] trunc_ln107_reg_3375;
wire   [7:0] trunc_ln647_2_fu_1963_p1;
reg   [7:0] trunc_ln647_2_reg_3381;
wire   [5:0] shl_ln2_fu_1967_p3;
reg   [5:0] shl_ln2_reg_3386;
wire    ap_CS_fsm_pp5_stage2;
wire    ap_block_state18_pp5_stage2_iter0;
wire    ap_block_pp5_stage2_11001;
wire   [4:0] j_1_fu_2009_p2;
reg   [4:0] j_1_reg_3392;
wire    ap_CS_fsm_pp5_stage3;
wire    ap_block_state19_pp5_stage3_iter0;
wire    ap_block_pp5_stage3_11001;
wire   [0:0] icmp_ln115_fu_2031_p2;
wire    ap_CS_fsm_pp6_stage0;
wire    ap_block_state22_pp6_stage0_iter0;
wire    ap_block_state26_pp6_stage0_iter1;
wire    ap_block_pp6_stage0_11001;
wire   [10:0] add_ln115_fu_2037_p2;
reg   [10:0] add_ln115_reg_3401;
wire   [4:0] select_ln120_fu_2055_p3;
reg   [4:0] select_ln120_reg_3406;
wire   [6:0] select_ln120_1_fu_2063_p3;
reg   [6:0] select_ln120_1_reg_3411;
wire   [3:0] trunc_ln120_fu_2071_p1;
reg   [3:0] trunc_ln120_reg_3420;
wire   [7:0] trunc_ln647_3_fu_2088_p1;
reg   [7:0] trunc_ln647_3_reg_3426;
wire   [5:0] shl_ln3_fu_2092_p3;
reg   [5:0] shl_ln3_reg_3431;
wire    ap_CS_fsm_pp6_stage2;
wire    ap_block_state24_pp6_stage2_iter0;
wire    ap_block_pp6_stage2_11001;
wire   [4:0] j_2_fu_2134_p2;
reg   [4:0] j_2_reg_3437;
wire    ap_CS_fsm_pp6_stage3;
wire    ap_block_state25_pp6_stage3_iter0;
wire    ap_block_pp6_stage3_11001;
wire   [0:0] icmp_ln128_fu_2156_p2;
wire    ap_CS_fsm_pp7_stage0;
wire    ap_block_state28_pp7_stage0_iter0;
wire    ap_block_state32_pp7_stage0_iter1;
wire    ap_block_pp7_stage0_11001;
wire   [4:0] i_8_fu_2162_p2;
reg   [4:0] i_8_reg_3446;
wire   [3:0] trunc_ln132_fu_2168_p1;
reg   [3:0] trunc_ln132_reg_3451;
wire   [5:0] shl_ln4_fu_2172_p3;
reg   [5:0] shl_ln4_reg_3456;
wire   [7:0] trunc_ln647_4_fu_2184_p1;
reg   [7:0] trunc_ln647_4_reg_3463;
wire   [0:0] icmp_ln140_fu_2218_p2;
wire    ap_CS_fsm_pp8_stage0;
wire    ap_block_state34_pp8_stage0_iter0;
wire    ap_block_state38_pp8_stage0_iter1;
wire    ap_block_pp8_stage0_11001;
wire   [10:0] add_ln140_fu_2224_p2;
reg   [10:0] add_ln140_reg_3472;
wire   [4:0] select_ln145_fu_2242_p3;
reg   [4:0] select_ln145_reg_3477;
wire   [6:0] select_ln145_1_fu_2250_p3;
reg   [6:0] select_ln145_1_reg_3482;
wire   [3:0] trunc_ln145_fu_2258_p1;
reg   [3:0] trunc_ln145_reg_3491;
wire   [7:0] trunc_ln647_5_fu_2275_p1;
reg   [7:0] trunc_ln647_5_reg_3497;
wire   [5:0] shl_ln5_fu_2279_p3;
reg   [5:0] shl_ln5_reg_3502;
wire    ap_CS_fsm_pp8_stage2;
wire    ap_block_state36_pp8_stage2_iter0;
wire    ap_block_pp8_stage2_11001;
wire   [4:0] j_3_fu_2321_p2;
reg   [4:0] j_3_reg_3508;
wire    ap_CS_fsm_pp8_stage3;
wire    ap_block_state37_pp8_stage3_iter0;
wire    ap_block_pp8_stage3_11001;
wire   [0:0] icmp_ln153_fu_2343_p2;
wire    ap_CS_fsm_pp9_stage0;
wire    ap_block_state40_pp9_stage0_iter0;
wire    ap_block_state44_pp9_stage0_iter1;
wire    ap_block_pp9_stage0_11001;
wire   [10:0] add_ln153_fu_2349_p2;
reg   [10:0] add_ln153_reg_3517;
wire   [4:0] select_ln158_fu_2367_p3;
reg   [4:0] select_ln158_reg_3522;
wire   [6:0] select_ln158_1_fu_2375_p3;
reg   [6:0] select_ln158_1_reg_3527;
wire   [3:0] trunc_ln158_fu_2383_p1;
reg   [3:0] trunc_ln158_reg_3536;
wire   [7:0] trunc_ln647_6_fu_2400_p1;
reg   [7:0] trunc_ln647_6_reg_3542;
wire   [5:0] shl_ln6_fu_2404_p3;
reg   [5:0] shl_ln6_reg_3547;
wire    ap_CS_fsm_pp9_stage2;
wire    ap_block_state42_pp9_stage2_iter0;
wire    ap_block_pp9_stage2_11001;
wire   [4:0] j_4_fu_2446_p2;
reg   [4:0] j_4_reg_3553;
wire    ap_CS_fsm_pp9_stage3;
wire    ap_block_state43_pp9_stage3_iter0;
wire    ap_block_pp9_stage3_11001;
wire   [0:0] icmp_ln166_fu_2468_p2;
wire    ap_CS_fsm_pp10_stage0;
wire    ap_block_state46_pp10_stage0_iter0;
wire    ap_block_state48_pp10_stage0_iter1;
wire    ap_block_pp10_stage0_11001;
wire   [4:0] i_13_fu_2474_p2;
reg   [4:0] i_13_reg_3562;
wire   [3:0] trunc_ln170_fu_2480_p1;
reg   [3:0] trunc_ln170_reg_3567;
wire   [5:0] shl_ln7_fu_2484_p3;
reg   [5:0] shl_ln7_reg_3572;
wire   [7:0] trunc_ln647_7_fu_2507_p1;
reg   [7:0] trunc_ln647_7_reg_3578;
wire   [0:0] icmp_ln178_fu_2531_p2;
wire    ap_CS_fsm_pp11_stage0;
wire    ap_block_state50_pp11_stage0_iter0;
wire    ap_block_state54_pp11_stage0_iter1;
wire    ap_block_pp11_stage0_11001;
wire   [10:0] add_ln178_fu_2537_p2;
reg   [10:0] add_ln178_reg_3587;
wire   [4:0] select_ln183_fu_2555_p3;
reg   [4:0] select_ln183_reg_3592;
wire   [6:0] select_ln183_1_fu_2563_p3;
reg   [6:0] select_ln183_1_reg_3597;
wire   [3:0] trunc_ln183_fu_2571_p1;
reg   [3:0] trunc_ln183_reg_3606;
wire   [7:0] trunc_ln647_8_fu_2588_p1;
reg   [7:0] trunc_ln647_8_reg_3612;
wire   [5:0] shl_ln8_fu_2592_p3;
reg   [5:0] shl_ln8_reg_3617;
wire    ap_CS_fsm_pp11_stage2;
wire    ap_block_state52_pp11_stage2_iter0;
wire    ap_block_pp11_stage2_11001;
wire   [4:0] j_5_fu_2634_p2;
reg   [4:0] j_5_reg_3623;
wire    ap_CS_fsm_pp11_stage3;
wire    ap_block_state53_pp11_stage3_iter0;
wire    ap_block_pp11_stage3_11001;
wire   [0:0] icmp_ln191_fu_2656_p2;
wire    ap_CS_fsm_pp12_stage0;
wire    ap_block_state56_pp12_stage0_iter0;
wire    ap_block_state60_pp12_stage0_iter1;
wire    ap_block_pp12_stage0_11001;
wire   [10:0] add_ln191_fu_2662_p2;
reg   [10:0] add_ln191_reg_3632;
wire   [4:0] select_ln196_fu_2680_p3;
reg   [4:0] select_ln196_reg_3637;
wire   [6:0] select_ln196_1_fu_2688_p3;
reg   [6:0] select_ln196_1_reg_3642;
wire   [3:0] trunc_ln196_fu_2696_p1;
reg   [3:0] trunc_ln196_reg_3651;
wire   [7:0] trunc_ln647_9_fu_2713_p1;
reg   [7:0] trunc_ln647_9_reg_3657;
wire   [5:0] shl_ln9_fu_2717_p3;
reg   [5:0] shl_ln9_reg_3662;
wire    ap_CS_fsm_pp12_stage2;
wire    ap_block_state58_pp12_stage2_iter0;
wire    ap_block_pp12_stage2_11001;
wire   [4:0] j_6_fu_2759_p2;
reg   [4:0] j_6_reg_3668;
wire    ap_CS_fsm_pp12_stage3;
wire    ap_block_state59_pp12_stage3_iter0;
wire    ap_block_pp12_stage3_11001;
wire   [0:0] icmp_ln204_fu_2781_p2;
wire    ap_CS_fsm_pp13_stage0;
wire    ap_block_state62_pp13_stage0_iter0;
wire    ap_block_state64_pp13_stage0_iter1;
wire    ap_block_pp13_stage0_11001;
wire   [4:0] i_18_fu_2787_p2;
reg   [4:0] i_18_reg_3677;
wire   [3:0] trunc_ln208_fu_2793_p1;
reg   [3:0] trunc_ln208_reg_3682;
wire   [5:0] shl_ln10_fu_2797_p3;
reg   [5:0] shl_ln10_reg_3687;
wire   [7:0] trunc_ln647_10_fu_2820_p1;
reg   [7:0] trunc_ln647_10_reg_3693;
wire   [0:0] icmp_ln216_fu_2844_p2;
wire    ap_CS_fsm_pp14_stage0;
wire    ap_block_state66_pp14_stage0_iter0;
wire    ap_block_state70_pp14_stage0_iter1;
wire    ap_block_pp14_stage0_11001;
wire   [10:0] add_ln216_fu_2850_p2;
reg   [10:0] add_ln216_reg_3702;
wire   [4:0] select_ln221_fu_2868_p3;
reg   [4:0] select_ln221_reg_3707;
wire   [6:0] select_ln221_1_fu_2876_p3;
reg   [6:0] select_ln221_1_reg_3712;
wire   [3:0] trunc_ln221_fu_2884_p1;
reg   [3:0] trunc_ln221_reg_3721;
wire   [7:0] trunc_ln647_11_fu_2901_p1;
reg   [7:0] trunc_ln647_11_reg_3727;
wire   [5:0] shl_ln11_fu_2905_p3;
reg   [5:0] shl_ln11_reg_3732;
wire    ap_CS_fsm_pp14_stage2;
wire    ap_block_state68_pp14_stage2_iter0;
wire    ap_block_pp14_stage2_11001;
wire   [4:0] j_7_fu_2947_p2;
reg   [4:0] j_7_reg_3738;
wire    ap_CS_fsm_pp14_stage3;
wire    ap_block_state69_pp14_stage3_iter0;
wire    ap_block_pp14_stage3_11001;
wire   [0:0] icmp_ln230_fu_2969_p2;
wire    ap_CS_fsm_pp15_stage0;
wire    ap_block_state72_pp15_stage0_iter0;
wire    ap_block_state74_pp15_stage0_iter1;
wire    ap_block_pp15_stage0_11001;
wire   [4:0] i_21_fu_2975_p2;
reg   [4:0] i_21_reg_3747;
wire   [3:0] trunc_ln234_fu_2981_p1;
reg   [3:0] trunc_ln234_reg_3752;
wire   [5:0] shl_ln12_fu_2985_p3;
reg   [5:0] shl_ln12_reg_3757;
wire   [7:0] trunc_ln647_12_fu_3008_p1;
reg   [7:0] trunc_ln647_12_reg_3763;
wire   [0:0] icmp_ln242_fu_3032_p2;
wire    ap_CS_fsm_pp16_stage0;
wire    ap_block_state76_pp16_stage0_iter0;
wire    ap_block_state80_pp16_stage0_iter1;
wire    ap_block_pp16_stage0_11001;
wire   [7:0] add_ln242_fu_3038_p2;
reg   [7:0] add_ln242_reg_3772;
wire   [1:0] select_ln247_fu_3056_p3;
reg   [1:0] select_ln247_reg_3777;
wire   [6:0] select_ln247_1_fu_3064_p3;
reg   [6:0] select_ln247_1_reg_3783;
wire   [10:0] sub_ln180_fu_3090_p2;
reg   [10:0] sub_ln180_reg_3790;
wire   [3:0] shl_ln13_fu_3096_p3;
reg   [3:0] shl_ln13_reg_3797;
wire   [7:0] trunc_ln647_13_fu_3118_p1;
reg   [7:0] trunc_ln647_13_reg_3804;
wire   [10:0] add_ln180_3_fu_3169_p2;
reg   [10:0] add_ln180_3_reg_3809;
wire    ap_CS_fsm_pp16_stage3;
wire    ap_block_state79_pp16_stage3_iter0;
wire    ap_block_pp16_stage3_11001;
wire   [1:0] j_8_fu_3174_p2;
reg   [1:0] j_8_reg_3814;
wire   [0:0] icmp_ln255_fu_3183_p2;
wire    ap_CS_fsm_pp17_stage0;
wire    ap_block_state82_pp17_stage0_iter0;
wire    ap_block_state84_pp17_stage0_iter1;
wire    ap_block_pp17_stage0_11001;
wire   [1:0] i_24_fu_3189_p2;
reg   [1:0] i_24_reg_3823;
wire   [3:0] shl_ln14_fu_3195_p3;
reg   [3:0] shl_ln14_reg_3828;
wire   [7:0] trunc_ln647_14_fu_3217_p1;
reg   [7:0] trunc_ln647_14_reg_3836;
wire    ap_block_pp3_stage0_subdone;
reg    ap_condition_pp3_exit_iter0_state8;
reg    ap_enable_reg_pp3_iter1;
reg    ap_block_pp3_stage1_subdone;
wire    ap_CS_fsm_state11;
wire    ap_block_pp4_stage0_subdone;
reg    ap_condition_pp4_exit_iter0_state12;
reg    ap_enable_reg_pp4_iter1;
reg    ap_block_pp4_stage1_subdone;
wire    ap_CS_fsm_state15;
wire    ap_block_pp5_stage0_subdone;
reg    ap_condition_pp5_exit_iter0_state16;
reg    ap_enable_reg_pp5_iter1;
wire    ap_block_pp5_stage3_subdone;
wire    ap_CS_fsm_state21;
wire    ap_block_pp6_stage0_subdone;
reg    ap_condition_pp6_exit_iter0_state22;
reg    ap_enable_reg_pp6_iter1;
wire    ap_block_pp6_stage3_subdone;
wire    ap_CS_fsm_state27;
wire    ap_block_pp7_stage0_subdone;
reg    ap_condition_pp7_exit_iter0_state28;
reg    ap_enable_reg_pp7_iter1;
wire    ap_block_state31_pp7_stage3_iter0;
wire    ap_block_pp7_stage3_subdone;
wire    ap_CS_fsm_pp7_stage3;
wire    ap_CS_fsm_state33;
wire    ap_block_pp8_stage0_subdone;
reg    ap_condition_pp8_exit_iter0_state34;
reg    ap_enable_reg_pp8_iter1;
wire    ap_block_pp8_stage3_subdone;
wire    ap_CS_fsm_state39;
wire    ap_block_pp9_stage0_subdone;
reg    ap_condition_pp9_exit_iter0_state40;
reg    ap_enable_reg_pp9_iter1;
wire    ap_block_pp9_stage3_subdone;
wire    ap_CS_fsm_state45;
wire    ap_block_pp10_stage0_subdone;
reg    ap_condition_pp10_exit_iter0_state46;
reg    ap_enable_reg_pp10_iter1;
reg    ap_block_pp10_stage1_subdone;
wire    ap_CS_fsm_state49;
wire    ap_block_pp11_stage0_subdone;
reg    ap_condition_pp11_exit_iter0_state50;
reg    ap_enable_reg_pp11_iter1;
wire    ap_block_pp11_stage3_subdone;
wire    ap_CS_fsm_state55;
wire    ap_block_pp12_stage0_subdone;
reg    ap_condition_pp12_exit_iter0_state56;
reg    ap_enable_reg_pp12_iter1;
wire    ap_block_pp12_stage3_subdone;
wire    ap_CS_fsm_state61;
wire    ap_block_pp13_stage0_subdone;
reg    ap_condition_pp13_exit_iter0_state62;
reg    ap_enable_reg_pp13_iter1;
reg    ap_block_pp13_stage1_subdone;
wire    ap_CS_fsm_state65;
wire    ap_block_pp14_stage0_subdone;
reg    ap_condition_pp14_exit_iter0_state66;
reg    ap_enable_reg_pp14_iter1;
wire    ap_block_pp14_stage3_subdone;
wire    ap_CS_fsm_state71;
wire    ap_block_pp15_stage0_subdone;
reg    ap_condition_pp15_exit_iter0_state72;
reg    ap_enable_reg_pp15_iter1;
reg    ap_block_pp15_stage1_subdone;
wire    ap_CS_fsm_state75;
wire    ap_block_pp16_stage0_subdone;
reg    ap_condition_pp16_exit_iter0_state76;
reg    ap_enable_reg_pp16_iter1;
wire    ap_block_pp16_stage3_subdone;
wire    ap_CS_fsm_state81;
wire    ap_block_pp17_stage0_subdone;
reg    ap_condition_pp17_exit_iter0_state82;
reg    ap_enable_reg_pp17_iter1;
reg    ap_block_pp17_stage1_subdone;
reg   [9:0] i_0_reg_1171;
reg   [20:0] phi_mul_reg_1182;
reg   [9:0] phi_urem_reg_1193;
reg   [4:0] i1_0_reg_1204;
wire    ap_CS_fsm_state3;
reg   [3:0] i2_0_reg_1215;
wire    ap_CS_fsm_state5;
reg   [1:0] ap_phi_mux_j_0_phi_fu_1230_p4;
wire    ap_block_pp3_stage0;
reg   [1:0] ap_phi_mux_i3_0_phi_fu_1241_p4;
wire    ap_block_pp4_stage0;
reg   [10:0] ap_phi_mux_indvar_flatten_phi_fu_1252_p4;
wire    ap_block_pp5_stage0;
reg   [6:0] ap_phi_mux_i4_0_phi_fu_1263_p4;
reg   [4:0] ap_phi_mux_j5_0_phi_fu_1274_p4;
reg   [10:0] ap_phi_mux_indvar_flatten6_phi_fu_1285_p4;
wire    ap_block_pp6_stage0;
reg   [6:0] ap_phi_mux_i6_0_phi_fu_1296_p4;
reg   [4:0] ap_phi_mux_j7_0_phi_fu_1307_p4;
reg   [4:0] ap_phi_mux_i8_0_phi_fu_1318_p4;
wire    ap_block_pp7_stage0;
reg   [10:0] ap_phi_mux_indvar_flatten13_phi_fu_1329_p4;
wire    ap_block_pp8_stage0;
reg   [6:0] ap_phi_mux_i9_0_phi_fu_1340_p4;
reg   [4:0] ap_phi_mux_j10_0_phi_fu_1351_p4;
reg   [10:0] ap_phi_mux_indvar_flatten20_phi_fu_1362_p4;
wire    ap_block_pp9_stage0;
reg   [6:0] ap_phi_mux_i11_0_phi_fu_1373_p4;
reg   [4:0] ap_phi_mux_j12_0_phi_fu_1384_p4;
reg   [4:0] ap_phi_mux_i13_0_phi_fu_1395_p4;
wire    ap_block_pp10_stage0;
reg   [10:0] ap_phi_mux_indvar_flatten27_phi_fu_1406_p4;
wire    ap_block_pp11_stage0;
reg   [6:0] ap_phi_mux_i14_0_phi_fu_1417_p4;
reg   [4:0] ap_phi_mux_j15_0_phi_fu_1428_p4;
reg   [10:0] ap_phi_mux_indvar_flatten34_phi_fu_1439_p4;
wire    ap_block_pp12_stage0;
reg   [6:0] ap_phi_mux_i16_0_phi_fu_1450_p4;
reg   [4:0] ap_phi_mux_j17_0_phi_fu_1461_p4;
reg   [4:0] ap_phi_mux_i18_0_phi_fu_1472_p4;
wire    ap_block_pp13_stage0;
reg   [10:0] ap_phi_mux_indvar_flatten41_phi_fu_1483_p4;
wire    ap_block_pp14_stage0;
reg   [6:0] ap_phi_mux_i19_0_phi_fu_1494_p4;
reg   [4:0] ap_phi_mux_j20_0_phi_fu_1505_p4;
reg   [4:0] ap_phi_mux_i21_0_phi_fu_1516_p4;
wire    ap_block_pp15_stage0;
reg   [7:0] ap_phi_mux_indvar_flatten48_phi_fu_1527_p4;
wire    ap_block_pp16_stage0;
reg   [6:0] ap_phi_mux_i22_0_phi_fu_1538_p4;
reg   [1:0] ap_phi_mux_j23_0_phi_fu_1549_p4;
reg   [1:0] ap_phi_mux_i24_0_phi_fu_1560_p4;
wire    ap_block_pp17_stage0;
wire   [63:0] zext_ln43_fu_1712_p1;
wire   [63:0] zext_ln52_fu_1768_p1;
wire   [63:0] zext_ln61_fu_1785_p1;
wire   [63:0] zext_ln81_fu_1810_p1;
wire   [63:0] zext_ln82_fu_1819_p1;
wire   [63:0] zext_ln83_fu_1833_p1;
wire   [63:0] zext_ln84_fu_1843_p1;
wire   [63:0] zext_ln93_fu_1868_p1;
wire   [63:0] zext_ln94_fu_1877_p1;
wire   [63:0] zext_ln95_fu_1891_p1;
wire   [63:0] zext_ln96_fu_1901_p1;
wire   [63:0] zext_ln180_fu_1958_p1;
wire   [63:0] zext_ln180_1_fu_1987_p1;
wire    ap_block_pp5_stage2;
wire   [63:0] zext_ln180_2_fu_2004_p1;
wire    ap_block_pp5_stage3;
wire   [63:0] zext_ln180_3_fu_2026_p1;
wire   [63:0] zext_ln180_4_fu_2083_p1;
wire   [63:0] zext_ln180_5_fu_2112_p1;
wire    ap_block_pp6_stage2;
wire   [63:0] zext_ln180_6_fu_2129_p1;
wire    ap_block_pp6_stage3;
wire   [63:0] zext_ln180_7_fu_2151_p1;
wire   [63:0] zext_ln132_fu_2179_p1;
wire   [63:0] zext_ln133_fu_2193_p1;
wire    ap_CS_fsm_pp7_stage2;
wire    ap_block_pp7_stage2;
wire   [63:0] zext_ln134_fu_2203_p1;
wire    ap_block_pp7_stage3;
wire   [63:0] zext_ln135_fu_2213_p1;
wire   [63:0] zext_ln180_8_fu_2270_p1;
wire   [63:0] zext_ln180_9_fu_2299_p1;
wire    ap_block_pp8_stage2;
wire   [63:0] zext_ln180_10_fu_2316_p1;
wire    ap_block_pp8_stage3;
wire   [63:0] zext_ln180_11_fu_2338_p1;
wire   [63:0] zext_ln180_12_fu_2395_p1;
wire   [63:0] zext_ln180_13_fu_2424_p1;
wire    ap_block_pp9_stage2;
wire   [63:0] zext_ln180_14_fu_2441_p1;
wire    ap_block_pp9_stage3;
wire   [63:0] zext_ln180_15_fu_2463_p1;
wire   [63:0] zext_ln170_fu_2491_p1;
wire   [63:0] zext_ln171_fu_2502_p1;
wire   [63:0] zext_ln172_fu_2516_p1;
wire   [63:0] zext_ln173_fu_2526_p1;
wire   [63:0] zext_ln180_16_fu_2583_p1;
wire   [63:0] zext_ln180_17_fu_2612_p1;
wire    ap_block_pp11_stage2;
wire   [63:0] zext_ln180_18_fu_2629_p1;
wire    ap_block_pp11_stage3;
wire   [63:0] zext_ln180_19_fu_2651_p1;
wire   [63:0] zext_ln180_20_fu_2708_p1;
wire   [63:0] zext_ln180_21_fu_2737_p1;
wire    ap_block_pp12_stage2;
wire   [63:0] zext_ln180_22_fu_2754_p1;
wire    ap_block_pp12_stage3;
wire   [63:0] zext_ln180_23_fu_2776_p1;
wire   [63:0] zext_ln208_fu_2804_p1;
wire   [63:0] zext_ln209_fu_2815_p1;
wire   [63:0] zext_ln210_fu_2829_p1;
wire   [63:0] zext_ln211_fu_2839_p1;
wire   [63:0] zext_ln180_24_fu_2896_p1;
wire   [63:0] zext_ln180_25_fu_2925_p1;
wire    ap_block_pp14_stage2;
wire   [63:0] zext_ln180_26_fu_2942_p1;
wire    ap_block_pp14_stage3;
wire   [63:0] zext_ln180_27_fu_2964_p1;
wire   [63:0] zext_ln234_fu_2992_p1;
wire   [63:0] zext_ln235_fu_3003_p1;
wire   [63:0] zext_ln236_fu_3017_p1;
wire   [63:0] zext_ln237_fu_3027_p1;
wire  signed [63:0] sext_ln180_fu_3113_p1;
wire  signed [63:0] sext_ln180_1_fu_3136_p1;
wire    ap_CS_fsm_pp16_stage2;
wire    ap_block_pp16_stage2;
wire  signed [63:0] sext_ln180_2_fu_3155_p1;
wire    ap_block_pp16_stage3;
wire  signed [63:0] sext_ln180_3_fu_3179_p1;
wire   [63:0] zext_ln259_fu_3203_p1;
wire   [63:0] zext_ln260_fu_3212_p1;
wire   [63:0] zext_ln261_fu_3226_p1;
wire   [63:0] zext_ln262_fu_3236_p1;
wire   [5:0] trunc_ln43_fu_1692_p1;
wire    ap_block_state30_pp7_stage2_iter0;
wire    ap_block_pp7_stage2_11001;
wire    ap_block_pp7_stage3_11001;
wire    ap_block_state78_pp16_stage2_iter0;
wire    ap_block_pp16_stage2_11001;
wire   [5:0] tmp_17_fu_1702_p4;
wire   [9:0] add_ln45_fu_1736_p2;
wire   [0:0] icmp_ln45_fu_1742_p2;
wire   [3:0] or_ln82_fu_1814_p2;
wire   [3:0] or_ln83_fu_1828_p2;
wire   [3:0] or_ln84_fu_1838_p2;
wire   [3:0] or_ln94_fu_1872_p2;
wire   [3:0] or_ln95_fu_1886_p2;
wire   [3:0] or_ln96_fu_1896_p2;
wire   [0:0] icmp_ln103_fu_1924_p2;
wire   [6:0] i_5_fu_1918_p2;
wire   [12:0] tmp_18_fu_1950_p4;
wire   [5:0] or_ln108_fu_1974_p2;
wire   [12:0] tmp_19_fu_1980_p3;
wire   [5:0] or_ln109_fu_1992_p2;
wire   [12:0] tmp_20_fu_1997_p3;
wire   [5:0] or_ln110_fu_2014_p2;
wire   [12:0] tmp_21_fu_2019_p3;
wire   [0:0] icmp_ln116_fu_2049_p2;
wire   [6:0] i_7_fu_2043_p2;
wire   [12:0] tmp_22_fu_2075_p4;
wire   [5:0] or_ln121_fu_2099_p2;
wire   [12:0] tmp_23_fu_2105_p3;
wire   [5:0] or_ln122_fu_2117_p2;
wire   [12:0] tmp_24_fu_2122_p3;
wire   [5:0] or_ln123_fu_2139_p2;
wire   [12:0] tmp_25_fu_2144_p3;
wire   [5:0] or_ln133_fu_2188_p2;
wire   [5:0] or_ln134_fu_2198_p2;
wire   [5:0] or_ln135_fu_2208_p2;
wire   [0:0] icmp_ln141_fu_2236_p2;
wire   [6:0] i_10_fu_2230_p2;
wire   [12:0] tmp_26_fu_2262_p4;
wire   [5:0] or_ln146_fu_2286_p2;
wire   [12:0] tmp_27_fu_2292_p3;
wire   [5:0] or_ln147_fu_2304_p2;
wire   [12:0] tmp_28_fu_2309_p3;
wire   [5:0] or_ln148_fu_2326_p2;
wire   [12:0] tmp_29_fu_2331_p3;
wire   [0:0] icmp_ln154_fu_2361_p2;
wire   [6:0] i_12_fu_2355_p2;
wire   [12:0] tmp_30_fu_2387_p4;
wire   [5:0] or_ln159_fu_2411_p2;
wire   [12:0] tmp_31_fu_2417_p3;
wire   [5:0] or_ln160_fu_2429_p2;
wire   [12:0] tmp_32_fu_2434_p3;
wire   [5:0] or_ln161_fu_2451_p2;
wire   [12:0] tmp_33_fu_2456_p3;
wire   [5:0] or_ln171_fu_2496_p2;
wire   [5:0] or_ln172_fu_2511_p2;
wire   [5:0] or_ln173_fu_2521_p2;
wire   [0:0] icmp_ln179_fu_2549_p2;
wire   [6:0] i_15_fu_2543_p2;
wire   [12:0] tmp_34_fu_2575_p4;
wire   [5:0] or_ln184_fu_2599_p2;
wire   [12:0] tmp_35_fu_2605_p3;
wire   [5:0] or_ln185_fu_2617_p2;
wire   [12:0] tmp_36_fu_2622_p3;
wire   [5:0] or_ln186_fu_2639_p2;
wire   [12:0] tmp_37_fu_2644_p3;
wire   [0:0] icmp_ln192_fu_2674_p2;
wire   [6:0] i_17_fu_2668_p2;
wire   [12:0] tmp_38_fu_2700_p4;
wire   [5:0] or_ln197_fu_2724_p2;
wire   [12:0] tmp_39_fu_2730_p3;
wire   [5:0] or_ln198_fu_2742_p2;
wire   [12:0] tmp_40_fu_2747_p3;
wire   [5:0] or_ln199_fu_2764_p2;
wire   [12:0] tmp_41_fu_2769_p3;
wire   [5:0] or_ln209_fu_2809_p2;
wire   [5:0] or_ln210_fu_2824_p2;
wire   [5:0] or_ln211_fu_2834_p2;
wire   [0:0] icmp_ln217_fu_2862_p2;
wire   [6:0] i_20_fu_2856_p2;
wire   [12:0] tmp_42_fu_2888_p4;
wire   [5:0] or_ln222_fu_2912_p2;
wire   [12:0] tmp_43_fu_2918_p3;
wire   [5:0] or_ln223_fu_2930_p2;
wire   [12:0] tmp_44_fu_2935_p3;
wire   [5:0] or_ln224_fu_2952_p2;
wire   [12:0] tmp_45_fu_2957_p3;
wire   [5:0] or_ln235_fu_2997_p2;
wire   [5:0] or_ln236_fu_3012_p2;
wire   [5:0] or_ln237_fu_3022_p2;
wire   [0:0] icmp_ln243_fu_3050_p2;
wire   [6:0] i_23_fu_3044_p2;
wire   [8:0] tmp_47_fu_3079_p3;
wire   [10:0] tmp_46_fu_3072_p3;
wire   [10:0] zext_ln180_28_fu_3086_p1;
wire   [10:0] zext_ln180_29_fu_3103_p1;
wire   [10:0] add_ln180_fu_3107_p2;
wire   [3:0] or_ln248_fu_3122_p2;
wire   [10:0] zext_ln180_30_fu_3127_p1;
wire   [10:0] add_ln180_1_fu_3131_p2;
wire   [3:0] or_ln249_fu_3141_p2;
wire   [10:0] zext_ln180_31_fu_3146_p1;
wire   [10:0] add_ln180_2_fu_3150_p2;
wire   [3:0] or_ln250_fu_3160_p2;
wire   [10:0] zext_ln180_32_fu_3165_p1;
wire   [3:0] or_ln260_fu_3207_p2;
wire   [3:0] or_ln261_fu_3221_p2;
wire   [3:0] or_ln262_fu_3231_p2;
wire    ap_CS_fsm_state85;
reg   [69:0] ap_NS_fsm;
reg    ap_block_pp5_stage1_subdone;
wire    ap_block_pp5_stage2_subdone;
reg    ap_block_pp6_stage1_subdone;
wire    ap_block_pp6_stage2_subdone;
reg    ap_block_pp7_stage1_subdone;
wire    ap_block_pp7_stage2_subdone;
reg    ap_block_pp8_stage1_subdone;
wire    ap_block_pp8_stage2_subdone;
reg    ap_block_pp9_stage1_subdone;
wire    ap_block_pp9_stage2_subdone;
reg    ap_block_pp11_stage1_subdone;
wire    ap_block_pp11_stage2_subdone;
reg    ap_block_pp12_stage1_subdone;
wire    ap_block_pp12_stage2_subdone;
reg    ap_block_pp14_stage1_subdone;
wire    ap_block_pp14_stage2_subdone;
reg    ap_block_pp16_stage1_subdone;
wire    ap_block_pp16_stage2_subdone;
reg    ap_idle_pp3;
wire    ap_enable_pp3;
reg    ap_idle_pp4;
wire    ap_enable_pp4;
reg    ap_idle_pp5;
wire    ap_enable_pp5;
reg    ap_idle_pp6;
wire    ap_enable_pp6;
reg    ap_idle_pp7;
wire    ap_enable_pp7;
reg    ap_idle_pp8;
wire    ap_enable_pp8;
reg    ap_idle_pp9;
wire    ap_enable_pp9;
reg    ap_idle_pp10;
wire    ap_enable_pp10;
reg    ap_idle_pp11;
wire    ap_enable_pp11;
reg    ap_idle_pp12;
wire    ap_enable_pp12;
reg    ap_idle_pp13;
wire    ap_enable_pp13;
reg    ap_idle_pp14;
wire    ap_enable_pp14;
reg    ap_idle_pp15;
wire    ap_enable_pp15;
reg    ap_idle_pp16;
wire    ap_enable_pp16;
reg    ap_idle_pp17;
wire    ap_enable_pp17;

// power-on initialization
initial begin
#0 ap_CS_fsm = 70'd1;
#0 ap_enable_reg_pp3_iter0 = 1'b0;
#0 ap_enable_reg_pp4_iter0 = 1'b0;
#0 ap_enable_reg_pp5_iter0 = 1'b0;
#0 ap_enable_reg_pp6_iter0 = 1'b0;
#0 ap_enable_reg_pp7_iter0 = 1'b0;
#0 ap_enable_reg_pp8_iter0 = 1'b0;
#0 ap_enable_reg_pp9_iter0 = 1'b0;
#0 ap_enable_reg_pp10_iter0 = 1'b0;
#0 ap_enable_reg_pp11_iter0 = 1'b0;
#0 ap_enable_reg_pp12_iter0 = 1'b0;
#0 ap_enable_reg_pp13_iter0 = 1'b0;
#0 ap_enable_reg_pp14_iter0 = 1'b0;
#0 ap_enable_reg_pp15_iter0 = 1'b0;
#0 ap_enable_reg_pp16_iter0 = 1'b0;
#0 ap_enable_reg_pp17_iter0 = 1'b0;
#0 ap_enable_reg_pp3_iter1 = 1'b0;
#0 ap_enable_reg_pp4_iter1 = 1'b0;
#0 ap_enable_reg_pp5_iter1 = 1'b0;
#0 ap_enable_reg_pp6_iter1 = 1'b0;
#0 ap_enable_reg_pp7_iter1 = 1'b0;
#0 ap_enable_reg_pp8_iter1 = 1'b0;
#0 ap_enable_reg_pp9_iter1 = 1'b0;
#0 ap_enable_reg_pp10_iter1 = 1'b0;
#0 ap_enable_reg_pp11_iter1 = 1'b0;
#0 ap_enable_reg_pp12_iter1 = 1'b0;
#0 ap_enable_reg_pp13_iter1 = 1'b0;
#0 ap_enable_reg_pp14_iter1 = 1'b0;
#0 ap_enable_reg_pp15_iter1 = 1'b0;
#0 ap_enable_reg_pp16_iter1 = 1'b0;
#0 ap_enable_reg_pp17_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp10_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp10_exit_iter0_state46) & (1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0_subdone))) begin
            ap_enable_reg_pp10_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state45)) begin
            ap_enable_reg_pp10_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp10_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp10_stage1) & (1'b0 == ap_block_pp10_stage1_subdone)) | ((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0_subdone)))) begin
            ap_enable_reg_pp10_iter1 <= ap_enable_reg_pp10_iter0;
        end else if ((1'b1 == ap_CS_fsm_state45)) begin
            ap_enable_reg_pp10_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp11_exit_iter0_state50) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_subdone))) begin
            ap_enable_reg_pp11_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state49)) begin
            ap_enable_reg_pp11_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp11_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp11_stage3) & (1'b0 == ap_block_pp11_stage3_subdone)) | ((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_subdone)))) begin
            ap_enable_reg_pp11_iter1 <= ap_enable_reg_pp11_iter0;
        end else if ((1'b1 == ap_CS_fsm_state49)) begin
            ap_enable_reg_pp11_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp12_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp12_exit_iter0_state56) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_subdone))) begin
            ap_enable_reg_pp12_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state55)) begin
            ap_enable_reg_pp12_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp12_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp12_stage3) & (1'b0 == ap_block_pp12_stage3_subdone)) | ((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_subdone)))) begin
            ap_enable_reg_pp12_iter1 <= ap_enable_reg_pp12_iter0;
        end else if ((1'b1 == ap_CS_fsm_state55)) begin
            ap_enable_reg_pp12_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp13_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp13_exit_iter0_state62) & (1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0_subdone))) begin
            ap_enable_reg_pp13_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state61)) begin
            ap_enable_reg_pp13_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp13_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp13_stage1) & (1'b0 == ap_block_pp13_stage1_subdone)) | ((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0_subdone)))) begin
            ap_enable_reg_pp13_iter1 <= ap_enable_reg_pp13_iter0;
        end else if ((1'b1 == ap_CS_fsm_state61)) begin
            ap_enable_reg_pp13_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp14_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp14_exit_iter0_state66) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0_subdone))) begin
            ap_enable_reg_pp14_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state65)) begin
            ap_enable_reg_pp14_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp14_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp14_stage3) & (1'b0 == ap_block_pp14_stage3_subdone)) | ((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0_subdone)))) begin
            ap_enable_reg_pp14_iter1 <= ap_enable_reg_pp14_iter0;
        end else if ((1'b1 == ap_CS_fsm_state65)) begin
            ap_enable_reg_pp14_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp15_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp15_exit_iter0_state72) & (1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0_subdone))) begin
            ap_enable_reg_pp15_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state71)) begin
            ap_enable_reg_pp15_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp15_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp15_stage1) & (1'b0 == ap_block_pp15_stage1_subdone)) | ((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0_subdone)))) begin
            ap_enable_reg_pp15_iter1 <= ap_enable_reg_pp15_iter0;
        end else if ((1'b1 == ap_CS_fsm_state71)) begin
            ap_enable_reg_pp15_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp16_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp16_exit_iter0_state76) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0_subdone))) begin
            ap_enable_reg_pp16_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state75)) begin
            ap_enable_reg_pp16_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp16_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp16_stage3) & (1'b0 == ap_block_pp16_stage3_subdone)) | ((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0_subdone)))) begin
            ap_enable_reg_pp16_iter1 <= ap_enable_reg_pp16_iter0;
        end else if ((1'b1 == ap_CS_fsm_state75)) begin
            ap_enable_reg_pp16_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp17_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp17_exit_iter0_state82) & (1'b1 == ap_CS_fsm_pp17_stage0) & (1'b0 == ap_block_pp17_stage0_subdone))) begin
            ap_enable_reg_pp17_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state81)) begin
            ap_enable_reg_pp17_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp17_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp17_stage1) & (1'b0 == ap_block_pp17_stage1_subdone)) | ((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b0 == ap_block_pp17_stage0_subdone)))) begin
            ap_enable_reg_pp17_iter1 <= ap_enable_reg_pp17_iter0;
        end else if ((1'b1 == ap_CS_fsm_state81)) begin
            ap_enable_reg_pp17_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b1 == ap_condition_pp3_exit_iter0_state8) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
            ap_enable_reg_pp3_iter0 <= 1'b0;
        end else if (((weight_in_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp3_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp3_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp3_stage0) & (1'b0 == ap_block_pp3_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp3_stage1) & (1'b0 == ap_block_pp3_stage1_subdone)))) begin
            ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
        end else if (((weight_in_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
            ap_enable_reg_pp3_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b1 == ap_condition_pp4_exit_iter0_state12) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
            ap_enable_reg_pp4_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp4_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp4_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp4_stage0) & (1'b0 == ap_block_pp4_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp4_stage1) & (1'b0 == ap_block_pp4_stage1_subdone)))) begin
            ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
        end else if ((1'b1 == ap_CS_fsm_state11)) begin
            ap_enable_reg_pp4_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b1 == ap_condition_pp5_exit_iter0_state16) & (1'b0 == ap_block_pp5_stage0_subdone))) begin
            ap_enable_reg_pp5_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_enable_reg_pp5_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp5_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp5_stage3) & (1'b0 == ap_block_pp5_stage3_subdone)) | ((1'b1 == ap_CS_fsm_pp5_stage0) & (1'b0 == ap_block_pp5_stage0_subdone)))) begin
            ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
        end else if ((1'b1 == ap_CS_fsm_state15)) begin
            ap_enable_reg_pp5_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b1 == ap_condition_pp6_exit_iter0_state22) & (1'b0 == ap_block_pp6_stage0_subdone))) begin
            ap_enable_reg_pp6_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_enable_reg_pp6_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp6_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_subdone)) | ((1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_subdone)))) begin
            ap_enable_reg_pp6_iter1 <= ap_enable_reg_pp6_iter0;
        end else if ((1'b1 == ap_CS_fsm_state21)) begin
            ap_enable_reg_pp6_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp7_exit_iter0_state28) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_subdone))) begin
            ap_enable_reg_pp7_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_enable_reg_pp7_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp7_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp7_stage3) & (1'b0 == ap_block_pp7_stage3_subdone)) | ((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_subdone)))) begin
            ap_enable_reg_pp7_iter1 <= ap_enable_reg_pp7_iter0;
        end else if ((1'b1 == ap_CS_fsm_state27)) begin
            ap_enable_reg_pp7_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp8_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp8_exit_iter0_state34) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_subdone))) begin
            ap_enable_reg_pp8_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_enable_reg_pp8_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp8_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp8_stage3) & (1'b0 == ap_block_pp8_stage3_subdone)) | ((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_subdone)))) begin
            ap_enable_reg_pp8_iter1 <= ap_enable_reg_pp8_iter0;
        end else if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_enable_reg_pp8_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp9_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp9_exit_iter0_state40) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0_subdone))) begin
            ap_enable_reg_pp9_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state39)) begin
            ap_enable_reg_pp9_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp9_iter1 <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_pp9_stage3) & (1'b0 == ap_block_pp9_stage3_subdone)) | ((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0_subdone)))) begin
            ap_enable_reg_pp9_iter1 <= ap_enable_reg_pp9_iter0;
        end else if ((1'b1 == ap_CS_fsm_state39)) begin
            ap_enable_reg_pp9_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        i11_0_reg_1369 <= 7'd0;
    end else if (((icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0_11001))) begin
        i11_0_reg_1369 <= select_ln158_1_reg_3527;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        i13_0_reg_1391 <= 5'd0;
    end else if (((icmp_ln166_reg_3558 == 1'd0) & (ap_enable_reg_pp10_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0_11001))) begin
        i13_0_reg_1391 <= i_13_reg_3562;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        i14_0_reg_1413 <= 7'd0;
    end else if (((icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        i14_0_reg_1413 <= select_ln183_1_reg_3597;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        i16_0_reg_1446 <= 7'd0;
    end else if (((icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_11001))) begin
        i16_0_reg_1446 <= select_ln196_1_reg_3642;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        i18_0_reg_1468 <= 5'd0;
    end else if (((icmp_ln204_reg_3673 == 1'd0) & (ap_enable_reg_pp13_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0_11001))) begin
        i18_0_reg_1468 <= i_18_reg_3677;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        i19_0_reg_1490 <= 7'd0;
    end else if (((icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0_11001))) begin
        i19_0_reg_1490 <= select_ln221_1_reg_3712;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        i1_0_reg_1204 <= 5'd0;
    end else if ((~((icmp_ln48_fu_1756_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln48_fu_1756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        i1_0_reg_1204 <= i_fu_1762_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        i21_0_reg_1512 <= 5'd0;
    end else if (((icmp_ln230_reg_3743 == 1'd0) & (ap_enable_reg_pp15_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0_11001))) begin
        i21_0_reg_1512 <= i_21_reg_3747;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        i22_0_reg_1534 <= 7'd0;
    end else if (((icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0_11001))) begin
        i22_0_reg_1534 <= select_ln247_1_reg_3783;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        i24_0_reg_1556 <= 2'd0;
    end else if (((icmp_ln255_reg_3819 == 1'd0) & (ap_enable_reg_pp17_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage0) & (1'b0 == ap_block_pp17_stage0_11001))) begin
        i24_0_reg_1556 <= i_24_reg_3823;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        i2_0_reg_1215 <= 4'd0;
    end else if ((~((icmp_ln57_fu_1773_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln57_fu_1773_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        i2_0_reg_1215 <= i_2_fu_1779_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i3_0_reg_1237 <= 2'd0;
    end else if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln89_reg_3330 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1))) begin
        i3_0_reg_1237 <= i_3_reg_3334;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        i4_0_reg_1259 <= 7'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln102_reg_3352 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1))) begin
        i4_0_reg_1259 <= select_ln107_1_reg_3366;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        i6_0_reg_1292 <= 7'd0;
    end else if (((icmp_ln115_reg_3397 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        i6_0_reg_1292 <= select_ln120_1_reg_3411;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        i8_0_reg_1314 <= 5'd0;
    end else if (((icmp_ln128_reg_3442 == 1'd0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001))) begin
        i8_0_reg_1314 <= i_8_reg_3446;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        i9_0_reg_1336 <= 7'd0;
    end else if (((icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001))) begin
        i9_0_reg_1336 <= select_ln145_1_reg_3482;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i_0_reg_1171 <= i_1_fu_1686_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        i_0_reg_1171 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        indvar_flatten13_reg_1325 <= 11'd0;
    end else if (((icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001))) begin
        indvar_flatten13_reg_1325 <= add_ln140_reg_3472;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        indvar_flatten20_reg_1358 <= 11'd0;
    end else if (((icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0_11001))) begin
        indvar_flatten20_reg_1358 <= add_ln153_reg_3517;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        indvar_flatten27_reg_1402 <= 11'd0;
    end else if (((icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        indvar_flatten27_reg_1402 <= add_ln178_reg_3587;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        indvar_flatten34_reg_1435 <= 11'd0;
    end else if (((icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_11001))) begin
        indvar_flatten34_reg_1435 <= add_ln191_reg_3632;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        indvar_flatten41_reg_1479 <= 11'd0;
    end else if (((icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0_11001))) begin
        indvar_flatten41_reg_1479 <= add_ln216_reg_3702;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        indvar_flatten48_reg_1523 <= 8'd0;
    end else if (((icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0_11001))) begin
        indvar_flatten48_reg_1523 <= add_ln242_reg_3772;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        indvar_flatten6_reg_1281 <= 11'd0;
    end else if (((icmp_ln115_reg_3397 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        indvar_flatten6_reg_1281 <= add_ln115_reg_3401;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        indvar_flatten_reg_1248 <= 11'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln102_reg_3352 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1))) begin
        indvar_flatten_reg_1248 <= add_ln102_reg_3356;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        j10_0_reg_1347 <= 5'd0;
    end else if (((icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001))) begin
        j10_0_reg_1347 <= j_3_reg_3508;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state39)) begin
        j12_0_reg_1380 <= 5'd0;
    end else if (((icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0_11001))) begin
        j12_0_reg_1380 <= j_4_reg_3553;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        j15_0_reg_1424 <= 5'd0;
    end else if (((icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        j15_0_reg_1424 <= j_5_reg_3623;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        j17_0_reg_1457 <= 5'd0;
    end else if (((icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_11001))) begin
        j17_0_reg_1457 <= j_6_reg_3668;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        j20_0_reg_1501 <= 5'd0;
    end else if (((icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0_11001))) begin
        j20_0_reg_1501 <= j_7_reg_3738;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        j23_0_reg_1545 <= 2'd0;
    end else if (((icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0_11001))) begin
        j23_0_reg_1545 <= j_8_reg_3814;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        j5_0_reg_1270 <= 5'd0;
    end else if (((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln102_reg_3352 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1))) begin
        j5_0_reg_1270 <= j_1_reg_3392;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        j7_0_reg_1303 <= 5'd0;
    end else if (((icmp_ln115_reg_3397 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        j7_0_reg_1303 <= j_2_reg_3437;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln77_reg_3308 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1))) begin
        j_0_reg_1226 <= j_reg_3312;
    end else if (((weight_in_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        j_0_reg_1226 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_mul_reg_1182 <= add_ln43_fu_1696_p2;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_mul_reg_1182 <= 21'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        phi_urem_reg_1193 <= select_ln45_fu_1748_p3;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        phi_urem_reg_1193 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
        add_ln102_reg_3356 <= add_ln102_fu_1912_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        add_ln115_reg_3401 <= add_ln115_fu_2037_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001))) begin
        add_ln140_reg_3472 <= add_ln140_fu_2224_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0_11001))) begin
        add_ln153_reg_3517 <= add_ln153_fu_2349_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        add_ln178_reg_3587 <= add_ln178_fu_2537_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln242_reg_3768 == 1'd0) & (1'b1 == ap_CS_fsm_pp16_stage3) & (1'b0 == ap_block_pp16_stage3_11001))) begin
        add_ln180_3_reg_3809[10 : 2] <= add_ln180_3_fu_3169_p2[10 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_11001))) begin
        add_ln191_reg_3632 <= add_ln191_fu_2662_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0_11001))) begin
        add_ln216_reg_3702 <= add_ln216_fu_2850_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0_11001))) begin
        add_ln242_reg_3772 <= add_ln242_fu_3038_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0_11001))) begin
        i_13_reg_3562 <= i_13_fu_2474_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp13_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0_11001))) begin
        i_18_reg_3677 <= i_18_fu_2787_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp15_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0_11001))) begin
        i_21_reg_3747 <= i_21_fu_2975_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp17_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage0) & (1'b0 == ap_block_pp17_stage0_11001))) begin
        i_24_reg_3823 <= i_24_fu_3189_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter0 == 1'b1))) begin
        i_3_reg_3334 <= i_3_fu_1854_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001))) begin
        i_8_reg_3446 <= i_8_fu_2162_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        icmp_ln102_reg_3352 <= icmp_ln102_fu_1906_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        icmp_ln115_reg_3397 <= icmp_ln115_fu_2031_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001))) begin
        icmp_ln128_reg_3442 <= icmp_ln128_fu_2156_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001))) begin
        icmp_ln140_reg_3468 <= icmp_ln140_fu_2218_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0_11001))) begin
        icmp_ln153_reg_3513 <= icmp_ln153_fu_2343_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0_11001))) begin
        icmp_ln166_reg_3558 <= icmp_ln166_fu_2468_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        icmp_ln178_reg_3583 <= icmp_ln178_fu_2531_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_11001))) begin
        icmp_ln191_reg_3628 <= icmp_ln191_fu_2656_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0_11001))) begin
        icmp_ln204_reg_3673 <= icmp_ln204_fu_2781_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0_11001))) begin
        icmp_ln216_reg_3698 <= icmp_ln216_fu_2844_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0_11001))) begin
        icmp_ln230_reg_3743 <= icmp_ln230_fu_2969_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0_11001))) begin
        icmp_ln242_reg_3768 <= icmp_ln242_fu_3032_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp17_stage0) & (1'b0 == ap_block_pp17_stage0_11001))) begin
        icmp_ln255_reg_3819 <= icmp_ln255_fu_3183_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        icmp_ln77_reg_3308 <= icmp_ln77_fu_1790_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        icmp_ln89_reg_3330 <= icmp_ln89_fu_1848_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage3_11001) & (icmp_ln102_reg_3352 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage3) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
        j_1_reg_3392 <= j_1_fu_2009_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_3397 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_11001))) begin
        j_2_reg_3437 <= j_2_fu_2134_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage3) & (1'b0 == ap_block_pp8_stage3_11001))) begin
        j_3_reg_3508 <= j_3_fu_2321_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage3) & (1'b0 == ap_block_pp9_stage3_11001))) begin
        j_4_reg_3553 <= j_4_fu_2446_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage3) & (1'b0 == ap_block_pp11_stage3_11001))) begin
        j_5_reg_3623 <= j_5_fu_2634_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage3) & (1'b0 == ap_block_pp12_stage3_11001))) begin
        j_6_reg_3668 <= j_6_fu_2759_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage3) & (1'b0 == ap_block_pp14_stage3_11001))) begin
        j_7_reg_3738 <= j_7_fu_2947_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage3) & (1'b0 == ap_block_pp16_stage3_11001))) begin
        j_8_reg_3814 <= j_8_fu_3174_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter0 == 1'b1))) begin
        j_reg_3312 <= j_fu_1796_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp17_stage1_11001) & (icmp_ln255_reg_3819 == 1'd0) & (ap_enable_reg_pp17_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage1)) | ((1'b0 == ap_block_pp16_stage1_11001) & (icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage1)) | ((1'b0 == ap_block_pp15_stage1_11001) & (icmp_ln230_reg_3743 == 1'd0) & (ap_enable_reg_pp15_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage1)) | ((1'b0 == ap_block_pp14_stage1_11001) & (icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage1)) | ((1'b0 == ap_block_pp13_stage1_11001) & (icmp_ln204_reg_3673 == 1'd0) & (ap_enable_reg_pp13_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage1)) | ((1'b0 == ap_block_pp12_stage1_11001) & (icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage1)) | ((1'b0 == ap_block_pp11_stage1_11001) & (icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage1)) | ((1'b0 == ap_block_pp10_stage1_11001) & (icmp_ln166_reg_3558 == 1'd0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage1)) | ((1'b0 == ap_block_pp9_stage1_11001) & (icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage1)) | ((1'b0 == ap_block_pp8_stage1_11001) & (icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage1)) | ((1'b0 == ap_block_pp7_stage1_11001) & (icmp_ln128_reg_3442 == 1'd0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage1)) | ((1'b0 == ap_block_pp6_stage1_11001) & (icmp_ln115_reg_3397 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage1)) | ((1'b0 == ap_block_pp5_stage1_11001) & (icmp_ln102_reg_3352 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (icmp_ln89_reg_3330 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (icmp_ln77_reg_3308 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        reg_1648 <= {{weight_in_TDATA[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp16_stage1_11001) & (icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage1)) | ((1'b0 == ap_block_pp14_stage1_11001) & (icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage1)) | ((1'b0 == ap_block_pp12_stage1_11001) & (icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage1)) | ((1'b0 == ap_block_pp11_stage1_11001) & (icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage1)) | ((1'b0 == ap_block_pp9_stage1_11001) & (icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage1)) | ((1'b0 == ap_block_pp8_stage1_11001) & (icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage1)) | ((1'b0 == ap_block_pp7_stage1_11001) & (icmp_ln128_reg_3442 == 1'd0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage1)) | ((1'b0 == ap_block_pp6_stage1_11001) & (icmp_ln115_reg_3397 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage1)) | ((1'b0 == ap_block_pp5_stage1_11001) & (icmp_ln102_reg_3352 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1)))) begin
        reg_1667 <= {{weight_in_TDATA[23:16]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln102_fu_1906_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
        select_ln107_1_reg_3366 <= select_ln107_1_fu_1938_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln102_fu_1906_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0))) begin
        select_ln107_reg_3361 <= select_ln107_fu_1930_p3;
        trunc_ln107_reg_3375 <= trunc_ln107_fu_1946_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_fu_2031_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        select_ln120_1_reg_3411 <= select_ln120_1_fu_2063_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_fu_2031_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (1'b0 == ap_block_pp6_stage0_11001))) begin
        select_ln120_reg_3406 <= select_ln120_fu_2055_p3;
        trunc_ln120_reg_3420 <= trunc_ln120_fu_2071_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln140_fu_2218_p2 == 1'd0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001))) begin
        select_ln145_1_reg_3482 <= select_ln145_1_fu_2250_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln140_fu_2218_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001))) begin
        select_ln145_reg_3477 <= select_ln145_fu_2242_p3;
        trunc_ln145_reg_3491 <= trunc_ln145_fu_2258_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln153_fu_2343_p2 == 1'd0) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0_11001))) begin
        select_ln158_1_reg_3527 <= select_ln158_1_fu_2375_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln153_fu_2343_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0_11001))) begin
        select_ln158_reg_3522 <= select_ln158_fu_2367_p3;
        trunc_ln158_reg_3536 <= trunc_ln158_fu_2383_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln178_fu_2531_p2 == 1'd0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        select_ln183_1_reg_3597 <= select_ln183_1_fu_2563_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln178_fu_2531_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001))) begin
        select_ln183_reg_3592 <= select_ln183_fu_2555_p3;
        trunc_ln183_reg_3606 <= trunc_ln183_fu_2571_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln191_fu_2656_p2 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_11001))) begin
        select_ln196_1_reg_3642 <= select_ln196_1_fu_2688_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln191_fu_2656_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_11001))) begin
        select_ln196_reg_3637 <= select_ln196_fu_2680_p3;
        trunc_ln196_reg_3651 <= trunc_ln196_fu_2696_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln216_fu_2844_p2 == 1'd0) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0_11001))) begin
        select_ln221_1_reg_3712 <= select_ln221_1_fu_2876_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln216_fu_2844_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0_11001))) begin
        select_ln221_reg_3707 <= select_ln221_fu_2868_p3;
        trunc_ln221_reg_3721 <= trunc_ln221_fu_2884_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln242_fu_3032_p2 == 1'd0) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0_11001))) begin
        select_ln247_1_reg_3783 <= select_ln247_1_fu_3064_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln242_fu_3032_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0_11001))) begin
        select_ln247_reg_3777 <= select_ln247_fu_3056_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp13_stage1_11001) & (icmp_ln204_reg_3673 == 1'd0) & (1'b1 == ap_CS_fsm_pp13_stage1))) begin
        shl_ln10_reg_3687[5 : 2] <= shl_ln10_fu_2797_p3[5 : 2];
        trunc_ln647_10_reg_3693 <= trunc_ln647_10_fu_2820_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln216_reg_3698 == 1'd0) & (1'b1 == ap_CS_fsm_pp14_stage2) & (1'b0 == ap_block_pp14_stage2_11001))) begin
        shl_ln11_reg_3732[5 : 2] <= shl_ln11_fu_2905_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp15_stage1_11001) & (icmp_ln230_reg_3743 == 1'd0) & (1'b1 == ap_CS_fsm_pp15_stage1))) begin
        shl_ln12_reg_3757[5 : 2] <= shl_ln12_fu_2985_p3[5 : 2];
        trunc_ln647_12_reg_3763 <= trunc_ln647_12_fu_3008_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp16_stage1_11001) & (icmp_ln242_reg_3768 == 1'd0) & (1'b1 == ap_CS_fsm_pp16_stage1))) begin
        shl_ln13_reg_3797[3 : 2] <= shl_ln13_fu_3096_p3[3 : 2];
        sub_ln180_reg_3790[10 : 2] <= sub_ln180_fu_3090_p2[10 : 2];
        trunc_ln647_13_reg_3804 <= trunc_ln647_13_fu_3118_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln255_fu_3183_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp17_stage0) & (1'b0 == ap_block_pp17_stage0_11001))) begin
        shl_ln14_reg_3828[3 : 2] <= shl_ln14_fu_3195_p3[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln89_fu_1848_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0))) begin
        shl_ln1_reg_3339[3 : 2] <= shl_ln1_fu_1860_p3[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage2_11001) & (icmp_ln102_reg_3352 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage2))) begin
        shl_ln2_reg_3386[5 : 2] <= shl_ln2_fu_1967_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln115_reg_3397 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage2) & (1'b0 == ap_block_pp6_stage2_11001))) begin
        shl_ln3_reg_3431[5 : 2] <= shl_ln3_fu_2092_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp7_stage1_11001) & (icmp_ln128_reg_3442 == 1'd0) & (1'b1 == ap_CS_fsm_pp7_stage1))) begin
        shl_ln4_reg_3456[5 : 2] <= shl_ln4_fu_2172_p3[5 : 2];
        trunc_ln647_4_reg_3463 <= trunc_ln647_4_fu_2184_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln140_reg_3468 == 1'd0) & (1'b1 == ap_CS_fsm_pp8_stage2) & (1'b0 == ap_block_pp8_stage2_11001))) begin
        shl_ln5_reg_3502[5 : 2] <= shl_ln5_fu_2279_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln153_reg_3513 == 1'd0) & (1'b1 == ap_CS_fsm_pp9_stage2) & (1'b0 == ap_block_pp9_stage2_11001))) begin
        shl_ln6_reg_3547[5 : 2] <= shl_ln6_fu_2404_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp10_stage1_11001) & (icmp_ln166_reg_3558 == 1'd0) & (1'b1 == ap_CS_fsm_pp10_stage1))) begin
        shl_ln7_reg_3572[5 : 2] <= shl_ln7_fu_2484_p3[5 : 2];
        trunc_ln647_7_reg_3578 <= trunc_ln647_7_fu_2507_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln178_reg_3583 == 1'd0) & (1'b1 == ap_CS_fsm_pp11_stage2) & (1'b0 == ap_block_pp11_stage2_11001))) begin
        shl_ln8_reg_3617[5 : 2] <= shl_ln8_fu_2592_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln191_reg_3628 == 1'd0) & (1'b1 == ap_CS_fsm_pp12_stage2) & (1'b0 == ap_block_pp12_stage2_11001))) begin
        shl_ln9_reg_3662[5 : 2] <= shl_ln9_fu_2717_p3[5 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln77_fu_1790_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0))) begin
        shl_ln_reg_3317[3 : 2] <= shl_ln_fu_1802_p3[3 : 2];
    end
end

always @ (posedge ap_clk) begin
    if (((weight_in_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        ssdm_int_0_V_write_s_reg_3293 <= {{weight_in_TDATA[31:24]}};
        ssdm_int_1_V_write_s_reg_3298 <= {{weight_in_TDATA[23:16]}};
        ssdm_int_2_V_write_s_reg_3303 <= {{weight_in_TDATA[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln128_fu_2156_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001))) begin
        trunc_ln132_reg_3451 <= trunc_ln132_fu_2168_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln166_fu_2468_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0_11001))) begin
        trunc_ln170_reg_3567 <= trunc_ln170_fu_2480_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln204_fu_2781_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0_11001))) begin
        trunc_ln208_reg_3682 <= trunc_ln208_fu_2793_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln230_fu_2969_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0_11001))) begin
        trunc_ln234_reg_3752 <= trunc_ln234_fu_2981_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp14_stage1_11001) & (icmp_ln216_reg_3698 == 1'd0) & (1'b1 == ap_CS_fsm_pp14_stage1))) begin
        trunc_ln647_11_reg_3727 <= trunc_ln647_11_fu_2901_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp17_stage1_11001) & (icmp_ln255_reg_3819 == 1'd0) & (1'b1 == ap_CS_fsm_pp17_stage1))) begin
        trunc_ln647_14_reg_3836 <= trunc_ln647_14_fu_3217_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp4_stage1_11001) & (icmp_ln89_reg_3330 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        trunc_ln647_1_reg_3347 <= trunc_ln647_1_fu_1882_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp5_stage1_11001) & (icmp_ln102_reg_3352 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        trunc_ln647_2_reg_3381 <= trunc_ln647_2_fu_1963_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp6_stage1_11001) & (icmp_ln115_reg_3397 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage1))) begin
        trunc_ln647_3_reg_3426 <= trunc_ln647_3_fu_2088_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp8_stage1_11001) & (icmp_ln140_reg_3468 == 1'd0) & (1'b1 == ap_CS_fsm_pp8_stage1))) begin
        trunc_ln647_5_reg_3497 <= trunc_ln647_5_fu_2275_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp9_stage1_11001) & (icmp_ln153_reg_3513 == 1'd0) & (1'b1 == ap_CS_fsm_pp9_stage1))) begin
        trunc_ln647_6_reg_3542 <= trunc_ln647_6_fu_2400_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp11_stage1_11001) & (icmp_ln178_reg_3583 == 1'd0) & (1'b1 == ap_CS_fsm_pp11_stage1))) begin
        trunc_ln647_8_reg_3612 <= trunc_ln647_8_fu_2588_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp12_stage1_11001) & (icmp_ln191_reg_3628 == 1'd0) & (1'b1 == ap_CS_fsm_pp12_stage1))) begin
        trunc_ln647_9_reg_3657 <= trunc_ln647_9_fu_2713_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp3_stage1_11001) & (icmp_ln77_reg_3308 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        trunc_ln647_reg_3325 <= trunc_ln647_fu_1824_p1;
    end
end

always @ (*) begin
    if ((icmp_ln166_fu_2468_p2 == 1'd1)) begin
        ap_condition_pp10_exit_iter0_state46 = 1'b1;
    end else begin
        ap_condition_pp10_exit_iter0_state46 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln178_fu_2531_p2 == 1'd1)) begin
        ap_condition_pp11_exit_iter0_state50 = 1'b1;
    end else begin
        ap_condition_pp11_exit_iter0_state50 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln191_fu_2656_p2 == 1'd1)) begin
        ap_condition_pp12_exit_iter0_state56 = 1'b1;
    end else begin
        ap_condition_pp12_exit_iter0_state56 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln204_fu_2781_p2 == 1'd1)) begin
        ap_condition_pp13_exit_iter0_state62 = 1'b1;
    end else begin
        ap_condition_pp13_exit_iter0_state62 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln216_fu_2844_p2 == 1'd1)) begin
        ap_condition_pp14_exit_iter0_state66 = 1'b1;
    end else begin
        ap_condition_pp14_exit_iter0_state66 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln230_fu_2969_p2 == 1'd1)) begin
        ap_condition_pp15_exit_iter0_state72 = 1'b1;
    end else begin
        ap_condition_pp15_exit_iter0_state72 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln242_fu_3032_p2 == 1'd1)) begin
        ap_condition_pp16_exit_iter0_state76 = 1'b1;
    end else begin
        ap_condition_pp16_exit_iter0_state76 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln255_fu_3183_p2 == 1'd1)) begin
        ap_condition_pp17_exit_iter0_state82 = 1'b1;
    end else begin
        ap_condition_pp17_exit_iter0_state82 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln77_fu_1790_p2 == 1'd1)) begin
        ap_condition_pp3_exit_iter0_state8 = 1'b1;
    end else begin
        ap_condition_pp3_exit_iter0_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln89_fu_1848_p2 == 1'd1)) begin
        ap_condition_pp4_exit_iter0_state12 = 1'b1;
    end else begin
        ap_condition_pp4_exit_iter0_state12 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln102_fu_1906_p2 == 1'd1)) begin
        ap_condition_pp5_exit_iter0_state16 = 1'b1;
    end else begin
        ap_condition_pp5_exit_iter0_state16 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln115_fu_2031_p2 == 1'd1)) begin
        ap_condition_pp6_exit_iter0_state22 = 1'b1;
    end else begin
        ap_condition_pp6_exit_iter0_state22 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln128_fu_2156_p2 == 1'd1)) begin
        ap_condition_pp7_exit_iter0_state28 = 1'b1;
    end else begin
        ap_condition_pp7_exit_iter0_state28 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln140_fu_2218_p2 == 1'd1)) begin
        ap_condition_pp8_exit_iter0_state34 = 1'b1;
    end else begin
        ap_condition_pp8_exit_iter0_state34 = 1'b0;
    end
end

always @ (*) begin
    if ((icmp_ln153_fu_2343_p2 == 1'd1)) begin
        ap_condition_pp9_exit_iter0_state40 = 1'b1;
    end else begin
        ap_condition_pp9_exit_iter0_state40 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state85) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp10_iter0 == 1'b0) & (ap_enable_reg_pp10_iter1 == 1'b0))) begin
        ap_idle_pp10 = 1'b1;
    end else begin
        ap_idle_pp10 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter0 == 1'b0) & (ap_enable_reg_pp11_iter1 == 1'b0))) begin
        ap_idle_pp11 = 1'b1;
    end else begin
        ap_idle_pp11 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp12_iter0 == 1'b0) & (ap_enable_reg_pp12_iter1 == 1'b0))) begin
        ap_idle_pp12 = 1'b1;
    end else begin
        ap_idle_pp12 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp13_iter0 == 1'b0) & (ap_enable_reg_pp13_iter1 == 1'b0))) begin
        ap_idle_pp13 = 1'b1;
    end else begin
        ap_idle_pp13 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp14_iter0 == 1'b0) & (ap_enable_reg_pp14_iter1 == 1'b0))) begin
        ap_idle_pp14 = 1'b1;
    end else begin
        ap_idle_pp14 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp15_iter0 == 1'b0) & (ap_enable_reg_pp15_iter1 == 1'b0))) begin
        ap_idle_pp15 = 1'b1;
    end else begin
        ap_idle_pp15 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp16_iter0 == 1'b0) & (ap_enable_reg_pp16_iter1 == 1'b0))) begin
        ap_idle_pp16 = 1'b1;
    end else begin
        ap_idle_pp16 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp17_iter0 == 1'b0) & (ap_enable_reg_pp17_iter1 == 1'b0))) begin
        ap_idle_pp17 = 1'b1;
    end else begin
        ap_idle_pp17 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp3_iter0 == 1'b0) & (ap_enable_reg_pp3_iter1 == 1'b0))) begin
        ap_idle_pp3 = 1'b1;
    end else begin
        ap_idle_pp3 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp4_iter0 == 1'b0) & (ap_enable_reg_pp4_iter1 == 1'b0))) begin
        ap_idle_pp4 = 1'b1;
    end else begin
        ap_idle_pp4 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp5_iter0 == 1'b0) & (ap_enable_reg_pp5_iter1 == 1'b0))) begin
        ap_idle_pp5 = 1'b1;
    end else begin
        ap_idle_pp5 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp6_iter0 == 1'b0) & (ap_enable_reg_pp6_iter1 == 1'b0))) begin
        ap_idle_pp6 = 1'b1;
    end else begin
        ap_idle_pp6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter0 == 1'b0) & (ap_enable_reg_pp7_iter1 == 1'b0))) begin
        ap_idle_pp7 = 1'b1;
    end else begin
        ap_idle_pp7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter0 == 1'b0) & (ap_enable_reg_pp8_iter1 == 1'b0))) begin
        ap_idle_pp8 = 1'b1;
    end else begin
        ap_idle_pp8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp9_iter0 == 1'b0) & (ap_enable_reg_pp9_iter1 == 1'b0))) begin
        ap_idle_pp9 = 1'b1;
    end else begin
        ap_idle_pp9 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0))) begin
        ap_phi_mux_i11_0_phi_fu_1373_p4 = select_ln158_1_reg_3527;
    end else begin
        ap_phi_mux_i11_0_phi_fu_1373_p4 = i11_0_reg_1369;
    end
end

always @ (*) begin
    if (((icmp_ln166_reg_3558 == 1'd0) & (ap_enable_reg_pp10_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0))) begin
        ap_phi_mux_i13_0_phi_fu_1395_p4 = i_13_reg_3562;
    end else begin
        ap_phi_mux_i13_0_phi_fu_1395_p4 = i13_0_reg_1391;
    end
end

always @ (*) begin
    if (((icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0))) begin
        ap_phi_mux_i14_0_phi_fu_1417_p4 = select_ln183_1_reg_3597;
    end else begin
        ap_phi_mux_i14_0_phi_fu_1417_p4 = i14_0_reg_1413;
    end
end

always @ (*) begin
    if (((icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0))) begin
        ap_phi_mux_i16_0_phi_fu_1450_p4 = select_ln196_1_reg_3642;
    end else begin
        ap_phi_mux_i16_0_phi_fu_1450_p4 = i16_0_reg_1446;
    end
end

always @ (*) begin
    if (((icmp_ln204_reg_3673 == 1'd0) & (ap_enable_reg_pp13_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0))) begin
        ap_phi_mux_i18_0_phi_fu_1472_p4 = i_18_reg_3677;
    end else begin
        ap_phi_mux_i18_0_phi_fu_1472_p4 = i18_0_reg_1468;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0))) begin
        ap_phi_mux_i19_0_phi_fu_1494_p4 = select_ln221_1_reg_3712;
    end else begin
        ap_phi_mux_i19_0_phi_fu_1494_p4 = i19_0_reg_1490;
    end
end

always @ (*) begin
    if (((icmp_ln230_reg_3743 == 1'd0) & (ap_enable_reg_pp15_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0))) begin
        ap_phi_mux_i21_0_phi_fu_1516_p4 = i_21_reg_3747;
    end else begin
        ap_phi_mux_i21_0_phi_fu_1516_p4 = i21_0_reg_1512;
    end
end

always @ (*) begin
    if (((icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0))) begin
        ap_phi_mux_i22_0_phi_fu_1538_p4 = select_ln247_1_reg_3783;
    end else begin
        ap_phi_mux_i22_0_phi_fu_1538_p4 = i22_0_reg_1534;
    end
end

always @ (*) begin
    if (((icmp_ln255_reg_3819 == 1'd0) & (1'b0 == ap_block_pp17_stage0) & (ap_enable_reg_pp17_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage0))) begin
        ap_phi_mux_i24_0_phi_fu_1560_p4 = i_24_reg_3823;
    end else begin
        ap_phi_mux_i24_0_phi_fu_1560_p4 = i24_0_reg_1556;
    end
end

always @ (*) begin
    if (((icmp_ln89_reg_3330 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        ap_phi_mux_i3_0_phi_fu_1241_p4 = i_3_reg_3334;
    end else begin
        ap_phi_mux_i3_0_phi_fu_1241_p4 = i3_0_reg_1237;
    end
end

always @ (*) begin
    if (((icmp_ln102_reg_3352 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b0 == ap_block_pp5_stage0))) begin
        ap_phi_mux_i4_0_phi_fu_1263_p4 = select_ln107_1_reg_3366;
    end else begin
        ap_phi_mux_i4_0_phi_fu_1263_p4 = i4_0_reg_1259;
    end
end

always @ (*) begin
    if (((icmp_ln115_reg_3397 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage0))) begin
        ap_phi_mux_i6_0_phi_fu_1296_p4 = select_ln120_1_reg_3411;
    end else begin
        ap_phi_mux_i6_0_phi_fu_1296_p4 = i6_0_reg_1292;
    end
end

always @ (*) begin
    if (((icmp_ln128_reg_3442 == 1'd0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0))) begin
        ap_phi_mux_i8_0_phi_fu_1318_p4 = i_8_reg_3446;
    end else begin
        ap_phi_mux_i8_0_phi_fu_1318_p4 = i8_0_reg_1314;
    end
end

always @ (*) begin
    if (((icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0))) begin
        ap_phi_mux_i9_0_phi_fu_1340_p4 = select_ln145_1_reg_3482;
    end else begin
        ap_phi_mux_i9_0_phi_fu_1340_p4 = i9_0_reg_1336;
    end
end

always @ (*) begin
    if (((icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0))) begin
        ap_phi_mux_indvar_flatten13_phi_fu_1329_p4 = add_ln140_reg_3472;
    end else begin
        ap_phi_mux_indvar_flatten13_phi_fu_1329_p4 = indvar_flatten13_reg_1325;
    end
end

always @ (*) begin
    if (((icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0))) begin
        ap_phi_mux_indvar_flatten20_phi_fu_1362_p4 = add_ln153_reg_3517;
    end else begin
        ap_phi_mux_indvar_flatten20_phi_fu_1362_p4 = indvar_flatten20_reg_1358;
    end
end

always @ (*) begin
    if (((icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0))) begin
        ap_phi_mux_indvar_flatten27_phi_fu_1406_p4 = add_ln178_reg_3587;
    end else begin
        ap_phi_mux_indvar_flatten27_phi_fu_1406_p4 = indvar_flatten27_reg_1402;
    end
end

always @ (*) begin
    if (((icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0))) begin
        ap_phi_mux_indvar_flatten34_phi_fu_1439_p4 = add_ln191_reg_3632;
    end else begin
        ap_phi_mux_indvar_flatten34_phi_fu_1439_p4 = indvar_flatten34_reg_1435;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0))) begin
        ap_phi_mux_indvar_flatten41_phi_fu_1483_p4 = add_ln216_reg_3702;
    end else begin
        ap_phi_mux_indvar_flatten41_phi_fu_1483_p4 = indvar_flatten41_reg_1479;
    end
end

always @ (*) begin
    if (((icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0))) begin
        ap_phi_mux_indvar_flatten48_phi_fu_1527_p4 = add_ln242_reg_3772;
    end else begin
        ap_phi_mux_indvar_flatten48_phi_fu_1527_p4 = indvar_flatten48_reg_1523;
    end
end

always @ (*) begin
    if (((icmp_ln115_reg_3397 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage0))) begin
        ap_phi_mux_indvar_flatten6_phi_fu_1285_p4 = add_ln115_reg_3401;
    end else begin
        ap_phi_mux_indvar_flatten6_phi_fu_1285_p4 = indvar_flatten6_reg_1281;
    end
end

always @ (*) begin
    if (((icmp_ln102_reg_3352 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b0 == ap_block_pp5_stage0))) begin
        ap_phi_mux_indvar_flatten_phi_fu_1252_p4 = add_ln102_reg_3356;
    end else begin
        ap_phi_mux_indvar_flatten_phi_fu_1252_p4 = indvar_flatten_reg_1248;
    end
end

always @ (*) begin
    if (((icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0))) begin
        ap_phi_mux_j10_0_phi_fu_1351_p4 = j_3_reg_3508;
    end else begin
        ap_phi_mux_j10_0_phi_fu_1351_p4 = j10_0_reg_1347;
    end
end

always @ (*) begin
    if (((icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0))) begin
        ap_phi_mux_j12_0_phi_fu_1384_p4 = j_4_reg_3553;
    end else begin
        ap_phi_mux_j12_0_phi_fu_1384_p4 = j12_0_reg_1380;
    end
end

always @ (*) begin
    if (((icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0))) begin
        ap_phi_mux_j15_0_phi_fu_1428_p4 = j_5_reg_3623;
    end else begin
        ap_phi_mux_j15_0_phi_fu_1428_p4 = j15_0_reg_1424;
    end
end

always @ (*) begin
    if (((icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0))) begin
        ap_phi_mux_j17_0_phi_fu_1461_p4 = j_6_reg_3668;
    end else begin
        ap_phi_mux_j17_0_phi_fu_1461_p4 = j17_0_reg_1457;
    end
end

always @ (*) begin
    if (((icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0))) begin
        ap_phi_mux_j20_0_phi_fu_1505_p4 = j_7_reg_3738;
    end else begin
        ap_phi_mux_j20_0_phi_fu_1505_p4 = j20_0_reg_1501;
    end
end

always @ (*) begin
    if (((icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0))) begin
        ap_phi_mux_j23_0_phi_fu_1549_p4 = j_8_reg_3814;
    end else begin
        ap_phi_mux_j23_0_phi_fu_1549_p4 = j23_0_reg_1545;
    end
end

always @ (*) begin
    if (((icmp_ln102_reg_3352 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b0 == ap_block_pp5_stage0))) begin
        ap_phi_mux_j5_0_phi_fu_1274_p4 = j_1_reg_3392;
    end else begin
        ap_phi_mux_j5_0_phi_fu_1274_p4 = j5_0_reg_1270;
    end
end

always @ (*) begin
    if (((icmp_ln115_reg_3397 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage0))) begin
        ap_phi_mux_j7_0_phi_fu_1307_p4 = j_2_reg_3437;
    end else begin
        ap_phi_mux_j7_0_phi_fu_1307_p4 = j7_0_reg_1303;
    end
end

always @ (*) begin
    if (((icmp_ln77_reg_3308 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        ap_phi_mux_j_0_phi_fu_1230_p4 = j_reg_3312;
    end else begin
        ap_phi_mux_j_0_phi_fu_1230_p4 = j_0_reg_1226;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state85)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp13_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0))) begin
        bias_h_V_2_address0 = zext_ln210_fu_2829_p1;
    end else if (((1'b0 == ap_block_pp13_stage1) & (ap_enable_reg_pp13_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage1))) begin
        bias_h_V_2_address0 = zext_ln208_fu_2804_p1;
    end else begin
        bias_h_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp13_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0))) begin
        bias_h_V_2_address1 = zext_ln211_fu_2839_p1;
    end else if (((1'b0 == ap_block_pp13_stage1) & (ap_enable_reg_pp13_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage1))) begin
        bias_h_V_2_address1 = zext_ln209_fu_2815_p1;
    end else begin
        bias_h_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp13_stage1_11001) & (ap_enable_reg_pp13_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage1)) | ((ap_enable_reg_pp13_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0_11001)))) begin
        bias_h_V_2_ce0 = 1'b1;
    end else begin
        bias_h_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp13_stage1_11001) & (ap_enable_reg_pp13_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage1)) | ((ap_enable_reg_pp13_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0_11001)))) begin
        bias_h_V_2_ce1 = 1'b1;
    end else begin
        bias_h_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp13_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0))) begin
        bias_h_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp13_stage1) & (ap_enable_reg_pp13_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage1))) begin
        bias_h_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        bias_h_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp13_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0))) begin
        bias_h_V_2_d1 = trunc_ln647_10_reg_3693;
    end else if (((1'b0 == ap_block_pp13_stage1) & (ap_enable_reg_pp13_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage1))) begin
        bias_h_V_2_d1 = {{weight_in_TDATA[23:16]}};
    end else begin
        bias_h_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln204_reg_3673 == 1'd0) & (ap_enable_reg_pp13_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0_11001)) | ((1'b0 == ap_block_pp13_stage1_11001) & (icmp_ln204_reg_3673 == 1'd0) & (ap_enable_reg_pp13_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage1)))) begin
        bias_h_V_2_we0 = 1'b1;
    end else begin
        bias_h_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln204_reg_3673 == 1'd0) & (ap_enable_reg_pp13_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage0) & (1'b0 == ap_block_pp13_stage0_11001)) | ((1'b0 == ap_block_pp13_stage1_11001) & (icmp_ln204_reg_3673 == 1'd0) & (ap_enable_reg_pp13_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage1)))) begin
        bias_h_V_2_we1 = 1'b1;
    end else begin
        bias_h_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0))) begin
        bias_r_V_2_address0 = zext_ln135_fu_2213_p1;
    end else if (((1'b0 == ap_block_pp7_stage3) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage3))) begin
        bias_r_V_2_address0 = zext_ln134_fu_2203_p1;
    end else if (((1'b0 == ap_block_pp7_stage2) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage2))) begin
        bias_r_V_2_address0 = zext_ln133_fu_2193_p1;
    end else if (((1'b0 == ap_block_pp7_stage1) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage1))) begin
        bias_r_V_2_address0 = zext_ln132_fu_2179_p1;
    end else begin
        bias_r_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp7_stage2_11001) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage2)) | ((1'b0 == ap_block_pp7_stage3_11001) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage3)) | ((1'b0 == ap_block_pp7_stage1_11001) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage1)) | ((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)))) begin
        bias_r_V_2_ce0 = 1'b1;
    end else begin
        bias_r_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0))) begin
        bias_r_V_2_d0 = trunc_ln647_4_reg_3463;
    end else if (((1'b0 == ap_block_pp7_stage3) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage3))) begin
        bias_r_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp7_stage2) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage2))) begin
        bias_r_V_2_d0 = reg_1667;
    end else if (((1'b0 == ap_block_pp7_stage1) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage1))) begin
        bias_r_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        bias_r_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln128_reg_3442 == 1'd0) & (ap_enable_reg_pp7_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage0) & (1'b0 == ap_block_pp7_stage0_11001)) | ((icmp_ln128_reg_3442 == 1'd0) & (1'b0 == ap_block_pp7_stage2_11001) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage2)) | ((icmp_ln128_reg_3442 == 1'd0) & (1'b0 == ap_block_pp7_stage3_11001) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage3)) | ((1'b0 == ap_block_pp7_stage1_11001) & (icmp_ln128_reg_3442 == 1'd0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage1)))) begin
        bias_r_V_2_we0 = 1'b1;
    end else begin
        bias_r_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp10_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0))) begin
        bias_z_V_2_address0 = zext_ln172_fu_2516_p1;
    end else if (((1'b0 == ap_block_pp10_stage1) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage1))) begin
        bias_z_V_2_address0 = zext_ln170_fu_2491_p1;
    end else begin
        bias_z_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp10_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0))) begin
        bias_z_V_2_address1 = zext_ln173_fu_2526_p1;
    end else if (((1'b0 == ap_block_pp10_stage1) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage1))) begin
        bias_z_V_2_address1 = zext_ln171_fu_2502_p1;
    end else begin
        bias_z_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp10_stage1_11001) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage1)) | ((ap_enable_reg_pp10_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        bias_z_V_2_ce0 = 1'b1;
    end else begin
        bias_z_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp10_stage1_11001) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage1)) | ((ap_enable_reg_pp10_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0_11001)))) begin
        bias_z_V_2_ce1 = 1'b1;
    end else begin
        bias_z_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp10_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0))) begin
        bias_z_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp10_stage1) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage1))) begin
        bias_z_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        bias_z_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp10_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0))) begin
        bias_z_V_2_d1 = trunc_ln647_7_reg_3578;
    end else if (((1'b0 == ap_block_pp10_stage1) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage1))) begin
        bias_z_V_2_d1 = {{weight_in_TDATA[23:16]}};
    end else begin
        bias_z_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln166_reg_3558 == 1'd0) & (ap_enable_reg_pp10_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0_11001)) | ((1'b0 == ap_block_pp10_stage1_11001) & (icmp_ln166_reg_3558 == 1'd0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage1)))) begin
        bias_z_V_2_we0 = 1'b1;
    end else begin
        bias_z_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln166_reg_3558 == 1'd0) & (ap_enable_reg_pp10_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage0) & (1'b0 == ap_block_pp10_stage0_11001)) | ((1'b0 == ap_block_pp10_stage1_11001) & (icmp_ln166_reg_3558 == 1'd0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage1)))) begin
        bias_z_V_2_we1 = 1'b1;
    end else begin
        bias_z_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        bn_bias1_V_2_address0 = zext_ln95_fu_1891_p1;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        bn_bias1_V_2_address0 = zext_ln93_fu_1868_p1;
    end else begin
        bn_bias1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        bn_bias1_V_2_address1 = zext_ln96_fu_1901_p1;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        bn_bias1_V_2_address1 = zext_ln94_fu_1877_p1;
    end else begin
        bn_bias1_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        bn_bias1_V_2_ce0 = 1'b1;
    end else begin
        bn_bias1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        bn_bias1_V_2_ce1 = 1'b1;
    end else begin
        bn_bias1_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        bn_bias1_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        bn_bias1_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        bn_bias1_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1) & (1'b0 == ap_block_pp4_stage0))) begin
        bn_bias1_V_2_d1 = trunc_ln647_1_reg_3347;
    end else if (((1'b0 == ap_block_pp4_stage1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1))) begin
        bn_bias1_V_2_d1 = {{weight_in_TDATA[23:16]}};
    end else begin
        bn_bias1_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln89_reg_3330 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (icmp_ln89_reg_3330 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        bn_bias1_V_2_we0 = 1'b1;
    end else begin
        bn_bias1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp4_stage0_11001) & (icmp_ln89_reg_3330 == 1'd0) & (1'b1 == ap_CS_fsm_pp4_stage0) & (ap_enable_reg_pp4_iter1 == 1'b1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (icmp_ln89_reg_3330 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)))) begin
        bn_bias1_V_2_we1 = 1'b1;
    end else begin
        bn_bias1_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_0_ce0 = 1'b1;
    end else begin
        cosines_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_0_we0 = 1'b1;
    end else begin
        cosines_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_10_ce0 = 1'b1;
    end else begin
        cosines_10_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_10_we0 = 1'b1;
    end else begin
        cosines_10_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_11_ce0 = 1'b1;
    end else begin
        cosines_11_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_11_we0 = 1'b1;
    end else begin
        cosines_11_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_12_ce0 = 1'b1;
    end else begin
        cosines_12_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_12_we0 = 1'b1;
    end else begin
        cosines_12_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_13_ce0 = 1'b1;
    end else begin
        cosines_13_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_13_we0 = 1'b1;
    end else begin
        cosines_13_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_14_ce0 = 1'b1;
    end else begin
        cosines_14_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_14_we0 = 1'b1;
    end else begin
        cosines_14_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_15_ce0 = 1'b1;
    end else begin
        cosines_15_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_15_we0 = 1'b1;
    end else begin
        cosines_15_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_16_ce0 = 1'b1;
    end else begin
        cosines_16_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd16) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_16_we0 = 1'b1;
    end else begin
        cosines_16_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_17_ce0 = 1'b1;
    end else begin
        cosines_17_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd17) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_17_we0 = 1'b1;
    end else begin
        cosines_17_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_18_ce0 = 1'b1;
    end else begin
        cosines_18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd18) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_18_we0 = 1'b1;
    end else begin
        cosines_18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_19_ce0 = 1'b1;
    end else begin
        cosines_19_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & ~(trunc_ln43_fu_1692_p1 == 6'd0) & ~(trunc_ln43_fu_1692_p1 == 6'd1) & ~(trunc_ln43_fu_1692_p1 == 6'd2) & ~(trunc_ln43_fu_1692_p1 == 6'd3) & ~(trunc_ln43_fu_1692_p1 == 6'd4) & ~(trunc_ln43_fu_1692_p1 == 6'd5) & ~(trunc_ln43_fu_1692_p1 == 6'd6) & ~(trunc_ln43_fu_1692_p1 == 6'd7) & ~(trunc_ln43_fu_1692_p1 == 6'd8) & ~(trunc_ln43_fu_1692_p1 == 6'd9) & ~(trunc_ln43_fu_1692_p1 == 6'd10) & ~(trunc_ln43_fu_1692_p1 == 6'd11) & ~(trunc_ln43_fu_1692_p1 == 6'd12) & ~(trunc_ln43_fu_1692_p1 == 6'd13) & ~(trunc_ln43_fu_1692_p1 == 6'd14) & ~(trunc_ln43_fu_1692_p1 == 6'd15) & ~(trunc_ln43_fu_1692_p1 == 6'd16) & ~(trunc_ln43_fu_1692_p1 == 6'd17) & ~(trunc_ln43_fu_1692_p1 == 6'd18) & (icmp_ln38_fu_1680_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_19_we0 = 1'b1;
    end else begin
        cosines_19_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_1_ce0 = 1'b1;
    end else begin
        cosines_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_1_we0 = 1'b1;
    end else begin
        cosines_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_2_ce0 = 1'b1;
    end else begin
        cosines_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_2_we0 = 1'b1;
    end else begin
        cosines_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_3_ce0 = 1'b1;
    end else begin
        cosines_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_3_we0 = 1'b1;
    end else begin
        cosines_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_4_ce0 = 1'b1;
    end else begin
        cosines_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_4_we0 = 1'b1;
    end else begin
        cosines_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_5_ce0 = 1'b1;
    end else begin
        cosines_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_5_we0 = 1'b1;
    end else begin
        cosines_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_6_ce0 = 1'b1;
    end else begin
        cosines_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_6_we0 = 1'b1;
    end else begin
        cosines_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_7_ce0 = 1'b1;
    end else begin
        cosines_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_7_we0 = 1'b1;
    end else begin
        cosines_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_8_ce0 = 1'b1;
    end else begin
        cosines_8_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_8_we0 = 1'b1;
    end else begin
        cosines_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_9_ce0 = 1'b1;
    end else begin
        cosines_9_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (trunc_ln43_fu_1692_p1 == 6'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        cosines_9_we0 = 1'b1;
    end else begin
        cosines_9_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln57_fu_1773_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((icmp_ln48_fu_1756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | ((icmp_ln38_fu_1680_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_in_TDATA_blk_n = data_in_TVALID;
    end else begin
        data_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((~((icmp_ln57_fu_1773_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln57_fu_1773_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | (~((icmp_ln48_fu_1756_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln48_fu_1756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4)) | (~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2)))) begin
        data_in_TREADY = 1'b1;
    end else begin
        data_in_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp15_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0))) begin
        fc_bias1_V_2_address0 = zext_ln236_fu_3017_p1;
    end else if (((1'b0 == ap_block_pp15_stage1) & (ap_enable_reg_pp15_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage1))) begin
        fc_bias1_V_2_address0 = zext_ln234_fu_2992_p1;
    end else begin
        fc_bias1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp15_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0))) begin
        fc_bias1_V_2_address1 = zext_ln237_fu_3027_p1;
    end else if (((1'b0 == ap_block_pp15_stage1) & (ap_enable_reg_pp15_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage1))) begin
        fc_bias1_V_2_address1 = zext_ln235_fu_3003_p1;
    end else begin
        fc_bias1_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp15_stage1_11001) & (ap_enable_reg_pp15_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage1)) | ((ap_enable_reg_pp15_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0_11001)))) begin
        fc_bias1_V_2_ce0 = 1'b1;
    end else begin
        fc_bias1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp15_stage1_11001) & (ap_enable_reg_pp15_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage1)) | ((ap_enable_reg_pp15_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0_11001)))) begin
        fc_bias1_V_2_ce1 = 1'b1;
    end else begin
        fc_bias1_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp15_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0))) begin
        fc_bias1_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp15_stage1) & (ap_enable_reg_pp15_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage1))) begin
        fc_bias1_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        fc_bias1_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp15_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0))) begin
        fc_bias1_V_2_d1 = trunc_ln647_12_reg_3763;
    end else if (((1'b0 == ap_block_pp15_stage1) & (ap_enable_reg_pp15_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage1))) begin
        fc_bias1_V_2_d1 = {{weight_in_TDATA[23:16]}};
    end else begin
        fc_bias1_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln230_reg_3743 == 1'd0) & (ap_enable_reg_pp15_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0_11001)) | ((1'b0 == ap_block_pp15_stage1_11001) & (icmp_ln230_reg_3743 == 1'd0) & (ap_enable_reg_pp15_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage1)))) begin
        fc_bias1_V_2_we0 = 1'b1;
    end else begin
        fc_bias1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln230_reg_3743 == 1'd0) & (ap_enable_reg_pp15_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage0) & (1'b0 == ap_block_pp15_stage0_11001)) | ((1'b0 == ap_block_pp15_stage1_11001) & (icmp_ln230_reg_3743 == 1'd0) & (ap_enable_reg_pp15_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage1)))) begin
        fc_bias1_V_2_we1 = 1'b1;
    end else begin
        fc_bias1_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp17_stage0) & (ap_enable_reg_pp17_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage0))) begin
        fc_bias2_V_2_address0 = zext_ln261_fu_3226_p1;
    end else if (((1'b0 == ap_block_pp17_stage1) & (ap_enable_reg_pp17_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage1))) begin
        fc_bias2_V_2_address0 = zext_ln259_fu_3203_p1;
    end else begin
        fc_bias2_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp17_stage0) & (ap_enable_reg_pp17_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage0))) begin
        fc_bias2_V_2_address1 = zext_ln262_fu_3236_p1;
    end else if (((1'b0 == ap_block_pp17_stage1) & (ap_enable_reg_pp17_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage1))) begin
        fc_bias2_V_2_address1 = zext_ln260_fu_3212_p1;
    end else begin
        fc_bias2_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp17_stage1_11001) & (ap_enable_reg_pp17_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage1)) | ((ap_enable_reg_pp17_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage0) & (1'b0 == ap_block_pp17_stage0_11001)))) begin
        fc_bias2_V_2_ce0 = 1'b1;
    end else begin
        fc_bias2_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp17_stage1_11001) & (ap_enable_reg_pp17_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage1)) | ((ap_enable_reg_pp17_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage0) & (1'b0 == ap_block_pp17_stage0_11001)))) begin
        fc_bias2_V_2_ce1 = 1'b1;
    end else begin
        fc_bias2_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp17_stage0) & (ap_enable_reg_pp17_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage0))) begin
        fc_bias2_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp17_stage1) & (ap_enable_reg_pp17_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage1))) begin
        fc_bias2_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        fc_bias2_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp17_stage0) & (ap_enable_reg_pp17_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage0))) begin
        fc_bias2_V_2_d1 = trunc_ln647_14_reg_3836;
    end else if (((1'b0 == ap_block_pp17_stage1) & (ap_enable_reg_pp17_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage1))) begin
        fc_bias2_V_2_d1 = {{weight_in_TDATA[23:16]}};
    end else begin
        fc_bias2_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln255_reg_3819 == 1'd0) & (ap_enable_reg_pp17_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage0) & (1'b0 == ap_block_pp17_stage0_11001)) | ((1'b0 == ap_block_pp17_stage1_11001) & (icmp_ln255_reg_3819 == 1'd0) & (ap_enable_reg_pp17_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage1)))) begin
        fc_bias2_V_2_we0 = 1'b1;
    end else begin
        fc_bias2_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((icmp_ln255_reg_3819 == 1'd0) & (ap_enable_reg_pp17_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage0) & (1'b0 == ap_block_pp17_stage0_11001)) | ((1'b0 == ap_block_pp17_stage1_11001) & (icmp_ln255_reg_3819 == 1'd0) & (ap_enable_reg_pp17_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage1)))) begin
        fc_bias2_V_2_we1 = 1'b1;
    end else begin
        fc_bias2_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp14_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0))) begin
        fc_weights1_V_2_address0 = zext_ln180_27_fu_2964_p1;
    end else if (((1'b0 == ap_block_pp14_stage3) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage3))) begin
        fc_weights1_V_2_address0 = zext_ln180_26_fu_2942_p1;
    end else if (((1'b0 == ap_block_pp14_stage2) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage2))) begin
        fc_weights1_V_2_address0 = zext_ln180_25_fu_2925_p1;
    end else if (((1'b0 == ap_block_pp14_stage1) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage1))) begin
        fc_weights1_V_2_address0 = zext_ln180_24_fu_2896_p1;
    end else begin
        fc_weights1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage3) & (1'b0 == ap_block_pp14_stage3_11001)) | ((ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage2) & (1'b0 == ap_block_pp14_stage2_11001)) | ((1'b0 == ap_block_pp14_stage1_11001) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage1)) | ((ap_enable_reg_pp14_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0_11001)))) begin
        fc_weights1_V_2_ce0 = 1'b1;
    end else begin
        fc_weights1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp14_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0))) begin
        fc_weights1_V_2_d0 = trunc_ln647_11_reg_3727;
    end else if (((1'b0 == ap_block_pp14_stage3) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage3))) begin
        fc_weights1_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp14_stage2) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage2))) begin
        fc_weights1_V_2_d0 = reg_1667;
    end else if (((1'b0 == ap_block_pp14_stage1) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage1))) begin
        fc_weights1_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        fc_weights1_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage0) & (1'b0 == ap_block_pp14_stage0_11001)) | ((icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage3) & (1'b0 == ap_block_pp14_stage3_11001)) | ((icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage2) & (1'b0 == ap_block_pp14_stage2_11001)) | ((1'b0 == ap_block_pp14_stage1_11001) & (icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage1)))) begin
        fc_weights1_V_2_we0 = 1'b1;
    end else begin
        fc_weights1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp16_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0))) begin
        fc_weights2_V_2_address0 = sext_ln180_3_fu_3179_p1;
    end else if (((1'b0 == ap_block_pp16_stage3) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage3))) begin
        fc_weights2_V_2_address0 = sext_ln180_2_fu_3155_p1;
    end else if (((1'b0 == ap_block_pp16_stage2) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage2))) begin
        fc_weights2_V_2_address0 = sext_ln180_1_fu_3136_p1;
    end else if (((1'b0 == ap_block_pp16_stage1) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage1))) begin
        fc_weights2_V_2_address0 = sext_ln180_fu_3113_p1;
    end else begin
        fc_weights2_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp16_stage2_11001) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage2)) | ((ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage3) & (1'b0 == ap_block_pp16_stage3_11001)) | ((1'b0 == ap_block_pp16_stage1_11001) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage1)) | ((ap_enable_reg_pp16_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0_11001)))) begin
        fc_weights2_V_2_ce0 = 1'b1;
    end else begin
        fc_weights2_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp16_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0))) begin
        fc_weights2_V_2_d0 = trunc_ln647_13_reg_3804;
    end else if (((1'b0 == ap_block_pp16_stage3) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage3))) begin
        fc_weights2_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp16_stage2) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage2))) begin
        fc_weights2_V_2_d0 = reg_1667;
    end else if (((1'b0 == ap_block_pp16_stage1) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage1))) begin
        fc_weights2_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        fc_weights2_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage0) & (1'b0 == ap_block_pp16_stage0_11001)) | ((icmp_ln242_reg_3768 == 1'd0) & (1'b0 == ap_block_pp16_stage2_11001) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage2)) | ((icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage3) & (1'b0 == ap_block_pp16_stage3_11001)) | ((1'b0 == ap_block_pp16_stage1_11001) & (icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage1)))) begin
        fc_weights2_V_2_we0 = 1'b1;
    end else begin
        fc_weights2_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        pw_weight1_V_2_address0 = zext_ln83_fu_1833_p1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        pw_weight1_V_2_address0 = zext_ln81_fu_1810_p1;
    end else begin
        pw_weight1_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        pw_weight1_V_2_address1 = zext_ln84_fu_1843_p1;
    end else if (((1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        pw_weight1_V_2_address1 = zext_ln82_fu_1819_p1;
    end else begin
        pw_weight1_V_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        pw_weight1_V_2_ce0 = 1'b1;
    end else begin
        pw_weight1_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        pw_weight1_V_2_ce1 = 1'b1;
    end else begin
        pw_weight1_V_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        pw_weight1_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        pw_weight1_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        pw_weight1_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1) & (1'b0 == ap_block_pp3_stage0))) begin
        pw_weight1_V_2_d1 = trunc_ln647_reg_3325;
    end else if (((1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1))) begin
        pw_weight1_V_2_d1 = {{weight_in_TDATA[23:16]}};
    end else begin
        pw_weight1_V_2_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln77_reg_3308 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (icmp_ln77_reg_3308 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        pw_weight1_V_2_we0 = 1'b1;
    end else begin
        pw_weight1_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp3_stage0_11001) & (icmp_ln77_reg_3308 == 1'd0) & (1'b1 == ap_CS_fsm_pp3_stage0) & (ap_enable_reg_pp3_iter1 == 1'b1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (icmp_ln77_reg_3308 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        pw_weight1_V_2_we1 = 1'b1;
    end else begin
        pw_weight1_V_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln57_fu_1773_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_scale_ce0 = 1'b1;
    end else begin
        tmp_scale_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln57_fu_1773_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln57_fu_1773_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        tmp_scale_we0 = 1'b1;
    end else begin
        tmp_scale_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_1756_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (1'b1 == ap_CS_fsm_state4))) begin
        weight_bias_scale_ce0 = 1'b1;
    end else begin
        weight_bias_scale_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((icmp_ln48_fu_1756_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln48_fu_1756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        weight_bias_scale_we0 = 1'b1;
    end else begin
        weight_bias_scale_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((1'b0 == ap_block_pp17_stage1) & (icmp_ln255_reg_3819 == 1'd0) & (ap_enable_reg_pp17_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage1)) | ((1'b0 == ap_block_pp16_stage1) & (icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage1)) | ((1'b0 == ap_block_pp15_stage1) & (icmp_ln230_reg_3743 == 1'd0) & (ap_enable_reg_pp15_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage1)) | ((1'b0 == ap_block_pp14_stage1) & (icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage1)) | ((1'b0 == ap_block_pp13_stage1) & (icmp_ln204_reg_3673 == 1'd0) & (ap_enable_reg_pp13_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage1)) | ((1'b0 == ap_block_pp12_stage1) & (icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage1)) | ((1'b0 == ap_block_pp11_stage1) & (icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage1)) | ((1'b0 == ap_block_pp10_stage1) & (icmp_ln166_reg_3558 == 1'd0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage1)) | ((1'b0 == ap_block_pp9_stage1) & (icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage1)) | ((1'b0 == ap_block_pp8_stage1) & (icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage1)) | ((1'b0 == ap_block_pp7_stage1) & (icmp_ln128_reg_3442 == 1'd0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage1)) | ((1'b0 == ap_block_pp6_stage1) & (icmp_ln115_reg_3397 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage1)) | ((1'b0 == ap_block_pp5_stage1) & (icmp_ln102_reg_3352 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1)) | ((1'b0 == ap_block_pp4_stage1) & (icmp_ln89_reg_3330 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)) | ((icmp_ln77_reg_3308 == 1'd0) & (1'b0 == ap_block_pp3_stage1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)))) begin
        weight_in_TDATA_blk_n = weight_in_TVALID;
    end else begin
        weight_in_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp17_stage1_11001) & (icmp_ln255_reg_3819 == 1'd0) & (ap_enable_reg_pp17_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp17_stage1)) | ((1'b0 == ap_block_pp16_stage1_11001) & (icmp_ln242_reg_3768 == 1'd0) & (ap_enable_reg_pp16_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp16_stage1)) | ((1'b0 == ap_block_pp15_stage1_11001) & (icmp_ln230_reg_3743 == 1'd0) & (ap_enable_reg_pp15_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp15_stage1)) | ((1'b0 == ap_block_pp14_stage1_11001) & (icmp_ln216_reg_3698 == 1'd0) & (ap_enable_reg_pp14_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp14_stage1)) | ((1'b0 == ap_block_pp13_stage1_11001) & (icmp_ln204_reg_3673 == 1'd0) & (ap_enable_reg_pp13_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp13_stage1)) | ((1'b0 == ap_block_pp12_stage1_11001) & (icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage1)) | ((1'b0 == ap_block_pp11_stage1_11001) & (icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage1)) | ((1'b0 == ap_block_pp10_stage1_11001) & (icmp_ln166_reg_3558 == 1'd0) & (ap_enable_reg_pp10_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp10_stage1)) | ((1'b0 == ap_block_pp9_stage1_11001) & (icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage1)) | ((1'b0 == ap_block_pp8_stage1_11001) & (icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage1)) | ((1'b0 == ap_block_pp7_stage1_11001) & (icmp_ln128_reg_3442 == 1'd0) & (ap_enable_reg_pp7_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp7_stage1)) | ((1'b0 == ap_block_pp6_stage1_11001) & (icmp_ln115_reg_3397 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage1)) | ((1'b0 == ap_block_pp5_stage1_11001) & (icmp_ln102_reg_3352 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1)) | ((1'b0 == ap_block_pp4_stage1_11001) & (icmp_ln89_reg_3330 == 1'd0) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp4_stage1)) | ((1'b0 == ap_block_pp3_stage1_11001) & (icmp_ln77_reg_3308 == 1'd0) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp3_stage1)) | ((weight_in_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state7)))) begin
        weight_in_TREADY = 1'b1;
    end else begin
        weight_in_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0))) begin
        weights_hu_V_2_address0 = zext_ln180_19_fu_2651_p1;
    end else if (((1'b0 == ap_block_pp11_stage3) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage3))) begin
        weights_hu_V_2_address0 = zext_ln180_18_fu_2629_p1;
    end else if (((1'b0 == ap_block_pp11_stage2) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage2))) begin
        weights_hu_V_2_address0 = zext_ln180_17_fu_2612_p1;
    end else if (((1'b0 == ap_block_pp11_stage1) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage1))) begin
        weights_hu_V_2_address0 = zext_ln180_16_fu_2583_p1;
    end else begin
        weights_hu_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage3) & (1'b0 == ap_block_pp11_stage3_11001)) | ((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage2) & (1'b0 == ap_block_pp11_stage2_11001)) | ((1'b0 == ap_block_pp11_stage1_11001) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage1)) | ((ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)))) begin
        weights_hu_V_2_ce0 = 1'b1;
    end else begin
        weights_hu_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0))) begin
        weights_hu_V_2_d0 = trunc_ln647_8_reg_3612;
    end else if (((1'b0 == ap_block_pp11_stage3) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage3))) begin
        weights_hu_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp11_stage2) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage2))) begin
        weights_hu_V_2_d0 = reg_1667;
    end else if (((1'b0 == ap_block_pp11_stage1) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage1))) begin
        weights_hu_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        weights_hu_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage0) & (1'b0 == ap_block_pp11_stage0_11001)) | ((icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage3) & (1'b0 == ap_block_pp11_stage3_11001)) | ((icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage2) & (1'b0 == ap_block_pp11_stage2_11001)) | ((1'b0 == ap_block_pp11_stage1_11001) & (icmp_ln178_reg_3583 == 1'd0) & (ap_enable_reg_pp11_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp11_stage1)))) begin
        weights_hu_V_2_we0 = 1'b1;
    end else begin
        weights_hu_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0))) begin
        weights_hw_V_2_address0 = zext_ln180_23_fu_2776_p1;
    end else if (((1'b0 == ap_block_pp12_stage3) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage3))) begin
        weights_hw_V_2_address0 = zext_ln180_22_fu_2754_p1;
    end else if (((1'b0 == ap_block_pp12_stage2) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage2))) begin
        weights_hw_V_2_address0 = zext_ln180_21_fu_2737_p1;
    end else if (((1'b0 == ap_block_pp12_stage1) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage1))) begin
        weights_hw_V_2_address0 = zext_ln180_20_fu_2708_p1;
    end else begin
        weights_hw_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage3) & (1'b0 == ap_block_pp12_stage3_11001)) | ((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage2) & (1'b0 == ap_block_pp12_stage2_11001)) | ((1'b0 == ap_block_pp12_stage1_11001) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage1)) | ((ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_11001)))) begin
        weights_hw_V_2_ce0 = 1'b1;
    end else begin
        weights_hw_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0))) begin
        weights_hw_V_2_d0 = trunc_ln647_9_reg_3657;
    end else if (((1'b0 == ap_block_pp12_stage3) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage3))) begin
        weights_hw_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp12_stage2) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage2))) begin
        weights_hw_V_2_d0 = reg_1667;
    end else if (((1'b0 == ap_block_pp12_stage1) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage1))) begin
        weights_hw_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        weights_hw_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage0) & (1'b0 == ap_block_pp12_stage0_11001)) | ((icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage3) & (1'b0 == ap_block_pp12_stage3_11001)) | ((icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage2) & (1'b0 == ap_block_pp12_stage2_11001)) | ((1'b0 == ap_block_pp12_stage1_11001) & (icmp_ln191_reg_3628 == 1'd0) & (ap_enable_reg_pp12_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp12_stage1)))) begin
        weights_hw_V_2_we0 = 1'b1;
    end else begin
        weights_hw_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b0 == ap_block_pp5_stage0))) begin
        weights_ru_V_2_address0 = zext_ln180_3_fu_2026_p1;
    end else if (((1'b0 == ap_block_pp5_stage3) & (1'b1 == ap_CS_fsm_pp5_stage3) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
        weights_ru_V_2_address0 = zext_ln180_2_fu_2004_p1;
    end else if (((1'b0 == ap_block_pp5_stage2) & (1'b1 == ap_CS_fsm_pp5_stage2) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
        weights_ru_V_2_address0 = zext_ln180_1_fu_1987_p1;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        weights_ru_V_2_address0 = zext_ln180_fu_1958_p1;
    end else begin
        weights_ru_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1)) | ((1'b0 == ap_block_pp5_stage3_11001) & (1'b1 == ap_CS_fsm_pp5_stage3) & (ap_enable_reg_pp5_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage2_11001) & (1'b1 == ap_CS_fsm_pp5_stage2) & (ap_enable_reg_pp5_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage1_11001) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1)))) begin
        weights_ru_V_2_ce0 = 1'b1;
    end else begin
        weights_ru_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1) & (1'b0 == ap_block_pp5_stage0))) begin
        weights_ru_V_2_d0 = trunc_ln647_2_reg_3381;
    end else if (((1'b0 == ap_block_pp5_stage3) & (1'b1 == ap_CS_fsm_pp5_stage3) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
        weights_ru_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp5_stage2) & (1'b1 == ap_CS_fsm_pp5_stage2) & (ap_enable_reg_pp5_iter0 == 1'b1))) begin
        weights_ru_V_2_d0 = reg_1667;
    end else if (((1'b0 == ap_block_pp5_stage1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1))) begin
        weights_ru_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        weights_ru_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp5_stage0_11001) & (icmp_ln102_reg_3352 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage0) & (ap_enable_reg_pp5_iter1 == 1'b1)) | ((1'b0 == ap_block_pp5_stage3_11001) & (icmp_ln102_reg_3352 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage3) & (ap_enable_reg_pp5_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage2_11001) & (icmp_ln102_reg_3352 == 1'd0) & (1'b1 == ap_CS_fsm_pp5_stage2) & (ap_enable_reg_pp5_iter0 == 1'b1)) | ((1'b0 == ap_block_pp5_stage1_11001) & (icmp_ln102_reg_3352 == 1'd0) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp5_stage1)))) begin
        weights_ru_V_2_we0 = 1'b1;
    end else begin
        weights_ru_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage0))) begin
        weights_rw_V_2_address0 = zext_ln180_7_fu_2151_p1;
    end else if (((1'b0 == ap_block_pp6_stage3) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3))) begin
        weights_rw_V_2_address0 = zext_ln180_6_fu_2129_p1;
    end else if (((1'b0 == ap_block_pp6_stage2) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage2))) begin
        weights_rw_V_2_address0 = zext_ln180_5_fu_2112_p1;
    end else if (((1'b0 == ap_block_pp6_stage1) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage1))) begin
        weights_rw_V_2_address0 = zext_ln180_4_fu_2083_p1;
    end else begin
        weights_rw_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)) | ((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_11001)) | ((ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage2) & (1'b0 == ap_block_pp6_stage2_11001)) | ((1'b0 == ap_block_pp6_stage1_11001) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage1)))) begin
        weights_rw_V_2_ce0 = 1'b1;
    end else begin
        weights_rw_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage0))) begin
        weights_rw_V_2_d0 = trunc_ln647_3_reg_3426;
    end else if (((1'b0 == ap_block_pp6_stage3) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3))) begin
        weights_rw_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp6_stage2) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage2))) begin
        weights_rw_V_2_d0 = reg_1667;
    end else if (((1'b0 == ap_block_pp6_stage1) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage1))) begin
        weights_rw_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        weights_rw_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln115_reg_3397 == 1'd0) & (1'b1 == ap_CS_fsm_pp6_stage0) & (ap_enable_reg_pp6_iter1 == 1'b1) & (1'b0 == ap_block_pp6_stage0_11001)) | ((icmp_ln115_reg_3397 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage3) & (1'b0 == ap_block_pp6_stage3_11001)) | ((icmp_ln115_reg_3397 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage2) & (1'b0 == ap_block_pp6_stage2_11001)) | ((1'b0 == ap_block_pp6_stage1_11001) & (icmp_ln115_reg_3397 == 1'd0) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp6_stage1)))) begin
        weights_rw_V_2_we0 = 1'b1;
    end else begin
        weights_rw_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0))) begin
        weights_zu_V_2_address0 = zext_ln180_11_fu_2338_p1;
    end else if (((1'b0 == ap_block_pp8_stage3) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage3))) begin
        weights_zu_V_2_address0 = zext_ln180_10_fu_2316_p1;
    end else if (((1'b0 == ap_block_pp8_stage2) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage2))) begin
        weights_zu_V_2_address0 = zext_ln180_9_fu_2299_p1;
    end else if (((1'b0 == ap_block_pp8_stage1) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage1))) begin
        weights_zu_V_2_address0 = zext_ln180_8_fu_2270_p1;
    end else begin
        weights_zu_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage3) & (1'b0 == ap_block_pp8_stage3_11001)) | ((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage2) & (1'b0 == ap_block_pp8_stage2_11001)) | ((1'b0 == ap_block_pp8_stage1_11001) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage1)) | ((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)))) begin
        weights_zu_V_2_ce0 = 1'b1;
    end else begin
        weights_zu_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0))) begin
        weights_zu_V_2_d0 = trunc_ln647_5_reg_3497;
    end else if (((1'b0 == ap_block_pp8_stage3) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage3))) begin
        weights_zu_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp8_stage2) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage2))) begin
        weights_zu_V_2_d0 = reg_1667;
    end else if (((1'b0 == ap_block_pp8_stage1) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage1))) begin
        weights_zu_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        weights_zu_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage0) & (1'b0 == ap_block_pp8_stage0_11001)) | ((icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage3) & (1'b0 == ap_block_pp8_stage3_11001)) | ((icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage2) & (1'b0 == ap_block_pp8_stage2_11001)) | ((1'b0 == ap_block_pp8_stage1_11001) & (icmp_ln140_reg_3468 == 1'd0) & (ap_enable_reg_pp8_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp8_stage1)))) begin
        weights_zu_V_2_we0 = 1'b1;
    end else begin
        weights_zu_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp9_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0))) begin
        weights_zw_V_2_address0 = zext_ln180_15_fu_2463_p1;
    end else if (((1'b0 == ap_block_pp9_stage3) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage3))) begin
        weights_zw_V_2_address0 = zext_ln180_14_fu_2441_p1;
    end else if (((1'b0 == ap_block_pp9_stage2) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage2))) begin
        weights_zw_V_2_address0 = zext_ln180_13_fu_2424_p1;
    end else if (((1'b0 == ap_block_pp9_stage1) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage1))) begin
        weights_zw_V_2_address0 = zext_ln180_12_fu_2395_p1;
    end else begin
        weights_zw_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage3) & (1'b0 == ap_block_pp9_stage3_11001)) | ((ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage2) & (1'b0 == ap_block_pp9_stage2_11001)) | ((1'b0 == ap_block_pp9_stage1_11001) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage1)) | ((ap_enable_reg_pp9_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0_11001)))) begin
        weights_zw_V_2_ce0 = 1'b1;
    end else begin
        weights_zw_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp9_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0))) begin
        weights_zw_V_2_d0 = trunc_ln647_6_reg_3542;
    end else if (((1'b0 == ap_block_pp9_stage3) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage3))) begin
        weights_zw_V_2_d0 = reg_1648;
    end else if (((1'b0 == ap_block_pp9_stage2) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage2))) begin
        weights_zw_V_2_d0 = reg_1667;
    end else if (((1'b0 == ap_block_pp9_stage1) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage1))) begin
        weights_zw_V_2_d0 = {{weight_in_TDATA[31:24]}};
    end else begin
        weights_zw_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage0) & (1'b0 == ap_block_pp9_stage0_11001)) | ((icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage3) & (1'b0 == ap_block_pp9_stage3_11001)) | ((icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage2) & (1'b0 == ap_block_pp9_stage2_11001)) | ((1'b0 == ap_block_pp9_stage1_11001) & (icmp_ln153_reg_3513 == 1'd0) & (ap_enable_reg_pp9_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp9_stage1)))) begin
        weights_zw_V_2_we0 = 1'b1;
    end else begin
        weights_zw_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln38_fu_1680_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if ((~((icmp_ln48_fu_1756_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln48_fu_1756_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if ((~((icmp_ln48_fu_1756_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln48_fu_1756_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if ((~((icmp_ln57_fu_1773_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln57_fu_1773_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((icmp_ln57_fu_1773_p2 == 1'd0) & (data_in_TVALID == 1'b0)) & (icmp_ln57_fu_1773_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((weight_in_TVALID == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_pp3_stage0 : begin
            if ((~((icmp_ln77_fu_1790_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone)) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end else if (((icmp_ln77_fu_1790_p2 == 1'd1) & (ap_enable_reg_pp3_iter0 == 1'b1) & (1'b0 == ap_block_pp3_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end
        end
        ap_ST_fsm_pp3_stage1 : begin
            if ((1'b0 == ap_block_pp3_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp3_stage1;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_pp4_stage0;
        end
        ap_ST_fsm_pp4_stage0 : begin
            if ((~((icmp_ln89_fu_1848_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone)) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end else if (((icmp_ln89_fu_1848_p2 == 1'd1) & (ap_enable_reg_pp4_iter0 == 1'b1) & (1'b0 == ap_block_pp4_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end
        end
        ap_ST_fsm_pp4_stage1 : begin
            if ((1'b0 == ap_block_pp4_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp4_stage1;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_pp5_stage0;
        end
        ap_ST_fsm_pp5_stage0 : begin
            if ((~((icmp_ln102_fu_1906_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b0 == ap_block_pp5_stage0_subdone)) & (1'b0 == ap_block_pp5_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage1;
            end else if (((icmp_ln102_fu_1906_p2 == 1'd1) & (ap_enable_reg_pp5_iter0 == 1'b1) & (1'b0 == ap_block_pp5_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end
        end
        ap_ST_fsm_pp5_stage1 : begin
            if ((1'b0 == ap_block_pp5_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage1;
            end
        end
        ap_ST_fsm_pp5_stage2 : begin
            if ((1'b0 == ap_block_pp5_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage2;
            end
        end
        ap_ST_fsm_pp5_stage3 : begin
            if ((1'b0 == ap_block_pp5_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp5_stage3;
            end
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_pp6_stage0;
        end
        ap_ST_fsm_pp6_stage0 : begin
            if ((~((icmp_ln115_fu_2031_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_subdone)) & (1'b0 == ap_block_pp6_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage1;
            end else if (((icmp_ln115_fu_2031_p2 == 1'd1) & (ap_enable_reg_pp6_iter0 == 1'b1) & (1'b0 == ap_block_pp6_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end
        end
        ap_ST_fsm_pp6_stage1 : begin
            if ((1'b0 == ap_block_pp6_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage1;
            end
        end
        ap_ST_fsm_pp6_stage2 : begin
            if ((1'b0 == ap_block_pp6_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage2;
            end
        end
        ap_ST_fsm_pp6_stage3 : begin
            if ((1'b0 == ap_block_pp6_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp6_stage3;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_pp7_stage0;
        end
        ap_ST_fsm_pp7_stage0 : begin
            if ((~((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b0 == ap_block_pp7_stage0_subdone) & (icmp_ln128_fu_2156_p2 == 1'd1)) & (1'b0 == ap_block_pp7_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage1;
            end else if (((ap_enable_reg_pp7_iter0 == 1'b1) & (1'b0 == ap_block_pp7_stage0_subdone) & (icmp_ln128_fu_2156_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end
        end
        ap_ST_fsm_pp7_stage1 : begin
            if ((1'b0 == ap_block_pp7_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage1;
            end
        end
        ap_ST_fsm_pp7_stage2 : begin
            if ((1'b0 == ap_block_pp7_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage2;
            end
        end
        ap_ST_fsm_pp7_stage3 : begin
            if ((1'b0 == ap_block_pp7_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp7_stage3;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_pp8_stage0;
        end
        ap_ST_fsm_pp8_stage0 : begin
            if ((~((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b0 == ap_block_pp8_stage0_subdone) & (icmp_ln140_fu_2218_p2 == 1'd1)) & (1'b0 == ap_block_pp8_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage1;
            end else if (((ap_enable_reg_pp8_iter0 == 1'b1) & (1'b0 == ap_block_pp8_stage0_subdone) & (icmp_ln140_fu_2218_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage0;
            end
        end
        ap_ST_fsm_pp8_stage1 : begin
            if ((1'b0 == ap_block_pp8_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage1;
            end
        end
        ap_ST_fsm_pp8_stage2 : begin
            if ((1'b0 == ap_block_pp8_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage2;
            end
        end
        ap_ST_fsm_pp8_stage3 : begin
            if ((1'b0 == ap_block_pp8_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp8_stage3;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_pp9_stage0;
        end
        ap_ST_fsm_pp9_stage0 : begin
            if ((~((ap_enable_reg_pp9_iter0 == 1'b1) & (1'b0 == ap_block_pp9_stage0_subdone) & (icmp_ln153_fu_2343_p2 == 1'd1)) & (1'b0 == ap_block_pp9_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp9_stage1;
            end else if (((ap_enable_reg_pp9_iter0 == 1'b1) & (1'b0 == ap_block_pp9_stage0_subdone) & (icmp_ln153_fu_2343_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp9_stage0;
            end
        end
        ap_ST_fsm_pp9_stage1 : begin
            if ((1'b0 == ap_block_pp9_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp9_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp9_stage1;
            end
        end
        ap_ST_fsm_pp9_stage2 : begin
            if ((1'b0 == ap_block_pp9_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp9_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp9_stage2;
            end
        end
        ap_ST_fsm_pp9_stage3 : begin
            if ((1'b0 == ap_block_pp9_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp9_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp9_stage3;
            end
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_pp10_stage0;
        end
        ap_ST_fsm_pp10_stage0 : begin
            if ((~((ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_subdone) & (icmp_ln166_fu_2468_p2 == 1'd1)) & (1'b0 == ap_block_pp10_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage1;
            end else if (((ap_enable_reg_pp10_iter0 == 1'b1) & (1'b0 == ap_block_pp10_stage0_subdone) & (icmp_ln166_fu_2468_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage0;
            end
        end
        ap_ST_fsm_pp10_stage1 : begin
            if ((1'b0 == ap_block_pp10_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp10_stage1;
            end
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_pp11_stage0;
        end
        ap_ST_fsm_pp11_stage0 : begin
            if ((~((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b0 == ap_block_pp11_stage0_subdone) & (icmp_ln178_fu_2531_p2 == 1'd1)) & (1'b0 == ap_block_pp11_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp11_stage1;
            end else if (((ap_enable_reg_pp11_iter0 == 1'b1) & (1'b0 == ap_block_pp11_stage0_subdone) & (icmp_ln178_fu_2531_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp11_stage0;
            end
        end
        ap_ST_fsm_pp11_stage1 : begin
            if ((1'b0 == ap_block_pp11_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp11_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp11_stage1;
            end
        end
        ap_ST_fsm_pp11_stage2 : begin
            if ((1'b0 == ap_block_pp11_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp11_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp11_stage2;
            end
        end
        ap_ST_fsm_pp11_stage3 : begin
            if ((1'b0 == ap_block_pp11_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp11_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp11_stage3;
            end
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_pp12_stage0;
        end
        ap_ST_fsm_pp12_stage0 : begin
            if ((~((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b0 == ap_block_pp12_stage0_subdone) & (icmp_ln191_fu_2656_p2 == 1'd1)) & (1'b0 == ap_block_pp12_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage1;
            end else if (((ap_enable_reg_pp12_iter0 == 1'b1) & (1'b0 == ap_block_pp12_stage0_subdone) & (icmp_ln191_fu_2656_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage0;
            end
        end
        ap_ST_fsm_pp12_stage1 : begin
            if ((1'b0 == ap_block_pp12_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage1;
            end
        end
        ap_ST_fsm_pp12_stage2 : begin
            if ((1'b0 == ap_block_pp12_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage2;
            end
        end
        ap_ST_fsm_pp12_stage3 : begin
            if ((1'b0 == ap_block_pp12_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp12_stage3;
            end
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_pp13_stage0;
        end
        ap_ST_fsm_pp13_stage0 : begin
            if ((~((ap_enable_reg_pp13_iter0 == 1'b1) & (1'b0 == ap_block_pp13_stage0_subdone) & (icmp_ln204_fu_2781_p2 == 1'd1)) & (1'b0 == ap_block_pp13_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp13_stage1;
            end else if (((ap_enable_reg_pp13_iter0 == 1'b1) & (1'b0 == ap_block_pp13_stage0_subdone) & (icmp_ln204_fu_2781_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp13_stage0;
            end
        end
        ap_ST_fsm_pp13_stage1 : begin
            if ((1'b0 == ap_block_pp13_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp13_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp13_stage1;
            end
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_pp14_stage0;
        end
        ap_ST_fsm_pp14_stage0 : begin
            if ((~((ap_enable_reg_pp14_iter0 == 1'b1) & (1'b0 == ap_block_pp14_stage0_subdone) & (icmp_ln216_fu_2844_p2 == 1'd1)) & (1'b0 == ap_block_pp14_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp14_stage1;
            end else if (((ap_enable_reg_pp14_iter0 == 1'b1) & (1'b0 == ap_block_pp14_stage0_subdone) & (icmp_ln216_fu_2844_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp14_stage0;
            end
        end
        ap_ST_fsm_pp14_stage1 : begin
            if ((1'b0 == ap_block_pp14_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp14_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp14_stage1;
            end
        end
        ap_ST_fsm_pp14_stage2 : begin
            if ((1'b0 == ap_block_pp14_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp14_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp14_stage2;
            end
        end
        ap_ST_fsm_pp14_stage3 : begin
            if ((1'b0 == ap_block_pp14_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp14_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp14_stage3;
            end
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_pp15_stage0;
        end
        ap_ST_fsm_pp15_stage0 : begin
            if ((~((ap_enable_reg_pp15_iter0 == 1'b1) & (1'b0 == ap_block_pp15_stage0_subdone) & (icmp_ln230_fu_2969_p2 == 1'd1)) & (1'b0 == ap_block_pp15_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp15_stage1;
            end else if (((ap_enable_reg_pp15_iter0 == 1'b1) & (1'b0 == ap_block_pp15_stage0_subdone) & (icmp_ln230_fu_2969_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp15_stage0;
            end
        end
        ap_ST_fsm_pp15_stage1 : begin
            if ((1'b0 == ap_block_pp15_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp15_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp15_stage1;
            end
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_pp16_stage0;
        end
        ap_ST_fsm_pp16_stage0 : begin
            if ((~((ap_enable_reg_pp16_iter0 == 1'b1) & (1'b0 == ap_block_pp16_stage0_subdone) & (icmp_ln242_fu_3032_p2 == 1'd1)) & (1'b0 == ap_block_pp16_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp16_stage1;
            end else if (((ap_enable_reg_pp16_iter0 == 1'b1) & (1'b0 == ap_block_pp16_stage0_subdone) & (icmp_ln242_fu_3032_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp16_stage0;
            end
        end
        ap_ST_fsm_pp16_stage1 : begin
            if ((1'b0 == ap_block_pp16_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp16_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp16_stage1;
            end
        end
        ap_ST_fsm_pp16_stage2 : begin
            if ((1'b0 == ap_block_pp16_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp16_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp16_stage2;
            end
        end
        ap_ST_fsm_pp16_stage3 : begin
            if ((1'b0 == ap_block_pp16_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp16_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp16_stage3;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_pp17_stage0;
        end
        ap_ST_fsm_pp17_stage0 : begin
            if ((~((ap_enable_reg_pp17_iter0 == 1'b1) & (1'b0 == ap_block_pp17_stage0_subdone) & (icmp_ln255_fu_3183_p2 == 1'd1)) & (1'b0 == ap_block_pp17_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp17_stage1;
            end else if (((ap_enable_reg_pp17_iter0 == 1'b1) & (1'b0 == ap_block_pp17_stage0_subdone) & (icmp_ln255_fu_3183_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp17_stage0;
            end
        end
        ap_ST_fsm_pp17_stage1 : begin
            if ((1'b0 == ap_block_pp17_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp17_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp17_stage1;
            end
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_1912_p2 = (ap_phi_mux_indvar_flatten_phi_fu_1252_p4 + 11'd1);

assign add_ln115_fu_2037_p2 = (ap_phi_mux_indvar_flatten6_phi_fu_1285_p4 + 11'd1);

assign add_ln140_fu_2224_p2 = (ap_phi_mux_indvar_flatten13_phi_fu_1329_p4 + 11'd1);

assign add_ln153_fu_2349_p2 = (ap_phi_mux_indvar_flatten20_phi_fu_1362_p4 + 11'd1);

assign add_ln178_fu_2537_p2 = (ap_phi_mux_indvar_flatten27_phi_fu_1406_p4 + 11'd1);

assign add_ln180_1_fu_3131_p2 = (zext_ln180_30_fu_3127_p1 + sub_ln180_reg_3790);

assign add_ln180_2_fu_3150_p2 = (zext_ln180_31_fu_3146_p1 + sub_ln180_reg_3790);

assign add_ln180_3_fu_3169_p2 = (zext_ln180_32_fu_3165_p1 + sub_ln180_reg_3790);

assign add_ln180_fu_3107_p2 = (zext_ln180_29_fu_3103_p1 + sub_ln180_fu_3090_p2);

assign add_ln191_fu_2662_p2 = (ap_phi_mux_indvar_flatten34_phi_fu_1439_p4 + 11'd1);

assign add_ln216_fu_2850_p2 = (ap_phi_mux_indvar_flatten41_phi_fu_1483_p4 + 11'd1);

assign add_ln242_fu_3038_p2 = (ap_phi_mux_indvar_flatten48_phi_fu_1527_p4 + 8'd1);

assign add_ln43_fu_1696_p2 = (21'd1639 + phi_mul_reg_1182);

assign add_ln45_fu_1736_p2 = (phi_urem_reg_1193 + 10'd1);

assign ap_CS_fsm_pp10_stage0 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_pp10_stage1 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_pp11_stage0 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_pp11_stage1 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_pp11_stage2 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_pp11_stage3 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_pp12_stage0 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_pp12_stage1 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_pp12_stage2 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_pp12_stage3 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_pp13_stage0 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_pp13_stage1 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_pp14_stage0 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_pp14_stage1 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_pp14_stage2 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_pp14_stage3 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_pp15_stage0 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_pp15_stage1 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_pp16_stage0 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_pp16_stage1 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_pp16_stage2 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_pp16_stage3 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_pp17_stage0 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_pp17_stage1 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_pp3_stage0 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp3_stage1 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp4_stage0 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp4_stage1 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp5_stage0 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp5_stage1 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp5_stage2 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp5_stage3 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp6_stage0 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp6_stage1 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp6_stage2 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp6_stage3 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp7_stage0 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_pp7_stage1 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_pp7_stage2 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_pp7_stage3 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_pp8_stage0 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_pp8_stage1 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_pp8_stage2 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_pp8_stage3 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_pp9_stage0 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_pp9_stage1 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_pp9_stage2 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_pp9_stage3 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state85 = ap_CS_fsm[32'd69];

assign ap_block_pp10_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp10_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp10_stage1_11001 = ((icmp_ln166_reg_3558 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp10_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp10_stage1_subdone = ((icmp_ln166_reg_3558 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp10_iter0 == 1'b1));
end

assign ap_block_pp11_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp11_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp11_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp11_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp11_stage1_11001 = ((icmp_ln178_reg_3583 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp11_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp11_stage1_subdone = ((icmp_ln178_reg_3583 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp11_iter0 == 1'b1));
end

assign ap_block_pp11_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp11_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp11_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp11_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp11_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp11_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp12_stage1_11001 = ((icmp_ln191_reg_3628 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp12_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp12_stage1_subdone = ((icmp_ln191_reg_3628 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp12_iter0 == 1'b1));
end

assign ap_block_pp12_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp12_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp13_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp13_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp13_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp13_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp13_stage1_11001 = ((icmp_ln204_reg_3673 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp13_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp13_stage1_subdone = ((icmp_ln204_reg_3673 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp13_iter0 == 1'b1));
end

assign ap_block_pp14_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp14_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp14_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp14_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp14_stage1_11001 = ((icmp_ln216_reg_3698 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp14_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp14_stage1_subdone = ((icmp_ln216_reg_3698 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp14_iter0 == 1'b1));
end

assign ap_block_pp14_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp14_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp14_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp14_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp14_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp14_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp15_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp15_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp15_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp15_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp15_stage1_11001 = ((icmp_ln230_reg_3743 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp15_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp15_stage1_subdone = ((icmp_ln230_reg_3743 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp15_iter0 == 1'b1));
end

assign ap_block_pp16_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp16_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp16_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp16_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp16_stage1_11001 = ((icmp_ln242_reg_3768 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp16_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp16_stage1_subdone = ((icmp_ln242_reg_3768 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp16_iter0 == 1'b1));
end

assign ap_block_pp16_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp16_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp16_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp16_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp16_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp16_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp17_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp17_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp17_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp17_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp17_stage1_11001 = ((icmp_ln255_reg_3819 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp17_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp17_stage1_subdone = ((icmp_ln255_reg_3819 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp17_iter0 == 1'b1));
end

assign ap_block_pp3_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp3_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp3_stage1_11001 = ((icmp_ln77_reg_3308 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp3_stage1_subdone = ((icmp_ln77_reg_3308 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp3_iter0 == 1'b1));
end

assign ap_block_pp4_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp4_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp4_stage1_11001 = ((icmp_ln89_reg_3330 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp4_stage1_subdone = ((icmp_ln89_reg_3330 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp4_iter0 == 1'b1));
end

assign ap_block_pp5_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp5_stage1_11001 = ((icmp_ln102_reg_3352 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp5_stage1_subdone = ((icmp_ln102_reg_3352 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp5_iter0 == 1'b1));
end

assign ap_block_pp5_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp5_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp6_stage1_11001 = ((icmp_ln115_reg_3397 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp6_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp6_stage1_subdone = ((icmp_ln115_reg_3397 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp6_iter0 == 1'b1));
end

assign ap_block_pp6_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp6_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp7_stage1_11001 = ((icmp_ln128_reg_3442 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp7_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp7_stage1_subdone = ((icmp_ln128_reg_3442 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp7_iter0 == 1'b1));
end

assign ap_block_pp7_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp7_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp8_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp8_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp8_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp8_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp8_stage1_11001 = ((icmp_ln140_reg_3468 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp8_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp8_stage1_subdone = ((icmp_ln140_reg_3468 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp8_iter0 == 1'b1));
end

assign ap_block_pp8_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp8_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp8_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp8_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp8_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp8_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp9_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp9_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp9_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp9_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp9_stage1_11001 = ((icmp_ln153_reg_3513 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp9_iter0 == 1'b1));
end

always @ (*) begin
    ap_block_pp9_stage1_subdone = ((icmp_ln153_reg_3513 == 1'd0) & (weight_in_TVALID == 1'b0) & (ap_enable_reg_pp9_iter0 == 1'b1));
end

assign ap_block_pp9_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp9_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp9_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp9_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp9_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp9_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp3_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp4_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state13_pp4_stage1_iter0 = ((icmp_ln89_reg_3330 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state14_pp4_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp5_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp5_stage1_iter0 = ((icmp_ln102_reg_3352 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state18_pp5_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp5_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((icmp_ln38_fu_1680_p2 == 1'd0) & (data_in_TVALID == 1'b0));
end

assign ap_block_state20_pp5_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp6_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state23_pp6_stage1_iter0 = ((icmp_ln115_reg_3397 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state24_pp6_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp6_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp6_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp7_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state29_pp7_stage1_iter0 = ((icmp_ln128_reg_3442 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state30_pp7_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp7_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp7_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp8_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state35_pp8_stage1_iter0 = ((icmp_ln140_reg_3468 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state36_pp8_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp8_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp8_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4 = ((icmp_ln48_fu_1756_p2 == 1'd0) & (data_in_TVALID == 1'b0));
end

assign ap_block_state40_pp9_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state41_pp9_stage1_iter0 = ((icmp_ln153_reg_3513 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state42_pp9_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state43_pp9_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state44_pp9_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state46_pp10_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state47_pp10_stage1_iter0 = ((icmp_ln166_reg_3558 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state48_pp10_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state50_pp11_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state51_pp11_stage1_iter0 = ((icmp_ln178_reg_3583 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state52_pp11_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state53_pp11_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state54_pp11_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state56_pp12_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state57_pp12_stage1_iter0 = ((icmp_ln191_reg_3628 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state58_pp12_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state59_pp12_stage3_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6 = ((icmp_ln57_fu_1773_p2 == 1'd0) & (data_in_TVALID == 1'b0));
end

assign ap_block_state60_pp12_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state62_pp13_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state63_pp13_stage1_iter0 = ((icmp_ln204_reg_3673 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state64_pp13_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state66_pp14_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state67_pp14_stage1_iter0 = ((icmp_ln216_reg_3698 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state68_pp14_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state69_pp14_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state70_pp14_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state72_pp15_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state73_pp15_stage1_iter0 = ((icmp_ln230_reg_3743 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state74_pp15_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state76_pp16_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state77_pp16_stage1_iter0 = ((icmp_ln242_reg_3768 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state78_pp16_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state79_pp16_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state80_pp16_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state82_pp17_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state83_pp17_stage1_iter0 = ((icmp_ln255_reg_3819 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_block_state84_pp17_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp3_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state9_pp3_stage1_iter0 = ((icmp_ln77_reg_3308 == 1'd0) & (weight_in_TVALID == 1'b0));
end

assign ap_enable_pp10 = (ap_idle_pp10 ^ 1'b1);

assign ap_enable_pp11 = (ap_idle_pp11 ^ 1'b1);

assign ap_enable_pp12 = (ap_idle_pp12 ^ 1'b1);

assign ap_enable_pp13 = (ap_idle_pp13 ^ 1'b1);

assign ap_enable_pp14 = (ap_idle_pp14 ^ 1'b1);

assign ap_enable_pp15 = (ap_idle_pp15 ^ 1'b1);

assign ap_enable_pp16 = (ap_idle_pp16 ^ 1'b1);

assign ap_enable_pp17 = (ap_idle_pp17 ^ 1'b1);

assign ap_enable_pp3 = (ap_idle_pp3 ^ 1'b1);

assign ap_enable_pp4 = (ap_idle_pp4 ^ 1'b1);

assign ap_enable_pp5 = (ap_idle_pp5 ^ 1'b1);

assign ap_enable_pp6 = (ap_idle_pp6 ^ 1'b1);

assign ap_enable_pp7 = (ap_idle_pp7 ^ 1'b1);

assign ap_enable_pp8 = (ap_idle_pp8 ^ 1'b1);

assign ap_enable_pp9 = (ap_idle_pp9 ^ 1'b1);

assign ap_return_0 = ssdm_int_0_V_write_s_reg_3293;

assign ap_return_1 = ssdm_int_1_V_write_s_reg_3298;

assign ap_return_2 = ssdm_int_2_V_write_s_reg_3303;

assign cosines_0_address0 = zext_ln43_fu_1712_p1;

assign cosines_0_d0 = data_in_TDATA;

assign cosines_10_address0 = zext_ln43_fu_1712_p1;

assign cosines_10_d0 = data_in_TDATA;

assign cosines_11_address0 = zext_ln43_fu_1712_p1;

assign cosines_11_d0 = data_in_TDATA;

assign cosines_12_address0 = zext_ln43_fu_1712_p1;

assign cosines_12_d0 = data_in_TDATA;

assign cosines_13_address0 = zext_ln43_fu_1712_p1;

assign cosines_13_d0 = data_in_TDATA;

assign cosines_14_address0 = zext_ln43_fu_1712_p1;

assign cosines_14_d0 = data_in_TDATA;

assign cosines_15_address0 = zext_ln43_fu_1712_p1;

assign cosines_15_d0 = data_in_TDATA;

assign cosines_16_address0 = zext_ln43_fu_1712_p1;

assign cosines_16_d0 = data_in_TDATA;

assign cosines_17_address0 = zext_ln43_fu_1712_p1;

assign cosines_17_d0 = data_in_TDATA;

assign cosines_18_address0 = zext_ln43_fu_1712_p1;

assign cosines_18_d0 = data_in_TDATA;

assign cosines_19_address0 = zext_ln43_fu_1712_p1;

assign cosines_19_d0 = data_in_TDATA;

assign cosines_1_address0 = zext_ln43_fu_1712_p1;

assign cosines_1_d0 = data_in_TDATA;

assign cosines_2_address0 = zext_ln43_fu_1712_p1;

assign cosines_2_d0 = data_in_TDATA;

assign cosines_3_address0 = zext_ln43_fu_1712_p1;

assign cosines_3_d0 = data_in_TDATA;

assign cosines_4_address0 = zext_ln43_fu_1712_p1;

assign cosines_4_d0 = data_in_TDATA;

assign cosines_5_address0 = zext_ln43_fu_1712_p1;

assign cosines_5_d0 = data_in_TDATA;

assign cosines_6_address0 = zext_ln43_fu_1712_p1;

assign cosines_6_d0 = data_in_TDATA;

assign cosines_7_address0 = zext_ln43_fu_1712_p1;

assign cosines_7_d0 = data_in_TDATA;

assign cosines_8_address0 = zext_ln43_fu_1712_p1;

assign cosines_8_d0 = data_in_TDATA;

assign cosines_9_address0 = zext_ln43_fu_1712_p1;

assign cosines_9_d0 = data_in_TDATA;

assign i_10_fu_2230_p2 = (7'd1 + ap_phi_mux_i9_0_phi_fu_1340_p4);

assign i_12_fu_2355_p2 = (7'd1 + ap_phi_mux_i11_0_phi_fu_1373_p4);

assign i_13_fu_2474_p2 = (ap_phi_mux_i13_0_phi_fu_1395_p4 + 5'd1);

assign i_15_fu_2543_p2 = (7'd1 + ap_phi_mux_i14_0_phi_fu_1417_p4);

assign i_17_fu_2668_p2 = (7'd1 + ap_phi_mux_i16_0_phi_fu_1450_p4);

assign i_18_fu_2787_p2 = (ap_phi_mux_i18_0_phi_fu_1472_p4 + 5'd1);

assign i_1_fu_1686_p2 = (i_0_reg_1171 + 10'd1);

assign i_20_fu_2856_p2 = (7'd1 + ap_phi_mux_i19_0_phi_fu_1494_p4);

assign i_21_fu_2975_p2 = (ap_phi_mux_i21_0_phi_fu_1516_p4 + 5'd1);

assign i_23_fu_3044_p2 = (7'd1 + ap_phi_mux_i22_0_phi_fu_1538_p4);

assign i_24_fu_3189_p2 = (ap_phi_mux_i24_0_phi_fu_1560_p4 + 2'd1);

assign i_2_fu_1779_p2 = (i2_0_reg_1215 + 4'd1);

assign i_3_fu_1854_p2 = (ap_phi_mux_i3_0_phi_fu_1241_p4 + 2'd1);

assign i_5_fu_1918_p2 = (7'd1 + ap_phi_mux_i4_0_phi_fu_1263_p4);

assign i_7_fu_2043_p2 = (7'd1 + ap_phi_mux_i6_0_phi_fu_1296_p4);

assign i_8_fu_2162_p2 = (ap_phi_mux_i8_0_phi_fu_1318_p4 + 5'd1);

assign i_fu_1762_p2 = (i1_0_reg_1204 + 5'd1);

assign icmp_ln102_fu_1906_p2 = ((ap_phi_mux_indvar_flatten_phi_fu_1252_p4 == 11'd1536) ? 1'b1 : 1'b0);

assign icmp_ln103_fu_1924_p2 = ((ap_phi_mux_j5_0_phi_fu_1274_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln115_fu_2031_p2 = ((ap_phi_mux_indvar_flatten6_phi_fu_1285_p4 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln116_fu_2049_p2 = ((ap_phi_mux_j7_0_phi_fu_1307_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln128_fu_2156_p2 = ((ap_phi_mux_i8_0_phi_fu_1318_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln140_fu_2218_p2 = ((ap_phi_mux_indvar_flatten13_phi_fu_1329_p4 == 11'd1536) ? 1'b1 : 1'b0);

assign icmp_ln141_fu_2236_p2 = ((ap_phi_mux_j10_0_phi_fu_1351_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_2343_p2 = ((ap_phi_mux_indvar_flatten20_phi_fu_1362_p4 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln154_fu_2361_p2 = ((ap_phi_mux_j12_0_phi_fu_1384_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln166_fu_2468_p2 = ((ap_phi_mux_i13_0_phi_fu_1395_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln178_fu_2531_p2 = ((ap_phi_mux_indvar_flatten27_phi_fu_1406_p4 == 11'd1536) ? 1'b1 : 1'b0);

assign icmp_ln179_fu_2549_p2 = ((ap_phi_mux_j15_0_phi_fu_1428_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln191_fu_2656_p2 = ((ap_phi_mux_indvar_flatten34_phi_fu_1439_p4 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln192_fu_2674_p2 = ((ap_phi_mux_j17_0_phi_fu_1461_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln204_fu_2781_p2 = ((ap_phi_mux_i18_0_phi_fu_1472_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln216_fu_2844_p2 = ((ap_phi_mux_indvar_flatten41_phi_fu_1483_p4 == 11'd1024) ? 1'b1 : 1'b0);

assign icmp_ln217_fu_2862_p2 = ((ap_phi_mux_j20_0_phi_fu_1505_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln230_fu_2969_p2 = ((ap_phi_mux_i21_0_phi_fu_1516_p4 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln242_fu_3032_p2 = ((ap_phi_mux_indvar_flatten48_phi_fu_1527_p4 == 8'd192) ? 1'b1 : 1'b0);

assign icmp_ln243_fu_3050_p2 = ((ap_phi_mux_j23_0_phi_fu_1549_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln255_fu_3183_p2 = ((ap_phi_mux_i24_0_phi_fu_1560_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln38_fu_1680_p2 = ((i_0_reg_1171 == 10'd720) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_1742_p2 = ((add_ln45_fu_1736_p2 < 10'd20) ? 1'b1 : 1'b0);

assign icmp_ln48_fu_1756_p2 = ((i1_0_reg_1204 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln57_fu_1773_p2 = ((i2_0_reg_1215 == 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln77_fu_1790_p2 = ((ap_phi_mux_j_0_phi_fu_1230_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_1848_p2 = ((ap_phi_mux_i3_0_phi_fu_1241_p4 == 2'd3) ? 1'b1 : 1'b0);

assign j_1_fu_2009_p2 = (5'd1 + select_ln107_reg_3361);

assign j_2_fu_2134_p2 = (5'd1 + select_ln120_reg_3406);

assign j_3_fu_2321_p2 = (5'd1 + select_ln145_reg_3477);

assign j_4_fu_2446_p2 = (5'd1 + select_ln158_reg_3522);

assign j_5_fu_2634_p2 = (5'd1 + select_ln183_reg_3592);

assign j_6_fu_2759_p2 = (5'd1 + select_ln196_reg_3637);

assign j_7_fu_2947_p2 = (5'd1 + select_ln221_reg_3707);

assign j_8_fu_3174_p2 = (2'd1 + select_ln247_reg_3777);

assign j_fu_1796_p2 = (ap_phi_mux_j_0_phi_fu_1230_p4 + 2'd1);

assign or_ln108_fu_1974_p2 = (shl_ln2_fu_1967_p3 | 6'd1);

assign or_ln109_fu_1992_p2 = (shl_ln2_reg_3386 | 6'd2);

assign or_ln110_fu_2014_p2 = (shl_ln2_reg_3386 | 6'd3);

assign or_ln121_fu_2099_p2 = (shl_ln3_fu_2092_p3 | 6'd1);

assign or_ln122_fu_2117_p2 = (shl_ln3_reg_3431 | 6'd2);

assign or_ln123_fu_2139_p2 = (shl_ln3_reg_3431 | 6'd3);

assign or_ln133_fu_2188_p2 = (shl_ln4_reg_3456 | 6'd1);

assign or_ln134_fu_2198_p2 = (shl_ln4_reg_3456 | 6'd2);

assign or_ln135_fu_2208_p2 = (shl_ln4_reg_3456 | 6'd3);

assign or_ln146_fu_2286_p2 = (shl_ln5_fu_2279_p3 | 6'd1);

assign or_ln147_fu_2304_p2 = (shl_ln5_reg_3502 | 6'd2);

assign or_ln148_fu_2326_p2 = (shl_ln5_reg_3502 | 6'd3);

assign or_ln159_fu_2411_p2 = (shl_ln6_fu_2404_p3 | 6'd1);

assign or_ln160_fu_2429_p2 = (shl_ln6_reg_3547 | 6'd2);

assign or_ln161_fu_2451_p2 = (shl_ln6_reg_3547 | 6'd3);

assign or_ln171_fu_2496_p2 = (shl_ln7_fu_2484_p3 | 6'd1);

assign or_ln172_fu_2511_p2 = (shl_ln7_reg_3572 | 6'd2);

assign or_ln173_fu_2521_p2 = (shl_ln7_reg_3572 | 6'd3);

assign or_ln184_fu_2599_p2 = (shl_ln8_fu_2592_p3 | 6'd1);

assign or_ln185_fu_2617_p2 = (shl_ln8_reg_3617 | 6'd2);

assign or_ln186_fu_2639_p2 = (shl_ln8_reg_3617 | 6'd3);

assign or_ln197_fu_2724_p2 = (shl_ln9_fu_2717_p3 | 6'd1);

assign or_ln198_fu_2742_p2 = (shl_ln9_reg_3662 | 6'd2);

assign or_ln199_fu_2764_p2 = (shl_ln9_reg_3662 | 6'd3);

assign or_ln209_fu_2809_p2 = (shl_ln10_fu_2797_p3 | 6'd1);

assign or_ln210_fu_2824_p2 = (shl_ln10_reg_3687 | 6'd2);

assign or_ln211_fu_2834_p2 = (shl_ln10_reg_3687 | 6'd3);

assign or_ln222_fu_2912_p2 = (shl_ln11_fu_2905_p3 | 6'd1);

assign or_ln223_fu_2930_p2 = (shl_ln11_reg_3732 | 6'd2);

assign or_ln224_fu_2952_p2 = (shl_ln11_reg_3732 | 6'd3);

assign or_ln235_fu_2997_p2 = (shl_ln12_fu_2985_p3 | 6'd1);

assign or_ln236_fu_3012_p2 = (shl_ln12_reg_3757 | 6'd2);

assign or_ln237_fu_3022_p2 = (shl_ln12_reg_3757 | 6'd3);

assign or_ln248_fu_3122_p2 = (shl_ln13_reg_3797 | 4'd1);

assign or_ln249_fu_3141_p2 = (shl_ln13_reg_3797 | 4'd2);

assign or_ln250_fu_3160_p2 = (shl_ln13_reg_3797 | 4'd3);

assign or_ln260_fu_3207_p2 = (shl_ln14_reg_3828 | 4'd1);

assign or_ln261_fu_3221_p2 = (shl_ln14_reg_3828 | 4'd2);

assign or_ln262_fu_3231_p2 = (shl_ln14_reg_3828 | 4'd3);

assign or_ln82_fu_1814_p2 = (shl_ln_reg_3317 | 4'd1);

assign or_ln83_fu_1828_p2 = (shl_ln_reg_3317 | 4'd2);

assign or_ln84_fu_1838_p2 = (shl_ln_reg_3317 | 4'd3);

assign or_ln94_fu_1872_p2 = (shl_ln1_reg_3339 | 4'd1);

assign or_ln95_fu_1886_p2 = (shl_ln1_reg_3339 | 4'd2);

assign or_ln96_fu_1896_p2 = (shl_ln1_reg_3339 | 4'd3);

assign select_ln107_1_fu_1938_p3 = ((icmp_ln103_fu_1924_p2[0:0] === 1'b1) ? i_5_fu_1918_p2 : ap_phi_mux_i4_0_phi_fu_1263_p4);

assign select_ln107_fu_1930_p3 = ((icmp_ln103_fu_1924_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j5_0_phi_fu_1274_p4);

assign select_ln120_1_fu_2063_p3 = ((icmp_ln116_fu_2049_p2[0:0] === 1'b1) ? i_7_fu_2043_p2 : ap_phi_mux_i6_0_phi_fu_1296_p4);

assign select_ln120_fu_2055_p3 = ((icmp_ln116_fu_2049_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j7_0_phi_fu_1307_p4);

assign select_ln145_1_fu_2250_p3 = ((icmp_ln141_fu_2236_p2[0:0] === 1'b1) ? i_10_fu_2230_p2 : ap_phi_mux_i9_0_phi_fu_1340_p4);

assign select_ln145_fu_2242_p3 = ((icmp_ln141_fu_2236_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j10_0_phi_fu_1351_p4);

assign select_ln158_1_fu_2375_p3 = ((icmp_ln154_fu_2361_p2[0:0] === 1'b1) ? i_12_fu_2355_p2 : ap_phi_mux_i11_0_phi_fu_1373_p4);

assign select_ln158_fu_2367_p3 = ((icmp_ln154_fu_2361_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j12_0_phi_fu_1384_p4);

assign select_ln183_1_fu_2563_p3 = ((icmp_ln179_fu_2549_p2[0:0] === 1'b1) ? i_15_fu_2543_p2 : ap_phi_mux_i14_0_phi_fu_1417_p4);

assign select_ln183_fu_2555_p3 = ((icmp_ln179_fu_2549_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j15_0_phi_fu_1428_p4);

assign select_ln196_1_fu_2688_p3 = ((icmp_ln192_fu_2674_p2[0:0] === 1'b1) ? i_17_fu_2668_p2 : ap_phi_mux_i16_0_phi_fu_1450_p4);

assign select_ln196_fu_2680_p3 = ((icmp_ln192_fu_2674_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j17_0_phi_fu_1461_p4);

assign select_ln221_1_fu_2876_p3 = ((icmp_ln217_fu_2862_p2[0:0] === 1'b1) ? i_20_fu_2856_p2 : ap_phi_mux_i19_0_phi_fu_1494_p4);

assign select_ln221_fu_2868_p3 = ((icmp_ln217_fu_2862_p2[0:0] === 1'b1) ? 5'd0 : ap_phi_mux_j20_0_phi_fu_1505_p4);

assign select_ln247_1_fu_3064_p3 = ((icmp_ln243_fu_3050_p2[0:0] === 1'b1) ? i_23_fu_3044_p2 : ap_phi_mux_i22_0_phi_fu_1538_p4);

assign select_ln247_fu_3056_p3 = ((icmp_ln243_fu_3050_p2[0:0] === 1'b1) ? 2'd0 : ap_phi_mux_j23_0_phi_fu_1549_p4);

assign select_ln45_fu_1748_p3 = ((icmp_ln45_fu_1742_p2[0:0] === 1'b1) ? add_ln45_fu_1736_p2 : 10'd0);

assign sext_ln180_1_fu_3136_p1 = $signed(add_ln180_1_fu_3131_p2);

assign sext_ln180_2_fu_3155_p1 = $signed(add_ln180_2_fu_3150_p2);

assign sext_ln180_3_fu_3179_p1 = $signed(add_ln180_3_reg_3809);

assign sext_ln180_fu_3113_p1 = $signed(add_ln180_fu_3107_p2);

assign shl_ln10_fu_2797_p3 = {{trunc_ln208_reg_3682}, {2'd0}};

assign shl_ln11_fu_2905_p3 = {{trunc_ln221_reg_3721}, {2'd0}};

assign shl_ln12_fu_2985_p3 = {{trunc_ln234_reg_3752}, {2'd0}};

assign shl_ln13_fu_3096_p3 = {{select_ln247_reg_3777}, {2'd0}};

assign shl_ln14_fu_3195_p3 = {{ap_phi_mux_i24_0_phi_fu_1560_p4}, {2'd0}};

assign shl_ln1_fu_1860_p3 = {{ap_phi_mux_i3_0_phi_fu_1241_p4}, {2'd0}};

assign shl_ln2_fu_1967_p3 = {{trunc_ln107_reg_3375}, {2'd0}};

assign shl_ln3_fu_2092_p3 = {{trunc_ln120_reg_3420}, {2'd0}};

assign shl_ln4_fu_2172_p3 = {{trunc_ln132_reg_3451}, {2'd0}};

assign shl_ln5_fu_2279_p3 = {{trunc_ln145_reg_3491}, {2'd0}};

assign shl_ln6_fu_2404_p3 = {{trunc_ln158_reg_3536}, {2'd0}};

assign shl_ln7_fu_2484_p3 = {{trunc_ln170_reg_3567}, {2'd0}};

assign shl_ln8_fu_2592_p3 = {{trunc_ln183_reg_3606}, {2'd0}};

assign shl_ln9_fu_2717_p3 = {{trunc_ln196_reg_3651}, {2'd0}};

assign shl_ln_fu_1802_p3 = {{ap_phi_mux_j_0_phi_fu_1230_p4}, {2'd0}};

assign sub_ln180_fu_3090_p2 = (tmp_46_fu_3072_p3 - zext_ln180_28_fu_3086_p1);

assign tmp_17_fu_1702_p4 = {{phi_mul_reg_1182[20:15]}};

assign tmp_18_fu_1950_p4 = {{{select_ln107_1_reg_3366}, {trunc_ln107_reg_3375}}, {2'd0}};

assign tmp_19_fu_1980_p3 = {{select_ln107_1_reg_3366}, {or_ln108_fu_1974_p2}};

assign tmp_20_fu_1997_p3 = {{select_ln107_1_reg_3366}, {or_ln109_fu_1992_p2}};

assign tmp_21_fu_2019_p3 = {{select_ln107_1_reg_3366}, {or_ln110_fu_2014_p2}};

assign tmp_22_fu_2075_p4 = {{{select_ln120_1_reg_3411}, {trunc_ln120_reg_3420}}, {2'd0}};

assign tmp_23_fu_2105_p3 = {{select_ln120_1_reg_3411}, {or_ln121_fu_2099_p2}};

assign tmp_24_fu_2122_p3 = {{select_ln120_1_reg_3411}, {or_ln122_fu_2117_p2}};

assign tmp_25_fu_2144_p3 = {{select_ln120_1_reg_3411}, {or_ln123_fu_2139_p2}};

assign tmp_26_fu_2262_p4 = {{{select_ln145_1_reg_3482}, {trunc_ln145_reg_3491}}, {2'd0}};

assign tmp_27_fu_2292_p3 = {{select_ln145_1_reg_3482}, {or_ln146_fu_2286_p2}};

assign tmp_28_fu_2309_p3 = {{select_ln145_1_reg_3482}, {or_ln147_fu_2304_p2}};

assign tmp_29_fu_2331_p3 = {{select_ln145_1_reg_3482}, {or_ln148_fu_2326_p2}};

assign tmp_30_fu_2387_p4 = {{{select_ln158_1_reg_3527}, {trunc_ln158_reg_3536}}, {2'd0}};

assign tmp_31_fu_2417_p3 = {{select_ln158_1_reg_3527}, {or_ln159_fu_2411_p2}};

assign tmp_32_fu_2434_p3 = {{select_ln158_1_reg_3527}, {or_ln160_fu_2429_p2}};

assign tmp_33_fu_2456_p3 = {{select_ln158_1_reg_3527}, {or_ln161_fu_2451_p2}};

assign tmp_34_fu_2575_p4 = {{{select_ln183_1_reg_3597}, {trunc_ln183_reg_3606}}, {2'd0}};

assign tmp_35_fu_2605_p3 = {{select_ln183_1_reg_3597}, {or_ln184_fu_2599_p2}};

assign tmp_36_fu_2622_p3 = {{select_ln183_1_reg_3597}, {or_ln185_fu_2617_p2}};

assign tmp_37_fu_2644_p3 = {{select_ln183_1_reg_3597}, {or_ln186_fu_2639_p2}};

assign tmp_38_fu_2700_p4 = {{{select_ln196_1_reg_3642}, {trunc_ln196_reg_3651}}, {2'd0}};

assign tmp_39_fu_2730_p3 = {{select_ln196_1_reg_3642}, {or_ln197_fu_2724_p2}};

assign tmp_40_fu_2747_p3 = {{select_ln196_1_reg_3642}, {or_ln198_fu_2742_p2}};

assign tmp_41_fu_2769_p3 = {{select_ln196_1_reg_3642}, {or_ln199_fu_2764_p2}};

assign tmp_42_fu_2888_p4 = {{{select_ln221_1_reg_3712}, {trunc_ln221_reg_3721}}, {2'd0}};

assign tmp_43_fu_2918_p3 = {{select_ln221_1_reg_3712}, {or_ln222_fu_2912_p2}};

assign tmp_44_fu_2935_p3 = {{select_ln221_1_reg_3712}, {or_ln223_fu_2930_p2}};

assign tmp_45_fu_2957_p3 = {{select_ln221_1_reg_3712}, {or_ln224_fu_2952_p2}};

assign tmp_46_fu_3072_p3 = {{select_ln247_1_reg_3783}, {4'd0}};

assign tmp_47_fu_3079_p3 = {{select_ln247_1_reg_3783}, {2'd0}};

assign tmp_scale_address0 = zext_ln61_fu_1785_p1;

assign tmp_scale_d0 = data_in_TDATA;

assign trunc_ln107_fu_1946_p1 = select_ln107_fu_1930_p3[3:0];

assign trunc_ln120_fu_2071_p1 = select_ln120_fu_2055_p3[3:0];

assign trunc_ln132_fu_2168_p1 = ap_phi_mux_i8_0_phi_fu_1318_p4[3:0];

assign trunc_ln145_fu_2258_p1 = select_ln145_fu_2242_p3[3:0];

assign trunc_ln158_fu_2383_p1 = select_ln158_fu_2367_p3[3:0];

assign trunc_ln170_fu_2480_p1 = ap_phi_mux_i13_0_phi_fu_1395_p4[3:0];

assign trunc_ln183_fu_2571_p1 = select_ln183_fu_2555_p3[3:0];

assign trunc_ln196_fu_2696_p1 = select_ln196_fu_2680_p3[3:0];

assign trunc_ln208_fu_2793_p1 = ap_phi_mux_i18_0_phi_fu_1472_p4[3:0];

assign trunc_ln221_fu_2884_p1 = select_ln221_fu_2868_p3[3:0];

assign trunc_ln234_fu_2981_p1 = ap_phi_mux_i21_0_phi_fu_1516_p4[3:0];

assign trunc_ln43_fu_1692_p1 = phi_urem_reg_1193[5:0];

assign trunc_ln647_10_fu_2820_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_11_fu_2901_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_12_fu_3008_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_13_fu_3118_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_14_fu_3217_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_1_fu_1882_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_2_fu_1963_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_3_fu_2088_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_4_fu_2184_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_5_fu_2275_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_6_fu_2400_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_7_fu_2507_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_8_fu_2588_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_9_fu_2713_p1 = weight_in_TDATA[7:0];

assign trunc_ln647_fu_1824_p1 = weight_in_TDATA[7:0];

assign weight_bias_scale_address0 = zext_ln52_fu_1768_p1;

assign weight_bias_scale_d0 = data_in_TDATA;

assign zext_ln132_fu_2179_p1 = shl_ln4_fu_2172_p3;

assign zext_ln133_fu_2193_p1 = or_ln133_fu_2188_p2;

assign zext_ln134_fu_2203_p1 = or_ln134_fu_2198_p2;

assign zext_ln135_fu_2213_p1 = or_ln135_fu_2208_p2;

assign zext_ln170_fu_2491_p1 = shl_ln7_fu_2484_p3;

assign zext_ln171_fu_2502_p1 = or_ln171_fu_2496_p2;

assign zext_ln172_fu_2516_p1 = or_ln172_fu_2511_p2;

assign zext_ln173_fu_2526_p1 = or_ln173_fu_2521_p2;

assign zext_ln180_10_fu_2316_p1 = tmp_28_fu_2309_p3;

assign zext_ln180_11_fu_2338_p1 = tmp_29_fu_2331_p3;

assign zext_ln180_12_fu_2395_p1 = tmp_30_fu_2387_p4;

assign zext_ln180_13_fu_2424_p1 = tmp_31_fu_2417_p3;

assign zext_ln180_14_fu_2441_p1 = tmp_32_fu_2434_p3;

assign zext_ln180_15_fu_2463_p1 = tmp_33_fu_2456_p3;

assign zext_ln180_16_fu_2583_p1 = tmp_34_fu_2575_p4;

assign zext_ln180_17_fu_2612_p1 = tmp_35_fu_2605_p3;

assign zext_ln180_18_fu_2629_p1 = tmp_36_fu_2622_p3;

assign zext_ln180_19_fu_2651_p1 = tmp_37_fu_2644_p3;

assign zext_ln180_1_fu_1987_p1 = tmp_19_fu_1980_p3;

assign zext_ln180_20_fu_2708_p1 = tmp_38_fu_2700_p4;

assign zext_ln180_21_fu_2737_p1 = tmp_39_fu_2730_p3;

assign zext_ln180_22_fu_2754_p1 = tmp_40_fu_2747_p3;

assign zext_ln180_23_fu_2776_p1 = tmp_41_fu_2769_p3;

assign zext_ln180_24_fu_2896_p1 = tmp_42_fu_2888_p4;

assign zext_ln180_25_fu_2925_p1 = tmp_43_fu_2918_p3;

assign zext_ln180_26_fu_2942_p1 = tmp_44_fu_2935_p3;

assign zext_ln180_27_fu_2964_p1 = tmp_45_fu_2957_p3;

assign zext_ln180_28_fu_3086_p1 = tmp_47_fu_3079_p3;

assign zext_ln180_29_fu_3103_p1 = shl_ln13_fu_3096_p3;

assign zext_ln180_2_fu_2004_p1 = tmp_20_fu_1997_p3;

assign zext_ln180_30_fu_3127_p1 = or_ln248_fu_3122_p2;

assign zext_ln180_31_fu_3146_p1 = or_ln249_fu_3141_p2;

assign zext_ln180_32_fu_3165_p1 = or_ln250_fu_3160_p2;

assign zext_ln180_3_fu_2026_p1 = tmp_21_fu_2019_p3;

assign zext_ln180_4_fu_2083_p1 = tmp_22_fu_2075_p4;

assign zext_ln180_5_fu_2112_p1 = tmp_23_fu_2105_p3;

assign zext_ln180_6_fu_2129_p1 = tmp_24_fu_2122_p3;

assign zext_ln180_7_fu_2151_p1 = tmp_25_fu_2144_p3;

assign zext_ln180_8_fu_2270_p1 = tmp_26_fu_2262_p4;

assign zext_ln180_9_fu_2299_p1 = tmp_27_fu_2292_p3;

assign zext_ln180_fu_1958_p1 = tmp_18_fu_1950_p4;

assign zext_ln208_fu_2804_p1 = shl_ln10_fu_2797_p3;

assign zext_ln209_fu_2815_p1 = or_ln209_fu_2809_p2;

assign zext_ln210_fu_2829_p1 = or_ln210_fu_2824_p2;

assign zext_ln211_fu_2839_p1 = or_ln211_fu_2834_p2;

assign zext_ln234_fu_2992_p1 = shl_ln12_fu_2985_p3;

assign zext_ln235_fu_3003_p1 = or_ln235_fu_2997_p2;

assign zext_ln236_fu_3017_p1 = or_ln236_fu_3012_p2;

assign zext_ln237_fu_3027_p1 = or_ln237_fu_3022_p2;

assign zext_ln259_fu_3203_p1 = shl_ln14_reg_3828;

assign zext_ln260_fu_3212_p1 = or_ln260_fu_3207_p2;

assign zext_ln261_fu_3226_p1 = or_ln261_fu_3221_p2;

assign zext_ln262_fu_3236_p1 = or_ln262_fu_3231_p2;

assign zext_ln43_fu_1712_p1 = tmp_17_fu_1702_p4;

assign zext_ln52_fu_1768_p1 = i1_0_reg_1204;

assign zext_ln61_fu_1785_p1 = i2_0_reg_1215;

assign zext_ln81_fu_1810_p1 = shl_ln_reg_3317;

assign zext_ln82_fu_1819_p1 = or_ln82_fu_1814_p2;

assign zext_ln83_fu_1833_p1 = or_ln83_fu_1828_p2;

assign zext_ln84_fu_1843_p1 = or_ln84_fu_1838_p2;

assign zext_ln93_fu_1868_p1 = shl_ln1_reg_3339;

assign zext_ln94_fu_1877_p1 = or_ln94_fu_1872_p2;

assign zext_ln95_fu_1891_p1 = or_ln95_fu_1886_p2;

assign zext_ln96_fu_1901_p1 = or_ln96_fu_1896_p2;

always @ (posedge ap_clk) begin
    shl_ln_reg_3317[1:0] <= 2'b00;
    shl_ln1_reg_3339[1:0] <= 2'b00;
    shl_ln2_reg_3386[1:0] <= 2'b00;
    shl_ln3_reg_3431[1:0] <= 2'b00;
    shl_ln4_reg_3456[1:0] <= 2'b00;
    shl_ln5_reg_3502[1:0] <= 2'b00;
    shl_ln6_reg_3547[1:0] <= 2'b00;
    shl_ln7_reg_3572[1:0] <= 2'b00;
    shl_ln8_reg_3617[1:0] <= 2'b00;
    shl_ln9_reg_3662[1:0] <= 2'b00;
    shl_ln10_reg_3687[1:0] <= 2'b00;
    shl_ln11_reg_3732[1:0] <= 2'b00;
    shl_ln12_reg_3757[1:0] <= 2'b00;
    sub_ln180_reg_3790[1:0] <= 2'b00;
    shl_ln13_reg_3797[1:0] <= 2'b00;
    add_ln180_3_reg_3809[1:0] <= 2'b11;
    shl_ln14_reg_3828[1:0] <= 2'b00;
end

endmodule //weight_loader
