# do divclk2.do
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:53:12 on Apr 20,2022
# vlog -work work divclk2.vo 
# -- Compiling module divclk2
# 
# Top level modules:
# 	divclk2
# End time: 11:53:12 on Apr 20,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:53:12 on Apr 20,2022
# vlog -work work Waveform.vwf.vt 
# -- Compiling module divclk2_vlg_vec_tst
# 
# Top level modules:
# 	divclk2_vlg_vec_tst
# End time: 11:53:13 on Apr 20,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.divclk2_vlg_vec_tst 
# Start time: 11:53:13 on Apr 20,2022
# Loading work.divclk2_vlg_vec_tst
# Loading work.divclk2
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#23
# ** Note: $stop    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /divclk2_vlg_vec_tst
# Break in Module divclk2_vlg_vec_tst at Waveform.vwf.vt line 47
# Stopped at Waveform.vwf.vt line 47
# End time: 11:53:15 on Apr 20,2022, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
