XOR R0 R0 R0
ADDi R1 R0 1
XOR R2 R2 R2
CALL main
STOP
main: ADDi R0 R0 0
ADDi R5 R0 5
ST R5 R2
ADDi R2 R2 1
CALL fact
SUBi R2 R2 1
ADDi R6 R4 0
PRINT R6
XOR R7 R7 R7
ADDi R7 R7 10
OUT R7
ADDi R8 R0 0
ADDi R3 R8 0
RET
fact: ADDi R0 R0 0
SUBi R9 R2 1
LD R10 R9
ADDi R11 R10 0
ADDi R12 R0 0
JEQU R11 R12 eq_true_1
XOR R13 R13 R13
JMP eq_end_2
eq_true_1: XOR R13 R13 R13
ADDi R13 R13 1
eq_end_2: ADDi R13 R13 0
JEQU R13 R0 EndIf__3
ADDi R14 R0 1
ADDi R4 R14 0
RET
EndIf__3: ADDi R0 R0 0
ADDi R15 R10 0
ADDi R16 R10 0
ADDi R17 R0 1
SUB R18 R16 R17
ST R5 R2
ADDi R2 R2 1
ST R6 R2
ADDi R2 R2 1
ST R7 R2
ADDi R2 R2 1
ST R8 R2
ADDi R2 R2 1
ST R9 R2
ADDi R2 R2 1
ST R10 R2
ADDi R2 R2 1
ST R11 R2
ADDi R2 R2 1
ST R12 R2
ADDi R2 R2 1
ST R13 R2
ADDi R2 R2 1
ST R14 R2
ADDi R2 R2 1
ST R15 R2
ADDi R2 R2 1
ST R16 R2
ADDi R2 R2 1
ST R17 R2
ADDi R2 R2 1
ST R18 R2
ADDi R2 R2 1
ST R18 R2
ADDi R2 R2 1
CALL fact
SUBi R2 R2 1
ADDi R19 R4 0
SUBi R2 R2 1
LD R18 R2
SUBi R2 R2 1
LD R17 R2
SUBi R2 R2 1
LD R16 R2
SUBi R2 R2 1
LD R15 R2
SUBi R2 R2 1
LD R14 R2
SUBi R2 R2 1
LD R13 R2
SUBi R2 R2 1
LD R12 R2
SUBi R2 R2 1
LD R11 R2
SUBi R2 R2 1
LD R10 R2
SUBi R2 R2 1
LD R9 R2
SUBi R2 R2 1
LD R8 R2
SUBi R2 R2 1
LD R7 R2
SUBi R2 R2 1
LD R6 R2
SUBi R2 R2 1
LD R5 R2
MUL R20 R15 R19
ADDi R4 R20 0
RET

