<stg><name>pad_windows_mc<float, 14u, 14u, 32u, 3u, 3u, 64u></name>


<trans_list>

<trans id="515" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="32">
<![CDATA[
entry:0 %channel = alloca i32 1

]]></Node>
<StgValue><ssdm name="channel"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %in_x = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_x"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="10" op_0_bw="32">
<![CDATA[
entry:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32">
<![CDATA[
entry:3 %in_y = alloca i32 1

]]></Node>
<StgValue><ssdm name="in_y"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="13" op_0_bw="32">
<![CDATA[
entry:4 %indvar_flatten38 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten38"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_31, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_30, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_29, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_28, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_27, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_26, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_25, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_24, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_23, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_22, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_21, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_20, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_19, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_18, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:19 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_17, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_16, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:21 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_15, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_14, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:23 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_13, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_12, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:25 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_11, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_10, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:27 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_9, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_8, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:29 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_7, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_6, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:31 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_5, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_4, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:33 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_3, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_2, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:35 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_1, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_padded_window_stream_0, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:37 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i288 %conv2d_64_window_stream, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
entry:38 %store_ln246 = store i13 0, i13 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:39 %store_ln246 = store i4 0, i4 %in_y

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
entry:40 %store_ln246 = store i10 0, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:41 %store_ln246 = store i4 0, i4 %in_x

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:42 %store_ln246 = store i6 0, i6 %channel

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
entry:43 %br_ln246 = br void %filt_y

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
filt_y:0 %in_x_1 = load i4 %in_x

]]></Node>
<StgValue><ssdm name="in_x_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
filt_y:1 %in_y_1 = load i4 %in_y

]]></Node>
<StgValue><ssdm name="in_y_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
filt_y:2 %indvar_flatten38_load = load i13 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="indvar_flatten38_load"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="4">
<![CDATA[
filt_y:3 %in_y_cast = zext i4 %in_y_1

]]></Node>
<StgValue><ssdm name="in_y_cast"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
filt_y:4 %empty = add i5 %in_y_cast, i5 31

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
filt_y:5 %empty_151 = icmp_ugt  i5 %empty, i5 13

]]></Node>
<StgValue><ssdm name="empty_151"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
filt_y:6 %empty_152 = add i4 %in_y_1, i4 1

]]></Node>
<StgValue><ssdm name="empty_152"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
filt_y:7 %empty_153 = icmp_ugt  i4 %empty_152, i4 13

]]></Node>
<StgValue><ssdm name="empty_153"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="4">
<![CDATA[
filt_y:8 %zext_ln257 = zext i4 %in_x_1

]]></Node>
<StgValue><ssdm name="zext_ln257"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
filt_y:9 %add_ln257 = add i5 %zext_ln257, i5 31

]]></Node>
<StgValue><ssdm name="add_ln257"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
filt_y:10 %icmp_ln257 = icmp_ugt  i5 %add_ln257, i5 13

]]></Node>
<StgValue><ssdm name="icmp_ln257"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
filt_y:11 %or_ln257 = or i1 %icmp_ln257, i1 %empty_151

]]></Node>
<StgValue><ssdm name="or_ln257"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
filt_y:12 %add_ln257_1 = add i4 %in_x_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln257_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
filt_y:13 %icmp_ln257_1 = icmp_ugt  i4 %add_ln257_1, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln257_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
filt_y:14 %or_ln257_1 = or i1 %icmp_ln257_1, i1 %empty_151

]]></Node>
<StgValue><ssdm name="or_ln257_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
filt_y:15 %or_ln257_2 = or i1 %icmp_ln257, i1 %empty_153

]]></Node>
<StgValue><ssdm name="or_ln257_2"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
filt_y:16 %or_ln257_3 = or i1 %icmp_ln257_1, i1 %empty_153

]]></Node>
<StgValue><ssdm name="or_ln257_3"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
filt_y:17 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
filt_y:18 %icmp_ln246 = icmp_eq  i13 %indvar_flatten38_load, i13 6272

]]></Node>
<StgValue><ssdm name="icmp_ln246"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
filt_y:19 %add_ln246 = add i13 %indvar_flatten38_load, i13 1

]]></Node>
<StgValue><ssdm name="add_ln246"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
filt_y:20 %br_ln246 = br i1 %icmp_ln246, void %for.inc39, void %for.end41

]]></Node>
<StgValue><ssdm name="br_ln246"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc39:0 %channel_load = load i6 %channel

]]></Node>
<StgValue><ssdm name="channel_load"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc39:1 %indvar_flatten_load_1 = load i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc39:4 %icmp_ln247 = icmp_eq  i10 %indvar_flatten_load_1, i10 448

]]></Node>
<StgValue><ssdm name="icmp_ln247"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc39:5 %select_ln246 = select i1 %icmp_ln247, i4 0, i4 %in_x_1

]]></Node>
<StgValue><ssdm name="select_ln246"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="5" op_0_bw="4">
<![CDATA[
for.inc39:6 %in_y_cast_mid1 = zext i4 %empty_152

]]></Node>
<StgValue><ssdm name="in_y_cast_mid1"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc39:7 %p_mid1 = add i5 %in_y_cast_mid1, i5 31

]]></Node>
<StgValue><ssdm name="p_mid1"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc39:8 %p_mid112 = icmp_ugt  i5 %p_mid1, i5 13

]]></Node>
<StgValue><ssdm name="p_mid112"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc39:9 %select_ln246_1 = select i1 %icmp_ln247, i1 %p_mid112, i1 %empty_151

]]></Node>
<StgValue><ssdm name="select_ln246_1"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc39:10 %p_mid114 = add i4 %in_y_1, i4 2

]]></Node>
<StgValue><ssdm name="p_mid114"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc39:11 %p_mid116 = icmp_ugt  i4 %p_mid114, i4 13

]]></Node>
<StgValue><ssdm name="p_mid116"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc39:12 %select_ln246_2 = select i1 %icmp_ln247, i1 %p_mid116, i1 %empty_153

]]></Node>
<StgValue><ssdm name="select_ln246_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39:15 %xor_ln246 = xor i1 %icmp_ln247, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln246"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc39:17 %select_ln246_3 = select i1 %icmp_ln247, i1 %p_mid112, i1 %or_ln257_1

]]></Node>
<StgValue><ssdm name="select_ln246_3"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc39:19 %select_ln246_4 = select i1 %icmp_ln247, i1 %p_mid116, i1 %or_ln257_3

]]></Node>
<StgValue><ssdm name="select_ln246_4"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc39:21 %icmp_ln248 = icmp_eq  i6 %channel_load, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln248"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39:22 %and_ln246_1 = and i1 %icmp_ln248, i1 %xor_ln246

]]></Node>
<StgValue><ssdm name="and_ln246_1"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc39:23 %select_ln246_5 = select i1 %icmp_ln247, i4 %empty_152, i4 %in_y_1

]]></Node>
<StgValue><ssdm name="select_ln246_5"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc39:24 %add_ln257_2 = add i4 %select_ln246, i4 1

]]></Node>
<StgValue><ssdm name="add_ln257_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39:26 %or_ln247 = or i1 %and_ln246_1, i1 %icmp_ln247

]]></Node>
<StgValue><ssdm name="or_ln247"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
for.inc39:27 %select_ln247 = select i1 %or_ln247, i6 0, i6 %channel_load

]]></Node>
<StgValue><ssdm name="select_ln247"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="4">
<![CDATA[
for.inc39:28 %zext_ln257_1 = zext i4 %add_ln257_2

]]></Node>
<StgValue><ssdm name="zext_ln257_1"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc39:29 %add_ln257_3 = add i5 %zext_ln257_1, i5 31

]]></Node>
<StgValue><ssdm name="add_ln257_3"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc39:30 %icmp_ln257_2 = icmp_ugt  i5 %add_ln257_3, i5 13

]]></Node>
<StgValue><ssdm name="icmp_ln257_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc39:34 %add_ln257_4 = add i4 %select_ln246, i4 2

]]></Node>
<StgValue><ssdm name="add_ln257_4"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc39:35 %icmp_ln257_3 = icmp_ugt  i4 %add_ln257_4, i4 13

]]></Node>
<StgValue><ssdm name="icmp_ln257_3"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39:37 %or_ln257_5 = or i1 %icmp_ln257_3, i1 %select_ln246_1

]]></Node>
<StgValue><ssdm name="or_ln257_5"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc39:38 %select_ln247_4 = select i1 %and_ln246_1, i1 %or_ln257_5, i1 %select_ln246_3

]]></Node>
<StgValue><ssdm name="select_ln247_4"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39:41 %or_ln257_7 = or i1 %icmp_ln257_3, i1 %select_ln246_2

]]></Node>
<StgValue><ssdm name="or_ln257_7"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc39:42 %select_ln247_6 = select i1 %and_ln246_1, i1 %or_ln257_7, i1 %select_ln246_4

]]></Node>
<StgValue><ssdm name="select_ln247_6"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
for.inc39:44 %select_ln247_7 = select i1 %and_ln246_1, i4 %add_ln257_2, i4 %select_ln246

]]></Node>
<StgValue><ssdm name="select_ln247_7"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="6">
<![CDATA[
for.inc39:72 %trunc_ln174 = trunc i6 %select_ln247

]]></Node>
<StgValue><ssdm name="trunc_ln174"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0" op_48_bw="5" op_49_bw="0" op_50_bw="5" op_51_bw="0" op_52_bw="5" op_53_bw="0" op_54_bw="5" op_55_bw="0" op_56_bw="5" op_57_bw="0" op_58_bw="5" op_59_bw="0" op_60_bw="5" op_61_bw="0" op_62_bw="5" op_63_bw="0">
<![CDATA[
for.inc39:73 %switch_ln174 = switch i5 %trunc_ln174, void %V.i31.case.31, i5 0, void %V.i31.case.0, i5 1, void %V.i31.case.1, i5 2, void %V.i31.case.2, i5 3, void %V.i31.case.3, i5 4, void %V.i31.case.4, i5 5, void %V.i31.case.5, i5 6, void %V.i31.case.6, i5 7, void %V.i31.case.7, i5 8, void %V.i31.case.8, i5 9, void %V.i31.case.9, i5 10, void %V.i31.case.10, i5 11, void %V.i31.case.11, i5 12, void %V.i31.case.12, i5 13, void %V.i31.case.13, i5 14, void %V.i31.case.14, i5 15, void %V.i31.case.15, i5 16, void %V.i31.case.16, i5 17, void %V.i31.case.17, i5 18, void %V.i31.case.18, i5 19, void %V.i31.case.19, i5 20, void %V.i31.case.20, i5 21, void %V.i31.case.21, i5 22, void %V.i31.case.22, i5 23, void %V.i31.case.23, i5 24, void %V.i31.case.24, i5 25, void %V.i31.case.25, i5 26, void %V.i31.case.26, i5 27, void %V.i31.case.27, i5 28, void %V.i31.case.28, i5 29, void %V.i31.case.29, i5 30, void %V.i31.case.30

]]></Node>
<StgValue><ssdm name="switch_ln174"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
V.i31.exit:0 %indvar_flatten_load = load i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
V.i31.exit:1 %add_ln248 = add i6 %select_ln247, i6 1

]]></Node>
<StgValue><ssdm name="add_ln248"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
V.i31.exit:2 %add_ln247 = add i10 %indvar_flatten_load, i10 1

]]></Node>
<StgValue><ssdm name="add_ln247"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
V.i31.exit:3 %select_ln247_8 = select i1 %icmp_ln247, i10 1, i10 %add_ln247

]]></Node>
<StgValue><ssdm name="select_ln247_8"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
V.i31.exit:4 %store_ln248 = store i13 %add_ln246, i13 %indvar_flatten38

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
V.i31.exit:5 %store_ln248 = store i4 %select_ln246_5, i4 %in_y

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V.i31.exit:6 %store_ln248 = store i10 %select_ln247_8, i10 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
V.i31.exit:7 %store_ln248 = store i4 %select_ln247_7, i4 %in_x

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
V.i31.exit:8 %store_ln248 = store i6 %add_ln248, i6 %channel

]]></Node>
<StgValue><ssdm name="store_ln248"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="0" op_0_bw="0">
<![CDATA[
V.i31.exit:9 %br_ln248 = br void %filt_y

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="506" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln246" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="0">
<![CDATA[
for.end41:0 %ret_ln265 = ret

]]></Node>
<StgValue><ssdm name="ret_ln265"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc39:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @in_y_in_x_in_c_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc39:3 %empty_154 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6272, i64 6272, i64 6272

]]></Node>
<StgValue><ssdm name="empty_154"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln246_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39:13 %or_ln246 = or i1 %icmp_ln247, i1 %icmp_ln257

]]></Node>
<StgValue><ssdm name="or_ln246"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln246_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39:14 %or_ln246_1 = or i1 %icmp_ln247, i1 %or_ln257

]]></Node>
<StgValue><ssdm name="or_ln246_1"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln246_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39:16 %and_ln246 = and i1 %icmp_ln257_1, i1 %xor_ln246

]]></Node>
<StgValue><ssdm name="and_ln246"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln246_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39:18 %or_ln246_2 = or i1 %icmp_ln247, i1 %or_ln257_2

]]></Node>
<StgValue><ssdm name="or_ln246_2"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc39:20 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc39:25 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @in_x_in_c_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc39:31 %select_ln247_1 = select i1 %and_ln246_1, i1 %icmp_ln257_2, i1 %or_ln246

]]></Node>
<StgValue><ssdm name="select_ln247_1"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln246_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39:32 %or_ln257_4 = or i1 %icmp_ln257_2, i1 %select_ln246_1

]]></Node>
<StgValue><ssdm name="or_ln257_4"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc39:33 %select_ln247_2 = select i1 %and_ln246_1, i1 %or_ln257_4, i1 %or_ln246_1

]]></Node>
<StgValue><ssdm name="select_ln247_2"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc39:36 %select_ln247_3 = select i1 %and_ln246_1, i1 %icmp_ln257_3, i1 %and_ln246

]]></Node>
<StgValue><ssdm name="select_ln247_3"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln246_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc39:39 %or_ln257_6 = or i1 %icmp_ln257_2, i1 %select_ln246_2

]]></Node>
<StgValue><ssdm name="or_ln257_6"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
for.inc39:40 %select_ln247_5 = select i1 %and_ln246_1, i1 %or_ln257_6, i1 %or_ln246_2

]]></Node>
<StgValue><ssdm name="select_ln247_5"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc39:43 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc39:45 %specloopname_ln250 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln250"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="288" op_0_bw="288" op_1_bw="288">
<![CDATA[
for.inc39:46 %conv2d_64_window_stream_read = read i288 @_ssdm_op_Read.ap_fifo.volatile.i288P0A, i288 %conv2d_64_window_stream

]]></Node>
<StgValue><ssdm name="conv2d_64_window_stream_read"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="288">
<![CDATA[
for.inc39:47 %trunc_ln145 = trunc i288 %conv2d_64_window_stream_read

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln246_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc39:48 %trunc_ln145_2 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_window_stream_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln145_2"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln247_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc39:49 %trunc_ln145_3 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_window_stream_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln145_3"/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc39:50 %trunc_ln145_4 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_window_stream_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln145_4"/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc39:51 %trunc_ln145_5 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_window_stream_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln145_5"/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc39:52 %trunc_ln145_6 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_window_stream_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln145_6"/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc39:53 %trunc_ln145_7 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_window_stream_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln145_7"/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln246_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc39:54 %trunc_ln145_8 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_window_stream_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln145_8"/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln247_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc39:55 %trunc_ln145_9 = partselect i32 @_ssdm_op_PartSelect.i32.i288.i32.i32, i288 %conv2d_64_window_stream_read, i32 256, i32 287

]]></Node>
<StgValue><ssdm name="trunc_ln145_9"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32">
<![CDATA[
for.inc39:56 %bitcast_ln145 = bitcast i32 %trunc_ln145

]]></Node>
<StgValue><ssdm name="bitcast_ln145"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln246_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32">
<![CDATA[
for.inc39:57 %bitcast_ln145_1 = bitcast i32 %trunc_ln145_2

]]></Node>
<StgValue><ssdm name="bitcast_ln145_1"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln247_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32">
<![CDATA[
for.inc39:58 %bitcast_ln145_2 = bitcast i32 %trunc_ln145_3

]]></Node>
<StgValue><ssdm name="bitcast_ln145_2"/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32">
<![CDATA[
for.inc39:59 %bitcast_ln145_3 = bitcast i32 %trunc_ln145_4

]]></Node>
<StgValue><ssdm name="bitcast_ln145_3"/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32">
<![CDATA[
for.inc39:60 %bitcast_ln145_4 = bitcast i32 %trunc_ln145_6

]]></Node>
<StgValue><ssdm name="bitcast_ln145_4"/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32">
<![CDATA[
for.inc39:61 %bitcast_ln145_5 = bitcast i32 %trunc_ln145_7

]]></Node>
<StgValue><ssdm name="bitcast_ln145_5"/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln246_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32">
<![CDATA[
for.inc39:62 %bitcast_ln145_6 = bitcast i32 %trunc_ln145_8

]]></Node>
<StgValue><ssdm name="bitcast_ln145_6"/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln247_6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32">
<![CDATA[
for.inc39:63 %bitcast_ln145_7 = bitcast i32 %trunc_ln145_9

]]></Node>
<StgValue><ssdm name="bitcast_ln145_7"/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc39:64 %select_ln257 = select i1 %select_ln247_2, i32 0, i32 %bitcast_ln145

]]></Node>
<StgValue><ssdm name="select_ln257"/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc39:65 %select_ln257_1 = select i1 %select_ln246_1, i32 0, i32 %bitcast_ln145_1

]]></Node>
<StgValue><ssdm name="select_ln257_1"/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc39:66 %select_ln257_2 = select i1 %select_ln247_4, i32 0, i32 %bitcast_ln145_2

]]></Node>
<StgValue><ssdm name="select_ln257_2"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc39:67 %select_ln257_3 = select i1 %select_ln247_1, i32 0, i32 %bitcast_ln145_3

]]></Node>
<StgValue><ssdm name="select_ln257_3"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc39:68 %select_ln257_4 = select i1 %select_ln247_3, i32 0, i32 %bitcast_ln145_4

]]></Node>
<StgValue><ssdm name="select_ln257_4"/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc39:69 %select_ln257_5 = select i1 %select_ln247_5, i32 0, i32 %bitcast_ln145_5

]]></Node>
<StgValue><ssdm name="select_ln257_5"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc39:70 %select_ln257_6 = select i1 %select_ln246_2, i32 0, i32 %bitcast_ln145_6

]]></Node>
<StgValue><ssdm name="select_ln257_6"/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc39:71 %select_ln257_7 = select i1 %select_ln247_6, i32 0, i32 %bitcast_ln145_7

]]></Node>
<StgValue><ssdm name="select_ln257_7"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.30:0 %bitcast_ln174_248 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_248"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.30:1 %bitcast_ln174_249 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_249"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.30:2 %bitcast_ln174_250 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_250"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.30:3 %bitcast_ln174_251 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_251"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.30:4 %bitcast_ln174_252 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_252"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.30:5 %bitcast_ln174_253 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_253"/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.30:6 %bitcast_ln174_254 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_254"/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.30:7 %bitcast_ln174_255 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_255"/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.30:8 %or_ln174_31 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_255, i32 %bitcast_ln174_254, i32 %bitcast_ln174_253, i32 %bitcast_ln174_252, i32 %trunc_ln145_5, i32 %bitcast_ln174_251, i32 %bitcast_ln174_250, i32 %bitcast_ln174_249, i32 %bitcast_ln174_248

]]></Node>
<StgValue><ssdm name="or_ln174_31"/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.30:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_30, i288 %or_ln174_31

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.30:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.29:0 %bitcast_ln174_240 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_240"/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.29:1 %bitcast_ln174_241 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_241"/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.29:2 %bitcast_ln174_242 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_242"/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.29:3 %bitcast_ln174_243 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_243"/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.29:4 %bitcast_ln174_244 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_244"/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.29:5 %bitcast_ln174_245 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_245"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.29:6 %bitcast_ln174_246 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_246"/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.29:7 %bitcast_ln174_247 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_247"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.29:8 %or_ln174_30 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_247, i32 %bitcast_ln174_246, i32 %bitcast_ln174_245, i32 %bitcast_ln174_244, i32 %trunc_ln145_5, i32 %bitcast_ln174_243, i32 %bitcast_ln174_242, i32 %bitcast_ln174_241, i32 %bitcast_ln174_240

]]></Node>
<StgValue><ssdm name="or_ln174_30"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.29:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_29, i288 %or_ln174_30

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.29:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.28:0 %bitcast_ln174_232 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_232"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.28:1 %bitcast_ln174_233 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_233"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.28:2 %bitcast_ln174_234 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_234"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.28:3 %bitcast_ln174_235 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_235"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.28:4 %bitcast_ln174_236 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_236"/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.28:5 %bitcast_ln174_237 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_237"/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.28:6 %bitcast_ln174_238 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_238"/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.28:7 %bitcast_ln174_239 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_239"/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.28:8 %or_ln174_29 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_239, i32 %bitcast_ln174_238, i32 %bitcast_ln174_237, i32 %bitcast_ln174_236, i32 %trunc_ln145_5, i32 %bitcast_ln174_235, i32 %bitcast_ln174_234, i32 %bitcast_ln174_233, i32 %bitcast_ln174_232

]]></Node>
<StgValue><ssdm name="or_ln174_29"/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.28:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_28, i288 %or_ln174_29

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.28:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.27:0 %bitcast_ln174_224 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_224"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.27:1 %bitcast_ln174_225 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_225"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.27:2 %bitcast_ln174_226 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_226"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.27:3 %bitcast_ln174_227 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_227"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.27:4 %bitcast_ln174_228 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_228"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.27:5 %bitcast_ln174_229 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_229"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.27:6 %bitcast_ln174_230 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_230"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.27:7 %bitcast_ln174_231 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_231"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.27:8 %or_ln174_28 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_231, i32 %bitcast_ln174_230, i32 %bitcast_ln174_229, i32 %bitcast_ln174_228, i32 %trunc_ln145_5, i32 %bitcast_ln174_227, i32 %bitcast_ln174_226, i32 %bitcast_ln174_225, i32 %bitcast_ln174_224

]]></Node>
<StgValue><ssdm name="or_ln174_28"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.27:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_27, i288 %or_ln174_28

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.27:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.26:0 %bitcast_ln174_216 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_216"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.26:1 %bitcast_ln174_217 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_217"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.26:2 %bitcast_ln174_218 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_218"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.26:3 %bitcast_ln174_219 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_219"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.26:4 %bitcast_ln174_220 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_220"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.26:5 %bitcast_ln174_221 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_221"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.26:6 %bitcast_ln174_222 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_222"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.26:7 %bitcast_ln174_223 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_223"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.26:8 %or_ln174_27 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_223, i32 %bitcast_ln174_222, i32 %bitcast_ln174_221, i32 %bitcast_ln174_220, i32 %trunc_ln145_5, i32 %bitcast_ln174_219, i32 %bitcast_ln174_218, i32 %bitcast_ln174_217, i32 %bitcast_ln174_216

]]></Node>
<StgValue><ssdm name="or_ln174_27"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.26:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_26, i288 %or_ln174_27

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.26:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.25:0 %bitcast_ln174_208 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_208"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.25:1 %bitcast_ln174_209 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_209"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.25:2 %bitcast_ln174_210 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_210"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.25:3 %bitcast_ln174_211 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_211"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.25:4 %bitcast_ln174_212 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_212"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.25:5 %bitcast_ln174_213 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_213"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.25:6 %bitcast_ln174_214 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_214"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.25:7 %bitcast_ln174_215 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_215"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.25:8 %or_ln174_26 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_215, i32 %bitcast_ln174_214, i32 %bitcast_ln174_213, i32 %bitcast_ln174_212, i32 %trunc_ln145_5, i32 %bitcast_ln174_211, i32 %bitcast_ln174_210, i32 %bitcast_ln174_209, i32 %bitcast_ln174_208

]]></Node>
<StgValue><ssdm name="or_ln174_26"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.25:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_25, i288 %or_ln174_26

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.25:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.24:0 %bitcast_ln174_200 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_200"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.24:1 %bitcast_ln174_201 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_201"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.24:2 %bitcast_ln174_202 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_202"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.24:3 %bitcast_ln174_203 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_203"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.24:4 %bitcast_ln174_204 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_204"/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.24:5 %bitcast_ln174_205 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_205"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.24:6 %bitcast_ln174_206 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_206"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.24:7 %bitcast_ln174_207 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_207"/></StgValue>
</operation>

<operation id="228" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.24:8 %or_ln174_25 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_207, i32 %bitcast_ln174_206, i32 %bitcast_ln174_205, i32 %bitcast_ln174_204, i32 %trunc_ln145_5, i32 %bitcast_ln174_203, i32 %bitcast_ln174_202, i32 %bitcast_ln174_201, i32 %bitcast_ln174_200

]]></Node>
<StgValue><ssdm name="or_ln174_25"/></StgValue>
</operation>

<operation id="229" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.24:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_24, i288 %or_ln174_25

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="230" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.24:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="231" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.23:0 %bitcast_ln174_192 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_192"/></StgValue>
</operation>

<operation id="232" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.23:1 %bitcast_ln174_193 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_193"/></StgValue>
</operation>

<operation id="233" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.23:2 %bitcast_ln174_194 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_194"/></StgValue>
</operation>

<operation id="234" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.23:3 %bitcast_ln174_195 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_195"/></StgValue>
</operation>

<operation id="235" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.23:4 %bitcast_ln174_196 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_196"/></StgValue>
</operation>

<operation id="236" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.23:5 %bitcast_ln174_197 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_197"/></StgValue>
</operation>

<operation id="237" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.23:6 %bitcast_ln174_198 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_198"/></StgValue>
</operation>

<operation id="238" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.23:7 %bitcast_ln174_199 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_199"/></StgValue>
</operation>

<operation id="239" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.23:8 %or_ln174_24 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_199, i32 %bitcast_ln174_198, i32 %bitcast_ln174_197, i32 %bitcast_ln174_196, i32 %trunc_ln145_5, i32 %bitcast_ln174_195, i32 %bitcast_ln174_194, i32 %bitcast_ln174_193, i32 %bitcast_ln174_192

]]></Node>
<StgValue><ssdm name="or_ln174_24"/></StgValue>
</operation>

<operation id="240" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.23:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_23, i288 %or_ln174_24

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="241" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-9"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.23:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="242" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.22:0 %bitcast_ln174_184 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_184"/></StgValue>
</operation>

<operation id="243" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.22:1 %bitcast_ln174_185 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_185"/></StgValue>
</operation>

<operation id="244" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.22:2 %bitcast_ln174_186 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_186"/></StgValue>
</operation>

<operation id="245" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.22:3 %bitcast_ln174_187 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_187"/></StgValue>
</operation>

<operation id="246" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.22:4 %bitcast_ln174_188 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_188"/></StgValue>
</operation>

<operation id="247" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.22:5 %bitcast_ln174_189 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_189"/></StgValue>
</operation>

<operation id="248" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.22:6 %bitcast_ln174_190 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_190"/></StgValue>
</operation>

<operation id="249" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.22:7 %bitcast_ln174_191 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_191"/></StgValue>
</operation>

<operation id="250" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.22:8 %or_ln174_23 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_191, i32 %bitcast_ln174_190, i32 %bitcast_ln174_189, i32 %bitcast_ln174_188, i32 %trunc_ln145_5, i32 %bitcast_ln174_187, i32 %bitcast_ln174_186, i32 %bitcast_ln174_185, i32 %bitcast_ln174_184

]]></Node>
<StgValue><ssdm name="or_ln174_23"/></StgValue>
</operation>

<operation id="251" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.22:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_22, i288 %or_ln174_23

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="252" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-10"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.22:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="253" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.21:0 %bitcast_ln174_176 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_176"/></StgValue>
</operation>

<operation id="254" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.21:1 %bitcast_ln174_177 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_177"/></StgValue>
</operation>

<operation id="255" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.21:2 %bitcast_ln174_178 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_178"/></StgValue>
</operation>

<operation id="256" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.21:3 %bitcast_ln174_179 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_179"/></StgValue>
</operation>

<operation id="257" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.21:4 %bitcast_ln174_180 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_180"/></StgValue>
</operation>

<operation id="258" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.21:5 %bitcast_ln174_181 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_181"/></StgValue>
</operation>

<operation id="259" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.21:6 %bitcast_ln174_182 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_182"/></StgValue>
</operation>

<operation id="260" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.21:7 %bitcast_ln174_183 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_183"/></StgValue>
</operation>

<operation id="261" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.21:8 %or_ln174_22 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_183, i32 %bitcast_ln174_182, i32 %bitcast_ln174_181, i32 %bitcast_ln174_180, i32 %trunc_ln145_5, i32 %bitcast_ln174_179, i32 %bitcast_ln174_178, i32 %bitcast_ln174_177, i32 %bitcast_ln174_176

]]></Node>
<StgValue><ssdm name="or_ln174_22"/></StgValue>
</operation>

<operation id="262" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.21:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_21, i288 %or_ln174_22

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="263" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-11"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.21:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="264" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.20:0 %bitcast_ln174_168 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_168"/></StgValue>
</operation>

<operation id="265" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.20:1 %bitcast_ln174_169 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_169"/></StgValue>
</operation>

<operation id="266" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.20:2 %bitcast_ln174_170 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_170"/></StgValue>
</operation>

<operation id="267" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.20:3 %bitcast_ln174_171 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_171"/></StgValue>
</operation>

<operation id="268" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.20:4 %bitcast_ln174_172 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_172"/></StgValue>
</operation>

<operation id="269" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.20:5 %bitcast_ln174_173 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_173"/></StgValue>
</operation>

<operation id="270" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.20:6 %bitcast_ln174_174 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_174"/></StgValue>
</operation>

<operation id="271" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.20:7 %bitcast_ln174_175 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_175"/></StgValue>
</operation>

<operation id="272" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.20:8 %or_ln174_21 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_175, i32 %bitcast_ln174_174, i32 %bitcast_ln174_173, i32 %bitcast_ln174_172, i32 %trunc_ln145_5, i32 %bitcast_ln174_171, i32 %bitcast_ln174_170, i32 %bitcast_ln174_169, i32 %bitcast_ln174_168

]]></Node>
<StgValue><ssdm name="or_ln174_21"/></StgValue>
</operation>

<operation id="273" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.20:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_20, i288 %or_ln174_21

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="274" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-12"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.20:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="275" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.19:0 %bitcast_ln174_160 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_160"/></StgValue>
</operation>

<operation id="276" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.19:1 %bitcast_ln174_161 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_161"/></StgValue>
</operation>

<operation id="277" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.19:2 %bitcast_ln174_162 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_162"/></StgValue>
</operation>

<operation id="278" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.19:3 %bitcast_ln174_163 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_163"/></StgValue>
</operation>

<operation id="279" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.19:4 %bitcast_ln174_164 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_164"/></StgValue>
</operation>

<operation id="280" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.19:5 %bitcast_ln174_165 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_165"/></StgValue>
</operation>

<operation id="281" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.19:6 %bitcast_ln174_166 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_166"/></StgValue>
</operation>

<operation id="282" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.19:7 %bitcast_ln174_167 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_167"/></StgValue>
</operation>

<operation id="283" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.19:8 %or_ln174_20 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_167, i32 %bitcast_ln174_166, i32 %bitcast_ln174_165, i32 %bitcast_ln174_164, i32 %trunc_ln145_5, i32 %bitcast_ln174_163, i32 %bitcast_ln174_162, i32 %bitcast_ln174_161, i32 %bitcast_ln174_160

]]></Node>
<StgValue><ssdm name="or_ln174_20"/></StgValue>
</operation>

<operation id="284" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.19:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_19, i288 %or_ln174_20

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="285" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-13"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.19:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="286" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.18:0 %bitcast_ln174_152 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_152"/></StgValue>
</operation>

<operation id="287" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.18:1 %bitcast_ln174_153 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_153"/></StgValue>
</operation>

<operation id="288" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.18:2 %bitcast_ln174_154 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_154"/></StgValue>
</operation>

<operation id="289" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.18:3 %bitcast_ln174_155 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_155"/></StgValue>
</operation>

<operation id="290" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.18:4 %bitcast_ln174_156 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_156"/></StgValue>
</operation>

<operation id="291" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.18:5 %bitcast_ln174_157 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_157"/></StgValue>
</operation>

<operation id="292" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.18:6 %bitcast_ln174_158 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_158"/></StgValue>
</operation>

<operation id="293" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.18:7 %bitcast_ln174_159 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_159"/></StgValue>
</operation>

<operation id="294" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.18:8 %or_ln174_19 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_159, i32 %bitcast_ln174_158, i32 %bitcast_ln174_157, i32 %bitcast_ln174_156, i32 %trunc_ln145_5, i32 %bitcast_ln174_155, i32 %bitcast_ln174_154, i32 %bitcast_ln174_153, i32 %bitcast_ln174_152

]]></Node>
<StgValue><ssdm name="or_ln174_19"/></StgValue>
</operation>

<operation id="295" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.18:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_18, i288 %or_ln174_19

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="296" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-14"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.18:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="297" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.17:0 %bitcast_ln174_144 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_144"/></StgValue>
</operation>

<operation id="298" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.17:1 %bitcast_ln174_145 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_145"/></StgValue>
</operation>

<operation id="299" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.17:2 %bitcast_ln174_146 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_146"/></StgValue>
</operation>

<operation id="300" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.17:3 %bitcast_ln174_147 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_147"/></StgValue>
</operation>

<operation id="301" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.17:4 %bitcast_ln174_148 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_148"/></StgValue>
</operation>

<operation id="302" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.17:5 %bitcast_ln174_149 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_149"/></StgValue>
</operation>

<operation id="303" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.17:6 %bitcast_ln174_150 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_150"/></StgValue>
</operation>

<operation id="304" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.17:7 %bitcast_ln174_151 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_151"/></StgValue>
</operation>

<operation id="305" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.17:8 %or_ln174_18 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_151, i32 %bitcast_ln174_150, i32 %bitcast_ln174_149, i32 %bitcast_ln174_148, i32 %trunc_ln145_5, i32 %bitcast_ln174_147, i32 %bitcast_ln174_146, i32 %bitcast_ln174_145, i32 %bitcast_ln174_144

]]></Node>
<StgValue><ssdm name="or_ln174_18"/></StgValue>
</operation>

<operation id="306" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.17:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_17, i288 %or_ln174_18

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="307" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-15"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.17:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="308" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.16:0 %bitcast_ln174_136 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_136"/></StgValue>
</operation>

<operation id="309" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.16:1 %bitcast_ln174_137 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_137"/></StgValue>
</operation>

<operation id="310" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.16:2 %bitcast_ln174_138 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_138"/></StgValue>
</operation>

<operation id="311" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.16:3 %bitcast_ln174_139 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_139"/></StgValue>
</operation>

<operation id="312" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.16:4 %bitcast_ln174_140 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_140"/></StgValue>
</operation>

<operation id="313" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.16:5 %bitcast_ln174_141 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_141"/></StgValue>
</operation>

<operation id="314" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.16:6 %bitcast_ln174_142 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_142"/></StgValue>
</operation>

<operation id="315" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.16:7 %bitcast_ln174_143 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_143"/></StgValue>
</operation>

<operation id="316" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.16:8 %or_ln174_17 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_143, i32 %bitcast_ln174_142, i32 %bitcast_ln174_141, i32 %bitcast_ln174_140, i32 %trunc_ln145_5, i32 %bitcast_ln174_139, i32 %bitcast_ln174_138, i32 %bitcast_ln174_137, i32 %bitcast_ln174_136

]]></Node>
<StgValue><ssdm name="or_ln174_17"/></StgValue>
</operation>

<operation id="317" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.16:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_16, i288 %or_ln174_17

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="318" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-16"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.16:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.15:0 %bitcast_ln174_128 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_128"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.15:1 %bitcast_ln174_129 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_129"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.15:2 %bitcast_ln174_130 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_130"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.15:3 %bitcast_ln174_131 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_131"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.15:4 %bitcast_ln174_132 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_132"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.15:5 %bitcast_ln174_133 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_133"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.15:6 %bitcast_ln174_134 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_134"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.15:7 %bitcast_ln174_135 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_135"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.15:8 %or_ln174_16 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_135, i32 %bitcast_ln174_134, i32 %bitcast_ln174_133, i32 %bitcast_ln174_132, i32 %trunc_ln145_5, i32 %bitcast_ln174_131, i32 %bitcast_ln174_130, i32 %bitcast_ln174_129, i32 %bitcast_ln174_128

]]></Node>
<StgValue><ssdm name="or_ln174_16"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.15:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_15, i288 %or_ln174_16

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.15:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.14:0 %bitcast_ln174_120 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_120"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.14:1 %bitcast_ln174_121 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_121"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.14:2 %bitcast_ln174_122 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_122"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.14:3 %bitcast_ln174_123 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_123"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.14:4 %bitcast_ln174_124 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_124"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.14:5 %bitcast_ln174_125 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_125"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.14:6 %bitcast_ln174_126 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_126"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.14:7 %bitcast_ln174_127 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_127"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.14:8 %or_ln174_15 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_127, i32 %bitcast_ln174_126, i32 %bitcast_ln174_125, i32 %bitcast_ln174_124, i32 %trunc_ln145_5, i32 %bitcast_ln174_123, i32 %bitcast_ln174_122, i32 %bitcast_ln174_121, i32 %bitcast_ln174_120

]]></Node>
<StgValue><ssdm name="or_ln174_15"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.14:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_14, i288 %or_ln174_15

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.14:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.13:0 %bitcast_ln174_112 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_112"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.13:1 %bitcast_ln174_113 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_113"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.13:2 %bitcast_ln174_114 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_114"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.13:3 %bitcast_ln174_115 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_115"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.13:4 %bitcast_ln174_116 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_116"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.13:5 %bitcast_ln174_117 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_117"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.13:6 %bitcast_ln174_118 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_118"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.13:7 %bitcast_ln174_119 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_119"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.13:8 %or_ln174_14 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_119, i32 %bitcast_ln174_118, i32 %bitcast_ln174_117, i32 %bitcast_ln174_116, i32 %trunc_ln145_5, i32 %bitcast_ln174_115, i32 %bitcast_ln174_114, i32 %bitcast_ln174_113, i32 %bitcast_ln174_112

]]></Node>
<StgValue><ssdm name="or_ln174_14"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.13:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_13, i288 %or_ln174_14

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.13:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.12:0 %bitcast_ln174_104 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_104"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.12:1 %bitcast_ln174_105 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_105"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.12:2 %bitcast_ln174_106 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_106"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.12:3 %bitcast_ln174_107 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_107"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.12:4 %bitcast_ln174_108 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_108"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.12:5 %bitcast_ln174_109 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_109"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.12:6 %bitcast_ln174_110 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_110"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.12:7 %bitcast_ln174_111 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_111"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.12:8 %or_ln174_13 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_111, i32 %bitcast_ln174_110, i32 %bitcast_ln174_109, i32 %bitcast_ln174_108, i32 %trunc_ln145_5, i32 %bitcast_ln174_107, i32 %bitcast_ln174_106, i32 %bitcast_ln174_105, i32 %bitcast_ln174_104

]]></Node>
<StgValue><ssdm name="or_ln174_13"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.12:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_12, i288 %or_ln174_13

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.12:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.11:0 %bitcast_ln174_96 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_96"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.11:1 %bitcast_ln174_97 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_97"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.11:2 %bitcast_ln174_98 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_98"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.11:3 %bitcast_ln174_99 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_99"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.11:4 %bitcast_ln174_100 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_100"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.11:5 %bitcast_ln174_101 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_101"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.11:6 %bitcast_ln174_102 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_102"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.11:7 %bitcast_ln174_103 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_103"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.11:8 %or_ln174_12 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_103, i32 %bitcast_ln174_102, i32 %bitcast_ln174_101, i32 %bitcast_ln174_100, i32 %trunc_ln145_5, i32 %bitcast_ln174_99, i32 %bitcast_ln174_98, i32 %bitcast_ln174_97, i32 %bitcast_ln174_96

]]></Node>
<StgValue><ssdm name="or_ln174_12"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.11:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_11, i288 %or_ln174_12

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.11:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.10:0 %bitcast_ln174_88 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_88"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.10:1 %bitcast_ln174_89 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_89"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.10:2 %bitcast_ln174_90 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_90"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.10:3 %bitcast_ln174_91 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_91"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.10:4 %bitcast_ln174_92 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_92"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.10:5 %bitcast_ln174_93 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_93"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.10:6 %bitcast_ln174_94 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_94"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.10:7 %bitcast_ln174_95 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_95"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.10:8 %or_ln174_11 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_95, i32 %bitcast_ln174_94, i32 %bitcast_ln174_93, i32 %bitcast_ln174_92, i32 %trunc_ln145_5, i32 %bitcast_ln174_91, i32 %bitcast_ln174_90, i32 %bitcast_ln174_89, i32 %bitcast_ln174_88

]]></Node>
<StgValue><ssdm name="or_ln174_11"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.10:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_10, i288 %or_ln174_11

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.10:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.9:0 %bitcast_ln174_80 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_80"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.9:1 %bitcast_ln174_81 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_81"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.9:2 %bitcast_ln174_82 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_82"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.9:3 %bitcast_ln174_83 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_83"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.9:4 %bitcast_ln174_84 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_84"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.9:5 %bitcast_ln174_85 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_85"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.9:6 %bitcast_ln174_86 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_86"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.9:7 %bitcast_ln174_87 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_87"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.9:8 %or_ln174_10 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_87, i32 %bitcast_ln174_86, i32 %bitcast_ln174_85, i32 %bitcast_ln174_84, i32 %trunc_ln145_5, i32 %bitcast_ln174_83, i32 %bitcast_ln174_82, i32 %bitcast_ln174_81, i32 %bitcast_ln174_80

]]></Node>
<StgValue><ssdm name="or_ln174_10"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.9:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_9, i288 %or_ln174_10

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.9:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.8:0 %bitcast_ln174_72 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_72"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.8:1 %bitcast_ln174_73 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_73"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.8:2 %bitcast_ln174_74 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_74"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.8:3 %bitcast_ln174_75 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_75"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.8:4 %bitcast_ln174_76 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_76"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.8:5 %bitcast_ln174_77 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_77"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.8:6 %bitcast_ln174_78 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_78"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.8:7 %bitcast_ln174_79 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_79"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.8:8 %or_ln174_9 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_79, i32 %bitcast_ln174_78, i32 %bitcast_ln174_77, i32 %bitcast_ln174_76, i32 %trunc_ln145_5, i32 %bitcast_ln174_75, i32 %bitcast_ln174_74, i32 %bitcast_ln174_73, i32 %bitcast_ln174_72

]]></Node>
<StgValue><ssdm name="or_ln174_9"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.8:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_8, i288 %or_ln174_9

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.8:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.7:0 %bitcast_ln174_64 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_64"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.7:1 %bitcast_ln174_65 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_65"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.7:2 %bitcast_ln174_66 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_66"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.7:3 %bitcast_ln174_67 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_67"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.7:4 %bitcast_ln174_68 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_68"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.7:5 %bitcast_ln174_69 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_69"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.7:6 %bitcast_ln174_70 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_70"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.7:7 %bitcast_ln174_71 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_71"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.7:8 %or_ln174_8 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_71, i32 %bitcast_ln174_70, i32 %bitcast_ln174_69, i32 %bitcast_ln174_68, i32 %trunc_ln145_5, i32 %bitcast_ln174_67, i32 %bitcast_ln174_66, i32 %bitcast_ln174_65, i32 %bitcast_ln174_64

]]></Node>
<StgValue><ssdm name="or_ln174_8"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.7:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_7, i288 %or_ln174_8

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.7:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.6:0 %bitcast_ln174_56 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_56"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.6:1 %bitcast_ln174_57 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_57"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.6:2 %bitcast_ln174_58 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_58"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.6:3 %bitcast_ln174_59 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_59"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.6:4 %bitcast_ln174_60 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_60"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.6:5 %bitcast_ln174_61 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_61"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.6:6 %bitcast_ln174_62 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_62"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.6:7 %bitcast_ln174_63 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_63"/></StgValue>
</operation>

<operation id="426" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.6:8 %or_ln174_7 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_63, i32 %bitcast_ln174_62, i32 %bitcast_ln174_61, i32 %bitcast_ln174_60, i32 %trunc_ln145_5, i32 %bitcast_ln174_59, i32 %bitcast_ln174_58, i32 %bitcast_ln174_57, i32 %bitcast_ln174_56

]]></Node>
<StgValue><ssdm name="or_ln174_7"/></StgValue>
</operation>

<operation id="427" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.6:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_6, i288 %or_ln174_7

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="428" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.6:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="429" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.5:0 %bitcast_ln174_48 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_48"/></StgValue>
</operation>

<operation id="430" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.5:1 %bitcast_ln174_49 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_49"/></StgValue>
</operation>

<operation id="431" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.5:2 %bitcast_ln174_50 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_50"/></StgValue>
</operation>

<operation id="432" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.5:3 %bitcast_ln174_51 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_51"/></StgValue>
</operation>

<operation id="433" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.5:4 %bitcast_ln174_52 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_52"/></StgValue>
</operation>

<operation id="434" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.5:5 %bitcast_ln174_53 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_53"/></StgValue>
</operation>

<operation id="435" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.5:6 %bitcast_ln174_54 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_54"/></StgValue>
</operation>

<operation id="436" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.5:7 %bitcast_ln174_55 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_55"/></StgValue>
</operation>

<operation id="437" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.5:8 %or_ln174_6 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_55, i32 %bitcast_ln174_54, i32 %bitcast_ln174_53, i32 %bitcast_ln174_52, i32 %trunc_ln145_5, i32 %bitcast_ln174_51, i32 %bitcast_ln174_50, i32 %bitcast_ln174_49, i32 %bitcast_ln174_48

]]></Node>
<StgValue><ssdm name="or_ln174_6"/></StgValue>
</operation>

<operation id="438" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.5:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_5, i288 %or_ln174_6

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="439" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.5:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="440" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.4:0 %bitcast_ln174_40 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_40"/></StgValue>
</operation>

<operation id="441" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.4:1 %bitcast_ln174_41 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_41"/></StgValue>
</operation>

<operation id="442" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.4:2 %bitcast_ln174_42 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_42"/></StgValue>
</operation>

<operation id="443" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.4:3 %bitcast_ln174_43 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_43"/></StgValue>
</operation>

<operation id="444" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.4:4 %bitcast_ln174_44 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_44"/></StgValue>
</operation>

<operation id="445" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.4:5 %bitcast_ln174_45 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_45"/></StgValue>
</operation>

<operation id="446" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.4:6 %bitcast_ln174_46 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_46"/></StgValue>
</operation>

<operation id="447" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.4:7 %bitcast_ln174_47 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_47"/></StgValue>
</operation>

<operation id="448" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.4:8 %or_ln174_5 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_47, i32 %bitcast_ln174_46, i32 %bitcast_ln174_45, i32 %bitcast_ln174_44, i32 %trunc_ln145_5, i32 %bitcast_ln174_43, i32 %bitcast_ln174_42, i32 %bitcast_ln174_41, i32 %bitcast_ln174_40

]]></Node>
<StgValue><ssdm name="or_ln174_5"/></StgValue>
</operation>

<operation id="449" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.4:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_4, i288 %or_ln174_5

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="450" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.4:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="451" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.3:0 %bitcast_ln174_32 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_32"/></StgValue>
</operation>

<operation id="452" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.3:1 %bitcast_ln174_33 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_33"/></StgValue>
</operation>

<operation id="453" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.3:2 %bitcast_ln174_34 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_34"/></StgValue>
</operation>

<operation id="454" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.3:3 %bitcast_ln174_35 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_35"/></StgValue>
</operation>

<operation id="455" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.3:4 %bitcast_ln174_36 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_36"/></StgValue>
</operation>

<operation id="456" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.3:5 %bitcast_ln174_37 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_37"/></StgValue>
</operation>

<operation id="457" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.3:6 %bitcast_ln174_38 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_38"/></StgValue>
</operation>

<operation id="458" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.3:7 %bitcast_ln174_39 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_39"/></StgValue>
</operation>

<operation id="459" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.3:8 %or_ln174_4 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_39, i32 %bitcast_ln174_38, i32 %bitcast_ln174_37, i32 %bitcast_ln174_36, i32 %trunc_ln145_5, i32 %bitcast_ln174_35, i32 %bitcast_ln174_34, i32 %bitcast_ln174_33, i32 %bitcast_ln174_32

]]></Node>
<StgValue><ssdm name="or_ln174_4"/></StgValue>
</operation>

<operation id="460" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.3:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_3, i288 %or_ln174_4

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="461" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.3:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="462" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.2:0 %bitcast_ln174_24 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_24"/></StgValue>
</operation>

<operation id="463" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.2:1 %bitcast_ln174_25 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_25"/></StgValue>
</operation>

<operation id="464" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.2:2 %bitcast_ln174_26 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_26"/></StgValue>
</operation>

<operation id="465" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.2:3 %bitcast_ln174_27 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_27"/></StgValue>
</operation>

<operation id="466" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.2:4 %bitcast_ln174_28 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_28"/></StgValue>
</operation>

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.2:5 %bitcast_ln174_29 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_29"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.2:6 %bitcast_ln174_30 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_30"/></StgValue>
</operation>

<operation id="469" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.2:7 %bitcast_ln174_31 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_31"/></StgValue>
</operation>

<operation id="470" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.2:8 %or_ln174_3 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_31, i32 %bitcast_ln174_30, i32 %bitcast_ln174_29, i32 %bitcast_ln174_28, i32 %trunc_ln145_5, i32 %bitcast_ln174_27, i32 %bitcast_ln174_26, i32 %bitcast_ln174_25, i32 %bitcast_ln174_24

]]></Node>
<StgValue><ssdm name="or_ln174_3"/></StgValue>
</operation>

<operation id="471" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.2:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_2, i288 %or_ln174_3

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="472" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.2:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="473" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.1:0 %bitcast_ln174_16 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_16"/></StgValue>
</operation>

<operation id="474" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.1:1 %bitcast_ln174_17 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_17"/></StgValue>
</operation>

<operation id="475" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.1:2 %bitcast_ln174_18 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_18"/></StgValue>
</operation>

<operation id="476" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.1:3 %bitcast_ln174_19 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_19"/></StgValue>
</operation>

<operation id="477" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.1:4 %bitcast_ln174_20 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_20"/></StgValue>
</operation>

<operation id="478" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.1:5 %bitcast_ln174_21 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_21"/></StgValue>
</operation>

<operation id="479" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.1:6 %bitcast_ln174_22 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_22"/></StgValue>
</operation>

<operation id="480" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.1:7 %bitcast_ln174_23 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_23"/></StgValue>
</operation>

<operation id="481" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.1:8 %or_ln174_2 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_23, i32 %bitcast_ln174_22, i32 %bitcast_ln174_21, i32 %bitcast_ln174_20, i32 %trunc_ln145_5, i32 %bitcast_ln174_19, i32 %bitcast_ln174_18, i32 %bitcast_ln174_17, i32 %bitcast_ln174_16

]]></Node>
<StgValue><ssdm name="or_ln174_2"/></StgValue>
</operation>

<operation id="482" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.1:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_1, i288 %or_ln174_2

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="483" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.1:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="484" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.0:0 %bitcast_ln174_8 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174_8"/></StgValue>
</operation>

<operation id="485" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.0:1 %bitcast_ln174_9 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_9"/></StgValue>
</operation>

<operation id="486" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.0:2 %bitcast_ln174_10 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_10"/></StgValue>
</operation>

<operation id="487" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.0:3 %bitcast_ln174_11 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_11"/></StgValue>
</operation>

<operation id="488" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.0:4 %bitcast_ln174_12 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_12"/></StgValue>
</operation>

<operation id="489" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.0:5 %bitcast_ln174_13 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_13"/></StgValue>
</operation>

<operation id="490" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.0:6 %bitcast_ln174_14 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_14"/></StgValue>
</operation>

<operation id="491" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.0:7 %bitcast_ln174_15 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_15"/></StgValue>
</operation>

<operation id="492" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.0:8 %or_ln174_1 = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_15, i32 %bitcast_ln174_14, i32 %bitcast_ln174_13, i32 %bitcast_ln174_12, i32 %trunc_ln145_5, i32 %bitcast_ln174_11, i32 %bitcast_ln174_10, i32 %bitcast_ln174_9, i32 %bitcast_ln174_8

]]></Node>
<StgValue><ssdm name="or_ln174_1"/></StgValue>
</operation>

<operation id="493" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.0:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_0, i288 %or_ln174_1

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="494" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.0:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="495" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.31:0 %bitcast_ln174 = bitcast i32 %select_ln257

]]></Node>
<StgValue><ssdm name="bitcast_ln174"/></StgValue>
</operation>

<operation id="496" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.31:1 %bitcast_ln174_1 = bitcast i32 %select_ln257_1

]]></Node>
<StgValue><ssdm name="bitcast_ln174_1"/></StgValue>
</operation>

<operation id="497" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="550" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.31:2 %bitcast_ln174_2 = bitcast i32 %select_ln257_2

]]></Node>
<StgValue><ssdm name="bitcast_ln174_2"/></StgValue>
</operation>

<operation id="498" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.31:3 %bitcast_ln174_3 = bitcast i32 %select_ln257_3

]]></Node>
<StgValue><ssdm name="bitcast_ln174_3"/></StgValue>
</operation>

<operation id="499" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.31:4 %bitcast_ln174_4 = bitcast i32 %select_ln257_4

]]></Node>
<StgValue><ssdm name="bitcast_ln174_4"/></StgValue>
</operation>

<operation id="500" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.31:5 %bitcast_ln174_5 = bitcast i32 %select_ln257_5

]]></Node>
<StgValue><ssdm name="bitcast_ln174_5"/></StgValue>
</operation>

<operation id="501" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.31:6 %bitcast_ln174_6 = bitcast i32 %select_ln257_6

]]></Node>
<StgValue><ssdm name="bitcast_ln174_6"/></StgValue>
</operation>

<operation id="502" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32">
<![CDATA[
V.i31.case.31:7 %bitcast_ln174_7 = bitcast i32 %select_ln257_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174_7"/></StgValue>
</operation>

<operation id="503" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="288" op_0_bw="288" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32">
<![CDATA[
V.i31.case.31:8 %or_ln174_s = bitconcatenate i288 @_ssdm_op_BitConcatenate.i288.i32.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln174_7, i32 %bitcast_ln174_6, i32 %bitcast_ln174_5, i32 %bitcast_ln174_4, i32 %trunc_ln145_5, i32 %bitcast_ln174_3, i32 %bitcast_ln174_2, i32 %bitcast_ln174_1, i32 %bitcast_ln174

]]></Node>
<StgValue><ssdm name="or_ln174_s"/></StgValue>
</operation>

<operation id="504" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288">
<![CDATA[
V.i31.case.31:9 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i288P0A, i288 %conv2d_64_padded_window_stream_31, i288 %or_ln174_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="505" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln174" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0">
<![CDATA[
V.i31.case.31:10 %br_ln174 = br void %V.i31.exit

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
