// Seed: 3778304392
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  integer id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  assign id_4 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_5[1 : -1];
  module_0 modCall_1 (
      id_1,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5
  );
  wire \id_6 ;
endmodule
