 
****************************************
Report : area
Design : TOP
Version: O-2018.06-SP4
Date   : Mon Oct  3 17:19:28 2022
****************************************

Library(s) Used:

    saed32rvt_ff1p16vn40c (File: /data/SYNOPSYS/lib/32nm/SAED32_EDK/lib/stdcell_rvt/db_ccs/saed32rvt_ff1p16vn40c.db)

Number of ports:                           44
Number of nets:                           101
Number of cells:                           56
Number of combinational cells:             47
Number of sequential cells:                 8
Number of macros/black boxes:               0
Number of buf/inv:                          8
Number of references:                       1

Combinational area:                124.784703
Buf/Inv area:                       10.928192
Noncombinational area:              56.928257
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   181.712960
Total area:                 undefined

Area of detected synthetic parts
--------------------------------
  No DW parts to report!

Estimated area of ungrouped synthetic parts
-------------------------------------------
                                     Estimated  Perc. of
  Module             Implem.  Count       Area cell area
  ------------------ -------  ----- ---------- ---------
  DP_OP_4J1_122_5218     str      1   110.2985     60.7%
  ------------------ -------  ----- ---------- ---------
  DP_OP Subtotal:                 1   110.2985     60.7%
  Total:                          1   110.2985     60.7%

Subtotal of datapath(DP_OP) cell area:  110.2985  60.7%  (estimated)
Total synthetic cell area:              110.2985  60.7%  (estimated)

1
