// Seed: 84404264
module module_0 (
    id_1
);
  output wire id_1;
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output wor id_1,
    output wor id_2,
    output supply1 id_3,
    input wire id_4,
    input tri1 id_5,
    input uwire id_6
);
  wire id_8;
  wire id_9;
  module_0(
      id_8
  );
  assign id_2 = 1 - id_4;
  id_10(
      id_5
  );
endmodule
module module_2 (
    output tri0 id_0,
    output supply1 id_1,
    output wire id_2,
    input wire id_3,
    output tri id_4,
    output supply1 id_5,
    output uwire id_6,
    output tri id_7,
    output uwire id_8,
    input wire id_9,
    input wor id_10,
    output tri0 id_11,
    input tri id_12,
    input tri id_13
);
  wire id_15;
  module_0(
      id_15
  );
endmodule
