#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Dec 22 23:19:57 2019
# Process ID: 8393
# Current directory: /home/trevor/dev/mylab/sandbox/project_2/project_2.runs/impl_1
# Command line: vivado -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: /home/trevor/dev/mylab/sandbox/project_2/project_2.runs/impl_1/design_1_wrapper.vdi
# Journal file: /home/trevor/dev/mylab/sandbox/project_2/project_2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/data3/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.dcp' for cell 'design_1_i/axi_uartlite_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.dcp' for cell 'design_1_i/clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.dcp' for cell 'design_1_i/mdm_1'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.dcp' for cell 'design_1_i/microblaze_0'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.dcp' for cell 'design_1_i/rst_clk_wiz_1_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/microblaze_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
INFO: [Project 1-454] Reading design checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0.dcp' for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1985.270 ; gain = 0.000 ; free physical = 6132 ; free virtual = 28279
INFO: [Netlist 29-17] Analyzing 250 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0.xdc] for cell 'design_1_i/microblaze_0/U0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2698.531 ; gain = 544.797 ; free physical = 5572 ; free virtual = 27735
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0.xdc] for cell 'design_1_i/mdm_1/U0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_board.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_board.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
INFO: [Timing 38-2] Deriving generated clocks [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc:57]
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.xdc] for cell 'design_1_i/clk_wiz_0/inst'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_board.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0.xdc] for cell 'design_1_i/axi_uartlite_0/U0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'design_1_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /home/trevor/dev/mylab/sandbox/project_2/project_2.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2874.617 ; gain = 0.000 ; free physical = 5596 ; free virtual = 27759
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 96 instances were transformed.
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 16 instances

25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:27 . Memory (MB): peak = 2874.617 ; gain = 1136.262 ; free physical = 5596 ; free virtual = 27759
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.617 ; gain = 0.000 ; free physical = 5588 ; free virtual = 27751

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25fe7506c

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2874.617 ; gain = 0.000 ; free physical = 5587 ; free virtual = 27751

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 248a45c99

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2896.422 ; gain = 0.000 ; free physical = 5428 ; free virtual = 27592
INFO: [Opt 31-389] Phase Retarget created 107 cells and removed 165 cells
INFO: [Opt 31-1021] In phase Retarget, 19 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2604fdacf

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2896.422 ; gain = 0.000 ; free physical = 5428 ; free virtual = 27592
INFO: [Opt 31-389] Phase Constant propagation created 10 cells and removed 54 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2281863f7

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.76 . Memory (MB): peak = 2896.422 ; gain = 0.000 ; free physical = 5428 ; free virtual = 27592
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 638 cells
INFO: [Opt 31-1021] In phase Sweep, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG_inst to drive 39 load(s) on clock net design_1_i/mdm_1/U0/Use_E2.BSCAN_I/Ext_JTAG_UPDATE_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 1eedc752b

Time (s): cpu = 00:00:00.98 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2896.422 ; gain = 0.000 ; free physical = 5428 ; free virtual = 27592
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1eedc752b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2896.422 ; gain = 0.000 ; free physical = 5428 ; free virtual = 27591
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1eedc752b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2896.422 ; gain = 0.000 ; free physical = 5428 ; free virtual = 27592
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             107  |             165  |                                             19  |
|  Constant propagation         |              10  |              54  |                                              1  |
|  Sweep                        |               0  |             638  |                                              1  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2896.422 ; gain = 0.000 ; free physical = 5427 ; free virtual = 27591
Ending Logic Optimization Task | Checksum: 1c5feb7f0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2896.422 ; gain = 0.000 ; free physical = 5427 ; free virtual = 27591

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.155 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 234a86e12

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5412 ; free virtual = 27578
Ending Power Optimization Task | Checksum: 234a86e12

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3224.207 ; gain = 327.785 ; free physical = 5417 ; free virtual = 27583

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1683d21be

Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.29 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5416 ; free virtual = 27582
Ending Final Cleanup Task | Checksum: 1683d21be

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5416 ; free virtual = 27582

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5416 ; free virtual = 27582
Ending Netlist Obfuscation Task | Checksum: 1683d21be

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5416 ; free virtual = 27582
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3224.207 ; gain = 349.590 ; free physical = 5416 ; free virtual = 27582
INFO: [Timing 38-35] Done setting XDC timing constraints.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5418 ; free virtual = 27584
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5412 ; free virtual = 27579
INFO: [Common 17-1381] The checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/dev/mylab/sandbox/project_2/project_2.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5399 ; free virtual = 27567
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1236b146c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5399 ; free virtual = 27567
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5399 ; free virtual = 27567

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8ebc7a24

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5398 ; free virtual = 27567

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b78cbc37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.80 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5395 ; free virtual = 27565

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b78cbc37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5395 ; free virtual = 27565
Phase 1 Placer Initialization | Checksum: 1b78cbc37

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5395 ; free virtual = 27565

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1651a39ec

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5389 ; free virtual = 27559

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 136 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 61 nets or cells. Created 0 new cell, deleted 61 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5372 ; free virtual = 27544

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             61  |                    61  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             61  |                    61  |           0  |           3  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 17b2b1ddc

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5372 ; free virtual = 27544
Phase 2.2 Global Placement Core | Checksum: 132901138

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5372 ; free virtual = 27544
Phase 2 Global Placement | Checksum: 132901138

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5372 ; free virtual = 27545

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d87e72c5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5372 ; free virtual = 27544

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1ca14b0b6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5372 ; free virtual = 27544

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 188f9861a

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5372 ; free virtual = 27544

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 155ab8836

Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5372 ; free virtual = 27544

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1a0e6b435

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5370 ; free virtual = 27542

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2192fcd00

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5370 ; free virtual = 27542

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 25c4a252f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5370 ; free virtual = 27542
Phase 3 Detail Placement | Checksum: 25c4a252f

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5370 ; free virtual = 27542

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 21e16909a

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 21e16909a

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5374 ; free virtual = 27546
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.834. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 14d1392fe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5374 ; free virtual = 27546
Phase 4.1 Post Commit Optimization | Checksum: 14d1392fe

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5374 ; free virtual = 27546

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 14d1392fe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5374 ; free virtual = 27547

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 14d1392fe

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5374 ; free virtual = 27547

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5374 ; free virtual = 27547
Phase 4.4 Final Placement Cleanup | Checksum: 14c3d950f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5374 ; free virtual = 27547
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14c3d950f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5374 ; free virtual = 27547
Ending Placer Task | Checksum: 13bc3d8a5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5374 ; free virtual = 27547
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5384 ; free virtual = 27556
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5384 ; free virtual = 27556
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5368 ; free virtual = 27545
INFO: [Common 17-1381] The checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5373 ; free virtual = 27548
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5378 ; free virtual = 27553
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5348 ; free virtual = 27522
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5330 ; free virtual = 27509
INFO: [Common 17-1381] The checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: b1dd0dec ConstDB: 0 ShapeSum: 89e6cab9 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 378bdf59

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5235 ; free virtual = 27411
Post Restoration Checksum: NetGraph: 216fa5cd NumContArr: 161c398c Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 378bdf59

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5236 ; free virtual = 27412

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 378bdf59

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5203 ; free virtual = 27380

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 378bdf59

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5203 ; free virtual = 27380
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 102cd2246

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5193 ; free virtual = 27370
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.883  | TNS=0.000  | WHS=-0.240 | THS=-30.234|

Phase 2 Router Initialization | Checksum: 1ad4f9e77

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5193 ; free virtual = 27370

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2717
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2717
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1af7c7f7a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5193 ; free virtual = 27370

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 332
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.766  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1f459ada9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5190 ; free virtual = 27367

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.766  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14ebdd09f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5190 ; free virtual = 27367
Phase 4 Rip-up And Reroute | Checksum: 14ebdd09f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5190 ; free virtual = 27367

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 14ebdd09f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5190 ; free virtual = 27367

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14ebdd09f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5190 ; free virtual = 27367
Phase 5 Delay and Skew Optimization | Checksum: 14ebdd09f

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5190 ; free virtual = 27367

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: f2251f3f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5190 ; free virtual = 27367
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.845  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: eb81b8da

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5190 ; free virtual = 27367
Phase 6 Post Hold Fix | Checksum: eb81b8da

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5190 ; free virtual = 27367

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.85163 %
  Global Horizontal Routing Utilization  = 1.05973 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1756125f0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5190 ; free virtual = 27367

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1756125f0

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5189 ; free virtual = 27366

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 173076623

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5189 ; free virtual = 27366

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.845  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 173076623

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5190 ; free virtual = 27367
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:13 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5223 ; free virtual = 27400

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5223 ; free virtual = 27400
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5223 ; free virtual = 27400
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.60 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3224.207 ; gain = 0.000 ; free physical = 5208 ; free virtual = 27391
INFO: [Common 17-1381] The checkpoint '/home/trevor/dev/mylab/sandbox/project_2/project_2.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/trevor/dev/mylab/sandbox/project_2/project_2.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/trevor/dev/mylab/sandbox/project_2/project_2.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
124 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Dec 22 23:21:13 2019...
