# compile vhdl design source files
vhdl xil_defaultlib  "../../../Multiplexer.srcs/sources_1/new/UsingLogicalElements.vhd"
vhdl xil_defaultlib  "../../../Multiplexer.srcs/sim_1/new/LogicalElementsSimulation.vhd"

# Do not sort compile order
nosort
