IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     137 K    963 K    0.86    0.10    0.00    0.02     2520        6        2     70
   1    1     0.05   0.04   1.20    1.20      29 M     36 M    0.17    0.26    0.06    0.07     3024     4106       62     55
   2    0     0.00   0.63   0.01    0.60      68 K    540 K    0.87    0.13    0.00    0.01     1176        2        0     69
   3    1     0.05   0.04   1.20    1.20      30 M     36 M    0.18    0.26    0.06    0.07     1288     3674        5     54
   4    0     0.00   0.46   0.00    0.60      33 K    227 K    0.85    0.22    0.00    0.02     1680        4        0     70
   5    1     0.06   0.05   1.20    1.20      29 M     36 M    0.18    0.27    0.05    0.06     3080     4191        1     55
   6    0     0.00   0.42   0.00    0.60      29 K    293 K    0.90    0.13    0.00    0.02      168        1        0     70
   7    1     0.06   0.05   1.14    1.20      24 M     31 M    0.21    0.27    0.04    0.06     3248     4473        2     54
   8    0     0.00   0.35   0.00    0.60      13 K    152 K    0.91    0.18    0.00    0.02      616        1        0     69
   9    1     0.06   0.41   0.15    0.60    1816 K   3136 K    0.42    0.34    0.00    0.01      112      164        9     56
  10    0     0.00   0.37   0.00    0.60    7187      119 K    0.94    0.21    0.00    0.01      392        1        0     69
  11    1     0.04   0.03   1.20    1.20      34 M     39 M    0.14    0.22    0.09    0.10     1624     2918        0     53
  12    0     0.03   1.62   0.02    0.98      35 K    442 K    0.92    0.53    0.00    0.00     5936        8        1     70
  13    1     0.02   0.02   1.20    1.20      35 M     41 M    0.13    0.19    0.14    0.16     2128     3285        2     53
  14    0     0.06   1.74   0.03    0.97      49 K    701 K    0.93    0.57    0.00    0.00     7056        9        2     70
  15    1     0.03   0.03   1.20    1.20      34 M     39 M    0.14    0.23    0.10    0.12      504     2183        2     53
  16    0     0.01   1.62   0.01    0.73      44 K    295 K    0.85    0.37    0.00    0.00     2072        4        0     70
  17    1     0.04   0.04   1.09    1.20      24 M     30 M    0.21    0.24    0.06    0.07     3808     4409        1     54
  18    0     0.02   1.29   0.02    0.92      35 K    448 K    0.92    0.52    0.00    0.00     5432        6        1     70
  19    1     0.04   0.04   1.06    1.20      23 M     29 M    0.21    0.24    0.06    0.08     3976     4499        0     55
  20    0     0.00   0.65   0.00    0.60      18 K    211 K    0.91    0.30    0.00    0.01      672        1        0     70
  21    1     0.05   0.04   1.06    1.20      23 M     29 M    0.21    0.24    0.05    0.07     1960     3701        1     54
  22    0     0.00   0.53   0.00    0.60      11 K    155 K    0.93    0.27    0.00    0.01       56        0        0     70
  23    1     0.06   0.05   1.11    1.20      24 M     30 M    0.20    0.26    0.04    0.05     1960     4751       99     55
  24    0     0.00   0.51   0.00    0.60      13 K    160 K    0.92    0.29    0.00    0.01      336        0        0     71
  25    1     0.05   0.04   1.13    1.20      24 M     31 M    0.21    0.27    0.05    0.07     3584     4645        0     54
  26    0     0.01   0.47   0.02    0.60     216 K   1947 K    0.89    0.06    0.00    0.03      728        7        3     70
  27    1     0.04   0.03   1.20    1.20      33 M     39 M    0.15    0.24    0.09    0.10     2296     2808        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.75     714 K   6659 K    0.89    0.29    0.00    0.00    28840       50        9     61
 SKT    1     0.05   0.04   1.08    1.19     375 M    456 M    0.18    0.25    0.06    0.07    32592    49807      186     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.55    1.18     376 M    463 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8005 M ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.14 %

 C1 core residency: 6.74 %; C3 core residency: 0.26 %; C6 core residency: 46.87 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.30 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5007 M   5005 M   |    5%     5%   
 SKT    1     4959 M   4961 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.19     0.09     205.00       8.65         194.09
 SKT   1    49.07    32.54     379.31      22.26         400.63
---------------------------------------------------------------------------------------------------------------
       *    49.26    32.63     584.31      30.91         401.82
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     111 K    800 K    0.86    0.09    0.00    0.02     4928        3        1     70
   1    1     0.05   0.04   1.20    1.20      30 M     36 M    0.18    0.26    0.06    0.07     2128     4036       47     55
   2    0     0.06   1.67   0.03    0.94     107 K    875 K    0.88    0.51    0.00    0.00     8624        7        6     69
   3    1     0.04   0.04   1.20    1.20      30 M     37 M    0.17    0.25    0.07    0.09     1568     4183       12     54
   4    0     0.05   1.59   0.03    1.00      40 K    680 K    0.94    0.57    0.00    0.00     7952        8        2     71
   5    1     0.08   0.07   1.20    1.20      29 M     35 M    0.18    0.29    0.04    0.04     1680     3668        2     55
   6    0     0.00   0.66   0.00    0.60      23 K    252 K    0.91    0.30    0.00    0.01     1008       15        0     70
   7    1     0.04   0.04   1.10    1.20      24 M     30 M    0.22    0.24    0.06    0.08     3080     4543        1     54
   8    0     0.00   0.80   0.01    0.60      32 K    311 K    0.89    0.34    0.00    0.01      504        1        0     68
   9    1     0.01   0.27   0.05    0.60     443 K   1105 K    0.60    0.10    0.00    0.01      112      102        1     56
  10    0     0.00   0.71   0.00    0.60      20 K    230 K    0.91    0.31    0.00    0.01      224        5        0     68
  11    1     0.02   0.02   1.20    1.20      36 M     41 M    0.13    0.19    0.16    0.18     1848     2875        0     54
  12    0     0.01   1.68   0.01    0.76      23 K    238 K    0.90    0.37    0.00    0.00      560        1        0     70
  13    1     0.03   0.03   1.20    1.20      35 M     40 M    0.14    0.21    0.11    0.12     1680     2953        4     53
  14    0     0.00   0.57   0.00    0.60      35 K    392 K    0.91    0.20    0.00    0.01      560        2        1     70
  15    1     0.03   0.02   1.20    1.20      35 M     40 M    0.13    0.21    0.12    0.13     2128     3083        1     53
  16    0     0.01   0.57   0.01    0.60     121 K   1160 K    0.90    0.12    0.00    0.02      560        4        4     70
  17    1     0.03   0.03   1.01    1.20      23 M     29 M    0.18    0.22    0.08    0.10     3136     4118        1     54
  18    0     0.00   0.55   0.01    0.60      53 K    545 K    0.90    0.11    0.00    0.02      504        1        2     71
  19    1     0.05   0.05   1.10    1.20      24 M     30 M    0.21    0.26    0.05    0.06     3920     4457        1     55
  20    0     0.00   0.47   0.01    0.60      90 K    930 K    0.90    0.08    0.00    0.03      224        2        7     70
  21    1     0.06   0.05   1.08    1.20      23 M     29 M    0.20    0.27    0.04    0.05     2016     3599        2     55
  22    0     0.00   0.43   0.00    0.60    9471      123 K    0.92    0.11    0.00    0.02      168        1        0     71
  23    1     0.05   0.05   1.15    1.20      25 M     32 M    0.23    0.26    0.05    0.06     3192     4815       63     55
  24    0     0.00   0.39   0.00    0.60      19 K    229 K    0.91    0.15    0.00    0.02      448        0        1     71
  25    1     0.08   0.07   1.20    1.20      25 M     33 M    0.23    0.29    0.03    0.04     3920     4768        2     54
  26    0     0.00   0.32   0.00    0.60    7421      128 K    0.94    0.18    0.00    0.01     2464        2        1     70
  27    1     0.06   0.05   1.20    1.20      31 M     38 M    0.16    0.27    0.05    0.06     1344     2609       13     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.75     697 K   6900 K    0.90    0.29    0.00    0.00    28728       52       23     61
 SKT    1     0.05   0.04   1.08    1.20     375 M    458 M    0.18    0.25    0.06    0.07    31752    49809      150     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     376 M    465 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8053 M ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.61 %

 C1 core residency: 6.74 %; C3 core residency: 0.71 %; C6 core residency: 46.94 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5002 M   5002 M   |    5%     5%   
 SKT    1     4949 M   4951 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.22     0.10     206.43       8.82         218.35
 SKT   1    49.06    32.58     378.63      22.22         397.84
---------------------------------------------------------------------------------------------------------------
       *    49.28    32.68     585.07      31.04         398.30
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.49   0.01    0.60     141 K    895 K    0.84    0.11    0.00    0.02     2128        3        2     69
   1    1     0.05   0.04   1.20    1.20      30 M     36 M    0.17    0.24    0.06    0.07     2128     3887        0     55
   2    0     0.05   1.63   0.03    1.01      67 K    813 K    0.92    0.53    0.00    0.00     5376        7        2     68
   3    1     0.04   0.03   1.20    1.20      30 M     36 M    0.17    0.24    0.08    0.10     1960     4370       15     54
   4    0     0.03   1.61   0.02    0.97      41 K    467 K    0.91    0.53    0.00    0.00     4704       10        1     70
   5    1     0.05   0.04   1.20    1.20      30 M     36 M    0.18    0.27    0.06    0.07      896     3728        0     55
   6    0     0.03   1.59   0.02    0.97      47 K    547 K    0.91    0.51    0.00    0.00     6328       30        0     70
   7    1     0.06   0.06   1.15    1.20      24 M     31 M    0.21    0.26    0.04    0.05     3080     4678       41     54
   8    0     0.00   0.82   0.00    0.60      57 K    254 K    0.77    0.38    0.00    0.01     1176        5        0     69
   9    1     0.04   0.36   0.11    0.61    1160 K   2035 K    0.43    0.35    0.00    0.00      280      110        1     56
  10    0     0.00   0.77   0.00    0.60      16 K    198 K    0.92    0.36    0.00    0.01      616        6        3     68
  11    1     0.04   0.03   1.20    1.20      34 M     39 M    0.14    0.21    0.09    0.10     1344     2820        2     54
  12    0     0.00   0.68   0.00    0.60      14 K    150 K    0.90    0.33    0.00    0.01      728        1        0     70
  13    1     0.06   0.05   1.20    1.20      32 M     39 M    0.16    0.22    0.05    0.06     1792     2864        7     53
  14    0     0.01   0.54   0.01    0.60     183 K   1753 K    0.90    0.12    0.00    0.02      392        5       10     70
  15    1     0.04   0.03   1.20    1.20      33 M     39 M    0.14    0.23    0.09    0.11     1960     2806        2     54
  16    0     0.01   0.61   0.01    0.60     106 K   1033 K    0.90    0.13    0.00    0.02     1232        4        6     70
  17    1     0.04   0.03   1.05    1.20      23 M     29 M    0.19    0.23    0.07    0.08     4088     4795        2     55
  18    0     0.00   0.52   0.00    0.60      21 K    261 K    0.92    0.12    0.00    0.02      168        1        0     71
  19    1     0.05   0.05   1.12    1.20      24 M     30 M    0.21    0.27    0.04    0.06     3528     4771       17     56
  20    0     0.00   0.46   0.00    0.60      15 K    148 K    0.89    0.13    0.00    0.01      168        0        1     71
  21    1     0.05   0.05   1.05    1.20      23 M     29 M    0.20    0.25    0.05    0.06     2072     3892        2     55
  22    0     0.00   0.45   0.00    0.60      11 K    149 K    0.92    0.23    0.00    0.01     1008        1        0     71
  23    1     0.04   0.04   1.09    1.20      23 M     30 M    0.21    0.24    0.06    0.07     3024     5177        2     55
  24    0     0.03   1.64   0.02    1.00      27 K    408 K    0.93    0.53    0.00    0.00     7112        8        2     71
  25    1     0.06   0.05   1.08    1.20      23 M     29 M    0.20    0.26    0.04    0.05     3528     4576        1     55
  26    0     0.00   0.71   0.00    0.60      18 K    209 K    0.91    0.30    0.00    0.01     1568        4        0     70
  27    1     0.05   0.04   1.20    1.20      32 M     38 M    0.14    0.26    0.07    0.08     1848     2702        5     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.23   0.01    0.79     772 K   7292 K    0.89    0.32    0.00    0.00    32704       85       27     62
 SKT    1     0.05   0.04   1.07    1.19     369 M    449 M    0.18    0.25    0.06    0.07    31528    51176       97     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.19     370 M    456 M    0.19    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8504 M ; Active cycles:  153 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.73 %

 C1 core residency: 6.89 %; C3 core residency: 0.35 %; C6 core residency: 47.03 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.39 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5017 M   5010 M   |    5%     5%   
 SKT    1     4961 M   4963 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.10     207.73       8.87         202.97
 SKT   1    49.26    32.48     378.33      22.26         406.04
---------------------------------------------------------------------------------------------------------------
       *    49.47    32.58     586.06      31.13         405.93
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   1.65   0.04    0.93     139 K   1318 K    0.89    0.43    0.00    0.00    13160       11        3     70
   1    1     0.09   0.07   1.20    1.20      29 M     36 M    0.18    0.30    0.03    0.04     1736     3824       30     56
   2    0     0.00   0.59   0.01    0.60      73 K    595 K    0.88    0.15    0.00    0.01     1288        4        0     69
   3    1     0.05   0.04   1.20    1.20      31 M     38 M    0.17    0.25    0.07    0.08     3528     3895        5     54
   4    0     0.00   0.54   0.00    0.60      41 K    357 K    0.88    0.16    0.00    0.01      784        2        0     70
   5    1     0.05   0.04   1.20    1.20      31 M     37 M    0.16    0.25    0.07    0.08     1848     4090       16     55
   6    0     0.06   1.73   0.03    1.01      41 K    683 K    0.94    0.57    0.00    0.00     7840       16        2     69
   7    1     0.07   0.06   1.09    1.20      24 M     30 M    0.21    0.28    0.04    0.05     2856     3829       59     55
   8    0     0.01   0.86   0.01    0.60      36 K    285 K    0.87    0.36    0.00    0.01      168        0        1     69
   9    1     0.02   0.32   0.07    0.61     771 K   1546 K    0.50    0.24    0.00    0.01        0       88        4     56
  10    0     0.00   0.72   0.00    0.60      20 K    213 K    0.90    0.31    0.00    0.01      392        4        0     68
  11    1     0.03   0.02   1.20    1.20      36 M     42 M    0.13    0.20    0.14    0.16     1960     3097        0     54
  12    0     0.00   0.68   0.00    0.60      19 K    197 K    0.90    0.31    0.00    0.01      392        1        0     70
  13    1     0.04   0.04   1.20    1.20      35 M     40 M    0.14    0.22    0.08    0.10     1400     3021        8     53
  14    0     0.00   0.49   0.00    0.60      11 K    136 K    0.92    0.27    0.00    0.01      504        1        0     70
  15    1     0.03   0.02   1.20    1.20      36 M     41 M    0.13    0.21    0.13    0.15     2352     3184        1     54
  16    0     0.00   0.78   0.00    0.60      16 K    149 K    0.89    0.29    0.00    0.00      840        1        0     70
  17    1     0.04   0.04   1.06    1.20      23 M     30 M    0.21    0.26    0.06    0.08     3808     4178        2     54
  18    0     0.00   0.35   0.00    0.60      10 K    112 K    0.91    0.18    0.00    0.02      336        0        1     70
  19    1     0.04   0.04   1.04    1.20      23 M     30 M    0.22    0.25    0.06    0.07     3024     4088        0     55
  20    0     0.00   0.41   0.00    0.60      13 K    148 K    0.91    0.21    0.00    0.01      616        0        1     71
  21    1     0.03   0.03   1.01    1.20      23 M     29 M    0.20    0.23    0.07    0.09     2128     3519        1     55
  22    0     0.00   0.38   0.00    0.60    9131      134 K    0.93    0.22    0.00    0.01      336        1        0     71
  23    1     0.09   0.08   1.20    1.20      26 M     35 M    0.26    0.31    0.03    0.04     3696     4603        0     55
  24    0     0.00   0.51   0.00    0.60      45 K    224 K    0.80    0.30    0.00    0.01     3080        4        2     71
  25    1     0.05   0.05   1.06    1.20      24 M     30 M    0.20    0.27    0.05    0.06     2352     4143        2     55
  26    0     0.01   0.49   0.01    0.60     215 K   1963 K    0.89    0.06    0.00    0.03     1568        2        3     70
  27    1     0.06   0.05   1.20    1.20      33 M     39 M    0.15    0.24    0.05    0.06     1736     2848        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.20   0.01    0.76     695 K   6519 K    0.89    0.30    0.00    0.00    31304       47       11     62
 SKT    1     0.05   0.05   1.07    1.19     380 M    464 M    0.18    0.25    0.06    0.07    32424    48407      130     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.19     381 M    471 M    0.19    0.25    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8553 M ; Active cycles:  151 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.27 %

 C1 core residency: 7.21 %; C3 core residency: 0.69 %; C6 core residency: 46.83 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.42 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.76 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4982 M   4977 M   |    5%     5%   
 SKT    1     4928 M   4929 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.22     0.10     205.43       8.77         198.49
 SKT   1    48.74    32.32     375.54      22.08         399.07
---------------------------------------------------------------------------------------------------------------
       *    48.96    32.41     580.97      30.85         398.93
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.48   0.01    0.60     101 K    800 K    0.87    0.12    0.00    0.02     1568        2        2     70
   1    1     0.04   0.03   1.20    1.20      32 M     38 M    0.16    0.24    0.08    0.10     3528     3782        0     55
   2    0     0.03   1.49   0.02    0.92      72 K    699 K    0.90    0.43    0.00    0.00     4088        6        2     69
   3    1     0.07   0.06   1.20    1.20      30 M     36 M    0.18    0.28    0.05    0.05     2016     3511       24     54
   4    0     0.00   0.72   0.01    0.60      29 K    311 K    0.90    0.27    0.00    0.01      168        1        0     70
   5    1     0.09   0.08   1.20    1.20      28 M     35 M    0.20    0.28    0.03    0.04     3080     3437        2     55
   6    0     0.00   0.71   0.00    0.60      21 K    215 K    0.90    0.32    0.00    0.01      672       18        0     70
   7    1     0.04   0.04   1.08    1.20      24 M     31 M    0.21    0.24    0.06    0.07     2128     4470        1     55
   8    0     0.02   1.37   0.01    1.06      21 K    320 K    0.93    0.55    0.00    0.00     5600        6        0     69
   9    1     0.03   0.37   0.09    0.61     942 K   1661 K    0.43    0.23    0.00    0.00       56      166        0     56
  10    0     0.01   0.51   0.01    0.60     136 K   1321 K    0.90    0.10    0.00    0.02      504        4        2     68
  11    1     0.03   0.03   1.20    1.20      36 M     41 M    0.13    0.21    0.11    0.13     2408     3060        2     53
  12    0     0.01   0.49   0.01    0.60     143 K   1438 K    0.90    0.11    0.00    0.03      616        4        2     70
  13    1     0.03   0.02   1.20    1.20      36 M     42 M    0.13    0.18    0.14    0.16     1792     2785       11     54
  14    0     0.00   0.57   0.00    0.60      29 K    336 K    0.91    0.19    0.00    0.01      616        3        0     70
  15    1     0.03   0.03   1.20    1.20      35 M     41 M    0.14    0.21    0.11    0.12     2240     3005        4     54
  16    0     0.00   0.76   0.00    0.60      35 K    266 K    0.87    0.31    0.00    0.01     1736        6        0     70
  17    1     0.04   0.04   0.98    1.20      23 M     28 M    0.19    0.23    0.06    0.08     2184     3990       58     55
  18    0     0.00   0.54   0.00    0.60      23 K    170 K    0.86    0.21    0.00    0.01     1400        3        1     70
  19    1     0.07   0.06   1.18    1.20      25 M     32 M    0.22    0.30    0.04    0.05     3248     4259        3     55
  20    0     0.00   0.45   0.00    0.60      14 K    182 K    0.92    0.21    0.00    0.01      896        1        0     70
  21    1     0.04   0.04   1.05    1.20      24 M     30 M    0.20    0.23    0.06    0.08     2688     3713        3     55
  22    0     0.03   1.63   0.02    0.92      26 K    407 K    0.93    0.53    0.00    0.00     6160        7        1     71
  23    1     0.07   0.06   1.19    1.20      25 M     32 M    0.24    0.30    0.04    0.05     4200     4419       40     55
  24    0     0.00   0.62   0.00    0.60      17 K    202 K    0.92    0.26    0.00    0.01      672        1        0     71
  25    1     0.07   0.06   1.18    1.20      25 M     32 M    0.22    0.29    0.04    0.05     1848     4368        1     55
  26    0     0.04   1.81   0.02    0.97      35 K    463 K    0.92    0.54    0.00    0.00     6664        9        1     70
  27    1     0.06   0.05   1.20    1.20      33 M     39 M    0.16    0.24    0.05    0.06     1232     2470        3     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.76     709 K   7138 K    0.90    0.29    0.00    0.00    31360       71       11     62
 SKT    1     0.05   0.05   1.08    1.19     382 M    467 M    0.18    0.25    0.05    0.07    32648    47435      152     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.19     383 M    474 M    0.19    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8722 M ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.83 %

 C1 core residency: 6.96 %; C3 core residency: 0.48 %; C6 core residency: 46.73 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.41 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.77 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5054 M   5052 M   |    5%     5%   
 SKT    1     5002 M   5003 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.11     208.81       8.91         190.35
 SKT   1    49.68    32.72     381.90      22.44         400.98
---------------------------------------------------------------------------------------------------------------
       *    49.89    32.83     590.71      31.35         401.66
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   1.05   0.02    0.87     151 K   1037 K    0.85    0.30    0.00    0.01     8008       11        1     70
   1    1     0.04   0.04   1.20    1.20      29 M     35 M    0.16    0.25    0.07    0.08     1680     4273        1     55
   2    0     0.04   1.76   0.02    0.88      65 K    636 K    0.90    0.48    0.00    0.00     6888        9        1     69
   3    1     0.04   0.03   1.20    1.20      30 M     36 M    0.17    0.23    0.08    0.10     2688     4138       10     55
   4    0     0.00   0.82   0.00    0.60      25 K    239 K    0.89    0.36    0.00    0.01     1904        3        1     70
   5    1     0.06   0.05   1.20    1.20      29 M     35 M    0.18    0.26    0.05    0.06     1512     3624        1     55
   6    0     0.01   0.56   0.01    0.60     135 K   1233 K    0.89    0.10    0.00    0.02     1008       10        4     69
   7    1     0.05   0.05   1.05    1.20      23 M     28 M    0.19    0.25    0.05    0.06     3304     4322        1     54
   8    0     0.03   1.62   0.02    0.93      36 K    495 K    0.93    0.51    0.00    0.00     4760        7        2     69
   9    1     0.09   0.46   0.19    0.63    3114 K   5928 K    0.47    0.28    0.00    0.01      112      172        1     56
  10    0     0.00   0.59   0.00    0.60      25 K    257 K    0.90    0.19    0.00    0.01      952        3        1     68
  11    1     0.04   0.03   1.20    1.20      33 M     38 M    0.15    0.24    0.09    0.10     1904     2844       10     54
  12    0     0.00   0.77   0.00    0.60      32 K    337 K    0.90    0.28    0.00    0.01      448        1        0     70
  13    1     0.05   0.04   1.20    1.20      31 M     37 M    0.15    0.24    0.06    0.07     1904     2367        7     54
  14    0     0.00   0.73   0.00    0.60      20 K    193 K    0.90    0.32    0.00    0.01      896        2        0     70
  15    1     0.05   0.04   1.20    1.20      32 M     37 M    0.14    0.24    0.07    0.08     1736     2344        2     54
  16    0     0.00   0.76   0.00    0.60      14 K    153 K    0.90    0.27    0.00    0.01      728        1        0     70
  17    1     0.04   0.04   1.08    1.20      23 M     29 M    0.20    0.24    0.06    0.08     2408     4334        1     55
  18    0     0.01   0.53   0.01    0.60     123 K   1203 K    0.90    0.08    0.00    0.02      392        6        2     70
  19    1     0.05   0.05   1.06    1.20      22 M     28 M    0.21    0.25    0.05    0.06     3248     4367       59     55
  20    0     0.00   0.47   0.00    0.60      23 K    278 K    0.92    0.13    0.00    0.02      392        3        0     71
  21    1     0.05   0.05   1.03    1.20      22 M     27 M    0.19    0.24    0.05    0.06     1848     3742        0     55
  22    0     0.00   0.39   0.00    0.60    9412      120 K    0.92    0.19    0.00    0.01       56        1        0     71
  23    1     0.04   0.04   1.11    1.20      24 M     30 M    0.22    0.24    0.06    0.07     3920     4765        1     55
  24    0     0.00   0.48   0.00    0.60      20 K    231 K    0.91    0.13    0.00    0.02      504        0        1     71
  25    1     0.05   0.05   1.16    1.20      24 M     31 M    0.21    0.28    0.05    0.06     3528     4539        1     54
  26    0     0.03   1.69   0.02    0.98      29 K    394 K    0.92    0.53    0.00    0.00     4592        8        1     70
  27    1     0.03   0.03   1.20    1.20      33 M     39 M    0.14    0.23    0.10    0.11     2912     3690       35     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.19   0.01    0.76     715 K   6814 K    0.90    0.29    0.00    0.00    31528       65       12     62
 SKT    1     0.05   0.04   1.08    1.19     365 M    444 M    0.18    0.24    0.05    0.07    32704    49521      130     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.18     366 M    451 M    0.19    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8281 M ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.97 %

 C1 core residency: 6.38 %; C3 core residency: 0.21 %; C6 core residency: 47.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.36 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.74 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4933 M   4926 M   |    5%     5%   
 SKT    1     4879 M   4883 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.20     0.09     205.22       8.76         192.78
 SKT   1    48.90    32.13     374.62      22.07         409.31
---------------------------------------------------------------------------------------------------------------
       *    49.10    32.23     579.84      30.83         409.30
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60      95 K    755 K    0.87    0.14    0.00    0.02     3752        1        1     70
   1    1     0.05   0.04   1.20    1.20      30 M     36 M    0.17    0.26    0.06    0.07     2464     4050        2     55
   2    0     0.01   0.50   0.02    0.60     226 K   2110 K    0.89    0.07    0.00    0.03      224        3        6     69
   3    1     0.09   0.07   1.20    1.20      27 M     34 M    0.19    0.29    0.03    0.04     1568     3921        3     55
   4    0     0.00   0.59   0.00    0.60      30 K    353 K    0.91    0.18    0.00    0.01     1736        1        1     70
   5    1     0.04   0.04   1.20    1.20      30 M     36 M    0.16    0.24    0.07    0.08     2408     4209        1     55
   6    0     0.00   0.72   0.00    0.60      12 K    138 K    0.91    0.18    0.00    0.01     1624        1        1     70
   7    1     0.05   0.04   1.15    1.20      24 M     30 M    0.20    0.26    0.05    0.06     3304     4883        1     54
   8    0     0.00   0.52   0.00    0.60      11 K    124 K    0.90    0.23    0.00    0.01      224        0        0     69
   9    1     0.03   0.36   0.09    0.61     905 K   1642 K    0.45    0.22    0.00    0.00       56      153        1     56
  10    0     0.00   0.36   0.00    0.60    8066      125 K    0.94    0.20    0.00    0.01      448        0        0     68
  11    1     0.03   0.03   1.20    1.20      34 M     39 M    0.14    0.22    0.11    0.13     2128     3110       20     54
  12    0     0.00   0.40   0.00    0.60    8131      124 K    0.93    0.22    0.00    0.01      672        1        0     70
  13    1     0.04   0.03   1.20    1.20      33 M     38 M    0.14    0.22    0.09    0.11     1512     2963        2     54
  14    0     0.00   0.44   0.00    0.60    8896      126 K    0.93    0.26    0.00    0.01      784        1        0     70
  15    1     0.04   0.03   1.20    1.20      32 M     37 M    0.15    0.24    0.08    0.10     1680     2663       20     54
  16    0     0.08   1.79   0.05    1.07      42 K    875 K    0.95    0.60    0.00    0.00     8960        8        3     70
  17    1     0.06   0.05   1.16    1.20      25 M     31 M    0.20    0.26    0.04    0.05     3472     4898       59     54
  18    0     0.00   0.77   0.01    0.60      29 K    269 K    0.89    0.35    0.00    0.01     4144        5        1     70
  19    1     0.04   0.03   1.09    1.20      23 M     30 M    0.21    0.23    0.06    0.08     3416     4867        1     55
  20    0     0.00   0.66   0.00    0.60      14 K    191 K    0.93    0.33    0.00    0.01      728        1        0     70
  21    1     0.05   0.05   1.17    1.20      25 M     31 M    0.21    0.27    0.05    0.06     3136     4432        3     54
  22    0     0.03   1.57   0.02    0.90      40 K    479 K    0.92    0.52    0.00    0.00     6104        7        1     71
  23    1     0.06   0.05   1.16    1.20      25 M     31 M    0.21    0.26    0.04    0.06     2912     5268       69     55
  24    0     0.00   0.76   0.00    0.60      21 K    245 K    0.91    0.36    0.00    0.01      672        1        0     71
  25    1     0.04   0.04   1.08    1.20      24 M     30 M    0.19    0.25    0.06    0.07     3528     4914        1     54
  26    0     0.00   0.54   0.01    0.60      88 K    912 K    0.90    0.12    0.00    0.02     1624        2        1     70
  27    1     0.03   0.02   1.20    1.20      34 M     39 M    0.13    0.22    0.12    0.14     1680     3151        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.75     639 K   6833 K    0.91    0.30    0.00    0.00    31696       32       14     62
 SKT    1     0.05   0.04   1.09    1.19     371 M    450 M    0.18    0.25    0.06    0.07    33264    53482      184     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.55    1.19     372 M    457 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7987 M ; Active cycles:  156 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.37 %

 C1 core residency: 7.79 %; C3 core residency: 0.24 %; C6 core residency: 45.60 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.28 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5037 M   5044 M   |    5%     5%   
 SKT    1     4994 M   4993 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.18     0.08     208.81       8.83         197.71
 SKT   1    49.54    32.64     383.01      22.45         403.00
---------------------------------------------------------------------------------------------------------------
       *    49.72    32.72     591.82      31.28         403.29
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     105 K    761 K    0.86    0.14    0.00    0.02     4816       11        1     70
   1    1     0.05   0.04   1.20    1.20      31 M     38 M    0.17    0.25    0.06    0.08     3360     4312       46     55
   2    0     0.02   1.35   0.01    0.67      85 K    562 K    0.85    0.25    0.00    0.00     1904        3        1     70
   3    1     0.04   0.03   1.20    1.20      33 M     39 M    0.16    0.24    0.08    0.10     2016     4193        1     54
   4    0     0.00   0.70   0.00    0.60      28 K    229 K    0.88    0.28    0.00    0.01      336        0        0     70
   5    1     0.07   0.06   1.20    1.20      30 M     36 M    0.18    0.28    0.04    0.05     2408     3697       14     55
   6    0     0.00   0.66   0.00    0.60      22 K    191 K    0.88    0.21    0.00    0.01     1568        4        1     70
   7    1     0.03   0.03   0.95    1.20      22 M     28 M    0.20    0.22    0.07    0.09     2520     4102        1     55
   8    0     0.00   0.40   0.00    0.60      14 K    144 K    0.90    0.12    0.00    0.02      112        0        0     69
   9    1     0.03   0.35   0.08    0.60     752 K   1498 K    0.50    0.26    0.00    0.01      224      116        1     56
  10    0     0.00   0.33   0.00    0.60      10 K    146 K    0.93    0.20    0.00    0.01      448        0        1     68
  11    1     0.05   0.04   1.20    1.20      34 M     40 M    0.15    0.24    0.07    0.08     1792     2988       12     54
  12    0     0.00   0.44   0.00    0.60      11 K    138 K    0.92    0.24    0.00    0.01      168        0        0     70
  13    1     0.03   0.02   1.20    1.20      37 M     42 M    0.13    0.20    0.14    0.17     1904     3158        1     54
  14    0     0.01   0.49   0.01    0.60     162 K   1483 K    0.89    0.11    0.00    0.03      448        2        2     70
  15    1     0.06   0.05   1.20    1.20      34 M     39 M    0.14    0.25    0.06    0.07     1400     2821        1     54
  16    0     0.03   1.57   0.02    0.94      54 K    589 K    0.91    0.45    0.00    0.00     5936        9        1     70
  17    1     0.06   0.05   1.06    1.20      24 M     30 M    0.20    0.28    0.04    0.05     3472     4068       40     54
  18    0     0.03   1.41   0.02    0.84      94 K   1067 K    0.91    0.32    0.00    0.00     7560       12        3     70
  19    1     0.04   0.04   1.09    1.20      23 M     31 M    0.23    0.26    0.05    0.07     2576     4356        1     56
  20    0     0.00   0.58   0.00    0.60      27 K    270 K    0.90    0.20    0.00    0.01     1568        4        1     71
  21    1     0.03   0.04   0.99    1.20      23 M     29 M    0.20    0.23    0.07    0.08     2128     3707        1     55
  22    0     0.05   1.56   0.03    1.04      41 K    667 K    0.94    0.56    0.00    0.00     5096        5        2     70
  23    1     0.06   0.05   1.16    1.20      25 M     32 M    0.23    0.29    0.04    0.06     3920     4564        1     55
  24    0     0.00   0.73   0.00    0.60      22 K    223 K    0.90    0.33    0.00    0.01      504        1        0     71
  25    1     0.10   0.08   1.20    1.20      27 M     35 M    0.24    0.33    0.03    0.04     2912     4530        2     54
  26    0     0.00   0.72   0.00    0.60      22 K    234 K    0.90    0.32    0.00    0.01      616        0        1     70
  27    1     0.04   0.03   1.20    1.20      35 M     41 M    0.14    0.24    0.09    0.11     1792     3030        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.75     702 K   6711 K    0.90    0.30    0.00    0.00    31080       51       14     62
 SKT    1     0.05   0.05   1.07    1.19     383 M    468 M    0.18    0.25    0.06    0.07    32424    49642      124     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     384 M    474 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8386 M ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.23 %

 C1 core residency: 7.31 %; C3 core residency: 0.57 %; C6 core residency: 46.89 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.37 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.74 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5048 M   5046 M   |    5%     5%   
 SKT    1     4992 M   4995 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.09     208.03       8.81         194.09
 SKT   1    49.46    32.71     380.80      22.41         396.58
---------------------------------------------------------------------------------------------------------------
       *    49.67    32.80     588.83      31.23         396.95
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     118 K    845 K    0.86    0.09    0.00    0.02     2688        3        2     70
   1    1     0.06   0.05   1.20    1.20      30 M     37 M    0.18    0.26    0.05    0.07     2912     3811       41     55
   2    0     0.00   0.64   0.01    0.60      49 K    492 K    0.90    0.18    0.00    0.01      448        1        1     69
   3    1     0.05   0.04   1.20    1.20      30 M     36 M    0.17    0.27    0.06    0.07     3080     3601        5     55
   4    0     0.03   1.63   0.02    0.92      32 K    462 K    0.93    0.52    0.00    0.00     4536        7        1     70
   5    1     0.04   0.03   1.20    1.20      31 M     38 M    0.16    0.23    0.09    0.11     2016     3849       14     55
   6    0     0.00   0.77   0.00    0.60      34 K    242 K    0.86    0.26    0.00    0.01     1904       11        1     70
   7    1     0.06   0.05   1.17    1.20      25 M     32 M    0.21    0.28    0.04    0.05     3192     4094       37     54
   8    0     0.00   0.62   0.00    0.60      12 K    134 K    0.91    0.23    0.00    0.01      168        0        1     69
   9    1     0.02   0.26   0.06    0.62     418 K   1249 K    0.66    0.09    0.00    0.01       56      103        0     56
  10    0     0.00   0.53   0.00    0.60      14 K    194 K    0.92    0.26    0.00    0.01      448        2        0     69
  11    1     0.04   0.04   1.20    1.20      33 M     39 M    0.14    0.22    0.08    0.09     1848     2992        2     54
  12    0     0.00   0.44   0.00    0.60      10 K    150 K    0.93    0.23    0.00    0.01      336        3        0     70
  13    1     0.05   0.04   1.20    1.20      32 M     38 M    0.15    0.26    0.06    0.07     1792     2617        9     54
  14    0     0.00   0.44   0.00    0.60    9049      140 K    0.94    0.26    0.00    0.01      560        0        0     70
  15    1     0.04   0.03   1.20    1.20      33 M     39 M    0.14    0.24    0.09    0.10     1568     2775        3     54
  16    0     0.05   1.64   0.03    1.05      35 K    606 K    0.94    0.58    0.00    0.00     7504       10        1     70
  17    1     0.08   0.07   1.19    1.20      25 M     32 M    0.22    0.29    0.03    0.04     3136     4067       53     54
  18    0     0.03   1.63   0.02    0.91      35 K    456 K    0.92    0.53    0.00    0.00     5936        7        2     70
  19    1     0.04   0.04   1.02    1.20      23 M     29 M    0.20    0.23    0.06    0.08     2072     4056        1     55
  20    0     0.03   1.59   0.02    0.95      32 K    471 K    0.93    0.52    0.00    0.00     5768        6        1     70
  21    1     0.04   0.04   1.10    1.20      24 M     31 M    0.22    0.24    0.06    0.08     2128     3692       18     55
  22    0     0.01   0.67   0.01    0.60      92 K    953 K    0.90    0.15    0.00    0.02      504        0        3     71
  23    1     0.06   0.06   1.16    1.20      25 M     32 M    0.22    0.27    0.04    0.05     3864     4421       79     55
  24    0     0.01   0.59   0.01    0.60     130 K   1172 K    0.89    0.11    0.00    0.02     1232        3        2     71
  25    1     0.06   0.05   1.18    1.20      25 M     31 M    0.20    0.29    0.04    0.05     3192     4363        0     54
  26    0     0.01   0.56   0.01    0.60     133 K   1426 K    0.91    0.10    0.00    0.02      784        1        4     70
  27    1     0.03   0.02   1.20    1.20      35 M     40 M    0.13    0.21    0.13    0.14     1848     3739        9     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.18   0.01    0.77     741 K   7748 K    0.90    0.30    0.00    0.00    32816       54       19     62
 SKT    1     0.05   0.04   1.09    1.20     378 M    460 M    0.18    0.25    0.06    0.07    32704    48180      271     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.55    1.19     378 M    468 M    0.19    0.25    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8453 M ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.29 %

 C1 core residency: 6.38 %; C3 core residency: 0.66 %; C6 core residency: 46.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.36 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5004 M   5003 M   |    5%     5%   
 SKT    1     4951 M   4951 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.10     206.01       8.74         207.67
 SKT   1    49.01    32.31     378.81      22.13         401.08
---------------------------------------------------------------------------------------------------------------
       *    49.22    32.41     584.82      30.87         400.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.49   0.01    0.60     123 K    779 K    0.84    0.18    0.00    0.02     6160        8        1     70
   1    1     0.05   0.04   1.20    1.20      30 M     37 M    0.18    0.26    0.06    0.07     2352     3731       35     55
   2    0     0.00   0.65   0.01    0.60      55 K    456 K    0.88    0.22    0.00    0.01      504        1        0     70
   3    1     0.05   0.05   1.20    1.20      30 M     36 M    0.17    0.26    0.06    0.07     1512     3843        3     55
   4    0     0.00   0.71   0.00    0.60      20 K    220 K    0.91    0.30    0.00    0.01      392        0        1     70
   5    1     0.04   0.03   1.20    1.20      31 M     38 M    0.16    0.23    0.09    0.10     2016     4022        1     55
   6    0     0.00   0.80   0.00    0.60      20 K    187 K    0.89    0.26    0.00    0.01     1568        8        0     70
   7    1     0.09   0.08   1.20    1.20      26 M     33 M    0.21    0.27    0.03    0.04     3416     4207       54     54
   8    0     0.00   0.45   0.00    0.60      21 K    112 K    0.81    0.16    0.00    0.01      448        3        0     69
   9    1     0.04   0.37   0.11    0.61    1163 K   2121 K    0.45    0.24    0.00    0.01      560      151        2     56
  10    0     0.00   0.37   0.00    0.60      11 K    126 K    0.91    0.18    0.00    0.02      392        0        1     69
  11    1     0.03   0.02   1.20    1.20      36 M     41 M    0.13    0.19    0.13    0.15     1568     2786        1     54
  12    0     0.00   0.51   0.01    0.60     122 K   1201 K    0.90    0.11    0.00    0.02      448        2        4     70
  13    1     0.06   0.05   1.20    1.20      33 M     39 M    0.15    0.23    0.06    0.07     1344     2585        4     53
  14    0     0.00   0.50   0.01    0.60     129 K   1246 K    0.90    0.10    0.00    0.03      336        1        5     70
  15    1     0.02   0.02   1.20    1.20      35 M     41 M    0.13    0.21    0.14    0.16     1848     3341        1     54
  16    0     0.01   0.34   0.02    0.87      35 K    393 K    0.91    0.17    0.00    0.01      952        1        0     70
  17    1     0.05   0.04   1.10    1.20      24 M     31 M    0.21    0.26    0.05    0.07     2856     4114       58     54
  18    0     0.00   0.43   0.00    0.60      11 K    158 K    0.93    0.18    0.00    0.01     1120        5        0     71
  19    1     0.06   0.05   1.17    1.20      25 M     32 M    0.22    0.27    0.04    0.05     3864     4206        0     55
  20    0     0.06   1.77   0.03    1.04      47 K    630 K    0.93    0.59    0.00    0.00     7280       10        1     70
  21    1     0.06   0.06   1.10    1.20      24 M     30 M    0.21    0.27    0.04    0.05     1792     3495        0     55
  22    0     0.03   1.60   0.02    0.92      44 K    479 K    0.91    0.53    0.00    0.00     5376        5        1     71
  23    1     0.04   0.04   1.04    1.20      23 M     29 M    0.21    0.23    0.06    0.08     3416     4286        0     55
  24    0     0.00   0.69   0.00    0.60      24 K    226 K    0.89    0.33    0.00    0.01      448        1        0     71
  25    1     0.05   0.04   1.11    1.20      24 M     31 M    0.21    0.27    0.05    0.07     3864     4104        4     55
  26    0     0.03   1.58   0.02    0.89      39 K    494 K    0.92    0.52    0.00    0.00     6720        8        0     70
  27    1     0.04   0.03   1.20    1.20      33 M     39 M    0.14    0.25    0.08    0.09     2128     2850        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.09   0.01    0.77     705 K   6715 K    0.89    0.31    0.00    0.00    32144       53       13     62
 SKT    1     0.05   0.04   1.09    1.19     382 M    464 M    0.18    0.24    0.06    0.07    32536    47721      164     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.55    1.19     382 M    471 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8426 M ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.32 %

 C1 core residency: 6.56 %; C3 core residency: 0.32 %; C6 core residency: 46.81 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.37 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4983 M   4980 M   |    5%     5%   
 SKT    1     4933 M   4936 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.11     205.55       8.70         192.21
 SKT   1    48.88    32.24     376.63      22.16         402.53
---------------------------------------------------------------------------------------------------------------
       *    49.09    32.34     582.18      30.86         402.26
