\hypertarget{dir_c837368c818daf0adc9d5d6421ade083}{\section{miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S Directory Reference}
\label{dir_c837368c818daf0adc9d5d6421ade083}\index{miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S Directory Reference@{miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S Directory Reference}}
}
\subsection*{Files}
\begin{DoxyCompactItemize}
\item 
file {\bfseries core\-\_\-cm3.\-c}
\item 
file {\bfseries core\-\_\-cm3.\-h}
\item 
file \hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}
\begin{DoxyCompactList}\small\item\em C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer Header File. This file contains all the peripheral register's definitions, bits definitions and memory mapping for S\-T\-M32\-F2xx devices. \end{DoxyCompactList}\item 
file \hyperlink{system__stm32f2xx_8c}{system\-\_\-stm32f2xx.\-c}
\begin{DoxyCompactList}\small\item\em C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer System Source File. This file contains the system clock configuration for S\-T\-M32\-F2xx devices, and is generated by the clock configuration tool \char`\"{}\-S\-T\-M32f2xx\-\_\-\-Clock\-\_\-\-Configuration\-\_\-\-V1.\-0.\-0.\-xls\char`\"{}. \end{DoxyCompactList}\item 
file \hyperlink{system__stm32f2xx_8h}{system\-\_\-stm32f2xx.\-h}
\begin{DoxyCompactList}\small\item\em C\-M\-S\-I\-S Cortex-\/\-M3 Device Peripheral Access Layer System Header File. \end{DoxyCompactList}\end{DoxyCompactItemize}
