Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat May 20 11:21:41 2023
| Host         : Chan running 64-bit major release  (build 9200)
| Command      : report_methodology -file laser_receiver_block_wrapper_methodology_drc_routed.rpt -pb laser_receiver_block_wrapper_methodology_drc_routed.pb -rpx laser_receiver_block_wrapper_methodology_drc_routed.rpx
| Design       : laser_receiver_block_wrapper
| Device       : xc7z020clg400-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 304
+-----------+----------+----------------------------------+------------+
| Rule      | Severity | Description                      | Violations |
+-----------+----------+----------------------------------+------------+
| HPDR-1    | Warning  | Port pin direction inconsistency | 16         |
| HPDR-2    | Warning  | Port pin INOUT inconsistency     | 6          |
| TIMING-16 | Warning  | Large setup violation            | 256        |
| TIMING-18 | Warning  | Missing input or output delay    | 26         |
+-----------+----------+----------------------------------+------------+

2. REPORT DETAILS
-----------------
HPDR-1#1 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[0] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[0]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#2 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[10] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[10]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#3 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[11] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[11]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#4 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[12] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[12]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#5 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[13] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[13]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#6 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[14] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[14]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#7 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[15] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[15]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#8 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[1] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[1]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#9 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[2] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[2]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#10 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[3] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[3]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#11 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[4] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[4]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#12 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[5] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[5]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#13 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[6] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[6]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#14 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[7] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[7]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#15 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[8] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[8]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-1#16 Warning
Port pin direction inconsistency  
Hierarchical port(pin) adc_db[9] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db[9]) connected to this Port, but both were not found.
Related violations: <none>

HPDR-2#1 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) laser_receiver_block_i/ad7606c_0/adc_db[10] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (laser_receiver_block_i/ad7606c_0/adc_db[10]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#2 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) laser_receiver_block_i/ad7606c_0/adc_db[8] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (laser_receiver_block_i/ad7606c_0/adc_db[8]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#3 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) laser_receiver_block_i/ad7606c_0/adc_db[9] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (laser_receiver_block_i/ad7606c_0/adc_db[9]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#4 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) laser_receiver_block_i/adc_db[10] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db_OBUF[10]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#5 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) laser_receiver_block_i/adc_db[8] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db_OBUF[8]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

HPDR-2#6 Warning
Port pin INOUT inconsistency  
Hierarchical port(pin) laser_receiver_block_i/adc_db[9] direction INOUT is not consistent with the directions of the cell pins/ports found at that level of the netlist hierarchy. Please review the design and consider changing the port(pin) direction. Both drivers and loads were expected for the net (adc_db_OBUF[9]) connected to this hierarchical pin/port, but both were not found.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -10.181 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[11]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -10.185 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -10.188 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -10.314 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -10.345 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -10.370 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[8]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -10.399 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -10.435 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -10.446 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[2]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -10.447 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -10.462 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[15]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -10.473 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -10.489 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[11]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -10.519 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[15]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -10.522 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -10.534 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[14]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -10.552 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -10.560 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[9]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -10.576 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -10.624 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[2]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -10.630 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -10.635 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[14]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -10.638 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -10.651 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[10]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -10.655 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[8]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -10.660 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -10.661 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[10]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -10.665 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[2]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -10.665 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -10.670 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -10.670 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[9]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -10.677 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -10.682 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[15]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -10.682 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -10.690 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -10.698 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[15]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -10.707 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[14]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -10.710 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[11]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -10.710 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -10.713 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[12]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -10.723 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[11]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -10.727 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[13]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -10.727 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -10.738 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[14]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -10.740 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -10.749 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[3]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -10.761 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[10]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -10.766 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[5]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -10.769 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[9]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -10.772 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -10.798 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[8]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -10.801 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -10.802 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[4]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -10.808 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[8]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -10.810 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -10.816 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[4]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -10.838 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -10.838 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[9]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -10.838 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[1]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -10.839 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -10.859 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -10.860 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[12]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -10.860 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -10.864 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[10]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -10.864 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[12]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -10.885 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[11]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -10.888 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[6]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -10.889 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[6]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -10.898 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[1]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -10.910 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -10.913 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -10.913 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -10.921 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[11]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -10.922 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[10]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -10.929 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[0]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -10.931 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -10.943 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -10.947 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[5]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -10.951 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[4]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -10.956 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[6]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -10.961 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[14]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -10.963 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[11]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -10.965 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[3]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -10.970 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[3]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -10.974 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -10.977 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[10]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -10.979 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -10.982 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[6]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -10.985 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[6]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -10.987 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[15]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -10.990 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -10.990 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -11.017 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[5]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -11.027 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[13]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -11.033 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -11.034 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[4]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -11.036 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[5]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -11.038 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[2]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -11.042 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[7]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -11.046 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[15]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -11.049 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[5]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -11.051 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -11.052 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[9]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -11.053 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[1]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -11.054 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[13]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -11.065 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[6]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -11.068 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[13]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -11.068 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -11.072 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[5]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -11.074 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -11.079 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[7]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -11.081 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[4]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -11.082 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -11.083 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[5]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -11.083 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[11]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -11.083 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -11.085 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[6]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -11.086 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[3]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -11.088 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[8]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -11.091 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[13]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -11.093 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[13]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -11.095 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[11]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -11.096 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[4]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -11.099 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -11.105 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[8]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -11.105 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -11.106 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[5]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -11.106 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[10]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -11.107 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[7]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -11.114 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[5]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -11.118 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -11.120 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[5]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -11.121 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -11.122 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[3]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -11.124 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[7]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -11.126 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[10]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -11.130 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[1]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -11.131 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[0]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -11.132 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[15]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -11.132 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[11]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -11.137 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[12]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -11.142 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[1]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -11.143 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[12]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -11.147 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[1]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -11.155 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[11]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -11.156 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -11.163 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -11.170 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[8]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -11.180 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[1]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -11.187 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[14]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -11.190 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[10]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -11.192 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[1]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -11.195 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[3]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -11.196 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[7]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -11.196 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[9]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -11.203 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -11.204 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[12]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -11.205 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -11.206 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[14]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -11.215 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[7]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -11.215 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[7]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -11.216 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[6]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -11.221 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[14]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -11.225 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[4]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -11.229 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[1]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -11.232 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -11.234 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[3]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -11.237 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[11]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -11.238 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[3]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -11.240 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -11.244 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[7]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -11.244 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[4]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -11.259 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[3]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -11.262 ns between laser_receiver_block_i/low_pass_filter_0/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_0/inst/y_delay[1]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -11.270 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -11.272 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[13]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#177 Warning
Large setup violation  
There is a large setup violation of -11.275 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#178 Warning
Large setup violation  
There is a large setup violation of -11.282 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[12]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#179 Warning
Large setup violation  
There is a large setup violation of -11.283 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[12]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#180 Warning
Large setup violation  
There is a large setup violation of -11.286 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[8]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#181 Warning
Large setup violation  
There is a large setup violation of -11.286 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[3]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#182 Warning
Large setup violation  
There is a large setup violation of -11.290 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[8]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#183 Warning
Large setup violation  
There is a large setup violation of -11.291 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[11]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#184 Warning
Large setup violation  
There is a large setup violation of -11.303 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[8]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#185 Warning
Large setup violation  
There is a large setup violation of -11.308 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[15]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#186 Warning
Large setup violation  
There is a large setup violation of -11.311 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[15]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#187 Warning
Large setup violation  
There is a large setup violation of -11.320 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[5]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#188 Warning
Large setup violation  
There is a large setup violation of -11.326 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[2]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#189 Warning
Large setup violation  
There is a large setup violation of -11.328 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[10]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#190 Warning
Large setup violation  
There is a large setup violation of -11.331 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[10]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#191 Warning
Large setup violation  
There is a large setup violation of -11.337 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[13]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#192 Warning
Large setup violation  
There is a large setup violation of -11.343 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[5]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#193 Warning
Large setup violation  
There is a large setup violation of -11.346 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[6]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#194 Warning
Large setup violation  
There is a large setup violation of -11.346 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[6]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#195 Warning
Large setup violation  
There is a large setup violation of -11.351 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#196 Warning
Large setup violation  
There is a large setup violation of -11.358 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[0]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#197 Warning
Large setup violation  
There is a large setup violation of -11.359 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[1]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#198 Warning
Large setup violation  
There is a large setup violation of -11.368 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[4]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#199 Warning
Large setup violation  
There is a large setup violation of -11.368 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[10]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#200 Warning
Large setup violation  
There is a large setup violation of -11.370 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[12]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#201 Warning
Large setup violation  
There is a large setup violation of -11.373 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[1]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#202 Warning
Large setup violation  
There is a large setup violation of -11.375 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[3]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#203 Warning
Large setup violation  
There is a large setup violation of -11.377 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[2]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#204 Warning
Large setup violation  
There is a large setup violation of -11.387 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[3]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#205 Warning
Large setup violation  
There is a large setup violation of -11.391 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[10]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#206 Warning
Large setup violation  
There is a large setup violation of -11.393 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[7]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#207 Warning
Large setup violation  
There is a large setup violation of -11.402 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[1]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#208 Warning
Large setup violation  
There is a large setup violation of -11.402 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#209 Warning
Large setup violation  
There is a large setup violation of -11.403 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[12]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#210 Warning
Large setup violation  
There is a large setup violation of -11.404 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[12]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#211 Warning
Large setup violation  
There is a large setup violation of -11.406 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[14]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#212 Warning
Large setup violation  
There is a large setup violation of -11.408 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[15]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#213 Warning
Large setup violation  
There is a large setup violation of -11.410 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#214 Warning
Large setup violation  
There is a large setup violation of -11.411 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[9]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#215 Warning
Large setup violation  
There is a large setup violation of -11.416 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[2]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#216 Warning
Large setup violation  
There is a large setup violation of -11.422 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[4]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#217 Warning
Large setup violation  
There is a large setup violation of -11.427 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[9]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#218 Warning
Large setup violation  
There is a large setup violation of -11.431 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[8]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#219 Warning
Large setup violation  
There is a large setup violation of -11.433 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#220 Warning
Large setup violation  
There is a large setup violation of -11.443 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[8]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#221 Warning
Large setup violation  
There is a large setup violation of -11.446 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#222 Warning
Large setup violation  
There is a large setup violation of -11.456 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[2]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#223 Warning
Large setup violation  
There is a large setup violation of -11.456 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[2]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#224 Warning
Large setup violation  
There is a large setup violation of -11.459 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[5]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#225 Warning
Large setup violation  
There is a large setup violation of -11.463 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#226 Warning
Large setup violation  
There is a large setup violation of -11.467 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[6]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#227 Warning
Large setup violation  
There is a large setup violation of -11.475 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[2]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#228 Warning
Large setup violation  
There is a large setup violation of -11.477 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[9]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#229 Warning
Large setup violation  
There is a large setup violation of -11.482 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[4]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#230 Warning
Large setup violation  
There is a large setup violation of -11.485 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#231 Warning
Large setup violation  
There is a large setup violation of -11.485 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#232 Warning
Large setup violation  
There is a large setup violation of -11.485 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[4]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#233 Warning
Large setup violation  
There is a large setup violation of -11.489 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[9]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#234 Warning
Large setup violation  
There is a large setup violation of -11.490 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[14]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#235 Warning
Large setup violation  
There is a large setup violation of -11.496 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#236 Warning
Large setup violation  
There is a large setup violation of -11.497 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[4]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#237 Warning
Large setup violation  
There is a large setup violation of -11.501 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#238 Warning
Large setup violation  
There is a large setup violation of -11.501 ns between laser_receiver_block_i/low_pass_filter_2/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_2/inst/y_delay[0]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#239 Warning
Large setup violation  
There is a large setup violation of -11.504 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#240 Warning
Large setup violation  
There is a large setup violation of -11.510 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[0]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#241 Warning
Large setup violation  
There is a large setup violation of -11.513 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[14]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#242 Warning
Large setup violation  
There is a large setup violation of -11.515 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#243 Warning
Large setup violation  
There is a large setup violation of -11.518 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[9]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#244 Warning
Large setup violation  
There is a large setup violation of -11.519 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[0]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#245 Warning
Large setup violation  
There is a large setup violation of -11.520 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[2]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#246 Warning
Large setup violation  
There is a large setup violation of -11.523 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[0]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#247 Warning
Large setup violation  
There is a large setup violation of -11.525 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[7]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#248 Warning
Large setup violation  
There is a large setup violation of -11.526 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[8]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#249 Warning
Large setup violation  
There is a large setup violation of -11.528 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay_reg[7]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#250 Warning
Large setup violation  
There is a large setup violation of -11.537 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#251 Warning
Large setup violation  
There is a large setup violation of -11.540 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay[9]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#252 Warning
Large setup violation  
There is a large setup violation of -11.540 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#253 Warning
Large setup violation  
There is a large setup violation of -11.540 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[13]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#254 Warning
Large setup violation  
There is a large setup violation of -11.541 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[15]_i_1_psdsp_2/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#255 Warning
Large setup violation  
There is a large setup violation of -11.563 ns between laser_receiver_block_i/low_pass_filter_1/inst/y_delay2__0/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_1/inst/y_delay_reg[9]/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#256 Warning
Large setup violation  
There is a large setup violation of -11.619 ns between laser_receiver_block_i/low_pass_filter_3/inst/y_delay2__1/CLK (clocked by clk_fpga_0) and laser_receiver_block_i/low_pass_filter_3/inst/y_delay[3]_i_1_psdsp_1/D (clocked by clk_fpga_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on adc_busy relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on adc_db[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on adc_db[10] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on adc_db[11] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on adc_db[12] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on adc_db[13] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on adc_db[14] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on adc_db[15] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on adc_db[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on adc_db[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on adc_db[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on adc_db[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on adc_db[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on adc_db[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on adc_db[7] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on adc_db[8] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on adc_db[9] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on uart_rtl_0_rxd relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on adc_convst relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An output delay is missing on adc_cs relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An output delay is missing on adc_rd relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An output delay is missing on adc_rst relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An output delay is missing on adc_wr relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An output delay is missing on gain[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An output delay is missing on led_blue[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An output delay is missing on uart_rtl_0_txd relative to clock(s) clk_fpga_0
Related violations: <none>


