Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date         : Fri Mar 17 19:57:06 2017
| Host         : Simon-ThinkPad running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file mcu_methodology_drc_routed.rpt -rpx mcu_methodology_drc_routed.rpx
| Design       : mcu
| Device       : xc7z010clg400-1
| Speed File   : -1
| Design State : Routed
-------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 18
+-----------+----------+--------------------------------------------+------------+
| Rule      | Severity | Description                                | Violations |
+-----------+----------+--------------------------------------------+------------+
| SYNTH-6   | Warning  | Timing of a block RAM might be sub-optimal | 1          |
| TIMING-18 | Warning  | Missing input or output delay              | 17         |
+-----------+----------+--------------------------------------------+------------+

2. REPORT DETAILS
-----------------
SYNTH-6#1 Warning
Timing of a block RAM might be sub-optimal  
The timing for the instance i_ram/ram_array_reg, implemented as a block RAM, might be sub-optimal as no output register was merged into the block
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on gpio_0[0] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on gpio_0[1] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on gpio_0[2] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on gpio_0[3] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on gpio_0[4] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on gpio_0[5] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on gpio_0[6] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on gpio_0[7] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on gpio_1[0] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on gpio_1[1] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on gpio_1[2] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on gpio_1[3] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on gpio_1[4] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on gpio_1[5] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on gpio_1[6] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on gpio_1[7] relative to clock(s) sys_clk 
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk 
Related violations: <none>


