# Format: clock  timeReq  slackR/slackF  holdR/holdF  instName/pinName   # cycle(s)
DFTCLK(R)->DFTCLK(R)	0.594    */0.053         */0.111         U1_RST_SYN/\rst_shift_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.582    */0.060         */0.111         U0_TOP_TX/mux/TX_OUT_mux_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.669    0.069/*         0.054/*         U0_DATA_SYNC/\sync_reg_reg[0] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.168    0.078/*         0.049/*         U0_ALU/\ALU_OUT_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.156    0.088/*         0.060/*         U0_ALU/\ALU_OUT_reg[3] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.167    0.089/*         0.050/*         U0_ALU/\ALU_OUT_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.673    0.090/*         0.053/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.663    0.091/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /SI    1
TX_CLOCK(R)->TX_CLOCK(R)	0.631    0.096/*         0.052/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.096/*         0.062/*         U0_Register_File/\RdData_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.666    0.097/*         0.060/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /SI    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.098/*         0.052/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.099/*         0.052/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.101/*         0.056/*         U0_RST_SYN/\rst_shift_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.102/*         0.053/*         U0_DATA_SYNC/\sync_reg_reg[1] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.630    0.102/*         0.053/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.631    0.102/*         0.053/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.103/*         0.053/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.634    0.104/*         0.060/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.673    0.104/*         0.053/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.105/*         0.053/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.659    0.105/*         0.062/*         U0_RST_SYN/\rst_shift_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.634    0.105/*         0.060/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.648    0.105/*         0.057/*         U1_RST_SYN/\rst_shift_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.106/*         0.060/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.672    0.106/*         0.053/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.634    0.106/*         0.060/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.658    0.108/*         0.063/*         U0_RST_SYN/\rst_shift_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.157    0.109/*         0.060/*         U0_ALU/\ALU_OUT_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.109/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.634    0.109/*         0.060/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.156    0.109/*         0.060/*         U0_ALU/\ALU_OUT_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.109/*         0.060/*         U0_DATA_SYNC/\sync_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.634    0.109/*         0.060/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.109/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.157    0.110/*         0.060/*         U0_ALU/\ALU_OUT_reg[5] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.157    0.110/*         0.060/*         U0_ALU/\ALU_OUT_reg[7] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.157    0.110/*         0.060/*         U0_ALU/\ALU_OUT_reg[10] /SI    1
DFTCLK(R)->DFTCLK(R)	0.655    0.110/*         0.060/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.156    0.111/*         0.060/*         U0_ALU/\ALU_OUT_reg[15] /SI    1
DFTCLK(R)->DFTCLK(R)	0.665    0.112/*         0.060/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.645    0.112/*         0.049/*         U0_TOP_TX/SER/\data_reg[0] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.157    0.112/*         0.060/*         U0_ALU/\ALU_OUT_reg[12] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.112/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.641    0.113/*         0.064/*         U1_RST_SYN/\rst_shift_reg_reg[1] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.157    0.113/*         0.060/*         U0_ALU/\ALU_OUT_reg[13] /SI    1
DFTCLK(R)->DFTCLK(R)	0.665    0.113/*         0.060/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.152    0.114/*         0.064/*         U0_ALU/valid_data_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.668    0.114/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.634    0.114/*         0.060/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.659    0.114/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.668    0.114/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.114/*         0.060/*         U0_DATA_SYNC/enable_pulse_reg/SI    1
ALU_CLK(R)->ALU_CLK(R)	0.156    0.114/*         0.060/*         U0_ALU/\ALU_OUT_reg[9] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.156    0.114/*         0.060/*         U0_ALU/\ALU_OUT_reg[8] /SI    1
DFTCLK(R)->DFTCLK(R)	0.634    0.115/*         0.060/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.156    0.115/*         0.060/*         U0_ALU/\ALU_OUT_reg[14] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.115/*         0.054/*         U0_DATA_SYNC/enable_pulse_gen_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.633    0.115/*         0.061/*         U0_TOP_TX/PAR/\par_data_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.633    0.116/*         0.060/*         U0_TOP_TX/PAR/\par_data_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.116/*         0.061/*         U0_Register_File/RdData_valid_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.116/*         0.061/*         U0_Register_File/\regfile_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.632    0.116/*         0.049/*         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.632    0.116/*         0.061/*         U0_TOP_TX/PAR/\par_data_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.633    0.116/*         0.060/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.665    0.117/*         0.060/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.654    0.117/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.117/*         0.061/*         U0_Register_File/\regfile_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.117/*         0.061/*         U0_Register_File/\regfile_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.632    0.117/*         0.061/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.668    0.117/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /SI    1
ALU_CLK(R)->ALU_CLK(R)	0.157    0.117/*         0.061/*         U0_ALU/\ALU_OUT_reg[11] /SI    1
DFTCLK(R)->DFTCLK(R)	0.621    0.117/*         0.060/*         U0_RX_TOP/FSM_RX1/par_err_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.656    0.117/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.117/*         0.061/*         U0_Register_File/\regfile_reg[7][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.118/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.652    0.118/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.658    0.118/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.653    0.118/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.118/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.118/*         0.061/*         U0_Register_File/\regfile_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.668    0.118/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.119/*         0.061/*         U0_Register_File/\regfile_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.119/*         0.061/*         U0_Register_File/\regfile_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.645    0.119/*         0.048/*         U0_TOP_TX/SER/\data_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.119/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.655    0.119/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.119/*         0.061/*         U0_Register_File/\regfile_reg[10][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.644    0.119/*         0.049/*         U0_TOP_TX/SER/\data_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.644    0.119/*         0.048/*         U0_TOP_TX/SER/\data_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.653    0.119/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.633    0.119/*         0.061/*         U0_TOP_TX/PAR/\par_data_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.119/*         0.061/*         U0_Register_File/\regfile_reg[6][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.650    0.119/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.119/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.120/*         0.061/*         U0_Register_File/\regfile_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.654    0.120/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.665    0.120/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.650    0.120/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.656    0.120/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.120/*         0.061/*         U0_Register_File/\regfile_reg[10][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.633    0.120/*         0.061/*         U0_TOP_TX/PAR/\par_data_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.654    0.120/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.658    0.120/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.667    0.120/*         0.061/*         U0_Register_File/\regfile_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.632    0.120/*         0.061/*         U0_TOP_TX/PAR/\par_data_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.120/*         0.061/*         U0_Register_File/\regfile_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.633    0.120/*         0.061/*         U0_TOP_TX/PAR/\par_data_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.652    0.120/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.645    0.120/*         0.049/*         U0_TOP_TX/SER/\data_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.655    0.120/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.121/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.121/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.121/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.653    0.121/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.673    0.121/*         0.061/*         U0_Register_File/\regfile_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.668    0.121/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.651    0.121/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.645    0.121/*         0.049/*         U0_TOP_TX/SER/\data_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.656    0.121/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.121/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.121/*         0.061/*         U0_Register_File/\regfile_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.121/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.655    0.122/*         0.060/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.668    0.122/*         0.061/*         U0_Register_File/\regfile_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.668    0.122/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.122/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.122/*         0.061/*         U0_Register_File/\regfile_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.122/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.122/*         0.061/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.122/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.122/*         0.061/*         U0_Register_File/\regfile_reg[5][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.122/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.122/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.653    0.122/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.123/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.658    0.123/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.123/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.123/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.123/*         0.061/*         U0_Register_File/\regfile_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.672    0.123/*         0.061/*         U0_Register_File/\regfile_reg[5][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.652    0.123/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.123/*         0.061/*         U0_Register_File/\regfile_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.123/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.123/*         0.061/*         U0_Register_File/\regfile_reg[13][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.654    0.123/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.123/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.123/*         0.061/*         U0_Register_File/\regfile_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.123/*         0.061/*         U0_Register_File/\regfile_reg[15][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.123/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.123/*         0.061/*         U0_Register_File/\regfile_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.123/*         0.061/*         U0_Register_File/\regfile_reg[8][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.123/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.123/*         0.061/*         U0_Register_File/\regfile_reg[4][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.123/*         0.061/*         U0_Register_File/\regfile_reg[10][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.123/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.653    0.123/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.620    0.123/*         0.061/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.652    0.124/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.656    0.124/*         0.061/*         U0_Register_File/\regfile_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.124/*         0.061/*         U0_Register_File/\regfile_reg[5][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.644    0.124/*         0.049/*         U0_TOP_TX/SER/\data_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.124/*         0.061/*         U0_Register_File/\regfile_reg[9][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.124/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.656    0.124/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.672    0.124/*         0.061/*         U0_Register_File/\regfile_reg[7][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.667    0.124/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.672    0.124/*         0.061/*         U0_Register_File/\regfile_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.124/*         0.061/*         U0_Register_File/\regfile_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.644    0.124/*         0.061/*         U1_clock_divider/flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.124/*         0.061/*         U0_Register_File/\regfile_reg[14][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.669    0.124/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.124/*         0.061/*         U0_Register_File/\regfile_reg[9][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.124/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.124/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.124/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.124/*         0.061/*         U0_Register_File/\regfile_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.654    0.124/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.124/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.124/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.667    0.124/*         0.061/*         U0_Register_File/\regfile_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.124/*         0.061/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.659    0.125/*         0.061/*         U0_Register_File/\regfile_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.125/*         0.061/*         U0_Register_File/\regfile_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.125/*         0.061/*         U0_Register_File/\regfile_reg[13][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.656    0.125/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.125/*         0.061/*         U0_Register_File/\regfile_reg[9][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.651    0.125/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.125/*         0.061/*         U0_Register_File/\regfile_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.125/*         0.061/*         U0_Register_File/\regfile_reg[11][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.125/*         0.061/*         U0_Register_File/\regfile_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.655    0.125/*         0.061/*         U0_Register_File/\regfile_reg[11][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.125/*         0.061/*         U0_Register_File/\regfile_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.125/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.125/*         0.061/*         U0_Register_File/\regfile_reg[9][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.125/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.669    0.125/*         0.061/*         U0_Register_File/\regfile_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.644    0.125/*         0.049/*         U0_TOP_TX/SER/\data_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.125/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.659    0.125/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.654    0.125/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.125/*         0.061/*         U0_Register_File/\regfile_reg[9][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.649    0.125/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.125/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.125/*         0.061/*         U0_Register_File/\regfile_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.125/*         0.061/*         U0_Register_File/\regfile_reg[13][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.656    0.125/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.125/*         0.061/*         U0_Register_File/\regfile_reg[14][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.125/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.126/*         0.061/*         U0_Register_File/\regfile_reg[9][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.126/*         0.061/*         U0_Register_File/\regfile_reg[12][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.666    0.126/*         0.061/*         U0_Register_File/\regfile_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.668    0.126/*         0.061/*         U0_Register_File/\regfile_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.126/*         0.061/*         U0_Register_File/\regfile_reg[14][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.126/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.667    0.126/*         0.061/*         U0_Register_File/\regfile_reg[5][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.126/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.126/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.659    0.126/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.126/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.669    0.126/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.667    0.126/*         0.061/*         U0_Register_File/\regfile_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.656    0.126/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.126/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.126/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.126/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.126/*         0.061/*         U0_Register_File/\regfile_reg[4][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.665    0.126/*         0.061/*         U0_Register_File/\regfile_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.672    0.126/*         0.061/*         U0_Register_File/\regfile_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.666    0.126/*         0.059/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.126/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.126/*         0.061/*         U0_Register_File/\regfile_reg[11][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.126/*         0.061/*         U0_Register_File/\RdData_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.127/*         0.061/*         U0_Register_File/\regfile_reg[9][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.672    0.127/*         0.061/*         U0_Register_File/\regfile_reg[6][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.127/*         0.061/*         U0_Register_File/\RdData_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.659    0.127/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.668    0.127/*         0.061/*         U0_Register_File/\regfile_reg[6][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.653    0.127/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.127/*         0.061/*         U0_Register_File/\regfile_reg[8][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.667    0.127/*         0.061/*         U0_Register_File/\regfile_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.653    0.127/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.127/*         0.061/*         U0_Register_File/\regfile_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.630    0.127/*         0.061/*         U0_TOP_TX/PAR/\par_data_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.127/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.658    0.127/*         0.061/*         U0_Register_File/\regfile_reg[15][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.127/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.659    0.127/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.645    0.127/*         0.061/*         U0_clock_divider/flag_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.653    0.127/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.127/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.128/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.128/*         0.061/*         U0_Register_File/\regfile_reg[8][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.128/*         0.061/*         U0_Register_File/\regfile_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.128/*         0.061/*         U0_Register_File/\regfile_reg[12][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.655    0.128/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.128/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.128/*         0.061/*         U0_Register_File/\regfile_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.128/*         0.061/*         U0_Register_File/\regfile_reg[13][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.128/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.128/*         0.061/*         U0_Register_File/\regfile_reg[13][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.672    0.128/*         0.061/*         U0_Register_File/\regfile_reg[6][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.128/*         0.061/*         U0_Register_File/\regfile_reg[14][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.128/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.128/*         0.061/*         U0_Register_File/\regfile_reg[13][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.667    0.129/*         0.061/*         U0_Register_File/\regfile_reg[7][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.644    0.129/*         0.061/*         U1_clock_divider/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.666    0.129/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.129/*         0.061/*         U0_Register_File/\regfile_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.632    0.129/*         0.061/*         U0_TOP_TX/SER/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.129/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.654    0.129/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.666    0.130/*         0.061/*         U0_Register_File/\regfile_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.659    0.130/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.130/*         0.061/*         U0_DATA_SYNC/\sync_bus_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.659    0.130/*         0.061/*         U0_Register_File/\regfile_reg[15][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.658    0.131/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.131/*         0.061/*         U0_Register_File/\regfile_reg[12][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.659    0.131/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.131/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.131/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.652    0.131/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.131/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.131/*         0.061/*         U0_Register_File/\regfile_reg[13][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.131/*         0.061/*         U0_Register_File/\regfile_reg[6][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.132/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.132/*         0.061/*         U0_Register_File/\regfile_reg[8][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.644    0.132/*         0.062/*         U0_clock_divider/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.132/*         0.061/*         U0_Register_File/\RdData_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.132/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.656    0.132/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.132/*         0.061/*         U0_Register_File/\RdData_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.132/*         0.061/*         U0_Register_File/\RdData_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.132/*         0.061/*         U0_Register_File/\regfile_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.620    0.133/*         0.062/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.133/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.133/*         0.064/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.620    0.133/*         0.062/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.620    0.133/*         0.062/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.655    0.133/*         0.061/*         U0_Register_File/\regfile_reg[14][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.620    0.133/*         0.062/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.133/*         0.061/*         U0_Register_File/\regfile_reg[8][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.654    0.134/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.134/*         0.061/*         U0_Register_File/\regfile_reg[11][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.673    0.134/*         0.052/*         U0_DATA_SYNC/\sync_bus_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.652    0.134/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.659    0.134/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.619    0.135/*         0.062/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.620    0.135/*         0.062/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.663    0.135/*         0.061/*         U0_Register_File/\regfile_reg[5][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.135/*         0.062/*         U0_SYS_CTRL/\Address_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.136/*         0.062/*         U0_DATA_SYNC/\sync_bus_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.650    0.137/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.138/*         0.062/*         U0_Register_File/\RdData_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.672    0.138/*         0.052/*         U0_DATA_SYNC/\sync_bus_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.138/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.139/*         0.061/*         U0_Register_File/\regfile_reg[7][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.673    0.139/*         0.052/*         U0_DATA_SYNC/\sync_bus_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.652    0.139/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.677    0.140/*         0.048/*         U0_Register_File/\regfile_reg[1][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.658    0.140/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.644    0.140/*         0.062/*         U0_clock_divider/\counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.141/*         0.052/*         U0_DATA_SYNC/\sync_bus_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.643    0.141/*         0.062/*         U1_clock_divider/\counter_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.642    0.141/*         0.062/*         U1_clock_divider/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.650    0.141/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.619    0.142/*         0.062/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.643    0.142/*         0.062/*         U1_clock_divider/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.654    0.142/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.631    0.142/*         0.062/*         U0_TOP_TX/FSM1/\cs_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.631    0.144/*         0.063/*         U0_TOP_TX/SER/\counter_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.677    0.144/*         0.049/*         U0_Register_File/\regfile_reg[2][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.629    0.145/*         0.063/*         U0_TOP_TX/FSM1/\cs_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.146/*         0.052/*         U0_DATA_SYNC/\sync_bus_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.146/*         0.053/*         U0_Register_File/\regfile_reg[1][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.678    0.147/*         0.048/*         U0_Register_File/\regfile_reg[1][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.147/*         0.063/*         U0_DATA_SYNC/\sync_bus_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    0.147/*         0.063/*         U0_DATA_SYNC/\sync_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.657    0.147/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.678    0.148/*         0.048/*         U0_Register_File/\regfile_reg[0][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.619    0.148/*         0.063/*         U0_RX_TOP/FSM_RX1/\cs_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.631    0.148/*         0.063/*         U0_TOP_TX/SER/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.677    0.149/*         0.049/*         U0_Register_File/\regfile_reg[1][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.653    0.149/*         0.062/*         U0_Register_File/\RdData_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.634    0.150/*         0.060/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.674    0.150/*         0.048/*         U0_Register_File/\regfile_reg[0][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.151/*         0.052/*         U0_DATA_SYNC/\sync_bus_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.633    0.151/*         0.061/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.674    0.151/*         0.048/*         U0_Register_File/\regfile_reg[0][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.151/*         0.052/*         U0_DATA_SYNC/\sync_bus_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.152/*         0.053/*         U0_DATA_SYNC/\sync_bus_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.661    0.152/*         0.064/*         U0_DATA_SYNC/enable_pulse_gen_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.642    0.153/*         0.063/*         U0_clock_divider/\counter_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.674    0.153/*         0.050/*         U0_Register_File/\regfile_reg[1][1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.632    0.153/*         0.061/*         U0_PULSE_GEN/LVL_SIG_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.618    0.155/*         0.063/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.671    0.156/*         0.054/*         U0_Register_File/\regfile_reg[1][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.659    0.156/*         0.063/*         U0_DATA_SYNC/\sync_bus_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.665    0.156/*         0.064/*         U0_Register_File/\regfile_reg[3][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.651    0.156/*         0.064/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.674    0.157/*         0.051/*         U0_Register_File/\regfile_reg[1][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.668    0.157/*         0.054/*         U0_Register_File/\regfile_reg[1][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.642    0.157/*         0.064/*         U0_clock_divider/\counter_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.659    0.157/*         0.063/*         U0_DATA_SYNC/\sync_bus_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.158/*         0.064/*         U0_Register_File/\regfile_reg[0][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.642    0.159/*         0.064/*         U1_clock_divider/\counter_reg[1] /SI    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.159/*         0.051/*         U0_TOP_TX/PAR/\par_data_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.642    0.160/*         0.064/*         U0_clock_divider/\counter_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.616    0.160/*         0.064/*         U0_RX_TOP/parity_check_RX1/par_err_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.658    0.161/*         0.056/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.617    0.162/*         0.064/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.677    0.162/*         0.052/*         U0_Register_File/\regfile_reg[3][5] /SI    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.163/*         0.052/*         U0_TOP_TX/PAR/\par_data_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.659    0.163/*         0.064/*         U0_DATA_SYNC/\sync_bus_reg[3] /SI    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.164/*         0.051/*         U0_TOP_TX/PAR/\par_data_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.660    0.164/*         0.064/*         U0_DATA_SYNC/\sync_bus_reg[2] /SI    1
RX_CLOCK(R)->RX_CLOCK(R)	0.636    0.166/*         0.054/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.630    0.166/*         0.052/*         U0_TOP_TX/PAR/par_bit_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.664    0.166/*         0.065/*         U0_Register_File/\regfile_reg[3][1] /SI    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.166/*         0.052/*         U0_TOP_TX/PAR/\par_data_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.617    0.167/*         0.064/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.167/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.664    0.168/*         0.065/*         U0_Register_File/\regfile_reg[4][0] /SI    1
TX_CLOCK(R)->TX_CLOCK(R)	0.631    0.168/*         0.052/*         U0_TOP_TX/PAR/\par_data_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.659    0.168/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.621    0.168/*         0.061/*         U0_RX_TOP/FSM_RX1/\cs_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.676    0.169/*         0.049/*         U0_Register_File/\regfile_reg[0][4] /SI    1
RX_CLOCK(R)->RX_CLOCK(R)	0.638    0.169/*         0.052/*         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.169/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.663    0.169/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.664    0.169/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.169/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.660    0.170/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.660    0.170/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.170/*         0.052/*         U0_Register_File/\regfile_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.170/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.661    0.170/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.630    0.171/*         0.052/*         U0_TOP_TX/PAR/\par_data_reg[6] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.638    0.171/*         0.052/*         U0_RX_TOP/FSM_RX1/par_err_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.667    0.171/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.664    0.171/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.171/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.171/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.681    0.172/*         0.052/*         U0_Register_File/\regfile_reg[6][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.666    0.172/*         0.052/*         U0_Register_File/\regfile_reg[11][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.172/*         0.052/*         U0_Register_File/\regfile_reg[14][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.172/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.172/*         0.052/*         U0_Register_File/\regfile_reg[15][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.172/*         0.052/*         U0_Register_File/\regfile_reg[11][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.172/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.677    0.172/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.172/*         0.052/*         U0_Register_File/\regfile_reg[8][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.172/*         0.052/*         U0_Register_File/\regfile_reg[9][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.667    0.172/*         0.052/*         U0_Register_File/\regfile_reg[15][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.666    0.172/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.660    0.172/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.666    0.172/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.172/*         0.052/*         U0_Register_File/\regfile_reg[14][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.172/*         0.052/*         U0_Register_File/\regfile_reg[11][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.666    0.172/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.659    0.173/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.173/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.173/*         0.052/*         U0_Register_File/\regfile_reg[10][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.173/*         0.052/*         U0_Register_File/\regfile_reg[8][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.666    0.173/*         0.052/*         U0_Register_File/\regfile_reg[12][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.678    0.173/*         0.052/*         U0_Register_File/\regfile_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.173/*         0.052/*         U0_Register_File/\regfile_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.658    0.173/*         0.065/*         U0_Register_File/\regfile_reg[3][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.173/*         0.052/*         U0_Register_File/\regfile_reg[13][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.173/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.173/*         0.052/*         U0_Register_File/\regfile_reg[9][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.660    0.173/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.173/*         0.052/*         U0_Register_File/\regfile_reg[15][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.173/*         0.065/*         U0_Register_File/\regfile_reg[3][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.669    0.173/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.173/*         0.052/*         U0_Register_File/\regfile_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.173/*         0.052/*         U0_Register_File/\regfile_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.677    0.174/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.666    0.174/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.664    0.174/*         0.052/*         U0_Register_File/\regfile_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.174/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.174/*         0.052/*         U0_Register_File/\regfile_reg[9][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.174/*         0.052/*         U0_Register_File/\regfile_reg[8][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.661    0.174/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.630    0.174/*         0.063/*         U0_TOP_TX/FSM1/BUSY_FSM_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.174/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.174/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.666    0.174/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.675    0.174/*         0.052/*         U0_Register_File/\regfile_reg[4][6] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.636    0.174/*         0.054/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.680    0.174/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.174/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.174/*         0.052/*         U0_Register_File/\regfile_reg[15][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.175/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.657    0.175/*         0.065/*         U0_Register_File/\regfile_reg[2][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.666    0.175/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.175/*         0.052/*         U0_Register_File/\regfile_reg[12][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.667    0.175/*         0.053/*         U0_Register_File/\regfile_reg[10][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.175/*         0.052/*         U0_Register_File/\regfile_reg[11][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.659    0.175/*         0.063/*         U0_Register_File/\regfile_reg[3][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.175/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.175/*         0.052/*         U0_Register_File/\regfile_reg[12][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.175/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.659    0.175/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.658    0.175/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.680    0.175/*         0.052/*         U0_Register_File/\regfile_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.660    0.175/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.677    0.175/*         0.052/*         U0_Register_File/\regfile_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.175/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.676    0.175/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.175/*         0.052/*         U0_Register_File/\regfile_reg[9][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.175/*         0.052/*         U0_Register_File/\regfile_reg[11][7] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.175/*         0.052/*         U0_TOP_TX/PAR/\par_data_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.664    0.175/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.678    0.175/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.667    0.175/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.175/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.175/*         0.052/*         U0_Register_File/\regfile_reg[14][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.663    0.175/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.681    0.175/*         0.052/*         U0_Register_File/\regfile_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.175/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.175/*         0.052/*         U0_Register_File/\regfile_reg[14][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.676    0.175/*         0.052/*         U0_Register_File/\regfile_reg[5][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.176/*         0.052/*         U0_Register_File/\regfile_reg[12][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.176/*         0.052/*         U0_Register_File/\regfile_reg[12][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.681    0.176/*         0.052/*         U0_Register_File/\regfile_reg[6][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.679    0.176/*         0.052/*         U0_Register_File/\regfile_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.176/*         0.052/*         U0_Register_File/\regfile_reg[13][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.658    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.176/*         0.052/*         U0_Register_File/\regfile_reg[8][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.176/*         0.052/*         U0_Register_File/\regfile_reg[10][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.675    0.176/*         0.052/*         U0_Register_File/\regfile_reg[7][2] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.176/*         0.051/*         U0_TOP_TX/SER/\data_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.176/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.661    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.678    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.676    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.176/*         0.053/*         U0_Register_File/\regfile_reg[12][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.680    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.176/*         0.052/*         U0_TOP_TX/PAR/\par_data_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.679    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.680    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.176/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.666    0.177/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.177/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.177/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.677    0.177/*         0.052/*         U0_Register_File/\regfile_reg[7][0] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.631    0.177/*         0.051/*         U0_TOP_TX/SER/\data_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.177/*         0.052/*         U0_Register_File/\regfile_reg[8][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.177/*         0.053/*         U0_Register_File/\regfile_reg[10][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.177/*         0.052/*         U0_Register_File/\regfile_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.177/*         0.052/*         U0_Register_File/\regfile_reg[8][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.679    0.177/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.177/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.631    0.177/*         0.052/*         U0_TOP_TX/SER/\data_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.676    0.177/*         0.053/*         U0_Register_File/\regfile_reg[6][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.675    0.177/*         0.052/*         U0_Register_File/\regfile_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.177/*         0.053/*         U0_Register_File/\regfile_reg[9][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.177/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.177/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.677    0.177/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.676    0.177/*         0.052/*         U0_Register_File/\regfile_reg[5][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.679    0.177/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.177/*         0.051/*         U0_TOP_TX/SER/\data_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.677    0.177/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.177/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.177/*         0.052/*         U0_Register_File/\regfile_reg[15][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.178/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.681    0.178/*         0.052/*         U0_Register_File/\regfile_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.178/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.680    0.178/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.638    0.178/*         0.052/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.661    0.178/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.178/*         0.052/*         U0_Register_File/\regfile_reg[11][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.679    0.178/*         0.052/*         U0_Register_File/\regfile_reg[4][3] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.178/*         0.051/*         U0_TOP_TX/SER/\data_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.178/*         0.053/*         U0_Register_File/\regfile_reg[9][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.178/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.635    0.178/*         0.059/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.679    0.178/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.178/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.660    0.178/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.680    0.178/*         0.052/*         U0_Register_File/\regfile_reg[5][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.679    0.178/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.178/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.178/*         0.053/*         U0_Register_File/\regfile_reg[10][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.178/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.675    0.178/*         0.052/*         U0_Register_File/\regfile_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.178/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.178/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.178/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.179/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.680    0.179/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.179/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.678    0.179/*         0.053/*         U0_Register_File/\regfile_reg[5][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.673    0.179/*         0.052/*         U0_Register_File/\regfile_reg[10][7] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.638    0.179/*         0.052/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.179/*         0.052/*         U0_Register_File/\regfile_reg[13][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.179/*         0.052/*         U0_Register_File/\regfile_reg[14][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.179/*         0.052/*         U0_Register_File/\regfile_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.681    0.179/*         0.052/*         U0_Register_File/\regfile_reg[7][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.679    0.179/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.179/*         0.053/*         U0_Register_File/\regfile_reg[15][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.179/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.661    0.180/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.673    0.180/*         0.052/*         U0_Register_File/\regfile_reg[6][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.180/*         0.052/*         U0_Register_File/\regfile_reg[10][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.180/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.638    0.180/*         0.052/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.679    0.180/*         0.053/*         U0_Register_File/\regfile_reg[7][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.180/*         0.052/*         U0_Register_File/\regfile_reg[13][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.180/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.658    0.180/*         0.065/*         U0_Register_File/\regfile_reg[3][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.180/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.679    0.180/*         0.052/*         U0_Register_File/\regfile_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.180/*         0.052/*         U0_Register_File/\regfile_reg[14][3] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.638    0.181/*         0.052/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.181/*         0.053/*         U0_Register_File/\regfile_reg[14][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.181/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.181/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.664    0.181/*         0.052/*         U0_Register_File/\regfile_reg[11][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.680    0.181/*         0.053/*         U0_Register_File/\regfile_reg[7][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.181/*         0.052/*         U0_Register_File/\regfile_reg[15][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.181/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.181/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.666    0.181/*         0.052/*         U0_Register_File/\regfile_reg[13][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.667    0.181/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.666    0.181/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.677    0.181/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.181/*         0.052/*         U0_Register_File/\regfile_reg[8][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.181/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.667    0.181/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.676    0.181/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.664    0.181/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.182/*         0.052/*         U0_Register_File/\regfile_reg[13][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.182/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.182/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.678    0.182/*         0.053/*         U0_Register_File/\regfile_reg[4][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.182/*         0.053/*         U0_Register_File/\regfile_reg[9][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.673    0.182/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.666    0.183/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.183/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.678    0.183/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.675    0.183/*         0.053/*         U0_Register_File/\regfile_reg[5][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.183/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.184/*         0.053/*         U0_Register_File/\regfile_reg[12][5] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.638    0.184/*         0.052/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.184/*         0.052/*         U0_TOP_TX/SER/\data_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.676    0.184/*         0.053/*         U0_Register_File/\regfile_reg[4][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.184/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.184/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.184/*         0.052/*         U0_Register_File/\regfile_reg[8][1] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.184/*         0.052/*         U0_TOP_TX/SER/\data_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.658    0.184/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.184/*         0.052/*         U0_Register_File/\RdData_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.184/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.184/*         0.053/*         U0_Register_File/\regfile_reg[13][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.185/*         0.052/*         U0_Register_File/\regfile_reg[7][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.675    0.185/*         0.053/*         U0_Register_File/\regfile_reg[7][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.671    0.186/*         0.052/*         U0_Register_File/\RdData_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.186/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.186/*         0.053/*         U0_Register_File/\regfile_reg[9][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.186/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.597    */0.187         */0.087         U0_TOP_TX/SER/\counter_reg[3] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.631    0.187/*         0.052/*         U0_PULSE_GEN/LVL_SIG_reg_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.662    0.187/*         0.053/*         U0_Register_File/\RdData_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.188/*         0.053/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.673    0.188/*         0.052/*         U0_Register_File/\RdData_reg[1] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.638    0.188/*         0.053/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.673    0.188/*         0.052/*         U0_Register_File/\RdData_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.622    0.188/*         0.059/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.677    0.188/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.639    0.189/*         0.052/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.615    0.189/*         0.066/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.669    0.190/*         0.053/*         U0_Register_File/\regfile_reg[15][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.622    0.191/*         0.060/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.672    0.192/*         0.052/*         U0_Register_File/\RdData_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.673    0.193/*         0.052/*         U0_Register_File/\RdData_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.616    0.193/*         0.066/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.645    0.194/*         0.060/*         U1_clock_divider/\counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.642    0.195/*         0.072/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /SI    1
TX_CLOCK(R)->TX_CLOCK(R)	0.596    */0.195         */0.088         U0_TOP_TX/FSM1/\cs_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.196/*         0.052/*         U0_Register_File/\RdData_reg[6] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.597    */0.197         */0.087         U0_TOP_TX/FSM1/\cs_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.621    0.198/*         0.061/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.621    0.198/*         0.061/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.672    0.198/*         0.053/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.691    0.198/*         0.034/*         U0_Register_File/\regfile_reg[1][5] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.604    */0.199         */0.087         U0_RX_TOP/FSM_RX1/\cs_reg[1] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.596    */0.199         */0.088         U0_TOP_TX/SER/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.621    0.199/*         0.061/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.620    0.200/*         0.060/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.645    0.200/*         0.060/*         U1_clock_divider/\counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.633    0.200/*         0.060/*         U0_TOP_TX/SER/\counter_reg[3] /SI    1
TX_CLOCK(R)->TX_CLOCK(R)	0.596    */0.201         */0.088         U0_TOP_TX/SER/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.202/*         0.052/*         U0_Register_File/\regfile_reg[2][7] /SI    1
DFTCLK(R)->DFTCLK(R)	0.681    0.203/*         0.041/*         U0_Register_File/\regfile_reg[0][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.621    0.203/*         0.061/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.685    0.203/*         0.041/*         U0_Register_File/\regfile_reg[1][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.646    0.203/*         0.060/*         U0_clock_divider/\counter_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.691    0.204/*         0.034/*         U0_Register_File/\regfile_reg[1][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.692    0.204/*         0.034/*         U0_Register_File/\regfile_reg[1][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.685    0.205/*         0.040/*         U0_Register_File/\regfile_reg[0][7] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.636    0.205/*         0.055/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.621    0.205/*         0.061/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.687    0.206/*         0.034/*         U0_Register_File/\regfile_reg[1][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.640    0.206/*         0.054/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.659    0.207/*         0.065/*         U0_DATA_SYNC/\sync_bus_reg[0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.631    0.207/*         0.062/*         U0_TOP_TX/FSM1/\cs_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.691    0.208/*         0.034/*         U0_Register_File/\regfile_reg[1][4] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.630    0.208/*         0.053/*         U0_TOP_TX/SER/\counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.691    0.208/*         0.034/*         U0_Register_File/\regfile_reg[1][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.684    0.209/*         0.041/*         U0_Register_File/\regfile_reg[0][4] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.633    0.209/*         0.051/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /D    1
@(R)->DFTCLK(R)	0.648    0.209/*         0.073/*         U0_RST_SYN/\rst_shift_reg_reg[0] /RN    1
DFTCLK(R)->DFTCLK(R)	0.663    0.210/*         0.052/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.648    0.210/*         0.066/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /SI    1
RX_CLOCK(R)->RX_CLOCK(R)	0.637    0.211/*         0.052/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.684    0.211/*         0.041/*         U0_Register_File/\regfile_reg[1][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.212/*         0.052/*         U0_Register_File/\regfile_reg[3][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.681    0.212/*         0.041/*         U0_Register_File/\regfile_reg[0][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.645    0.213/*         0.061/*         U0_clock_divider/\counter_reg[6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.655    0.213/*         0.066/*         U0_Register_File/\regfile_reg[2][1] /SI    1
RX_CLOCK(R)->RX_CLOCK(R)	0.635    0.213/*         0.055/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /D    1
ALU_CLK(R)->REF_CLK1(R)	0.369    0.213/*         0.053/*         U0_SYS_CTRL/\current_state_reg[1] /D    1
@(R)->DFTCLK(R)	0.644    0.214/*         0.077/*         U0_RST_SYN/\rst_shift_reg_reg[1] /RN    1
RX_CLOCK(R)->RX_CLOCK(R)	0.636    0.214/*         0.055/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.634    0.215/*         0.056/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.594    */0.215         */0.087         U0_TOP_TX/FSM1/\cs_reg[0] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.636    0.215/*         0.055/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.620    0.217/*         0.061/*         U0_RX_TOP/FSM_RX1/\cs_reg[2] /SI    1
TX_CLOCK(R)->TX_CLOCK(R)	0.627    0.217/*         0.056/*         U0_TOP_TX/mux/TX_OUT_mux_reg/D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.635    0.218/*         0.056/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.656    0.219/*         0.065/*         U0_Register_File/\regfile_reg[2][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.678    0.219/*         0.051/*         U0_Register_File/\regfile_reg[3][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.220/*         0.053/*         U0_Register_File/RdData_valid_reg/D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.220/*         0.052/*         U0_TOP_TX/SER/\data_reg[7] /D    1
DFTCLK(R)->DFTCLK(R)	0.664    0.220/*         0.060/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.221/*         0.052/*         U0_Register_File/\regfile_reg[3][0] /D    1
DFTCLK(R)->DFTCLK(R)	0.685    0.222/*         0.040/*         U0_Register_File/\regfile_reg[0][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.670    0.222/*         0.052/*         U0_Register_File/\regfile_reg[3][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.678    0.222/*         0.052/*         U0_Register_File/\regfile_reg[3][2] /D    1
DFTCLK(R)->DFTCLK(R)	0.630    0.222/*         0.061/*         U0_TOP_TX/PAR/par_bit_reg/SI    1
@(R)->UART_CLK1(R)	0.626    0.223/*         0.073/*         U1_RST_SYN/\rst_shift_reg_reg[0] /RN    1
RX_CLOCK(R)->RX_CLOCK(R)	0.602    */0.223         */0.088         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.677    0.223/*         0.052/*         U0_Register_File/\regfile_reg[3][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.664    0.224/*         0.061/*         U0_SYS_CTRL/\current_state_reg[1] /SI    1
DFTCLK(R)->DFTCLK(R)	0.669    0.225/*         0.052/*         U0_Register_File/\regfile_reg[2][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.677    0.225/*         0.052/*         U0_Register_File/\regfile_reg[3][1] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.227/*         0.052/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /D    1
@(R)->UART_CLK1(R)	0.622    0.227/*         0.077/*         U1_RST_SYN/\rst_shift_reg_reg[1] /RN    1
DFTCLK(R)->DFTCLK(R)	0.670    0.229/*         0.053/*         U0_Register_File/\regfile_reg[3][7] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.639    0.229/*         0.051/*         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/D    1
UART_CLK1(R)->UART_CLK1(R)	0.146    */0.231         */0.083         U0_clock_divider/o_div_clk_reg_reg/D    1
UART_CLK1(R)->UART_CLK1(R)	0.147    */0.232         */0.083         U1_clock_divider/o_div_clk_reg_reg/D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.604    */0.232         */0.086         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.621    0.233/*         0.061/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.640    0.234/*         0.054/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.619    0.234/*         0.063/*         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.662    0.235/*         0.052/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.658    0.235/*         0.064/*         U0_Register_File/\regfile_reg[2][4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.654    0.237/*         0.052/*         U0_clock_divider/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.657    0.238/*         0.064/*         U0_Register_File/\regfile_reg[2][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.654    0.241/*         0.051/*         U0_clock_divider/\counter_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.652    0.242/*         0.052/*         U1_clock_divider/\counter_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.663    0.243/*         0.052/*         U0_SYS_CTRL/\current_state_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.622    */0.243         */0.093         U0_SYS_CTRL/second_frame_reg_inst/D    1
DFTCLK(R)->DFTCLK(R)	0.653    0.244/*         0.062/*         U0_SYS_CTRL/\current_state_reg[2] /SI    1
RX_CLOCK(R)->RX_CLOCK(R)	0.638    0.246/*         0.051/*         U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.654    0.246/*         0.052/*         U1_clock_divider/\counter_reg[1] /D    1
UART_CLK1(R)->UART_CLK1(R)	0.646    0.246/*         0.053/*         U1_clock_divider/flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.658    0.247/*         0.064/*         U0_Register_File/\regfile_reg[3][0] /SI    1
DFTCLK(R)->DFTCLK(R)	0.653    0.247/*         0.052/*         U1_clock_divider/\counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.250/*         0.052/*         U0_SYS_CTRL/\Address_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.654    0.251/*         0.052/*         U1_clock_divider/\counter_reg[5] /D    1
DFTCLK(R)->DFTCLK(R)	0.654    0.252/*         0.052/*         U0_clock_divider/\counter_reg[6] /D    1
DFTCLK(R)->DFTCLK(R)	0.640    0.255/*         0.054/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.654    0.255/*         0.052/*         U0_clock_divider/\counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.654    0.255/*         0.052/*         U1_clock_divider/\counter_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.654    0.255/*         0.052/*         U0_clock_divider/\counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.655    0.255/*         0.051/*         U0_clock_divider/\counter_reg[5] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.310    */0.257         */0.096         U0_ALU/valid_data_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.654    0.257/*         0.052/*         U1_clock_divider/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.664    0.258/*         0.061/*         U0_SYS_CTRL/\current_state_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.674    0.259/*         0.052/*         U0_Register_File/\regfile_reg[2][0] /D    1
UART_CLK1(R)->UART_CLK1(R)	0.614    */0.259         */0.086         U0_clock_divider/flag_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.673    0.260/*         0.052/*         U0_SYS_CTRL/\current_state_reg[3] /D    1
DFTCLK(R)->DFTCLK(R)	0.620    0.260/*         0.062/*         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/SI    1
DFTCLK(R)->DFTCLK(R)	0.632    0.261/*         0.062/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /SI    1
DFTCLK(R)->DFTCLK(R)	0.669    0.263/*         0.052/*         U0_Register_File/\regfile_reg[2][6] /D    1
DFTCLK(R)->DFTCLK(R)	0.654    0.263/*         0.052/*         U1_clock_divider/\counter_reg[4] /D    1
DFTCLK(R)->DFTCLK(R)	0.666    0.264/*         0.058/*         U0_DATA_SYNC/enable_pulse_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.264/*         0.052/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.654    0.268/*         0.051/*         U0_clock_divider/\counter_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.668    0.272/*         0.053/*         U0_Register_File/\regfile_reg[2][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.272/*         0.052/*         U0_SYS_CTRL/\Address_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.641    0.272/*         0.053/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.628    0.273/*         0.055/*         U0_TOP_TX/FSM1/BUSY_FSM_reg/D    1
DFTCLK(R)->DFTCLK(R)	0.653    0.275/*         0.062/*         U0_SYS_CTRL/second_frame_reg_inst/SI    1
DFTCLK(R)->DFTCLK(R)	0.632    0.275/*         0.061/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.275/*         0.052/*         U0_SYS_CTRL/\Address_reg[0] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.604    */0.275         */0.086         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.637    0.279/*         0.053/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.637    0.279/*         0.053/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /D    1
@(R)->DFTCLK(R)	0.785    0.281/*         -0.056/*        U0_Register_File/\regfile_reg[3][5] /SN    1
DFTCLK(R)->DFTCLK(R)	0.663    0.282/*         0.061/*         U0_SYS_CTRL/\Address_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.670    0.283/*         0.052/*         U0_Register_File/\regfile_reg[2][4] /D    1
DFTCLK(R)->DFTCLK(R)	0.633    */0.283         */0.089         U0_SYS_CTRL/\current_state_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.285/*         0.053/*         U0_SYS_CTRL/\Address_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.619    0.288/*         0.063/*         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/SI    1
RX_CLOCK(R)->RX_CLOCK(R)	0.637    0.288/*         0.053/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /D    1
DFTCLK(R)->DFTCLK(R)	0.633    0.291/*         0.060/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.661    0.292/*         0.061/*         U0_SYS_CTRL/\Address_reg[1] /SI    1
RX_CLOCK(R)->RX_CLOCK(R)	0.638    0.293/*         0.052/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /D    1
RX_CLOCK(R)->RX_CLOCK(R)	0.602    */0.293         */0.087         U0_RX_TOP/FSM_RX1/\cs_reg[2] /D    1
@(R)->DFTCLK(R)	0.774    0.294/*         -0.054/*        U0_Register_File/\regfile_reg[2][7] /SN    1
DFTCLK(R)->DFTCLK(R)	0.668    0.294/*         0.053/*         U0_Register_File/\regfile_reg[2][3] /D    1
DFTCLK(R)->DFTCLK(R)	0.664    0.295/*         0.060/*         U0_SYS_CTRL/\Address_reg[2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.664    0.295/*         0.061/*         U0_Register_File/\regfile_reg[0][1] /SI    1
RX_CLOCK(R)->RX_CLOCK(R)	0.639    0.298/*         0.052/*         U0_RX_TOP/FSM_RX1/\cs_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.665    0.299/*         0.060/*         U0_Register_File/\regfile_reg[0][2] /SI    1
DFTCLK(R)->DFTCLK(R)	0.668    0.300/*         0.052/*         U0_Register_File/\regfile_reg[2][7] /D    1
DFTCLK(R)->DFTCLK(R)	0.669    0.301/*         0.053/*         U0_Register_File/\regfile_reg[2][2] /D    1
@(R)->DFTCLK(R)	0.794    0.303/*         -0.068/*        U0_Register_File/\regfile_reg[0][7] /RN    1
@(R)->DFTCLK(R)	0.793    0.304/*         -0.068/*        U0_Register_File/\regfile_reg[1][7] /RN    1
RX_CLOCK(R)->RX_CLOCK(R)	0.636    0.305/*         0.053/*         U0_RX_TOP/parity_check_RX1/par_err_reg/D    1
REF_CLK1(R)->ALU_CLK(R)	0.360    */0.307         */0.046         U0_ALU/\ALU_OUT_reg[1] /D    1
@(R)->DFTCLK(R)	0.793    0.307/*         -0.068/*        U0_Register_File/\regfile_reg[0][4] /RN    1
DFTCLK(R)->DFTCLK(R)	0.672    0.308/*         0.053/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /D    1
@(R)->DFTCLK(R)	0.786    0.310/*         -0.060/*        U0_Register_File/\regfile_reg[1][0] /RN    1
@(R)->DFTCLK(R)	0.790    0.312/*         -0.068/*        U0_Register_File/\regfile_reg[0][5] /RN    1
@(R)->DFTCLK(R)	0.790    0.312/*         -0.068/*        U0_Register_File/\regfile_reg[0][6] /RN    1
@(R)->DFTCLK(R)	0.785    0.314/*         -0.060/*        U0_Register_File/\regfile_reg[1][5] /RN    1
@(R)->DFTCLK(R)	0.785    0.314/*         -0.060/*        U0_Register_File/\regfile_reg[1][4] /RN    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.315/*         0.052/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /D    1
@(R)->DFTCLK(R)	0.781    0.315/*         -0.055/*        U0_Register_File/\regfile_reg[2][0] /SN    1
DFTCLK(R)->DFTCLK(R)	0.667    0.315/*         0.054/*         U0_Register_File/\regfile_reg[12][4] /D    1
REF_CLK1(R)->ALU_CLK(R)	0.362    */0.315         */0.044         U0_ALU/\ALU_OUT_reg[0] /D    1
@(R)->DFTCLK(R)	0.785    0.316/*         -0.060/*        U0_Register_File/\regfile_reg[1][2] /RN    1
DFTCLK(R)->DFTCLK(R)	0.685    0.319/*         0.040/*         U0_Register_File/\regfile_reg[0][3] /SI    1
@(R)->DFTCLK(R)	0.781    0.320/*         -0.060/*        U0_Register_File/\regfile_reg[1][3] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.352    0.321/*         0.054/*         U0_ALU/\ALU_OUT_reg[7] /D    1
REF_CLK1(R)->ALU_CLK(R)	0.351    0.321/*         0.055/*         U0_ALU/\ALU_OUT_reg[5] /D    1
REF_CLK1(R)->ALU_CLK(R)	0.350    0.323/*         0.055/*         U0_ALU/\ALU_OUT_reg[6] /D    1
REF_CLK1(R)->ALU_CLK(R)	0.352    0.324/*         0.055/*         U0_ALU/\ALU_OUT_reg[4] /D    1
TX_CLOCK(R)->TX_CLOCK(R)	0.631    0.330/*         0.052/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /D    1
ALU_CLK(R)->REF_CLK1(R)	0.372    0.333/*         0.052/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /D    1
DFTCLK(R)->DFTCLK(R)	0.661    0.335/*         0.054/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /D    1
@(R)->DFTCLK(R)	0.656    0.338/*         0.065/*         U0_Register_File/\regfile_reg[2][3] /RN    1
TX_CLOCK(R)->TX_CLOCK(R)	0.633    0.341/*         0.052/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.673    0.341/*         0.052/*         U0_Register_File/\regfile_reg[0][0] /D    1
REF_CLK1(R)->ALU_CLK(R)	0.351    0.341/*         0.054/*         U0_ALU/\ALU_OUT_reg[3] /D    1
@(R)->DFTCLK(R)	0.656    0.344/*         0.065/*         U0_Register_File/\regfile_reg[12][5] /RN    1
TX_CLOCK(R)->TX_CLOCK(R)	0.632    0.345/*         0.052/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /D    1
DFTCLK(R)->DFTCLK(R)	0.661    0.348/*         0.054/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /D    1
DFTCLK(R)->DFTCLK(R)	0.672    0.348/*         0.053/*         U0_Register_File/\regfile_reg[0][1] /D    1
@(R)->DFTCLK(R)	0.657    0.354/*         0.064/*         U0_Register_File/\regfile_reg[2][6] /RN    1
@(R)->DFTCLK(R)	0.749    0.358/*         -0.055/*        U0_TOP_TX/SER/\data_reg[6] /SN    1
@(R)->DFTCLK(R)	0.657    0.359/*         0.064/*         U0_Register_File/\regfile_reg[14][6] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.360    */0.363         */0.047         U0_ALU/\ALU_OUT_reg[2] /D    1
ALU_CLK(R)->REF_CLK1(R)	0.248    */0.367         */-0.042        U0_CLK_gating/U_LATNCAX2M/E    1
ALU_CLK(R)->ALU_CLK(R)	0.319    */0.371         */0.087         U0_ALU/\ALU_OUT_reg[13] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.319    */0.371         */0.087         U0_ALU/\ALU_OUT_reg[11] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.319    */0.372         */0.087         U0_ALU/\ALU_OUT_reg[12] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.319    */0.372         */0.087         U0_ALU/\ALU_OUT_reg[14] /D    1
@(R)->DFTCLK(R)	0.654    0.372/*         0.064/*         U0_Register_File/\regfile_reg[13][5] /RN    1
@(R)->DFTCLK(R)	0.655    0.373/*         0.064/*         U0_Register_File/\regfile_reg[15][5] /RN    1
ALU_CLK(R)->ALU_CLK(R)	0.319    */0.375         */0.088         U0_ALU/\ALU_OUT_reg[10] /D    1
DFTCLK(R)->DFTCLK(R)	0.574    */0.376         */0.148         U0_SYS_CTRL/\current_state_reg[0] /SI    1
@(R)->DFTCLK(R)	0.653    0.378/*         0.064/*         U0_Register_File/\regfile_reg[14][5] /RN    1
ALU_CLK(R)->ALU_CLK(R)	0.318    */0.380         */0.088         U0_ALU/\ALU_OUT_reg[15] /D    1
ALU_CLK(R)->ALU_CLK(R)	0.317    */0.383         */0.089         U0_ALU/\ALU_OUT_reg[9] /D    1
@(R)->DFTCLK(R)	0.657    0.385/*         0.063/*         U0_Register_File/\regfile_reg[15][4] /RN    1
@(R)->DFTCLK(R)	0.652    0.385/*         0.064/*         U0_Register_File/\regfile_reg[14][4] /RN    1
DFTCLK(R)->DFTCLK(R)	0.672    0.387/*         0.052/*         U0_Register_File/\regfile_reg[0][2] /D    1
@(R)->DFTCLK(R)	0.659    0.391/*         0.063/*         U0_Register_File/\regfile_reg[15][6] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.317    */0.393         */0.089         U0_ALU/\ALU_OUT_reg[8] /D    1
@(R)->DFTCLK(R)	0.659    0.399/*         0.063/*         U0_Register_File/\regfile_reg[13][4] /RN    1
@(R)->DFTCLK(R)	0.666    0.400/*         0.063/*         U0_Register_File/\regfile_reg[3][1] /RN    1
@(R)->DFTCLK(R)	0.666    0.401/*         0.063/*         U0_Register_File/\regfile_reg[6][0] /RN    1
@(R)->DFTCLK(R)	0.666    0.401/*         0.063/*         U0_Register_File/\regfile_reg[7][0] /RN    1
@(R)->DFTCLK(R)	0.659    0.401/*         0.063/*         U0_Register_File/\regfile_reg[12][7] /RN    1
@(R)->DFTCLK(R)	0.659    0.405/*         0.063/*         U0_Register_File/\regfile_reg[14][0] /RN    1
@(R)->DFTCLK(R)	0.659    0.405/*         0.063/*         U0_Register_File/\regfile_reg[15][0] /RN    1
@(R)->DFTCLK(R)	0.659    0.406/*         0.063/*         U0_Register_File/\regfile_reg[14][3] /RN    1
@(R)->DFTCLK(R)	0.659    0.407/*         0.063/*         U0_Register_File/\regfile_reg[13][7] /RN    1
@(R)->DFTCLK(R)	0.659    0.407/*         0.063/*         U0_Register_File/\regfile_reg[13][0] /RN    1
@(R)->DFTCLK(R)	0.659    0.407/*         0.063/*         U0_Register_File/\regfile_reg[14][7] /RN    1
@(R)->DFTCLK(R)	0.643    0.408/*         0.063/*         U0_clock_divider/\counter_reg[6] /RN    1
@(R)->DFTCLK(R)	0.643    0.408/*         0.063/*         U0_clock_divider/\counter_reg[5] /RN    1
@(R)->DFTCLK(R)	0.642    0.408/*         0.063/*         U0_clock_divider/\counter_reg[4] /RN    1
@(R)->DFTCLK(R)	0.642    0.408/*         0.063/*         U0_clock_divider/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	0.643    0.408/*         0.063/*         U0_clock_divider/flag_reg/RN    1
@(R)->DFTCLK(R)	0.642    0.408/*         0.063/*         U0_clock_divider/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	0.642    0.408/*         0.063/*         U0_clock_divider/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	0.642    0.409/*         0.063/*         U0_clock_divider/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	0.659    0.409/*         0.063/*         U0_Register_File/\regfile_reg[2][4] /RN    1
@(R)->DFTCLK(R)	0.659    0.409/*         0.063/*         U0_Register_File/\regfile_reg[3][7] /RN    1
@(R)->DFTCLK(R)	0.659    0.409/*         0.063/*         U0_Register_File/\regfile_reg[15][1] /RN    1
@(R)->DFTCLK(R)	0.659    0.409/*         0.063/*         U0_Register_File/\regfile_reg[3][0] /RN    1
@(R)->DFTCLK(R)	0.658    0.409/*         0.063/*         U0_Register_File/\regfile_reg[13][6] /RN    1
@(R)->DFTCLK(R)	0.658    0.410/*         0.063/*         U0_Register_File/\regfile_reg[15][7] /RN    1
@(R)->DFTCLK(R)	0.658    0.411/*         0.063/*         U0_Register_File/\regfile_reg[2][5] /RN    1
@(R)->DFTCLK(R)	0.657    0.411/*         0.063/*         U0_Register_File/\regfile_reg[12][6] /RN    1
@(R)->DFTCLK(R)	0.660    0.413/*         0.063/*         U0_Register_File/\regfile_reg[13][3] /RN    1
@(R)->DFTCLK(R)	0.660    0.413/*         0.063/*         U0_Register_File/\regfile_reg[14][2] /RN    1
@(R)->DFTCLK(R)	0.660    0.413/*         0.063/*         U0_Register_File/\regfile_reg[13][1] /RN    1
@(R)->DFTCLK(R)	0.660    0.413/*         0.063/*         U0_Register_File/\regfile_reg[15][2] /RN    1
@(R)->DFTCLK(R)	0.659    0.417/*         0.063/*         U0_Register_File/\regfile_reg[13][2] /RN    1
@(R)->DFTCLK(R)	0.655    0.419/*         0.063/*         U0_Register_File/\regfile_reg[14][1] /RN    1
@(R)->DFTCLK(R)	0.655    0.419/*         0.063/*         U0_Register_File/\regfile_reg[12][1] /RN    1
@(R)->DFTCLK(R)	0.659    0.425/*         0.063/*         U0_SYS_CTRL/\current_state_reg[0] /RN    1
@(R)->DFTCLK(R)	0.657    0.427/*         0.064/*         U0_SYS_CTRL/\Address_reg[1] /RN    1
@(R)->DFTCLK(R)	0.662    0.428/*         0.063/*         U0_SYS_CTRL/\current_state_reg[1] /RN    1
@(R)->DFTCLK(R)	0.662    0.430/*         0.063/*         U0_Register_File/RdData_valid_reg/RN    1
@(R)->DFTCLK(R)	0.662    0.432/*         0.063/*         U0_Register_File/\RdData_reg[1] /RN    1
@(R)->DFTCLK(R)	0.661    0.432/*         0.063/*         U0_Register_File/\RdData_reg[3] /RN    1
@(R)->DFTCLK(R)	0.663    0.433/*         0.063/*         U0_Register_File/\regfile_reg[0][0] /RN    1
@(R)->DFTCLK(R)	0.661    0.433/*         0.063/*         U0_Register_File/\RdData_reg[4] /RN    1
@(R)->DFTCLK(R)	0.661    0.435/*         0.063/*         U0_Register_File/\RdData_reg[2] /RN    1
@(R)->DFTCLK(R)	0.661    0.435/*         0.063/*         U0_Register_File/\RdData_reg[6] /RN    1
@(R)->DFTCLK(R)	0.661    0.436/*         0.063/*         U0_Register_File/\RdData_reg[5] /RN    1
@(R)->DFTCLK(R)	0.661    0.436/*         0.063/*         U0_SYS_CTRL/\Address_reg[3] /RN    1
@(R)->DFTCLK(R)	0.661    0.436/*         0.063/*         U0_SYS_CTRL/\Address_reg[2] /RN    1
@(R)->DFTCLK(R)	0.660    0.437/*         0.063/*         U0_Register_File/\RdData_reg[0] /RN    1
@(R)->DFTCLK(R)	0.660    0.437/*         0.063/*         U0_Register_File/\regfile_reg[12][2] /RN    1
@(R)->DFTCLK(R)	0.662    0.439/*         0.063/*         U0_Register_File/\regfile_reg[0][2] /RN    1
@(R)->DFTCLK(R)	0.619    0.439/*         0.063/*         U0_RX_TOP/FSM_RX1/\cs_reg[0] /RN    1
@(R)->DFTCLK(R)	0.619    0.440/*         0.063/*         U0_RX_TOP/FSM_RX1/\cs_reg[1] /RN    1
@(R)->DFTCLK(R)	0.651    0.442/*         0.064/*         U0_Register_File/\RdData_reg[7] /RN    1
@(R)->DFTCLK(R)	0.618    0.447/*         0.064/*         U0_RX_TOP/stop_check_RX1/Stop_Error_reg/RN    1
@(R)->DFTCLK(R)	0.619    0.452/*         0.062/*         U0_RX_TOP/strt_check_RX1/strt_glitch_chk_reg_inst/RN    1
@(R)->DFTCLK(R)	0.619    0.456/*         0.062/*         U0_RX_TOP/FSM_RX1/data_valid_FSM_reg/RN    1
@(R)->DFTCLK(R)	0.630    0.456/*         0.063/*         U0_TOP_TX/mux/TX_OUT_mux_reg/RN    1
@(R)->DFTCLK(R)	0.619    0.457/*         0.062/*         U0_RX_TOP/FSM_RX1/par_err_reg_reg/RN    1
@(R)->DFTCLK(R)	0.619    0.460/*         0.062/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	0.619    0.461/*         0.062/*         U0_RX_TOP/FSM_RX1/\cs_reg[2] /RN    1
@(R)->DFTCLK(R)	0.617    0.465/*         0.063/*         U0_RX_TOP/parity_check_RX1/par_err_reg/RN    1
@(R)->DFTCLK(R)	0.631    0.466/*         0.062/*         U0_TOP_TX/FSM1/BUSY_FSM_reg/RN    1
@(R)->DFTCLK(R)	0.631    0.466/*         0.062/*         U0_TOP_TX/PAR/\par_data_reg[1] /RN    1
@(R)->DFTCLK(R)	0.631    0.467/*         0.062/*         U0_PULSE_GEN/LVL_SIG_reg_reg/RN    1
@(R)->DFTCLK(R)	0.620    0.467/*         0.062/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[3] /RN    1
@(R)->DFTCLK(R)	0.620    0.467/*         0.062/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[4] /RN    1
@(R)->DFTCLK(R)	0.619    0.467/*         0.062/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[7] /RN    1
@(R)->DFTCLK(R)	0.619    0.467/*         0.062/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[5] /RN    1
@(R)->DFTCLK(R)	0.619    0.467/*         0.062/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[6] /RN    1
@(R)->DFTCLK(R)	0.632    0.469/*         0.062/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[3] /RN    1
@(R)->DFTCLK(R)	0.632    0.469/*         0.062/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[4] /RN    1
@(R)->DFTCLK(R)	0.631    0.470/*         0.062/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[4] /RN    1
@(R)->DFTCLK(R)	0.620    0.470/*         0.062/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[0] /RN    1
@(R)->DFTCLK(R)	0.632    0.471/*         0.062/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[2] /RN    1
@(R)->DFTCLK(R)	0.632    0.472/*         0.062/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[3] /RN    1
@(R)->DFTCLK(R)	0.632    0.472/*         0.062/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[0] /RN    1
@(R)->DFTCLK(R)	0.632    0.472/*         0.062/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[4] /RN    1
@(R)->DFTCLK(R)	0.620    0.472/*         0.062/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[2] /RN    1
@(R)->DFTCLK(R)	0.632    0.474/*         0.062/*         U0_ASYNC_FIFO/bit_sync_waddr/\R2_reg[1] /RN    1
@(R)->DFTCLK(R)	0.632    0.474/*         0.062/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[2] /RN    1
@(R)->DFTCLK(R)	0.632    0.474/*         0.062/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[1] /RN    1
@(R)->DFTCLK(R)	0.632    0.474/*         0.062/*         U0_ASYNC_FIFO/bit_sync_waddr/\R1_reg[0] /RN    1
@(R)->DFTCLK(R)	0.631    0.474/*         0.062/*         U0_TOP_TX/PAR/\par_data_reg[2] /RN    1
@(R)->DFTCLK(R)	0.632    0.474/*         0.062/*         U0_TOP_TX/PAR/\par_data_reg[3] /RN    1
@(R)->DFTCLK(R)	0.632    0.474/*         0.062/*         U0_TOP_TX/PAR/\par_data_reg[4] /RN    1
@(R)->DFTCLK(R)	0.631    0.474/*         0.063/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	0.632    0.474/*         0.062/*         U0_TOP_TX/PAR/\par_data_reg[5] /RN    1
@(R)->DFTCLK(R)	0.620    0.475/*         0.062/*         U0_RX_TOP/deserializer_RX1/\P_DATA_des_reg[1] /RN    1
@(R)->DFTCLK(R)	0.632    0.475/*         0.062/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[2] /RN    1
@(R)->DFTCLK(R)	0.630    0.475/*         0.063/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	0.631    0.476/*         0.063/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[3] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.342    0.528/*         0.064/*         U0_ALU/\ALU_OUT_reg[8] /RN    1
DFTCLK(R)->DFTCLK(R)	0.174    0.593/*         0.061/*         U1_clock_divider/o_div_clk_reg_reg/SI    1
DFTCLK(R)->DFTCLK(R)	0.173    0.600/*         0.061/*         U0_clock_divider/o_div_clk_reg_reg/SI    1
@(R)->DFTCLK(R)	0.746    0.656/*         -0.052/*        U0_TOP_TX/SER/\data_reg[0] /SN    1
@(R)->DFTCLK(R)	0.796    0.657/*         -0.071/*        U0_Register_File/\regfile_reg[1][6] /RN    1
@(R)->DFTCLK(R)	0.746    0.662/*         -0.052/*        U0_TOP_TX/SER/\data_reg[7] /SN    1
@(R)->DFTCLK(R)	0.745    0.662/*         -0.052/*        U0_TOP_TX/SER/\data_reg[5] /SN    1
@(R)->DFTCLK(R)	0.745    0.662/*         -0.052/*        U0_TOP_TX/SER/\data_reg[4] /SN    1
@(R)->DFTCLK(R)	0.745    0.662/*         -0.052/*        U0_TOP_TX/SER/\data_reg[3] /SN    1
@(R)->DFTCLK(R)	0.745    0.662/*         -0.052/*        U0_TOP_TX/SER/\data_reg[1] /SN    1
@(R)->DFTCLK(R)	0.744    0.663/*         -0.052/*        U0_TOP_TX/SER/\data_reg[2] /SN    1
@(R)->DFTCLK(R)	0.787    0.666/*         -0.063/*        U0_Register_File/\regfile_reg[1][1] /RN    1
@(R)->DFTCLK(R)	0.734    0.690/*         -0.053/*        U0_RX_TOP/data_sampling_RX1/sample_bit_samp_reg/SN    1
@(R)->DFTCLK(R)	0.796    0.703/*         -0.071/*        U0_Register_File/\regfile_reg[0][3] /RN    1
@(R)->DFTCLK(R)	0.629    0.766/*         0.064/*         U0_TOP_TX/PAR/\par_data_reg[0] /RN    1
@(R)->DFTCLK(R)	0.627    0.767/*         0.064/*         U0_TOP_TX/FSM1/\cs_reg[0] /RN    1
@(R)->DFTCLK(R)	0.627    0.768/*         0.064/*         U0_TOP_TX/PAR/par_bit_reg/RN    1
@(R)->DFTCLK(R)	0.630    0.768/*         0.064/*         U0_TOP_TX/PAR/\par_data_reg[7] /RN    1
@(R)->DFTCLK(R)	0.627    0.769/*         0.064/*         U0_TOP_TX/PAR/\par_data_reg[6] /RN    1
@(R)->DFTCLK(R)	0.629    0.771/*         0.064/*         U0_TOP_TX/FSM1/\cs_reg[1] /RN    1
@(R)->DFTCLK(R)	0.629    0.774/*         0.064/*         U0_TOP_TX/SER/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	0.629    0.777/*         0.064/*         U0_TOP_TX/SER/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	0.642    0.778/*         0.064/*         U1_clock_divider/\counter_reg[5] /RN    1
@(R)->DFTCLK(R)	0.642    0.778/*         0.064/*         U1_clock_divider/\counter_reg[4] /RN    1
@(R)->DFTCLK(R)	0.642    0.778/*         0.064/*         U1_clock_divider/\counter_reg[3] /RN    1
@(R)->DFTCLK(R)	0.641    0.779/*         0.063/*         U1_clock_divider/\counter_reg[6] /RN    1
@(R)->DFTCLK(R)	0.629    0.780/*         0.064/*         U0_TOP_TX/SER/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	0.642    0.780/*         0.063/*         U1_clock_divider/\counter_reg[1] /RN    1
@(R)->DFTCLK(R)	0.642    0.780/*         0.063/*         U1_clock_divider/\counter_reg[2] /RN    1
@(R)->DFTCLK(R)	0.641    0.781/*         0.063/*         U1_clock_divider/flag_reg/RN    1
@(R)->DFTCLK(R)	0.641    0.782/*         0.063/*         U1_clock_divider/\counter_reg[0] /RN    1
@(R)->DFTCLK(R)	0.629    0.783/*         0.064/*         U0_TOP_TX/SER/\counter_reg[3] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.480    0.784/*         -0.074/*        U0_ALU/\ALU_OUT_reg[2] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.480    0.784/*         -0.074/*        U0_ALU/\ALU_OUT_reg[0] /RN    1
@(R)->DFTCLK(R)	0.629    0.784/*         0.064/*         U0_TOP_TX/FSM1/\cs_reg[2] /RN    1
@(R)->DFTCLK(R)	0.662    0.784/*         0.061/*         U0_DATA_SYNC/\sync_bus_reg[6] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.480    0.785/*         -0.074/*        U0_ALU/\ALU_OUT_reg[1] /RN    1
@(R)->DFTCLK(R)	0.662    0.785/*         0.061/*         U0_DATA_SYNC/\sync_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	0.664    0.790/*         0.061/*         U0_Register_File/\regfile_reg[0][1] /RN    1
@(R)->DFTCLK(R)	0.661    0.792/*         0.061/*         U0_Register_File/\regfile_reg[2][2] /RN    1
@(R)->DFTCLK(R)	0.661    0.793/*         0.061/*         U0_DATA_SYNC/\sync_bus_reg[5] /RN    1
@(R)->DFTCLK(R)	0.661    0.794/*         0.061/*         U0_Register_File/\regfile_reg[15][3] /RN    1
@(R)->DFTCLK(R)	0.661    0.794/*         0.061/*         U0_SYS_CTRL/\Address_reg[0] /RN    1
@(R)->DFTCLK(R)	0.660    0.794/*         0.061/*         U0_Register_File/\regfile_reg[2][1] /RN    1
@(R)->DFTCLK(R)	0.663    0.794/*         0.061/*         U0_DATA_SYNC/\sync_bus_reg[1] /RN    1
@(R)->DFTCLK(R)	0.661    0.794/*         0.061/*         U0_Register_File/\regfile_reg[12][3] /RN    1
@(R)->DFTCLK(R)	0.663    0.794/*         0.061/*         U0_DATA_SYNC/\sync_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	0.662    0.795/*         0.061/*         U0_DATA_SYNC/\sync_bus_reg[7] /RN    1
@(R)->DFTCLK(R)	0.662    0.795/*         0.061/*         U0_DATA_SYNC/\sync_bus_reg[4] /RN    1
@(R)->DFTCLK(R)	0.663    0.795/*         0.061/*         U0_Register_File/\regfile_reg[10][3] /RN    1
@(R)->DFTCLK(R)	0.618    0.795/*         0.064/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[3] /RN    1
@(R)->DFTCLK(R)	0.663    0.795/*         0.061/*         U0_Register_File/\regfile_reg[10][2] /RN    1
@(R)->DFTCLK(R)	0.659    0.796/*         0.062/*         U0_Register_File/\regfile_reg[12][4] /RN    1
@(R)->DFTCLK(R)	0.663    0.798/*         0.061/*         U0_Register_File/\regfile_reg[9][2] /RN    1
@(R)->DFTCLK(R)	0.618    0.799/*         0.063/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[4] /RN    1
@(R)->DFTCLK(R)	0.662    0.800/*         0.061/*         U0_DATA_SYNC/\sync_bus_reg[3] /RN    1
@(R)->DFTCLK(R)	0.664    0.801/*         0.061/*         U0_DATA_SYNC/enable_pulse_gen_reg_reg/RN    1
@(R)->DFTCLK(R)	0.664    0.801/*         0.061/*         U0_DATA_SYNC/enable_pulse_reg/RN    1
@(R)->DFTCLK(R)	0.664    0.801/*         0.061/*         U0_DATA_SYNC/\sync_bus_reg[2] /RN    1
@(R)->DFTCLK(R)	0.664    0.801/*         0.061/*         U0_DATA_SYNC/\sync_bus_reg[0] /RN    1
@(R)->DFTCLK(R)	0.664    0.802/*         0.061/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[2] /RN    1
@(R)->DFTCLK(R)	0.618    0.804/*         0.063/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[2] /RN    1
@(R)->DFTCLK(R)	0.618    0.804/*         0.063/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[5] /RN    1
@(R)->DFTCLK(R)	0.618    0.805/*         0.063/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[2] /RN    1
@(R)->DFTCLK(R)	0.662    0.805/*         0.061/*         U0_Register_File/\regfile_reg[10][1] /RN    1
@(R)->DFTCLK(R)	0.618    0.806/*         0.063/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[0] /RN    1
@(R)->DFTCLK(R)	0.664    0.806/*         0.061/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[3] /RN    1
@(R)->DFTCLK(R)	0.618    0.806/*         0.063/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[1] /RN    1
@(R)->DFTCLK(R)	0.618    0.806/*         0.063/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[1] /RN    1
@(R)->DFTCLK(R)	0.618    0.807/*         0.063/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[3] /RN    1
@(R)->DFTCLK(R)	0.618    0.807/*         0.063/*         U0_RX_TOP/edge_bit_counter_RX1/\bit_cnt_edge_reg[0] /RN    1
@(R)->DFTCLK(R)	0.618    0.807/*         0.063/*         U0_RX_TOP/data_sampling_RX1/\RX_IN_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	0.618    0.807/*         0.063/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[4] /RN    1
@(R)->DFTCLK(R)	0.618    0.807/*         0.063/*         U0_RX_TOP/edge_bit_counter_RX1/\edge_cnt_edge_reg[5] /RN    1
@(R)->DFTCLK(R)	0.662    0.807/*         0.061/*         U0_Register_File/\regfile_reg[9][1] /RN    1
@(R)->DFTCLK(R)	0.665    0.811/*         0.061/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[1] /RN    1
@(R)->DFTCLK(R)	0.665    0.812/*         0.061/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[4] /RN    1
@(R)->DFTCLK(R)	0.665    0.812/*         0.061/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[3] /RN    1
@(R)->DFTCLK(R)	0.665    0.812/*         0.061/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[2] /RN    1
@(R)->DFTCLK(R)	0.665    0.812/*         0.061/*         U0_SYS_CTRL/\current_state_reg[3] /RN    1
@(R)->DFTCLK(R)	0.665    0.813/*         0.061/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[4] /RN    1
@(R)->DFTCLK(R)	0.655    0.814/*         0.061/*         U0_Register_File/\regfile_reg[11][1] /RN    1
@(R)->DFTCLK(R)	0.661    0.816/*         0.061/*         U0_Register_File/\regfile_reg[8][1] /RN    1
@(R)->DFTCLK(R)	0.660    0.821/*         0.061/*         U0_Register_File/\regfile_reg[8][2] /RN    1
@(R)->DFTCLK(R)	0.658    0.821/*         0.061/*         U0_Register_File/\regfile_reg[10][0] /RN    1
@(R)->DFTCLK(R)	0.654    0.823/*         0.061/*         U0_ASYNC_FIFO/bit_sync_raddr/\R2_reg[0] /RN    1
@(R)->DFTCLK(R)	0.654    0.823/*         0.061/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[1] /RN    1
@(R)->DFTCLK(R)	0.656    0.823/*         0.061/*         U0_Register_File/\regfile_reg[12][0] /RN    1
@(R)->DFTCLK(R)	0.656    0.823/*         0.061/*         U0_Register_File/\regfile_reg[11][0] /RN    1
@(R)->DFTCLK(R)	0.654    0.827/*         0.061/*         U0_SYS_CTRL/\current_state_reg[2] /RN    1
@(R)->DFTCLK(R)	0.654    0.828/*         0.061/*         U0_ASYNC_FIFO/bit_sync_raddr/\R1_reg[0] /RN    1
@(R)->DFTCLK(R)	0.660    0.829/*         0.061/*         U0_Register_File/\regfile_reg[11][2] /RN    1
@(R)->DFTCLK(R)	0.654    0.832/*         0.061/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[4] /RN    1
@(R)->DFTCLK(R)	0.663    0.832/*         0.061/*         U0_Register_File/\regfile_reg[8][6] /RN    1
@(R)->DFTCLK(R)	0.654    0.834/*         0.061/*         U0_SYS_CTRL/second_frame_reg_inst/RN    1
@(R)->DFTCLK(R)	0.662    0.836/*         0.061/*         U0_Register_File/\regfile_reg[10][5] /RN    1
@(R)->DFTCLK(R)	0.663    0.836/*         0.061/*         U0_Register_File/\regfile_reg[9][6] /RN    1
@(R)->DFTCLK(R)	0.652    0.836/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][1] /RN    1
@(R)->DFTCLK(R)	0.652    0.836/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][1] /RN    1
@(R)->DFTCLK(R)	0.661    0.836/*         0.061/*         U0_Register_File/\regfile_reg[11][4] /RN    1
@(R)->DFTCLK(R)	0.652    0.837/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][2] /RN    1
@(R)->DFTCLK(R)	0.661    0.837/*         0.061/*         U0_Register_File/\regfile_reg[8][4] /RN    1
@(R)->DFTCLK(R)	0.661    0.837/*         0.061/*         U0_Register_File/\regfile_reg[9][5] /RN    1
@(R)->DFTCLK(R)	0.661    0.838/*         0.061/*         U0_Register_File/\regfile_reg[10][4] /RN    1
@(R)->DFTCLK(R)	0.661    0.838/*         0.061/*         U0_Register_File/\regfile_reg[9][4] /RN    1
@(R)->DFTCLK(R)	0.661    0.838/*         0.061/*         U0_Register_File/\regfile_reg[9][3] /RN    1
@(R)->DFTCLK(R)	0.661    0.838/*         0.061/*         U0_Register_File/\regfile_reg[8][3] /RN    1
@(R)->DFTCLK(R)	0.660    0.839/*         0.061/*         U0_Register_File/\regfile_reg[11][3] /RN    1
@(R)->DFTCLK(R)	0.663    0.839/*         0.061/*         U0_Register_File/\regfile_reg[9][7] /RN    1
@(R)->DFTCLK(R)	0.663    0.840/*         0.061/*         U0_Register_File/\regfile_reg[9][0] /RN    1
@(R)->DFTCLK(R)	0.663    0.840/*         0.061/*         U0_Register_File/\regfile_reg[8][7] /RN    1
@(R)->DFTCLK(R)	0.663    0.840/*         0.061/*         U0_Register_File/\regfile_reg[11][7] /RN    1
@(R)->DFTCLK(R)	0.663    0.840/*         0.061/*         U0_Register_File/\regfile_reg[8][0] /RN    1
@(R)->DFTCLK(R)	0.662    0.843/*         0.061/*         U0_Register_File/\regfile_reg[11][6] /RN    1
@(R)->DFTCLK(R)	0.663    0.848/*         0.061/*         U0_Register_File/\regfile_reg[11][5] /RN    1
@(R)->DFTCLK(R)	0.663    0.852/*         0.061/*         U0_Register_File/\regfile_reg[10][6] /RN    1
@(R)->DFTCLK(R)	0.663    0.852/*         0.061/*         U0_Register_File/\regfile_reg[8][5] /RN    1
@(R)->DFTCLK(R)	0.663    0.854/*         0.061/*         U0_Register_File/\regfile_reg[6][6] /RN    1
@(R)->DFTCLK(R)	0.663    0.855/*         0.061/*         U0_Register_File/\regfile_reg[5][5] /RN    1
@(R)->DFTCLK(R)	0.663    0.856/*         0.061/*         U0_Register_File/\regfile_reg[5][6] /RN    1
@(R)->DFTCLK(R)	0.665    0.857/*         0.061/*         U0_Register_File/\regfile_reg[10][7] /RN    1
@(R)->DFTCLK(R)	0.663    0.857/*         0.061/*         U0_Register_File/\regfile_reg[7][7] /RN    1
@(R)->DFTCLK(R)	0.664    0.858/*         0.061/*         U0_Register_File/\regfile_reg[6][7] /RN    1
@(R)->DFTCLK(R)	0.667    0.859/*         0.061/*         U0_Register_File/\regfile_reg[5][7] /RN    1
@(R)->DFTCLK(R)	0.669    0.861/*         0.061/*         U0_Register_File/\regfile_reg[4][1] /RN    1
@(R)->DFTCLK(R)	0.669    0.862/*         0.061/*         U0_Register_File/\regfile_reg[4][0] /RN    1
@(R)->DFTCLK(R)	0.669    0.862/*         0.061/*         U0_Register_File/\regfile_reg[3][4] /RN    1
@(R)->DFTCLK(R)	0.668    0.862/*         0.061/*         U0_Register_File/\regfile_reg[6][1] /RN    1
@(R)->DFTCLK(R)	0.672    0.862/*         0.061/*         U0_Register_File/\regfile_reg[4][4] /RN    1
@(R)->DFTCLK(R)	0.671    0.862/*         0.061/*         U0_Register_File/\regfile_reg[7][3] /RN    1
@(R)->DFTCLK(R)	0.666    0.862/*         0.061/*         U0_Register_File/\regfile_reg[4][7] /RN    1
@(R)->DFTCLK(R)	0.667    0.862/*         0.061/*         U0_Register_File/\regfile_reg[5][1] /RN    1
@(R)->DFTCLK(R)	0.672    0.862/*         0.061/*         U0_Register_File/\regfile_reg[6][3] /RN    1
@(R)->DFTCLK(R)	0.672    0.862/*         0.061/*         U0_Register_File/\regfile_reg[5][4] /RN    1
@(R)->DFTCLK(R)	0.667    0.862/*         0.061/*         U0_Register_File/\regfile_reg[7][1] /RN    1
@(R)->DFTCLK(R)	0.672    0.862/*         0.061/*         U0_Register_File/\regfile_reg[6][4] /RN    1
@(R)->DFTCLK(R)	0.672    0.862/*         0.061/*         U0_Register_File/\regfile_reg[7][4] /RN    1
@(R)->DFTCLK(R)	0.667    0.862/*         0.061/*         U0_Register_File/\regfile_reg[5][0] /RN    1
@(R)->DFTCLK(R)	0.672    0.863/*         0.061/*         U0_Register_File/\regfile_reg[6][5] /RN    1
@(R)->DFTCLK(R)	0.672    0.863/*         0.061/*         U0_Register_File/\regfile_reg[7][5] /RN    1
@(R)->DFTCLK(R)	0.672    0.863/*         0.061/*         U0_Register_File/\regfile_reg[7][6] /RN    1
@(R)->DFTCLK(R)	0.667    0.863/*         0.061/*         U0_Register_File/\regfile_reg[7][2] /RN    1
@(R)->DFTCLK(R)	0.671    0.863/*         0.061/*         U0_Register_File/\regfile_reg[5][3] /RN    1
@(R)->DFTCLK(R)	0.667    0.863/*         0.061/*         U0_Register_File/\regfile_reg[4][5] /RN    1
@(R)->DFTCLK(R)	0.671    0.864/*         0.061/*         U0_Register_File/\regfile_reg[4][3] /RN    1
@(R)->DFTCLK(R)	0.667    0.864/*         0.061/*         U0_Register_File/\regfile_reg[4][6] /RN    1
@(R)->DFTCLK(R)	0.670    0.864/*         0.061/*         U0_Register_File/\regfile_reg[5][2] /RN    1
@(R)->DFTCLK(R)	0.670    0.865/*         0.061/*         U0_Register_File/\regfile_reg[6][2] /RN    1
@(R)->DFTCLK(R)	0.670    0.865/*         0.061/*         U0_Register_File/\regfile_reg[4][2] /RN    1
@(R)->DFTCLK(R)	0.670    0.865/*         0.061/*         U0_Register_File/\regfile_reg[3][2] /RN    1
@(R)->DFTCLK(R)	0.661    0.869/*         0.061/*         U0_Register_File/\regfile_reg[3][6] /RN    1
@(R)->DFTCLK(R)	0.661    0.874/*         0.061/*         U0_Register_File/\regfile_reg[3][3] /RN    1
@(R)->DFTCLK(R)	0.173    0.877/*         0.061/*         U0_clock_divider/o_div_clk_reg_reg/RN    1
REF_CLK1(R)->ALU_CLK(R)	0.344    0.919/*         0.061/*         U0_ALU/\ALU_OUT_reg[15] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.344    0.919/*         0.061/*         U0_ALU/\ALU_OUT_reg[6] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.346    0.920/*         0.061/*         U0_ALU/\ALU_OUT_reg[11] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.345    0.920/*         0.061/*         U0_ALU/\ALU_OUT_reg[14] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.345    0.920/*         0.061/*         U0_ALU/\ALU_OUT_reg[3] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.344    0.920/*         0.061/*         U0_ALU/\ALU_OUT_reg[9] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.346    0.920/*         0.061/*         U0_ALU/\ALU_OUT_reg[10] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.345    0.920/*         0.061/*         U0_ALU/\ALU_OUT_reg[7] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.345    0.920/*         0.061/*         U0_ALU/\ALU_OUT_reg[4] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.345    0.920/*         0.061/*         U0_ALU/\ALU_OUT_reg[5] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.345    0.920/*         0.061/*         U0_ALU/\ALU_OUT_reg[13] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.345    0.920/*         0.061/*         U0_ALU/\ALU_OUT_reg[12] /RN    1
REF_CLK1(R)->ALU_CLK(R)	0.340    0.923/*         0.065/*         U0_ALU/valid_data_reg/RN    1
@(R)->DFTCLK(R)	0.652    1.186/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][0] /RN    1
@(R)->DFTCLK(R)	0.652    1.190/*         0.062/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[3] /RN    1
@(R)->DFTCLK(R)	0.662    1.193/*         0.061/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[0] /RN    1
@(R)->DFTCLK(R)	0.663    1.195/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][0] /RN    1
@(R)->DFTCLK(R)	0.663    1.196/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][2] /RN    1
@(R)->DFTCLK(R)	0.661    1.201/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][1] /RN    1
@(R)->DFTCLK(R)	0.645    1.205/*         0.070/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[2] /RN    1
@(R)->DFTCLK(R)	0.661    1.206/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][2] /RN    1
@(R)->DFTCLK(R)	0.660    1.216/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][1] /RN    1
@(R)->DFTCLK(R)	0.663    1.217/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][1] /RN    1
@(R)->DFTCLK(R)	0.662    1.218/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][1] /RN    1
@(R)->DFTCLK(R)	0.662    1.218/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][7] /RN    1
@(R)->DFTCLK(R)	0.662    1.218/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][2] /RN    1
@(R)->DFTCLK(R)	0.663    1.218/*         0.061/*         U0_ASYNC_FIFO/fifo_wr/\o_wptr_reg_reg[1] /RN    1
@(R)->DFTCLK(R)	0.661    1.220/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /RN    1
@(R)->DFTCLK(R)	0.661    1.223/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][3] /RN    1
@(R)->DFTCLK(R)	0.660    1.228/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][0] /RN    1
@(R)->DFTCLK(R)	0.653    1.228/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][7] /RN    1
@(R)->DFTCLK(R)	0.652    1.228/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][0] /RN    1
@(R)->DFTCLK(R)	0.652    1.229/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][0] /RN    1
@(R)->DFTCLK(R)	0.652    1.229/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][1] /RN    1
@(R)->DFTCLK(R)	0.659    1.232/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][0] /RN    1
@(R)->DFTCLK(R)	0.659    1.240/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][7] /RN    1
@(R)->DFTCLK(R)	0.660    1.243/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][0] /RN    1
@(R)->DFTCLK(R)	0.662    1.243/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][7] /RN    1
@(R)->DFTCLK(R)	0.659    1.243/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][0] /RN    1
@(R)->DFTCLK(R)	0.660    1.244/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][7] /RN    1
@(R)->DFTCLK(R)	0.661    1.245/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][7] /RN    1
@(R)->DFTCLK(R)	0.668    1.246/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][4] /RN    1
@(R)->DFTCLK(R)	0.668    1.246/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][3] /RN    1
@(R)->DFTCLK(R)	0.668    1.246/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][3] /RN    1
@(R)->DFTCLK(R)	0.664    1.247/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][5] /RN    1
@(R)->DFTCLK(R)	0.174    1.248/*         0.061/*         U1_clock_divider/o_div_clk_reg_reg/RN    1
@(R)->DFTCLK(R)	0.656    1.248/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][7] /RN    1
@(R)->DFTCLK(R)	0.662    1.248/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][2] /RN    1
@(R)->DFTCLK(R)	0.655    1.248/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][0] /RN    1
@(R)->DFTCLK(R)	0.662    1.248/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][6] /RN    1
@(R)->DFTCLK(R)	0.661    1.248/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][7] /RN    1
@(R)->DFTCLK(R)	0.662    1.249/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][1] /RN    1
@(R)->DFTCLK(R)	0.661    1.249/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][7] /RN    1
@(R)->DFTCLK(R)	0.657    1.250/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][6] /RN    1
@(R)->DFTCLK(R)	0.662    1.250/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][6] /RN    1
@(R)->DFTCLK(R)	0.662    1.252/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][5] /RN    1
@(R)->DFTCLK(R)	0.663    1.252/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][6] /RN    1
@(R)->DFTCLK(R)	0.660    1.252/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][2] /RN    1
@(R)->DFTCLK(R)	0.663    1.252/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][6] /RN    1
@(R)->DFTCLK(R)	0.663    1.252/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][4] /RN    1
@(R)->DFTCLK(R)	0.663    1.252/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][5] /RN    1
@(R)->DFTCLK(R)	0.663    1.252/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][5] /RN    1
@(R)->DFTCLK(R)	0.663    1.253/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][5] /RN    1
@(R)->DFTCLK(R)	0.653    1.253/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][0] /RN    1
@(R)->DFTCLK(R)	0.663    1.253/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][4] /RN    1
@(R)->DFTCLK(R)	0.653    1.253/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][1] /RN    1
@(R)->DFTCLK(R)	0.663    1.253/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][4] /RN    1
@(R)->DFTCLK(R)	0.662    1.253/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[2][3] /RN    1
@(R)->DFTCLK(R)	0.659    1.253/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][2] /RN    1
@(R)->DFTCLK(R)	0.659    1.254/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][6] /RN    1
@(R)->DFTCLK(R)	0.659    1.254/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][5] /RN    1
@(R)->DFTCLK(R)	0.659    1.254/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][2] /RN    1
@(R)->DFTCLK(R)	0.658    1.254/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][5] /RN    1
@(R)->DFTCLK(R)	0.659    1.254/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][3] /RN    1
@(R)->DFTCLK(R)	0.659    1.255/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[4][4] /RN    1
@(R)->DFTCLK(R)	0.652    1.255/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[6][1] /RN    1
@(R)->DFTCLK(R)	0.662    1.255/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][3] /RN    1
@(R)->DFTCLK(R)	0.662    1.255/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[0][3] /RN    1
@(R)->DFTCLK(R)	0.662    1.256/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[1][2] /RN    1
@(R)->DFTCLK(R)	0.660    1.256/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[3][4] /RN    1
@(R)->DFTCLK(R)	0.651    1.257/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][1] /RN    1
@(R)->DFTCLK(R)	0.650    1.258/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][0] /RN    1
DFTCLK(R)->DFTCLK(R)	0.662    1.352/*         0.060/*         U0_Register_File/\regfile_reg[2][3] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    1.367/*         0.061/*         U0_Register_File/\regfile_reg[12][5] /SI    1
DFTCLK(R)->DFTCLK(R)	0.660    1.391/*         0.063/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][6] /SI    1
DFTCLK(R)->DFTCLK(R)	0.632    1.402/*         0.061/*         U0_ASYNC_FIFO/fifo_rd/\o_rptr_reg_reg[1] /SI    1
@(R)->DFTCLK(R)	0.670    1.515/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][6] /RN    1
@(R)->DFTCLK(R)	0.669    1.517/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][6] /RN    1
@(R)->DFTCLK(R)	0.668    1.517/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][6] /RN    1
@(R)->DFTCLK(R)	0.668    1.518/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][5] /RN    1
@(R)->DFTCLK(R)	0.670    1.518/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][7] /RN    1
@(R)->DFTCLK(R)	0.670    1.520/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][0] /RN    1
@(R)->DFTCLK(R)	0.670    1.523/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][7] /RN    1
@(R)->DFTCLK(R)	0.652    1.523/*         0.063/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][7] /RN    1
@(R)->DFTCLK(R)	0.670    1.529/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][1] /RN    1
@(R)->DFTCLK(R)	0.670    1.530/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][6] /RN    1
@(R)->DFTCLK(R)	0.650    1.534/*         0.063/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][6] /RN    1
@(R)->DFTCLK(R)	0.662    1.536/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][0] /RN    1
@(R)->DFTCLK(R)	0.656    1.539/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][0] /RN    1
@(R)->DFTCLK(R)	0.671    1.539/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][2] /RN    1
@(R)->DFTCLK(R)	0.671    1.540/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][4] /RN    1
@(R)->DFTCLK(R)	0.671    1.540/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][3] /RN    1
@(R)->DFTCLK(R)	0.671    1.540/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][5] /RN    1
@(R)->DFTCLK(R)	0.671    1.542/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[15][4] /RN    1
@(R)->DFTCLK(R)	0.668    1.543/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][4] /RN    1
@(R)->DFTCLK(R)	0.669    1.543/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][5] /RN    1
@(R)->DFTCLK(R)	0.657    1.545/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][1] /RN    1
@(R)->DFTCLK(R)	0.668    1.545/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][4] /RN    1
@(R)->DFTCLK(R)	0.668    1.545/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[7][4] /RN    1
@(R)->DFTCLK(R)	0.668    1.545/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][4] /RN    1
@(R)->DFTCLK(R)	0.667    1.546/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][5] /RN    1
@(R)->DFTCLK(R)	0.667    1.546/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][5] /RN    1
@(R)->DFTCLK(R)	0.657    1.547/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][1] /RN    1
@(R)->DFTCLK(R)	0.653    1.547/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][6] /RN    1
@(R)->DFTCLK(R)	0.652    1.547/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][7] /RN    1
@(R)->DFTCLK(R)	0.653    1.547/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][7] /RN    1
@(R)->DFTCLK(R)	0.657    1.548/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][0] /RN    1
@(R)->DFTCLK(R)	0.653    1.548/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][6] /RN    1
@(R)->DFTCLK(R)	0.653    1.548/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][7] /RN    1
@(R)->DFTCLK(R)	0.665    1.548/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[5][3] /RN    1
@(R)->DFTCLK(R)	0.653    1.548/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][5] /RN    1
@(R)->DFTCLK(R)	0.657    1.548/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][6] /RN    1
@(R)->DFTCLK(R)	0.649    1.549/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][0] /RN    1
@(R)->DFTCLK(R)	0.652    1.549/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][3] /RN    1
@(R)->DFTCLK(R)	0.652    1.549/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][3] /RN    1
@(R)->DFTCLK(R)	0.652    1.550/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][4] /RN    1
@(R)->DFTCLK(R)	0.649    1.550/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][7] /RN    1
@(R)->DFTCLK(R)	0.650    1.551/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][1] /RN    1
@(R)->DFTCLK(R)	0.656    1.551/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][1] /RN    1
@(R)->DFTCLK(R)	0.654    1.551/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][6] /RN    1
@(R)->DFTCLK(R)	0.656    1.551/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][4] /RN    1
@(R)->DFTCLK(R)	0.656    1.551/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][4] /RN    1
@(R)->DFTCLK(R)	0.656    1.552/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][3] /RN    1
@(R)->DFTCLK(R)	0.654    1.552/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][5] /RN    1
@(R)->DFTCLK(R)	0.649    1.552/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[8][2] /RN    1
@(R)->DFTCLK(R)	0.656    1.552/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][2] /RN    1
@(R)->DFTCLK(R)	0.656    1.553/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][2] /RN    1
@(R)->DFTCLK(R)	0.656    1.553/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][2] /RN    1
@(R)->DFTCLK(R)	0.648    1.553/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[9][2] /RN    1
@(R)->DFTCLK(R)	0.648    1.553/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][2] /RN    1
@(R)->DFTCLK(R)	0.656    1.553/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[13][3] /RN    1
@(R)->DFTCLK(R)	0.653    1.554/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][3] /RN    1
@(R)->DFTCLK(R)	0.656    1.554/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][5] /RN    1
@(R)->DFTCLK(R)	0.656    1.554/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[12][3] /RN    1
@(R)->DFTCLK(R)	0.653    1.554/*         0.062/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[10][4] /RN    1
@(R)->DFTCLK(R)	0.655    1.554/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[11][5] /RN    1
@(R)->DFTCLK(R)	0.656    1.554/*         0.061/*         U0_ASYNC_FIFO/fifo_mem_cntrl/\mem_reg[14][3] /RN    1
DFTCLK(R)->DFTCLK(R)	-1.900   */2.778         */2.000         SO[2]    1
DFTCLK(R)->DFTCLK(R)	-1.900   */2.785         */2.000         SO[0]    1
DFTCLK(R)->DFTCLK(R)	-1.900   */2.818         */2.000         SO[1]    1
DFTCLK(R)->DFTCLK(R)	-1.900   */2.839         */2.000         SO[3]    1
DFTCLK(R)->DFTCLK(R)	-1.900   */2.854         */2.000         SO[4]    1
RX_CLOCK(R)->RX_CLOCK(R)	-53.764  */54.655        */54.254        parity_error    1
RX_CLOCK(R)->RX_CLOCK(R)	-53.764  */54.877        */54.254        framing_error    1
TX_CLOCK(R)->TX_CLOCK(R)	-1735.636 */1736.740      */1736.110      UART_TX_O    1
