{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1729132006349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1729132006350 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 16 23:26:46 2024 " "Processing started: Wed Oct 16 23:26:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1729132006350 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1729132006350 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1729132006350 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1729132006444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1729132007007 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1729132007007 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132007044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132007044 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1729132007353 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1729132007386 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132007387 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729132007387 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA " "create_clock -period 1.000 -name CLK_FPGA CLK_FPGA" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729132007387 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name RST_DEB RST_DEB " "create_clock -period 1.000 -name RST_DEB RST_DEB" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1729132007387 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729132007387 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst81\|out_key~2  from: datac  to: combout " "Cell: inst81\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729132007389 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729132007389 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1729132007390 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729132007400 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1729132007401 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729132007409 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729132007444 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729132007444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.796 " "Worst-case setup slack is -7.796" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.796            -222.656 RST_DEB  " "   -7.796            -222.656 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.364            -203.466 CLK  " "   -7.364            -203.466 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.521            -165.636 CLK_FPGA  " "   -3.521            -165.636 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132007447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.435 " "Worst-case hold slack is 0.435" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.435               0.000 CLK_FPGA  " "    0.435               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.188               0.000 RST_DEB  " "    1.188               0.000 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.323               0.000 CLK  " "    1.323               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132007455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.603 " "Worst-case recovery slack is -6.603" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.603            -152.105 RST_DEB  " "   -6.603            -152.105 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.171            -141.737 CLK  " "   -6.171            -141.737 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.363            -117.573 CLK_FPGA  " "   -2.363            -117.573 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132007465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.076 " "Worst-case removal slack is 1.076" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.076               0.000 CLK_FPGA  " "    1.076               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.513               0.000 CLK  " "    1.513               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.688               0.000 RST_DEB  " "    1.688               0.000 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132007475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -69.343 CLK  " "   -2.636             -69.343 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -67.177 RST_DEB  " "   -2.636             -67.177 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -40.575 CLK_FPGA  " "   -0.538             -40.575 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132007479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132007479 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729132007495 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729132007524 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729132008645 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst81\|out_key~2  from: datac  to: combout " "Cell: inst81\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729132008725 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729132008725 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729132008734 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729132008746 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729132008746 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.821 " "Worst-case setup slack is -7.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.821            -222.548 RST_DEB  " "   -7.821            -222.548 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.568            -209.132 CLK  " "   -7.568            -209.132 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.358            -157.414 CLK_FPGA  " "   -3.358            -157.414 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132008749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 CLK_FPGA  " "    0.445               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.996               0.000 RST_DEB  " "    0.996               0.000 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.429               0.000 CLK  " "    1.429               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132008760 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.502 " "Worst-case recovery slack is -6.502" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.502            -150.499 RST_DEB  " "   -6.502            -150.499 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.249            -144.427 CLK  " "   -6.249            -144.427 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008768 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.141            -106.410 CLK_FPGA  " "   -2.141            -106.410 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008768 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132008768 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.824 " "Worst-case removal slack is 0.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.824               0.000 CLK_FPGA  " "    0.824               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.589               0.000 CLK  " "    1.589               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008775 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.683               0.000 RST_DEB  " "    1.683               0.000 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008775 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132008775 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.636 " "Worst-case minimum pulse width slack is -2.636" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -68.966 CLK  " "   -2.636             -68.966 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.636             -67.230 RST_DEB  " "   -2.636             -67.230 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538             -40.721 CLK_FPGA  " "   -0.538             -40.721 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132008781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132008781 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1729132008794 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1729132008961 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1729132009950 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst81\|out_key~2  from: datac  to: combout " "Cell: inst81\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729132010011 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729132010011 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729132010020 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729132010024 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729132010024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.508 " "Worst-case setup slack is -4.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.508            -123.275 RST_DEB  " "   -4.508            -123.275 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.225            -111.064 CLK  " "   -4.225            -111.064 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.142             -79.050 CLK_FPGA  " "   -2.142             -79.050 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132010026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.062 " "Worst-case hold slack is 0.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.062               0.000 CLK_FPGA  " "    0.062               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 CLK  " "    0.495               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 RST_DEB  " "    0.626               0.000 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132010033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.874 " "Worst-case recovery slack is -3.874" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.874             -89.613 RST_DEB  " "   -3.874             -89.613 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.591             -82.821 CLK  " "   -3.591             -82.821 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.337             -64.787 CLK_FPGA  " "   -1.337             -64.787 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132010039 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.216 " "Worst-case removal slack is 0.216" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.216               0.000 CLK_FPGA  " "    0.216               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600               0.000 CLK  " "    0.600               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010044 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.979               0.000 RST_DEB  " "    0.979               0.000 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010044 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132010044 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -55.330 CLK  " "   -2.174             -55.330 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -51.888 RST_DEB  " "   -2.174             -51.888 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010050 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.101              -5.045 CLK_FPGA  " "   -0.101              -5.045 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010050 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132010050 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1729132010062 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst81\|out_key~2  from: datac  to: combout " "Cell: inst81\|out_key~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1729132010214 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1729132010214 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1729132010222 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1729132010227 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1729132010227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.146 " "Worst-case setup slack is -4.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.146            -113.238 RST_DEB  " "   -4.146            -113.238 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.994            -105.395 CLK  " "   -3.994            -105.395 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.838             -69.673 CLK_FPGA  " "   -1.838             -69.673 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132010231 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.002 " "Worst-case hold slack is 0.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.002               0.000 CLK_FPGA  " "    0.002               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 RST_DEB  " "    0.436               0.000 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 CLK  " "    0.479               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132010238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.552 " "Worst-case recovery slack is -3.552" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.552             -82.645 RST_DEB  " "   -3.552             -82.645 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.400             -78.997 CLK  " "   -3.400             -78.997 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.169             -56.593 CLK_FPGA  " "   -1.169             -56.593 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132010244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.087 " "Worst-case removal slack is 0.087" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.087               0.000 CLK_FPGA  " "    0.087               0.000 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 CLK  " "    0.562               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010249 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.873               0.000 RST_DEB  " "    0.873               0.000 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010249 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132010249 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -52.558 CLK  " "   -2.174             -52.558 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -49.032 RST_DEB  " "   -2.174             -49.032 RST_DEB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -5.085 CLK_FPGA  " "   -0.100              -5.085 CLK_FPGA " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1729132010255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1729132010255 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729132011844 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1729132011845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5104 " "Peak virtual memory: 5104 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1729132011927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 16 23:26:51 2024 " "Processing ended: Wed Oct 16 23:26:51 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1729132011927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1729132011927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1729132011927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1729132011927 ""}
