INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD/lab3_1/lab3_1.srcs/sources_1/new/Register_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register_file
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/COD/lab3_1/lab3_1.srcs/sim_1/new/register_file_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file_tb
