TimeQuest Timing Analyzer report for ADC_tutorial
Thu Nov 21 16:51:57 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'
 13. Slow 1200mV 85C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'
 17. Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Minimum Pulse Width: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'
 19. Slow 1200mV 85C Model Minimum Pulse Width: 'clk0'
 20. Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 22. Setup Times
 23. Hold Times
 24. Clock to Output Times
 25. Minimum Clock to Output Times
 26. Propagation Delay
 27. Minimum Propagation Delay
 28. Slow 1200mV 85C Model Metastability Report
 29. Slow 1200mV 0C Model Fmax Summary
 30. Slow 1200mV 0C Model Setup Summary
 31. Slow 1200mV 0C Model Hold Summary
 32. Slow 1200mV 0C Model Recovery Summary
 33. Slow 1200mV 0C Model Removal Summary
 34. Slow 1200mV 0C Model Minimum Pulse Width Summary
 35. Slow 1200mV 0C Model Setup: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'
 36. Slow 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 37. Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'
 40. Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Minimum Pulse Width: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'
 42. Slow 1200mV 0C Model Minimum Pulse Width: 'clk0'
 43. Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 44. Slow 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 45. Setup Times
 46. Hold Times
 47. Clock to Output Times
 48. Minimum Clock to Output Times
 49. Propagation Delay
 50. Minimum Propagation Delay
 51. Slow 1200mV 0C Model Metastability Report
 52. Fast 1200mV 0C Model Setup Summary
 53. Fast 1200mV 0C Model Hold Summary
 54. Fast 1200mV 0C Model Recovery Summary
 55. Fast 1200mV 0C Model Removal Summary
 56. Fast 1200mV 0C Model Minimum Pulse Width Summary
 57. Fast 1200mV 0C Model Setup: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'
 58. Fast 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 60. Fast 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Hold: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'
 62. Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 63. Fast 1200mV 0C Model Minimum Pulse Width: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'
 64. Fast 1200mV 0C Model Minimum Pulse Width: 'clk0'
 65. Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'
 66. Fast 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'
 67. Setup Times
 68. Hold Times
 69. Clock to Output Times
 70. Minimum Clock to Output Times
 71. Propagation Delay
 72. Minimum Propagation Delay
 73. Fast 1200mV 0C Model Metastability Report
 74. Multicorner Timing Analysis Summary
 75. Setup Times
 76. Hold Times
 77. Clock to Output Times
 78. Minimum Clock to Output Times
 79. Progagation Delay
 80. Minimum Progagation Delay
 81. Board Trace Model Assignments
 82. Input Transition Times
 83. Signal Integrity Metrics (Slow 1200mv 0c Model)
 84. Signal Integrity Metrics (Slow 1200mv 85c Model)
 85. Signal Integrity Metrics (Fast 1200mv 0c Model)
 86. Setup Transfers
 87. Hold Transfers
 88. Report TCCS
 89. Report RSKM
 90. Unconstrained Paths
 91. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; ADC_tutorial                                                      ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE22F17C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                  ;
+-------------------------------------------------------+-----------+------------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+-----------------------------------------------------------+
; Clock Name                                            ; Type      ; Period     ; Frequency  ; Rise  ; Fall      ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                               ; Targets                                                   ;
+-------------------------------------------------------+-----------+------------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+-----------------------------------------------------------+
; clk0                                                  ; Base      ; 20.000     ; 50.0 MHz   ; 0.000 ; 10.000    ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { clk0 }                                                  ;
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Base      ; 1.000      ; 1000.0 MHz ; 0.000 ; 0.500     ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                      ; { Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada } ;
; inst17|altpll_component|auto_generated|pll1|clk[0]    ; Generated ; 100000.000 ; 0.01 MHz   ; 0.000 ; 50000.000 ; 50.00      ; 5000      ; 1           ;       ;        ;           ;            ; false    ; clk0   ; inst17|altpll_component|auto_generated|pll1|inclk[0] ; { inst17|altpll_component|auto_generated|pll1|clk[0] }    ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 1000.000   ; 1.0 MHz    ; 0.000 ; 500.000   ; 50.00      ; 50        ; 1           ;       ;        ;           ;            ; false    ; clk0   ; inst|altpll_component|auto_generated|pll1|inclk[0]   ; { inst|altpll_component|auto_generated|pll1|clk[0] }      ;
; inst|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; 25000.000  ; 0.04 MHz   ; 0.000 ; 18750.000 ; 75.00      ; 1250      ; 1           ;       ;        ;           ;            ; false    ; clk0   ; inst|altpll_component|auto_generated|pll1|inclk[0]   ; { inst|altpll_component|auto_generated|pll1|clk[1] }      ;
+-------------------------------------------------------+-----------+------------+------------+-------+-----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+------------------------------------------------------+-----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                    ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                           ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; 208.55 MHz ; 208.55 MHz      ; inst|altpll_component|auto_generated|pll1|clk[0]      ;                                                ;
; 226.19 MHz ; 226.19 MHz      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;                                                ;
; 587.54 MHz ; 500.0 MHz       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                             ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; -0.702  ; -3.066        ;
; inst17|altpll_component|auto_generated|pll1|clk[0]    ; -0.095  ; -0.095        ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; 995.205 ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                             ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0]    ; -0.221 ; -0.221        ;
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.342  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.358  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                 ;
+-------------------------------------------------------+-----------+---------------+
; Clock                                                 ; Slack     ; End Point TNS ;
+-------------------------------------------------------+-----------+---------------+
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; -1.000    ; -6.000        ;
; clk0                                                  ; 9.835     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; 499.747   ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0]    ; 49999.751 ; 0.000         ;
+-------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'                                                                                                                                                    ;
+--------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.702 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 1.634      ;
; -0.658 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.287      ; 1.940      ;
; -0.656 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.287      ; 1.938      ;
; -0.618 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 1.550      ;
; -0.598 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 1.530      ;
; -0.586 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 1.518      ;
; -0.583 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 1.515      ;
; -0.580 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 1.512      ;
; -0.560 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.287      ; 1.842      ;
; -0.552 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.287      ; 1.834      ;
; -0.526 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 1.458      ;
; -0.502 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 1.434      ;
; -0.485 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 1.417      ;
; -0.467 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[1] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 1.399      ;
; -0.433 ; contador_6bits:inst16|contador[4] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.287      ; 1.715      ;
; -0.103 ; contador_6bits:inst16|contador[5] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.078     ; 1.020      ;
; -0.096 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 1.028      ;
; -0.088 ; contador_6bits:inst16|contador[4] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 1.020      ;
; -0.070 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[0] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 1.002      ;
; -0.062 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 0.994      ;
; -0.050 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[1] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.063     ; 0.982      ;
+--------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                            ;
+-----------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                             ; To Node                                            ; Launch Clock                                          ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.095    ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 1.110      ;
; 0.432     ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.371      ; 1.083      ;
; 995.607   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 4.301      ;
; 995.648   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 4.260      ;
; 995.744   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 4.164      ;
; 995.786   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 4.113      ;
; 995.832   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 4.067      ;
; 995.890   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 4.009      ;
; 995.923   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.976      ;
; 995.926   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.973      ;
; 996.025   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.874      ;
; 996.028   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.871      ;
; 996.028   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.880      ;
; 996.029   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.879      ;
; 996.035   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.864      ;
; 996.112   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.796      ;
; 996.113   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.795      ;
; 996.134   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.765      ;
; 996.145   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.763      ;
; 996.148   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.760      ;
; 996.183   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.725      ;
; 996.184   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.724      ;
; 996.189   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]           ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.710      ;
; 996.215   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]           ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.684      ;
; 996.216   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]           ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.683      ;
; 996.220   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]           ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.679      ;
; 996.259   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.649      ;
; 996.260   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.648      ;
; 996.298   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.610      ;
; 996.299   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.609      ;
; 996.317   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.596      ;
; 996.320   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.593      ;
; 996.379   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.529      ;
; 996.396   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.512      ;
; 996.411   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.502      ;
; 996.414   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.499      ;
; 996.423   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.476      ;
; 996.431   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.468      ;
; 996.439   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]           ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.460      ;
; 996.530   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 3.369      ;
; 996.531   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.377      ;
; 996.551   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.362      ;
; 996.582   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.331      ;
; 996.603   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.310      ;
; 996.606   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.307      ;
; 996.610   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.298      ;
; 996.613   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.295      ;
; 996.614   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.299      ;
; 996.645   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.268      ;
; 996.673   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.240      ;
; 996.676   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.237      ;
; 996.832   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.081      ;
; 996.837   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.076      ;
; 996.844   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.064      ;
; 996.876   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 3.032      ;
; 996.905   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.008      ;
; 996.907   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.006      ;
; 996.908   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 3.005      ;
; 996.947   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 2.961      ;
; 996.969   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 2.944      ;
; 996.972   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 2.941      ;
; 996.979   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]           ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.920      ;
; 996.986   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 2.927      ;
; 996.989   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 2.924      ;
; 997.023   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.053      ; 2.885      ;
; 997.133   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]           ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 2.780      ;
; 997.136   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]           ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 2.777      ;
; 997.139   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 2.774      ;
; 997.203   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 2.710      ;
; 997.220   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 2.693      ;
; 997.267   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.632      ;
; 997.270   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.629      ;
; 997.367   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]           ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.058      ; 2.546      ;
; 997.784   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.044      ; 2.115      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[0]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[1]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[2]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[3]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[4]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[5]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[6]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[7]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[8]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[9]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[10]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[11]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[12]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[13]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[14]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.579 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[15]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.355      ;
; 99995.694 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[0]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.240      ;
; 99995.694 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[1]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.240      ;
; 99995.694 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[2]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.240      ;
; 99995.694 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[3]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.240      ;
; 99995.694 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[4]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.240      ;
; 99995.694 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[5]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.240      ;
; 99995.694 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[6]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.240      ;
; 99995.694 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[7]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.240      ;
; 99995.694 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[8]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.240      ;
; 99995.694 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[9]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.061     ; 4.240      ;
+-----------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                        ; To Node                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 995.205 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.725      ;
; 995.205 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.725      ;
; 995.209 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.721      ;
; 995.209 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.721      ;
; 995.237 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.667      ;
; 995.237 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.667      ;
; 995.237 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.667      ;
; 995.237 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.667      ;
; 995.241 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.663      ;
; 995.241 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.663      ;
; 995.241 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.663      ;
; 995.241 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.663      ;
; 995.382 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.548      ;
; 995.382 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.548      ;
; 995.414 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.490      ;
; 995.414 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.490      ;
; 995.414 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.490      ;
; 995.414 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.490      ;
; 995.416 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.489      ;
; 995.416 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.489      ;
; 995.416 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.489      ;
; 995.416 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.489      ;
; 995.416 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.489      ;
; 995.416 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.489      ;
; 995.416 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.489      ;
; 995.416 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.489      ;
; 995.416 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.489      ;
; 995.416 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.489      ;
; 995.416 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.489      ;
; 995.419 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.511      ;
; 995.419 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.511      ;
; 995.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.485      ;
; 995.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.485      ;
; 995.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.485      ;
; 995.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.485      ;
; 995.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.485      ;
; 995.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.485      ;
; 995.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.485      ;
; 995.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.485      ;
; 995.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.485      ;
; 995.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.485      ;
; 995.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.485      ;
; 995.426 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.504      ;
; 995.426 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.504      ;
; 995.426 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.094     ; 4.475      ;
; 995.430 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.094     ; 4.471      ;
; 995.434 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.471      ;
; 995.438 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.467      ;
; 995.449 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.456      ;
; 995.449 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.456      ;
; 995.449 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.456      ;
; 995.449 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.456      ;
; 995.449 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.456      ;
; 995.453 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.451      ;
; 995.453 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.451      ;
; 995.453 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.451      ;
; 995.453 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.451      ;
; 995.453 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.452      ;
; 995.453 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.452      ;
; 995.453 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.452      ;
; 995.453 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.452      ;
; 995.453 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.452      ;
; 995.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.444      ;
; 995.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.444      ;
; 995.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.444      ;
; 995.460 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.444      ;
; 995.508 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.422      ;
; 995.508 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.422      ;
; 995.542 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.362      ;
; 995.542 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.362      ;
; 995.542 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.362      ;
; 995.542 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.362      ;
; 995.566 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.364      ;
; 995.566 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.065     ; 4.364      ;
; 995.593 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.312      ;
; 995.593 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.312      ;
; 995.593 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.312      ;
; 995.593 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.312      ;
; 995.593 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.312      ;
; 995.593 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.312      ;
; 995.593 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.312      ;
; 995.593 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.312      ;
; 995.593 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.312      ;
; 995.593 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.312      ;
; 995.593 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.312      ;
; 995.600 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.304      ;
; 995.600 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.304      ;
; 995.600 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.304      ;
; 995.600 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.091     ; 4.304      ;
; 995.603 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.094     ; 4.298      ;
; 995.611 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.294      ;
; 995.626 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.279      ;
; 995.626 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.279      ;
; 995.626 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.279      ;
; 995.626 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.279      ;
; 995.626 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.279      ;
; 995.658 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.247      ;
; 995.658 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.247      ;
; 995.658 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.247      ;
; 995.658 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.090     ; 4.247      ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.221 ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.792      ; 1.027      ;
; 0.313  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.792      ; 1.061      ;
; 0.358  ; contador_10:inst9|contando                            ; contador_10:inst9|contando                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; contador_10:inst9|contador[0]                         ; contador_10:inst9|contador[0]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; contador_10:inst9|contador[1]                         ; contador_10:inst9|contador[1]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; contador_10:inst9|contador[2]                         ; contador_10:inst9|contador[2]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; contador_10:inst9|fin_contador                        ; contador_10:inst9|fin_contador                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; subsistema_1:inst4|fstate.Pared_Izq                   ; subsistema_1:inst4|fstate.Pared_Izq                   ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; Sistema_De_Control_Prueba:inst10|fstate.Derecho       ; Sistema_De_Control_Prueba:inst10|fstate.Derecho       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; giro:inst5|fstate.giro_180                            ; giro:inst5|fstate.giro_180                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358  ; giro:inst5|fstate.giro_der                            ; giro:inst5|fstate.giro_der                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.382  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Idle                        ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.867      ; 1.566      ;
; 0.410  ; giro:inst5|fstate.idle                                ; giro:inst5|fstate.giro_180                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.629      ;
; 0.412  ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; contador_10:inst9|contador[0]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.631      ;
; 0.413  ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.632      ;
; 0.415  ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; contador_10:inst9|contando                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.634      ;
; 0.480  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Pared_Izq                   ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.867      ; 1.664      ;
; 0.548  ; contador_15200:inst19|count[3]                        ; contador_15200:inst19|count[3]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.767      ;
; 0.549  ; contador_15200:inst19|count[1]                        ; contador_15200:inst19|count[1]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.768      ;
; 0.549  ; contador_7600:inst7|count[3]                          ; contador_7600:inst7|count[3]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.767      ;
; 0.550  ; contador_7600:inst7|count[1]                          ; contador_7600:inst7|count[1]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.768      ;
; 0.552  ; contador_15200:inst19|count[2]                        ; contador_15200:inst19|count[2]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.553  ; contador_15200:inst19|count[4]                        ; contador_15200:inst19|count[4]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.772      ;
; 0.553  ; contador_7600:inst7|count[2]                          ; contador_7600:inst7|count[2]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.771      ;
; 0.560  ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.562  ; contador_10:inst9|fin_contador                        ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.568  ; contador_15200:inst19|count[13]                       ; contador_15200:inst19|count[13]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.568  ; contador_15200:inst19|count[15]                       ; contador_15200:inst19|count[15]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.787      ;
; 0.569  ; contador_15200:inst19|count[5]                        ; contador_15200:inst19|count[5]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; contador_15200:inst19|count[11]                       ; contador_15200:inst19|count[11]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.788      ;
; 0.569  ; contador_7600:inst7|count[13]                         ; contador_7600:inst7|count[13]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.569  ; contador_7600:inst7|count[15]                         ; contador_7600:inst7|count[15]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.787      ;
; 0.570  ; contador_15200:inst19|count[6]                        ; contador_15200:inst19|count[6]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.789      ;
; 0.570  ; contador_15200:inst19|count[19]                       ; contador_15200:inst19|count[19]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; contador_15200:inst19|count[29]                       ; contador_15200:inst19|count[29]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[5]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; contador_7600:inst7|count[11]                         ; contador_7600:inst7|count[11]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; contador_7600:inst7|count[19]                         ; contador_7600:inst7|count[19]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.570  ; contador_7600:inst7|count[29]                         ; contador_7600:inst7|count[29]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.788      ;
; 0.571  ; contador_15200:inst19|count[0]                        ; contador_15200:inst19|count[0]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571  ; contador_15200:inst19|count[7]                        ; contador_15200:inst19|count[7]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571  ; contador_15200:inst19|count[9]                        ; contador_15200:inst19|count[9]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.790      ;
; 0.571  ; contador_15200:inst19|count[17]                       ; contador_15200:inst19|count[17]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; contador_15200:inst19|count[21]                       ; contador_15200:inst19|count[21]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; contador_15200:inst19|count[27]                       ; contador_15200:inst19|count[27]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; contador_15200:inst19|count[31]                       ; contador_15200:inst19|count[31]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; contador_7600:inst7|count[6]                          ; contador_7600:inst7|count[6]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; contador_7600:inst7|count[17]                         ; contador_7600:inst7|count[17]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; contador_7600:inst7|count[21]                         ; contador_7600:inst7|count[21]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; contador_7600:inst7|count[27]                         ; contador_7600:inst7|count[27]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.571  ; contador_7600:inst7|count[31]                         ; contador_7600:inst7|count[31]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.789      ;
; 0.572  ; contador_15200:inst19|count[14]                       ; contador_15200:inst19|count[14]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.791      ;
; 0.572  ; contador_15200:inst19|count[16]                       ; contador_15200:inst19|count[16]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; contador_15200:inst19|count[22]                       ; contador_15200:inst19|count[22]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; contador_7600:inst7|count[0]                          ; contador_7600:inst7|count[0]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; contador_7600:inst7|count[7]                          ; contador_7600:inst7|count[7]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; contador_7600:inst7|count[9]                          ; contador_7600:inst7|count[9]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; contador_7600:inst7|count[16]                         ; contador_7600:inst7|count[16]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.572  ; contador_7600:inst7|count[22]                         ; contador_7600:inst7|count[22]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.790      ;
; 0.573  ; contador_15200:inst19|count[8]                        ; contador_15200:inst19|count[8]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573  ; contador_15200:inst19|count[10]                       ; contador_15200:inst19|count[10]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573  ; contador_15200:inst19|count[12]                       ; contador_15200:inst19|count[12]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.792      ;
; 0.573  ; contador_15200:inst19|count[18]                       ; contador_15200:inst19|count[18]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573  ; contador_15200:inst19|count[23]                       ; contador_15200:inst19|count[23]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573  ; contador_15200:inst19|count[25]                       ; contador_15200:inst19|count[25]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573  ; contador_7600:inst7|count[14]                         ; contador_7600:inst7|count[14]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573  ; contador_7600:inst7|count[18]                         ; contador_7600:inst7|count[18]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573  ; contador_7600:inst7|count[23]                         ; contador_7600:inst7|count[23]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.573  ; contador_7600:inst7|count[25]                         ; contador_7600:inst7|count[25]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.791      ;
; 0.574  ; contador_15200:inst19|count[30]                       ; contador_15200:inst19|count[30]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574  ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[4]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574  ; contador_7600:inst7|count[8]                          ; contador_7600:inst7|count[8]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574  ; contador_7600:inst7|count[10]                         ; contador_7600:inst7|count[10]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574  ; contador_7600:inst7|count[12]                         ; contador_7600:inst7|count[12]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.574  ; contador_7600:inst7|count[30]                         ; contador_7600:inst7|count[30]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.792      ;
; 0.575  ; contador_15200:inst19|count[20]                       ; contador_15200:inst19|count[20]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575  ; contador_15200:inst19|count[24]                       ; contador_15200:inst19|count[24]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575  ; contador_15200:inst19|count[26]                       ; contador_15200:inst19|count[26]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575  ; contador_15200:inst19|count[28]                       ; contador_15200:inst19|count[28]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575  ; contador_7600:inst7|count[20]                         ; contador_7600:inst7|count[20]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575  ; contador_7600:inst7|count[24]                         ; contador_7600:inst7|count[24]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575  ; contador_7600:inst7|count[26]                         ; contador_7600:inst7|count[26]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.575  ; contador_7600:inst7|count[28]                         ; contador_7600:inst7|count[28]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.793      ;
; 0.585  ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.804      ;
; 0.589  ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ; giro:inst5|fstate.giro_der                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.808      ;
; 0.594  ; contador_10:inst9|contando                            ; contador_10:inst9|fin_contador                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.813      ;
; 0.598  ; contador_10:inst9|contador[2]                         ; contador_10:inst9|contador[3]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.817      ;
; 0.598  ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ; giro:inst5|fstate.giro_180                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.817      ;
; 0.616  ; contador_10:inst9|contando                            ; contador_10:inst9|contador[0]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.835      ;
; 0.626  ; contador_10:inst9|contador[0]                         ; contador_10:inst9|contador[1]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.845      ;
; 0.633  ; contador_10:inst9|contando                            ; contador_10:inst9|contador[3]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.852      ;
; 0.639  ; giro:inst5|fstate.idle                                ; giro:inst5|fstate.giro_der                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.858      ;
; 0.707  ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.926      ;
; 0.710  ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; contador_10:inst9|contador[3]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.929      ;
; 0.710  ; giro:inst5|fstate.idle                                ; giro:inst5|fstate.idle                                ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.929      ;
; 0.762  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Pared_der                   ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.867      ; 1.946      ;
; 0.770  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]            ; subsistema_1:inst4|fstate.Idle                        ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.867      ; 1.954      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'                                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.342 ; contador_6bits:inst16|contador[5] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.078      ; 0.577      ;
; 0.559 ; contador_6bits:inst16|contador[4] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.428      ; 1.144      ;
; 0.570 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[1] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 0.790      ;
; 0.577 ; contador_6bits:inst16|contador[4] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 0.797      ;
; 0.579 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 0.799      ;
; 0.588 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 0.808      ;
; 0.591 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[0] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 0.811      ;
; 0.594 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.428      ; 1.179      ;
; 0.665 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.428      ; 1.250      ;
; 0.844 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 1.064      ;
; 0.853 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 1.073      ;
; 0.858 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[1] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 1.078      ;
; 0.860 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 1.080      ;
; 0.876 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 1.096      ;
; 0.878 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 1.098      ;
; 0.916 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.428      ; 1.501      ;
; 0.917 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.428      ; 1.502      ;
; 0.954 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 1.174      ;
; 0.956 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 1.176      ;
; 0.970 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 1.190      ;
; 0.972 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.063      ; 1.192      ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.387 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.606      ;
; 0.392 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.394 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.395 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.413 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.632      ;
; 0.414 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.633      ;
; 0.417 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.636      ;
; 0.418 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.637      ;
; 0.427 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.646      ;
; 0.428 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.647      ;
; 0.478 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.478 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.697      ;
; 0.479 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.698      ;
; 0.481 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.700      ;
; 0.481 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.700      ;
; 0.495 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.714      ;
; 0.498 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.717      ;
; 0.499 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.718      ;
; 0.522 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.741      ;
; 0.524 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.743      ;
; 0.530 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.749      ;
; 0.530 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.749      ;
; 0.531 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.750      ;
; 0.536 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.755      ;
; 0.541 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.760      ;
; 0.542 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.761      ;
; 0.545 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.545 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.545 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.764      ;
; 0.546 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.765      ;
; 0.547 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.766      ;
; 0.547 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.766      ;
; 0.552 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.771      ;
; 0.554 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.798      ;
; 0.555 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.774      ;
; 0.559 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.560 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.780      ;
; 0.562 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.782      ;
; 0.564 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.783      ;
; 0.566 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.785      ;
; 0.574 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.793      ;
; 0.577 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.821      ;
; 0.577 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.821      ;
; 0.577 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.796      ;
; 0.587 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.806      ;
; 0.616 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.835      ;
; 0.616 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.835      ;
; 0.618 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.837      ;
; 0.632 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.851      ;
; 0.635 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.854      ;
; 0.637 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.856      ;
; 0.649 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.868      ;
; 0.681 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.900      ;
; 0.682 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.901      ;
; 0.683 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.902      ;
; 0.683 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.902      ;
; 0.687 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.906      ;
; 0.689 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.908      ;
; 0.690 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.909      ;
; 0.691 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.910      ;
; 0.701 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.920      ;
; 0.702 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.921      ;
; 0.705 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.924      ;
; 0.705 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.924      ;
; 0.718 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.937      ;
; 0.719 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.938      ;
; 0.721 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.940      ;
; 0.722 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.941      ;
; 0.724 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.969      ;
; 0.727 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 0.972      ;
; 0.747 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.966      ;
; 0.748 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.967      ;
; 0.751 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.970      ;
; 0.794 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.020      ;
; 0.795 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.021      ;
; 0.796 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.040      ;
; 0.797 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 1.016      ;
; 0.802 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 1.047      ;
; 0.803 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 1.047      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'                                                                              ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[5]              ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[0]              ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[1]              ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[2]              ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[3]              ;
; 0.291  ; 0.507        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[4]              ;
; 0.295  ; 0.479        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[5]              ;
; 0.299  ; 0.515        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[5]              ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[0]              ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[1]              ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[2]              ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[3]              ;
; 0.304  ; 0.488        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[4]              ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[5]|clk                         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[0]|clk                         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[1]|clk                         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[2]|clk                         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[3]|clk                         ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[4]|clk                         ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada~clkctrl|inclk[0] ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada|q                ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada~clkctrl|inclk[0] ;
; 0.527  ; 0.527        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada~clkctrl|outclk   ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[0]|clk                         ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[1]|clk                         ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[2]|clk                         ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[3]|clk                         ;
; 0.531  ; 0.531        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[4]|clk                         ;
; 0.539  ; 0.539        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[5]|clk                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk0'                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 9.835  ; 9.835        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 9.839  ; 9.839        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.840  ; 9.840        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.859  ; 9.859        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.860  ; 9.860        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.139 ; 10.139       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.140 ; 10.140       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.159 ; 10.159       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 10.160 ; 10.160       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 10.165 ; 10.165       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk0  ; Rise       ; clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                           ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.747 ; 499.963      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.748 ; 499.964      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.850 ; 500.034      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                        ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------+
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[0]                         ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[1]                         ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[2]                         ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[3]                         ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contando                            ;
; 49999.751 ; 49999.967    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|fin_contador                        ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[16]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[17]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[18]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[19]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[20]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[21]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[22]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[23]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[24]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[25]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[26]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[27]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[28]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[29]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[30]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[31]                       ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|fin_contador                    ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]                          ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]                          ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]                          ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]                         ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]                          ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]                          ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]                          ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]                          ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]                          ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]                          ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]                          ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle                        ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq                   ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der                   ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Derecho       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[0]                        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[10]                       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[11]                       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[12]                       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[13]                       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[14]                       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[15]                       ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[1]                        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[2]                        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[3]                        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[4]                        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[5]                        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[6]                        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[7]                        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[8]                        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[9]                        ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_180                            ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_der                            ;
; 49999.753 ; 49999.969    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                                ;
; 49999.764 ; 49999.980    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                      ;
; 49999.834 ; 50000.018    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                      ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Derecho       ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[0]                        ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[10]                       ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[11]                       ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[12]                       ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[13]                       ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[14]                       ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[15]                       ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[16]                       ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[17]                       ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[18]                       ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[19]                       ;
; 49999.846 ; 50000.030    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[1]                        ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; 2.048 ; 2.065 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; Sensor_Linea  ; clk0       ; 2.093 ; 2.195 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; 6.651 ; 7.189 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; 1.769 ; 1.902 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; 6.148 ; 6.662 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; -0.899 ; -0.986 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; Sensor_Linea  ; clk0       ; -1.135 ; -1.208 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; -3.673 ; -4.204 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; -1.025 ; -1.154 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; -4.133 ; -4.658 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; LEDS[*]   ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 9.645 ; 9.811 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[0]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.979 ; 5.966 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[1]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 6.398 ; 6.358 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[2]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 6.395 ; 6.351 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[3]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.784 ; 5.776 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[4]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 7.624 ; 7.769 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[5]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 9.645 ; 9.811 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
; M0D       ; clk0                                                  ; 7.922 ; 7.812 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M0I       ; clk0                                                  ; 6.602 ; 6.695 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1D       ; clk0                                                  ; 6.212 ; 6.219 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1I       ; clk0                                                  ; 6.443 ; 6.316 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ; 3.162 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fin_giro  ; clk0                                                  ; 4.843 ; 4.882 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fw        ; clk0                                                  ; 5.604 ; 5.528 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; girar     ; clk0                                                  ; 6.104 ; 6.171 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; izq_der   ; clk0                                                  ; 5.552 ; 5.496 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ;       ; 3.125 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; ADC_CS_N  ; clk0                                                  ; 5.258 ; 5.257 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_DIN   ; clk0                                                  ; 4.499 ; 4.505 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_SCLK  ; clk0                                                  ; 5.245 ; 5.063 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; veld      ; clk0                                                  ; 2.691 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ; 2.689 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veld      ; clk0                                                  ;       ; 2.651 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ;       ; 2.649 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; LEDS[*]   ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.575 ; 5.567 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[0]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.762 ; 5.749 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[1]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 6.164 ; 6.125 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[2]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 6.162 ; 6.119 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[3]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.575 ; 5.567 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[4]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 7.344 ; 7.482 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[5]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 9.331 ; 9.493 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
; M0D       ; clk0                                                  ; 6.391 ; 6.364 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M0I       ; clk0                                                  ; 5.172 ; 5.132 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1D       ; clk0                                                  ; 5.610 ; 5.616 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1I       ; clk0                                                  ; 5.720 ; 5.695 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ; 2.694 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fin_giro  ; clk0                                                  ; 4.299 ; 4.335 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fw        ; clk0                                                  ; 5.029 ; 4.955 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; girar     ; clk0                                                  ; 5.459 ; 5.515 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; izq_der   ; clk0                                                  ; 4.977 ; 4.925 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ;       ; 2.658 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; ADC_CS_N  ; clk0                                                  ; 4.415 ; 4.405 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_DIN   ; clk0                                                  ; 3.969 ; 3.973 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_SCLK  ; clk0                                                  ; 4.684 ; 4.511 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; veld      ; clk0                                                  ; 2.242 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ; 2.240 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veld      ; clk0                                                  ;       ; 2.203 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ;       ; 2.201 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 8.356 ;    ;    ; 8.800 ;
; areset     ; M0I         ; 9.189 ;    ;    ; 9.823 ;
; areset     ; M1D         ; 9.169 ;    ;    ; 9.655 ;
; areset     ; M1I         ; 9.233 ;    ;    ; 9.729 ;
; areset     ; fw          ; 8.376 ;    ;    ; 8.894 ;
; areset     ; girar       ; 8.894 ;    ;    ; 9.480 ;
; areset     ; izq_der     ; 8.640 ;    ;    ; 9.207 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 8.068 ;    ;    ; 8.498 ;
; areset     ; M0I         ; 8.817 ;    ;    ; 9.396 ;
; areset     ; M1D         ; 8.846 ;    ;    ; 9.316 ;
; areset     ; M1I         ; 8.908 ;    ;    ; 9.390 ;
; areset     ; fw          ; 8.087 ;    ;    ; 8.588 ;
; areset     ; girar       ; 8.534 ;    ;    ; 9.089 ;
; areset     ; izq_der     ; 8.340 ;    ;    ; 8.890 ;
+------------+-------------+-------+----+----+-------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                     ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                            ; Note                                           ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
; 231.0 MHz  ; 231.0 MHz       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;                                                ;
; 249.69 MHz ; 249.69 MHz      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;                                                ;
; 663.57 MHz ; 500.0 MHz       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+-------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                              ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; -0.507  ; -2.100        ;
; inst17|altpll_component|auto_generated|pll1|clk[0]    ; 0.021   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; 995.671 ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0]    ; -0.253 ; -0.253        ;
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.299  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.312  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-------------------------------------------------------+-----------+---------------+
; Clock                                                 ; Slack     ; End Point TNS ;
+-------------------------------------------------------+-----------+---------------+
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; -1.000    ; -6.000        ;
; clk0                                                  ; 9.817     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; 499.743   ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0]    ; 49999.748 ; 0.000         ;
+-------------------------------------------------------+-----------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'                                                                                                                                                     ;
+--------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; -0.507 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 1.447      ;
; -0.472 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.259      ; 1.726      ;
; -0.451 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.259      ; 1.705      ;
; -0.437 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 1.377      ;
; -0.417 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 1.357      ;
; -0.407 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 1.347      ;
; -0.407 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 1.347      ;
; -0.389 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 1.329      ;
; -0.387 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.259      ; 1.641      ;
; -0.361 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 1.301      ;
; -0.361 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.259      ; 1.615      ;
; -0.337 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 1.277      ;
; -0.322 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 1.262      ;
; -0.307 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[1] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 1.247      ;
; -0.278 ; contador_6bits:inst16|contador[4] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.259      ; 1.532      ;
; 0.008  ; contador_6bits:inst16|contador[5] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.068     ; 0.919      ;
; 0.027  ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 0.913      ;
; 0.035  ; contador_6bits:inst16|contador[4] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 0.905      ;
; 0.051  ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[0] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 0.889      ;
; 0.051  ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 0.889      ;
; 0.061  ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[1] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.055     ; 0.879      ;
+--------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-----------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                             ; To Node                                            ; Launch Clock                                          ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.021     ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.388      ; 0.992      ;
; 0.531     ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.388      ; 0.982      ;
; 996.011   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.883      ;
; 996.024   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.870      ;
; 996.106   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.788      ;
; 996.170   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.715      ;
; 996.183   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.702      ;
; 996.257   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.628      ;
; 996.265   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.620      ;
; 996.270   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.615      ;
; 996.352   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.533      ;
; 996.384   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.501      ;
; 996.397   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.488      ;
; 996.413   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.481      ;
; 996.414   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.480      ;
; 996.479   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.406      ;
; 996.482   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.412      ;
; 996.483   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.411      ;
; 996.543   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]           ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.342      ;
; 996.546   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.348      ;
; 996.547   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.347      ;
; 996.548   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.346      ;
; 996.551   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.343      ;
; 996.575   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]           ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.310      ;
; 996.576   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]           ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.309      ;
; 996.577   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]           ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.308      ;
; 996.607   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.287      ;
; 996.608   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.286      ;
; 996.652   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.242      ;
; 996.653   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.241      ;
; 996.699   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.199      ;
; 996.702   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.196      ;
; 996.733   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.161      ;
; 996.740   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.145      ;
; 996.753   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.132      ;
; 996.760   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.134      ;
; 996.771   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]           ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.114      ;
; 996.776   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.122      ;
; 996.779   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 3.119      ;
; 996.835   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 3.050      ;
; 996.840   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 3.054      ;
; 996.911   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.987      ;
; 996.915   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.983      ;
; 996.949   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.949      ;
; 996.950   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.948      ;
; 996.953   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.945      ;
; 996.958   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.936      ;
; 996.961   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.933      ;
; 996.988   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.910      ;
; 997.013   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.885      ;
; 997.016   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.882      ;
; 997.135   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.763      ;
; 997.162   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.736      ;
; 997.170   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.724      ;
; 997.190   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.704      ;
; 997.219   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.679      ;
; 997.222   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.676      ;
; 997.225   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.673      ;
; 997.254   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.640      ;
; 997.272   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.626      ;
; 997.275   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.623      ;
; 997.283   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]           ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 2.602      ;
; 997.296   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.602      ;
; 997.299   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.599      ;
; 997.315   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.579      ;
; 997.421   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]           ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.477      ;
; 997.424   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]           ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.474      ;
; 997.431   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.467      ;
; 997.484   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.414      ;
; 997.508   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.390      ;
; 997.521   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 2.364      ;
; 997.524   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 2.361      ;
; 997.633   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]           ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.043      ; 2.265      ;
; 998.003   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.030      ; 1.882      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[0]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[1]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[2]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[3]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[4]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[5]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[6]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[7]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[8]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[9]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[10]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[11]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[12]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[13]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[14]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99995.995 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[15]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.946      ;
; 99996.105 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[0]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.836      ;
; 99996.105 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[1]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.836      ;
; 99996.105 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[2]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.836      ;
; 99996.105 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[3]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.836      ;
; 99996.105 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[4]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.836      ;
; 99996.105 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[5]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.836      ;
; 99996.105 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[6]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.836      ;
; 99996.105 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[7]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.836      ;
; 99996.105 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[8]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.836      ;
; 99996.105 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[9]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.054     ; 3.836      ;
+-----------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                        ; To Node                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 995.671 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.266      ;
; 995.671 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.266      ;
; 995.674 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.263      ;
; 995.674 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.263      ;
; 995.704 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.210      ;
; 995.704 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.210      ;
; 995.704 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.210      ;
; 995.704 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.210      ;
; 995.707 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.207      ;
; 995.707 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.207      ;
; 995.707 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.207      ;
; 995.707 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.207      ;
; 995.825 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.112      ;
; 995.825 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.112      ;
; 995.845 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.092      ;
; 995.845 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.092      ;
; 995.852 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.085      ;
; 995.852 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.085      ;
; 995.858 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.056      ;
; 995.858 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.056      ;
; 995.858 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.056      ;
; 995.858 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.056      ;
; 995.861 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.053      ;
; 995.861 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.053      ;
; 995.861 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.053      ;
; 995.861 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.053      ;
; 995.861 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.053      ;
; 995.861 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.053      ;
; 995.861 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.053      ;
; 995.861 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.053      ;
; 995.861 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.053      ;
; 995.861 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.053      ;
; 995.861 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.053      ;
; 995.864 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.050      ;
; 995.864 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.050      ;
; 995.864 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.050      ;
; 995.864 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.050      ;
; 995.864 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.050      ;
; 995.864 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.050      ;
; 995.864 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.050      ;
; 995.864 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.050      ;
; 995.864 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.050      ;
; 995.864 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.050      ;
; 995.864 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.050      ;
; 995.869 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.045      ;
; 995.869 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.045      ;
; 995.869 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.045      ;
; 995.869 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.045      ;
; 995.876 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.038      ;
; 995.876 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.038      ;
; 995.876 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.038      ;
; 995.876 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.038      ;
; 995.879 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.035      ;
; 995.882 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.032      ;
; 995.884 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.085     ; 4.026      ;
; 995.887 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.085     ; 4.023      ;
; 995.891 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.023      ;
; 995.891 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.023      ;
; 995.891 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.023      ;
; 995.891 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.023      ;
; 995.891 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.023      ;
; 995.894 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.020      ;
; 995.894 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.020      ;
; 995.894 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.020      ;
; 995.894 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.020      ;
; 995.894 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 4.020      ;
; 995.927 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.010      ;
; 995.927 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 4.010      ;
; 995.951 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.963      ;
; 995.951 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.963      ;
; 995.951 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.963      ;
; 995.951 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.963      ;
; 995.971 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.966      ;
; 995.971 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.058     ; 3.966      ;
; 995.995 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.919      ;
; 995.995 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.919      ;
; 995.995 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.919      ;
; 995.995 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.919      ;
; 996.015 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.899      ;
; 996.015 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.899      ;
; 996.015 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.899      ;
; 996.015 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.899      ;
; 996.015 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.899      ;
; 996.015 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.899      ;
; 996.015 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.899      ;
; 996.015 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.899      ;
; 996.015 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.899      ;
; 996.015 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.899      ;
; 996.015 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.899      ;
; 996.033 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.881      ;
; 996.038 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.085     ; 3.872      ;
; 996.045 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.869      ;
; 996.045 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.869      ;
; 996.045 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.869      ;
; 996.045 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.869      ;
; 996.045 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.869      ;
; 996.051 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.863      ;
; 996.051 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.863      ;
; 996.051 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.863      ;
; 996.051 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.081     ; 3.863      ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.253 ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.760      ; 0.931      ;
; 0.265  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0] ; -0.500       ; 0.760      ; 0.949      ;
; 0.312  ; contador_10:inst9|contando                            ; contador_10:inst9|contando                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; contador_10:inst9|contador[0]                         ; contador_10:inst9|contador[0]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; contador_10:inst9|contador[1]                         ; contador_10:inst9|contador[1]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; contador_10:inst9|contador[2]                         ; contador_10:inst9|contador[2]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; contador_10:inst9|fin_contador                        ; contador_10:inst9|fin_contador                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; subsistema_1:inst4|fstate.Pared_Izq                   ; subsistema_1:inst4|fstate.Pared_Izq                   ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; Sistema_De_Control_Prueba:inst10|fstate.Derecho       ; Sistema_De_Control_Prueba:inst10|fstate.Derecho       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; giro:inst5|fstate.giro_180                            ; giro:inst5|fstate.giro_180                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312  ; giro:inst5|fstate.giro_der                            ; giro:inst5|fstate.giro_der                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.360  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Idle                        ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.758      ; 1.422      ;
; 0.363  ; giro:inst5|fstate.idle                                ; giro:inst5|fstate.giro_180                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.373  ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; contador_10:inst9|contador[0]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.572      ;
; 0.374  ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.573      ;
; 0.376  ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; contador_10:inst9|contando                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.575      ;
; 0.441  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Pared_Izq                   ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.758      ; 1.503      ;
; 0.494  ; contador_15200:inst19|count[3]                        ; contador_15200:inst19|count[3]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.692      ;
; 0.494  ; contador_7600:inst7|count[3]                          ; contador_7600:inst7|count[3]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.692      ;
; 0.495  ; contador_15200:inst19|count[1]                        ; contador_15200:inst19|count[1]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.495  ; contador_7600:inst7|count[1]                          ; contador_7600:inst7|count[1]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.693      ;
; 0.498  ; contador_15200:inst19|count[2]                        ; contador_15200:inst19|count[2]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.498  ; contador_7600:inst7|count[2]                          ; contador_7600:inst7|count[2]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.696      ;
; 0.499  ; contador_15200:inst19|count[4]                        ; contador_15200:inst19|count[4]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.697      ;
; 0.503  ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504  ; contador_10:inst9|fin_contador                        ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.511  ; contador_15200:inst19|count[13]                       ; contador_15200:inst19|count[13]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511  ; contador_15200:inst19|count[15]                       ; contador_15200:inst19|count[15]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511  ; contador_7600:inst7|count[13]                         ; contador_7600:inst7|count[13]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511  ; contador_7600:inst7|count[15]                         ; contador_7600:inst7|count[15]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.709      ;
; 0.511  ; contador_7600:inst7|count[19]                         ; contador_7600:inst7|count[19]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.511  ; contador_7600:inst7|count[29]                         ; contador_7600:inst7|count[29]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.710      ;
; 0.512  ; contador_15200:inst19|count[5]                        ; contador_15200:inst19|count[5]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; contador_15200:inst19|count[11]                       ; contador_15200:inst19|count[11]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; contador_15200:inst19|count[19]                       ; contador_15200:inst19|count[19]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; contador_15200:inst19|count[29]                       ; contador_15200:inst19|count[29]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[5]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; contador_7600:inst7|count[11]                         ; contador_7600:inst7|count[11]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.710      ;
; 0.512  ; contador_7600:inst7|count[17]                         ; contador_7600:inst7|count[17]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; contador_7600:inst7|count[21]                         ; contador_7600:inst7|count[21]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; contador_7600:inst7|count[27]                         ; contador_7600:inst7|count[27]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.512  ; contador_7600:inst7|count[31]                         ; contador_7600:inst7|count[31]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.711      ;
; 0.513  ; contador_15200:inst19|count[0]                        ; contador_15200:inst19|count[0]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; contador_15200:inst19|count[6]                        ; contador_15200:inst19|count[6]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; contador_15200:inst19|count[17]                       ; contador_15200:inst19|count[17]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; contador_15200:inst19|count[21]                       ; contador_15200:inst19|count[21]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; contador_15200:inst19|count[27]                       ; contador_15200:inst19|count[27]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; contador_15200:inst19|count[31]                       ; contador_15200:inst19|count[31]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; contador_7600:inst7|count[0]                          ; contador_7600:inst7|count[0]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; contador_7600:inst7|count[6]                          ; contador_7600:inst7|count[6]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.711      ;
; 0.513  ; contador_7600:inst7|count[22]                         ; contador_7600:inst7|count[22]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.712      ;
; 0.514  ; contador_15200:inst19|count[22]                       ; contador_15200:inst19|count[22]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.712      ;
; 0.514  ; contador_7600:inst7|count[16]                         ; contador_7600:inst7|count[16]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.713      ;
; 0.515  ; contador_15200:inst19|count[7]                        ; contador_15200:inst19|count[7]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515  ; contador_15200:inst19|count[9]                        ; contador_15200:inst19|count[9]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515  ; contador_15200:inst19|count[14]                       ; contador_15200:inst19|count[14]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515  ; contador_15200:inst19|count[16]                       ; contador_15200:inst19|count[16]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515  ; contador_7600:inst7|count[7]                          ; contador_7600:inst7|count[7]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515  ; contador_7600:inst7|count[9]                          ; contador_7600:inst7|count[9]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515  ; contador_7600:inst7|count[14]                         ; contador_7600:inst7|count[14]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.713      ;
; 0.515  ; contador_7600:inst7|count[18]                         ; contador_7600:inst7|count[18]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515  ; contador_7600:inst7|count[23]                         ; contador_7600:inst7|count[23]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.515  ; contador_7600:inst7|count[25]                         ; contador_7600:inst7|count[25]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.714      ;
; 0.516  ; contador_15200:inst19|count[12]                       ; contador_15200:inst19|count[12]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516  ; contador_15200:inst19|count[18]                       ; contador_15200:inst19|count[18]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516  ; contador_15200:inst19|count[23]                       ; contador_15200:inst19|count[23]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516  ; contador_15200:inst19|count[25]                       ; contador_15200:inst19|count[25]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516  ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[4]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516  ; contador_7600:inst7|count[12]                         ; contador_7600:inst7|count[12]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.714      ;
; 0.516  ; contador_7600:inst7|count[20]                         ; contador_7600:inst7|count[20]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; contador_7600:inst7|count[28]                         ; contador_7600:inst7|count[28]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.516  ; contador_7600:inst7|count[30]                         ; contador_7600:inst7|count[30]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.517  ; contador_15200:inst19|count[8]                        ; contador_15200:inst19|count[8]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517  ; contador_15200:inst19|count[10]                       ; contador_15200:inst19|count[10]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517  ; contador_15200:inst19|count[20]                       ; contador_15200:inst19|count[20]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517  ; contador_15200:inst19|count[28]                       ; contador_15200:inst19|count[28]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517  ; contador_15200:inst19|count[30]                       ; contador_15200:inst19|count[30]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517  ; contador_7600:inst7|count[8]                          ; contador_7600:inst7|count[8]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517  ; contador_7600:inst7|count[10]                         ; contador_7600:inst7|count[10]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.715      ;
; 0.517  ; contador_7600:inst7|count[24]                         ; contador_7600:inst7|count[24]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.517  ; contador_7600:inst7|count[26]                         ; contador_7600:inst7|count[26]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.716      ;
; 0.518  ; contador_15200:inst19|count[24]                       ; contador_15200:inst19|count[24]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.518  ; contador_15200:inst19|count[26]                       ; contador_15200:inst19|count[26]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.716      ;
; 0.523  ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.722      ;
; 0.529  ; contador_10:inst9|contando                            ; contador_10:inst9|fin_contador                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.728      ;
; 0.531  ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ; giro:inst5|fstate.giro_der                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.730      ;
; 0.535  ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ; giro:inst5|fstate.giro_180                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.734      ;
; 0.536  ; contador_10:inst9|contador[2]                         ; contador_10:inst9|contador[3]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.735      ;
; 0.546  ; contador_10:inst9|contando                            ; contador_10:inst9|contador[0]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.745      ;
; 0.559  ; contador_10:inst9|contador[0]                         ; contador_10:inst9|contador[1]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.758      ;
; 0.563  ; contador_10:inst9|contando                            ; contador_10:inst9|contador[3]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.762      ;
; 0.566  ; giro:inst5|fstate.idle                                ; giro:inst5|fstate.giro_der                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.765      ;
; 0.631  ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.830      ;
; 0.634  ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; contador_10:inst9|contador[3]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.833      ;
; 0.638  ; giro:inst5|fstate.idle                                ; giro:inst5|fstate.idle                                ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.837      ;
; 0.692  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]            ; subsistema_1:inst4|fstate.Idle                        ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.758      ; 1.754      ;
; 0.703  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Pared_der                   ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.758      ; 1.765      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'                                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.299 ; contador_6bits:inst16|contador[5] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.068      ; 0.511      ;
; 0.495 ; contador_6bits:inst16|contador[4] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.382      ; 1.021      ;
; 0.513 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[1] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 0.712      ;
; 0.520 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; contador_6bits:inst16|contador[4] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 0.719      ;
; 0.529 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 0.728      ;
; 0.531 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[0] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 0.730      ;
; 0.552 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.382      ; 1.078      ;
; 0.586 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.382      ; 1.112      ;
; 0.758 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 0.957      ;
; 0.764 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[1] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 0.963      ;
; 0.765 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 0.964      ;
; 0.771 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 0.970      ;
; 0.778 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 0.977      ;
; 0.785 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 0.984      ;
; 0.812 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.382      ; 1.338      ;
; 0.826 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.382      ; 1.352      ;
; 0.847 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 1.046      ;
; 0.854 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 1.053      ;
; 0.860 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 1.059      ;
; 0.867 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.055      ; 1.066      ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.312 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.346 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.545      ;
; 0.349 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.548      ;
; 0.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.357 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.556      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.358 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.366 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.565      ;
; 0.370 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.569      ;
; 0.375 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.574      ;
; 0.377 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.576      ;
; 0.383 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.582      ;
; 0.384 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.583      ;
; 0.432 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.631      ;
; 0.434 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.633      ;
; 0.434 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.633      ;
; 0.444 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.643      ;
; 0.449 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.648      ;
; 0.450 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.649      ;
; 0.466 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.665      ;
; 0.467 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.666      ;
; 0.481 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.680      ;
; 0.482 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.681      ;
; 0.483 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.682      ;
; 0.488 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.687      ;
; 0.490 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.689      ;
; 0.491 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.690      ;
; 0.491 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.690      ;
; 0.492 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.692      ;
; 0.498 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.697      ;
; 0.500 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.726      ;
; 0.504 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.703      ;
; 0.506 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.506 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.705      ;
; 0.507 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.706      ;
; 0.509 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.509 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.708      ;
; 0.510 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.709      ;
; 0.516 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.715      ;
; 0.518 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.717      ;
; 0.519 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.519 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.718      ;
; 0.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.745      ;
; 0.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.745      ;
; 0.530 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.729      ;
; 0.554 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.753      ;
; 0.556 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.755      ;
; 0.567 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.766      ;
; 0.568 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.767      ;
; 0.583 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.782      ;
; 0.586 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.785      ;
; 0.598 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.797      ;
; 0.609 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.808      ;
; 0.610 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.809      ;
; 0.615 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.814      ;
; 0.616 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.815      ;
; 0.621 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.820      ;
; 0.625 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.824      ;
; 0.626 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.825      ;
; 0.626 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.825      ;
; 0.640 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.839      ;
; 0.641 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.840      ;
; 0.644 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.843      ;
; 0.644 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.843      ;
; 0.655 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.854      ;
; 0.657 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.856      ;
; 0.659 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.858      ;
; 0.659 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.858      ;
; 0.663 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.885      ;
; 0.669 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.868      ;
; 0.669 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.868      ;
; 0.672 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.894      ;
; 0.684 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.883      ;
; 0.709 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.908      ;
; 0.724 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.946      ;
; 0.724 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.928      ;
; 0.724 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.060      ; 0.928      ;
; 0.729 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.951      ;
; 0.737 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.959      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[5]              ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[0]              ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[1]              ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[2]              ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[3]              ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[4]              ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[5]              ;
; 0.335  ; 0.519        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[5]              ;
; 0.337  ; 0.521        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[0]              ;
; 0.337  ; 0.521        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[1]              ;
; 0.337  ; 0.521        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[2]              ;
; 0.337  ; 0.521        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[3]              ;
; 0.337  ; 0.521        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[4]              ;
; 0.495  ; 0.495        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[5]|clk                         ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[0]|clk                         ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[1]|clk                         ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[2]|clk                         ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[3]|clk                         ;
; 0.497  ; 0.497        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[4]|clk                         ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada~clkctrl|inclk[0] ;
; 0.499  ; 0.499        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada|q                ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada~clkctrl|inclk[0] ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada~clkctrl|outclk   ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[0]|clk                         ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[1]|clk                         ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[2]|clk                         ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[3]|clk                         ;
; 0.503  ; 0.503        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[4]|clk                         ;
; 0.505  ; 0.505        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[5]|clk                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk0'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.817  ; 9.817        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 9.818  ; 9.818        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.856  ; 9.856        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 9.878  ; 9.878        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 9.879  ; 9.879        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.120 ; 10.120       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.121 ; 10.121       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 10.179 ; 10.179       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.180 ; 10.180       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk0  ; Rise       ; clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.743 ; 499.959      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.744 ; 499.960      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.745 ; 499.961      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.854 ; 500.038      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                         ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------+
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Derecho       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[0]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[1]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[2]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[3]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contando                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|fin_contador                        ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[0]                        ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[10]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[11]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[12]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[13]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[14]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[15]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[16]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[17]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[18]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[19]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[1]                        ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[20]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[21]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[22]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[23]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[24]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[25]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[26]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[27]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[28]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[29]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[2]                        ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[30]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[31]                       ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[3]                        ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[4]                        ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[5]                        ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[6]                        ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[7]                        ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[8]                        ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[9]                        ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|fin_contador                    ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]                          ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]                          ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]                          ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]                         ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]                          ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]                          ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]                          ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]                          ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]                          ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]                          ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]                          ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_180                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_der                            ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                                ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle                        ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq                   ;
; 49999.748 ; 49999.964    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der                   ;
; 49999.752 ; 49999.968    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                      ;
; 49999.848 ; 50000.032    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                      ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[0]                         ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[1]                         ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[2]                         ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[3]                         ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contando                            ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|fin_contador                        ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[0]                        ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[10]                       ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[11]                       ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[12]                       ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[13]                       ;
; 49999.851 ; 50000.035    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[14]                       ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; 1.795 ; 1.864 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; Sensor_Linea  ; clk0       ; 1.864 ; 1.972 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; 5.893 ; 6.323 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; 1.544 ; 1.695 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; 5.428 ; 5.823 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; -0.773 ; -0.888 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; Sensor_Linea  ; clk0       ; -0.997 ; -1.099 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; -3.218 ; -3.603 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; -0.882 ; -1.016 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; -3.618 ; -3.994 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; LEDS[*]   ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 8.711 ; 8.708 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[0]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.347 ; 5.305 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[1]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.732 ; 5.665 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[2]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.727 ; 5.662 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[3]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.159 ; 5.148 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[4]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 6.909 ; 6.940 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[5]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 8.711 ; 8.708 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
; M0D       ; clk0                                                  ; 7.211 ; 7.047 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M0I       ; clk0                                                  ; 6.021 ; 6.017 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1D       ; clk0                                                  ; 5.656 ; 5.606 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1I       ; clk0                                                  ; 5.811 ; 5.735 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ; 2.839 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fin_giro  ; clk0                                                  ; 4.373 ; 4.379 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fw        ; clk0                                                  ; 5.058 ; 4.978 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; girar     ; clk0                                                  ; 5.535 ; 5.524 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; izq_der   ; clk0                                                  ; 4.985 ; 4.978 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ;       ; 2.807 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; ADC_CS_N  ; clk0                                                  ; 4.755 ; 4.787 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_DIN   ; clk0                                                  ; 4.088 ; 4.101 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_SCLK  ; clk0                                                  ; 4.728 ; 4.623 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; veld      ; clk0                                                  ; 2.433 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ; 2.431 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veld      ; clk0                                                  ;       ; 2.396 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ;       ; 2.394 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; LEDS[*]   ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 4.959 ; 4.947 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[0]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.139 ; 5.098 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[1]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.509 ; 5.444 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[2]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.504 ; 5.441 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[3]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 4.959 ; 4.947 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[4]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 6.641 ; 6.670 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[5]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 8.413 ; 8.410 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
; M0D       ; clk0                                                  ; 5.821 ; 5.701 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M0I       ; clk0                                                  ; 4.692 ; 4.607 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1D       ; clk0                                                  ; 5.106 ; 5.058 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1I       ; clk0                                                  ; 5.179 ; 5.152 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ; 2.414 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fin_giro  ; clk0                                                  ; 3.878 ; 3.883 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fw        ; clk0                                                  ; 4.536 ; 4.457 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; girar     ; clk0                                                  ; 4.951 ; 4.930 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; izq_der   ; clk0                                                  ; 4.464 ; 4.459 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ;       ; 2.381 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; ADC_CS_N  ; clk0                                                  ; 3.996 ; 4.003 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_DIN   ; clk0                                                  ; 3.604 ; 3.615 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_SCLK  ; clk0                                                  ; 4.218 ; 4.118 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; veld      ; clk0                                                  ; 2.023 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ; 2.021 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veld      ; clk0                                                  ;       ; 1.987 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ;       ; 1.985 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 7.463 ;    ;    ; 7.737 ;
; areset     ; M0I         ; 8.214 ;    ;    ; 8.647 ;
; areset     ; M1D         ; 8.212 ;    ;    ; 8.501 ;
; areset     ; M1I         ; 8.247 ;    ;    ; 8.593 ;
; areset     ; fw          ; 7.469 ;    ;    ; 7.811 ;
; areset     ; girar       ; 7.930 ;    ;    ; 8.321 ;
; areset     ; izq_der     ; 7.689 ;    ;    ; 8.128 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 7.196 ;    ;    ; 7.464 ;
; areset     ; M0I         ; 7.875 ;    ;    ; 8.262 ;
; areset     ; M1D         ; 7.912 ;    ;    ; 8.195 ;
; areset     ; M1I         ; 7.948 ;    ;    ; 8.285 ;
; areset     ; fw          ; 7.201 ;    ;    ; 7.534 ;
; areset     ; girar       ; 7.601 ;    ;    ; 7.969 ;
; areset     ; izq_der     ; 7.413 ;    ;    ; 7.839 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                              ;
+-------------------------------------------------------+---------+---------------+
; Clock                                                 ; Slack   ; End Point TNS ;
+-------------------------------------------------------+---------+---------------+
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.047   ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0]    ; 0.106   ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; 997.252 ; 0.000         ;
+-------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                              ;
+-------------------------------------------------------+--------+---------------+
; Clock                                                 ; Slack  ; End Point TNS ;
+-------------------------------------------------------+--------+---------------+
; inst17|altpll_component|auto_generated|pll1|clk[0]    ; -0.175 ; -0.175        ;
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.179  ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.186  ; 0.000         ;
+-------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                  ;
+-------------------------------------------------------+-----------+---------------+
; Clock                                                 ; Slack     ; End Point TNS ;
+-------------------------------------------------------+-----------+---------------+
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; -1.000    ; -6.000        ;
; clk0                                                  ; 9.587     ; 0.000         ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; 499.782   ; 0.000         ;
; inst17|altpll_component|auto_generated|pll1|clk[0]    ; 49999.784 ; 0.000         ;
+-------------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'                                                                                                                                                    ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.047 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.904      ;
; 0.060 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.153      ; 1.080      ;
; 0.075 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.153      ; 1.065      ;
; 0.096 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.855      ;
; 0.108 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.843      ;
; 0.111 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.840      ;
; 0.115 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.836      ;
; 0.121 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.153      ; 1.019      ;
; 0.126 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.825      ;
; 0.130 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.153      ; 1.010      ;
; 0.152 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.799      ;
; 0.164 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.787      ;
; 0.181 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.770      ;
; 0.194 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[1] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.757      ;
; 0.206 ; contador_6bits:inst16|contador[4] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; 0.153      ; 0.934      ;
; 0.385 ; contador_6bits:inst16|contador[5] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.044     ; 0.558      ;
; 0.387 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.564      ;
; 0.393 ; contador_6bits:inst16|contador[4] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.558      ;
; 0.400 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[0] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.551      ;
; 0.401 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.550      ;
; 0.408 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[1] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 1.000        ; -0.036     ; 0.543      ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                             ;
+-----------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack     ; From Node                                             ; To Node                                            ; Launch Clock                                          ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+-----------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; 0.106     ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.175      ; 0.611      ;
; 0.643     ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.175      ; 0.574      ;
; 997.500   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.392      ;
; 997.508   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.384      ;
; 997.571   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.321      ;
; 997.612   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.274      ;
; 997.613   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.273      ;
; 997.655   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.231      ;
; 997.675   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.211      ;
; 997.678   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.208      ;
; 997.716   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.170      ;
; 997.718   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.168      ;
; 997.735   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.157      ;
; 997.736   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.156      ;
; 997.750   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.136      ;
; 997.772   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.120      ;
; 997.772   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.120      ;
; 997.779   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.107      ;
; 997.790   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.102      ;
; 997.791   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.101      ;
; 997.815   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]           ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.071      ;
; 997.816   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]           ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.070      ;
; 997.829   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.063      ;
; 997.830   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.062      ;
; 997.836   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]           ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.050      ;
; 997.837   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]           ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 2.049      ;
; 997.875   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.017      ;
; 997.876   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.016      ;
; 997.891   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.001      ;
; 997.892   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 2.000      ;
; 997.896   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 2.001      ;
; 997.896   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 2.001      ;
; 997.911   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 1.981      ;
; 997.913   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 1.979      ;
; 997.920   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.966      ;
; 997.946   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]           ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.940      ;
; 997.956   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.941      ;
; 997.956   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.941      ;
; 997.978   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 1.914      ;
; 997.983   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.903      ;
; 997.984   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.902      ;
; 998.037   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.860      ;
; 998.041   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.856      ;
; 998.056   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 1.836      ;
; 998.056   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 1.836      ;
; 998.058   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.839      ;
; 998.058   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.839      ;
; 998.082   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.815      ;
; 998.097   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.800      ;
; 998.099   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.798      ;
; 998.099   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.798      ;
; 998.172   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.725      ;
; 998.181   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 1.711      ;
; 998.197   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 1.695      ;
; 998.199   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.698      ;
; 998.220   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 1.672      ;
; 998.226   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.671      ;
; 998.226   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.671      ;
; 998.227   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]           ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.659      ;
; 998.240   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.657      ;
; 998.266   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.045      ; 1.626      ;
; 998.268   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.629      ;
; 998.268   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.629      ;
; 998.270   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]            ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.627      ;
; 998.270   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]            ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.627      ;
; 998.349   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]           ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.548      ;
; 998.349   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]           ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.548      ;
; 998.367   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.530      ;
; 998.409   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.488      ;
; 998.411   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Pared_der                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.475      ;
; 998.411   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Idle                     ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.475      ;
; 998.411   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]            ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.486      ;
; 998.490   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]           ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.050      ; 1.407      ;
; 998.671   ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Pared_Izq                ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; 0.039      ; 1.215      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[0]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[1]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[2]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[3]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[4]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[5]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[6]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[7]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[8]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[9]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[10]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[11]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[12]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[13]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[14]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.474 ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[15]                      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.477      ;
; 99997.534 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[0]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.417      ;
; 99997.534 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[1]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.417      ;
; 99997.534 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[2]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.417      ;
; 99997.534 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[3]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.417      ;
; 99997.534 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[4]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.417      ;
; 99997.534 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[5]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.417      ;
; 99997.534 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[6]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.417      ;
; 99997.534 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[7]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.417      ;
; 99997.534 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[8]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.417      ;
; 99997.534 ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[9]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 100000.000   ; -0.036     ; 2.417      ;
+-----------+-------------------------------------------------------+----------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                        ; To Node                                                                            ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 997.252 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.695      ;
; 997.252 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.695      ;
; 997.256 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.691      ;
; 997.256 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.691      ;
; 997.282 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.649      ;
; 997.282 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.649      ;
; 997.282 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.649      ;
; 997.282 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.649      ;
; 997.286 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.645      ;
; 997.286 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.645      ;
; 997.286 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.645      ;
; 997.286 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.645      ;
; 997.366 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.581      ;
; 997.366 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.581      ;
; 997.387 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.544      ;
; 997.387 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.544      ;
; 997.387 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.544      ;
; 997.387 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.544      ;
; 997.387 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.544      ;
; 997.387 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.544      ;
; 997.387 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.544      ;
; 997.387 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.544      ;
; 997.387 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.544      ;
; 997.387 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.544      ;
; 997.387 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.544      ;
; 997.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.540      ;
; 997.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.540      ;
; 997.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.540      ;
; 997.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.540      ;
; 997.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.540      ;
; 997.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.540      ;
; 997.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.540      ;
; 997.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.540      ;
; 997.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.540      ;
; 997.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.540      ;
; 997.391 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.540      ;
; 997.396 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.535      ;
; 997.396 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.535      ;
; 997.396 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.535      ;
; 997.396 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.535      ;
; 997.397 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 2.530      ;
; 997.400 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.532      ;
; 997.401 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 2.526      ;
; 997.404 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.528      ;
; 997.409 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.522      ;
; 997.409 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.522      ;
; 997.409 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.522      ;
; 997.409 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.522      ;
; 997.409 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.522      ;
; 997.413 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.518      ;
; 997.413 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.518      ;
; 997.413 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.518      ;
; 997.413 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.518      ;
; 997.413 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.518      ;
; 997.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.527      ;
; 997.420 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.527      ;
; 997.421 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.526      ;
; 997.421 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.526      ;
; 997.450 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.481      ;
; 997.450 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.481      ;
; 997.450 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.481      ;
; 997.450 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.481      ;
; 997.451 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.480      ;
; 997.451 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.480      ;
; 997.451 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.480      ;
; 997.451 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.480      ;
; 997.458 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.489      ;
; 997.458 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.489      ;
; 997.488 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.443      ;
; 997.488 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.443      ;
; 997.488 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.443      ;
; 997.488 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.443      ;
; 997.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.446      ;
; 997.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.040     ; 2.446      ;
; 997.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.430      ;
; 997.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.430      ;
; 997.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.430      ;
; 997.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.430      ;
; 997.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.430      ;
; 997.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.430      ;
; 997.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.430      ;
; 997.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.430      ;
; 997.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.430      ;
; 997.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.430      ;
; 997.501 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.430      ;
; 997.511 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.060     ; 2.416      ;
; 997.514 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.055     ; 2.418      ;
; 997.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.408      ;
; 997.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.408      ;
; 997.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.408      ;
; 997.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.408      ;
; 997.523 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.408      ;
; 997.531 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.400      ;
; 997.531 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.400      ;
; 997.531 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.400      ;
; 997.531 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.400      ;
; 997.555 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10] ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.376      ;
; 997.555 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.376      ;
; 997.555 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.376      ;
; 997.555 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7] ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 1000.000     ; -0.056     ; 2.376      ;
+---------+----------------------------------------------------------------------------------+------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                              ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock                                          ; Latch Clock                                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+
; -0.175 ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 0.543      ;
; 0.074  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Idle                        ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 0.856      ;
; 0.135  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Pared_Izq                   ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 0.917      ;
; 0.185  ; subsistema_1:inst4|fstate.Pared_Izq                   ; subsistema_1:inst4|fstate.Pared_Izq                   ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186  ; contador_10:inst9|contando                            ; contador_10:inst9|contando                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; contador_10:inst9|contador[0]                         ; contador_10:inst9|contador[0]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; contador_10:inst9|contador[1]                         ; contador_10:inst9|contador[1]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; contador_10:inst9|contador[2]                         ; contador_10:inst9|contador[2]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; contador_10:inst9|fin_contador                        ; contador_10:inst9|fin_contador                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; Sistema_De_Control_Prueba:inst10|fstate.Derecho       ; Sistema_De_Control_Prueba:inst10|fstate.Derecho       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; giro:inst5|fstate.giro_180                            ; giro:inst5|fstate.giro_180                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; giro:inst5|fstate.giro_der                            ; giro:inst5|fstate.giro_der                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.214  ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; contador_10:inst9|contador[0]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.335      ;
; 0.215  ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.219  ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; contador_10:inst9|contando                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.340      ;
; 0.221  ; giro:inst5|fstate.idle                                ; giro:inst5|fstate.giro_180                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.284  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]           ; subsistema_1:inst4|fstate.Pared_der                   ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 1.076      ;
; 0.288  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]            ; subsistema_1:inst4|fstate.Idle                        ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.070      ;
; 0.292  ; contador_15200:inst19|count[1]                        ; contador_15200:inst19|count[1]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.292  ; contador_15200:inst19|count[3]                        ; contador_15200:inst19|count[3]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.413      ;
; 0.293  ; contador_7600:inst7|count[1]                          ; contador_7600:inst7|count[1]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.293  ; contador_7600:inst7|count[3]                          ; contador_7600:inst7|count[3]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294  ; contador_15200:inst19|count[2]                        ; contador_15200:inst19|count[2]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294  ; contador_15200:inst19|count[4]                        ; contador_15200:inst19|count[4]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]           ; subsistema_1:inst4|fstate.Idle                        ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 1.086      ;
; 0.295  ; contador_7600:inst7|count[2]                          ; contador_7600:inst7|count[2]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.415      ;
; 0.299  ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299  ; contador_10:inst9|fin_contador                        ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.302  ; contador_15200:inst19|count[15]                       ; contador_15200:inst19|count[15]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.423      ;
; 0.302  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]           ; subsistema_1:inst4|fstate.Pared_Izq                   ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.548      ; 1.094      ;
; 0.303  ; contador_15200:inst19|count[5]                        ; contador_15200:inst19|count[5]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; contador_15200:inst19|count[13]                       ; contador_15200:inst19|count[13]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; contador_15200:inst19|count[31]                       ; contador_15200:inst19|count[31]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303  ; contador_7600:inst7|count[15]                         ; contador_7600:inst7|count[15]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303  ; contador_7600:inst7|count[31]                         ; contador_7600:inst7|count[31]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.304  ; contador_15200:inst19|count[0]                        ; contador_15200:inst19|count[0]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_15200:inst19|count[6]                        ; contador_15200:inst19|count[6]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_15200:inst19|count[7]                        ; contador_15200:inst19|count[7]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_15200:inst19|count[11]                       ; contador_15200:inst19|count[11]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_15200:inst19|count[17]                       ; contador_15200:inst19|count[17]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_15200:inst19|count[19]                       ; contador_15200:inst19|count[19]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_15200:inst19|count[21]                       ; contador_15200:inst19|count[21]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_15200:inst19|count[27]                       ; contador_15200:inst19|count[27]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_15200:inst19|count[29]                       ; contador_15200:inst19|count[29]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_7600:inst7|count[5]                          ; contador_7600:inst7|count[5]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; contador_7600:inst7|count[13]                         ; contador_7600:inst7|count[13]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304  ; contador_7600:inst7|count[17]                         ; contador_7600:inst7|count[17]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_7600:inst7|count[19]                         ; contador_7600:inst7|count[19]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_7600:inst7|count[21]                         ; contador_7600:inst7|count[21]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_7600:inst7|count[27]                         ; contador_7600:inst7|count[27]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304  ; contador_7600:inst7|count[29]                         ; contador_7600:inst7|count[29]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305  ; contador_15200:inst19|count[8]                        ; contador_15200:inst19|count[8]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_15200:inst19|count[9]                        ; contador_15200:inst19|count[9]                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_15200:inst19|count[14]                       ; contador_15200:inst19|count[14]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_15200:inst19|count[16]                       ; contador_15200:inst19|count[16]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_15200:inst19|count[22]                       ; contador_15200:inst19|count[22]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_15200:inst19|count[23]                       ; contador_15200:inst19|count[23]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_15200:inst19|count[25]                       ; contador_15200:inst19|count[25]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_7600:inst7|count[0]                          ; contador_7600:inst7|count[0]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; contador_7600:inst7|count[6]                          ; contador_7600:inst7|count[6]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; contador_7600:inst7|count[7]                          ; contador_7600:inst7|count[7]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; contador_7600:inst7|count[11]                         ; contador_7600:inst7|count[11]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305  ; contador_7600:inst7|count[16]                         ; contador_7600:inst7|count[16]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_7600:inst7|count[22]                         ; contador_7600:inst7|count[22]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_7600:inst7|count[23]                         ; contador_7600:inst7|count[23]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305  ; contador_7600:inst7|count[25]                         ; contador_7600:inst7|count[25]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306  ; contador_15200:inst19|count[10]                       ; contador_15200:inst19|count[10]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_15200:inst19|count[12]                       ; contador_15200:inst19|count[12]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_15200:inst19|count[18]                       ; contador_15200:inst19|count[18]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_15200:inst19|count[20]                       ; contador_15200:inst19|count[20]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_15200:inst19|count[24]                       ; contador_15200:inst19|count[24]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_15200:inst19|count[30]                       ; contador_15200:inst19|count[30]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_7600:inst7|count[8]                          ; contador_7600:inst7|count[8]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; contador_7600:inst7|count[9]                          ; contador_7600:inst7|count[9]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; contador_7600:inst7|count[14]                         ; contador_7600:inst7|count[14]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306  ; contador_7600:inst7|count[18]                         ; contador_7600:inst7|count[18]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_7600:inst7|count[20]                         ; contador_7600:inst7|count[20]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_7600:inst7|count[24]                         ; contador_7600:inst7|count[24]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; contador_7600:inst7|count[30]                         ; contador_7600:inst7|count[30]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]           ; subsistema_1:inst4|fstate.Pared_der                   ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.088      ;
; 0.307  ; contador_15200:inst19|count[26]                       ; contador_15200:inst19|count[26]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; contador_15200:inst19|count[28]                       ; contador_15200:inst19|count[28]                       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; contador_7600:inst7|count[4]                          ; contador_7600:inst7|count[4]                          ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; contador_7600:inst7|count[10]                         ; contador_7600:inst7|count[10]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; contador_7600:inst7|count[12]                         ; contador_7600:inst7|count[12]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307  ; contador_7600:inst7|count[26]                         ; contador_7600:inst7|count[26]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307  ; contador_7600:inst7|count[28]                         ; contador_7600:inst7|count[28]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.428      ;
; 0.308  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]            ; subsistema_1:inst4|fstate.Pared_Izq                   ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.090      ;
; 0.310  ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.316  ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ; giro:inst5|fstate.giro_der                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.318  ; contador_10:inst9|contando                            ; contador_10:inst9|fin_contador                        ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.321  ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ; giro:inst5|fstate.giro_180                            ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.323  ; contador_10:inst9|contador[2]                         ; contador_10:inst9|contador[3]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.331  ; contador_10:inst9|contando                            ; contador_10:inst9|contador[0]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.452      ;
; 0.335  ; contador_10:inst9|contador[0]                         ; contador_10:inst9|contador[1]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.456      ;
; 0.339  ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]            ; subsistema_1:inst4|fstate.Idle                        ; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.121      ;
; 0.340  ; contador_10:inst9|contando                            ; contador_10:inst9|contador[3]                         ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.461      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+-------------------------------------------------------+----------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'                                                                                                                                                     ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                                          ; Latch Clock                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+
; 0.179 ; contador_6bits:inst16|contador[5] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.044      ; 0.307      ;
; 0.304 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.233      ; 0.621      ;
; 0.306 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[1] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.426      ;
; 0.310 ; contador_6bits:inst16|contador[4] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; contador_6bits:inst16|contador[4] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.233      ; 0.627      ;
; 0.311 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.431      ;
; 0.317 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[0] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.437      ;
; 0.318 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.438      ;
; 0.358 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.233      ; 0.675      ;
; 0.455 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.575      ;
; 0.460 ; contador_6bits:inst16|contador[3] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.580      ;
; 0.464 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[1] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.584      ;
; 0.467 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[2] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.587      ;
; 0.476 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.596      ;
; 0.479 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.599      ;
; 0.498 ; contador_6bits:inst16|contador[2] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.233      ; 0.815      ;
; 0.500 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[5] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.233      ; 0.817      ;
; 0.518 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.638      ;
; 0.521 ; contador_6bits:inst16|contador[1] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.641      ;
; 0.530 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[3] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.650      ;
; 0.533 ; contador_6bits:inst16|contador[0] ; contador_6bits:inst16|contador[4] ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 0.000        ; 0.036      ; 0.653      ;
+-------+-----------------------------------+-----------------------------------+-------------------------------------------------------+-------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                     ; Latch Clock                                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+
; 0.186 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.204 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.204 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.325      ;
; 0.205 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.205 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.206 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.210 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.330      ;
; 0.216 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.221 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.341      ;
; 0.222 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.342      ;
; 0.226 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.346      ;
; 0.231 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.351      ;
; 0.236 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.356      ;
; 0.252 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.374      ;
; 0.262 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.382      ;
; 0.265 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.267 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.390      ;
; 0.272 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.393      ;
; 0.277 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.277 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.398      ;
; 0.280 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.281 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.402      ;
; 0.282 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.403      ;
; 0.283 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.284 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.284 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.405      ;
; 0.285 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.406      ;
; 0.286 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.286 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.407      ;
; 0.287 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.287 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.423      ;
; 0.288 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.408      ;
; 0.290 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.291 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.291 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.411      ;
; 0.298 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.303 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.303 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.308 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.429      ;
; 0.309 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.445      ;
; 0.310 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.446      ;
; 0.315 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.435      ;
; 0.320 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.441      ;
; 0.329 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.450      ;
; 0.332 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.452      ;
; 0.336 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.456      ;
; 0.337 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.457      ;
; 0.343 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.463      ;
; 0.347 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.467      ;
; 0.349 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.470      ;
; 0.350 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.471      ;
; 0.359 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.480      ;
; 0.361 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.482      ;
; 0.362 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.483      ;
; 0.362 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.483      ;
; 0.363 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.363 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.484      ;
; 0.371 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.371 ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.491      ;
; 0.372 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.372 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.492      ;
; 0.373 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.494      ;
; 0.376 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.376 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.497      ;
; 0.378 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.499      ;
; 0.383 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.520      ;
; 0.384 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.521      ;
; 0.398 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.518      ;
; 0.398 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.518      ;
; 0.400 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.520      ;
; 0.422 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.559      ;
; 0.422 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.546      ;
; 0.422 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 0.546      ;
; 0.423 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.052      ; 0.559      ;
; 0.424 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.561      ;
; 0.425 ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ; inst|altpll_component|auto_generated|pll1|clk[0] ; inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.053      ; 0.562      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------+--------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada'                                                                               ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                 ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[5]              ;
; 0.244  ; 0.428        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[5]              ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[0]              ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[1]              ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[2]              ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[3]              ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[4]              ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[0]              ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[1]              ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[2]              ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[3]              ;
; 0.328  ; 0.544        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[4]              ;
; 0.351  ; 0.567        ; 0.216          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; contador_6bits:inst16|contador[5]              ;
; 0.424  ; 0.424        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[5]|clk                         ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[0]|clk                         ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[1]|clk                         ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[2]|clk                         ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[3]|clk                         ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[4]|clk                         ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada~clkctrl|inclk[0] ;
; 0.457  ; 0.457        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada~clkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada|q                ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada|q                ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada~clkctrl|inclk[0] ;
; 0.542  ; 0.542        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst8|fstate.Casilla_Cambiada~clkctrl|outclk   ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[0]|clk                         ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[1]|clk                         ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[2]|clk                         ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[3]|clk                         ;
; 0.550  ; 0.550        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[4]|clk                         ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Rise       ; inst16|contador[5]|clk                         ;
+--------+--------------+----------------+------------------+-------------------------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk0'                                                                                              ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 9.587  ; 9.587        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.588  ; 9.588        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.621  ; 9.621        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 9.631  ; 9.631        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 9.632  ; 9.632        ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0~input|i                                                 ;
; 10.368 ; 10.368       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.369 ; 10.369       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|inclk[0]           ;
; 10.379 ; 10.379       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0~input|o                                                 ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.411 ; 10.411       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|auto_generated|pll1|observablevcoout ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]             ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]             ;
; 10.412 ; 10.412       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst|altpll_component|auto_generated|pll1|observablevcoout   ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; clk0  ; Rise       ; clk0                                                         ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                            ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; Slack   ; Actual Width ; Required Width ; Type             ; Clock                                            ; Clock Edge ; Target                                                                                     ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[10]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[2]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[7]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[0]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[10]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[11]                                                ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[1]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[2]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[3]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[4]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[5]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[6]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[7]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[8]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH1[9]                                                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[0]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[1]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[2]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[3]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[4]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|addr_shift_reg[5]    ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[0]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[1]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|address[2]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[0]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[1]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[2]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[3]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[4]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[5]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[6]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|counter[7]           ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.doneState  ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.pauseState ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.resetState ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.transState ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|currState.waitState  ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[0]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[1]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|next_addr[2]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[10]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[11]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[3]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[4]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[5]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[6]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[8]          ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk                 ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[0]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[1]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[2]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|sclk_counter[3]      ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[0]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[10]        ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[1]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[2]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[3]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[4]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[5]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[6]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[7]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[8]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|shift_reg[9]         ;
; 499.782 ; 499.998      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|go                                                     ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[0]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[10]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[11]         ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[1]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[2]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[3]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[5]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[6]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[7]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[8]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[9]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[0]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[1]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[2]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[7]          ;
; 499.783 ; 499.999      ; 0.216          ; High Pulse Width ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading1[9]          ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[0]                                                 ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[11]                                                ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[1]                                                 ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[3]                                                 ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[4]                                                 ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[5]                                                 ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[6]                                                 ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[8]                                                 ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|CH0[9]                                                 ;
; 499.815 ; 499.999      ; 0.184          ; Low Pulse Width  ; inst|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; adc:inst1|adc_adc_mega_0:adc_mega_0|altera_up_avalon_adv_adc:ADC_CTRL|reading0[4]          ;
+---------+--------------+----------------+------------------+--------------------------------------------------+------------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'inst17|altpll_component|auto_generated|pll1|clk[0]'                                                                                         ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------+
; Slack     ; Actual Width ; Required Width ; Type             ; Clock                                              ; Clock Edge ; Target                                                ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------+
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Confirmo_N       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Detecto_Negro    ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Derecho       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[0]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[1]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[2]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contador[3]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|contando                            ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_10:inst9|fin_contador                        ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[16]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[17]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[18]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[19]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[20]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[21]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[22]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[23]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[24]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[25]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[26]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[27]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[28]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[29]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[30]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[31]                       ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|fin_contador                    ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[0]                          ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[10]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[11]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[12]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[13]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[14]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[15]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[16]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[17]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[18]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[19]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[1]                          ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[20]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[21]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[22]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[23]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[24]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[25]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[26]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[27]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[28]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[29]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[2]                          ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[30]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[31]                         ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[3]                          ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[4]                          ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[5]                          ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[6]                          ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[7]                          ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[8]                          ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|count[9]                          ;
; 49999.784 ; 49999.968    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                      ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_180                            ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.giro_der                            ;
; 49999.784 ; 50000.000    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; giro:inst5|fstate.idle                                ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[0]                        ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[10]                       ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[11]                       ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[12]                       ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[13]                       ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[14]                       ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[15]                       ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[1]                        ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[2]                        ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[3]                        ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[4]                        ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[5]                        ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[6]                        ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[7]                        ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[8]                        ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[9]                        ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Idle                        ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_Izq                   ;
; 49999.785 ; 50000.001    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; subsistema_1:inst4|fstate.Pared_der                   ;
; 49999.812 ; 50000.028    ; 0.216          ; High Pulse Width ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_7600:inst7|fin_contador                      ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Derecho       ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Giro_180      ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sistema_De_Control_Prueba:inst10|fstate.Giro_D        ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[0]                        ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[10]                       ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[11]                       ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[12]                       ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[13]                       ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[14]                       ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[15]                       ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[16]                       ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[17]                       ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[18]                       ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[19]                       ;
; 49999.813 ; 49999.997    ; 0.184          ; Low Pulse Width  ; inst17|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; contador_15200:inst19|count[1]                        ;
+-----------+--------------+----------------+------------------+----------------------------------------------------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; 1.196 ; 1.425 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; Sensor_Linea  ; clk0       ; 1.230 ; 1.515 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; 3.838 ; 4.491 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; 1.052 ; 1.363 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; 3.609 ; 4.236 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; -0.535 ; -0.820 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; Sensor_Linea  ; clk0       ; -0.693 ; -0.944 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; -2.115 ; -2.805 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; -0.624 ; -0.944 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; -2.400 ; -3.093 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; LEDS[*]   ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.793 ; 6.066 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[0]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.506 ; 3.554 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[1]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.724 ; 3.792 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[2]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.728 ; 3.794 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[3]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.401 ; 3.441 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[4]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 4.471 ; 4.706 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[5]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.793 ; 6.066 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
; M0D       ; clk0                                                  ; 4.605 ; 4.635 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M0I       ; clk0                                                  ; 3.813 ; 4.064 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1D       ; clk0                                                  ; 3.554 ; 3.722 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1I       ; clk0                                                  ; 3.904 ; 3.710 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ; 1.876 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fin_giro  ; clk0                                                  ; 2.812 ; 2.888 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fw        ; clk0                                                  ; 3.253 ; 3.251 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; girar     ; clk0                                                  ; 3.502 ; 3.695 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; izq_der   ; clk0                                                  ; 3.325 ; 3.182 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ;       ; 1.908 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; ADC_CS_N  ; clk0                                                  ; 3.127 ; 2.980 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_DIN   ; clk0                                                  ; 2.607 ; 2.713 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_SCLK  ; clk0                                                  ; 3.160 ; 2.951 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; veld      ; clk0                                                  ; 1.577 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ; 1.575 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veld      ; clk0                                                  ;       ; 1.606 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ;       ; 1.603 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; LEDS[*]   ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.278 ; 3.316 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[0]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.379 ; 3.426 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[1]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.588 ; 3.653 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[2]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.592 ; 3.656 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[3]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.278 ; 3.316 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[4]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 4.308 ; 4.535 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[5]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.613 ; 5.877 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
; M0D       ; clk0                                                  ; 3.627 ; 3.777 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M0I       ; clk0                                                  ; 2.977 ; 3.064 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1D       ; clk0                                                  ; 3.200 ; 3.361 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1I       ; clk0                                                  ; 3.411 ; 3.299 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ; 1.593 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fin_giro  ; clk0                                                  ; 2.486 ; 2.558 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fw        ; clk0                                                  ; 2.909 ; 2.908 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; girar     ; clk0                                                  ; 3.120 ; 3.304 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; izq_der   ; clk0                                                  ; 2.979 ; 2.842 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ;       ; 1.624 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; ADC_CS_N  ; clk0                                                  ; 2.633 ; 2.501 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_DIN   ; clk0                                                  ; 2.288 ; 2.390 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_SCLK  ; clk0                                                  ; 2.818 ; 2.617 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; veld      ; clk0                                                  ; 1.304 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ; 1.302 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veld      ; clk0                                                  ;       ; 1.333 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ;       ; 1.330 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 4.831 ;    ;    ; 5.560 ;
; areset     ; M0I         ; 5.328 ;    ;    ; 6.191 ;
; areset     ; M1D         ; 5.301 ;    ;    ; 6.111 ;
; areset     ; M1I         ; 5.504 ;    ;    ; 6.094 ;
; areset     ; fw          ; 4.863 ;    ;    ; 5.627 ;
; areset     ; girar       ; 5.159 ;    ;    ; 5.986 ;
; areset     ; izq_der     ; 5.110 ;    ;    ; 5.770 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 4.660 ;    ;    ; 5.377 ;
; areset     ; M0I         ; 5.110 ;    ;    ; 5.939 ;
; areset     ; M1D         ; 5.114 ;    ;    ; 5.908 ;
; areset     ; M1I         ; 5.307 ;    ;    ; 5.890 ;
; areset     ; fw          ; 4.692 ;    ;    ; 5.442 ;
; areset     ; girar       ; 4.947 ;    ;    ; 5.754 ;
; areset     ; izq_der     ; 4.929 ;    ;    ; 5.580 ;
+------------+-------------+-------+----+----+-------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                  ;
+--------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                                                  ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                                       ; -0.702  ; -0.253 ; N/A      ; N/A     ; -1.000              ;
;  Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; -0.702  ; 0.179  ; N/A      ; N/A     ; -1.000              ;
;  clk0                                                  ; N/A     ; N/A    ; N/A      ; N/A     ; 9.587               ;
;  inst17|altpll_component|auto_generated|pll1|clk[0]    ; -0.095  ; -0.253 ; N/A      ; N/A     ; 49999.748           ;
;  inst|altpll_component|auto_generated|pll1|clk[0]      ; 995.205 ; 0.186  ; N/A      ; N/A     ; 499.743             ;
; Design-wide TNS                                        ; -3.161  ; -0.253 ; 0.0      ; 0.0     ; -6.0                ;
;  Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; -3.066  ; 0.000  ; N/A      ; N/A     ; -6.000              ;
;  clk0                                                  ; N/A     ; N/A    ; N/A      ; N/A     ; 0.000               ;
;  inst17|altpll_component|auto_generated|pll1|clk[0]    ; -0.095  ; -0.253 ; N/A      ; N/A     ; 0.000               ;
;  inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.000   ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------------+---------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                  ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; 2.048 ; 2.065 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; Sensor_Linea  ; clk0       ; 2.093 ; 2.195 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; 6.651 ; 7.189 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; 1.769 ; 1.902 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; 6.148 ; 6.662 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+-------+-------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                     ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Data Port     ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                    ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+
; Sensor_Frente ; clk0       ; -0.535 ; -0.820 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; Sensor_Linea  ; clk0       ; -0.693 ; -0.944 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; areset        ; clk0       ; -2.115 ; -2.805 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0] ;
; ADC_DOUT      ; clk0       ; -0.624 ; -0.944 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
; areset        ; clk0       ; -2.400 ; -3.093 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]   ;
+---------------+------------+--------+--------+------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; LEDS[*]   ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 9.645 ; 9.811 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[0]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.979 ; 5.966 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[1]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 6.398 ; 6.358 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[2]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 6.395 ; 6.351 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[3]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.784 ; 5.776 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[4]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 7.624 ; 7.769 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[5]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 9.645 ; 9.811 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
; M0D       ; clk0                                                  ; 7.922 ; 7.812 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M0I       ; clk0                                                  ; 6.602 ; 6.695 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1D       ; clk0                                                  ; 6.212 ; 6.219 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1I       ; clk0                                                  ; 6.443 ; 6.316 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ; 3.162 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fin_giro  ; clk0                                                  ; 4.843 ; 4.882 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fw        ; clk0                                                  ; 5.604 ; 5.528 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; girar     ; clk0                                                  ; 6.104 ; 6.171 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; izq_der   ; clk0                                                  ; 5.552 ; 5.496 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ;       ; 3.125 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; ADC_CS_N  ; clk0                                                  ; 5.258 ; 5.257 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_DIN   ; clk0                                                  ; 4.499 ; 4.505 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_SCLK  ; clk0                                                  ; 5.245 ; 5.063 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; veld      ; clk0                                                  ; 2.691 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ; 2.689 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veld      ; clk0                                                  ;       ; 2.651 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ;       ; 2.649 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; Data Port ; Clock Port                                            ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                       ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+
; LEDS[*]   ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.278 ; 3.316 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[0]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.379 ; 3.426 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[1]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.588 ; 3.653 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[2]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.592 ; 3.656 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[3]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 3.278 ; 3.316 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[4]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 4.308 ; 4.535 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
;  LEDS[5]  ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 5.613 ; 5.877 ; Rise       ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ;
; M0D       ; clk0                                                  ; 3.627 ; 3.777 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M0I       ; clk0                                                  ; 2.977 ; 3.064 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1D       ; clk0                                                  ; 3.200 ; 3.361 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; M1I       ; clk0                                                  ; 3.411 ; 3.299 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ; 1.593 ;       ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fin_giro  ; clk0                                                  ; 2.486 ; 2.558 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; fw        ; clk0                                                  ; 2.909 ; 2.908 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; girar     ; clk0                                                  ; 3.120 ; 3.304 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; izq_der   ; clk0                                                  ; 2.979 ; 2.842 ; Rise       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; clockgral ; clk0                                                  ;       ; 1.624 ; Fall       ; inst17|altpll_component|auto_generated|pll1|clk[0]    ;
; ADC_CS_N  ; clk0                                                  ; 2.633 ; 2.501 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_DIN   ; clk0                                                  ; 2.288 ; 2.390 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; ADC_SCLK  ; clk0                                                  ; 2.818 ; 2.617 ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[0]      ;
; veld      ; clk0                                                  ; 1.304 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ; 1.302 ;       ; Rise       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veld      ; clk0                                                  ;       ; 1.333 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
; veli      ; clk0                                                  ;       ; 1.330 ; Fall       ; inst|altpll_component|auto_generated|pll1|clk[1]      ;
+-----------+-------------------------------------------------------+-------+-------+------------+-------------------------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 8.356 ;    ;    ; 8.800 ;
; areset     ; M0I         ; 9.189 ;    ;    ; 9.823 ;
; areset     ; M1D         ; 9.169 ;    ;    ; 9.655 ;
; areset     ; M1I         ; 9.233 ;    ;    ; 9.729 ;
; areset     ; fw          ; 8.376 ;    ;    ; 8.894 ;
; areset     ; girar       ; 8.894 ;    ;    ; 9.480 ;
; areset     ; izq_der     ; 8.640 ;    ;    ; 9.207 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; areset     ; M0D         ; 4.660 ;    ;    ; 5.377 ;
; areset     ; M0I         ; 5.110 ;    ;    ; 5.939 ;
; areset     ; M1D         ; 5.114 ;    ;    ; 5.908 ;
; areset     ; M1I         ; 5.307 ;    ;    ; 5.890 ;
; areset     ; fw          ; 4.692 ;    ;    ; 5.442 ;
; areset     ; girar       ; 4.947 ;    ;    ; 5.754 ;
; areset     ; izq_der     ; 4.929 ;    ;    ; 5.580 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ADC_DIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADC_CS_N      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1I           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M0I           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M1D           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; M0D           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; veld          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; veli          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fin_giro      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; fw            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; girar         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; izq_der       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; clockgral     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDS[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDS[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDS[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDS[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDS[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDS[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; areset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk0                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sensor_Frente           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; Sensor_Linea            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; veld          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; veli          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; fin_giro      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; fw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; girar         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; izq_der       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; clockgral     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDS[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; LEDS[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; LEDS[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDS[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDS[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; LEDS[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; veld          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; veli          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; fin_giro      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; fw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; girar         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; izq_der       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; clockgral     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDS[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; LEDS[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; LEDS[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDS[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDS[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; LEDS[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ADC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ADC_CS_N      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M1I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M0I           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; M1D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; M0D           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; veld          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; veli          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; fin_giro      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; fw            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; girar         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; izq_der       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; clockgral     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDS[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; LEDS[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDS[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDS[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDS[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDS[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                           ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 27       ; 0        ; 0        ; 0        ;
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; 1        ; 1        ; 0        ; 0        ;
; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; 3081     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; 259      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst|altpll_component|auto_generated|pll1|clk[0]      ; 976      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                            ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                            ; To Clock                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; 27       ; 0        ; 0        ; 0        ;
; Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; 1        ; 1        ; 0        ; 0        ;
; inst17|altpll_component|auto_generated|pll1|clk[0]    ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; 3081     ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst17|altpll_component|auto_generated|pll1|clk[0]    ; 259      ; 0        ; 0        ; 0        ;
; inst|altpll_component|auto_generated|pll1|clk[0]      ; inst|altpll_component|auto_generated|pll1|clk[0]      ; 976      ; 0        ; 0        ; 0        ;
+-------------------------------------------------------+-------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 125   ; 125  ;
; Unconstrained Output Ports      ; 20    ; 20   ;
; Unconstrained Output Port Paths ; 34    ; 34   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 21 16:51:55 2024
Info: Command: quartus_sta ADC_tutorial -c ADC_tutorial
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADC_tutorial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk0 clk0
    Info (332110): create_generated_clock -source {inst17|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5000 -duty_cycle 50.00 -name {inst17|altpll_component|auto_generated|pll1|clk[0]} {inst17|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -duty_cycle 50.00 -name {inst|altpll_component|auto_generated|pll1|clk[0]} {inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 1250 -duty_cycle 75.00 -name {inst|altpll_component|auto_generated|pll1|clk[1]} {inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.702
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.702        -3.066 Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada 
    Info (332119):    -0.095        -0.095 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   995.205         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.221
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.221        -0.221 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.342         0.000 Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada 
    Info (332119):     0.358         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000        -6.000 Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada 
    Info (332119):     9.835         0.000 clk0 
    Info (332119):   499.747         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.751         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.507
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.507        -2.100 Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada 
    Info (332119):     0.021         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   995.671         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is -0.253
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.253        -0.253 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.299         0.000 Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada 
    Info (332119):     0.312         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000        -6.000 Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada 
    Info (332119):     9.817         0.000 clk0 
    Info (332119):   499.743         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.748         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.047
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.047         0.000 Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada 
    Info (332119):     0.106         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):   997.252         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case hold slack is -0.175
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.175        -0.175 inst17|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179         0.000 Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada 
    Info (332119):     0.186         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000        -6.000 Detector_Cambio_Casilla:inst8|fstate.Casilla_Cambiada 
    Info (332119):     9.587         0.000 clk0 
    Info (332119):   499.782         0.000 inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119): 49999.784         0.000 inst17|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4617 megabytes
    Info: Processing ended: Thu Nov 21 16:51:57 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


