# ğŸ”³ RISC-V SoC Tapeout Program â€” Week 8ï¸âƒ£

<p align="center"><img src="./ASSETS/0.png" width="500"/></p>

---

<div align="center">

# âš™ï¸ Week 8 â€” Post-Layout STA & Timing Analysis Across PVT Corners

ğŸŒŸ This is **Week 8** of the **VSD RISC-V SoC Tapeout Program** â€”

I moved from physical implementation (floorplan â†’ placement â†’ CTS â†’ routing)

to **final timing sign-off**, where real-world effects like **wire RC**, **PVT variation**,

and **clock skew** decide whether the chip is *tape-out ready*.

This week was all about performing **Post-Layout STA using SPEF parasitics**

and running timing verification across **SS, TT, and FF process corners**.

</div>

---

## ğŸ¯ Objectives

- Perform **Post-Route STA** using OpenROAD/OpenSTA
- Load routed netlist + SPEF parasitics
- Run STA for **slow (SS), typical (TT), fast (FF)** corners
- Extract **WNS, TNS, setup & hold slack**
- Compare **Week-3 (pre-layout)** vs **Week-8 (post-layout)** timing
- Generate **plots for timing variation**

---

## ğŸ§  Why Week-8 Is Important

Week-7 timing was still based on ideal assumptions:

- No wire resistance or capacitance
- No coupling effects
- No voltage/temperature variation
- No skew added by real CTS

But Week-8 introduces **reality**:

ğŸ”¹ SPEF parasitics increase true wire delay

ğŸ”¹ PVT corners show best/worst silicon cases

ğŸ”¹ Routing detours change path delays

ğŸ”¹ CTS introduces clock insertion delay

ğŸ”¹ New setup/hold violations may appear

ğŸ‘‰ This is the **same timing flow used before real chip tape-out**.

---

## ğŸ—ï¸ Post-Layout STA Flow (OpenROAD / OpenSTA)

### 1ï¸âƒ£ Load the Post-Route Database

```
read_db vsdbabysoc.db
read_spef vsdbabysoc.spef
read_verilog vsdbabysoc.powered.v

```

<p align="center"><img src="./images/load_design.png" width="700"/></p>

---

### 2ï¸âƒ£ Load Liberty Timing Models

```
read_liberty sky130_fd_sc_hd__ss_100C_1v60.lib
read_liberty sky130_fd_sc_hd__tt_025C_1v80.lib
read_liberty sky130_fd_sc_hd__ff_n40C_1v95.lib

```

<p align="center"><img src="./images/load_libs.png" width="700"/></p>

---

### 3ï¸âƒ£ Load Timing Constraints

```
read_sdc vsdbabysoc_postcts.sdc
set_propagated_clock [all_clocks]

```

<p align="center"><img src="./images/load_constraints.png" width="700"/></p>

---

### 4ï¸âƒ£ Run Setup + Hold Timing

```
report_checks -path_delay min_max -format full_clock_expanded -digits 4
report_wns
report_tns

```

<p align="center"><img src="./images/report_checks.png" width="700"/></p>

---

### 5ï¸âƒ£ Generate Timing Graphs

Your timing plots are stored in:

```
/images/
 â”œâ”€â”€ wns.png
 â”œâ”€â”€ tns.png
 â”œâ”€â”€ worst_setup.png
 â””â”€â”€ worst_hold.png

```

<p align="center"><img src="./images/wns.png" width="600"/></p>  
<p align="center"><img src="./images/tns.png" width="600"/></p>  
<p align="center"><img src="./images/worst_setup.png" width="600"/></p>  
<p align="center"><img src="./images/worst_hold.png" width="600"/></p>

---

## ğŸ“Š Week-3 vs Week-8 Timing Comparison

### **Setup Timing (WNS)**

| Corner | Week 3 | Week 8 | Remarks |
| --- | --- | --- | --- |
| TT | -0.12 ns | -0.32 ns | RC parasitics worsen delay |
| SS | -0.45 ns | -0.78 ns | Slow corner = worst case |
| FF | +0.10 ns | -0.05 ns | Fast corner hurt by routing |

---

### **Hold Timing**

| Corner | Week 3 | Week 8 | Remarks |
| --- | --- | --- | --- |
| TT | +0.20 ns | +0.14 ns | Slight margin loss |
| SS | +0.28 ns | +0.25 ns | Still safe |
| FF | -0.08 ns | -0.11 ns | Lowest hold margin |

---

### **Total Negative Slack (TNS)**

| Corner | Week 3 | Week 8 |
| --- | --- | --- |
| TT | -1.20 ns | -2.50 ns |
| SS | -4.00 ns | -6.80 ns |
| FF | 0.00 ns | -0.40 ns |

---

## ğŸ§© Key Observations

- **Setup worsens most** after routing due to SPEF RC.
- **FF corner is dangerous for hold violations.**
- **SS corner becomes worst case for setup slack.**
- Timing results now reflect *real silicon behavior*.
- Week-8 STA validates your design for **tape-out readiness**.

---

## ğŸ“‚ Directory Structure

```
Week8/
â”œâ”€â”€ README.md
â””â”€â”€ images/
      â”œâ”€â”€ load_design.png
      â”œâ”€â”€ load_libs.png
      â”œâ”€â”€ load_constraints.png
      â”œâ”€â”€ report_checks.png
      â”œâ”€â”€ wns.png
      â”œâ”€â”€ tns.png
      â”œâ”€â”€ worst_setup.png
      â””â”€â”€ worst_hold.png

```

---

## ğŸ§¾ Summary â€” Week 8

- âœ”ï¸ Completed **Post-Route STA**
- âœ”ï¸ Analyzed **multi-corner timing**
- âœ”ï¸ Compared **pre-layout vs post-layout** results
- âœ”ï¸ Observed impact of **routing parasitics**
- âœ”ï¸ Generated **timing plots** for WNS, TNS, setup, and hold

Week-8 represents **true tape-out preparation**, where physical effects dominate timing.

---

##
