[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1  26416       tick       3648094       1645316       1589310       3648094 
      2  26416       tick       4934494       2329004       2312267       4934494 
      3  26416       tick       4940700       2328700       2301791       4940700 
      4  26416       tick       4931770       2327189       2303822       4931770 
      5  26416       tick       4934887       2325731       2310068       4934887 
      6  26416       tick       4931527       2325805       2304829       4931527 
      7  26416       tick       4937854       2328455       2313088       4937854 
      8  26416       tick       4947710       2331482       2307088       4947710 
      9  26416       tick       4950632       2332965       2311755       4950632 
     10  26416       tick       4944595       2331475       2312536       4944595 
     11  26416       tick       4941387       2329723       2305070       4941387 
     12  26416       tick       4940504       2327470       2310939       4940504 
     13  26416       tick       4944340       2329455       2305224       4944340 
     14  26416       tick       4935261       2327038       2301388       4935261 
     15  26416       tick       4943116       2330883       2312350       4943116 
     16  26416       tick       4943751       2330640       2308899       4943751 
     17  26416       tick       4940726       2328841       2313550       4940726 
     18  26416       tick       4939856       2328320       2302864       4939856 
     19  26416       tick       4935758       2328575       2303844       4935758 
     20  26416       exit       3190748       1504274       1493273       3190748 
